scale 1000 1 0.5
rnode "out_11" 0 0 -97856 15760 0
rnode "out_9" 0 0 -33820 15750 0
rnode "out_8" 0 0 -1832 15756 0
rnode "out_7" 0 0 30174 15768 0
rnode "out_6" 0 0 62174 15748 0
rnode "out_10" 0 -1000 -65832 15758 0
rnode "out_1" 0 2100 -35942 15748 0
rnode "out_5" 0 2100 92024 15762 0
rnode "out_2" 0 2100 -3990 15756 0
rnode "out_4" 0 2100 59990 15766 0
rnode "out_3" 0 2100 28034 15752 0
rnode "A.t0" 0 728.238 -494 -62014 0
rnode "A" 0 1671.76 -7066 -78920 0
resist "A" "A.t0" 23.2441
rnode "B.t0" 0 1597.19 526 -62014 0
rnode "B" 0 3602.81 -7866 -78920 0
resist "B" "B.t0" 24.8782
killnode "a_12064_n7312#"
rnode "a_12064_n7312.t1" 0 141.857 13988 -7156 0
rnode "a_12064_n7312.t4" 0 43.3509 12624 -7156 0
rnode "a_12064_n7312.t0" 0 43.2287 12064 -7156 0
rnode "a_12064_n7312.n0" 0 276.169 12338 -7103 0
rnode "a_12064_n7312.t3" 0 484.329 12680 -5662 0
rnode "a_12064_n7312.n1" 0 535.35 12823 -6464 0
rnode "a_12064_n7312.n2" 0 1094.71 13622 -6516 0
rnode "a_12064_n7312.t2" 0 381.002 13988 -5662 0
resist "a_12064_n7312.n0" "a_12064_n7312.t0" 3.77774
resist "a_12064_n7312.n0" "a_12064_n7312.t4" 3.7816
resist "a_12064_n7312.t2" "a_12064_n7312.n2" 4.12509
resist "a_12064_n7312.n1" "a_12064_n7312.t3" 4.91198
resist "a_12064_n7312.n1" "a_12064_n7312.n0" 5.39524
resist "a_12064_n7312.n2" "a_12064_n7312.n1" 7.51274
resist "a_12064_n7312.n2" "a_12064_n7312.t1" 11.0078
killnode "a_n53256_n28014#"
rnode "a_n53256_n28014.t0" 0 198.092 -53256 -27858 0
rnode "a_n53256_n28014.t3" 0 150.3 -52040 -26596 0
rnode "a_n53256_n28014.t5" 0 111.361 -45972 -28090 0
rnode "a_n53256_n28014.t4" 0 210.813 -41420 -26596 0
rnode "a_n53256_n28014.n0" 0 2803.78 -46538 -27178 0
rnode "a_n53256_n28014.t2" 0 113.403 -47448 -28090 0
rnode "a_n53256_n28014.n1" 0 1568.11 -48068 -27128 0
rnode "a_n53256_n28014.n2" 0 1469.85 -52642 -27178 0
rnode "a_n53256_n28014.n3" 0 1466.32 -53090 -27128 0
rnode "a_n53256_n28014.t1" 0 407.979 -53256 -26924 0
resist "a_n53256_n28014.n1" "a_n53256_n28014.n0" 1.377
resist "a_n53256_n28014.t1" "a_n53256_n28014.n3" 2.21072
resist "a_n53256_n28014.n3" "a_n53256_n28014.n2" 2.66203
resist "a_n53256_n28014.n2" "a_n53256_n28014.n1" 4.1166
resist "a_n53256_n28014.n3" "a_n53256_n28014.t0" 6.28407
resist "a_n53256_n28014.n0" "a_n53256_n28014.t5" 51.8067
resist "a_n53256_n28014.n1" "a_n53256_n28014.t2" 51.8539
resist "a_n53256_n28014.n2" "a_n53256_n28014.t3" 82.4155
resist "a_n53256_n28014.n0" "a_n53256_n28014.t4" 86.4189
killnode "a_61820_n28246#"
rnode "a_61820_n28246.t1" 0 43.9697 62380 -28090 0
rnode "a_61820_n28246.t4" 0 43.8457 61820 -28090 0
rnode "a_61820_n28246.n0" 0 280.111 62094 -28037 0
rnode "a_61820_n28246.t3" 0 384.103 63552 -26596 0
rnode "a_61820_n28246.t0" 0 143.873 63552 -28090 0
rnode "a_61820_n28246.n1" 0 1078.14 63186 -27450 0
rnode "a_61820_n28246.n2" 0 534.715 62685 -27398 0
rnode "a_61820_n28246.t2" 0 491.242 62436 -26596 0
resist "a_61820_n28246.n0" "a_61820_n28246.t4" 3.77774
resist "a_61820_n28246.n0" "a_61820_n28246.t1" 3.7816
resist "a_61820_n28246.n1" "a_61820_n28246.t3" 4.12428
resist "a_61820_n28246.t2" "a_61820_n28246.n2" 4.91198
resist "a_61820_n28246.n2" "a_61820_n28246.n0" 5.39524
resist "a_61820_n28246.n2" "a_61820_n28246.n1" 7.28438
resist "a_61820_n28246.n1" "a_61820_n28246.t0" 11.0084
killnode "a_35924_n28014#"
rnode "a_35924_n28014.n0" 0 1293.27 36069 -27514 0
rnode "a_35924_n28014.t4" 0 38.174 36716 -27858 0
rnode "a_35924_n28014.t5" 0 90.0591 36716 -26924 0
rnode "a_35924_n28014.n1" 0 298.372 36716 -27412 0
rnode "a_35924_n28014.t0" 0 147.143 35924 -27858 0
rnode "a_35924_n28014.t3" 0 163.6 48580 -28090 0
rnode "a_35924_n28014.t2" 0 130.517 44028 -26596 0
rnode "a_35924_n28014.n2" 0 2298.06 43224 -27732 0
rnode "a_35924_n28014.t7" 0 128.166 42552 -26596 0
rnode "a_35924_n28014.n3" 0 1283.95 41772 -27732 0
rnode "a_35924_n28014.t6" 0 88.6965 37960 -28090 0
rnode "a_35924_n28014.n4" 0 1242.58 37362 -27720 0
rnode "a_35924_n28014.t1" 0 397.411 35924 -26924 0
resist "a_35924_n28014.n3" "a_35924_n28014.n2" 1.3068
resist "a_35924_n28014.t1" "a_35924_n28014.n0" 2.47158
resist "a_35924_n28014.n0" "a_35924_n28014.n1" 2.70674
resist "a_35924_n28014.n0" "a_35924_n28014.n4" 3.3948
resist "a_35924_n28014.n4" "a_35924_n28014.n3" 3.969
resist "a_35924_n28014.n0" "a_35924_n28014.t0" 6.02258
resist "a_35924_n28014.n1" "a_35924_n28014.t4" 39.8535
resist "a_35924_n28014.n4" "a_35924_n28014.t6" 51.5653
resist "a_35924_n28014.n2" "a_35924_n28014.t3" 55.8259
resist "a_35924_n28014.n1" "a_35924_n28014.t5" 70.3148
resist "a_35924_n28014.n3" "a_35924_n28014.t7" 82.6419
resist "a_35924_n28014.n2" "a_35924_n28014.t2" 82.7752
killnode "a_n28180_n28246#"
rnode "a_n28180_n28246.t2" 0 43.9697 -27620 -28090 0
rnode "a_n28180_n28246.t0" 0 43.8457 -28180 -28090 0
rnode "a_n28180_n28246.n0" 0 280.111 -27906 -28037 0
rnode "a_n28180_n28246.t4" 0 384.103 -26448 -26596 0
rnode "a_n28180_n28246.t3" 0 143.873 -26448 -28090 0
rnode "a_n28180_n28246.n1" 0 1078.14 -26814 -27450 0
rnode "a_n28180_n28246.n2" 0 534.715 -27315 -27398 0
rnode "a_n28180_n28246.t1" 0 491.242 -27564 -26596 0
resist "a_n28180_n28246.n0" "a_n28180_n28246.t0" 3.77774
resist "a_n28180_n28246.n0" "a_n28180_n28246.t2" 3.7816
resist "a_n28180_n28246.n1" "a_n28180_n28246.t4" 4.12428
resist "a_n28180_n28246.t1" "a_n28180_n28246.n2" 4.91198
resist "a_n28180_n28246.n2" "a_n28180_n28246.n0" 5.39524
resist "a_n28180_n28246.n2" "a_n28180_n28246.n1" 7.28438
resist "a_n28180_n28246.n1" "a_n28180_n28246.t3" 11.0084
killnode "a_n39076_n28014#"
rnode "a_n39076_n28014.n0" 0 1293.27 -38931 -27514 0
rnode "a_n39076_n28014.t2" 0 38.174 -38284 -27858 0
rnode "a_n39076_n28014.t5" 0 90.0591 -38284 -26924 0
rnode "a_n39076_n28014.n1" 0 298.372 -38284 -27412 0
rnode "a_n39076_n28014.t0" 0 147.143 -39076 -27858 0
rnode "a_n39076_n28014.t6" 0 163.6 -26420 -28090 0
rnode "a_n39076_n28014.t7" 0 130.517 -30972 -26596 0
rnode "a_n39076_n28014.n2" 0 2298.06 -31776 -27732 0
rnode "a_n39076_n28014.t3" 0 128.166 -32448 -26596 0
rnode "a_n39076_n28014.n3" 0 1283.95 -33228 -27732 0
rnode "a_n39076_n28014.t4" 0 88.6965 -37040 -28090 0
rnode "a_n39076_n28014.n4" 0 1242.58 -37638 -27720 0
rnode "a_n39076_n28014.t1" 0 397.411 -39076 -26924 0
resist "a_n39076_n28014.n3" "a_n39076_n28014.n2" 1.3068
resist "a_n39076_n28014.t1" "a_n39076_n28014.n0" 2.47158
resist "a_n39076_n28014.n0" "a_n39076_n28014.n1" 2.70674
resist "a_n39076_n28014.n0" "a_n39076_n28014.n4" 3.3948
resist "a_n39076_n28014.n4" "a_n39076_n28014.n3" 3.969
resist "a_n39076_n28014.n0" "a_n39076_n28014.t0" 6.02258
resist "a_n39076_n28014.n1" "a_n39076_n28014.t2" 39.8535
resist "a_n39076_n28014.n4" "a_n39076_n28014.t4" 51.5653
resist "a_n39076_n28014.n2" "a_n39076_n28014.t6" 55.8259
resist "a_n39076_n28014.n1" "a_n39076_n28014.t5" 70.3148
resist "a_n39076_n28014.n3" "a_n39076_n28014.t3" 82.6419
resist "a_n39076_n28014.n2" "a_n39076_n28014.t7" 82.7752
rnode "C.t0" 0 944.066 1546 -62014 0
rnode "C" 0 2155.93 -10814 -78920 0
resist "C" "C.t0" 31.5537
killnode "a_n15816_10796#"
rnode "a_n15816_10796.t0" 0 143.873 -14084 10952 0
rnode "a_n15816_10796.t2" 0 43.9697 -15256 10952 0
rnode "a_n15816_10796.t4" 0 43.8457 -15816 10952 0
rnode "a_n15816_10796.n0" 0 280.111 -15542 11005 0
rnode "a_n15816_10796.t3" 0 491.242 -15200 12446 0
rnode "a_n15816_10796.n1" 0 534.715 -15057 11644 0
rnode "a_n15816_10796.n2" 0 1078.19 -14450 11592 0
rnode "a_n15816_10796.t1" 0 384.053 -14084 12446 0
resist "a_n15816_10796.n0" "a_n15816_10796.t4" 3.77774
resist "a_n15816_10796.n0" "a_n15816_10796.t2" 3.7816
resist "a_n15816_10796.t1" "a_n15816_10796.n2" 4.12562
resist "a_n15816_10796.n1" "a_n15816_10796.t3" 4.91198
resist "a_n15816_10796.n1" "a_n15816_10796.n0" 5.39524
resist "a_n15816_10796.n2" "a_n15816_10796.n1" 7.28438
resist "a_n15816_10796.n2" "a_n15816_10796.t0" 11.0084
killnode "a_52240_12186#"
rnode "a_52240_12186.t1" 0 184.779 52240 12576 0
rnode "a_52240_12186.t2" 0 131.493 53448 11048 0
rnode "a_52240_12186.t3" 0 244.385 54684 12576 0
rnode "a_52240_12186.n0" 0 779.228 53152 12016 0
rnode "a_52240_12186.n1" 0 1389.04 53092 12542 0
rnode "a_52240_12186.t0" 0 171.071 53448 12542 0
resist "a_52240_12186.n1" "a_52240_12186.n0" 0.976237
resist "a_52240_12186.t0" "a_52240_12186.n1" 2.9429
resist "a_52240_12186.n1" "a_52240_12186.t1" 3.00122
resist "a_52240_12186.n0" "a_52240_12186.t2" 11.2152
resist "a_52240_12186.n0" "a_52240_12186.t3" 28.6629
killnode "a_36388_11030#"
rnode "a_36388_11030.n0" 0 7245.43 51686 10062 0
rnode "a_36388_11030.n1" 0 4090.72 36629 11530 0
rnode "a_36388_11030.t6" 0 133.561 56030 12542 0
rnode "a_36388_11030.t3" 0 367.163 52130 12576 0
rnode "a_36388_11030.t2" 0 77.9329 53476 11048 0
rnode "a_36388_11030.t7" 0 88.8974 53476 6806 0
rnode "a_36388_11030.n2" 0 2721.4 51686 10062 0
rnode "a_36388_11030.t0" 0 111.234 36388 11186 0
rnode "a_36388_11030.t5" 0 29.2893 37260 11184 0
rnode "a_36388_11030.t4" 0 69.0986 37260 12118 0
rnode "a_36388_11030.n3" 0 260.36 37260 11630 0
rnode "a_36388_11030.t1" 0 304.917 36388 12120 0
resist "a_36388_11030.n0" "a_36388_11030.n2" 1.30664
resist "a_36388_11030.t1" "a_36388_11030.n1" 2.52892
resist "a_36388_11030.n1" "a_36388_11030.n3" 2.73317
resist "a_36388_11030.n1" "a_36388_11030.t0" 5.96595
resist "a_36388_11030.n1" "a_36388_11030.n0" 7.82277
resist "a_36388_11030.n0" "a_36388_11030.t3" 24.4274
resist "a_36388_11030.n3" "a_36388_11030.t5" 39.8535
resist "a_36388_11030.n2" "a_36388_11030.t2" 51.1578
resist "a_36388_11030.n2" "a_36388_11030.t7" 51.5032
resist "a_36388_11030.n3" "a_36388_11030.t4" 70.3148
resist "a_36388_11030.n0" "a_36388_11030.t6" 85.7552
killnode "a_1820_n28246#"
rnode "a_1820_n28246.t2" 0 43.9697 2380 -28090 0
rnode "a_1820_n28246.t3" 0 43.8457 1820 -28090 0
rnode "a_1820_n28246.n0" 0 280.111 2094 -28037 0
rnode "a_1820_n28246.t4" 0 384.103 3552 -26596 0
rnode "a_1820_n28246.t0" 0 143.873 3552 -28090 0
rnode "a_1820_n28246.n1" 0 1078.14 3186 -27450 0
rnode "a_1820_n28246.n2" 0 534.715 2685 -27398 0
rnode "a_1820_n28246.t1" 0 491.242 2436 -26596 0
resist "a_1820_n28246.n0" "a_1820_n28246.t3" 3.77774
resist "a_1820_n28246.n0" "a_1820_n28246.t2" 3.7816
resist "a_1820_n28246.n1" "a_1820_n28246.t4" 4.12428
resist "a_1820_n28246.t1" "a_1820_n28246.n2" 4.91198
resist "a_1820_n28246.n2" "a_1820_n28246.n0" 5.39524
resist "a_1820_n28246.n2" "a_1820_n28246.n1" 7.28438
resist "a_1820_n28246.n1" "a_1820_n28246.t0" 11.0084
rnode "D.t0" 0 67.5084 -82068 -26596 0
rnode "D.t1" 0 25.2865 -82068 -28090 0
rnode "D.n0" 0 1247.98 -82434 -27450 0
rnode "D" 0 1959.22 -85694 -78714 0
resist "D.n0" "D.t0" 4.12428
resist "D.n0" "D.t1" 11.0084
resist "D" "D.n0" 36.4404
killnode "a_n43760_12186#"
rnode "a_n43760_12186.t1" 0 184.779 -43760 12576 0
rnode "a_n43760_12186.t0" 0 131.493 -42552 11048 0
rnode "a_n43760_12186.t3" 0 244.385 -41316 12576 0
rnode "a_n43760_12186.n0" 0 779.228 -42848 12016 0
rnode "a_n43760_12186.n1" 0 1389.04 -42908 12542 0
rnode "a_n43760_12186.t2" 0 171.071 -42552 12542 0
resist "a_n43760_12186.n1" "a_n43760_12186.n0" 0.976237
resist "a_n43760_12186.t2" "a_n43760_12186.n1" 2.9429
resist "a_n43760_12186.n1" "a_n43760_12186.t1" 3.00122
resist "a_n43760_12186.n0" "a_n43760_12186.t0" 11.2152
resist "a_n43760_12186.n0" "a_n43760_12186.t3" 28.6629
killnode "a_n1752_n40600#"
rnode "a_n1752_n40600.t2" 0 30.8419 1918 -40444 0
rnode "a_n1752_n40600.t4" 0 3761.42 41340 -64958 0
rnode "a_n1752_n40600.t3" 0 82.9612 -1752 -38950 0
rnode "a_n1752_n40600.t1" 0 30.6195 -1752 -40444 0
rnode "a_n1752_n40600.n0" 0 262.288 -1396 -39857 0
rnode "a_n1752_n40600.n1" 0 3435.1 2426 -39959 0
rnode "a_n1752_n40600.n2" 0 214.964 2274 -39804 0
rnode "a_n1752_n40600.t0" 0 81.8078 1918 -38950 0
resist "a_n1752_n40600.n2" "a_n1752_n40600.n1" 2.37062
resist "a_n1752_n40600.t0" "a_n1752_n40600.n2" 4.12504
resist "a_n1752_n40600.n0" "a_n1752_n40600.t3" 4.1577
resist "a_n1752_n40600.n1" "a_n1752_n40600.n0" 5.26559
resist "a_n1752_n40600.n0" "a_n1752_n40600.t1" 10.9771
resist "a_n1752_n40600.n2" "a_n1752_n40600.t2" 11.0107
resist "a_n1752_n40600.n1" "a_n1752_n40600.t4" 28.6684
killnode "a_n13716_n7312#"
rnode "a_n13716_n7312.t1" 0 43.9697 -13156 -7156 0
rnode "a_n13716_n7312.t3" 0 43.8457 -13716 -7156 0
rnode "a_n13716_n7312.n0" 0 280.111 -13442 -7103 0
rnode "a_n13716_n7312.t4" 0 384.103 -11984 -5662 0
rnode "a_n13716_n7312.t2" 0 143.873 -11984 -7156 0
rnode "a_n13716_n7312.n1" 0 1078.14 -12350 -6516 0
rnode "a_n13716_n7312.n2" 0 534.715 -12851 -6464 0
rnode "a_n13716_n7312.t0" 0 491.242 -13100 -5662 0
resist "a_n13716_n7312.n0" "a_n13716_n7312.t3" 3.77774
resist "a_n13716_n7312.n0" "a_n13716_n7312.t1" 3.7816
resist "a_n13716_n7312.n1" "a_n13716_n7312.t4" 4.12428
resist "a_n13716_n7312.t0" "a_n13716_n7312.n2" 4.91198
resist "a_n13716_n7312.n2" "a_n13716_n7312.n0" 5.39524
resist "a_n13716_n7312.n2" "a_n13716_n7312.n1" 7.28438
resist "a_n13716_n7312.n1" "a_n13716_n7312.t2" 11.0084
killnode "a_n83256_n28014#"
rnode "a_n83256_n28014.t0" 0 198.092 -83256 -27858 0
rnode "a_n83256_n28014.t3" 0 150.3 -82040 -26596 0
rnode "a_n83256_n28014.t5" 0 111.361 -75972 -28090 0
rnode "a_n83256_n28014.t4" 0 210.813 -71420 -26596 0
rnode "a_n83256_n28014.n0" 0 2803.78 -76538 -27178 0
rnode "a_n83256_n28014.t2" 0 113.403 -77448 -28090 0
rnode "a_n83256_n28014.n1" 0 1568.11 -78068 -27128 0
rnode "a_n83256_n28014.n2" 0 1469.85 -82642 -27178 0
rnode "a_n83256_n28014.n3" 0 1466.32 -83090 -27128 0
rnode "a_n83256_n28014.t1" 0 407.979 -83256 -26924 0
resist "a_n83256_n28014.n1" "a_n83256_n28014.n0" 1.377
resist "a_n83256_n28014.t1" "a_n83256_n28014.n3" 2.21072
resist "a_n83256_n28014.n3" "a_n83256_n28014.n2" 2.66203
resist "a_n83256_n28014.n2" "a_n83256_n28014.n1" 4.1166
resist "a_n83256_n28014.n3" "a_n83256_n28014.t0" 6.28407
resist "a_n83256_n28014.n0" "a_n83256_n28014.t5" 51.8067
resist "a_n83256_n28014.n1" "a_n83256_n28014.t2" 51.8539
resist "a_n83256_n28014.n2" "a_n83256_n28014.t3" 82.4155
resist "a_n83256_n28014.n0" "a_n83256_n28014.t4" 86.4189
killnode "a_73248_n40600#"
rnode "a_73248_n40600.t4" 0 45.1689 76918 -40444 0
rnode "a_73248_n40600.t0" 0 4091.09 44700 -64958 0
rnode "a_73248_n40600.t3" 0 121.499 73248 -38950 0
rnode "a_73248_n40600.t1" 0 44.8432 73248 -40444 0
rnode "a_73248_n40600.n0" 0 384.129 73604 -39857 0
rnode "a_73248_n40600.n1" 0 5378.64 77426 -39959 0
rnode "a_73248_n40600.n2" 0 314.821 77274 -39804 0
rnode "a_73248_n40600.t2" 0 119.81 76918 -38950 0
resist "a_73248_n40600.n2" "a_73248_n40600.n1" 2.37062
resist "a_73248_n40600.t2" "a_73248_n40600.n2" 4.12504
resist "a_73248_n40600.n0" "a_73248_n40600.t3" 4.1577
resist "a_73248_n40600.n1" "a_73248_n40600.n0" 5.26559
resist "a_73248_n40600.n0" "a_73248_n40600.t1" 10.9771
resist "a_73248_n40600.n2" "a_73248_n40600.t4" 11.0107
resist "a_73248_n40600.n1" "a_73248_n40600.t0" 27.4471
killnode "a_5924_n28014#"
rnode "a_5924_n28014.n0" 0 1293.27 6069 -27514 0
rnode "a_5924_n28014.t2" 0 38.174 6716 -27858 0
rnode "a_5924_n28014.t3" 0 90.0591 6716 -26924 0
rnode "a_5924_n28014.n1" 0 298.372 6716 -27412 0
rnode "a_5924_n28014.t0" 0 147.143 5924 -27858 0
rnode "a_5924_n28014.t6" 0 163.6 18580 -28090 0
rnode "a_5924_n28014.t4" 0 130.517 14028 -26596 0
rnode "a_5924_n28014.n2" 0 2298.06 13224 -27732 0
rnode "a_5924_n28014.t7" 0 128.166 12552 -26596 0
rnode "a_5924_n28014.n3" 0 1283.95 11772 -27732 0
rnode "a_5924_n28014.t5" 0 88.6965 7960 -28090 0
rnode "a_5924_n28014.n4" 0 1242.58 7362 -27720 0
rnode "a_5924_n28014.t1" 0 397.411 5924 -26924 0
resist "a_5924_n28014.n3" "a_5924_n28014.n2" 1.3068
resist "a_5924_n28014.t1" "a_5924_n28014.n0" 2.47158
resist "a_5924_n28014.n0" "a_5924_n28014.n1" 2.70674
resist "a_5924_n28014.n0" "a_5924_n28014.n4" 3.3948
resist "a_5924_n28014.n4" "a_5924_n28014.n3" 3.969
resist "a_5924_n28014.n0" "a_5924_n28014.t0" 6.02258
resist "a_5924_n28014.n1" "a_5924_n28014.t2" 39.8535
resist "a_5924_n28014.n4" "a_5924_n28014.t5" 51.5653
resist "a_5924_n28014.n2" "a_5924_n28014.t6" 55.8259
resist "a_5924_n28014.n1" "a_5924_n28014.t3" 70.3148
resist "a_5924_n28014.n3" "a_5924_n28014.t7" 82.6419
resist "a_5924_n28014.n2" "a_5924_n28014.t4" 82.7752
killnode "a_65924_n28014#"
rnode "a_65924_n28014.n0" 0 1293.27 66069 -27514 0
rnode "a_65924_n28014.t4" 0 38.174 66716 -27858 0
rnode "a_65924_n28014.t5" 0 90.0591 66716 -26924 0
rnode "a_65924_n28014.n1" 0 298.372 66716 -27412 0
rnode "a_65924_n28014.t0" 0 147.143 65924 -27858 0
rnode "a_65924_n28014.t3" 0 163.6 78580 -28090 0
rnode "a_65924_n28014.t2" 0 130.517 74028 -26596 0
rnode "a_65924_n28014.n2" 0 2298.06 73224 -27732 0
rnode "a_65924_n28014.t7" 0 128.166 72552 -26596 0
rnode "a_65924_n28014.n3" 0 1283.95 71772 -27732 0
rnode "a_65924_n28014.t6" 0 88.6965 67960 -28090 0
rnode "a_65924_n28014.n4" 0 1242.58 67362 -27720 0
rnode "a_65924_n28014.t1" 0 397.411 65924 -26924 0
resist "a_65924_n28014.n3" "a_65924_n28014.n2" 1.3068
resist "a_65924_n28014.t1" "a_65924_n28014.n0" 2.47158
resist "a_65924_n28014.n0" "a_65924_n28014.n1" 2.70674
resist "a_65924_n28014.n0" "a_65924_n28014.n4" 3.3948
resist "a_65924_n28014.n4" "a_65924_n28014.n3" 3.969
resist "a_65924_n28014.n0" "a_65924_n28014.t0" 6.02258
resist "a_65924_n28014.n1" "a_65924_n28014.t4" 39.8535
resist "a_65924_n28014.n4" "a_65924_n28014.t6" 51.5653
resist "a_65924_n28014.n2" "a_65924_n28014.t3" 55.8259
resist "a_65924_n28014.n1" "a_65924_n28014.t5" 70.3148
resist "a_65924_n28014.n3" "a_65924_n28014.t7" 82.6419
resist "a_65924_n28014.n2" "a_65924_n28014.t2" 82.7752
killnode "a_n58180_n28246#"
rnode "a_n58180_n28246.t1" 0 43.9697 -57620 -28090 0
rnode "a_n58180_n28246.t4" 0 43.8457 -58180 -28090 0
rnode "a_n58180_n28246.n0" 0 280.111 -57906 -28037 0
rnode "a_n58180_n28246.t2" 0 384.103 -56448 -26596 0
rnode "a_n58180_n28246.t3" 0 143.873 -56448 -28090 0
rnode "a_n58180_n28246.n1" 0 1078.14 -56814 -27450 0
rnode "a_n58180_n28246.n2" 0 534.715 -57315 -27398 0
rnode "a_n58180_n28246.t0" 0 491.242 -57564 -26596 0
resist "a_n58180_n28246.n0" "a_n58180_n28246.t4" 3.77774
resist "a_n58180_n28246.n0" "a_n58180_n28246.t1" 3.7816
resist "a_n58180_n28246.n1" "a_n58180_n28246.t2" 4.12428
resist "a_n58180_n28246.t0" "a_n58180_n28246.n2" 4.91198
resist "a_n58180_n28246.n2" "a_n58180_n28246.n0" 5.39524
resist "a_n58180_n28246.n2" "a_n58180_n28246.n1" 7.28438
resist "a_n58180_n28246.n1" "a_n58180_n28246.t3" 11.0084
killnode "a_n69076_n28014#"
rnode "a_n69076_n28014.n0" 0 1293.27 -68931 -27514 0
rnode "a_n69076_n28014.t2" 0 38.174 -68284 -27858 0
rnode "a_n69076_n28014.t5" 0 90.0591 -68284 -26924 0
rnode "a_n69076_n28014.n1" 0 298.372 -68284 -27412 0
rnode "a_n69076_n28014.t0" 0 147.143 -69076 -27858 0
rnode "a_n69076_n28014.t6" 0 163.6 -56420 -28090 0
rnode "a_n69076_n28014.t7" 0 130.517 -60972 -26596 0
rnode "a_n69076_n28014.n2" 0 2298.06 -61776 -27732 0
rnode "a_n69076_n28014.t3" 0 128.166 -62448 -26596 0
rnode "a_n69076_n28014.n3" 0 1283.95 -63228 -27732 0
rnode "a_n69076_n28014.t4" 0 88.6965 -67040 -28090 0
rnode "a_n69076_n28014.n4" 0 1242.58 -67638 -27720 0
rnode "a_n69076_n28014.t1" 0 397.411 -69076 -26924 0
resist "a_n69076_n28014.n3" "a_n69076_n28014.n2" 1.3068
resist "a_n69076_n28014.t1" "a_n69076_n28014.n0" 2.47158
resist "a_n69076_n28014.n0" "a_n69076_n28014.n1" 2.70674
resist "a_n69076_n28014.n0" "a_n69076_n28014.n4" 3.3948
resist "a_n69076_n28014.n4" "a_n69076_n28014.n3" 3.969
resist "a_n69076_n28014.n0" "a_n69076_n28014.t0" 6.02258
resist "a_n69076_n28014.n1" "a_n69076_n28014.t2" 39.8535
resist "a_n69076_n28014.n4" "a_n69076_n28014.t4" 51.5653
resist "a_n69076_n28014.n2" "a_n69076_n28014.t6" 55.8259
resist "a_n69076_n28014.n1" "a_n69076_n28014.t5" 70.3148
resist "a_n69076_n28014.n3" "a_n69076_n28014.t3" 82.6419
resist "a_n69076_n28014.n2" "a_n69076_n28014.t7" 82.7752
killnode "a_16820_n28246#"
rnode "a_16820_n28246.t0" 0 43.9697 17380 -28090 0
rnode "a_16820_n28246.t2" 0 43.8457 16820 -28090 0
rnode "a_16820_n28246.n0" 0 280.111 17094 -28037 0
rnode "a_16820_n28246.t4" 0 384.103 18552 -26596 0
rnode "a_16820_n28246.t3" 0 143.873 18552 -28090 0
rnode "a_16820_n28246.n1" 0 1078.14 18186 -27450 0
rnode "a_16820_n28246.n2" 0 534.715 17685 -27398 0
rnode "a_16820_n28246.t1" 0 491.242 17436 -26596 0
resist "a_16820_n28246.n0" "a_16820_n28246.t2" 3.77774
resist "a_16820_n28246.n0" "a_16820_n28246.t0" 3.7816
resist "a_16820_n28246.n1" "a_16820_n28246.t4" 4.12428
resist "a_16820_n28246.t1" "a_16820_n28246.n2" 4.91198
resist "a_16820_n28246.n2" "a_16820_n28246.n0" 5.39524
resist "a_16820_n28246.n2" "a_16820_n28246.n1" 7.28438
resist "a_16820_n28246.n1" "a_16820_n28246.t3" 11.0084
killnode "a_n92504_11030#"
rnode "a_n92504_11030.n0" 0 8274.6 -75224 9550 0
rnode "a_n92504_11030.n1" 0 4398.21 -92258 11536 0
rnode "a_n92504_11030.t7" 0 30.5132 -91640 11186 0
rnode "a_n92504_11030.t5" 0 71.986 -91640 12120 0
rnode "a_n92504_11030.n2" 0 235.316 -91640 11632 0
rnode "a_n92504_11030.t6" 0 125.181 -71970 11048 0
rnode "a_n92504_11030.t2" 0 98.4081 -74524 12542 0
rnode "a_n92504_11030.t3" 0 97.4364 -74524 8300 0
rnode "a_n92504_11030.n3" 0 2564.72 -75224 9550 0
rnode "a_n92504_11030.t4" 0 270.804 -75672 6806 0
rnode "a_n92504_11030.t0" 0 115.882 -92504 11186 0
rnode "a_n92504_11030.t1" 0 316.938 -92504 12120 0
resist "a_n92504_11030.n0" "a_n92504_11030.n3" 1.30827
resist "a_n92504_11030.t1" "a_n92504_11030.n1" 2.52892
resist "a_n92504_11030.n1" "a_n92504_11030.n2" 2.69739
resist "a_n92504_11030.n1" "a_n92504_11030.t0" 5.96595
resist "a_n92504_11030.n1" "a_n92504_11030.n0" 9.8143
resist "a_n92504_11030.n0" "a_n92504_11030.t4" 16.7879
resist "a_n92504_11030.n2" "a_n92504_11030.t7" 39.8535
resist "a_n92504_11030.n0" "a_n92504_11030.t6" 54.8881
resist "a_n92504_11030.n2" "a_n92504_11030.t5" 70.3148
resist "a_n92504_11030.n3" "a_n92504_11030.t3" 80.9464
resist "a_n92504_11030.n3" "a_n92504_11030.t2" 81.0078
killnode "a_n57824_6688#"
rnode "a_n57824_6688.t3" 0 143.873 -57824 6844 0
rnode "a_n57824_6688.t4" 0 43.8457 -56092 6844 0
rnode "a_n57824_6688.t2" 0 43.9697 -56652 6844 0
rnode "a_n57824_6688.n0" 0 280.111 -56366 6897 0
rnode "a_n57824_6688.t1" 0 491.305 -56708 8338 0
rnode "a_n57824_6688.n1" 0 534.653 -56954 7536 0
rnode "a_n57824_6688.n2" 0 1078.17 -57458 7484 0
rnode "a_n57824_6688.t0" 0 384.075 -57824 8338 0
resist "a_n57824_6688.n0" "a_n57824_6688.t4" 3.77774
resist "a_n57824_6688.n0" "a_n57824_6688.t2" 3.7816
resist "a_n57824_6688.t0" "a_n57824_6688.n2" 4.12504
resist "a_n57824_6688.n1" "a_n57824_6688.t1" 4.91231
resist "a_n57824_6688.n1" "a_n57824_6688.n0" 5.39524
resist "a_n57824_6688.n2" "a_n57824_6688.n1" 7.28438
resist "a_n57824_6688.n2" "a_n57824_6688.t3" 11.0084
killnode "a_70176_6688#"
rnode "a_70176_6688.t3" 0 43.8457 71908 6844 0
rnode "a_70176_6688.t0" 0 43.9697 71348 6844 0
rnode "a_70176_6688.n0" 0 280.111 71634 6897 0
rnode "a_70176_6688.t4" 0 384.11 70176 8338 0
rnode "a_70176_6688.t2" 0 143.873 70176 6844 0
rnode "a_70176_6688.n1" 0 1078.13 70542 7484 0
rnode "a_70176_6688.n2" 0 534.653 71043 7536 0
rnode "a_70176_6688.t1" 0 491.305 71292 8338 0
resist "a_70176_6688.n0" "a_70176_6688.t3" 3.77774
resist "a_70176_6688.n0" "a_70176_6688.t0" 3.7816
resist "a_70176_6688.n1" "a_70176_6688.t4" 4.12411
resist "a_70176_6688.t1" "a_70176_6688.n2" 4.91231
resist "a_70176_6688.n2" "a_70176_6688.n0" 5.39524
resist "a_70176_6688.n2" "a_70176_6688.n1" 7.28438
resist "a_70176_6688.n1" "a_70176_6688.t2" 11.0084
killnode "a_n59612_11030#"
rnode "a_n59612_11030.n0" 0 7245.43 -44314 10062 0
rnode "a_n59612_11030.n1" 0 4090.72 -59371 11530 0
rnode "a_n59612_11030.t2" 0 133.561 -39970 12542 0
rnode "a_n59612_11030.t7" 0 367.163 -43870 12576 0
rnode "a_n59612_11030.t3" 0 77.9329 -42524 11048 0
rnode "a_n59612_11030.t4" 0 88.8974 -42524 6806 0
rnode "a_n59612_11030.n2" 0 2721.4 -44314 10062 0
rnode "a_n59612_11030.t0" 0 111.234 -59612 11186 0
rnode "a_n59612_11030.t6" 0 29.2893 -58740 11184 0
rnode "a_n59612_11030.t5" 0 69.0986 -58740 12118 0
rnode "a_n59612_11030.n3" 0 260.36 -58740 11630 0
rnode "a_n59612_11030.t1" 0 304.917 -59612 12120 0
resist "a_n59612_11030.n0" "a_n59612_11030.n2" 1.30664
resist "a_n59612_11030.t1" "a_n59612_11030.n1" 2.52892
resist "a_n59612_11030.n1" "a_n59612_11030.n3" 2.73317
resist "a_n59612_11030.n1" "a_n59612_11030.t0" 5.96595
resist "a_n59612_11030.n1" "a_n59612_11030.n0" 7.82277
resist "a_n59612_11030.n0" "a_n59612_11030.t7" 24.4274
resist "a_n59612_11030.n3" "a_n59612_11030.t6" 39.8535
resist "a_n59612_11030.n2" "a_n59612_11030.t3" 51.1578
resist "a_n59612_11030.n2" "a_n59612_11030.t4" 51.5032
resist "a_n59612_11030.n3" "a_n59612_11030.t5" 70.3148
resist "a_n59612_11030.n0" "a_n59612_11030.t2" 85.7552
killnode "a_5136_n69460#"
rnode "a_5136_n69460.t2" 0 4862.54 -460 -66200 0
rnode "a_5136_n69460.n0" 0 920.336 5088 -66280 0
rnode "a_5136_n69460.t1" 0 109.075 5974 -69060 0
rnode "a_5136_n69460.t0" 0 108.05 5266 -69060 0
resist "a_5136_n69460.n0" "a_5136_n69460.t2" 0.56775
resist "a_5136_n69460.t0" "a_5136_n69460.n0" 9.4225
resist "a_5136_n69460.n0" "a_5136_n69460.t1" 9.55525
killnode "a_46820_n28246#"
rnode "a_46820_n28246.t3" 0 43.9697 47380 -28090 0
rnode "a_46820_n28246.t0" 0 43.8457 46820 -28090 0
rnode "a_46820_n28246.n0" 0 280.111 47094 -28037 0
rnode "a_46820_n28246.t4" 0 384.103 48552 -26596 0
rnode "a_46820_n28246.t1" 0 143.873 48552 -28090 0
rnode "a_46820_n28246.n1" 0 1078.14 48186 -27450 0
rnode "a_46820_n28246.n2" 0 534.715 47685 -27398 0
rnode "a_46820_n28246.t2" 0 491.242 47436 -26596 0
resist "a_46820_n28246.n0" "a_46820_n28246.t0" 3.77774
resist "a_46820_n28246.n0" "a_46820_n28246.t3" 3.7816
resist "a_46820_n28246.n1" "a_46820_n28246.t4" 4.12428
resist "a_46820_n28246.t2" "a_46820_n28246.n2" 4.91198
resist "a_46820_n28246.n2" "a_46820_n28246.n0" 5.39524
resist "a_46820_n28246.n2" "a_46820_n28246.n1" 7.28438
resist "a_46820_n28246.n1" "a_46820_n28246.t1" 11.0084
killnode "a_n57892_7056#"
rnode "a_n57892_7056.n0" 0 1292.92 -45341 7420 0
rnode "a_n57892_7056.t5" 0 38.1749 -45988 7076 0
rnode "a_n57892_7056.t3" 0 90.0591 -45988 8010 0
rnode "a_n57892_7056.n1" 0 298.371 -45988 7522 0
rnode "a_n57892_7056.t0" 0 147.144 -45196 7076 0
rnode "a_n57892_7056.t4" 0 163.6 -57852 6844 0
rnode "a_n57892_7056.t2" 0 130.517 -53300 8338 0
rnode "a_n57892_7056.n2" 0 2298.06 -52496 7202 0
rnode "a_n57892_7056.t7" 0 128.165 -51824 8338 0
rnode "a_n57892_7056.n3" 0 1283.95 -51044 7202 0
rnode "a_n57892_7056.t6" 0 88.6943 -47232 6844 0
rnode "a_n57892_7056.n4" 0 1242.58 -46634 7214 0
rnode "a_n57892_7056.t1" 0 397.759 -45196 8010 0
resist "a_n57892_7056.n3" "a_n57892_7056.n2" 1.3068
resist "a_n57892_7056.t1" "a_n57892_7056.n0" 2.47138
resist "a_n57892_7056.n0" "a_n57892_7056.n1" 2.70674
resist "a_n57892_7056.n0" "a_n57892_7056.n4" 3.3948
resist "a_n57892_7056.n4" "a_n57892_7056.n3" 3.969
resist "a_n57892_7056.n0" "a_n57892_7056.t0" 6.02258
resist "a_n57892_7056.n1" "a_n57892_7056.t5" 39.8543
resist "a_n57892_7056.n4" "a_n57892_7056.t6" 51.5643
resist "a_n57892_7056.n2" "a_n57892_7056.t4" 55.8249
resist "a_n57892_7056.n1" "a_n57892_7056.t3" 70.3148
resist "a_n57892_7056.n3" "a_n57892_7056.t7" 82.6409
resist "a_n57892_7056.n2" "a_n57892_7056.t2" 82.7752
killnode "a_n29878_n1986#"
rnode "a_n29878_n1986.n0" 0 7245.43 -25494 -3938 0
rnode "a_n29878_n1986.n1" 0 4090.45 -10331 -2470 0
rnode "a_n29878_n1986.t2" 0 29.29 -11068 -2816 0
rnode "a_n29878_n1986.t3" 0 69.0986 -11068 -1882 0
rnode "a_n29878_n1986.n2" 0 260.362 -11068 -2370 0
rnode "a_n29878_n1986.t5" 0 133.56 -29838 -1458 0
rnode "a_n29878_n1986.t7" 0 367.163 -25938 -1424 0
rnode "a_n29878_n1986.t6" 0 77.939 -27284 -2952 0
rnode "a_n29878_n1986.t4" 0 88.8961 -27284 -7194 0
rnode "a_n29878_n1986.n3" 0 2721.4 -25494 -3938 0
rnode "a_n29878_n1986.t0" 0 111.234 -10196 -2814 0
rnode "a_n29878_n1986.t1" 0 305.184 -10196 -1880 0
resist "a_n29878_n1986.n0" "a_n29878_n1986.n3" 1.30664
resist "a_n29878_n1986.t1" "a_n29878_n1986.n1" 2.52872
resist "a_n29878_n1986.n1" "a_n29878_n1986.n2" 2.73417
resist "a_n29878_n1986.n1" "a_n29878_n1986.t0" 5.96595
resist "a_n29878_n1986.n1" "a_n29878_n1986.n0" 7.82277
resist "a_n29878_n1986.n0" "a_n29878_n1986.t7" 24.4274
resist "a_n29878_n1986.n2" "a_n29878_n1986.t2" 39.8543
resist "a_n29878_n1986.n3" "a_n29878_n1986.t6" 51.1578
resist "a_n29878_n1986.n3" "a_n29878_n1986.t4" 51.5022
resist "a_n29878_n1986.n2" "a_n29878_n1986.t3" 70.3148
resist "a_n29878_n1986.n0" "a_n29878_n1986.t5" 85.7542
killnode "a_39388_n7080#"
rnode "a_39388_n7080.n0" 0 1293.27 39533 -6580 0
rnode "a_39388_n7080.t5" 0 38.174 40180 -6924 0
rnode "a_39388_n7080.t6" 0 90.0591 40180 -5990 0
rnode "a_39388_n7080.n1" 0 298.372 40180 -6478 0
rnode "a_39388_n7080.t0" 0 147.143 39388 -6924 0
rnode "a_39388_n7080.t7" 0 163.6 52044 -7156 0
rnode "a_39388_n7080.t3" 0 130.517 47492 -5662 0
rnode "a_39388_n7080.n2" 0 2298.06 46688 -6798 0
rnode "a_39388_n7080.t2" 0 128.166 46016 -5662 0
rnode "a_39388_n7080.n3" 0 1283.95 45236 -6798 0
rnode "a_39388_n7080.t4" 0 88.6965 41424 -7156 0
rnode "a_39388_n7080.n4" 0 1242.58 40826 -6786 0
rnode "a_39388_n7080.t1" 0 397.411 39388 -5990 0
resist "a_39388_n7080.n3" "a_39388_n7080.n2" 1.3068
resist "a_39388_n7080.t1" "a_39388_n7080.n0" 2.47158
resist "a_39388_n7080.n0" "a_39388_n7080.n1" 2.70674
resist "a_39388_n7080.n0" "a_39388_n7080.n4" 3.3948
resist "a_39388_n7080.n4" "a_39388_n7080.n3" 3.969
resist "a_39388_n7080.n0" "a_39388_n7080.t0" 6.02258
resist "a_39388_n7080.n1" "a_39388_n7080.t5" 39.8535
resist "a_39388_n7080.n4" "a_39388_n7080.t4" 51.5653
resist "a_39388_n7080.n2" "a_39388_n7080.t7" 55.8259
resist "a_39388_n7080.n1" "a_39388_n7080.t6" 70.3148
resist "a_39388_n7080.n3" "a_39388_n7080.t2" 82.6419
resist "a_39388_n7080.n2" "a_39388_n7080.t3" 82.7752
killnode "a_42112_n40380#"
rnode "a_42112_n40380.t2" 0 185.496 46890 -40444 0
rnode "a_42112_n40380.t3" 0 139.325 44550 -40444 0
rnode "a_42112_n40380.n0" 0 3036.62 43830 -38148 0
rnode "a_42112_n40380.t4" 0 134.442 43220 -38950 0
rnode "a_42112_n40380.n1" 0 1306.14 42442 -38148 0
rnode "a_42112_n40380.t0" 0 192.677 42112 -40224 0
rnode "a_42112_n40380.n2" 0 1452.82 42196 -39290 0
rnode "a_42112_n40380.t1" 0 352.488 42112 -39290 0
resist "a_42112_n40380.n2" "a_42112_n40380.n1" 0.813263
resist "a_42112_n40380.t1" "a_42112_n40380.n2" 2.11585
resist "a_42112_n40380.n1" "a_42112_n40380.n0" 3.35893
resist "a_42112_n40380.n2" "a_42112_n40380.t0" 6.37942
resist "a_42112_n40380.n0" "a_42112_n40380.t3" 52.9134
resist "a_42112_n40380.n0" "a_42112_n40380.t2" 54.7745
resist "a_42112_n40380.n1" "a_42112_n40380.t4" 81.2815
killnode "a_41452_n7312#"
rnode "a_41452_n7312.n0" 0 986.161 41785 -6602 0
rnode "a_41452_n7312.t4" 0 35.7691 43024 -5662 0
rnode "a_41452_n7312.t5" 0 16.3999 43024 -7156 0
rnode "a_41452_n7312.n1" 0 173.748 43024 -6572 0
rnode "a_41452_n7312.t2" 0 288.16 46044 -5662 0
rnode "a_41452_n7312.t1" 0 85.5524 46044 -7156 0
rnode "a_41452_n7312.n2" 0 878.122 46400 -7156 0
rnode "a_41452_n7312.t3" 0 85.5524 41452 -7156 0
rnode "a_41452_n7312.t0" 0 250.536 41452 -5662 0
resist "a_41452_n7312.n2" "a_41452_n7312.t2" 4.52974
resist "a_41452_n7312.t0" "a_41452_n7312.n0" 4.53067
resist "a_41452_n7312.n0" "a_41452_n7312.n1" 5.7946
resist "a_41452_n7312.n0" "a_41452_n7312.n2" 8.89741
resist "a_41452_n7312.n0" "a_41452_n7312.t3" 10.605
resist "a_41452_n7312.n2" "a_41452_n7312.t1" 10.605
resist "a_41452_n7312.n1" "a_41452_n7312.t5" 44.0692
resist "a_41452_n7312.n1" "a_41452_n7312.t4" 75.0247
killnode "a_40208_n7080#"
rnode "a_40208_n7080.t0" 0 198.092 40208 -6924 0
rnode "a_40208_n7080.t2" 0 150.3 41424 -5662 0
rnode "a_40208_n7080.t4" 0 111.361 47492 -7156 0
rnode "a_40208_n7080.t5" 0 210.813 52044 -5662 0
rnode "a_40208_n7080.n0" 0 2803.78 46926 -6244 0
rnode "a_40208_n7080.t3" 0 113.403 46016 -7156 0
rnode "a_40208_n7080.n1" 0 1568.11 45396 -6194 0
rnode "a_40208_n7080.n2" 0 1469.85 40822 -6244 0
rnode "a_40208_n7080.n3" 0 1466.32 40374 -6194 0
rnode "a_40208_n7080.t1" 0 407.979 40208 -5990 0
resist "a_40208_n7080.n1" "a_40208_n7080.n0" 1.377
resist "a_40208_n7080.t1" "a_40208_n7080.n3" 2.21072
resist "a_40208_n7080.n3" "a_40208_n7080.n2" 2.66203
resist "a_40208_n7080.n2" "a_40208_n7080.n1" 4.1166
resist "a_40208_n7080.n3" "a_40208_n7080.t0" 6.28407
resist "a_40208_n7080.n0" "a_40208_n7080.t4" 51.8067
resist "a_40208_n7080.n1" "a_40208_n7080.t3" 51.8539
resist "a_40208_n7080.n2" "a_40208_n7080.t2" 82.4155
resist "a_40208_n7080.n0" "a_40208_n7080.t5" 86.4189
killnode "a_n24612_n7080#"
rnode "a_n24612_n7080.n0" 0 1293.27 -24467 -6580 0
rnode "a_n24612_n7080.t5" 0 38.174 -23820 -6924 0
rnode "a_n24612_n7080.t6" 0 90.0591 -23820 -5990 0
rnode "a_n24612_n7080.n1" 0 298.372 -23820 -6478 0
rnode "a_n24612_n7080.t0" 0 147.143 -24612 -6924 0
rnode "a_n24612_n7080.t7" 0 163.6 -11956 -7156 0
rnode "a_n24612_n7080.t3" 0 130.517 -16508 -5662 0
rnode "a_n24612_n7080.n2" 0 2298.06 -17312 -6798 0
rnode "a_n24612_n7080.t4" 0 128.166 -17984 -5662 0
rnode "a_n24612_n7080.n3" 0 1283.95 -18764 -6798 0
rnode "a_n24612_n7080.t2" 0 88.6965 -22576 -7156 0
rnode "a_n24612_n7080.n4" 0 1242.58 -23174 -6786 0
rnode "a_n24612_n7080.t1" 0 397.411 -24612 -5990 0
resist "a_n24612_n7080.n3" "a_n24612_n7080.n2" 1.3068
resist "a_n24612_n7080.t1" "a_n24612_n7080.n0" 2.47158
resist "a_n24612_n7080.n0" "a_n24612_n7080.n1" 2.70674
resist "a_n24612_n7080.n0" "a_n24612_n7080.n4" 3.3948
resist "a_n24612_n7080.n4" "a_n24612_n7080.n3" 3.969
resist "a_n24612_n7080.n0" "a_n24612_n7080.t0" 6.02258
resist "a_n24612_n7080.n1" "a_n24612_n7080.t5" 39.8535
resist "a_n24612_n7080.n4" "a_n24612_n7080.t2" 51.5653
resist "a_n24612_n7080.n2" "a_n24612_n7080.t7" 55.8259
resist "a_n24612_n7080.n1" "a_n24612_n7080.t6" 70.3148
resist "a_n24612_n7080.n3" "a_n24612_n7080.t4" 82.6419
resist "a_n24612_n7080.n2" "a_n24612_n7080.t3" 82.7752
killnode "a_n19796_6688#"
rnode "a_n19796_6688.t2" 0 141.857 -19796 6844 0
rnode "a_n19796_6688.t0" 0 43.2286 -17872 6844 0
rnode "a_n19796_6688.t4" 0 43.3509 -18432 6844 0
rnode "a_n19796_6688.n0" 0 276.169 -18146 6897 0
rnode "a_n19796_6688.t3" 0 484.39 -18488 8338 0
rnode "a_n19796_6688.n1" 0 535.288 -18734 7536 0
rnode "a_n19796_6688.n2" 0 1094.69 -19430 7484 0
rnode "a_n19796_6688.t1" 0 381.025 -19796 8338 0
resist "a_n19796_6688.n0" "a_n19796_6688.t0" 3.77774
resist "a_n19796_6688.n0" "a_n19796_6688.t4" 3.7816
resist "a_n19796_6688.t1" "a_n19796_6688.n2" 4.12451
resist "a_n19796_6688.n1" "a_n19796_6688.t3" 4.91231
resist "a_n19796_6688.n1" "a_n19796_6688.n0" 5.39524
resist "a_n19796_6688.n2" "a_n19796_6688.n1" 7.51274
resist "a_n19796_6688.n2" "a_n19796_6688.t2" 11.0078
killnode "a_10600_n28246#"
rnode "a_10600_n28246.t2" 0 43.9024 11160 -28090 0
rnode "a_10600_n28246.t0" 0 43.7786 10600 -28090 0
rnode "a_10600_n28246.n0" 0 279.682 10874 -28037 0
rnode "a_10600_n28246.t3" 0 381.113 12524 -26596 0
rnode "a_10600_n28246.t4" 0 143.652 12524 -28090 0
rnode "a_10600_n28246.n1" 0 1075.22 12158 -27450 0
rnode "a_10600_n28246.n2" 0 542.16 11465 -27398 0
rnode "a_10600_n28246.t1" 0 490.49 11216 -26596 0
resist "a_10600_n28246.n0" "a_10600_n28246.t0" 3.77774
resist "a_10600_n28246.n0" "a_10600_n28246.t2" 3.7816
resist "a_10600_n28246.n1" "a_10600_n28246.t3" 4.12428
resist "a_10600_n28246.t1" "a_10600_n28246.n2" 4.91198
resist "a_10600_n28246.n2" "a_10600_n28246.n0" 5.39524
resist "a_10600_n28246.n2" "a_10600_n28246.n1" 7.51274
resist "a_10600_n28246.n1" "a_10600_n28246.t4" 11.0084
killnode "a_6744_n28014#"
rnode "a_6744_n28014.t0" 0 198.092 6744 -27858 0
rnode "a_6744_n28014.t3" 0 150.3 7960 -26596 0
rnode "a_6744_n28014.t5" 0 111.361 14028 -28090 0
rnode "a_6744_n28014.t4" 0 210.813 18580 -26596 0
rnode "a_6744_n28014.n0" 0 2803.78 13462 -27178 0
rnode "a_6744_n28014.t2" 0 113.403 12552 -28090 0
rnode "a_6744_n28014.n1" 0 1568.11 11932 -27128 0
rnode "a_6744_n28014.n2" 0 1469.85 7358 -27178 0
rnode "a_6744_n28014.n3" 0 1466.32 6910 -27128 0
rnode "a_6744_n28014.t1" 0 407.979 6744 -26924 0
resist "a_6744_n28014.n1" "a_6744_n28014.n0" 1.377
resist "a_6744_n28014.t1" "a_6744_n28014.n3" 2.21072
resist "a_6744_n28014.n3" "a_6744_n28014.n2" 2.66203
resist "a_6744_n28014.n2" "a_6744_n28014.n1" 4.1166
resist "a_6744_n28014.n3" "a_6744_n28014.t0" 6.28407
resist "a_6744_n28014.n0" "a_6744_n28014.t5" 51.8067
resist "a_6744_n28014.n1" "a_6744_n28014.t2" 51.8539
resist "a_6744_n28014.n2" "a_6744_n28014.t3" 82.4155
resist "a_6744_n28014.n0" "a_6744_n28014.t4" 86.4189
rnode "Vcom.t4" 0 623.755 19142 -70800 0
rnode "Vcom.t3" 0 587.119 18102 -70800 0
rnode "Vcom.n0" 0 942.112 18213 -72110 0
rnode "Vcom.t1" 0 587.119 17062 -70800 0
rnode "Vcom.n1" 0 560.406 17173 -72110 0
rnode "Vcom.t2" 0 587.119 16022 -70800 0
rnode "Vcom.n2" 0 560.406 16133 -72110 0
rnode "Vcom.t0" 0 587.119 14982 -70800 0
rnode "Vcom.n3" 0 1589.81 15093 -72110 0
rnode "Vcom.t9" 0 623.88 -3822 -70800 0
rnode "Vcom.t8" 0 587.257 -2782 -70800 0
rnode "Vcom.n4" 0 941.849 -2893 -72110 0
rnode "Vcom.t7" 0 587.257 -1742 -70800 0
rnode "Vcom.n5" 0 560.268 -1853 -72110 0
rnode "Vcom.t5" 0 587.257 -702 -70800 0
rnode "Vcom.n6" 0 560.268 -813 -72110 0
rnode "Vcom.t6" 0 587.257 338 -70800 0
rnode "Vcom.n7" 0 1590.31 227 -72110 0
rnode "Vcom.n8" 0 3516.23 7662 -72102 0
rnode "Vcom" 0 2233.2 7710 -78704 0
resist "Vcom.n5" "Vcom.n4" 0.425455
resist "Vcom.n6" "Vcom.n5" 0.425455
resist "Vcom.n7" "Vcom.n6" 0.425455
resist "Vcom.n3" "Vcom.n2" 0.425455
resist "Vcom.n2" "Vcom.n1" 0.425455
resist "Vcom.n1" "Vcom.n0" 0.425455
resist "Vcom.n8" "Vcom.n3" 3.03995
resist "Vcom.n8" "Vcom.n7" 3.04159
resist "Vcom.n0" "Vcom.t3" 4.43273
resist "Vcom.n1" "Vcom.t1" 4.43273
resist "Vcom.n2" "Vcom.t2" 4.43273
resist "Vcom.n3" "Vcom.t0" 4.43273
resist "Vcom.n7" "Vcom.t6" 4.43285
resist "Vcom.n6" "Vcom.t5" 4.43285
resist "Vcom.n5" "Vcom.t7" 4.43285
resist "Vcom.n4" "Vcom.t8" 4.43285
resist "Vcom" "Vcom.n8" 4.84335
resist "Vcom.n0" "Vcom.t4" 4.85818
resist "Vcom.n4" "Vcom.t9" 4.8583
killnode "a_46118_n1944#"
rnode "a_46118_n1944.n0" 0 1620.15 50507 -2494 0
rnode "a_46118_n1944.t4" 0 58.7635 49268 -1554 0
rnode "a_46118_n1944.t5" 0 26.9426 49268 -3048 0
rnode "a_46118_n1944.n1" 0 285.443 49268 -2464 0
rnode "a_46118_n1944.t2" 0 473.397 46248 -1554 0
rnode "a_46118_n1944.t0" 0 140.55 46248 -3048 0
rnode "a_46118_n1944.n2" 0 1442.64 45892 -3048 0
rnode "a_46118_n1944.t3" 0 140.55 50840 -3048 0
rnode "a_46118_n1944.t1" 0 411.57 50840 -1554 0
resist "a_46118_n1944.n2" "a_46118_n1944.t2" 4.52991
resist "a_46118_n1944.t1" "a_46118_n1944.n0" 4.53126
resist "a_46118_n1944.n0" "a_46118_n1944.n1" 5.7946
resist "a_46118_n1944.n0" "a_46118_n1944.n2" 8.89741
resist "a_46118_n1944.n0" "a_46118_n1944.t3" 10.605
resist "a_46118_n1944.n2" "a_46118_n1944.t0" 10.605
resist "a_46118_n1944.n1" "a_46118_n1944.t5" 44.0692
resist "a_46118_n1944.n1" "a_46118_n1944.t4" 75.0247
killnode "a_40208_n2836#"
rnode "a_40208_n2836.n0" 0 1292.92 52759 -2472 0
rnode "a_40208_n2836.t3" 0 38.1749 52112 -2816 0
rnode "a_40208_n2836.t4" 0 90.0591 52112 -1882 0
rnode "a_40208_n2836.n1" 0 298.371 52112 -2370 0
rnode "a_40208_n2836.t0" 0 147.144 52904 -2816 0
rnode "a_40208_n2836.t5" 0 163.6 40248 -3048 0
rnode "a_40208_n2836.t7" 0 130.517 44800 -1554 0
rnode "a_40208_n2836.n2" 0 2298.06 45604 -2690 0
rnode "a_40208_n2836.t2" 0 128.165 46276 -1554 0
rnode "a_40208_n2836.n3" 0 1283.95 47056 -2690 0
rnode "a_40208_n2836.t6" 0 88.6943 50868 -3048 0
rnode "a_40208_n2836.n4" 0 1242.58 51466 -2678 0
rnode "a_40208_n2836.t1" 0 397.759 52904 -1882 0
resist "a_40208_n2836.n3" "a_40208_n2836.n2" 1.3068
resist "a_40208_n2836.t1" "a_40208_n2836.n0" 2.47138
resist "a_40208_n2836.n0" "a_40208_n2836.n1" 2.70674
resist "a_40208_n2836.n0" "a_40208_n2836.n4" 3.3948
resist "a_40208_n2836.n4" "a_40208_n2836.n3" 3.969
resist "a_40208_n2836.n0" "a_40208_n2836.t0" 6.02258
resist "a_40208_n2836.n1" "a_40208_n2836.t3" 39.8543
resist "a_40208_n2836.n4" "a_40208_n2836.t6" 51.5643
resist "a_40208_n2836.n2" "a_40208_n2836.t5" 55.8249
resist "a_40208_n2836.n1" "a_40208_n2836.t4" 70.3148
resist "a_40208_n2836.n3" "a_40208_n2836.t2" 82.6409
resist "a_40208_n2836.n2" "a_40208_n2836.t7" 82.7752
killnode "a_n26010_7948#"
rnode "a_n26010_7948.t2" 0 74.3421 -21328 6844 0
rnode "a_n26010_7948.t3" 0 230.08 -25880 8338 0
rnode "a_n26010_7948.t1" 0 68.3103 -25880 6844 0
rnode "a_n26010_7948.n0" 0 749.612 -26236 6844 0
rnode "a_n26010_7948.t5" 0 28.5603 -23040 8338 0
rnode "a_n26010_7948.t4" 0 13.0947 -23040 6844 0
rnode "a_n26010_7948.n1" 0 140.216 -23040 7428 0
rnode "a_n26010_7948.n2" 0 351.631 -21894 7388 0
rnode "a_n26010_7948.n3" 0 548.758 -21684 7484 0
rnode "a_n26010_7948.t0" 0 195.396 -21328 8338 0
resist "a_n26010_7948.t0" "a_n26010_7948.n3" 4.12562
resist "a_n26010_7948.n0" "a_n26010_7948.t3" 4.52991
resist "a_n26010_7948.n3" "a_n26010_7948.n2" 4.64748
resist "a_n26010_7948.n2" "a_n26010_7948.n1" 5.81291
resist "a_n26010_7948.n2" "a_n26010_7948.n0" 9.81726
resist "a_n26010_7948.n0" "a_n26010_7948.t1" 10.605
resist "a_n26010_7948.n3" "a_n26010_7948.t2" 11.0107
resist "a_n26010_7948.n1" "a_n26010_7948.t4" 44.0692
resist "a_n26010_7948.n1" "a_n26010_7948.t5" 75.0247
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n0" 0 1021.67 -48231 11640 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t0" 0 425.75 -47204 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t6" 0 159.509 -47204 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n1" 0 1431.5 -46838 7484 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t8" 0 425.995 -42496 8300 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t4" 0 162.054 -42496 6806 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n2" 0 1311.57 -42140 7446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t7" 0 425.995 -42496 12542 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t3" 0 162.054 -42496 11048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n3" 0 1284.69 -42140 11688 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n4" 0 1126.16 -41914 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n5" 0 1202.47 -44580 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t2" 0 48.7452 -48896 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t5" 0 48.6077 -49456 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n6" 0 310.534 -49182 11005 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t1" 0 544.596 -48840 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t12" 0 62.0547 -47844 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t9" 0 28.828 -47844 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n7" 0 207.197 -47844 11684 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t11" 0 25.1724 -45040 11184 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t10" 0 59.3861 -45040 12118 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n8" 0 193.875 -45040 11630 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n9" 0 702.129 -45506 11878 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 0 229.449 -44730 11870 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n8" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n9" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n7" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t5" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t2" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t7" 4.12411
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t8" 4.12411
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t0" 4.12451
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n5" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t1" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n6" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n4" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n3" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n2" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n1" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t6" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t3" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t4" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t11" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t9" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t10" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t12" 74.8583
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n0" 0 1021.67 47769 11640 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t4" 0 425.788 48796 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t7" 0 159.509 48796 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n1" 0 1431.46 49162 7484 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t0" 0 425.957 53504 8300 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t6" 0 162.054 53504 6806 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n2" 0 1311.61 53860 7446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t1" 0 425.995 53504 12542 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t5" 0 162.054 53504 11048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n3" 0 1284.69 53860 11688 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n4" 0 1126.16 54086 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n5" 0 1202.47 51420 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t3" 0 48.7453 47104 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t8" 0 48.6078 46544 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n6" 0 310.534 46818 11005 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t2" 0 544.596 47160 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t12" 0 62.0547 48156 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t9" 0 28.828 48156 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n7" 0 207.197 48156 11684 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t11" 0 25.1724 50960 11184 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t10" 0 59.3861 50960 12118 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n8" 0 193.875 50960 11630 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n9" 0 702.129 50494 11878 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 0 229.449 51270 11870 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n8" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n9" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n7" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t8" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t3" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t4" 4.12358
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t1" 4.12411
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t0" 4.12504
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n5" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t2" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n6" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n4" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n3" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n2" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n1" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t7" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t6" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t5" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t11" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t9" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t10" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t12" 74.8583
killnode "a_n83982_7948#"
rnode "a_n83982_7948.n0" 0 986.176 -79593 7398 0
rnode "a_n83982_7948.t5" 0 35.7691 -80832 8338 0
rnode "a_n83982_7948.t4" 0 16.3999 -80832 6844 0
rnode "a_n83982_7948.n1" 0 173.748 -80832 7428 0
rnode "a_n83982_7948.t3" 0 288.155 -83852 8338 0
rnode "a_n83982_7948.t1" 0 85.5524 -83852 6844 0
rnode "a_n83982_7948.n2" 0 878.128 -84208 6844 0
rnode "a_n83982_7948.t2" 0 85.5524 -79260 6844 0
rnode "a_n83982_7948.t0" 0 250.521 -79260 8338 0
resist "a_n83982_7948.n2" "a_n83982_7948.t3" 4.52991
resist "a_n83982_7948.t0" "a_n83982_7948.n0" 4.53126
resist "a_n83982_7948.n0" "a_n83982_7948.n1" 5.7946
resist "a_n83982_7948.n0" "a_n83982_7948.n2" 8.89741
resist "a_n83982_7948.n0" "a_n83982_7948.t2" 10.605
resist "a_n83982_7948.n2" "a_n83982_7948.t1" 10.605
resist "a_n83982_7948.n1" "a_n83982_7948.t4" 44.0692
resist "a_n83982_7948.n1" "a_n83982_7948.t5" 75.0247
killnode "a_n51982_7948#"
rnode "a_n51982_7948.n0" 0 986.176 -47593 7398 0
rnode "a_n51982_7948.t4" 0 35.7691 -48832 8338 0
rnode "a_n51982_7948.t5" 0 16.3999 -48832 6844 0
rnode "a_n51982_7948.n1" 0 173.748 -48832 7428 0
rnode "a_n51982_7948.t3" 0 288.155 -51852 8338 0
rnode "a_n51982_7948.t1" 0 85.5524 -51852 6844 0
rnode "a_n51982_7948.n2" 0 878.128 -52208 6844 0
rnode "a_n51982_7948.t2" 0 85.5524 -47260 6844 0
rnode "a_n51982_7948.t0" 0 250.521 -47260 8338 0
resist "a_n51982_7948.n2" "a_n51982_7948.t3" 4.52991
resist "a_n51982_7948.t0" "a_n51982_7948.n0" 4.53126
resist "a_n51982_7948.n0" "a_n51982_7948.n1" 5.7946
resist "a_n51982_7948.n0" "a_n51982_7948.n2" 8.89741
resist "a_n51982_7948.n0" "a_n51982_7948.t2" 10.605
resist "a_n51982_7948.n2" "a_n51982_7948.t1" 10.605
resist "a_n51982_7948.n1" "a_n51982_7948.t5" 44.0692
resist "a_n51982_7948.n1" "a_n51982_7948.t4" 75.0247
killnode "a_n17696_n3204#"
rnode "a_n17696_n3204.t4" 0 146.586 -17696 -3048 0
rnode "a_n17696_n3204.t3" 0 44.6696 -15772 -3048 0
rnode "a_n17696_n3204.t2" 0 44.796 -16332 -3048 0
rnode "a_n17696_n3204.n0" 0 285.375 -16046 -2995 0
rnode "a_n17696_n3204.t1" 0 500.537 -16388 -1554 0
rnode "a_n17696_n3204.n1" 0 553.13 -16634 -2356 0
rnode "a_n17696_n3204.n2" 0 1131.18 -17330 -2408 0
rnode "a_n17696_n3204.t0" 0 393.726 -17696 -1554 0
resist "a_n17696_n3204.n0" "a_n17696_n3204.t3" 3.77774
resist "a_n17696_n3204.n0" "a_n17696_n3204.t2" 3.7816
resist "a_n17696_n3204.t0" "a_n17696_n3204.n2" 4.12451
resist "a_n17696_n3204.n1" "a_n17696_n3204.t1" 4.91231
resist "a_n17696_n3204.n1" "a_n17696_n3204.n0" 5.39524
resist "a_n17696_n3204.n2" "a_n17696_n3204.n1" 7.51274
resist "a_n17696_n3204.n2" "a_n17696_n3204.t4" 11.0078
killnode "a_67398_n1950#"
rnode "a_67398_n1950.t1" 0 184.78 69952 -1424 0
rnode "a_67398_n1950.t2" 0 131.493 68744 -2952 0
rnode "a_67398_n1950.t3" 0 244.385 67508 -1424 0
rnode "a_67398_n1950.n0" 0 779.228 69040 -1984 0
rnode "a_67398_n1950.n1" 0 1389.05 69100 -1458 0
rnode "a_67398_n1950.t0" 0 171.066 68744 -1458 0
resist "a_67398_n1950.n1" "a_67398_n1950.n0" 0.976237
resist "a_67398_n1950.t0" "a_67398_n1950.n1" 2.94231
resist "a_67398_n1950.n1" "a_67398_n1950.t1" 3.00139
resist "a_67398_n1950.n0" "a_67398_n1950.t2" 11.2152
resist "a_67398_n1950.n0" "a_67398_n1950.t3" 28.6629
killnode "a_82284_n7312#"
rnode "a_82284_n7312.t1" 0 143.873 84016 -7156 0
rnode "a_82284_n7312.t4" 0 43.9697 82844 -7156 0
rnode "a_82284_n7312.t2" 0 43.8457 82284 -7156 0
rnode "a_82284_n7312.n0" 0 280.111 82558 -7103 0
rnode "a_82284_n7312.t3" 0 491.242 82900 -5662 0
rnode "a_82284_n7312.n1" 0 534.715 83043 -6464 0
rnode "a_82284_n7312.n2" 0 1078.19 83650 -6516 0
rnode "a_82284_n7312.t0" 0 384.053 84016 -5662 0
resist "a_82284_n7312.n0" "a_82284_n7312.t2" 3.77774
resist "a_82284_n7312.n0" "a_82284_n7312.t4" 3.7816
resist "a_82284_n7312.t0" "a_82284_n7312.n2" 4.12562
resist "a_82284_n7312.n1" "a_82284_n7312.t3" 4.91198
resist "a_82284_n7312.n1" "a_82284_n7312.n0" 5.39524
resist "a_82284_n7312.n2" "a_82284_n7312.n1" 7.28438
resist "a_82284_n7312.n2" "a_82284_n7312.t1" 11.0084
killnode "a_n51796_6688#"
rnode "a_n51796_6688.t3" 0 43.2286 -49872 6844 0
rnode "a_n51796_6688.t2" 0 43.3509 -50432 6844 0
rnode "a_n51796_6688.n0" 0 276.169 -50146 6897 0
rnode "a_n51796_6688.t4" 0 381.059 -51796 8338 0
rnode "a_n51796_6688.t0" 0 141.857 -51796 6844 0
rnode "a_n51796_6688.n1" 0 1094.66 -51430 7484 0
rnode "a_n51796_6688.n2" 0 535.288 -50737 7536 0
rnode "a_n51796_6688.t1" 0 484.39 -50488 8338 0
resist "a_n51796_6688.n0" "a_n51796_6688.t3" 3.77774
resist "a_n51796_6688.n0" "a_n51796_6688.t2" 3.7816
resist "a_n51796_6688.n1" "a_n51796_6688.t4" 4.12358
resist "a_n51796_6688.t1" "a_n51796_6688.n2" 4.91231
resist "a_n51796_6688.n2" "a_n51796_6688.n0" 5.39524
resist "a_n51796_6688.n2" "a_n51796_6688.n1" 7.51274
resist "a_n51796_6688.n1" "a_n51796_6688.t0" 11.0078
killnode "a_n90712_11028#"
rnode "a_n90712_11028.n0" 0 1293.27 -90567 11528 0
rnode "a_n90712_11028.t7" 0 38.174 -89920 11184 0
rnode "a_n90712_11028.t5" 0 90.0591 -89920 12118 0
rnode "a_n90712_11028.n1" 0 298.372 -89920 11630 0
rnode "a_n90712_11028.t0" 0 147.143 -90712 11184 0
rnode "a_n90712_11028.t6" 0 163.6 -78056 10952 0
rnode "a_n90712_11028.t3" 0 130.517 -82608 12446 0
rnode "a_n90712_11028.n2" 0 2298.06 -83412 11310 0
rnode "a_n90712_11028.t4" 0 128.166 -84084 12446 0
rnode "a_n90712_11028.n3" 0 1283.95 -84864 11310 0
rnode "a_n90712_11028.t2" 0 88.6965 -88676 10952 0
rnode "a_n90712_11028.n4" 0 1242.58 -89274 11322 0
rnode "a_n90712_11028.t1" 0 397.411 -90712 12118 0
resist "a_n90712_11028.n3" "a_n90712_11028.n2" 1.3068
resist "a_n90712_11028.t1" "a_n90712_11028.n0" 2.47158
resist "a_n90712_11028.n0" "a_n90712_11028.n1" 2.70674
resist "a_n90712_11028.n0" "a_n90712_11028.n4" 3.3948
resist "a_n90712_11028.n4" "a_n90712_11028.n3" 3.969
resist "a_n90712_11028.n0" "a_n90712_11028.t0" 6.02258
resist "a_n90712_11028.n1" "a_n90712_11028.t7" 39.8535
resist "a_n90712_11028.n4" "a_n90712_11028.t2" 51.5653
resist "a_n90712_11028.n2" "a_n90712_11028.t6" 55.8259
resist "a_n90712_11028.n1" "a_n90712_11028.t5" 70.3148
resist "a_n90712_11028.n3" "a_n90712_11028.t4" 82.6419
resist "a_n90712_11028.n2" "a_n90712_11028.t3" 82.7752
killnode "a_44064_n7312#"
rnode "a_44064_n7312.t2" 0 43.3509 44624 -7156 0
rnode "a_44064_n7312.t1" 0 43.2287 44064 -7156 0
rnode "a_44064_n7312.n0" 0 276.169 44338 -7103 0
rnode "a_44064_n7312.t4" 0 381.052 45988 -5662 0
rnode "a_44064_n7312.t0" 0 141.857 45988 -7156 0
rnode "a_44064_n7312.n1" 0 1094.66 45622 -6516 0
rnode "a_44064_n7312.n2" 0 535.35 44929 -6464 0
rnode "a_44064_n7312.t3" 0 484.329 44680 -5662 0
resist "a_44064_n7312.n0" "a_44064_n7312.t1" 3.77774
resist "a_44064_n7312.n0" "a_44064_n7312.t2" 3.7816
resist "a_44064_n7312.n1" "a_44064_n7312.t4" 4.12375
resist "a_44064_n7312.t3" "a_44064_n7312.n2" 4.91198
resist "a_44064_n7312.n2" "a_44064_n7312.n0" 5.39524
resist "a_44064_n7312.n2" "a_44064_n7312.n1" 7.51274
resist "a_44064_n7312.n1" "a_44064_n7312.t0" 11.0078
killnode "a_57112_n40380#"
rnode "a_57112_n40380.t4" 0 185.496 61890 -40444 0
rnode "a_57112_n40380.t2" 0 139.325 59550 -40444 0
rnode "a_57112_n40380.n0" 0 3036.62 58830 -38148 0
rnode "a_57112_n40380.t3" 0 134.442 58220 -38950 0
rnode "a_57112_n40380.n1" 0 1306.14 57442 -38148 0
rnode "a_57112_n40380.t0" 0 192.677 57112 -40224 0
rnode "a_57112_n40380.n2" 0 1452.82 57196 -39290 0
rnode "a_57112_n40380.t1" 0 352.488 57112 -39290 0
resist "a_57112_n40380.n2" "a_57112_n40380.n1" 0.813263
resist "a_57112_n40380.t1" "a_57112_n40380.n2" 2.11585
resist "a_57112_n40380.n1" "a_57112_n40380.n0" 3.35893
resist "a_57112_n40380.n2" "a_57112_n40380.t0" 6.37942
resist "a_57112_n40380.n0" "a_57112_n40380.t2" 52.9134
resist "a_57112_n40380.n0" "a_57112_n40380.t4" 54.7745
resist "a_57112_n40380.n1" "a_57112_n40380.t3" 81.2815
killnode "a_n11760_12186#"
rnode "a_n11760_12186.t1" 0 184.779 -11760 12576 0
rnode "a_n11760_12186.t2" 0 131.493 -10552 11048 0
rnode "a_n11760_12186.t3" 0 244.385 -9316 12576 0
rnode "a_n11760_12186.n0" 0 779.228 -10848 12016 0
rnode "a_n11760_12186.n1" 0 1389.04 -10908 12542 0
rnode "a_n11760_12186.t0" 0 171.071 -10552 12542 0
resist "a_n11760_12186.n1" "a_n11760_12186.n0" 0.976237
resist "a_n11760_12186.t0" "a_n11760_12186.n1" 2.9429
resist "a_n11760_12186.n1" "a_n11760_12186.t1" 3.00122
resist "a_n11760_12186.n0" "a_n11760_12186.t2" 11.2152
resist "a_n11760_12186.n0" "a_n11760_12186.t3" 28.6629
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n0" 0 1548.81 40429 7532 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t5" 0 94.0786 39936 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t3" 0 43.705 39936 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n1" 0 314.123 39936 7576 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t2" 0 73.6923 41548 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t0" 0 73.9007 40988 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n2" 0 470.788 41274 6897 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t1" 0 825.745 40932 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t6" 0 38.1638 37132 7076 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t4" 0 90.033 37132 8010 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n3" 0 293.925 37132 7522 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n4" 0 1064.47 37598 7770 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 0 2168.56 36822 7762 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t0" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t1" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t6" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t3" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t4" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t5" 74.8583
killnode "a_n38256_n28014#"
rnode "a_n38256_n28014.t0" 0 198.092 -38256 -27858 0
rnode "a_n38256_n28014.t3" 0 150.3 -37040 -26596 0
rnode "a_n38256_n28014.t2" 0 111.361 -30972 -28090 0
rnode "a_n38256_n28014.t4" 0 210.813 -26420 -26596 0
rnode "a_n38256_n28014.n0" 0 2803.78 -31538 -27178 0
rnode "a_n38256_n28014.t5" 0 113.403 -32448 -28090 0
rnode "a_n38256_n28014.n1" 0 1568.11 -33068 -27128 0
rnode "a_n38256_n28014.n2" 0 1469.85 -37642 -27178 0
rnode "a_n38256_n28014.n3" 0 1466.32 -38090 -27128 0
rnode "a_n38256_n28014.t1" 0 407.979 -38256 -26924 0
resist "a_n38256_n28014.n1" "a_n38256_n28014.n0" 1.377
resist "a_n38256_n28014.t1" "a_n38256_n28014.n3" 2.21072
resist "a_n38256_n28014.n3" "a_n38256_n28014.n2" 2.66203
resist "a_n38256_n28014.n2" "a_n38256_n28014.n1" 4.1166
resist "a_n38256_n28014.n3" "a_n38256_n28014.t0" 6.28407
resist "a_n38256_n28014.n0" "a_n38256_n28014.t2" 51.8067
resist "a_n38256_n28014.n1" "a_n38256_n28014.t5" 51.8539
resist "a_n38256_n28014.n2" "a_n38256_n28014.t3" 82.4155
resist "a_n38256_n28014.n0" "a_n38256_n28014.t4" 86.4189
killnode "a_n86036_10796#"
rnode "a_n86036_10796.t2" 0 146.586 -84112 10952 0
rnode "a_n86036_10796.t4" 0 44.796 -85476 10952 0
rnode "a_n86036_10796.t0" 0 44.6696 -86036 10952 0
rnode "a_n86036_10796.n0" 0 285.375 -85762 11005 0
rnode "a_n86036_10796.t3" 0 500.473 -85420 12446 0
rnode "a_n86036_10796.n1" 0 553.195 -85277 11644 0
rnode "a_n86036_10796.n2" 0 1131.2 -84478 11592 0
rnode "a_n86036_10796.t1" 0 393.702 -84112 12446 0
resist "a_n86036_10796.n0" "a_n86036_10796.t0" 3.77774
resist "a_n86036_10796.n0" "a_n86036_10796.t4" 3.7816
resist "a_n86036_10796.t1" "a_n86036_10796.n2" 4.12509
resist "a_n86036_10796.n1" "a_n86036_10796.t3" 4.91198
resist "a_n86036_10796.n1" "a_n86036_10796.n0" 5.39524
resist "a_n86036_10796.n2" "a_n86036_10796.n1" 7.51274
resist "a_n86036_10796.n2" "a_n86036_10796.t2" 11.0078
killnode "a_n31938_n39340#"
rnode "a_n31938_n39340.t8" 0 81.5497 -31808 -40444 0
rnode "a_n31938_n39340.t9" 0 233.8 -9380 6786 0
rnode "a_n31938_n39340.t11" 0 111.698 -7998 12542 0
rnode "a_n31938_n39340.t10" 0 120.658 -9206 12576 0
rnode "a_n31938_n39340.n0" 0 946.262 -8354 12542 0
rnode "a_n31938_n39340.t6" 0 78.4556 -7998 11048 0
rnode "a_n31938_n39340.n1" 0 305.938 -8364 11388 0
rnode "a_n31938_n39340.n2" 0 8524.57 -8364 11388 0
rnode "a_n31938_n39340.t0" 0 519.953 -36380 -68998 0
rnode "a_n31938_n39340.t1" 0 516.492 -36380 -68318 0
rnode "a_n31938_n39340.n3" 0 186.121 -36380 -68318 0
rnode "a_n31938_n39340.t2" 0 516.492 -36380 -66638 0
rnode "a_n31938_n39340.n4" 0 119.234 -36380 -66638 0
rnode "a_n31938_n39340.t3" 0 498.963 -36380 -64958 0
rnode "a_n31938_n39340.n5" 0 2240.19 -36380 -65124 0
rnode "a_n31938_n39340.n6" 0 11853.1 -37170 -39750 0
rnode "a_n31938_n39340.t7" 0 217.717 -30478 -38950 0
rnode "a_n31938_n39340.t4" 0 81.5497 -30478 -40444 0
rnode "a_n31938_n39340.n7" 0 609.569 -30844 -39804 0
rnode "a_n31938_n39340.n8" 0 350.457 -32272 -39822 0
rnode "a_n31938_n39340.n9" 0 569.548 -32174 -39804 0
rnode "a_n31938_n39340.t5" 0 217.688 -31808 -38950 0
resist "a_n31938_n39340.n5" "a_n31938_n39340.n4" 0.72476
resist "a_n31938_n39340.n3" "a_n31938_n39340.t1" 0.924682
resist "a_n31938_n39340.n4" "a_n31938_n39340.t2" 0.924682
resist "a_n31938_n39340.n4" "a_n31938_n39340.n3" 1.18561
resist "a_n31938_n39340.n1" "a_n31938_n39340.n0" 1.37271
resist "a_n31938_n39340.n2" "a_n31938_n39340.n1" 2.25
resist "a_n31938_n39340.n5" "a_n31938_n39340.t3" 2.30911
resist "a_n31938_n39340.n9" "a_n31938_n39340.n8" 2.33368
resist "a_n31938_n39340.n0" "a_n31938_n39340.t11" 2.94156
resist "a_n31938_n39340.n0" "a_n31938_n39340.t10" 3.00122
resist "a_n31938_n39340.n3" "a_n31938_n39340.t0" 3.03407
resist "a_n31938_n39340.n7" "a_n31938_n39340.t7" 4.12428
resist "a_n31938_n39340.t5" "a_n31938_n39340.n9" 4.12562
resist "a_n31938_n39340.n8" "a_n31938_n39340.n7" 4.15864
resist "a_n31938_n39340.n8" "a_n31938_n39340.n6" 7.84012
resist "a_n31938_n39340.n1" "a_n31938_n39340.t6" 10.8177
resist "a_n31938_n39340.n9" "a_n31938_n39340.t8" 11.0084
resist "a_n31938_n39340.n7" "a_n31938_n39340.t4" 11.0084
resist "a_n31938_n39340.n2" "a_n31938_n39340.t9" 12.5326
resist "a_n31938_n39340.n6" "a_n31938_n39340.n5" 20.6425
resist "a_n31938_n39340.n6" "a_n31938_n39340.n2" 46.6661
killnode "a_n27612_11030#"
rnode "a_n27612_11030.n0" 0 7245.43 -12314 10062 0
rnode "a_n27612_11030.n1" 0 4090.72 -27371 11530 0
rnode "a_n27612_11030.t6" 0 133.561 -7970 12542 0
rnode "a_n27612_11030.t4" 0 367.163 -11870 12576 0
rnode "a_n27612_11030.t7" 0 77.9329 -10524 11048 0
rnode "a_n27612_11030.t5" 0 88.8974 -10524 6806 0
rnode "a_n27612_11030.n2" 0 2721.4 -12314 10062 0
rnode "a_n27612_11030.t0" 0 111.234 -27612 11186 0
rnode "a_n27612_11030.t3" 0 29.2893 -26740 11184 0
rnode "a_n27612_11030.t2" 0 69.0986 -26740 12118 0
rnode "a_n27612_11030.n3" 0 260.36 -26740 11630 0
rnode "a_n27612_11030.t1" 0 304.917 -27612 12120 0
resist "a_n27612_11030.n0" "a_n27612_11030.n2" 1.30664
resist "a_n27612_11030.t1" "a_n27612_11030.n1" 2.52892
resist "a_n27612_11030.n1" "a_n27612_11030.n3" 2.73317
resist "a_n27612_11030.n1" "a_n27612_11030.t0" 5.96595
resist "a_n27612_11030.n1" "a_n27612_11030.n0" 7.82277
resist "a_n27612_11030.n0" "a_n27612_11030.t4" 24.4274
resist "a_n27612_11030.n3" "a_n27612_11030.t3" 39.8535
resist "a_n27612_11030.n2" "a_n27612_11030.t7" 51.1578
resist "a_n27612_11030.n2" "a_n27612_11030.t5" 51.5032
resist "a_n27612_11030.n3" "a_n27612_11030.t2" 70.3148
resist "a_n27612_11030.n0" "a_n27612_11030.t6" 85.7552
killnode "a_2190_n3108#"
rnode "a_2190_n3108.t7" 0 53.0895 59522 -40444 0
rnode "a_2190_n3108.t6" 0 152.205 3572 -7214 0
rnode "a_2190_n3108.t9" 0 78.5495 3398 -1424 0
rnode "a_2190_n3108.t5" 0 72.7158 2190 -1458 0
rnode "a_2190_n3108.n0" 0 616.024 2546 -1458 0
rnode "a_2190_n3108.t8" 0 51.0752 2190 -2952 0
rnode "a_2190_n3108.n1" 0 199.168 2556 -2612 0
rnode "a_2190_n3108.n2" 0 6211.21 2556 -2612 0
rnode "a_2190_n3108.t2" 0 354.182 -25800 -67818 0
rnode "a_2190_n3108.t3" 0 324.871 -25800 -66138 0
rnode "a_2190_n3108.n3" 0 9847.22 -25634 -66148 0
rnode "a_2190_n3108.n4" 0 17707.4 52830 -39750 0
rnode "a_2190_n3108.t4" 0 141.735 58192 -38950 0
rnode "a_2190_n3108.t1" 0 53.0895 58192 -40444 0
rnode "a_2190_n3108.n5" 0 370.761 57826 -39804 0
rnode "a_2190_n3108.n6" 0 228.15 57616 -39822 0
rnode "a_2190_n3108.n7" 0 396.852 59156 -39804 0
rnode "a_2190_n3108.t0" 0 141.717 59522 -38950 0
resist "a_2190_n3108.n1" "a_2190_n3108.n0" 1.37271
resist "a_2190_n3108.n2" "a_2190_n3108.n1" 2.25
resist "a_2190_n3108.n3" "a_2190_n3108.t3" 2.30807
resist "a_2190_n3108.n6" "a_2190_n3108.n5" 2.33368
resist "a_2190_n3108.n0" "a_2190_n3108.t5" 2.94138
resist "a_2190_n3108.n0" "a_2190_n3108.t9" 3.00139
resist "a_2190_n3108.n3" "a_2190_n3108.t2" 3.72938
resist "a_2190_n3108.n5" "a_2190_n3108.t4" 4.12428
resist "a_2190_n3108.t0" "a_2190_n3108.n7" 4.12562
resist "a_2190_n3108.n7" "a_2190_n3108.n6" 4.15864
resist "a_2190_n3108.n6" "a_2190_n3108.n4" 7.84012
resist "a_2190_n3108.n1" "a_2190_n3108.t8" 10.8177
resist "a_2190_n3108.n7" "a_2190_n3108.t7" 11.0084
resist "a_2190_n3108.n5" "a_2190_n3108.t1" 11.0084
resist "a_2190_n3108.n2" "a_2190_n3108.t6" 12.5326
resist "a_2190_n3108.n4" "a_2190_n3108.n3" 38.9628
resist "a_2190_n3108.n4" "a_2190_n3108.n2" 56.641
killnode "a_n3898_n64206#"
rnode "a_n3898_n64206.t7" 0 3790.23 1597 -63804 0
rnode "a_n3898_n64206.n0" 0 187.308 1597 -63396 0
rnode "a_n3898_n64206.t9" 0 24.1402 -1652 -62627 0
rnode "a_n3898_n64206.n1" 0 96.9268 -1652 -63163 0
rnode "a_n3898_n64206.t5" 0 84.593 1546 -62640 0
rnode "a_n3898_n64206.t4" 0 62.1474 1546 -63144 0
rnode "a_n3898_n64206.n2" 0 157.535 1599 -62893 0
rnode "a_n3898_n64206.n3" 0 161.796 -441 -63400 0
rnode "a_n3898_n64206.t8" 0 84.593 526 -62640 0
rnode "a_n3898_n64206.t11" 0 84.593 -494 -62640 0
rnode "a_n3898_n64206.n4" 0 157.543 -441 -62893 0
rnode "a_n3898_n64206.t10" 0 521.044 -494 -63144 0
rnode "a_n3898_n64206.n5" 0 383.576 526 -63492 0
rnode "a_n3898_n64206.t6" 0 62.1474 526 -63144 0
rnode "a_n3898_n64206.n6" 0 157.543 579 -62893 0
rnode "a_n3898_n64206.n7" 0 160.325 579 -63400 0
rnode "a_n3898_n64206.n8" 0 260.265 1597 -63396 0
rnode "a_n3898_n64206.n9" 0 319.896 -1820 -63360 0
rnode "a_n3898_n64206.t1" 0 47.8719 -2722 -64050 0
rnode "a_n3898_n64206.t3" 0 16.5639 -3338 -64050 0
rnode "a_n3898_n64206.t2" 0 16.5172 -3898 -64050 0
rnode "a_n3898_n64206.n10" 0 106.967 -3624 -63997 0
rnode "a_n3898_n64206.n11" 0 162.328 -3017 -63358 0
rnode "a_n3898_n64206.n12" 0 184.634 -2523 -63358 0
rnode "a_n3898_n64206.t0" 0 108.912 -2666 -62556 0
resist "a_n3898_n64206.n12" "a_n3898_n64206.n9" 0.642641
resist "a_n3898_n64206.n8" "a_n3898_n64206.n7" 1.17484
resist "a_n3898_n64206.n7" "a_n3898_n64206.n3" 1.1759
resist "a_n3898_n64206.n3" "a_n3898_n64206.n1" 1.24758
resist "a_n3898_n64206.t7" "a_n3898_n64206.n0" 1.40949
resist "a_n3898_n64206.n0" "a_n3898_n64206.n8" 2.06255
resist "a_n3898_n64206.n9" "a_n3898_n64206.n1" 2.25392
resist "a_n3898_n64206.n4" "a_n3898_n64206.t11" 2.31924
resist "a_n3898_n64206.n6" "a_n3898_n64206.t8" 2.31924
resist "a_n3898_n64206.n2" "a_n3898_n64206.t5" 2.31924
resist "a_n3898_n64206.n12" "a_n3898_n64206.n11" 2.6866
resist "a_n3898_n64206.t0" "a_n3898_n64206.n12" 2.68815
resist "a_n3898_n64206.t6" "a_n3898_n64206.n5" 2.847
resist "a_n3898_n64206.t4" "a_n3898_n64206.n0" 2.847
resist "a_n3898_n64206.n9" "a_n3898_n64206.t7" 3.31053
resist "a_n3898_n64206.n10" "a_n3898_n64206.t2" 3.77774
resist "a_n3898_n64206.n10" "a_n3898_n64206.t3" 3.7816
resist "a_n3898_n64206.n4" "a_n3898_n64206.n3" 4.87964
resist "a_n3898_n64206.n7" "a_n3898_n64206.n6" 4.87964
resist "a_n3898_n64206.n8" "a_n3898_n64206.n2" 4.8807
resist "a_n3898_n64206.n11" "a_n3898_n64206.n10" 5.51028
resist "a_n3898_n64206.t10" "a_n3898_n64206.n4" 5.78109
resist "a_n3898_n64206.n6" "a_n3898_n64206.t6" 5.78109
resist "a_n3898_n64206.n2" "a_n3898_n64206.t4" 5.78109
resist "a_n3898_n64206.n11" "a_n3898_n64206.t1" 8.91267
resist "a_n3898_n64206.n5" "a_n3898_n64206.n0" 16.1017
resist "a_n3898_n64206.n5" "a_n3898_n64206.t10" 18.9487
resist "a_n3898_n64206.n1" "a_n3898_n64206.t9" 69.7036
killnode "a_40208_n2082#"
rnode "a_40208_n2082.t4" 0 150.297 50868 -1554 0
rnode "a_40208_n2082.t2" 0 111.359 44800 -3048 0
rnode "a_40208_n2082.t3" 0 210.813 40248 -1554 0
rnode "a_40208_n2082.n0" 0 2803.78 45366 -2136 0
rnode "a_40208_n2082.t5" 0 113.401 46276 -3048 0
rnode "a_40208_n2082.n1" 0 1568.11 46896 -2086 0
rnode "a_40208_n2082.n2" 0 1469.86 51470 -2136 0
rnode "a_40208_n2082.t0" 0 198.092 52084 -2816 0
rnode "a_40208_n2082.n3" 0 1466.3 51938 -2094 0
rnode "a_40208_n2082.t1" 0 407.992 52084 -1882 0
resist "a_40208_n2082.n1" "a_40208_n2082.n0" 1.377
resist "a_40208_n2082.t1" "a_40208_n2082.n3" 2.21088
resist "a_40208_n2082.n3" "a_40208_n2082.n2" 2.66204
resist "a_40208_n2082.n2" "a_40208_n2082.n1" 4.1166
resist "a_40208_n2082.n3" "a_40208_n2082.t0" 6.28407
resist "a_40208_n2082.n0" "a_40208_n2082.t2" 51.8057
resist "a_40208_n2082.n1" "a_40208_n2082.t5" 51.8529
resist "a_40208_n2082.n2" "a_40208_n2082.t4" 82.4145
resist "a_40208_n2082.n0" "a_40208_n2082.t3" 86.4189
killnode "a_n49882_n1944#"
rnode "a_n49882_n1944.n0" 0 1620.15 -45493 -2494 0
rnode "a_n49882_n1944.t4" 0 58.7635 -46732 -1554 0
rnode "a_n49882_n1944.t5" 0 26.9426 -46732 -3048 0
rnode "a_n49882_n1944.n1" 0 285.443 -46732 -2464 0
rnode "a_n49882_n1944.t2" 0 473.397 -49752 -1554 0
rnode "a_n49882_n1944.t0" 0 140.55 -49752 -3048 0
rnode "a_n49882_n1944.n2" 0 1442.64 -50108 -3048 0
rnode "a_n49882_n1944.t3" 0 140.55 -45160 -3048 0
rnode "a_n49882_n1944.t1" 0 411.57 -45160 -1554 0
resist "a_n49882_n1944.n2" "a_n49882_n1944.t2" 4.52991
resist "a_n49882_n1944.t1" "a_n49882_n1944.n0" 4.53126
resist "a_n49882_n1944.n0" "a_n49882_n1944.n1" 5.7946
resist "a_n49882_n1944.n0" "a_n49882_n1944.n2" 8.89741
resist "a_n49882_n1944.n0" "a_n49882_n1944.t3" 10.605
resist "a_n49882_n1944.n2" "a_n49882_n1944.t0" 10.605
resist "a_n49882_n1944.n1" "a_n49882_n1944.t5" 44.0692
resist "a_n49882_n1944.n1" "a_n49882_n1944.t4" 75.0247
killnode "a_n55792_n7080#"
rnode "a_n55792_n7080.t0" 0 198.092 -55792 -6924 0
rnode "a_n55792_n7080.t4" 0 150.3 -54576 -5662 0
rnode "a_n55792_n7080.t3" 0 111.361 -48508 -7156 0
rnode "a_n55792_n7080.t2" 0 210.813 -43956 -5662 0
rnode "a_n55792_n7080.n0" 0 2803.78 -49074 -6244 0
rnode "a_n55792_n7080.t5" 0 113.403 -49984 -7156 0
rnode "a_n55792_n7080.n1" 0 1568.11 -50604 -6194 0
rnode "a_n55792_n7080.n2" 0 1469.85 -55178 -6244 0
rnode "a_n55792_n7080.n3" 0 1466.32 -55626 -6194 0
rnode "a_n55792_n7080.t1" 0 407.979 -55792 -5990 0
resist "a_n55792_n7080.n1" "a_n55792_n7080.n0" 1.377
resist "a_n55792_n7080.t1" "a_n55792_n7080.n3" 2.21072
resist "a_n55792_n7080.n3" "a_n55792_n7080.n2" 2.66203
resist "a_n55792_n7080.n2" "a_n55792_n7080.n1" 4.1166
resist "a_n55792_n7080.n3" "a_n55792_n7080.t0" 6.28407
resist "a_n55792_n7080.n0" "a_n55792_n7080.t3" 51.8067
resist "a_n55792_n7080.n1" "a_n55792_n7080.t5" 51.8539
resist "a_n55792_n7080.n2" "a_n55792_n7080.t4" 82.4155
resist "a_n55792_n7080.n0" "a_n55792_n7080.t2" 86.4189
killnode "a_n47888_n40380#"
rnode "a_n47888_n40380.t3" 0 185.496 -43110 -40444 0
rnode "a_n47888_n40380.t2" 0 139.325 -45450 -40444 0
rnode "a_n47888_n40380.n0" 0 3036.62 -46170 -38148 0
rnode "a_n47888_n40380.t4" 0 134.442 -46780 -38950 0
rnode "a_n47888_n40380.n1" 0 1306.14 -47558 -38148 0
rnode "a_n47888_n40380.t0" 0 192.677 -47888 -40224 0
rnode "a_n47888_n40380.n2" 0 1452.82 -47804 -39290 0
rnode "a_n47888_n40380.t1" 0 352.488 -47888 -39290 0
resist "a_n47888_n40380.n2" "a_n47888_n40380.n1" 0.813263
resist "a_n47888_n40380.t1" "a_n47888_n40380.n2" 2.11585
resist "a_n47888_n40380.n1" "a_n47888_n40380.n0" 3.35893
resist "a_n47888_n40380.n2" "a_n47888_n40380.t0" 6.37942
resist "a_n47888_n40380.n0" "a_n47888_n40380.t2" 52.9134
resist "a_n47888_n40380.n0" "a_n47888_n40380.t3" 54.7745
resist "a_n47888_n40380.n1" "a_n47888_n40380.t4" 81.2815
killnode "a_22988_n28246#"
rnode "a_22988_n28246.n0" 0 1620.08 23321 -27536 0
rnode "a_22988_n28246.t4" 0 58.7635 24560 -26596 0
rnode "a_22988_n28246.t5" 0 26.9426 24560 -28090 0
rnode "a_22988_n28246.n1" 0 285.443 24560 -27506 0
rnode "a_22988_n28246.t3" 0 411.632 22988 -26596 0
rnode "a_22988_n28246.t1" 0 140.55 22988 -28090 0
rnode "a_22988_n28246.t2" 0 140.55 27580 -28090 0
rnode "a_22988_n28246.n2" 0 1442.68 27936 -28090 0
rnode "a_22988_n28246.t0" 0 473.359 27580 -26596 0
resist "a_22988_n28246.n0" "a_22988_n28246.t3" 4.52974
resist "a_22988_n28246.t0" "a_22988_n28246.n2" 4.53067
resist "a_22988_n28246.n0" "a_22988_n28246.n1" 5.7946
resist "a_22988_n28246.n2" "a_22988_n28246.n0" 8.89741
resist "a_22988_n28246.n0" "a_22988_n28246.t1" 10.605
resist "a_22988_n28246.n2" "a_22988_n28246.t2" 10.605
resist "a_22988_n28246.n1" "a_22988_n28246.t5" 44.0692
resist "a_22988_n28246.n1" "a_22988_n28246.t4" 75.0247
killnode "a_15180_n28246#"
rnode "a_15180_n28246.n0" 0 539.959 16405 -27402 0
rnode "a_15180_n28246.t1" 0 25.7621 15740 -28090 0
rnode "a_15180_n28246.t2" 0 25.6894 15180 -28090 0
rnode "a_15180_n28246.n1" 0 164.118 15454 -28037 0
rnode "a_15180_n28246.t5" 0 13.3037 19596 -27858 0
rnode "a_15180_n28246.t7" 0 31.3858 19596 -26924 0
rnode "a_15180_n28246.n2" 0 102.464 19596 -27412 0
rnode "a_15180_n28246.t4" 0 225.048 22932 -26596 0
rnode "a_15180_n28246.t3" 0 84.2958 22932 -28090 0
rnode "a_15180_n28246.n3" 0 652.426 22566 -27450 0
rnode "a_15180_n28246.t9" 0 13.3041 86724 -2814 0
rnode "a_15180_n28246.t10" 0 31.3858 86724 -1880 0
rnode "a_15180_n28246.n4" 0 13704.1 86724 -2368 0
rnode "a_15180_n28246.t6" 0 13.3037 26334 -40224 0
rnode "a_15180_n28246.t12" 0 31.3858 26334 -39290 0
rnode "a_15180_n28246.n5" 0 1104.87 26334 -39778 0
rnode "a_15180_n28246.n6" 0 15919.6 20052 -27166 0
rnode "a_15180_n28246.n7" 0 298.366 20052 -27166 0
rnode "a_15180_n28246.n8" 0 373.967 19130 -27164 0
rnode "a_15180_n28246.t8" 0 32.7962 16792 -26596 0
rnode "a_15180_n28246.t11" 0 15.2357 16792 -28090 0
rnode "a_15180_n28246.n9" 0 109.505 16792 -27358 0
rnode "a_15180_n28246.t0" 0 287.821 15796 -26596 0
resist "a_15180_n28246.n7" "a_15180_n28246.n6" 2.25
resist "a_15180_n28246.n8" "a_15180_n28246.n2" 2.84295
resist "a_15180_n28246.n8" "a_15180_n28246.n7" 2.97355
resist "a_15180_n28246.n0" "a_15180_n28246.n9" 3.04236
resist "a_15180_n28246.n1" "a_15180_n28246.t2" 3.77774
resist "a_15180_n28246.n1" "a_15180_n28246.t1" 3.7816
resist "a_15180_n28246.n3" "a_15180_n28246.t4" 4.12428
resist "a_15180_n28246.t0" "a_15180_n28246.n0" 4.91198
resist "a_15180_n28246.n7" "a_15180_n28246.n3" 5.1753
resist "a_15180_n28246.n0" "a_15180_n28246.n1" 5.39524
resist "a_15180_n28246.n3" "a_15180_n28246.t3" 11.0084
resist "a_15180_n28246.n0" "a_15180_n28246.n8" 11.6195
resist "a_15180_n28246.n6" "a_15180_n28246.n5" 16.1772
resist "a_15180_n28246.n5" "a_15180_n28246.t6" 39.8535
resist "a_15180_n28246.n2" "a_15180_n28246.t5" 39.8535
resist "a_15180_n28246.n4" "a_15180_n28246.t9" 39.8543
resist "a_15180_n28246.n9" "a_15180_n28246.t11" 44.2357
resist "a_15180_n28246.n5" "a_15180_n28246.t12" 70.3148
resist "a_15180_n28246.n4" "a_15180_n28246.t10" 70.3148
resist "a_15180_n28246.n2" "a_15180_n28246.t7" 70.3148
resist "a_15180_n28246.n9" "a_15180_n28246.t8" 74.8583
resist "a_15180_n28246.n6" "a_15180_n28246.n4" 103.255
killnode "a_n21272_6688#"
rnode "a_n21272_6688.n0" 0 1458.9 -17614 7576 0
rnode "a_n21272_6688.t2" 0 246.654 -21272 6844 0
rnode "a_n21272_6688.t0" 0 75.1686 -16244 6844 0
rnode "a_n21272_6688.t3" 0 75.3812 -16804 6844 0
rnode "a_n21272_6688.n1" 0 480.219 -16518 6897 0
rnode "a_n21272_6688.t4" 0 842.287 -16860 8338 0
rnode "a_n21272_6688.n2" 0 872.815 -17106 7536 0
rnode "a_n21272_6688.t6" 0 95.9633 -17844 8338 0
rnode "a_n21272_6688.t5" 0 44.5805 -17844 6844 0
rnode "a_n21272_6688.n3" 0 2449.58 -20906 7484 0
rnode "a_n21272_6688.t1" 0 658.454 -21272 8338 0
resist "a_n21272_6688.n0" "a_n21272_6688.n2" 1.83091
resist "a_n21272_6688.n1" "a_n21272_6688.t0" 3.77774
resist "a_n21272_6688.n1" "a_n21272_6688.t3" 3.7816
resist "a_n21272_6688.t1" "a_n21272_6688.n3" 4.12504
resist "a_n21272_6688.n2" "a_n21272_6688.t4" 4.91231
resist "a_n21272_6688.n2" "a_n21272_6688.n1" 5.39524
resist "a_n21272_6688.n3" "a_n21272_6688.t2" 11.0084
resist "a_n21272_6688.n3" "a_n21272_6688.n0" 14.5237
resist "a_n21272_6688.n0" "a_n21272_6688.t5" 44.2357
resist "a_n21272_6688.n0" "a_n21272_6688.t6" 74.8583
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n0" 0 1548.81 -55571 7532 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t3" 0 94.0786 -56064 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t5" 0 43.705 -56064 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n1" 0 314.123 -56064 7576 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t2" 0 73.6923 -54452 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t1" 0 73.9007 -55012 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n2" 0 470.788 -54726 6897 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t0" 0 825.745 -55068 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t6" 0 38.1638 -58868 7076 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t4" 0 90.033 -58868 8010 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n3" 0 293.925 -58868 7522 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n4" 0 1064.47 -58402 7770 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 0 2168.56 -59178 7762 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t1" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t0" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t6" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t5" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t4" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t3" 74.8583
killnode "a_76820_n28246#"
rnode "a_76820_n28246.t4" 0 143.873 78552 -28090 0
rnode "a_76820_n28246.t1" 0 43.9697 77380 -28090 0
rnode "a_76820_n28246.t3" 0 43.8457 76820 -28090 0
rnode "a_76820_n28246.n0" 0 280.111 77094 -28037 0
rnode "a_76820_n28246.t2" 0 491.242 77436 -26596 0
rnode "a_76820_n28246.n1" 0 534.715 77579 -27398 0
rnode "a_76820_n28246.n2" 0 1078.19 78186 -27450 0
rnode "a_76820_n28246.t0" 0 384.053 78552 -26596 0
resist "a_76820_n28246.n0" "a_76820_n28246.t3" 3.77774
resist "a_76820_n28246.n0" "a_76820_n28246.t1" 3.7816
resist "a_76820_n28246.t0" "a_76820_n28246.n2" 4.12562
resist "a_76820_n28246.n1" "a_76820_n28246.t2" 4.91198
resist "a_76820_n28246.n1" "a_76820_n28246.n0" 5.39524
resist "a_76820_n28246.n2" "a_76820_n28246.n1" 7.28438
resist "a_76820_n28246.n2" "a_76820_n28246.t4" 11.0084
killnode "a_71352_10796#"
rnode "a_71352_10796.n0" 0 1620.12 71685 11506 0
rnode "a_71352_10796.t5" 0 58.7635 72924 12446 0
rnode "a_71352_10796.t4" 0 26.9426 72924 10952 0
rnode "a_71352_10796.n1" 0 285.443 72924 11536 0
rnode "a_71352_10796.t2" 0 473.406 75944 12446 0
rnode "a_71352_10796.t0" 0 140.55 75944 10952 0
rnode "a_71352_10796.n2" 0 1442.63 76300 10952 0
rnode "a_71352_10796.t3" 0 140.55 71352 10952 0
rnode "a_71352_10796.t1" 0 411.594 71352 12446 0
resist "a_71352_10796.n2" "a_71352_10796.t2" 4.52974
resist "a_71352_10796.t1" "a_71352_10796.n0" 4.53067
resist "a_71352_10796.n0" "a_71352_10796.n1" 5.7946
resist "a_71352_10796.n0" "a_71352_10796.n2" 8.89741
resist "a_71352_10796.n0" "a_71352_10796.t3" 10.605
resist "a_71352_10796.n2" "a_71352_10796.t0" 10.605
resist "a_71352_10796.n1" "a_71352_10796.t4" 44.0692
resist "a_71352_10796.n1" "a_71352_10796.t5" 75.0247
killnode "a_69288_11028#"
rnode "a_69288_11028.n0" 0 1293.27 69433 11528 0
rnode "a_69288_11028.t4" 0 38.174 70080 11184 0
rnode "a_69288_11028.t3" 0 90.0591 70080 12118 0
rnode "a_69288_11028.n1" 0 298.372 70080 11630 0
rnode "a_69288_11028.t0" 0 147.143 69288 11184 0
rnode "a_69288_11028.t7" 0 163.6 81944 10952 0
rnode "a_69288_11028.t6" 0 130.517 77392 12446 0
rnode "a_69288_11028.n2" 0 2298.06 76588 11310 0
rnode "a_69288_11028.t5" 0 128.166 75916 12446 0
rnode "a_69288_11028.n3" 0 1283.95 75136 11310 0
rnode "a_69288_11028.t2" 0 88.6965 71324 10952 0
rnode "a_69288_11028.n4" 0 1242.58 70726 11322 0
rnode "a_69288_11028.t1" 0 397.411 69288 12118 0
resist "a_69288_11028.n3" "a_69288_11028.n2" 1.3068
resist "a_69288_11028.t1" "a_69288_11028.n0" 2.47158
resist "a_69288_11028.n0" "a_69288_11028.n1" 2.70674
resist "a_69288_11028.n0" "a_69288_11028.n4" 3.3948
resist "a_69288_11028.n4" "a_69288_11028.n3" 3.969
resist "a_69288_11028.n0" "a_69288_11028.t0" 6.02258
resist "a_69288_11028.n1" "a_69288_11028.t4" 39.8535
resist "a_69288_11028.n4" "a_69288_11028.t2" 51.5653
resist "a_69288_11028.n2" "a_69288_11028.t7" 55.8259
resist "a_69288_11028.n1" "a_69288_11028.t3" 70.3148
resist "a_69288_11028.n3" "a_69288_11028.t5" 82.6419
resist "a_69288_11028.n2" "a_69288_11028.t6" 82.7752
killnode "a_7988_n28246#"
rnode "a_7988_n28246.n0" 0 1620.12 8321 -27536 0
rnode "a_7988_n28246.t5" 0 58.7635 9560 -26596 0
rnode "a_7988_n28246.t4" 0 26.9426 9560 -28090 0
rnode "a_7988_n28246.n1" 0 285.443 9560 -27506 0
rnode "a_7988_n28246.t3" 0 473.406 12580 -26596 0
rnode "a_7988_n28246.t0" 0 140.55 12580 -28090 0
rnode "a_7988_n28246.n2" 0 1442.63 12936 -28090 0
rnode "a_7988_n28246.t2" 0 140.55 7988 -28090 0
rnode "a_7988_n28246.t1" 0 411.594 7988 -26596 0
resist "a_7988_n28246.n2" "a_7988_n28246.t3" 4.52974
resist "a_7988_n28246.t1" "a_7988_n28246.n0" 4.53067
resist "a_7988_n28246.n0" "a_7988_n28246.n1" 5.7946
resist "a_7988_n28246.n0" "a_7988_n28246.n2" 8.89741
resist "a_7988_n28246.n0" "a_7988_n28246.t2" 10.605
resist "a_7988_n28246.n2" "a_7988_n28246.t0" 10.605
resist "a_7988_n28246.n1" "a_7988_n28246.t4" 44.0692
resist "a_7988_n28246.n1" "a_7988_n28246.t5" 75.0247
killnode "a_53972_n28246#"
rnode "a_53972_n28246.n0" 0 1458.9 55271 -27398 0
rnode "a_53972_n28246.t1" 0 75.3812 54532 -28090 0
rnode "a_53972_n28246.t3" 0 75.1686 53972 -28090 0
rnode "a_53972_n28246.n1" 0 480.219 54246 -28037 0
rnode "a_53972_n28246.t6" 0 95.9633 55572 -26596 0
rnode "a_53972_n28246.t5" 0 44.5805 55572 -28090 0
rnode "a_53972_n28246.t2" 0 658.502 59000 -26596 0
rnode "a_53972_n28246.t4" 0 246.654 59000 -28090 0
rnode "a_53972_n28246.n2" 0 2449.53 58634 -27450 0
rnode "a_53972_n28246.n3" 0 872.922 54837 -27398 0
rnode "a_53972_n28246.t0" 0 842.18 54588 -26596 0
resist "a_53972_n28246.n3" "a_53972_n28246.n0" 1.83091
resist "a_53972_n28246.n1" "a_53972_n28246.t3" 3.77774
resist "a_53972_n28246.n1" "a_53972_n28246.t1" 3.7816
resist "a_53972_n28246.n2" "a_53972_n28246.t2" 4.12428
resist "a_53972_n28246.t0" "a_53972_n28246.n3" 4.91198
resist "a_53972_n28246.n3" "a_53972_n28246.n1" 5.39524
resist "a_53972_n28246.n2" "a_53972_n28246.t4" 11.0084
resist "a_53972_n28246.n0" "a_53972_n28246.n2" 14.5237
resist "a_53972_n28246.n0" "a_53972_n28246.t5" 44.2357
resist "a_53972_n28246.n0" "a_53972_n28246.t6" 74.8583
killnode "a_n48638_n40380#"
rnode "a_n48638_n40380.n0" 0 1316.78 -48392 -39878 0
rnode "a_n48638_n40380.t6" 0 34.6133 -47916 -40224 0
rnode "a_n48638_n40380.t4" 0 81.6588 -47916 -39290 0
rnode "a_n48638_n40380.n1" 0 227.963 -47916 -39778 0
rnode "a_n48638_n40380.t3" 0 148.973 -43110 -38950 0
rnode "a_n48638_n40380.t2" 0 126.568 -45450 -38950 0
rnode "a_n48638_n40380.n2" 0 2243.35 -45984 -40936 0
rnode "a_n48638_n40380.t5" 0 97.3897 -46780 -40444 0
rnode "a_n48638_n40380.n3" 0 1031.18 -47552 -40936 0
rnode "a_n48638_n40380.t0" 0 131.453 -48638 -40224 0
rnode "a_n48638_n40380.t1" 0 360.07 -48638 -39290 0
resist "a_n48638_n40380.n3" "a_n48638_n40380.n2" 1.26
resist "a_n48638_n40380.t1" "a_n48638_n40380.n0" 2.52892
resist "a_n48638_n40380.n0" "a_n48638_n40380.n1" 2.56724
resist "a_n48638_n40380.n0" "a_n48638_n40380.n3" 3.42929
resist "a_n48638_n40380.n0" "a_n48638_n40380.t0" 5.96595
resist "a_n48638_n40380.n1" "a_n48638_n40380.t6" 39.8535
resist "a_n48638_n40380.n3" "a_n48638_n40380.t5" 52.2975
resist "a_n48638_n40380.n1" "a_n48638_n40380.t4" 70.3148
resist "a_n48638_n40380.n2" "a_n48638_n40380.t2" 83.1566
resist "a_n48638_n40380.n2" "a_n48638_n40380.t3" 84.984
killnode "a_44018_7948#"
rnode "a_44018_7948.n0" 0 986.176 48407 7398 0
rnode "a_44018_7948.t5" 0 35.7691 47168 8338 0
rnode "a_44018_7948.t4" 0 16.3999 47168 6844 0
rnode "a_44018_7948.n1" 0 173.748 47168 7428 0
rnode "a_44018_7948.t3" 0 288.155 44148 8338 0
rnode "a_44018_7948.t1" 0 85.5524 44148 6844 0
rnode "a_44018_7948.n2" 0 878.128 43792 6844 0
rnode "a_44018_7948.t2" 0 85.5524 48740 6844 0
rnode "a_44018_7948.t0" 0 250.521 48740 8338 0
resist "a_44018_7948.n2" "a_44018_7948.t3" 4.52991
resist "a_44018_7948.t0" "a_44018_7948.n0" 4.53126
resist "a_44018_7948.n0" "a_44018_7948.n1" 5.7946
resist "a_44018_7948.n0" "a_44018_7948.n2" 8.89741
resist "a_44018_7948.n0" "a_44018_7948.t2" 10.605
resist "a_44018_7948.n2" "a_44018_7948.t1" 10.605
resist "a_44018_7948.n1" "a_44018_7948.t4" 44.0692
resist "a_44018_7948.n1" "a_44018_7948.t5" 75.0247
killnode "a_79520_n7312#"
rnode "a_79520_n7312.t2" 0 195.425 79520 -5662 0
rnode "a_79520_n7312.t0" 0 74.3421 79520 -7156 0
rnode "a_79520_n7312.n0" 0 548.729 79876 -6516 0
rnode "a_79520_n7312.t5" 0 28.5603 81232 -5662 0
rnode "a_79520_n7312.t4" 0 13.0947 81232 -7156 0
rnode "a_79520_n7312.n1" 0 140.208 81232 -6572 0
rnode "a_79520_n7312.n2" 0 351.639 80086 -6612 0
rnode "a_79520_n7312.t3" 0 68.3103 84072 -7156 0
rnode "a_79520_n7312.n3" 0 749.63 84428 -7156 0
rnode "a_79520_n7312.t1" 0 230.062 84072 -5662 0
resist "a_79520_n7312.n0" "a_79520_n7312.t2" 4.12411
resist "a_79520_n7312.t1" "a_79520_n7312.n3" 4.53067
resist "a_79520_n7312.n2" "a_79520_n7312.n0" 4.64748
resist "a_79520_n7312.n2" "a_79520_n7312.n1" 5.81391
resist "a_79520_n7312.n3" "a_79520_n7312.n2" 9.81726
resist "a_79520_n7312.n3" "a_79520_n7312.t3" 10.605
resist "a_79520_n7312.n0" "a_79520_n7312.t0" 11.0107
resist "a_79520_n7312.n1" "a_79520_n7312.t4" 44.0692
resist "a_79520_n7312.n1" "a_79520_n7312.t5" 75.0247
killnode "a_n22012_n28246#"
rnode "a_n22012_n28246.n0" 0 1620.12 -21679 -27536 0
rnode "a_n22012_n28246.t4" 0 58.7635 -20440 -26596 0
rnode "a_n22012_n28246.t5" 0 26.9426 -20440 -28090 0
rnode "a_n22012_n28246.n1" 0 285.443 -20440 -27506 0
rnode "a_n22012_n28246.t3" 0 473.406 -17420 -26596 0
rnode "a_n22012_n28246.t1" 0 140.55 -17420 -28090 0
rnode "a_n22012_n28246.n2" 0 1442.63 -17064 -28090 0
rnode "a_n22012_n28246.t2" 0 140.55 -22012 -28090 0
rnode "a_n22012_n28246.t0" 0 411.594 -22012 -26596 0
resist "a_n22012_n28246.n2" "a_n22012_n28246.t3" 4.52974
resist "a_n22012_n28246.t0" "a_n22012_n28246.n0" 4.53067
resist "a_n22012_n28246.n0" "a_n22012_n28246.n1" 5.7946
resist "a_n22012_n28246.n0" "a_n22012_n28246.n2" 8.89741
resist "a_n22012_n28246.n0" "a_n22012_n28246.t2" 10.605
resist "a_n22012_n28246.n2" "a_n22012_n28246.t1" 10.605
resist "a_n22012_n28246.n1" "a_n22012_n28246.t5" 44.0692
resist "a_n22012_n28246.n1" "a_n22012_n28246.t4" 75.0247
killnode "a_17114_n63187#"
rnode "a_17114_n63187.t2" 0 104.352 19216 -61845 0
rnode "a_17114_n63187.t3" 0 47.8447 19216 -63339 0
rnode "a_17114_n63187.n0" 0 545.713 19216 -62755 0
rnode "a_17114_n63187.t0" 0 160.242 17114 -63031 0
rnode "a_17114_n63187.n1" 0 1319.9 17194 -63031 0
rnode "a_17114_n63187.t1" 0 421.945 17114 -62097 0
resist "a_17114_n63187.t1" "a_17114_n63187.n1" 2.52788
resist "a_17114_n63187.n1" "a_17114_n63187.t0" 5.96612
resist "a_17114_n63187.n1" "a_17114_n63187.n0" 7.20417
resist "a_17114_n63187.n0" "a_17114_n63187.t3" 44.0692
resist "a_17114_n63187.n0" "a_17114_n63187.t2" 75.0247
killnode "a_n62888_n40380#"
rnode "a_n62888_n40380.t4" 0 185.496 -58110 -40444 0
rnode "a_n62888_n40380.t3" 0 139.325 -60450 -40444 0
rnode "a_n62888_n40380.n0" 0 3036.62 -61170 -38148 0
rnode "a_n62888_n40380.t2" 0 134.442 -61780 -38950 0
rnode "a_n62888_n40380.n1" 0 1306.14 -62558 -38148 0
rnode "a_n62888_n40380.t0" 0 192.677 -62888 -40224 0
rnode "a_n62888_n40380.n2" 0 1452.82 -62804 -39290 0
rnode "a_n62888_n40380.t1" 0 352.488 -62888 -39290 0
resist "a_n62888_n40380.n2" "a_n62888_n40380.n1" 0.813263
resist "a_n62888_n40380.t1" "a_n62888_n40380.n2" 2.11585
resist "a_n62888_n40380.n1" "a_n62888_n40380.n0" 3.35893
resist "a_n62888_n40380.n2" "a_n62888_n40380.t0" 6.37942
resist "a_n62888_n40380.n0" "a_n62888_n40380.t3" 52.9134
resist "a_n62888_n40380.n0" "a_n62888_n40380.t4" 54.7745
resist "a_n62888_n40380.n1" "a_n62888_n40380.t2" 81.2815
killnode "a_12018_7948#"
rnode "a_12018_7948.n0" 0 986.143 16407 7398 0
rnode "a_12018_7948.t5" 0 35.7691 15168 8338 0
rnode "a_12018_7948.t4" 0 16.3999 15168 6844 0
rnode "a_12018_7948.n1" 0 173.748 15168 7428 0
rnode "a_12018_7948.t3" 0 250.554 16740 8338 0
rnode "a_12018_7948.t1" 0 85.5524 16740 6844 0
rnode "a_12018_7948.t2" 0 85.5524 12148 6844 0
rnode "a_12018_7948.n2" 0 878.169 11792 6844 0
rnode "a_12018_7948.t0" 0 288.113 12148 8338 0
resist "a_12018_7948.n0" "a_12018_7948.t3" 4.52991
resist "a_12018_7948.t0" "a_12018_7948.n2" 4.53126
resist "a_12018_7948.n0" "a_12018_7948.n1" 5.7946
resist "a_12018_7948.n2" "a_12018_7948.n0" 8.89741
resist "a_12018_7948.n0" "a_12018_7948.t1" 10.605
resist "a_12018_7948.n2" "a_12018_7948.t2" 10.605
resist "a_12018_7948.n1" "a_12018_7948.t4" 44.0692
resist "a_12018_7948.n1" "a_12018_7948.t5" 75.0247
killnode "a_6108_7810#"
rnode "a_6108_7810.t2" 0 150.297 16768 8338 0
rnode "a_6108_7810.t3" 0 111.359 10700 6844 0
rnode "a_6108_7810.t4" 0 210.813 6148 8338 0
rnode "a_6108_7810.n0" 0 2803.78 11266 7756 0
rnode "a_6108_7810.t5" 0 113.401 12176 6844 0
rnode "a_6108_7810.n1" 0 1568.11 12796 7806 0
rnode "a_6108_7810.n2" 0 1469.86 17370 7756 0
rnode "a_6108_7810.t0" 0 198.092 17984 7076 0
rnode "a_6108_7810.n3" 0 1466.3 17838 7798 0
rnode "a_6108_7810.t1" 0 407.992 17984 8010 0
resist "a_6108_7810.n1" "a_6108_7810.n0" 1.377
resist "a_6108_7810.t1" "a_6108_7810.n3" 2.21088
resist "a_6108_7810.n3" "a_6108_7810.n2" 2.66204
resist "a_6108_7810.n2" "a_6108_7810.n1" 4.1166
resist "a_6108_7810.n3" "a_6108_7810.t0" 6.28407
resist "a_6108_7810.n0" "a_6108_7810.t3" 51.8057
resist "a_6108_7810.n1" "a_6108_7810.t5" 51.8529
resist "a_6108_7810.n2" "a_6108_7810.t2" 82.4145
resist "a_6108_7810.n0" "a_6108_7810.t4" 86.4189
killnode "a_34122_n1986#"
rnode "a_34122_n1986.n0" 0 7245.43 38506 -3938 0
rnode "a_34122_n1986.n1" 0 4090.45 53669 -2470 0
rnode "a_34122_n1986.t5" 0 29.29 52932 -2816 0
rnode "a_34122_n1986.t6" 0 69.0986 52932 -1882 0
rnode "a_34122_n1986.n2" 0 260.362 52932 -2370 0
rnode "a_34122_n1986.t3" 0 133.56 34162 -1458 0
rnode "a_34122_n1986.t2" 0 367.163 38062 -1424 0
rnode "a_34122_n1986.t7" 0 77.939 36716 -2952 0
rnode "a_34122_n1986.t4" 0 88.8961 36716 -7194 0
rnode "a_34122_n1986.n3" 0 2721.4 38506 -3938 0
rnode "a_34122_n1986.t0" 0 111.234 53804 -2814 0
rnode "a_34122_n1986.t1" 0 305.184 53804 -1880 0
resist "a_34122_n1986.n0" "a_34122_n1986.n3" 1.30664
resist "a_34122_n1986.t1" "a_34122_n1986.n1" 2.52872
resist "a_34122_n1986.n1" "a_34122_n1986.n2" 2.73417
resist "a_34122_n1986.n1" "a_34122_n1986.t0" 5.96595
resist "a_34122_n1986.n1" "a_34122_n1986.n0" 7.82277
resist "a_34122_n1986.n0" "a_34122_n1986.t2" 24.4274
resist "a_34122_n1986.n2" "a_34122_n1986.t5" 39.8543
resist "a_34122_n1986.n3" "a_34122_n1986.t7" 51.1578
resist "a_34122_n1986.n3" "a_34122_n1986.t4" 51.5022
resist "a_34122_n1986.n2" "a_34122_n1986.t6" 70.3148
resist "a_34122_n1986.n0" "a_34122_n1986.t3" 85.7542
killnode "a_180_n28246#"
rnode "a_180_n28246.n0" 0 372.51 1405 -27402 0
rnode "a_180_n28246.t1" 0 17.7729 740 -28090 0
rnode "a_180_n28246.t2" 0 17.7227 180 -28090 0
rnode "a_180_n28246.n1" 0 113.223 454 -28037 0
rnode "a_180_n28246.t6" 0 9.17805 4596 -27858 0
rnode "a_180_n28246.t7" 0 21.6526 4596 -26924 0
rnode "a_180_n28246.n2" 0 70.6882 4596 -27412 0
rnode "a_180_n28246.t3" 0 155.257 7932 -26596 0
rnode "a_180_n28246.t4" 0 58.1544 7932 -28090 0
rnode "a_180_n28246.n3" 0 450.099 7566 -27450 0
rnode "a_180_n28246.t11" 0 9.17805 67468 11186 0
rnode "a_180_n28246.t9" 0 21.6526 67468 12120 0
rnode "a_180_n28246.n4" 0 10355.1 67468 11632 0
rnode "a_180_n28246.t10" 0 9.17805 11334 -40224 0
rnode "a_180_n28246.t5" 0 21.6526 11334 -39290 0
rnode "a_180_n28246.n5" 0 762.23 11334 -39778 0
rnode "a_180_n28246.n6" 0 11963.6 5052 -27166 0
rnode "a_180_n28246.n7" 0 205.838 5052 -27166 0
rnode "a_180_n28246.n8" 0 257.994 4130 -27164 0
rnode "a_180_n28246.t8" 0 22.6256 1792 -26596 0
rnode "a_180_n28246.t12" 0 10.5109 1792 -28090 0
rnode "a_180_n28246.n9" 0 75.5455 1792 -27358 0
rnode "a_180_n28246.t0" 0 198.564 796 -26596 0
resist "a_180_n28246.n7" "a_180_n28246.n6" 2.25
resist "a_180_n28246.n8" "a_180_n28246.n2" 2.84295
resist "a_180_n28246.n8" "a_180_n28246.n7" 2.97355
resist "a_180_n28246.n0" "a_180_n28246.n9" 3.04236
resist "a_180_n28246.n1" "a_180_n28246.t2" 3.77774
resist "a_180_n28246.n1" "a_180_n28246.t1" 3.7816
resist "a_180_n28246.n3" "a_180_n28246.t3" 4.12428
resist "a_180_n28246.t0" "a_180_n28246.n0" 4.91198
resist "a_180_n28246.n7" "a_180_n28246.n3" 5.1753
resist "a_180_n28246.n0" "a_180_n28246.n1" 5.39524
resist "a_180_n28246.n3" "a_180_n28246.t4" 11.0084
resist "a_180_n28246.n0" "a_180_n28246.n8" 11.6195
resist "a_180_n28246.n6" "a_180_n28246.n5" 16.1772
resist "a_180_n28246.n5" "a_180_n28246.t10" 39.8535
resist "a_180_n28246.n4" "a_180_n28246.t11" 39.8535
resist "a_180_n28246.n2" "a_180_n28246.t6" 39.8535
resist "a_180_n28246.n9" "a_180_n28246.t12" 44.2357
resist "a_180_n28246.n5" "a_180_n28246.t5" 70.3148
resist "a_180_n28246.n4" "a_180_n28246.t9" 70.3148
resist "a_180_n28246.n2" "a_180_n28246.t7" 70.3148
resist "a_180_n28246.n9" "a_180_n28246.t8" 74.8583
resist "a_180_n28246.n6" "a_180_n28246.n4" 93.5749
killnode "a_n13180_n28246#"
rnode "a_n13180_n28246.t2" 0 43.9697 -12620 -28090 0
rnode "a_n13180_n28246.t0" 0 43.8457 -13180 -28090 0
rnode "a_n13180_n28246.n0" 0 280.111 -12906 -28037 0
rnode "a_n13180_n28246.t3" 0 384.103 -11448 -26596 0
rnode "a_n13180_n28246.t4" 0 143.873 -11448 -28090 0
rnode "a_n13180_n28246.n1" 0 1078.14 -11814 -27450 0
rnode "a_n13180_n28246.n2" 0 534.715 -12315 -27398 0
rnode "a_n13180_n28246.t1" 0 491.242 -12564 -26596 0
resist "a_n13180_n28246.n0" "a_n13180_n28246.t0" 3.77774
resist "a_n13180_n28246.n0" "a_n13180_n28246.t2" 3.7816
resist "a_n13180_n28246.n1" "a_n13180_n28246.t3" 4.12428
resist "a_n13180_n28246.t1" "a_n13180_n28246.n2" 4.91198
resist "a_n13180_n28246.n2" "a_n13180_n28246.n0" 5.39524
resist "a_n13180_n28246.n2" "a_n13180_n28246.n1" 7.28438
resist "a_n13180_n28246.n1" "a_n13180_n28246.t4" 11.0084
killnode "a_72112_n40380#"
rnode "a_72112_n40380.t2" 0 185.496 76890 -40444 0
rnode "a_72112_n40380.t3" 0 139.325 74550 -40444 0
rnode "a_72112_n40380.n0" 0 3036.62 73830 -38148 0
rnode "a_72112_n40380.t4" 0 134.442 73220 -38950 0
rnode "a_72112_n40380.n1" 0 1306.14 72442 -38148 0
rnode "a_72112_n40380.t0" 0 192.677 72112 -40224 0
rnode "a_72112_n40380.n2" 0 1452.82 72196 -39290 0
rnode "a_72112_n40380.t1" 0 352.488 72112 -39290 0
resist "a_72112_n40380.n2" "a_72112_n40380.n1" 0.813263
resist "a_72112_n40380.t1" "a_72112_n40380.n2" 2.11585
resist "a_72112_n40380.n1" "a_72112_n40380.n0" 3.35893
resist "a_72112_n40380.n2" "a_72112_n40380.t0" 6.37942
resist "a_72112_n40380.n0" "a_72112_n40380.t3" 52.9134
resist "a_72112_n40380.n0" "a_72112_n40380.t2" 54.7745
resist "a_72112_n40380.n1" "a_72112_n40380.t4" 81.2815
killnode "a_71362_n40380#"
rnode "a_71362_n40380.n0" 0 1316.78 71608 -39878 0
rnode "a_71362_n40380.t2" 0 34.6133 72084 -40224 0
rnode "a_71362_n40380.t6" 0 81.6588 72084 -39290 0
rnode "a_71362_n40380.n1" 0 227.963 72084 -39778 0
rnode "a_71362_n40380.t3" 0 148.973 76890 -38950 0
rnode "a_71362_n40380.t4" 0 126.568 74550 -38950 0
rnode "a_71362_n40380.n2" 0 2243.35 74016 -40936 0
rnode "a_71362_n40380.t5" 0 97.3897 73220 -40444 0
rnode "a_71362_n40380.n3" 0 1031.18 72448 -40936 0
rnode "a_71362_n40380.t0" 0 131.453 71362 -40224 0
rnode "a_71362_n40380.t1" 0 360.07 71362 -39290 0
resist "a_71362_n40380.n3" "a_71362_n40380.n2" 1.26
resist "a_71362_n40380.t1" "a_71362_n40380.n0" 2.52892
resist "a_71362_n40380.n0" "a_71362_n40380.n1" 2.56724
resist "a_71362_n40380.n0" "a_71362_n40380.n3" 3.42929
resist "a_71362_n40380.n0" "a_71362_n40380.t0" 5.96595
resist "a_71362_n40380.n1" "a_71362_n40380.t2" 39.8535
resist "a_71362_n40380.n3" "a_71362_n40380.t5" 52.2975
resist "a_71362_n40380.n1" "a_71362_n40380.t6" 70.3148
resist "a_71362_n40380.n2" "a_71362_n40380.t4" 83.1566
resist "a_71362_n40380.n2" "a_71362_n40380.t3" 84.984
killnode "a_n19400_n28246#"
rnode "a_n19400_n28246.t1" 0 43.9024 -18840 -28090 0
rnode "a_n19400_n28246.t2" 0 43.7786 -19400 -28090 0
rnode "a_n19400_n28246.n0" 0 279.682 -19126 -28037 0
rnode "a_n19400_n28246.t4" 0 381.113 -17476 -26596 0
rnode "a_n19400_n28246.t3" 0 143.652 -17476 -28090 0
rnode "a_n19400_n28246.n1" 0 1075.22 -17842 -27450 0
rnode "a_n19400_n28246.n2" 0 542.16 -18535 -27398 0
rnode "a_n19400_n28246.t0" 0 490.49 -18784 -26596 0
resist "a_n19400_n28246.n0" "a_n19400_n28246.t2" 3.77774
resist "a_n19400_n28246.n0" "a_n19400_n28246.t1" 3.7816
resist "a_n19400_n28246.n1" "a_n19400_n28246.t4" 4.12428
resist "a_n19400_n28246.t0" "a_n19400_n28246.n2" 4.91198
resist "a_n19400_n28246.n2" "a_n19400_n28246.n0" 5.39524
resist "a_n19400_n28246.n2" "a_n19400_n28246.n1" 7.51274
resist "a_n19400_n28246.n1" "a_n19400_n28246.t3" 11.0084
killnode "a_n54548_n7312#"
rnode "a_n54548_n7312.n0" 0 986.161 -54215 -6602 0
rnode "a_n54548_n7312.t4" 0 35.7691 -52976 -5662 0
rnode "a_n54548_n7312.t5" 0 16.3999 -52976 -7156 0
rnode "a_n54548_n7312.n1" 0 173.748 -52976 -6572 0
rnode "a_n54548_n7312.t3" 0 288.16 -49956 -5662 0
rnode "a_n54548_n7312.t1" 0 85.5524 -49956 -7156 0
rnode "a_n54548_n7312.n2" 0 878.122 -49600 -7156 0
rnode "a_n54548_n7312.t2" 0 85.5524 -54548 -7156 0
rnode "a_n54548_n7312.t0" 0 250.536 -54548 -5662 0
resist "a_n54548_n7312.n2" "a_n54548_n7312.t3" 4.52974
resist "a_n54548_n7312.t0" "a_n54548_n7312.n0" 4.53067
resist "a_n54548_n7312.n0" "a_n54548_n7312.n1" 5.7946
resist "a_n54548_n7312.n0" "a_n54548_n7312.n2" 8.89741
resist "a_n54548_n7312.n0" "a_n54548_n7312.t2" 10.605
resist "a_n54548_n7312.n2" "a_n54548_n7312.t1" 10.605
resist "a_n54548_n7312.n1" "a_n54548_n7312.t5" 44.0692
resist "a_n54548_n7312.n1" "a_n54548_n7312.t4" 75.0247
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n0" 0 1548.81 72429 7532 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t3" 0 94.0786 71936 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t6" 0 43.705 71936 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n1" 0 314.123 71936 7576 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t2" 0 73.6923 73548 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t0" 0 73.9007 72988 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n2" 0 470.788 73274 6897 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t1" 0 825.745 72932 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t5" 0 38.1638 69132 7076 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t4" 0 90.033 69132 8010 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n3" 0 293.925 69132 7522 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n4" 0 1064.47 69598 7770 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 0 2168.56 68822 7762 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t0" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t1" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t5" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t6" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t4" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t3" 74.8583
killnode "a_n89892_7810#"
rnode "a_n89892_7810.t4" 0 150.297 -79232 8338 0
rnode "a_n89892_7810.t5" 0 111.359 -85300 6844 0
rnode "a_n89892_7810.t3" 0 210.813 -89852 8338 0
rnode "a_n89892_7810.n0" 0 2803.78 -84734 7756 0
rnode "a_n89892_7810.t2" 0 113.401 -83824 6844 0
rnode "a_n89892_7810.n1" 0 1568.11 -83204 7806 0
rnode "a_n89892_7810.n2" 0 1469.86 -78630 7756 0
rnode "a_n89892_7810.t0" 0 198.092 -78016 7076 0
rnode "a_n89892_7810.n3" 0 1466.3 -78162 7798 0
rnode "a_n89892_7810.t1" 0 407.992 -78016 8010 0
resist "a_n89892_7810.n1" "a_n89892_7810.n0" 1.377
resist "a_n89892_7810.t1" "a_n89892_7810.n3" 2.21088
resist "a_n89892_7810.n3" "a_n89892_7810.n2" 2.66204
resist "a_n89892_7810.n2" "a_n89892_7810.n1" 4.1166
resist "a_n89892_7810.n3" "a_n89892_7810.t0" 6.28407
resist "a_n89892_7810.n0" "a_n89892_7810.t5" 51.8057
resist "a_n89892_7810.n1" "a_n89892_7810.t2" 51.8529
resist "a_n89892_7810.n2" "a_n89892_7810.t4" 82.4145
resist "a_n89892_7810.n0" "a_n89892_7810.t3" 86.4189
killnode "a_76204_6688#"
rnode "a_76204_6688.t4" 0 141.857 76204 6844 0
rnode "a_76204_6688.t0" 0 43.2286 78128 6844 0
rnode "a_76204_6688.t3" 0 43.3509 77568 6844 0
rnode "a_76204_6688.n0" 0 276.169 77854 6897 0
rnode "a_76204_6688.t2" 0 484.39 77512 8338 0
rnode "a_76204_6688.n1" 0 535.288 77266 7536 0
rnode "a_76204_6688.n2" 0 1094.69 76570 7484 0
rnode "a_76204_6688.t1" 0 381.025 76204 8338 0
resist "a_76204_6688.n0" "a_76204_6688.t0" 3.77774
resist "a_76204_6688.n0" "a_76204_6688.t3" 3.7816
resist "a_76204_6688.t1" "a_76204_6688.n2" 4.12451
resist "a_76204_6688.n1" "a_76204_6688.t2" 4.91231
resist "a_76204_6688.n1" "a_76204_6688.n0" 5.39524
resist "a_76204_6688.n2" "a_76204_6688.n1" 7.51274
resist "a_76204_6688.n2" "a_76204_6688.t4" 11.0078
killnode "a_76018_7948#"
rnode "a_76018_7948.n0" 0 986.143 80407 7398 0
rnode "a_76018_7948.t4" 0 35.7691 79168 8338 0
rnode "a_76018_7948.t5" 0 16.3999 79168 6844 0
rnode "a_76018_7948.n1" 0 173.748 79168 7428 0
rnode "a_76018_7948.t3" 0 250.554 80740 8338 0
rnode "a_76018_7948.t1" 0 85.5524 80740 6844 0
rnode "a_76018_7948.t2" 0 85.5524 76148 6844 0
rnode "a_76018_7948.n2" 0 878.169 75792 6844 0
rnode "a_76018_7948.t0" 0 288.113 76148 8338 0
resist "a_76018_7948.n0" "a_76018_7948.t3" 4.52991
resist "a_76018_7948.t0" "a_76018_7948.n2" 4.53126
resist "a_76018_7948.n0" "a_76018_7948.n1" 5.7946
resist "a_76018_7948.n2" "a_76018_7948.n0" 8.89741
resist "a_76018_7948.n0" "a_76018_7948.t1" 10.605
resist "a_76018_7948.n2" "a_76018_7948.t2" 10.605
resist "a_76018_7948.n1" "a_76018_7948.t5" 44.0692
resist "a_76018_7948.n1" "a_76018_7948.t4" 75.0247
killnode "a_70108_7810#"
rnode "a_70108_7810.t3" 0 150.297 80768 8338 0
rnode "a_70108_7810.t5" 0 111.359 74700 6844 0
rnode "a_70108_7810.t4" 0 210.813 70148 8338 0
rnode "a_70108_7810.n0" 0 2803.78 75266 7756 0
rnode "a_70108_7810.t2" 0 113.401 76176 6844 0
rnode "a_70108_7810.n1" 0 1568.11 76796 7806 0
rnode "a_70108_7810.n2" 0 1469.86 81370 7756 0
rnode "a_70108_7810.t0" 0 198.092 81984 7076 0
rnode "a_70108_7810.n3" 0 1466.3 81838 7798 0
rnode "a_70108_7810.t1" 0 407.992 81984 8010 0
resist "a_70108_7810.n1" "a_70108_7810.n0" 1.377
resist "a_70108_7810.t1" "a_70108_7810.n3" 2.21088
resist "a_70108_7810.n3" "a_70108_7810.n2" 2.66204
resist "a_70108_7810.n2" "a_70108_7810.n1" 4.1166
resist "a_70108_7810.n3" "a_70108_7810.t0" 6.28407
resist "a_70108_7810.n0" "a_70108_7810.t5" 51.8057
resist "a_70108_7810.n1" "a_70108_7810.t2" 51.8529
resist "a_70108_7810.n2" "a_70108_7810.t3" 82.4145
resist "a_70108_7810.n0" "a_70108_7810.t4" 86.4189
killnode "a_14736_n61114#"
rnode "a_14736_n61114.t5" 0 147.017 15280 -61898 0
rnode "a_14736_n61114.t7" 0 147.017 14922 -61898 0
rnode "a_14736_n61114.n0" 0 568.177 15006 -61898 0
rnode "a_14736_n61114.n1" 0 167.775 15102 -61450 0
rnode "a_14736_n61114.t2" 0 147.017 15694 -60724 0
rnode "a_14736_n61114.t1" 0 147.017 15336 -60724 0
rnode "a_14736_n61114.n2" 0 571.963 15420 -60724 0
rnode "a_14736_n61114.n3" 0 83.0694 15514 -61370 0
rnode "a_14736_n61114.t0" 0 270.338 16164 -60724 0
rnode "a_14736_n61114.t4" 0 147.017 16108 -61898 0
rnode "a_14736_n61114.t6" 0 147.017 15750 -61898 0
rnode "a_14736_n61114.n4" 0 568.177 15834 -61898 0
rnode "a_14736_n61114.n5" 0 167.951 15928 -61450 0
rnode "a_14736_n61114.n6" 0 305.819 16248 -61172 0
rnode "a_14736_n61114.n7" 0 238.649 15514 -61172 0
rnode "a_14736_n61114.n8" 0 305.643 14782 -61172 0
rnode "a_14736_n61114.t3" 0 270.338 14866 -60724 0
resist "a_14736_n61114.n7" "a_14736_n61114.n3" 0.13275
resist "a_14736_n61114.n3" "a_14736_n61114.n1" 0.4635
resist "a_14736_n61114.n5" "a_14736_n61114.n3" 0.46575
resist "a_14736_n61114.n8" "a_14736_n61114.n1" 0.49275
resist "a_14736_n61114.n6" "a_14736_n61114.n5" 0.49275
resist "a_14736_n61114.n8" "a_14736_n61114.n7" 0.8235
resist "a_14736_n61114.n7" "a_14736_n61114.n6" 0.82575
resist "a_14736_n61114.n2" "a_14736_n61114.t2" 1.4967
resist "a_14736_n61114.n2" "a_14736_n61114.t1" 1.4967
resist "a_14736_n61114.n4" "a_14736_n61114.t4" 1.4967
resist "a_14736_n61114.n4" "a_14736_n61114.t6" 1.4967
resist "a_14736_n61114.n0" "a_14736_n61114.t5" 1.4967
resist "a_14736_n61114.n0" "a_14736_n61114.t7" 1.4967
resist "a_14736_n61114.n5" "a_14736_n61114.n4" 1.92505
resist "a_14736_n61114.n1" "a_14736_n61114.n0" 1.92505
resist "a_14736_n61114.n7" "a_14736_n61114.n2" 2.00062
resist "a_14736_n61114.n6" "a_14736_n61114.t0" 3.52359
resist "a_14736_n61114.t3" "a_14736_n61114.n8" 3.52359
killnode "a_n82012_n28246#"
rnode "a_n82012_n28246.n0" 0 1620.12 -81679 -27536 0
rnode "a_n82012_n28246.t5" 0 58.7635 -80440 -26596 0
rnode "a_n82012_n28246.t4" 0 26.9426 -80440 -28090 0
rnode "a_n82012_n28246.n1" 0 285.443 -80440 -27506 0
rnode "a_n82012_n28246.t2" 0 473.406 -77420 -26596 0
rnode "a_n82012_n28246.t0" 0 140.55 -77420 -28090 0
rnode "a_n82012_n28246.n2" 0 1442.63 -77064 -28090 0
rnode "a_n82012_n28246.t3" 0 140.55 -82012 -28090 0
rnode "a_n82012_n28246.t1" 0 411.594 -82012 -26596 0
resist "a_n82012_n28246.n2" "a_n82012_n28246.t2" 4.52974
resist "a_n82012_n28246.t1" "a_n82012_n28246.n0" 4.53067
resist "a_n82012_n28246.n0" "a_n82012_n28246.n1" 5.7946
resist "a_n82012_n28246.n0" "a_n82012_n28246.n2" 8.89741
resist "a_n82012_n28246.n0" "a_n82012_n28246.t3" 10.605
resist "a_n82012_n28246.n2" "a_n82012_n28246.t0" 10.605
resist "a_n82012_n28246.n1" "a_n82012_n28246.t4" 44.0692
resist "a_n82012_n28246.n1" "a_n82012_n28246.t5" 75.0247
killnode "a_40600_n28246#"
rnode "a_40600_n28246.t4" 0 143.652 42524 -28090 0
rnode "a_40600_n28246.t3" 0 43.9024 41160 -28090 0
rnode "a_40600_n28246.t0" 0 43.7786 40600 -28090 0
rnode "a_40600_n28246.n0" 0 279.682 40874 -28037 0
rnode "a_40600_n28246.t2" 0 490.49 41216 -26596 0
rnode "a_40600_n28246.n1" 0 542.16 41359 -27398 0
rnode "a_40600_n28246.n2" 0 1075.27 42158 -27450 0
rnode "a_40600_n28246.t1" 0 381.063 42524 -26596 0
resist "a_40600_n28246.n0" "a_40600_n28246.t0" 3.77774
resist "a_40600_n28246.n0" "a_40600_n28246.t3" 3.7816
resist "a_40600_n28246.t1" "a_40600_n28246.n2" 4.12562
resist "a_40600_n28246.n1" "a_40600_n28246.t2" 4.91198
resist "a_40600_n28246.n1" "a_40600_n28246.n0" 5.39524
resist "a_40600_n28246.n2" "a_40600_n28246.n1" 7.51274
resist "a_40600_n28246.n2" "a_40600_n28246.t4" 11.0084
killnode "a_36744_n28014#"
rnode "a_36744_n28014.t0" 0 198.092 36744 -27858 0
rnode "a_36744_n28014.t4" 0 150.3 37960 -26596 0
rnode "a_36744_n28014.t5" 0 111.361 44028 -28090 0
rnode "a_36744_n28014.t3" 0 210.813 48580 -26596 0
rnode "a_36744_n28014.n0" 0 2803.78 43462 -27178 0
rnode "a_36744_n28014.t2" 0 113.403 42552 -28090 0
rnode "a_36744_n28014.n1" 0 1568.11 41932 -27128 0
rnode "a_36744_n28014.n2" 0 1469.85 37358 -27178 0
rnode "a_36744_n28014.n3" 0 1466.32 36910 -27128 0
rnode "a_36744_n28014.t1" 0 407.979 36744 -26924 0
resist "a_36744_n28014.n1" "a_36744_n28014.n0" 1.377
resist "a_36744_n28014.t1" "a_36744_n28014.n3" 2.21072
resist "a_36744_n28014.n3" "a_36744_n28014.n2" 2.66203
resist "a_36744_n28014.n2" "a_36744_n28014.n1" 4.1166
resist "a_36744_n28014.n3" "a_36744_n28014.t0" 6.28407
resist "a_36744_n28014.n0" "a_36744_n28014.t5" 51.8067
resist "a_36744_n28014.n1" "a_36744_n28014.t2" 51.8539
resist "a_36744_n28014.n2" "a_36744_n28014.t4" 82.4155
resist "a_36744_n28014.n0" "a_36744_n28014.t3" 86.4189
killnode "a_n25824_6688#"
rnode "a_n25824_6688.t3" 0 43.8457 -24092 6844 0
rnode "a_n25824_6688.t1" 0 43.9697 -24652 6844 0
rnode "a_n25824_6688.n0" 0 280.111 -24366 6897 0
rnode "a_n25824_6688.t4" 0 384.11 -25824 8338 0
rnode "a_n25824_6688.t2" 0 143.873 -25824 6844 0
rnode "a_n25824_6688.n1" 0 1078.13 -25458 7484 0
rnode "a_n25824_6688.n2" 0 534.653 -24957 7536 0
rnode "a_n25824_6688.t0" 0 491.305 -24708 8338 0
resist "a_n25824_6688.n0" "a_n25824_6688.t3" 3.77774
resist "a_n25824_6688.n0" "a_n25824_6688.t1" 3.7816
resist "a_n25824_6688.n1" "a_n25824_6688.t4" 4.12411
resist "a_n25824_6688.t0" "a_n25824_6688.n2" 4.91231
resist "a_n25824_6688.n2" "a_n25824_6688.n0" 5.39524
resist "a_n25824_6688.n2" "a_n25824_6688.n1" 7.28438
resist "a_n25824_6688.n1" "a_n25824_6688.t2" 11.0084
killnode "a_68972_n28246#"
rnode "a_68972_n28246.n0" 0 1458.9 70271 -27398 0
rnode "a_68972_n28246.t0" 0 246.654 74000 -28090 0
rnode "a_68972_n28246.t5" 0 95.9633 70572 -26596 0
rnode "a_68972_n28246.t6" 0 44.5805 70572 -28090 0
rnode "a_68972_n28246.t3" 0 75.3812 69532 -28090 0
rnode "a_68972_n28246.t1" 0 75.1686 68972 -28090 0
rnode "a_68972_n28246.n1" 0 480.219 69246 -28037 0
rnode "a_68972_n28246.t4" 0 842.18 69588 -26596 0
rnode "a_68972_n28246.n2" 0 872.922 69731 -27398 0
rnode "a_68972_n28246.n3" 0 2449.62 73634 -27450 0
rnode "a_68972_n28246.t2" 0 658.416 74000 -26596 0
resist "a_68972_n28246.n0" "a_68972_n28246.n2" 1.83091
resist "a_68972_n28246.n1" "a_68972_n28246.t1" 3.77774
resist "a_68972_n28246.n1" "a_68972_n28246.t3" 3.7816
resist "a_68972_n28246.t2" "a_68972_n28246.n3" 4.12562
resist "a_68972_n28246.n2" "a_68972_n28246.t4" 4.91198
resist "a_68972_n28246.n2" "a_68972_n28246.n1" 5.39524
resist "a_68972_n28246.n3" "a_68972_n28246.t0" 11.0084
resist "a_68972_n28246.n3" "a_68972_n28246.n0" 14.5237
resist "a_68972_n28246.n0" "a_68972_n28246.t6" 44.2357
resist "a_68972_n28246.n0" "a_68972_n28246.t5" 74.8583
killnode "a_40276_n3204#"
rnode "a_40276_n3204.t3" 0 43.8457 42008 -3048 0
rnode "a_40276_n3204.t1" 0 43.9697 41448 -3048 0
rnode "a_40276_n3204.n0" 0 280.111 41734 -2995 0
rnode "a_40276_n3204.t2" 0 384.11 40276 -1554 0
rnode "a_40276_n3204.t4" 0 143.873 40276 -3048 0
rnode "a_40276_n3204.n1" 0 1078.13 40642 -2408 0
rnode "a_40276_n3204.n2" 0 534.653 41143 -2356 0
rnode "a_40276_n3204.t0" 0 491.305 41392 -1554 0
resist "a_40276_n3204.n0" "a_40276_n3204.t3" 3.77774
resist "a_40276_n3204.n0" "a_40276_n3204.t1" 3.7816
resist "a_40276_n3204.n1" "a_40276_n3204.t2" 4.12411
resist "a_40276_n3204.t0" "a_40276_n3204.n2" 4.91231
resist "a_40276_n3204.n2" "a_40276_n3204.n0" 5.39524
resist "a_40276_n3204.n2" "a_40276_n3204.n1" 7.28438
resist "a_40276_n3204.n1" "a_40276_n3204.t4" 11.0084
killnode "a_n88648_10796#"
rnode "a_n88648_10796.n0" 0 1620.08 -88315 11506 0
rnode "a_n88648_10796.t4" 0 58.7635 -87076 12446 0
rnode "a_n88648_10796.t5" 0 26.9426 -87076 10952 0
rnode "a_n88648_10796.n1" 0 285.443 -87076 11536 0
rnode "a_n88648_10796.t3" 0 411.632 -88648 12446 0
rnode "a_n88648_10796.t0" 0 140.55 -88648 10952 0
rnode "a_n88648_10796.t2" 0 140.55 -84056 10952 0
rnode "a_n88648_10796.n2" 0 1442.68 -83700 10952 0
rnode "a_n88648_10796.t1" 0 473.359 -84056 12446 0
resist "a_n88648_10796.n0" "a_n88648_10796.t3" 4.52974
resist "a_n88648_10796.t1" "a_n88648_10796.n2" 4.53067
resist "a_n88648_10796.n0" "a_n88648_10796.n1" 5.7946
resist "a_n88648_10796.n2" "a_n88648_10796.n0" 8.89741
resist "a_n88648_10796.n0" "a_n88648_10796.t0" 10.605
resist "a_n88648_10796.n2" "a_n88648_10796.t2" 10.605
resist "a_n88648_10796.n1" "a_n88648_10796.t5" 44.0692
resist "a_n88648_10796.n1" "a_n88648_10796.t4" 75.0247
killnode "a_n16480_n7312#"
rnode "a_n16480_n7312.t2" 0 74.3421 -16480 -7156 0
rnode "a_n16480_n7312.t3" 0 230.085 -11928 -5662 0
rnode "a_n16480_n7312.t0" 0 68.3103 -11928 -7156 0
rnode "a_n16480_n7312.n0" 0 749.607 -11572 -7156 0
rnode "a_n16480_n7312.t5" 0 28.5603 -14768 -5662 0
rnode "a_n16480_n7312.t4" 0 13.0947 -14768 -7156 0
rnode "a_n16480_n7312.n1" 0 140.208 -14768 -6572 0
rnode "a_n16480_n7312.n2" 0 351.639 -15914 -6612 0
rnode "a_n16480_n7312.n3" 0 548.746 -16124 -6516 0
rnode "a_n16480_n7312.t1" 0 195.407 -16480 -5662 0
resist "a_n16480_n7312.t1" "a_n16480_n7312.n3" 4.12504
resist "a_n16480_n7312.n0" "a_n16480_n7312.t3" 4.52974
resist "a_n16480_n7312.n3" "a_n16480_n7312.n2" 4.64748
resist "a_n16480_n7312.n2" "a_n16480_n7312.n1" 5.81391
resist "a_n16480_n7312.n2" "a_n16480_n7312.n0" 9.81726
resist "a_n16480_n7312.n0" "a_n16480_n7312.t0" 10.605
resist "a_n16480_n7312.n3" "a_n16480_n7312.t2" 11.0107
resist "a_n16480_n7312.n1" "a_n16480_n7312.t4" 44.0692
resist "a_n16480_n7312.n1" "a_n16480_n7312.t5" 75.0247
killnode "a_9452_n7312#"
rnode "a_9452_n7312.n0" 0 986.161 9785 -6602 0
rnode "a_9452_n7312.t4" 0 35.7691 11024 -5662 0
rnode "a_9452_n7312.t5" 0 16.3999 11024 -7156 0
rnode "a_9452_n7312.n1" 0 173.748 11024 -6572 0
rnode "a_9452_n7312.t2" 0 288.16 14044 -5662 0
rnode "a_9452_n7312.t0" 0 85.5524 14044 -7156 0
rnode "a_9452_n7312.n2" 0 878.122 14400 -7156 0
rnode "a_9452_n7312.t3" 0 85.5524 9452 -7156 0
rnode "a_9452_n7312.t1" 0 250.536 9452 -5662 0
resist "a_9452_n7312.n2" "a_9452_n7312.t2" 4.52974
resist "a_9452_n7312.t1" "a_9452_n7312.n0" 4.53067
resist "a_9452_n7312.n0" "a_9452_n7312.n1" 5.7946
resist "a_9452_n7312.n0" "a_9452_n7312.n2" 8.89741
resist "a_9452_n7312.n0" "a_9452_n7312.t3" 10.605
resist "a_9452_n7312.n2" "a_9452_n7312.t0" 10.605
resist "a_9452_n7312.n1" "a_9452_n7312.t5" 44.0692
resist "a_9452_n7312.n1" "a_9452_n7312.t4" 75.0247
killnode "a_43248_n40600#"
rnode "a_43248_n40600.t6" 0 87.6499 43248 -40444 0
rnode "a_43248_n40600.t3" 0 559.09 51420 -68998 0
rnode "a_43248_n40600.t0" 0 555.368 51420 -68318 0
rnode "a_43248_n40600.n0" 0 200.13 51420 -68318 0
rnode "a_43248_n40600.t1" 0 555.368 51420 -66638 0
rnode "a_43248_n40600.n1" 0 128.208 51420 -66638 0
rnode "a_43248_n40600.t2" 0 536.52 51420 -64958 0
rnode "a_43248_n40600.n2" 0 3029.32 51420 -65124 0
rnode "a_43248_n40600.t7" 0 234.2 46918 -38950 0
rnode "a_43248_n40600.t4" 0 88.2866 46918 -40444 0
rnode "a_43248_n40600.n3" 0 615.323 47274 -39804 0
rnode "a_43248_n40600.n4" 0 3622.24 47426 -39959 0
rnode "a_43248_n40600.n5" 0 750.835 43604 -39857 0
rnode "a_43248_n40600.t5" 0 237.459 43248 -38950 0
resist "a_43248_n40600.n2" "a_43248_n40600.n1" 0.72476
resist "a_43248_n40600.n0" "a_43248_n40600.t0" 0.924682
resist "a_43248_n40600.n1" "a_43248_n40600.t1" 0.924682
resist "a_43248_n40600.n1" "a_43248_n40600.n0" 1.18561
resist "a_43248_n40600.n2" "a_43248_n40600.t2" 2.30911
resist "a_43248_n40600.n4" "a_43248_n40600.n3" 2.37062
resist "a_43248_n40600.n0" "a_43248_n40600.t3" 3.03407
resist "a_43248_n40600.n3" "a_43248_n40600.t7" 4.12411
resist "a_43248_n40600.t5" "a_43248_n40600.n5" 4.15863
resist "a_43248_n40600.n5" "a_43248_n40600.n4" 5.26559
resist "a_43248_n40600.n5" "a_43248_n40600.t6" 10.9771
resist "a_43248_n40600.n3" "a_43248_n40600.t4" 11.0107
resist "a_43248_n40600.n4" "a_43248_n40600.n2" 20.6258
killnode "a_n33638_n40380#"
rnode "a_n33638_n40380.n0" 0 1316.78 -33392 -39878 0
rnode "a_n33638_n40380.t3" 0 34.6133 -32916 -40224 0
rnode "a_n33638_n40380.t5" 0 81.6588 -32916 -39290 0
rnode "a_n33638_n40380.n1" 0 227.963 -32916 -39778 0
rnode "a_n33638_n40380.t6" 0 148.973 -28110 -38950 0
rnode "a_n33638_n40380.t4" 0 126.568 -30450 -38950 0
rnode "a_n33638_n40380.n2" 0 2243.35 -30984 -40936 0
rnode "a_n33638_n40380.t2" 0 97.3897 -31780 -40444 0
rnode "a_n33638_n40380.n3" 0 1031.18 -32552 -40936 0
rnode "a_n33638_n40380.t0" 0 131.453 -33638 -40224 0
rnode "a_n33638_n40380.t1" 0 360.07 -33638 -39290 0
resist "a_n33638_n40380.n3" "a_n33638_n40380.n2" 1.26
resist "a_n33638_n40380.t1" "a_n33638_n40380.n0" 2.52892
resist "a_n33638_n40380.n0" "a_n33638_n40380.n1" 2.56724
resist "a_n33638_n40380.n0" "a_n33638_n40380.n3" 3.42929
resist "a_n33638_n40380.n0" "a_n33638_n40380.t0" 5.96595
resist "a_n33638_n40380.n1" "a_n33638_n40380.t3" 39.8535
resist "a_n33638_n40380.n3" "a_n33638_n40380.t2" 52.2975
resist "a_n33638_n40380.n1" "a_n33638_n40380.t5" 70.3148
resist "a_n33638_n40380.n2" "a_n33638_n40380.t4" 83.1566
resist "a_n33638_n40380.n2" "a_n33638_n40380.t6" 84.984
killnode "a_n87664_10796#"
rnode "a_n87664_10796.n0" 0 1458.9 -86365 11644 0
rnode "a_n87664_10796.t1" 0 75.3812 -87104 10952 0
rnode "a_n87664_10796.t2" 0 75.1686 -87664 10952 0
rnode "a_n87664_10796.n1" 0 480.219 -87390 11005 0
rnode "a_n87664_10796.t6" 0 95.9633 -86064 12446 0
rnode "a_n87664_10796.t5" 0 44.5805 -86064 10952 0
rnode "a_n87664_10796.t3" 0 658.502 -82636 12446 0
rnode "a_n87664_10796.t4" 0 246.654 -82636 10952 0
rnode "a_n87664_10796.n2" 0 2449.53 -83002 11592 0
rnode "a_n87664_10796.n3" 0 872.922 -86799 11644 0
rnode "a_n87664_10796.t0" 0 842.18 -87048 12446 0
resist "a_n87664_10796.n3" "a_n87664_10796.n0" 1.83091
resist "a_n87664_10796.n1" "a_n87664_10796.t2" 3.77774
resist "a_n87664_10796.n1" "a_n87664_10796.t1" 3.7816
resist "a_n87664_10796.n2" "a_n87664_10796.t3" 4.12428
resist "a_n87664_10796.t0" "a_n87664_10796.n3" 4.91198
resist "a_n87664_10796.n3" "a_n87664_10796.n1" 5.39524
resist "a_n87664_10796.n2" "a_n87664_10796.t4" 11.0084
resist "a_n87664_10796.n0" "a_n87664_10796.n2" 14.5237
resist "a_n87664_10796.n0" "a_n87664_10796.t5" 44.2357
resist "a_n87664_10796.n0" "a_n87664_10796.t6" 74.8583
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n0" 0 1021.6 42529 -2360 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t10" 0 62.0547 42036 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t12" 0 28.828 42036 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n1" 0 207.197 42036 -2316 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t7" 0 48.6078 43648 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t0" 0 48.7453 43088 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n2" 0 310.534 43374 -2995 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t1" 0 544.665 43032 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t9" 0 25.173 39232 -2816 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t11" 0 59.3861 39232 -1882 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n3" 0 193.874 39232 -2370 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n4" 0 702.13 39698 -2122 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t4" 0 425.781 41396 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t8" 0 159.509 41396 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n5" 0 1431.47 41030 -6516 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t5" 0 425.987 36688 -5700 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t2" 0 162.054 36688 -7194 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n6" 0 1311.58 36332 -6554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t6" 0 425.987 36688 -1458 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t3" 0 162.054 36688 -2952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n7" 0 1284.7 36332 -2312 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n8" 0 1126.16 36106 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n9" 0 1202.47 38772 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 0 229.449 38922 -2130 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t7" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t0" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t4" 4.12375
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t6" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t5" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n9" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t1" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n8" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n7" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n6" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n5" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t8" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t3" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t2" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t9" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t12" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t11" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t10" 74.8583
killnode "a_72276_n3204#"
rnode "a_72276_n3204.t3" 0 143.873 72276 -3048 0
rnode "a_72276_n3204.t4" 0 43.8457 74008 -3048 0
rnode "a_72276_n3204.t1" 0 43.9697 73448 -3048 0
rnode "a_72276_n3204.n0" 0 280.111 73734 -2995 0
rnode "a_72276_n3204.t2" 0 491.305 73392 -1554 0
rnode "a_72276_n3204.n1" 0 534.653 73146 -2356 0
rnode "a_72276_n3204.n2" 0 1078.17 72642 -2408 0
rnode "a_72276_n3204.t0" 0 384.075 72276 -1554 0
resist "a_72276_n3204.n0" "a_72276_n3204.t4" 3.77774
resist "a_72276_n3204.n0" "a_72276_n3204.t1" 3.7816
resist "a_72276_n3204.t0" "a_72276_n3204.n2" 4.12504
resist "a_72276_n3204.n1" "a_72276_n3204.t2" 4.91231
resist "a_72276_n3204.n1" "a_72276_n3204.n0" 5.39524
resist "a_72276_n3204.n2" "a_72276_n3204.n1" 7.28438
resist "a_72276_n3204.n2" "a_72276_n3204.t3" 11.0084
killnode "a_n68256_n28014#"
rnode "a_n68256_n28014.t0" 0 198.092 -68256 -27858 0
rnode "a_n68256_n28014.t3" 0 150.3 -67040 -26596 0
rnode "a_n68256_n28014.t2" 0 111.361 -60972 -28090 0
rnode "a_n68256_n28014.t4" 0 210.813 -56420 -26596 0
rnode "a_n68256_n28014.n0" 0 2803.78 -61538 -27178 0
rnode "a_n68256_n28014.t5" 0 113.403 -62448 -28090 0
rnode "a_n68256_n28014.n1" 0 1568.11 -63068 -27128 0
rnode "a_n68256_n28014.n2" 0 1469.85 -67642 -27178 0
rnode "a_n68256_n28014.n3" 0 1466.32 -68090 -27128 0
rnode "a_n68256_n28014.t1" 0 407.979 -68256 -26924 0
resist "a_n68256_n28014.n1" "a_n68256_n28014.n0" 1.377
resist "a_n68256_n28014.t1" "a_n68256_n28014.n3" 2.21072
resist "a_n68256_n28014.n3" "a_n68256_n28014.n2" 2.66203
resist "a_n68256_n28014.n2" "a_n68256_n28014.n1" 4.1166
resist "a_n68256_n28014.n3" "a_n68256_n28014.t0" 6.28407
resist "a_n68256_n28014.n0" "a_n68256_n28014.t2" 51.8067
resist "a_n68256_n28014.n1" "a_n68256_n28014.t5" 51.8539
resist "a_n68256_n28014.n2" "a_n68256_n28014.t3" 82.4155
resist "a_n68256_n28014.n0" "a_n68256_n28014.t4" 86.4189
killnode "a_n34400_n28246#"
rnode "a_n34400_n28246.t0" 0 43.9024 -33840 -28090 0
rnode "a_n34400_n28246.t4" 0 43.7786 -34400 -28090 0
rnode "a_n34400_n28246.n0" 0 279.682 -34126 -28037 0
rnode "a_n34400_n28246.t3" 0 381.113 -32476 -26596 0
rnode "a_n34400_n28246.t2" 0 143.652 -32476 -28090 0
rnode "a_n34400_n28246.n1" 0 1075.22 -32842 -27450 0
rnode "a_n34400_n28246.n2" 0 542.16 -33535 -27398 0
rnode "a_n34400_n28246.t1" 0 490.49 -33784 -26596 0
resist "a_n34400_n28246.n0" "a_n34400_n28246.t4" 3.77774
resist "a_n34400_n28246.n0" "a_n34400_n28246.t0" 3.7816
resist "a_n34400_n28246.n1" "a_n34400_n28246.t3" 4.12428
resist "a_n34400_n28246.t1" "a_n34400_n28246.n2" 4.91198
resist "a_n34400_n28246.n2" "a_n34400_n28246.n0" 5.39524
resist "a_n34400_n28246.n2" "a_n34400_n28246.n1" 7.51274
resist "a_n34400_n28246.n1" "a_n34400_n28246.t2" 11.0084
killnode "a_n9076_n28014#"
rnode "a_n9076_n28014.n0" 0 1293.27 -8931 -27514 0
rnode "a_n9076_n28014.t3" 0 38.174 -8284 -27858 0
rnode "a_n9076_n28014.t7" 0 90.0591 -8284 -26924 0
rnode "a_n9076_n28014.n1" 0 298.372 -8284 -27412 0
rnode "a_n9076_n28014.t0" 0 147.143 -9076 -27858 0
rnode "a_n9076_n28014.t6" 0 163.6 3580 -28090 0
rnode "a_n9076_n28014.t2" 0 130.517 -972 -26596 0
rnode "a_n9076_n28014.n2" 0 2298.06 -1776 -27732 0
rnode "a_n9076_n28014.t4" 0 128.166 -2448 -26596 0
rnode "a_n9076_n28014.n3" 0 1283.95 -3228 -27732 0
rnode "a_n9076_n28014.t5" 0 88.6965 -7040 -28090 0
rnode "a_n9076_n28014.n4" 0 1242.58 -7638 -27720 0
rnode "a_n9076_n28014.t1" 0 397.411 -9076 -26924 0
resist "a_n9076_n28014.n3" "a_n9076_n28014.n2" 1.3068
resist "a_n9076_n28014.t1" "a_n9076_n28014.n0" 2.47158
resist "a_n9076_n28014.n0" "a_n9076_n28014.n1" 2.70674
resist "a_n9076_n28014.n0" "a_n9076_n28014.n4" 3.3948
resist "a_n9076_n28014.n4" "a_n9076_n28014.n3" 3.969
resist "a_n9076_n28014.n0" "a_n9076_n28014.t0" 6.02258
resist "a_n9076_n28014.n1" "a_n9076_n28014.t3" 39.8535
resist "a_n9076_n28014.n4" "a_n9076_n28014.t5" 51.5653
resist "a_n9076_n28014.n2" "a_n9076_n28014.t6" 55.8259
resist "a_n9076_n28014.n1" "a_n9076_n28014.t7" 70.3148
resist "a_n9076_n28014.n3" "a_n9076_n28014.t4" 82.6419
resist "a_n9076_n28014.n2" "a_n9076_n28014.t2" 82.7752
killnode "a_2656_n71400#"
rnode "a_2656_n71400.n0" 0 1158.97 3665 -70274 0
rnode "a_2656_n71400.t3" 0 75.0724 2778 -71244 0
rnode "a_2656_n71400.t1" 0 71.7721 3298 -71244 0
rnode "a_2656_n71400.t2" 0 71.7721 3818 -71244 0
rnode "a_2656_n71400.t4" 0 3268.74 2390 -67418 0
rnode "a_2656_n71400.t5" 0 1272.5 -3260 -67200 0
rnode "a_2656_n71400.t0" 0 81.1701 4858 -71244 0
resist "a_2656_n71400.t4" "a_2656_n71400.t5" 2.58368
resist "a_2656_n71400.n0" "a_2656_n71400.t4" 3.23613
resist "a_2656_n71400.n0" "a_2656_n71400.t2" 8.99968
resist "a_2656_n71400.n0" "a_2656_n71400.t1" 8.99968
resist "a_2656_n71400.n0" "a_2656_n71400.t3" 9.2124
resist "a_2656_n71400.t0" "a_2656_n71400.n0" 9.25867
killnode "a_n36028_n28246#"
rnode "a_n36028_n28246.n0" 0 1458.9 -34729 -27398 0
rnode "a_n36028_n28246.t1" 0 246.654 -31000 -28090 0
rnode "a_n36028_n28246.t5" 0 95.9633 -34428 -26596 0
rnode "a_n36028_n28246.t6" 0 44.5805 -34428 -28090 0
rnode "a_n36028_n28246.t4" 0 75.3812 -35468 -28090 0
rnode "a_n36028_n28246.t0" 0 75.1686 -36028 -28090 0
rnode "a_n36028_n28246.n1" 0 480.219 -35754 -28037 0
rnode "a_n36028_n28246.t3" 0 842.18 -35412 -26596 0
rnode "a_n36028_n28246.n2" 0 872.922 -35269 -27398 0
rnode "a_n36028_n28246.n3" 0 2449.62 -31366 -27450 0
rnode "a_n36028_n28246.t2" 0 658.416 -31000 -26596 0
resist "a_n36028_n28246.n0" "a_n36028_n28246.n2" 1.83091
resist "a_n36028_n28246.n1" "a_n36028_n28246.t0" 3.77774
resist "a_n36028_n28246.n1" "a_n36028_n28246.t4" 3.7816
resist "a_n36028_n28246.t2" "a_n36028_n28246.n3" 4.12562
resist "a_n36028_n28246.n2" "a_n36028_n28246.t3" 4.91198
resist "a_n36028_n28246.n2" "a_n36028_n28246.n1" 5.39524
resist "a_n36028_n28246.n3" "a_n36028_n28246.t1" 11.0084
resist "a_n36028_n28246.n3" "a_n36028_n28246.n0" 14.5237
resist "a_n36028_n28246.n0" "a_n36028_n28246.t6" 44.2357
resist "a_n36028_n28246.n0" "a_n36028_n28246.t5" 74.8583
killnode "a_n37012_n28246#"
rnode "a_n37012_n28246.n0" 0 1620.12 -36679 -27536 0
rnode "a_n37012_n28246.t5" 0 58.7635 -35440 -26596 0
rnode "a_n37012_n28246.t4" 0 26.9426 -35440 -28090 0
rnode "a_n37012_n28246.n1" 0 285.443 -35440 -27506 0
rnode "a_n37012_n28246.t2" 0 473.406 -32420 -26596 0
rnode "a_n37012_n28246.t1" 0 140.55 -32420 -28090 0
rnode "a_n37012_n28246.n2" 0 1442.63 -32064 -28090 0
rnode "a_n37012_n28246.t3" 0 140.55 -37012 -28090 0
rnode "a_n37012_n28246.t0" 0 411.594 -37012 -26596 0
resist "a_n37012_n28246.n2" "a_n37012_n28246.t2" 4.52974
resist "a_n37012_n28246.t0" "a_n37012_n28246.n0" 4.53067
resist "a_n37012_n28246.n0" "a_n37012_n28246.n1" 5.7946
resist "a_n37012_n28246.n0" "a_n37012_n28246.n2" 8.89741
resist "a_n37012_n28246.n0" "a_n37012_n28246.t3" 10.605
resist "a_n37012_n28246.n2" "a_n37012_n28246.t1" 10.605
resist "a_n37012_n28246.n1" "a_n37012_n28246.t4" 44.0692
resist "a_n37012_n28246.n1" "a_n37012_n28246.t5" 75.0247
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n0" 0 1548.81 -23571 7532 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t6" 0 94.0786 -24064 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t4" 0 43.705 -24064 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n1" 0 314.123 -24064 7576 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t2" 0 73.6923 -22452 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t0" 0 73.9007 -23012 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n2" 0 470.788 -22726 6897 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t1" 0 825.745 -23068 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t5" 0 38.1638 -26868 7076 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t3" 0 90.033 -26868 8010 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n3" 0 293.925 -26868 7522 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n4" 0 1064.47 -26402 7770 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 0 2168.56 -27178 7762 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t0" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t1" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t5" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t4" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t3" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t6" 74.8583
killnode "a_n54076_n28014#"
rnode "a_n54076_n28014.n0" 0 1293.27 -53931 -27514 0
rnode "a_n54076_n28014.t5" 0 38.174 -53284 -27858 0
rnode "a_n54076_n28014.t7" 0 90.0591 -53284 -26924 0
rnode "a_n54076_n28014.n1" 0 298.372 -53284 -27412 0
rnode "a_n54076_n28014.t0" 0 147.143 -54076 -27858 0
rnode "a_n54076_n28014.t2" 0 163.6 -41420 -28090 0
rnode "a_n54076_n28014.t4" 0 130.517 -45972 -26596 0
rnode "a_n54076_n28014.n2" 0 2298.06 -46776 -27732 0
rnode "a_n54076_n28014.t3" 0 128.166 -47448 -26596 0
rnode "a_n54076_n28014.n3" 0 1283.95 -48228 -27732 0
rnode "a_n54076_n28014.t6" 0 88.6965 -52040 -28090 0
rnode "a_n54076_n28014.n4" 0 1242.58 -52638 -27720 0
rnode "a_n54076_n28014.t1" 0 397.411 -54076 -26924 0
resist "a_n54076_n28014.n3" "a_n54076_n28014.n2" 1.3068
resist "a_n54076_n28014.t1" "a_n54076_n28014.n0" 2.47158
resist "a_n54076_n28014.n0" "a_n54076_n28014.n1" 2.70674
resist "a_n54076_n28014.n0" "a_n54076_n28014.n4" 3.3948
resist "a_n54076_n28014.n4" "a_n54076_n28014.n3" 3.969
resist "a_n54076_n28014.n0" "a_n54076_n28014.t0" 6.02258
resist "a_n54076_n28014.n1" "a_n54076_n28014.t5" 39.8535
resist "a_n54076_n28014.n4" "a_n54076_n28014.t6" 51.5653
resist "a_n54076_n28014.n2" "a_n54076_n28014.t2" 55.8259
resist "a_n54076_n28014.n1" "a_n54076_n28014.t7" 70.3148
resist "a_n54076_n28014.n3" "a_n54076_n28014.t3" 82.6419
resist "a_n54076_n28014.n2" "a_n54076_n28014.t4" 82.7752
killnode "a_25600_n28246#"
rnode "a_25600_n28246.t2" 0 43.9024 26160 -28090 0
rnode "a_25600_n28246.t0" 0 43.7786 25600 -28090 0
rnode "a_25600_n28246.n0" 0 279.682 25874 -28037 0
rnode "a_25600_n28246.t3" 0 381.113 27524 -26596 0
rnode "a_25600_n28246.t4" 0 143.652 27524 -28090 0
rnode "a_25600_n28246.n1" 0 1075.22 27158 -27450 0
rnode "a_25600_n28246.n2" 0 542.16 26465 -27398 0
rnode "a_25600_n28246.t1" 0 490.49 26216 -26596 0
resist "a_25600_n28246.n0" "a_25600_n28246.t0" 3.77774
resist "a_25600_n28246.n0" "a_25600_n28246.t2" 3.7816
resist "a_25600_n28246.n1" "a_25600_n28246.t3" 4.12428
resist "a_25600_n28246.t1" "a_25600_n28246.n2" 4.91198
resist "a_25600_n28246.n2" "a_25600_n28246.n0" 5.39524
resist "a_25600_n28246.n2" "a_25600_n28246.n1" 7.51274
resist "a_25600_n28246.n1" "a_25600_n28246.t4" 11.0084
killnode "a_n25892_7056#"
rnode "a_n25892_7056.n0" 0 1292.92 -13341 7420 0
rnode "a_n25892_7056.t6" 0 38.1749 -13988 7076 0
rnode "a_n25892_7056.t4" 0 90.0591 -13988 8010 0
rnode "a_n25892_7056.n1" 0 298.371 -13988 7522 0
rnode "a_n25892_7056.t0" 0 147.144 -13196 7076 0
rnode "a_n25892_7056.t5" 0 163.6 -25852 6844 0
rnode "a_n25892_7056.t3" 0 130.517 -21300 8338 0
rnode "a_n25892_7056.n2" 0 2298.06 -20496 7202 0
rnode "a_n25892_7056.t2" 0 128.165 -19824 8338 0
rnode "a_n25892_7056.n3" 0 1283.95 -19044 7202 0
rnode "a_n25892_7056.t7" 0 88.6943 -15232 6844 0
rnode "a_n25892_7056.n4" 0 1242.58 -14634 7214 0
rnode "a_n25892_7056.t1" 0 397.759 -13196 8010 0
resist "a_n25892_7056.n3" "a_n25892_7056.n2" 1.3068
resist "a_n25892_7056.t1" "a_n25892_7056.n0" 2.47138
resist "a_n25892_7056.n0" "a_n25892_7056.n1" 2.70674
resist "a_n25892_7056.n0" "a_n25892_7056.n4" 3.3948
resist "a_n25892_7056.n4" "a_n25892_7056.n3" 3.969
resist "a_n25892_7056.n0" "a_n25892_7056.t0" 6.02258
resist "a_n25892_7056.n1" "a_n25892_7056.t6" 39.8543
resist "a_n25892_7056.n4" "a_n25892_7056.t7" 51.5643
resist "a_n25892_7056.n2" "a_n25892_7056.t5" 55.8249
resist "a_n25892_7056.n1" "a_n25892_7056.t4" 70.3148
resist "a_n25892_7056.n3" "a_n25892_7056.t2" 82.6409
resist "a_n25892_7056.n2" "a_n25892_7056.t3" 82.7752
killnode "a_8336_10796#"
rnode "a_8336_10796.n0" 0 1458.9 9635 11644 0
rnode "a_8336_10796.t0" 0 246.654 13364 10952 0
rnode "a_8336_10796.t5" 0 95.9633 9936 12446 0
rnode "a_8336_10796.t6" 0 44.5805 9936 10952 0
rnode "a_8336_10796.t4" 0 75.3812 8896 10952 0
rnode "a_8336_10796.t2" 0 75.1686 8336 10952 0
rnode "a_8336_10796.n1" 0 480.219 8610 11005 0
rnode "a_8336_10796.t3" 0 842.18 8952 12446 0
rnode "a_8336_10796.n2" 0 872.922 9095 11644 0
rnode "a_8336_10796.n3" 0 2449.62 12998 11592 0
rnode "a_8336_10796.t1" 0 658.416 13364 12446 0
resist "a_8336_10796.n0" "a_8336_10796.n2" 1.83091
resist "a_8336_10796.n1" "a_8336_10796.t2" 3.77774
resist "a_8336_10796.n1" "a_8336_10796.t4" 3.7816
resist "a_8336_10796.t1" "a_8336_10796.n3" 4.12562
resist "a_8336_10796.n2" "a_8336_10796.t3" 4.91198
resist "a_8336_10796.n2" "a_8336_10796.n1" 5.39524
resist "a_8336_10796.n3" "a_8336_10796.t0" 11.0084
resist "a_8336_10796.n3" "a_8336_10796.n0" 14.5237
resist "a_8336_10796.n0" "a_8336_10796.t6" 44.2357
resist "a_8336_10796.n0" "a_8336_10796.t5" 74.8583
killnode "a_n28602_n1950#"
rnode "a_n28602_n1950.t1" 0 184.78 -26048 -1424 0
rnode "a_n28602_n1950.t0" 0 131.493 -27256 -2952 0
rnode "a_n28602_n1950.t3" 0 244.385 -28492 -1424 0
rnode "a_n28602_n1950.n0" 0 779.228 -26960 -1984 0
rnode "a_n28602_n1950.n1" 0 1389.05 -26900 -1458 0
rnode "a_n28602_n1950.t2" 0 171.066 -27256 -1458 0
resist "a_n28602_n1950.n1" "a_n28602_n1950.n0" 0.976237
resist "a_n28602_n1950.t2" "a_n28602_n1950.n1" 2.94231
resist "a_n28602_n1950.n1" "a_n28602_n1950.t1" 3.00139
resist "a_n28602_n1950.n0" "a_n28602_n1950.t0" 11.2152
resist "a_n28602_n1950.n0" "a_n28602_n1950.t3" 28.6629
killnode "a_n49696_n3204#"
rnode "a_n49696_n3204.t1" 0 44.6696 -47772 -3048 0
rnode "a_n49696_n3204.t3" 0 44.796 -48332 -3048 0
rnode "a_n49696_n3204.n0" 0 285.375 -48046 -2995 0
rnode "a_n49696_n3204.t4" 0 393.761 -49696 -1554 0
rnode "a_n49696_n3204.t0" 0 146.586 -49696 -3048 0
rnode "a_n49696_n3204.n1" 0 1131.15 -49330 -2408 0
rnode "a_n49696_n3204.n2" 0 553.13 -48637 -2356 0
rnode "a_n49696_n3204.t2" 0 500.537 -48388 -1554 0
resist "a_n49696_n3204.n0" "a_n49696_n3204.t1" 3.77774
resist "a_n49696_n3204.n0" "a_n49696_n3204.t3" 3.7816
resist "a_n49696_n3204.n1" "a_n49696_n3204.t4" 4.12358
resist "a_n49696_n3204.t2" "a_n49696_n3204.n2" 4.91231
resist "a_n49696_n3204.n2" "a_n49696_n3204.n0" 5.39524
resist "a_n49696_n3204.n2" "a_n49696_n3204.n1" 7.51274
resist "a_n49696_n3204.n1" "a_n49696_n3204.t0" 11.0078
killnode "a_56362_n40380#"
rnode "a_56362_n40380.n0" 0 1316.78 56608 -39878 0
rnode "a_56362_n40380.t6" 0 34.6133 57084 -40224 0
rnode "a_56362_n40380.t4" 0 81.6588 57084 -39290 0
rnode "a_56362_n40380.n1" 0 227.963 57084 -39778 0
rnode "a_56362_n40380.t5" 0 148.973 61890 -38950 0
rnode "a_56362_n40380.t2" 0 126.568 59550 -38950 0
rnode "a_56362_n40380.n2" 0 2243.35 59016 -40936 0
rnode "a_56362_n40380.t3" 0 97.3897 58220 -40444 0
rnode "a_56362_n40380.n3" 0 1031.18 57448 -40936 0
rnode "a_56362_n40380.t0" 0 131.453 56362 -40224 0
rnode "a_56362_n40380.t1" 0 360.07 56362 -39290 0
resist "a_56362_n40380.n3" "a_56362_n40380.n2" 1.26
resist "a_56362_n40380.t1" "a_56362_n40380.n0" 2.52892
resist "a_56362_n40380.n0" "a_56362_n40380.n1" 2.56724
resist "a_56362_n40380.n0" "a_56362_n40380.n3" 3.42929
resist "a_56362_n40380.n0" "a_56362_n40380.t0" 5.96595
resist "a_56362_n40380.n1" "a_56362_n40380.t6" 39.8535
resist "a_56362_n40380.n3" "a_56362_n40380.t3" 52.2975
resist "a_56362_n40380.n1" "a_56362_n40380.t4" 70.3148
resist "a_56362_n40380.n2" "a_56362_n40380.t2" 83.1566
resist "a_56362_n40380.n2" "a_56362_n40380.t5" 84.984
killnode "a_n89824_6688#"
rnode "a_n89824_6688.t4" 0 143.873 -89824 6844 0
rnode "a_n89824_6688.t0" 0 43.8457 -88092 6844 0
rnode "a_n89824_6688.t3" 0 43.9697 -88652 6844 0
rnode "a_n89824_6688.n0" 0 280.111 -88366 6897 0
rnode "a_n89824_6688.t2" 0 491.305 -88708 8338 0
rnode "a_n89824_6688.n1" 0 534.653 -88954 7536 0
rnode "a_n89824_6688.n2" 0 1078.17 -89458 7484 0
rnode "a_n89824_6688.t1" 0 384.075 -89824 8338 0
resist "a_n89824_6688.n0" "a_n89824_6688.t0" 3.77774
resist "a_n89824_6688.n0" "a_n89824_6688.t3" 3.7816
resist "a_n89824_6688.t1" "a_n89824_6688.n2" 4.12504
resist "a_n89824_6688.n1" "a_n89824_6688.t2" 4.91231
resist "a_n89824_6688.n1" "a_n89824_6688.n0" 5.39524
resist "a_n89824_6688.n2" "a_n89824_6688.n1" 7.28438
resist "a_n89824_6688.n2" "a_n89824_6688.t4" 11.0084
killnode "a_n55664_10796#"
rnode "a_n55664_10796.n0" 0 1458.9 -54365 11644 0
rnode "a_n55664_10796.t1" 0 246.654 -50636 10952 0
rnode "a_n55664_10796.t5" 0 95.9633 -54064 12446 0
rnode "a_n55664_10796.t6" 0 44.5805 -54064 10952 0
rnode "a_n55664_10796.t4" 0 75.3812 -55104 10952 0
rnode "a_n55664_10796.t0" 0 75.1686 -55664 10952 0
rnode "a_n55664_10796.n1" 0 480.219 -55390 11005 0
rnode "a_n55664_10796.t3" 0 842.18 -55048 12446 0
rnode "a_n55664_10796.n2" 0 872.922 -54905 11644 0
rnode "a_n55664_10796.n3" 0 2449.62 -51002 11592 0
rnode "a_n55664_10796.t2" 0 658.416 -50636 12446 0
resist "a_n55664_10796.n0" "a_n55664_10796.n2" 1.83091
resist "a_n55664_10796.n1" "a_n55664_10796.t0" 3.77774
resist "a_n55664_10796.n1" "a_n55664_10796.t4" 3.7816
resist "a_n55664_10796.t2" "a_n55664_10796.n3" 4.12562
resist "a_n55664_10796.n2" "a_n55664_10796.t3" 4.91198
resist "a_n55664_10796.n2" "a_n55664_10796.n1" 5.39524
resist "a_n55664_10796.n3" "a_n55664_10796.t1" 11.0084
resist "a_n55664_10796.n3" "a_n55664_10796.n0" 14.5237
resist "a_n55664_10796.n0" "a_n55664_10796.t6" 44.2357
resist "a_n55664_10796.n0" "a_n55664_10796.t5" 74.8583
killnode "a_18284_n7312#"
rnode "a_18284_n7312.t1" 0 43.9697 18844 -7156 0
rnode "a_18284_n7312.t2" 0 43.8457 18284 -7156 0
rnode "a_18284_n7312.n0" 0 280.111 18558 -7103 0
rnode "a_18284_n7312.t3" 0 384.103 20016 -5662 0
rnode "a_18284_n7312.t4" 0 143.873 20016 -7156 0
rnode "a_18284_n7312.n1" 0 1078.14 19650 -6516 0
rnode "a_18284_n7312.n2" 0 534.715 19149 -6464 0
rnode "a_18284_n7312.t0" 0 491.242 18900 -5662 0
resist "a_18284_n7312.n0" "a_18284_n7312.t2" 3.77774
resist "a_18284_n7312.n0" "a_18284_n7312.t1" 3.7816
resist "a_18284_n7312.n1" "a_18284_n7312.t3" 4.12428
resist "a_18284_n7312.t0" "a_18284_n7312.n2" 4.91198
resist "a_18284_n7312.n2" "a_18284_n7312.n0" 5.39524
resist "a_18284_n7312.n2" "a_18284_n7312.n1" 7.28438
resist "a_18284_n7312.n1" "a_18284_n7312.t4" 11.0084
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n0" 0 1068.97 81869 -6468 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t2" 0 51.0019 81204 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t0" 0 50.858 80644 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n1" 0 324.91 80918 -7103 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t1" 0 569.808 81260 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t4" 0 64.9275 82256 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t5" 0 30.1626 82256 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n2" 0 216.789 82256 -6424 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t6" 0 26.3378 85060 -6924 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t3" 0 62.1354 85060 -5990 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n3" 0 202.85 85060 -6478 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n4" 0 734.634 84594 -6230 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 0 1496.61 85370 -6238 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n2" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t0" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t2" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t1" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n1" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t6" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t5" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t3" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t4" 74.8583
killnode "a_n26712_11028#"
rnode "a_n26712_11028.n0" 0 1293.27 -26567 11528 0
rnode "a_n26712_11028.t6" 0 38.174 -25920 11184 0
rnode "a_n26712_11028.t4" 0 90.0591 -25920 12118 0
rnode "a_n26712_11028.n1" 0 298.372 -25920 11630 0
rnode "a_n26712_11028.t1" 0 147.143 -26712 11184 0
rnode "a_n26712_11028.t5" 0 163.6 -14056 10952 0
rnode "a_n26712_11028.t7" 0 130.517 -18608 12446 0
rnode "a_n26712_11028.n2" 0 2298.06 -19412 11310 0
rnode "a_n26712_11028.t3" 0 128.166 -20084 12446 0
rnode "a_n26712_11028.n3" 0 1283.95 -20864 11310 0
rnode "a_n26712_11028.t2" 0 88.6965 -24676 10952 0
rnode "a_n26712_11028.n4" 0 1242.58 -25274 11322 0
rnode "a_n26712_11028.t0" 0 397.411 -26712 12118 0
resist "a_n26712_11028.n3" "a_n26712_11028.n2" 1.3068
resist "a_n26712_11028.t0" "a_n26712_11028.n0" 2.47158
resist "a_n26712_11028.n0" "a_n26712_11028.n1" 2.70674
resist "a_n26712_11028.n0" "a_n26712_11028.n4" 3.3948
resist "a_n26712_11028.n4" "a_n26712_11028.n3" 3.969
resist "a_n26712_11028.n0" "a_n26712_11028.t1" 6.02258
resist "a_n26712_11028.n1" "a_n26712_11028.t6" 39.8535
resist "a_n26712_11028.n4" "a_n26712_11028.t2" 51.5653
resist "a_n26712_11028.n2" "a_n26712_11028.t5" 55.8259
resist "a_n26712_11028.n1" "a_n26712_11028.t4" 70.3148
resist "a_n26712_11028.n3" "a_n26712_11028.t3" 82.6419
resist "a_n26712_11028.n2" "a_n26712_11028.t7" 82.7752
killnode "a_8972_n28246#"
rnode "a_8972_n28246.n0" 0 1458.9 10271 -27398 0
rnode "a_8972_n28246.t1" 0 246.654 14000 -28090 0
rnode "a_8972_n28246.t5" 0 95.9633 10572 -26596 0
rnode "a_8972_n28246.t6" 0 44.5805 10572 -28090 0
rnode "a_8972_n28246.t3" 0 75.3812 9532 -28090 0
rnode "a_8972_n28246.t0" 0 75.1686 8972 -28090 0
rnode "a_8972_n28246.n1" 0 480.219 9246 -28037 0
rnode "a_8972_n28246.t4" 0 842.18 9588 -26596 0
rnode "a_8972_n28246.n2" 0 872.922 9731 -27398 0
rnode "a_8972_n28246.n3" 0 2449.62 13634 -27450 0
rnode "a_8972_n28246.t2" 0 658.416 14000 -26596 0
resist "a_8972_n28246.n0" "a_8972_n28246.n2" 1.83091
resist "a_8972_n28246.n1" "a_8972_n28246.t0" 3.77774
resist "a_8972_n28246.n1" "a_8972_n28246.t3" 3.7816
resist "a_8972_n28246.t2" "a_8972_n28246.n3" 4.12562
resist "a_8972_n28246.n2" "a_8972_n28246.t4" 4.91198
resist "a_8972_n28246.n2" "a_8972_n28246.n1" 5.39524
resist "a_8972_n28246.n3" "a_8972_n28246.t1" 11.0084
resist "a_8972_n28246.n3" "a_8972_n28246.n0" 14.5237
resist "a_8972_n28246.n0" "a_8972_n28246.t6" 44.2357
resist "a_8972_n28246.n0" "a_8972_n28246.t5" 74.8583
killnode "a_n61810_n3108#"
rnode "a_n61810_n3108.t0" 0 158.307 -60602 -1424 0
rnode "a_n61810_n3108.t3" 0 102.936 -61810 -2952 0
rnode "a_n61810_n3108.t2" 0 1637.42 -60428 -7214 0
rnode "a_n61810_n3108.n0" 0 7813.27 -61444 -2612 0
rnode "a_n61810_n3108.n1" 0 1241.51 -61454 -1458 0
rnode "a_n61810_n3108.t1" 0 146.558 -61810 -1458 0
resist "a_n61810_n3108.n1" "a_n61810_n3108.n0" 1.37271
resist "a_n61810_n3108.t1" "a_n61810_n3108.n1" 2.94231
resist "a_n61810_n3108.n1" "a_n61810_n3108.t0" 3.00139
resist "a_n61810_n3108.n0" "a_n61810_n3108.t3" 10.8177
resist "a_n61810_n3108.n0" "a_n61810_n3108.t2" 14.7826
killnode "a_n60602_n1950#"
rnode "a_n60602_n1950.t1" 0 184.78 -58048 -1424 0
rnode "a_n60602_n1950.t0" 0 131.493 -59256 -2952 0
rnode "a_n60602_n1950.t3" 0 244.385 -60492 -1424 0
rnode "a_n60602_n1950.n0" 0 779.228 -58960 -1984 0
rnode "a_n60602_n1950.n1" 0 1389.05 -58900 -1458 0
rnode "a_n60602_n1950.t2" 0 171.066 -59256 -1458 0
resist "a_n60602_n1950.n1" "a_n60602_n1950.n0" 0.976237
resist "a_n60602_n1950.t2" "a_n60602_n1950.n1" 2.94231
resist "a_n60602_n1950.n1" "a_n60602_n1950.t1" 3.00139
resist "a_n60602_n1950.n0" "a_n60602_n1950.t0" 11.2152
resist "a_n60602_n1950.n0" "a_n60602_n1950.t3" 28.6629
killnode "a_13248_n40600#"
rnode "a_13248_n40600.t18" 0 44.772 16918 -40444 0
rnode "a_13248_n40600.t14" 0 272.579 55960 -69498 0
rnode "a_13248_n40600.t15" 0 272.579 55280 -69498 0
rnode "a_13248_n40600.n0" 0 84.3772 55620 -69398 0
rnode "a_13248_n40600.t2" 0 272.579 55960 -67818 0
rnode "a_13248_n40600.t5" 0 272.579 55280 -67818 0
rnode "a_13248_n40600.n1" 0 101.806 55620 -67718 0
rnode "a_13248_n40600.t12" 0 272.579 47560 -64458 0
rnode "a_13248_n40600.t6" 0 272.579 46880 -64458 0
rnode "a_13248_n40600.n2" 0 84.3772 47220 -64578 0
rnode "a_13248_n40600.t11" 0 272.579 47560 -66138 0
rnode "a_13248_n40600.t3" 0 272.579 46880 -66138 0
rnode "a_13248_n40600.n3" 0 101.32 47220 -66258 0
rnode "a_13248_n40600.t0" 0 272.579 47560 -69498 0
rnode "a_13248_n40600.t13" 0 272.579 46880 -69498 0
rnode "a_13248_n40600.n4" 0 84.3772 47220 -69398 0
rnode "a_13248_n40600.t10" 0 272.579 47560 -67818 0
rnode "a_13248_n40600.t1" 0 272.579 46880 -67818 0
rnode "a_13248_n40600.n5" 0 101.806 47220 -67718 0
rnode "a_13248_n40600.n6" 0 251.336 47290 -66978 0
rnode "a_13248_n40600.n7" 0 251.336 55550 -66978 0
rnode "a_13248_n40600.t4" 0 272.579 55960 -66138 0
rnode "a_13248_n40600.t8" 0 272.579 55280 -66138 0
rnode "a_13248_n40600.n8" 0 101.32 55620 -66038 0
rnode "a_13248_n40600.t7" 0 272.579 55960 -64458 0
rnode "a_13248_n40600.t9" 0 272.579 55280 -64458 0
rnode "a_13248_n40600.n9" 0 5098.7 55620 -64358 0
rnode "a_13248_n40600.t19" 0 120.431 13248 -38950 0
rnode "a_13248_n40600.t17" 0 44.4491 13248 -40444 0
rnode "a_13248_n40600.n10" 0 380.753 13604 -39857 0
rnode "a_13248_n40600.n11" 0 4956.77 17426 -39959 0
rnode "a_13248_n40600.n12" 0 312.054 17274 -39804 0
rnode "a_13248_n40600.t16" 0 118.757 16918 -38950 0
resist "a_13248_n40600.n8" "a_13248_n40600.n7" 0.62175
resist "a_13248_n40600.n6" "a_13248_n40600.n3" 0.62175
resist "a_13248_n40600.n7" "a_13248_n40600.n1" 0.63975
resist "a_13248_n40600.n6" "a_13248_n40600.n5" 0.63975
resist "a_13248_n40600.n9" "a_13248_n40600.n8" 1.314
resist "a_13248_n40600.n1" "a_13248_n40600.n0" 1.314
resist "a_13248_n40600.n5" "a_13248_n40600.n4" 1.314
resist "a_13248_n40600.n3" "a_13248_n40600.n2" 1.314
resist "a_13248_n40600.n12" "a_13248_n40600.n11" 2.37062
resist "a_13248_n40600.n9" "a_13248_n40600.t9" 2.37925
resist "a_13248_n40600.n9" "a_13248_n40600.t7" 2.37925
resist "a_13248_n40600.n8" "a_13248_n40600.t8" 2.37925
resist "a_13248_n40600.n8" "a_13248_n40600.t4" 2.37925
resist "a_13248_n40600.n1" "a_13248_n40600.t5" 2.37925
resist "a_13248_n40600.n1" "a_13248_n40600.t2" 2.37925
resist "a_13248_n40600.n0" "a_13248_n40600.t15" 2.37925
resist "a_13248_n40600.n0" "a_13248_n40600.t14" 2.37925
resist "a_13248_n40600.n5" "a_13248_n40600.t1" 2.37925
resist "a_13248_n40600.n5" "a_13248_n40600.t10" 2.37925
resist "a_13248_n40600.n4" "a_13248_n40600.t13" 2.37925
resist "a_13248_n40600.n4" "a_13248_n40600.t0" 2.37925
resist "a_13248_n40600.n3" "a_13248_n40600.t3" 2.37925
resist "a_13248_n40600.n3" "a_13248_n40600.t11" 2.37925
resist "a_13248_n40600.n2" "a_13248_n40600.t6" 2.37925
resist "a_13248_n40600.n2" "a_13248_n40600.t12" 2.37925
resist "a_13248_n40600.t16" "a_13248_n40600.n12" 4.12504
resist "a_13248_n40600.n10" "a_13248_n40600.t19" 4.1577
resist "a_13248_n40600.n11" "a_13248_n40600.n10" 5.26559
resist "a_13248_n40600.n10" "a_13248_n40600.t17" 10.9771
resist "a_13248_n40600.n12" "a_13248_n40600.t18" 11.0107
resist "a_13248_n40600.n7" "a_13248_n40600.n6" 11.934
resist "a_13248_n40600.n11" "a_13248_n40600.n9" 27.6555
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n0" 0 1548.81 8429 7532 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t5" 0 94.0786 7936 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t3" 0 43.705 7936 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n1" 0 314.123 7936 7576 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t2" 0 73.6923 9548 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t1" 0 73.9007 8988 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n2" 0 470.788 9274 6897 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t0" 0 825.745 8932 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t6" 0 38.1638 5132 7076 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t4" 0 90.033 5132 8010 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n3" 0 293.925 5132 7522 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n4" 0 1064.47 5598 7770 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 0 2168.56 4822 7762 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t1" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t0" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t6" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t3" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t4" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t5" 74.8583
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n0" 0 1068.97 -46131 -6468 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t0" 0 51.0019 -46796 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t2" 0 50.858 -47356 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n1" 0 324.91 -47082 -7103 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t1" 0 569.808 -46740 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t3" 0 64.9275 -45744 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t4" 0 30.1626 -45744 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n2" 0 216.789 -45744 -6424 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t5" 0 26.3378 -42940 -6924 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t6" 0 62.1354 -42940 -5990 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n3" 0 202.85 -42940 -6478 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n4" 0 734.634 -43406 -6230 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 0 1496.61 -42630 -6238 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n2" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t0" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t1" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n1" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t5" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t4" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t6" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t3" 74.8583
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n0" 0 1021.6 -53471 -2360 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t9" 0 62.0547 -53964 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t11" 0 28.828 -53964 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n1" 0 207.197 -53964 -2316 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t8" 0 48.6077 -52352 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t4" 0 48.7453 -52912 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n2" 0 310.534 -52626 -2995 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t3" 0 544.665 -52968 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t10" 0 25.173 -56768 -2816 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t12" 0 59.3861 -56768 -1882 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n3" 0 193.874 -56768 -2370 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n4" 0 702.129 -56302 -2122 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t2" 0 425.725 -54604 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t7" 0 159.509 -54604 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n5" 0 1431.53 -54970 -6516 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t6" 0 425.987 -59312 -5700 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t1" 0 162.054 -59312 -7194 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n6" 0 1311.58 -59668 -6554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t5" 0 425.987 -59312 -1458 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t0" 0 162.054 -59312 -2952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n7" 0 1284.7 -59668 -2312 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n8" 0 1126.16 -59894 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n9" 0 1202.47 -57228 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 0 229.449 -57078 -2130 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t8" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t4" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t5" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t6" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t2" 4.12509
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n9" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t3" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n8" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n7" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n6" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n5" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t7" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t0" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t1" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t10" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t11" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t12" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t9" 74.8583
killnode "a_50284_n7312#"
rnode "a_50284_n7312.t0" 0 43.9697 50844 -7156 0
rnode "a_50284_n7312.t2" 0 43.8457 50284 -7156 0
rnode "a_50284_n7312.n0" 0 280.111 50558 -7103 0
rnode "a_50284_n7312.t3" 0 384.103 52016 -5662 0
rnode "a_50284_n7312.t4" 0 143.873 52016 -7156 0
rnode "a_50284_n7312.n1" 0 1078.14 51650 -6516 0
rnode "a_50284_n7312.n2" 0 534.715 51149 -6464 0
rnode "a_50284_n7312.t1" 0 491.242 50900 -5662 0
resist "a_50284_n7312.n0" "a_50284_n7312.t2" 3.77774
resist "a_50284_n7312.n0" "a_50284_n7312.t0" 3.7816
resist "a_50284_n7312.n1" "a_50284_n7312.t3" 4.12428
resist "a_50284_n7312.t1" "a_50284_n7312.n2" 4.91198
resist "a_50284_n7312.n2" "a_50284_n7312.n0" 5.39524
resist "a_50284_n7312.n2" "a_50284_n7312.n1" 7.28438
resist "a_50284_n7312.n1" "a_50284_n7312.t4" 11.0084
killnode "a_8276_n3204#"
rnode "a_8276_n3204.t3" 0 43.8457 10008 -3048 0
rnode "a_8276_n3204.t0" 0 43.9697 9448 -3048 0
rnode "a_8276_n3204.n0" 0 280.111 9734 -2995 0
rnode "a_8276_n3204.t2" 0 384.11 8276 -1554 0
rnode "a_8276_n3204.t4" 0 143.873 8276 -3048 0
rnode "a_8276_n3204.n1" 0 1078.13 8642 -2408 0
rnode "a_8276_n3204.n2" 0 534.653 9143 -2356 0
rnode "a_8276_n3204.t1" 0 491.305 9392 -1554 0
resist "a_8276_n3204.n0" "a_8276_n3204.t3" 3.77774
resist "a_8276_n3204.n0" "a_8276_n3204.t0" 3.7816
resist "a_8276_n3204.n1" "a_8276_n3204.t2" 4.12411
resist "a_8276_n3204.t1" "a_8276_n3204.n2" 4.91231
resist "a_8276_n3204.n2" "a_8276_n3204.n0" 5.39524
resist "a_8276_n3204.n2" "a_8276_n3204.n1" 7.28438
resist "a_8276_n3204.n1" "a_8276_n3204.t4" 11.0084
killnode "a_n9314_n2406#"
rnode "a_n9314_n2406.n0" 0 351.589 61405 -27402 0
rnode "a_n9314_n2406.t4" 0 54.8884 67932 -28090 0
rnode "a_n9314_n2406.t3" 0 16.7747 60740 -28090 0
rnode "a_n9314_n2406.t1" 0 16.7274 60180 -28090 0
rnode "a_n9314_n2406.n1" 0 106.864 60454 -28037 0
rnode "a_n9314_n2406.t2" 0 187.412 60796 -26596 0
rnode "a_n9314_n2406.t9" 0 21.3549 61792 -26596 0
rnode "a_n9314_n2406.t11" 0 9.9206 61792 -28090 0
rnode "a_n9314_n2406.n2" 0 71.3028 61792 -27358 0
rnode "a_n9314_n2406.t5" 0 8.6626 64596 -27858 0
rnode "a_n9314_n2406.t7" 0 20.4366 64596 -26924 0
rnode "a_n9314_n2406.n3" 0 66.7183 64596 -27412 0
rnode "a_n9314_n2406.n4" 0 243.505 64130 -27164 0
rnode "a_n9314_n2406.t8" 0 8.66281 -9276 -2814 0
rnode "a_n9314_n2406.t10" 0 20.4366 -9276 -1880 0
rnode "a_n9314_n2406.n5" 0 9252.96 -9276 -2368 0
rnode "a_n9314_n2406.t6" 0 8.6626 71334 -40224 0
rnode "a_n9314_n2406.t12" 0 20.4366 71334 -39290 0
rnode "a_n9314_n2406.n6" 0 719.423 71334 -39778 0
rnode "a_n9314_n2406.n7" 0 9727.63 65052 -27166 0
rnode "a_n9314_n2406.n8" 0 194.278 65052 -27166 0
rnode "a_n9314_n2406.n9" 0 424.84 67566 -27450 0
rnode "a_n9314_n2406.t0" 0 146.519 67932 -26596 0
resist "a_n9314_n2406.n8" "a_n9314_n2406.n7" 2.25
resist "a_n9314_n2406.n4" "a_n9314_n2406.n3" 2.84295
resist "a_n9314_n2406.n8" "a_n9314_n2406.n4" 2.97355
resist "a_n9314_n2406.n0" "a_n9314_n2406.n2" 3.04236
resist "a_n9314_n2406.n1" "a_n9314_n2406.t1" 3.77774
resist "a_n9314_n2406.n1" "a_n9314_n2406.t3" 3.7816
resist "a_n9314_n2406.t0" "a_n9314_n2406.n9" 4.12562
resist "a_n9314_n2406.n0" "a_n9314_n2406.t2" 4.91198
resist "a_n9314_n2406.n9" "a_n9314_n2406.n8" 5.1753
resist "a_n9314_n2406.n0" "a_n9314_n2406.n1" 5.39524
resist "a_n9314_n2406.n9" "a_n9314_n2406.t4" 11.0084
resist "a_n9314_n2406.n4" "a_n9314_n2406.n0" 11.6195
resist "a_n9314_n2406.n7" "a_n9314_n2406.n6" 16.1772
resist "a_n9314_n2406.n3" "a_n9314_n2406.t5" 39.8535
resist "a_n9314_n2406.n6" "a_n9314_n2406.t6" 39.8535
resist "a_n9314_n2406.n5" "a_n9314_n2406.t8" 39.8543
resist "a_n9314_n2406.n2" "a_n9314_n2406.t11" 44.2357
resist "a_n9314_n2406.n3" "a_n9314_n2406.t7" 70.3148
resist "a_n9314_n2406.n6" "a_n9314_n2406.t12" 70.3148
resist "a_n9314_n2406.n5" "a_n9314_n2406.t10" 70.3148
resist "a_n9314_n2406.n7" "a_n9314_n2406.n5" 73.9153
resist "a_n9314_n2406.n2" "a_n9314_n2406.t9" 74.8583
killnode "a_n23724_n3204#"
rnode "a_n23724_n3204.t4" 0 43.8457 -21992 -3048 0
rnode "a_n23724_n3204.t1" 0 43.9697 -22552 -3048 0
rnode "a_n23724_n3204.n0" 0 280.111 -22266 -2995 0
rnode "a_n23724_n3204.t3" 0 384.11 -23724 -1554 0
rnode "a_n23724_n3204.t0" 0 143.873 -23724 -3048 0
rnode "a_n23724_n3204.n1" 0 1078.13 -23358 -2408 0
rnode "a_n23724_n3204.n2" 0 534.653 -22857 -2356 0
rnode "a_n23724_n3204.t2" 0 491.305 -22608 -1554 0
resist "a_n23724_n3204.n0" "a_n23724_n3204.t4" 3.77774
resist "a_n23724_n3204.n0" "a_n23724_n3204.t1" 3.7816
resist "a_n23724_n3204.n1" "a_n23724_n3204.t3" 4.12411
resist "a_n23724_n3204.t2" "a_n23724_n3204.n2" 4.91231
resist "a_n23724_n3204.n2" "a_n23724_n3204.n0" 5.39524
resist "a_n23724_n3204.n2" "a_n23724_n3204.n1" 7.28438
resist "a_n23724_n3204.n1" "a_n23724_n3204.t0" 11.0084
killnode "a_n23792_n2836#"
rnode "a_n23792_n2836.n0" 0 1292.92 -11241 -2472 0
rnode "a_n23792_n2836.t4" 0 38.1749 -11888 -2816 0
rnode "a_n23792_n2836.t5" 0 90.0591 -11888 -1882 0
rnode "a_n23792_n2836.n1" 0 298.371 -11888 -2370 0
rnode "a_n23792_n2836.t0" 0 147.144 -11096 -2816 0
rnode "a_n23792_n2836.t2" 0 163.6 -23752 -3048 0
rnode "a_n23792_n2836.t6" 0 130.517 -19200 -1554 0
rnode "a_n23792_n2836.n2" 0 2298.06 -18396 -2690 0
rnode "a_n23792_n2836.t3" 0 128.165 -17724 -1554 0
rnode "a_n23792_n2836.n3" 0 1283.95 -16944 -2690 0
rnode "a_n23792_n2836.t7" 0 88.6943 -13132 -3048 0
rnode "a_n23792_n2836.n4" 0 1242.58 -12534 -2678 0
rnode "a_n23792_n2836.t1" 0 397.759 -11096 -1882 0
resist "a_n23792_n2836.n3" "a_n23792_n2836.n2" 1.3068
resist "a_n23792_n2836.t1" "a_n23792_n2836.n0" 2.47138
resist "a_n23792_n2836.n0" "a_n23792_n2836.n1" 2.70674
resist "a_n23792_n2836.n0" "a_n23792_n2836.n4" 3.3948
resist "a_n23792_n2836.n4" "a_n23792_n2836.n3" 3.969
resist "a_n23792_n2836.n0" "a_n23792_n2836.t0" 6.02258
resist "a_n23792_n2836.n1" "a_n23792_n2836.t4" 39.8543
resist "a_n23792_n2836.n4" "a_n23792_n2836.t7" 51.5643
resist "a_n23792_n2836.n2" "a_n23792_n2836.t2" 55.8249
resist "a_n23792_n2836.n1" "a_n23792_n2836.t5" 70.3148
resist "a_n23792_n2836.n3" "a_n23792_n2836.t3" 82.6409
resist "a_n23792_n2836.n2" "a_n23792_n2836.t6" 82.7752
killnode "a_74436_n7312#"
rnode "a_74436_n7312.n0" 0 1458.9 75735 -6464 0
rnode "a_74436_n7312.t0" 0 246.654 79464 -7156 0
rnode "a_74436_n7312.t5" 0 95.9633 76036 -5662 0
rnode "a_74436_n7312.t6" 0 44.5805 76036 -7156 0
rnode "a_74436_n7312.t3" 0 75.3812 74996 -7156 0
rnode "a_74436_n7312.t4" 0 75.1686 74436 -7156 0
rnode "a_74436_n7312.n1" 0 480.219 74710 -7103 0
rnode "a_74436_n7312.t2" 0 842.18 75052 -5662 0
rnode "a_74436_n7312.n2" 0 872.922 75195 -6464 0
rnode "a_74436_n7312.n3" 0 2449.62 79098 -6516 0
rnode "a_74436_n7312.t1" 0 658.416 79464 -5662 0
resist "a_74436_n7312.n0" "a_74436_n7312.n2" 1.83091
resist "a_74436_n7312.n1" "a_74436_n7312.t4" 3.77774
resist "a_74436_n7312.n1" "a_74436_n7312.t3" 3.7816
resist "a_74436_n7312.t1" "a_74436_n7312.n3" 4.12562
resist "a_74436_n7312.n2" "a_74436_n7312.t2" 4.91198
resist "a_74436_n7312.n2" "a_74436_n7312.n1" 5.39524
resist "a_74436_n7312.n3" "a_74436_n7312.t0" 11.0084
resist "a_74436_n7312.n3" "a_74436_n7312.n0" 14.5237
resist "a_74436_n7312.n0" "a_74436_n7312.t6" 44.2357
resist "a_74436_n7312.n0" "a_74436_n7312.t5" 74.8583
killnode "a_n22036_10796#"
rnode "a_n22036_10796.t0" 0 146.586 -20112 10952 0
rnode "a_n22036_10796.t4" 0 44.796 -21476 10952 0
rnode "a_n22036_10796.t1" 0 44.6696 -22036 10952 0
rnode "a_n22036_10796.n0" 0 285.375 -21762 11005 0
rnode "a_n22036_10796.t3" 0 500.473 -21420 12446 0
rnode "a_n22036_10796.n1" 0 553.195 -21277 11644 0
rnode "a_n22036_10796.n2" 0 1131.2 -20478 11592 0
rnode "a_n22036_10796.t2" 0 393.702 -20112 12446 0
resist "a_n22036_10796.n0" "a_n22036_10796.t1" 3.77774
resist "a_n22036_10796.n0" "a_n22036_10796.t4" 3.7816
resist "a_n22036_10796.t2" "a_n22036_10796.n2" 4.12509
resist "a_n22036_10796.n1" "a_n22036_10796.t3" 4.91198
resist "a_n22036_10796.n1" "a_n22036_10796.n0" 5.39524
resist "a_n22036_10796.n2" "a_n22036_10796.n1" 7.51274
resist "a_n22036_10796.n2" "a_n22036_10796.t0" 11.0078
killnode "a_n25892_11028#"
rnode "a_n25892_11028.t1" 0 198.092 -25892 11184 0
rnode "a_n25892_11028.t3" 0 150.3 -24676 12446 0
rnode "a_n25892_11028.t4" 0 111.361 -18608 10952 0
rnode "a_n25892_11028.t5" 0 210.813 -14056 12446 0
rnode "a_n25892_11028.n0" 0 2803.78 -19174 11864 0
rnode "a_n25892_11028.t2" 0 113.403 -20084 10952 0
rnode "a_n25892_11028.n1" 0 1568.11 -20704 11914 0
rnode "a_n25892_11028.n2" 0 1469.85 -25278 11864 0
rnode "a_n25892_11028.n3" 0 1466.32 -25726 11914 0
rnode "a_n25892_11028.t0" 0 407.979 -25892 12118 0
resist "a_n25892_11028.n1" "a_n25892_11028.n0" 1.377
resist "a_n25892_11028.t0" "a_n25892_11028.n3" 2.21072
resist "a_n25892_11028.n3" "a_n25892_11028.n2" 2.66203
resist "a_n25892_11028.n2" "a_n25892_11028.n1" 4.1166
resist "a_n25892_11028.n3" "a_n25892_11028.t1" 6.28407
resist "a_n25892_11028.n0" "a_n25892_11028.t4" 51.8067
resist "a_n25892_11028.n1" "a_n25892_11028.t2" 51.8539
resist "a_n25892_11028.n2" "a_n25892_11028.t3" 82.4155
resist "a_n25892_11028.n0" "a_n25892_11028.t5" 86.4189
killnode "a_73964_10796#"
rnode "a_73964_10796.t1" 0 146.586 75888 10952 0
rnode "a_73964_10796.t4" 0 44.796 74524 10952 0
rnode "a_73964_10796.t0" 0 44.6696 73964 10952 0
rnode "a_73964_10796.n0" 0 285.375 74238 11005 0
rnode "a_73964_10796.t3" 0 500.473 74580 12446 0
rnode "a_73964_10796.n1" 0 553.195 74723 11644 0
rnode "a_73964_10796.n2" 0 1131.2 75522 11592 0
rnode "a_73964_10796.t2" 0 393.702 75888 12446 0
resist "a_73964_10796.n0" "a_73964_10796.t0" 3.77774
resist "a_73964_10796.n0" "a_73964_10796.t4" 3.7816
resist "a_73964_10796.t2" "a_73964_10796.n2" 4.12509
resist "a_73964_10796.n1" "a_73964_10796.t3" 4.91198
resist "a_73964_10796.n1" "a_73964_10796.n0" 5.39524
resist "a_73964_10796.n2" "a_73964_10796.n1" 7.51274
resist "a_73964_10796.n2" "a_73964_10796.t1" 11.0078
killnode "a_72336_10796#"
rnode "a_72336_10796.n0" 0 1458.9 73635 11644 0
rnode "a_72336_10796.t0" 0 246.654 77364 10952 0
rnode "a_72336_10796.t6" 0 95.9633 73936 12446 0
rnode "a_72336_10796.t5" 0 44.5805 73936 10952 0
rnode "a_72336_10796.t3" 0 75.3812 72896 10952 0
rnode "a_72336_10796.t1" 0 75.1686 72336 10952 0
rnode "a_72336_10796.n1" 0 480.219 72610 11005 0
rnode "a_72336_10796.t4" 0 842.18 72952 12446 0
rnode "a_72336_10796.n2" 0 872.922 73095 11644 0
rnode "a_72336_10796.n3" 0 2449.62 76998 11592 0
rnode "a_72336_10796.t2" 0 658.416 77364 12446 0
resist "a_72336_10796.n0" "a_72336_10796.n2" 1.83091
resist "a_72336_10796.n1" "a_72336_10796.t1" 3.77774
resist "a_72336_10796.n1" "a_72336_10796.t3" 3.7816
resist "a_72336_10796.t2" "a_72336_10796.n3" 4.12562
resist "a_72336_10796.n2" "a_72336_10796.t4" 4.91198
resist "a_72336_10796.n2" "a_72336_10796.n1" 5.39524
resist "a_72336_10796.n3" "a_72336_10796.t0" 11.0084
resist "a_72336_10796.n3" "a_72336_10796.n0" 14.5237
resist "a_72336_10796.n0" "a_72336_10796.t5" 44.2357
resist "a_72336_10796.n0" "a_72336_10796.t6" 74.8583
killnode "a_72208_n7080#"
rnode "a_72208_n7080.t0" 0 198.092 72208 -6924 0
rnode "a_72208_n7080.t5" 0 150.3 73424 -5662 0
rnode "a_72208_n7080.t3" 0 111.361 79492 -7156 0
rnode "a_72208_n7080.t4" 0 210.813 84044 -5662 0
rnode "a_72208_n7080.n0" 0 2803.78 78926 -6244 0
rnode "a_72208_n7080.t2" 0 113.403 78016 -7156 0
rnode "a_72208_n7080.n1" 0 1568.11 77396 -6194 0
rnode "a_72208_n7080.n2" 0 1469.85 72822 -6244 0
rnode "a_72208_n7080.n3" 0 1466.32 72374 -6194 0
rnode "a_72208_n7080.t1" 0 407.979 72208 -5990 0
resist "a_72208_n7080.n1" "a_72208_n7080.n0" 1.377
resist "a_72208_n7080.t1" "a_72208_n7080.n3" 2.21072
resist "a_72208_n7080.n3" "a_72208_n7080.n2" 2.66203
resist "a_72208_n7080.n2" "a_72208_n7080.n1" 4.1166
resist "a_72208_n7080.n3" "a_72208_n7080.t0" 6.28407
resist "a_72208_n7080.n0" "a_72208_n7080.t3" 51.8067
resist "a_72208_n7080.n1" "a_72208_n7080.t2" 51.8539
resist "a_72208_n7080.n2" "a_72208_n7080.t5" 82.4155
resist "a_72208_n7080.n0" "a_72208_n7080.t4" 86.4189
killnode "a_52988_n28246#"
rnode "a_52988_n28246.n0" 0 1620.08 53321 -27536 0
rnode "a_52988_n28246.t4" 0 58.7635 54560 -26596 0
rnode "a_52988_n28246.t5" 0 26.9426 54560 -28090 0
rnode "a_52988_n28246.n1" 0 285.443 54560 -27506 0
rnode "a_52988_n28246.t2" 0 411.632 52988 -26596 0
rnode "a_52988_n28246.t0" 0 140.55 52988 -28090 0
rnode "a_52988_n28246.t3" 0 140.55 57580 -28090 0
rnode "a_52988_n28246.n2" 0 1442.68 57936 -28090 0
rnode "a_52988_n28246.t1" 0 473.359 57580 -26596 0
resist "a_52988_n28246.n0" "a_52988_n28246.t2" 4.52974
resist "a_52988_n28246.t1" "a_52988_n28246.n2" 4.53067
resist "a_52988_n28246.n0" "a_52988_n28246.n1" 5.7946
resist "a_52988_n28246.n2" "a_52988_n28246.n0" 8.89741
resist "a_52988_n28246.n0" "a_52988_n28246.t0" 10.605
resist "a_52988_n28246.n2" "a_52988_n28246.t3" 10.605
resist "a_52988_n28246.n1" "a_52988_n28246.t5" 44.0692
resist "a_52988_n28246.n1" "a_52988_n28246.t4" 75.0247
killnode "a_22686_n2406#"
rnode "a_22686_n2406.n0" 0 572.158 46405 -27402 0
rnode "a_22686_n2406.t3" 0 27.2983 45740 -28090 0
rnode "a_22686_n2406.t0" 0 27.2213 45180 -28090 0
rnode "a_22686_n2406.n1" 0 173.905 45454 -28037 0
rnode "a_22686_n2406.t5" 0 14.0971 49596 -27858 0
rnode "a_22686_n2406.t7" 0 33.2574 49596 -26924 0
rnode "a_22686_n2406.n2" 0 108.574 49596 -27412 0
rnode "a_22686_n2406.t4" 0 238.468 52932 -26596 0
rnode "a_22686_n2406.t1" 0 89.3224 52932 -28090 0
rnode "a_22686_n2406.n3" 0 691.331 52566 -27450 0
rnode "a_22686_n2406.t9" 0 14.0974 22724 -2814 0
rnode "a_22686_n2406.t10" 0 33.2574 22724 -1880 0
rnode "a_22686_n2406.n4" 0 14696.1 22724 -2368 0
rnode "a_22686_n2406.t6" 0 14.0971 56334 -40224 0
rnode "a_22686_n2406.t12" 0 33.2574 56334 -39290 0
rnode "a_22686_n2406.n5" 0 1170.75 56334 -39778 0
rnode "a_22686_n2406.n6" 0 16778.4 50052 -27166 0
rnode "a_22686_n2406.n7" 0 316.158 50052 -27166 0
rnode "a_22686_n2406.n8" 0 396.267 49130 -27164 0
rnode "a_22686_n2406.t8" 0 34.7519 46792 -26596 0
rnode "a_22686_n2406.t11" 0 16.1443 46792 -28090 0
rnode "a_22686_n2406.n9" 0 116.034 46792 -27358 0
rnode "a_22686_n2406.t2" 0 304.984 45796 -26596 0
resist "a_22686_n2406.n7" "a_22686_n2406.n6" 2.25
resist "a_22686_n2406.n8" "a_22686_n2406.n2" 2.84295
resist "a_22686_n2406.n8" "a_22686_n2406.n7" 2.97355
resist "a_22686_n2406.n0" "a_22686_n2406.n9" 3.04236
resist "a_22686_n2406.n1" "a_22686_n2406.t0" 3.77774
resist "a_22686_n2406.n1" "a_22686_n2406.t3" 3.7816
resist "a_22686_n2406.n3" "a_22686_n2406.t4" 4.12428
resist "a_22686_n2406.t2" "a_22686_n2406.n0" 4.91198
resist "a_22686_n2406.n7" "a_22686_n2406.n3" 5.1753
resist "a_22686_n2406.n0" "a_22686_n2406.n1" 5.39524
resist "a_22686_n2406.n3" "a_22686_n2406.t1" 11.0084
resist "a_22686_n2406.n0" "a_22686_n2406.n8" 11.6195
resist "a_22686_n2406.n6" "a_22686_n2406.n5" 16.1772
resist "a_22686_n2406.n5" "a_22686_n2406.t6" 39.8535
resist "a_22686_n2406.n2" "a_22686_n2406.t5" 39.8535
resist "a_22686_n2406.n4" "a_22686_n2406.t9" 39.8543
resist "a_22686_n2406.n9" "a_22686_n2406.t11" 44.2357
resist "a_22686_n2406.n5" "a_22686_n2406.t12" 70.3148
resist "a_22686_n2406.n4" "a_22686_n2406.t10" 70.3148
resist "a_22686_n2406.n2" "a_22686_n2406.t7" 70.3148
resist "a_22686_n2406.n6" "a_22686_n2406.n4" 74.2189
resist "a_22686_n2406.n9" "a_22686_n2406.t8" 74.8583
killnode "a_n47816_10796#"
rnode "a_n47816_10796.t1" 0 43.9697 -47256 10952 0
rnode "a_n47816_10796.t2" 0 43.8457 -47816 10952 0
rnode "a_n47816_10796.n0" 0 280.111 -47542 11005 0
rnode "a_n47816_10796.t3" 0 384.103 -46084 12446 0
rnode "a_n47816_10796.t4" 0 143.873 -46084 10952 0
rnode "a_n47816_10796.n1" 0 1078.14 -46450 11592 0
rnode "a_n47816_10796.n2" 0 534.715 -46951 11644 0
rnode "a_n47816_10796.t0" 0 491.242 -47200 12446 0
resist "a_n47816_10796.n0" "a_n47816_10796.t2" 3.77774
resist "a_n47816_10796.n0" "a_n47816_10796.t1" 3.7816
resist "a_n47816_10796.n1" "a_n47816_10796.t3" 4.12428
resist "a_n47816_10796.t0" "a_n47816_10796.n2" 4.91198
resist "a_n47816_10796.n2" "a_n47816_10796.n0" 5.39524
resist "a_n47816_10796.n2" "a_n47816_10796.n1" 7.28438
resist "a_n47816_10796.n1" "a_n47816_10796.t4" 11.0084
killnode "a_n2888_n40380#"
rnode "a_n2888_n40380.t4" 0 185.496 1890 -40444 0
rnode "a_n2888_n40380.t3" 0 139.325 -450 -40444 0
rnode "a_n2888_n40380.n0" 0 3036.62 -1170 -38148 0
rnode "a_n2888_n40380.t2" 0 134.442 -1780 -38950 0
rnode "a_n2888_n40380.n1" 0 1306.14 -2558 -38148 0
rnode "a_n2888_n40380.t0" 0 192.677 -2888 -40224 0
rnode "a_n2888_n40380.n2" 0 1452.82 -2804 -39290 0
rnode "a_n2888_n40380.t1" 0 352.488 -2888 -39290 0
resist "a_n2888_n40380.n2" "a_n2888_n40380.n1" 0.813263
resist "a_n2888_n40380.t1" "a_n2888_n40380.n2" 2.11585
resist "a_n2888_n40380.n1" "a_n2888_n40380.n0" 3.35893
resist "a_n2888_n40380.n2" "a_n2888_n40380.t0" 6.37942
resist "a_n2888_n40380.n0" "a_n2888_n40380.t3" 52.9134
resist "a_n2888_n40380.n0" "a_n2888_n40380.t4" 54.7745
resist "a_n2888_n40380.n1" "a_n2888_n40380.t2" 81.2815
killnode "a_n3638_n40380#"
rnode "a_n3638_n40380.n0" 0 1316.78 -3392 -39878 0
rnode "a_n3638_n40380.t4" 0 34.6133 -2916 -40224 0
rnode "a_n3638_n40380.t2" 0 81.6588 -2916 -39290 0
rnode "a_n3638_n40380.n1" 0 227.963 -2916 -39778 0
rnode "a_n3638_n40380.t6" 0 148.973 1890 -38950 0
rnode "a_n3638_n40380.t5" 0 126.568 -450 -38950 0
rnode "a_n3638_n40380.n2" 0 2243.35 -984 -40936 0
rnode "a_n3638_n40380.t3" 0 97.3897 -1780 -40444 0
rnode "a_n3638_n40380.n3" 0 1031.18 -2552 -40936 0
rnode "a_n3638_n40380.t0" 0 131.453 -3638 -40224 0
rnode "a_n3638_n40380.t1" 0 360.07 -3638 -39290 0
resist "a_n3638_n40380.n3" "a_n3638_n40380.n2" 1.26
resist "a_n3638_n40380.t1" "a_n3638_n40380.n0" 2.52892
resist "a_n3638_n40380.n0" "a_n3638_n40380.n1" 2.56724
resist "a_n3638_n40380.n0" "a_n3638_n40380.n3" 3.42929
resist "a_n3638_n40380.n0" "a_n3638_n40380.t0" 5.96595
resist "a_n3638_n40380.n1" "a_n3638_n40380.t4" 39.8535
resist "a_n3638_n40380.n3" "a_n3638_n40380.t3" 52.2975
resist "a_n3638_n40380.n1" "a_n3638_n40380.t2" 70.3148
resist "a_n3638_n40380.n2" "a_n3638_n40380.t5" 83.1566
resist "a_n3638_n40380.n2" "a_n3638_n40380.t6" 84.984
killnode "a_73452_n7312#"
rnode "a_73452_n7312.n0" 0 986.138 73785 -6602 0
rnode "a_73452_n7312.t4" 0 35.7691 75024 -5662 0
rnode "a_73452_n7312.t5" 0 16.3999 75024 -7156 0
rnode "a_73452_n7312.n1" 0 173.748 75024 -6572 0
rnode "a_73452_n7312.t2" 0 250.558 73452 -5662 0
rnode "a_73452_n7312.t0" 0 85.5524 73452 -7156 0
rnode "a_73452_n7312.t3" 0 85.5524 78044 -7156 0
rnode "a_73452_n7312.n2" 0 878.151 78400 -7156 0
rnode "a_73452_n7312.t1" 0 288.131 78044 -5662 0
resist "a_73452_n7312.n0" "a_73452_n7312.t2" 4.52974
resist "a_73452_n7312.t1" "a_73452_n7312.n2" 4.53067
resist "a_73452_n7312.n0" "a_73452_n7312.n1" 5.7946
resist "a_73452_n7312.n2" "a_73452_n7312.n0" 8.89741
resist "a_73452_n7312.n0" "a_73452_n7312.t0" 10.605
resist "a_73452_n7312.n2" "a_73452_n7312.t3" 10.605
resist "a_73452_n7312.n1" "a_73452_n7312.t5" 44.0692
resist "a_73452_n7312.n1" "a_73452_n7312.t4" 75.0247
killnode "a_71388_n7080#"
rnode "a_71388_n7080.n0" 0 1293.27 71533 -6580 0
rnode "a_71388_n7080.t3" 0 38.174 72180 -6924 0
rnode "a_71388_n7080.t4" 0 90.0591 72180 -5990 0
rnode "a_71388_n7080.n1" 0 298.372 72180 -6478 0
rnode "a_71388_n7080.t0" 0 147.143 71388 -6924 0
rnode "a_71388_n7080.t5" 0 163.6 84044 -7156 0
rnode "a_71388_n7080.t7" 0 130.517 79492 -5662 0
rnode "a_71388_n7080.n2" 0 2298.06 78688 -6798 0
rnode "a_71388_n7080.t6" 0 128.166 78016 -5662 0
rnode "a_71388_n7080.n3" 0 1283.95 77236 -6798 0
rnode "a_71388_n7080.t2" 0 88.6965 73424 -7156 0
rnode "a_71388_n7080.n4" 0 1242.58 72826 -6786 0
rnode "a_71388_n7080.t1" 0 397.411 71388 -5990 0
resist "a_71388_n7080.n3" "a_71388_n7080.n2" 1.3068
resist "a_71388_n7080.t1" "a_71388_n7080.n0" 2.47158
resist "a_71388_n7080.n0" "a_71388_n7080.n1" 2.70674
resist "a_71388_n7080.n0" "a_71388_n7080.n4" 3.3948
resist "a_71388_n7080.n4" "a_71388_n7080.n3" 3.969
resist "a_71388_n7080.n0" "a_71388_n7080.t0" 6.02258
resist "a_71388_n7080.n1" "a_71388_n7080.t3" 39.8535
resist "a_71388_n7080.n4" "a_71388_n7080.t2" 51.5653
resist "a_71388_n7080.n2" "a_71388_n7080.t5" 55.8259
resist "a_71388_n7080.n1" "a_71388_n7080.t4" 70.3148
resist "a_71388_n7080.n3" "a_71388_n7080.t6" 82.6419
resist "a_71388_n7080.n2" "a_71388_n7080.t7" 82.7752
killnode "a_66122_n2740#"
rnode "a_66122_n2740.n0" 0 8274.6 69416 -4450 0
rnode "a_66122_n2740.n1" 0 4397.94 86450 -2464 0
rnode "a_66122_n2740.t2" 0 30.514 85832 -2814 0
rnode "a_66122_n2740.t4" 0 71.986 85832 -1880 0
rnode "a_66122_n2740.n2" 0 235.314 85832 -2368 0
rnode "a_66122_n2740.t3" 0 125.18 66162 -2952 0
rnode "a_66122_n2740.t7" 0 98.4099 68716 -1458 0
rnode "a_66122_n2740.t5" 0 97.4381 68716 -5700 0
rnode "a_66122_n2740.n3" 0 2564.72 69416 -4450 0
rnode "a_66122_n2740.t6" 0 270.804 69864 -7194 0
rnode "a_66122_n2740.t0" 0 115.882 86696 -2814 0
rnode "a_66122_n2740.t1" 0 317.217 86696 -1880 0
resist "a_66122_n2740.n0" "a_66122_n2740.n3" 1.30827
resist "a_66122_n2740.t1" "a_66122_n2740.n1" 2.52872
resist "a_66122_n2740.n1" "a_66122_n2740.n2" 2.6984
resist "a_66122_n2740.n1" "a_66122_n2740.t0" 5.96595
resist "a_66122_n2740.n1" "a_66122_n2740.n0" 9.8143
resist "a_66122_n2740.n0" "a_66122_n2740.t6" 16.7879
resist "a_66122_n2740.n2" "a_66122_n2740.t2" 39.8543
resist "a_66122_n2740.n0" "a_66122_n2740.t3" 54.8871
resist "a_66122_n2740.n2" "a_66122_n2740.t4" 70.3148
resist "a_66122_n2740.n3" "a_66122_n2740.t5" 80.9464
resist "a_66122_n2740.n3" "a_66122_n2740.t7" 81.0078
rnode "Valid.t15" 0 8.23655 -84104 -27858 0
rnode "Valid.t21" 0 19.4315 -84104 -26924 0
rnode "Valid.n0" 0 98.4258 -84104 -27412 0
rnode "Valid.t7" 0 8.23655 65896 -27858 0
rnode "Valid.t13" 0 19.4315 65896 -26924 0
rnode "Valid.n1" 0 506.612 65896 -27412 0
rnode "Valid.t19" 0 8.23655 50896 -27858 0
rnode "Valid.t25" 0 19.4315 50896 -26924 0
rnode "Valid.n2" 0 125.63 50896 -27412 0
rnode "Valid.n3" 0 2664.4 50300 -29246 0
rnode "Valid.t11" 0 8.23655 35896 -27858 0
rnode "Valid.t16" 0 19.4315 35896 -26924 0
rnode "Valid.n4" 0 125.63 35896 -27412 0
rnode "Valid.n5" 0 1991.97 35302 -29246 0
rnode "Valid.t23" 0 8.23655 20896 -27858 0
rnode "Valid.t3" 0 19.4315 20896 -26924 0
rnode "Valid.n6" 0 125.63 20896 -27412 0
rnode "Valid.n7" 0 1992.86 20304 -29246 0
rnode "Valid.t6" 0 8.23655 5896 -27858 0
rnode "Valid.t10" 0 19.4315 5896 -26924 0
rnode "Valid.n8" 0 125.63 5896 -27412 0
rnode "Valid.n9" 0 1992.23 5292 -29246 0
rnode "Valid.t18" 0 8.23655 -9104 -27858 0
rnode "Valid.t22" 0 19.4315 -9104 -26924 0
rnode "Valid.n10" 0 125.63 -9104 -27412 0
rnode "Valid.n11" 0 1991.22 -9696 -29246 0
rnode "Valid.t24" 0 8.23655 -24104 -27858 0
rnode "Valid.t4" 0 19.4315 -24104 -26924 0
rnode "Valid.n12" 0 125.63 -24104 -27412 0
rnode "Valid.n13" 0 1992.73 -24692 -29246 0
rnode "Valid.t12" 0 8.23655 -39104 -27858 0
rnode "Valid.t17" 0 19.4315 -39104 -26924 0
rnode "Valid.n14" 0 125.63 -39104 -27412 0
rnode "Valid.n15" 0 1992.23 -39704 -29246 0
rnode "Valid.t20" 0 8.23655 -54104 -27858 0
rnode "Valid.t26" 0 19.4315 -54104 -26924 0
rnode "Valid.n16" 0 125.63 -54104 -27412 0
rnode "Valid.n17" 0 1993.11 -54692 -29246 0
rnode "Valid.t8" 0 8.23655 -69104 -27858 0
rnode "Valid.t14" 0 19.4315 -69104 -26924 0
rnode "Valid.n18" 0 125.63 -69104 -27412 0
rnode "Valid.n19" 0 2146.77 -69718 -29246 0
rnode "Valid.n20" 0 3739.33 -84700 -29246 0
rnode "Valid.n21" 0 10.8003 19531 -62647 0
rnode "Valid.t1" 0 31.071 19244 -63339 0
rnode "Valid.t0" 0 38.3047 19188 -61845 0
rnode "Valid.t2" 0 38.3047 18628 -61845 0
rnode "Valid.n22" 0 244.64 18712 -61845 0
rnode "Valid.n23" 0 58.9678 19425 -62647 0
rnode "Valid.n24" 0 56.227 19425 -62647 0
rnode "Valid.n25" 0 5.22342 19531 -62647 0
rnode "Valid.t5" 0 20.6621 -2694 -62556 0
rnode "Valid.t9" 0 9.2395 -2694 -64050 0
rnode "Valid.n26" 0 1525.46 -2694 -63798 0
rnode "Valid.n27" 0 1693.39 19755 -62656 0
rnode "Valid.n28" 0 7308.79 19755 -62656 0
rnode "Valid.n29" 0 11427.1 -84874 -75370 0
rnode "Valid" 0 194.967 -84888 -78700 0
resist "Valid.n23" "Valid.n21" 0.099375
resist "Valid.n25" "Valid.n24" 0.11925
resist "Valid.n27" "Valid.n25" 0.129608
resist "Valid.n28" "Valid.n21" 0.259119
resist "Valid.n22" "Valid.t0" 1.4967
resist "Valid.n22" "Valid.t2" 1.4967
resist "Valid.n28" "Valid.n27" 2.25027
resist "Valid" "Valid.n29" 3.72697
resist "Valid.n23" "Valid.n22" 3.8524
resist "Valid.n25" "Valid.n21" 4.5
resist "Valid.n24" "Valid.n23" 4.5
resist "Valid.n17" "Valid.n15" 6.13145
resist "Valid.n11" "Valid.n9" 6.13145
resist "Valid.n13" "Valid.n11" 6.13473
resist "Valid.n7" "Valid.n5" 6.13555
resist "Valid.n5" "Valid.n3" 6.13555
resist "Valid.n15" "Valid.n13" 6.14127
resist "Valid.n9" "Valid.n7" 6.14127
resist "Valid.n19" "Valid.n17" 6.147
resist "Valid.n24" "Valid.t1" 6.71575
resist "Valid.n20" "Valid.n19" 7.27251
resist "Valid.n20" "Valid.n0" 8.51888
resist "Valid.n19" "Valid.n18" 10.828
resist "Valid.n17" "Valid.n16" 10.828
resist "Valid.n15" "Valid.n14" 10.828
resist "Valid.n13" "Valid.n12" 10.828
resist "Valid.n11" "Valid.n10" 10.828
resist "Valid.n9" "Valid.n8" 10.828
resist "Valid.n7" "Valid.n6" 10.828
resist "Valid.n5" "Valid.n4" 10.828
resist "Valid.n3" "Valid.n2" 10.828
resist "Valid.n3" "Valid.n1" 16.9652
resist "Valid.n29" "Valid.n20" 20.7311
resist "Valid.n27" "Valid.n26" 25.105
resist "Valid.n0" "Valid.t15" 39.8535
resist "Valid.n18" "Valid.t8" 39.8535
resist "Valid.n16" "Valid.t20" 39.8535
resist "Valid.n14" "Valid.t12" 39.8535
resist "Valid.n12" "Valid.t24" 39.8535
resist "Valid.n10" "Valid.t18" 39.8535
resist "Valid.n8" "Valid.t6" 39.8535
resist "Valid.n6" "Valid.t23" 39.8535
resist "Valid.n4" "Valid.t11" 39.8535
resist "Valid.n2" "Valid.t19" 39.8535
resist "Valid.n1" "Valid.t7" 39.8535
resist "Valid.n26" "Valid.t9" 43.7857
resist "Valid.n29" "Valid.n28" 57.5192
resist "Valid.n0" "Valid.t21" 70.3148
resist "Valid.n18" "Valid.t14" 70.3148
resist "Valid.n16" "Valid.t26" 70.3148
resist "Valid.n14" "Valid.t17" 70.3148
resist "Valid.n12" "Valid.t4" 70.3148
resist "Valid.n10" "Valid.t22" 70.3148
resist "Valid.n8" "Valid.t10" 70.3148
resist "Valid.n6" "Valid.t3" 70.3148
resist "Valid.n4" "Valid.t16" 70.3148
resist "Valid.n2" "Valid.t25" 70.3148
resist "Valid.n1" "Valid.t13" 70.3148
resist "Valid.n26" "Valid.t5" 75.3793
killnode "a_n29820_n28246#"
rnode "a_n29820_n28246.n0" 0 340.512 -28595 -27402 0
rnode "a_n29820_n28246.t2" 0 53.1591 -22068 -28090 0
rnode "a_n29820_n28246.t4" 0 16.2462 -29260 -28090 0
rnode "a_n29820_n28246.t0" 0 16.2004 -29820 -28090 0
rnode "a_n29820_n28246.n1" 0 103.497 -29546 -28037 0
rnode "a_n29820_n28246.t3" 0 181.508 -29204 -26596 0
rnode "a_n29820_n28246.t9" 0 20.6821 -28208 -26596 0
rnode "a_n29820_n28246.t12" 0 9.60804 -28208 -28090 0
rnode "a_n29820_n28246.n2" 0 69.0564 -28208 -27358 0
rnode "a_n29820_n28246.t5" 0 8.38968 -25404 -27858 0
rnode "a_n29820_n28246.t6" 0 19.7927 -25404 -26924 0
rnode "a_n29820_n28246.n3" 0 64.6163 -25404 -27412 0
rnode "a_n29820_n28246.n4" 0 235.833 -25870 -27164 0
rnode "a_n29820_n28246.t10" 0 8.38968 3468 11186 0
rnode "a_n29820_n28246.t8" 0 19.7927 3468 12120 0
rnode "a_n29820_n28246.n5" 0 10033 3468 11632 0
rnode "a_n29820_n28246.t11" 0 8.38968 -18666 -40224 0
rnode "a_n29820_n28246.t7" 0 19.7927 -18666 -39290 0
rnode "a_n29820_n28246.n6" 0 696.757 -18666 -39778 0
rnode "a_n29820_n28246.n7" 0 10333.3 -24948 -27166 0
rnode "a_n29820_n28246.n8" 0 188.158 -24948 -27166 0
rnode "a_n29820_n28246.n9" 0 411.456 -22434 -27450 0
rnode "a_n29820_n28246.t1" 0 141.903 -22068 -26596 0
resist "a_n29820_n28246.n8" "a_n29820_n28246.n7" 2.25
resist "a_n29820_n28246.n4" "a_n29820_n28246.n3" 2.84295
resist "a_n29820_n28246.n8" "a_n29820_n28246.n4" 2.97355
resist "a_n29820_n28246.n0" "a_n29820_n28246.n2" 3.04236
resist "a_n29820_n28246.n1" "a_n29820_n28246.t0" 3.77774
resist "a_n29820_n28246.n1" "a_n29820_n28246.t4" 3.7816
resist "a_n29820_n28246.t1" "a_n29820_n28246.n9" 4.12562
resist "a_n29820_n28246.n0" "a_n29820_n28246.t3" 4.91198
resist "a_n29820_n28246.n9" "a_n29820_n28246.n8" 5.1753
resist "a_n29820_n28246.n0" "a_n29820_n28246.n1" 5.39524
resist "a_n29820_n28246.n9" "a_n29820_n28246.t2" 11.0084
resist "a_n29820_n28246.n4" "a_n29820_n28246.n0" 11.6195
resist "a_n29820_n28246.n7" "a_n29820_n28246.n6" 16.1772
resist "a_n29820_n28246.n3" "a_n29820_n28246.t5" 39.8535
resist "a_n29820_n28246.n6" "a_n29820_n28246.t11" 39.8535
resist "a_n29820_n28246.n5" "a_n29820_n28246.t10" 39.8535
resist "a_n29820_n28246.n2" "a_n29820_n28246.t12" 44.2357
resist "a_n29820_n28246.n3" "a_n29820_n28246.t6" 70.3148
resist "a_n29820_n28246.n6" "a_n29820_n28246.t7" 70.3148
resist "a_n29820_n28246.n5" "a_n29820_n28246.t8" 70.3148
resist "a_n29820_n28246.n2" "a_n29820_n28246.t9" 74.8583
resist "a_n29820_n28246.n7" "a_n29820_n28246.n5" 84.6151
killnode "a_10728_6688#"
rnode "a_10728_6688.n0" 0 1458.9 14386 7576 0
rnode "a_10728_6688.t1" 0 246.654 10728 6844 0
rnode "a_10728_6688.t0" 0 75.1686 15756 6844 0
rnode "a_10728_6688.t2" 0 75.3812 15196 6844 0
rnode "a_10728_6688.n1" 0 480.219 15482 6897 0
rnode "a_10728_6688.t4" 0 842.287 15140 8338 0
rnode "a_10728_6688.n2" 0 872.815 14894 7536 0
rnode "a_10728_6688.t6" 0 95.9633 14156 8338 0
rnode "a_10728_6688.t5" 0 44.5805 14156 6844 0
rnode "a_10728_6688.n3" 0 2449.58 11094 7484 0
rnode "a_10728_6688.t3" 0 658.454 10728 8338 0
resist "a_10728_6688.n0" "a_10728_6688.n2" 1.83091
resist "a_10728_6688.n1" "a_10728_6688.t0" 3.77774
resist "a_10728_6688.n1" "a_10728_6688.t2" 3.7816
resist "a_10728_6688.t3" "a_10728_6688.n3" 4.12504
resist "a_10728_6688.n2" "a_10728_6688.t4" 4.91231
resist "a_10728_6688.n2" "a_10728_6688.n1" 5.39524
resist "a_10728_6688.n3" "a_10728_6688.t1" 11.0084
resist "a_10728_6688.n3" "a_10728_6688.n0" 14.5237
resist "a_10728_6688.n0" "a_10728_6688.t5" 44.2357
resist "a_10728_6688.n0" "a_10728_6688.t6" 74.8583
killnode "a_34122_n2740#"
rnode "a_34122_n2740.n0" 0 8274.6 37416 -4450 0
rnode "a_34122_n2740.n1" 0 4397.94 54450 -2464 0
rnode "a_34122_n2740.t5" 0 30.514 53832 -2814 0
rnode "a_34122_n2740.t7" 0 71.986 53832 -1880 0
rnode "a_34122_n2740.n2" 0 235.314 53832 -2368 0
rnode "a_34122_n2740.t6" 0 125.18 34162 -2952 0
rnode "a_34122_n2740.t4" 0 98.4098 36716 -1458 0
rnode "a_34122_n2740.t2" 0 97.4381 36716 -5700 0
rnode "a_34122_n2740.n3" 0 2564.72 37416 -4450 0
rnode "a_34122_n2740.t3" 0 270.804 37864 -7194 0
rnode "a_34122_n2740.t0" 0 115.882 54696 -2814 0
rnode "a_34122_n2740.t1" 0 317.217 54696 -1880 0
resist "a_34122_n2740.n0" "a_34122_n2740.n3" 1.30827
resist "a_34122_n2740.t1" "a_34122_n2740.n1" 2.52872
resist "a_34122_n2740.n1" "a_34122_n2740.n2" 2.6984
resist "a_34122_n2740.n1" "a_34122_n2740.t0" 5.96595
resist "a_34122_n2740.n1" "a_34122_n2740.n0" 9.8143
resist "a_34122_n2740.n0" "a_34122_n2740.t3" 16.7879
resist "a_34122_n2740.n2" "a_34122_n2740.t5" 39.8543
resist "a_34122_n2740.n0" "a_34122_n2740.t6" 54.8871
resist "a_34122_n2740.n2" "a_34122_n2740.t7" 70.3148
resist "a_34122_n2740.n3" "a_34122_n2740.t2" 80.9464
resist "a_34122_n2740.n3" "a_34122_n2740.t4" 81.0078
killnode "a_n55724_n3204#"
rnode "a_n55724_n3204.t3" 0 43.8457 -53992 -3048 0
rnode "a_n55724_n3204.t1" 0 43.9697 -54552 -3048 0
rnode "a_n55724_n3204.n0" 0 280.111 -54266 -2995 0
rnode "a_n55724_n3204.t2" 0 384.11 -55724 -1554 0
rnode "a_n55724_n3204.t4" 0 143.873 -55724 -3048 0
rnode "a_n55724_n3204.n1" 0 1078.13 -55358 -2408 0
rnode "a_n55724_n3204.n2" 0 534.653 -54857 -2356 0
rnode "a_n55724_n3204.t0" 0 491.305 -54608 -1554 0
resist "a_n55724_n3204.n0" "a_n55724_n3204.t3" 3.77774
resist "a_n55724_n3204.n0" "a_n55724_n3204.t1" 3.7816
resist "a_n55724_n3204.n1" "a_n55724_n3204.t2" 4.12411
resist "a_n55724_n3204.t0" "a_n55724_n3204.n2" 4.91231
resist "a_n55724_n3204.n2" "a_n55724_n3204.n0" 5.39524
resist "a_n55724_n3204.n2" "a_n55724_n3204.n1" 7.28438
resist "a_n55724_n3204.n1" "a_n55724_n3204.t4" 11.0084
killnode "a_n51028_n28246#"
rnode "a_n51028_n28246.n0" 0 1458.9 -49729 -27398 0
rnode "a_n51028_n28246.t1" 0 246.654 -46000 -28090 0
rnode "a_n51028_n28246.t6" 0 95.9633 -49428 -26596 0
rnode "a_n51028_n28246.t5" 0 44.5805 -49428 -28090 0
rnode "a_n51028_n28246.t3" 0 75.3812 -50468 -28090 0
rnode "a_n51028_n28246.t0" 0 75.1686 -51028 -28090 0
rnode "a_n51028_n28246.n1" 0 480.219 -50754 -28037 0
rnode "a_n51028_n28246.t4" 0 842.18 -50412 -26596 0
rnode "a_n51028_n28246.n2" 0 872.922 -50269 -27398 0
rnode "a_n51028_n28246.n3" 0 2449.62 -46366 -27450 0
rnode "a_n51028_n28246.t2" 0 658.416 -46000 -26596 0
resist "a_n51028_n28246.n0" "a_n51028_n28246.n2" 1.83091
resist "a_n51028_n28246.n1" "a_n51028_n28246.t0" 3.77774
resist "a_n51028_n28246.n1" "a_n51028_n28246.t3" 3.7816
resist "a_n51028_n28246.t2" "a_n51028_n28246.n3" 4.12562
resist "a_n51028_n28246.n2" "a_n51028_n28246.t4" 4.91198
resist "a_n51028_n28246.n2" "a_n51028_n28246.n1" 5.39524
resist "a_n51028_n28246.n3" "a_n51028_n28246.t1" 11.0084
resist "a_n51028_n28246.n3" "a_n51028_n28246.n0" 14.5237
resist "a_n51028_n28246.n0" "a_n51028_n28246.t5" 44.2357
resist "a_n51028_n28246.n0" "a_n51028_n28246.t6" 74.8583
killnode "a_n52012_n28246#"
rnode "a_n52012_n28246.n0" 0 1620.08 -51679 -27536 0
rnode "a_n52012_n28246.t4" 0 58.7635 -50440 -26596 0
rnode "a_n52012_n28246.t5" 0 26.9426 -50440 -28090 0
rnode "a_n52012_n28246.n1" 0 285.443 -50440 -27506 0
rnode "a_n52012_n28246.t2" 0 411.632 -52012 -26596 0
rnode "a_n52012_n28246.t3" 0 140.55 -52012 -28090 0
rnode "a_n52012_n28246.t1" 0 140.55 -47420 -28090 0
rnode "a_n52012_n28246.n2" 0 1442.68 -47064 -28090 0
rnode "a_n52012_n28246.t0" 0 473.359 -47420 -26596 0
resist "a_n52012_n28246.n0" "a_n52012_n28246.t2" 4.52974
resist "a_n52012_n28246.t0" "a_n52012_n28246.n2" 4.53067
resist "a_n52012_n28246.n0" "a_n52012_n28246.n1" 5.7946
resist "a_n52012_n28246.n2" "a_n52012_n28246.n0" 8.89741
resist "a_n52012_n28246.n0" "a_n52012_n28246.t3" 10.605
resist "a_n52012_n28246.n2" "a_n52012_n28246.t1" 10.605
resist "a_n52012_n28246.n1" "a_n52012_n28246.t5" 44.0692
resist "a_n52012_n28246.n1" "a_n52012_n28246.t4" 75.0247
killnode "a_44204_6688#"
rnode "a_44204_6688.t0" 0 141.857 44204 6844 0
rnode "a_44204_6688.t4" 0 43.2286 46128 6844 0
rnode "a_44204_6688.t2" 0 43.3509 45568 6844 0
rnode "a_44204_6688.n0" 0 276.169 45854 6897 0
rnode "a_44204_6688.t3" 0 484.39 45512 8338 0
rnode "a_44204_6688.n1" 0 535.288 45266 7536 0
rnode "a_44204_6688.n2" 0 1094.69 44570 7484 0
rnode "a_44204_6688.t1" 0 381.025 44204 8338 0
resist "a_44204_6688.n0" "a_44204_6688.t4" 3.77774
resist "a_44204_6688.n0" "a_44204_6688.t2" 3.7816
resist "a_44204_6688.t1" "a_44204_6688.n2" 4.12451
resist "a_44204_6688.n1" "a_44204_6688.t3" 4.91231
resist "a_44204_6688.n1" "a_44204_6688.n0" 5.39524
resist "a_44204_6688.n2" "a_44204_6688.n1" 7.51274
resist "a_44204_6688.n2" "a_44204_6688.t0" 11.0078
killnode "a_42436_n7312#"
rnode "a_42436_n7312.n0" 0 1458.9 43735 -6464 0
rnode "a_42436_n7312.t3" 0 75.3812 42996 -7156 0
rnode "a_42436_n7312.t0" 0 75.1686 42436 -7156 0
rnode "a_42436_n7312.n1" 0 480.219 42710 -7103 0
rnode "a_42436_n7312.t5" 0 95.9633 44036 -5662 0
rnode "a_42436_n7312.t6" 0 44.5805 44036 -7156 0
rnode "a_42436_n7312.t4" 0 658.502 47464 -5662 0
rnode "a_42436_n7312.t1" 0 246.654 47464 -7156 0
rnode "a_42436_n7312.n2" 0 2449.53 47098 -6516 0
rnode "a_42436_n7312.n3" 0 872.922 43301 -6464 0
rnode "a_42436_n7312.t2" 0 842.18 43052 -5662 0
resist "a_42436_n7312.n3" "a_42436_n7312.n0" 1.83091
resist "a_42436_n7312.n1" "a_42436_n7312.t0" 3.77774
resist "a_42436_n7312.n1" "a_42436_n7312.t3" 3.7816
resist "a_42436_n7312.n2" "a_42436_n7312.t4" 4.12428
resist "a_42436_n7312.t2" "a_42436_n7312.n3" 4.91198
resist "a_42436_n7312.n3" "a_42436_n7312.n1" 5.39524
resist "a_42436_n7312.n2" "a_42436_n7312.t1" 11.0084
resist "a_42436_n7312.n0" "a_42436_n7312.n2" 14.5237
resist "a_42436_n7312.n0" "a_42436_n7312.t6" 44.2357
resist "a_42436_n7312.n0" "a_42436_n7312.t5" 74.8583
killnode "a_84240_12186#"
rnode "a_84240_12186.t1" 0 184.779 84240 12576 0
rnode "a_84240_12186.t2" 0 131.493 85448 11048 0
rnode "a_84240_12186.t3" 0 244.385 86684 12576 0
rnode "a_84240_12186.n0" 0 779.228 85152 12016 0
rnode "a_84240_12186.n1" 0 1389.04 85092 12542 0
rnode "a_84240_12186.t0" 0 171.071 85448 12542 0
resist "a_84240_12186.n1" "a_84240_12186.n0" 0.976237
resist "a_84240_12186.t0" "a_84240_12186.n1" 2.9429
resist "a_84240_12186.n1" "a_84240_12186.t1" 3.00122
resist "a_84240_12186.n0" "a_84240_12186.t2" 11.2152
resist "a_84240_12186.n0" "a_84240_12186.t3" 28.6629
killnode "a_68388_11030#"
rnode "a_68388_11030.n0" 0 7245.43 83686 10062 0
rnode "a_68388_11030.n1" 0 4090.72 68629 11530 0
rnode "a_68388_11030.t6" 0 133.561 88030 12542 0
rnode "a_68388_11030.t3" 0 367.163 84130 12576 0
rnode "a_68388_11030.t2" 0 77.9329 85476 11048 0
rnode "a_68388_11030.t7" 0 88.8974 85476 6806 0
rnode "a_68388_11030.n2" 0 2721.4 83686 10062 0
rnode "a_68388_11030.t0" 0 111.234 68388 11186 0
rnode "a_68388_11030.t5" 0 29.2893 69260 11184 0
rnode "a_68388_11030.t4" 0 69.0986 69260 12118 0
rnode "a_68388_11030.n3" 0 260.36 69260 11630 0
rnode "a_68388_11030.t1" 0 304.917 68388 12120 0
resist "a_68388_11030.n0" "a_68388_11030.n2" 1.30664
resist "a_68388_11030.t1" "a_68388_11030.n1" 2.52892
resist "a_68388_11030.n1" "a_68388_11030.n3" 2.73317
resist "a_68388_11030.n1" "a_68388_11030.t0" 5.96595
resist "a_68388_11030.n1" "a_68388_11030.n0" 7.82277
resist "a_68388_11030.n0" "a_68388_11030.t3" 24.4274
resist "a_68388_11030.n3" "a_68388_11030.t5" 39.8535
resist "a_68388_11030.n2" "a_68388_11030.t2" 51.1578
resist "a_68388_11030.n2" "a_68388_11030.t7" 51.5032
resist "a_68388_11030.n3" "a_68388_11030.t4" 70.3148
resist "a_68388_11030.n0" "a_68388_11030.t6" 85.7552
killnode "a_3810_n71028#"
rnode "a_3810_n71028.n0" 0 579.497 7740 -71087 0
rnode "a_3810_n71028.t5" 0 13.3387 8274 -71432 0
rnode "a_3810_n71028.t6" 0 31.4683 8274 -70498 0
rnode "a_3810_n71028.n1" 0 106.556 8274 -70986 0
rnode "a_3810_n71028.t4" 0 15.0557 9394 -71244 0
rnode "a_3810_n71028.t2" 0 46.8132 11474 -71244 0
rnode "a_3810_n71028.n2" 0 651.896 9394 -70938 0
rnode "a_3810_n71028.t7" 0 15.0557 5926 -71244 0
rnode "a_3810_n71028.t3" 0 46.8132 3846 -71244 0
rnode "a_3810_n71028.n3" 0 652.004 5926 -70938 0
rnode "a_3810_n71028.n4" 0 349.454 7662 -70140 0
rnode "a_3810_n71028.t1" 0 53.2377 7302 -71432 0
rnode "a_3810_n71028.t0" 0 138.81 7302 -70498 0
resist "a_3810_n71028.n0" "a_3810_n71028.n1" 1.98998
resist "a_3810_n71028.t0" "a_3810_n71028.n0" 2.37496
resist "a_3810_n71028.n4" "a_3810_n71028.n2" 4.72137
resist "a_3810_n71028.n4" "a_3810_n71028.n3" 4.72587
resist "a_3810_n71028.n0" "a_3810_n71028.n4" 5.66625
resist "a_3810_n71028.n0" "a_3810_n71028.t1" 6.1199
resist "a_3810_n71028.n1" "a_3810_n71028.t5" 39.8535
resist "a_3810_n71028.n2" "a_3810_n71028.t4" 42.0783
resist "a_3810_n71028.n3" "a_3810_n71028.t7" 42.0783
resist "a_3810_n71028.n2" "a_3810_n71028.t2" 47.4686
resist "a_3810_n71028.n3" "a_3810_n71028.t3" 47.4686
resist "a_3810_n71028.n1" "a_3810_n71028.t6" 70.3148
killnode "a_n89892_11028#"
rnode "a_n89892_11028.t0" 0 198.092 -89892 11184 0
rnode "a_n89892_11028.t5" 0 150.3 -88676 12446 0
rnode "a_n89892_11028.t3" 0 111.361 -82608 10952 0
rnode "a_n89892_11028.t2" 0 210.813 -78056 12446 0
rnode "a_n89892_11028.n0" 0 2803.78 -83174 11864 0
rnode "a_n89892_11028.t4" 0 113.403 -84084 10952 0
rnode "a_n89892_11028.n1" 0 1568.11 -84704 11914 0
rnode "a_n89892_11028.n2" 0 1469.85 -89278 11864 0
rnode "a_n89892_11028.n3" 0 1466.32 -89726 11914 0
rnode "a_n89892_11028.t1" 0 407.979 -89892 12118 0
resist "a_n89892_11028.n1" "a_n89892_11028.n0" 1.377
resist "a_n89892_11028.t1" "a_n89892_11028.n3" 2.21072
resist "a_n89892_11028.n3" "a_n89892_11028.n2" 2.66203
resist "a_n89892_11028.n2" "a_n89892_11028.n1" 4.1166
resist "a_n89892_11028.n3" "a_n89892_11028.t0" 6.28407
resist "a_n89892_11028.n0" "a_n89892_11028.t3" 51.8067
resist "a_n89892_11028.n1" "a_n89892_11028.t4" 51.8539
resist "a_n89892_11028.n2" "a_n89892_11028.t5" 82.4155
resist "a_n89892_11028.n0" "a_n89892_11028.t2" 86.4189
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n0" 0 1021.6 74529 -2360 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t9" 0 62.0547 74036 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t10" 0 28.828 74036 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n1" 0 207.197 74036 -2316 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t8" 0 48.6077 75648 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t2" 0 48.7453 75088 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n2" 0 310.534 75374 -2995 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t1" 0 544.665 75032 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t11" 0 25.173 71232 -2816 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t12" 0 59.3861 71232 -1882 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n3" 0 193.874 71232 -2370 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n4" 0 702.129 71698 -2122 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t0" 0 425.725 73396 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t3" 0 159.509 73396 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n5" 0 1431.53 73030 -6516 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t6" 0 425.987 68688 -5700 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t5" 0 162.054 68688 -7194 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n6" 0 1311.58 68332 -6554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t7" 0 425.987 68688 -1458 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t4" 0 162.054 68688 -2952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n7" 0 1284.7 68332 -2312 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n8" 0 1126.16 68106 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n9" 0 1202.47 70772 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 0 229.449 70922 -2130 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t8" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t2" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t7" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t6" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t0" 4.12509
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n9" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t1" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n8" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n7" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n6" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n5" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t3" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t4" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t5" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t11" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t10" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t12" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t9" 74.8583
killnode "a_n17882_n1944#"
rnode "a_n17882_n1944.n0" 0 1620.09 -13493 -2494 0
rnode "a_n17882_n1944.t4" 0 58.7635 -14732 -1554 0
rnode "a_n17882_n1944.t5" 0 26.9426 -14732 -3048 0
rnode "a_n17882_n1944.n1" 0 285.443 -14732 -2464 0
rnode "a_n17882_n1944.t3" 0 411.624 -13160 -1554 0
rnode "a_n17882_n1944.t1" 0 140.55 -13160 -3048 0
rnode "a_n17882_n1944.t2" 0 140.55 -17752 -3048 0
rnode "a_n17882_n1944.n2" 0 1442.71 -18108 -3048 0
rnode "a_n17882_n1944.t0" 0 473.328 -17752 -1554 0
resist "a_n17882_n1944.n0" "a_n17882_n1944.t3" 4.52991
resist "a_n17882_n1944.t0" "a_n17882_n1944.n2" 4.53126
resist "a_n17882_n1944.n0" "a_n17882_n1944.n1" 5.7946
resist "a_n17882_n1944.n2" "a_n17882_n1944.n0" 8.89741
resist "a_n17882_n1944.n0" "a_n17882_n1944.t1" 10.605
resist "a_n17882_n1944.n2" "a_n17882_n1944.t2" 10.605
resist "a_n17882_n1944.n1" "a_n17882_n1944.t5" 44.0692
resist "a_n17882_n1944.n1" "a_n17882_n1944.t4" 75.0247
killnode "a_n48480_n7312#"
rnode "a_n48480_n7312.t2" 0 195.425 -48480 -5662 0
rnode "a_n48480_n7312.t1" 0 74.3421 -48480 -7156 0
rnode "a_n48480_n7312.n0" 0 548.729 -48124 -6516 0
rnode "a_n48480_n7312.t4" 0 28.5603 -46768 -5662 0
rnode "a_n48480_n7312.t5" 0 13.0947 -46768 -7156 0
rnode "a_n48480_n7312.n1" 0 140.208 -46768 -6572 0
rnode "a_n48480_n7312.n2" 0 351.639 -47914 -6612 0
rnode "a_n48480_n7312.t3" 0 68.3103 -43928 -7156 0
rnode "a_n48480_n7312.n3" 0 749.63 -43572 -7156 0
rnode "a_n48480_n7312.t0" 0 230.062 -43928 -5662 0
resist "a_n48480_n7312.n0" "a_n48480_n7312.t2" 4.12411
resist "a_n48480_n7312.t0" "a_n48480_n7312.n3" 4.53067
resist "a_n48480_n7312.n2" "a_n48480_n7312.n0" 4.64748
resist "a_n48480_n7312.n2" "a_n48480_n7312.n1" 5.81391
resist "a_n48480_n7312.n3" "a_n48480_n7312.n2" 9.81726
resist "a_n48480_n7312.n3" "a_n48480_n7312.t3" 10.605
resist "a_n48480_n7312.n0" "a_n48480_n7312.t1" 11.0107
resist "a_n48480_n7312.n1" "a_n48480_n7312.t5" 44.0692
resist "a_n48480_n7312.n1" "a_n48480_n7312.t4" 75.0247
killnode "a_n56612_n7080#"
rnode "a_n56612_n7080.n0" 0 1293.27 -56467 -6580 0
rnode "a_n56612_n7080.t3" 0 38.174 -55820 -6924 0
rnode "a_n56612_n7080.t4" 0 90.0591 -55820 -5990 0
rnode "a_n56612_n7080.n1" 0 298.372 -55820 -6478 0
rnode "a_n56612_n7080.t0" 0 147.143 -56612 -6924 0
rnode "a_n56612_n7080.t5" 0 163.6 -43956 -7156 0
rnode "a_n56612_n7080.t2" 0 130.517 -48508 -5662 0
rnode "a_n56612_n7080.n2" 0 2298.06 -49312 -6798 0
rnode "a_n56612_n7080.t6" 0 128.166 -49984 -5662 0
rnode "a_n56612_n7080.n3" 0 1283.95 -50764 -6798 0
rnode "a_n56612_n7080.t7" 0 88.6965 -54576 -7156 0
rnode "a_n56612_n7080.n4" 0 1242.58 -55174 -6786 0
rnode "a_n56612_n7080.t1" 0 397.411 -56612 -5990 0
resist "a_n56612_n7080.n3" "a_n56612_n7080.n2" 1.3068
resist "a_n56612_n7080.t1" "a_n56612_n7080.n0" 2.47158
resist "a_n56612_n7080.n0" "a_n56612_n7080.n1" 2.70674
resist "a_n56612_n7080.n0" "a_n56612_n7080.n4" 3.3948
resist "a_n56612_n7080.n4" "a_n56612_n7080.n3" 3.969
resist "a_n56612_n7080.n0" "a_n56612_n7080.t0" 6.02258
resist "a_n56612_n7080.n1" "a_n56612_n7080.t3" 39.8535
resist "a_n56612_n7080.n4" "a_n56612_n7080.t7" 51.5653
resist "a_n56612_n7080.n2" "a_n56612_n7080.t5" 55.8259
resist "a_n56612_n7080.n1" "a_n56612_n7080.t4" 70.3148
resist "a_n56612_n7080.n3" "a_n56612_n7080.t6" 82.6419
resist "a_n56612_n7080.n2" "a_n56612_n7080.t2" 82.7752
killnode "a_7352_10796#"
rnode "a_7352_10796.n0" 0 1620.12 7685 11506 0
rnode "a_7352_10796.t5" 0 58.7635 8924 12446 0
rnode "a_7352_10796.t4" 0 26.9426 8924 10952 0
rnode "a_7352_10796.n1" 0 285.443 8924 11536 0
rnode "a_7352_10796.t3" 0 473.406 11944 12446 0
rnode "a_7352_10796.t1" 0 140.55 11944 10952 0
rnode "a_7352_10796.n2" 0 1442.63 12300 10952 0
rnode "a_7352_10796.t2" 0 140.55 7352 10952 0
rnode "a_7352_10796.t0" 0 411.594 7352 12446 0
resist "a_7352_10796.n2" "a_7352_10796.t3" 4.52974
resist "a_7352_10796.t0" "a_7352_10796.n0" 4.53067
resist "a_7352_10796.n0" "a_7352_10796.n1" 5.7946
resist "a_7352_10796.n0" "a_7352_10796.n2" 8.89741
resist "a_7352_10796.n0" "a_7352_10796.t2" 10.605
resist "a_7352_10796.n2" "a_7352_10796.t1" 10.605
resist "a_7352_10796.n1" "a_7352_10796.t4" 44.0692
resist "a_7352_10796.n1" "a_7352_10796.t5" 75.0247
killnode "a_7388_n7080#"
rnode "a_7388_n7080.n0" 0 1293.27 7533 -6580 0
rnode "a_7388_n7080.t7" 0 38.174 8180 -6924 0
rnode "a_7388_n7080.t2" 0 90.0591 8180 -5990 0
rnode "a_7388_n7080.n1" 0 298.372 8180 -6478 0
rnode "a_7388_n7080.t0" 0 147.143 7388 -6924 0
rnode "a_7388_n7080.t3" 0 163.6 20044 -7156 0
rnode "a_7388_n7080.t6" 0 130.517 15492 -5662 0
rnode "a_7388_n7080.n2" 0 2298.06 14688 -6798 0
rnode "a_7388_n7080.t4" 0 128.166 14016 -5662 0
rnode "a_7388_n7080.n3" 0 1283.95 13236 -6798 0
rnode "a_7388_n7080.t5" 0 88.6965 9424 -7156 0
rnode "a_7388_n7080.n4" 0 1242.58 8826 -6786 0
rnode "a_7388_n7080.t1" 0 397.411 7388 -5990 0
resist "a_7388_n7080.n3" "a_7388_n7080.n2" 1.3068
resist "a_7388_n7080.t1" "a_7388_n7080.n0" 2.47158
resist "a_7388_n7080.n0" "a_7388_n7080.n1" 2.70674
resist "a_7388_n7080.n0" "a_7388_n7080.n4" 3.3948
resist "a_7388_n7080.n4" "a_7388_n7080.n3" 3.969
resist "a_7388_n7080.n0" "a_7388_n7080.t0" 6.02258
resist "a_7388_n7080.n1" "a_7388_n7080.t7" 39.8535
resist "a_7388_n7080.n4" "a_7388_n7080.t5" 51.5653
resist "a_7388_n7080.n2" "a_7388_n7080.t3" 55.8259
resist "a_7388_n7080.n1" "a_7388_n7080.t2" 70.3148
resist "a_7388_n7080.n3" "a_7388_n7080.t4" 82.6419
resist "a_7388_n7080.n2" "a_7388_n7080.t6" 82.7752
killnode "a_n4400_n28246#"
rnode "a_n4400_n28246.t1" 0 43.9024 -3840 -28090 0
rnode "a_n4400_n28246.t3" 0 43.7786 -4400 -28090 0
rnode "a_n4400_n28246.n0" 0 279.682 -4126 -28037 0
rnode "a_n4400_n28246.t2" 0 381.113 -2476 -26596 0
rnode "a_n4400_n28246.t4" 0 143.652 -2476 -28090 0
rnode "a_n4400_n28246.n1" 0 1075.22 -2842 -27450 0
rnode "a_n4400_n28246.n2" 0 542.16 -3535 -27398 0
rnode "a_n4400_n28246.t0" 0 490.49 -3784 -26596 0
resist "a_n4400_n28246.n0" "a_n4400_n28246.t3" 3.77774
resist "a_n4400_n28246.n0" "a_n4400_n28246.t1" 3.7816
resist "a_n4400_n28246.n1" "a_n4400_n28246.t2" 4.12428
resist "a_n4400_n28246.t0" "a_n4400_n28246.n2" 4.91198
resist "a_n4400_n28246.n2" "a_n4400_n28246.n0" 5.39524
resist "a_n4400_n28246.n2" "a_n4400_n28246.n1" 7.51274
resist "a_n4400_n28246.n1" "a_n4400_n28246.t4" 11.0084
killnode "a_n8256_n28014#"
rnode "a_n8256_n28014.t0" 0 198.092 -8256 -27858 0
rnode "a_n8256_n28014.t4" 0 150.3 -7040 -26596 0
rnode "a_n8256_n28014.t3" 0 111.361 -972 -28090 0
rnode "a_n8256_n28014.t5" 0 210.813 3580 -26596 0
rnode "a_n8256_n28014.n0" 0 2803.78 -1538 -27178 0
rnode "a_n8256_n28014.t2" 0 113.403 -2448 -28090 0
rnode "a_n8256_n28014.n1" 0 1568.11 -3068 -27128 0
rnode "a_n8256_n28014.n2" 0 1469.85 -7642 -27178 0
rnode "a_n8256_n28014.n3" 0 1466.32 -8090 -27128 0
rnode "a_n8256_n28014.t1" 0 407.979 -8256 -26924 0
resist "a_n8256_n28014.n1" "a_n8256_n28014.n0" 1.377
resist "a_n8256_n28014.t1" "a_n8256_n28014.n3" 2.21072
resist "a_n8256_n28014.n3" "a_n8256_n28014.n2" 2.66203
resist "a_n8256_n28014.n2" "a_n8256_n28014.n1" 4.1166
resist "a_n8256_n28014.n3" "a_n8256_n28014.t0" 6.28407
resist "a_n8256_n28014.n0" "a_n8256_n28014.t3" 51.8067
resist "a_n8256_n28014.n1" "a_n8256_n28014.t2" 51.8539
resist "a_n8256_n28014.n2" "a_n8256_n28014.t4" 82.4155
resist "a_n8256_n28014.n0" "a_n8256_n28014.t5" 86.4189
killnode "a_41362_n40380#"
rnode "a_41362_n40380.n0" 0 1316.78 41608 -39878 0
rnode "a_41362_n40380.t2" 0 34.6133 42084 -40224 0
rnode "a_41362_n40380.t6" 0 81.6588 42084 -39290 0
rnode "a_41362_n40380.n1" 0 227.963 42084 -39778 0
rnode "a_41362_n40380.t3" 0 148.973 46890 -38950 0
rnode "a_41362_n40380.t4" 0 126.568 44550 -38950 0
rnode "a_41362_n40380.n2" 0 2243.35 44016 -40936 0
rnode "a_41362_n40380.t5" 0 97.3897 43220 -40444 0
rnode "a_41362_n40380.n3" 0 1031.18 42448 -40936 0
rnode "a_41362_n40380.t0" 0 131.453 41362 -40224 0
rnode "a_41362_n40380.t1" 0 360.07 41362 -39290 0
resist "a_41362_n40380.n3" "a_41362_n40380.n2" 1.26
resist "a_41362_n40380.t1" "a_41362_n40380.n0" 2.52892
resist "a_41362_n40380.n0" "a_41362_n40380.n1" 2.56724
resist "a_41362_n40380.n0" "a_41362_n40380.n3" 3.42929
resist "a_41362_n40380.n0" "a_41362_n40380.t0" 5.96595
resist "a_41362_n40380.n1" "a_41362_n40380.t2" 39.8535
resist "a_41362_n40380.n3" "a_41362_n40380.t5" 52.2975
resist "a_41362_n40380.n1" "a_41362_n40380.t6" 70.3148
resist "a_41362_n40380.n2" "a_41362_n40380.t4" 83.1566
resist "a_41362_n40380.n2" "a_41362_n40380.t3" 84.984
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n0" 0 446.477 31405 -27402 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t11" 0 11.0008 54724 -2814 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t6" 0 25.9521 54724 -1880 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n1" 0 10631.2 54724 -2368 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t8" 0 11.0005 41334 -40224 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t5" 0 25.9521 41334 -39290 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n2" 0 913.582 41334 -39778 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t4" 0 186.086 37932 -26596 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t0" 0 69.7018 37932 -28090 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n3" 0 539.473 37566 -27450 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t3" 0 21.3019 30740 -28090 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t1" 0 21.2419 30180 -28090 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n4" 0 135.705 30454 -28037 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t2" 0 237.991 30796 -26596 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t10" 0 27.1182 31792 -26596 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t12" 0 12.598 31792 -28090 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n5" 0 90.5462 31792 -27358 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t7" 0 11.0005 34596 -27858 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t9" 0 25.9521 34596 -26924 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n6" 0 84.7244 34596 -27412 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n7" 0 309.223 34130 -27164 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n8" 0 246.711 35052 -27166 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n9" 0 1151.53 35052 -27166 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 0 12464 35002 -23664 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n8" 2.25
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n9" 2.60605
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n6" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n7" 2.97355
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n5" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t1" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t3" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t4" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t2" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n3" 5.1753
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n4" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t0" 11.0084
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n2" 16.1772
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t8" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t7" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t11" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t12" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t5" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t6" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t9" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t10" 74.8583
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.n1" 103.648
killnode "a_n43180_n28246#"
rnode "a_n43180_n28246.t1" 0 43.9697 -42620 -28090 0
rnode "a_n43180_n28246.t0" 0 43.8457 -43180 -28090 0
rnode "a_n43180_n28246.n0" 0 280.111 -42906 -28037 0
rnode "a_n43180_n28246.t4" 0 384.103 -41448 -26596 0
rnode "a_n43180_n28246.t3" 0 143.873 -41448 -28090 0
rnode "a_n43180_n28246.n1" 0 1078.14 -41814 -27450 0
rnode "a_n43180_n28246.n2" 0 534.715 -42315 -27398 0
rnode "a_n43180_n28246.t2" 0 491.242 -42564 -26596 0
resist "a_n43180_n28246.n0" "a_n43180_n28246.t0" 3.77774
resist "a_n43180_n28246.n0" "a_n43180_n28246.t1" 3.7816
resist "a_n43180_n28246.n1" "a_n43180_n28246.t4" 4.12428
resist "a_n43180_n28246.t2" "a_n43180_n28246.n2" 4.91198
resist "a_n43180_n28246.n2" "a_n43180_n28246.n0" 5.39524
resist "a_n43180_n28246.n2" "a_n43180_n28246.n1" 7.28438
resist "a_n43180_n28246.n1" "a_n43180_n28246.t3" 11.0084
killnode "a_n1938_n39340#"
rnode "a_n1938_n39340.t7" 0 84.9374 -478 -40444 0
rnode "a_n1938_n39340.t2" 0 243.512 54620 6786 0
rnode "a_n1938_n39340.t5" 0 116.338 56002 12542 0
rnode "a_n1938_n39340.t6" 0 125.67 54794 12576 0
rnode "a_n1938_n39340.n0" 0 985.571 55646 12542 0
rnode "a_n1938_n39340.t0" 0 81.7147 56002 11048 0
rnode "a_n1938_n39340.n1" 0 318.647 55636 11388 0
rnode "a_n1938_n39340.n2" 0 12082.8 55636 11388 0
rnode "a_n1938_n39340.t1" 0 6870.8 -29660 -64958 0
rnode "a_n1938_n39340.n3" 0 20158.5 -7170 -39750 0
rnode "a_n1938_n39340.t8" 0 226.761 -1808 -38950 0
rnode "a_n1938_n39340.t3" 0 84.9374 -1808 -40444 0
rnode "a_n1938_n39340.n4" 0 593.178 -2174 -39804 0
rnode "a_n1938_n39340.n5" 0 365.015 -2384 -39822 0
rnode "a_n1938_n39340.n6" 0 634.921 -844 -39804 0
rnode "a_n1938_n39340.t4" 0 226.731 -478 -38950 0
resist "a_n1938_n39340.n1" "a_n1938_n39340.n0" 1.37271
resist "a_n1938_n39340.n2" "a_n1938_n39340.n1" 2.25
resist "a_n1938_n39340.n5" "a_n1938_n39340.n4" 2.33368
resist "a_n1938_n39340.n0" "a_n1938_n39340.t5" 2.94156
resist "a_n1938_n39340.n0" "a_n1938_n39340.t6" 3.00122
resist "a_n1938_n39340.n4" "a_n1938_n39340.t8" 4.12428
resist "a_n1938_n39340.t4" "a_n1938_n39340.n6" 4.12562
resist "a_n1938_n39340.n6" "a_n1938_n39340.n5" 4.15864
resist "a_n1938_n39340.n5" "a_n1938_n39340.n3" 7.84012
resist "a_n1938_n39340.n1" "a_n1938_n39340.t0" 10.8177
resist "a_n1938_n39340.n6" "a_n1938_n39340.t7" 11.0084
resist "a_n1938_n39340.n4" "a_n1938_n39340.t3" 11.0084
resist "a_n1938_n39340.n2" "a_n1938_n39340.t2" 12.5326
resist "a_n1938_n39340.n3" "a_n1938_n39340.t1" 25.7096
resist "a_n1938_n39340.n3" "a_n1938_n39340.n2" 60.5752
killnode "a_74728_6688#"
rnode "a_74728_6688.n0" 0 1458.9 78386 7576 0
rnode "a_74728_6688.t0" 0 75.1686 79756 6844 0
rnode "a_74728_6688.t2" 0 75.3812 79196 6844 0
rnode "a_74728_6688.n1" 0 480.219 79482 6897 0
rnode "a_74728_6688.t6" 0 95.9633 78156 8338 0
rnode "a_74728_6688.t5" 0 44.5805 78156 6844 0
rnode "a_74728_6688.t4" 0 658.513 74728 8338 0
rnode "a_74728_6688.t3" 0 246.654 74728 6844 0
rnode "a_74728_6688.n2" 0 2449.52 75094 7484 0
rnode "a_74728_6688.n3" 0 872.815 78891 7536 0
rnode "a_74728_6688.t1" 0 842.287 79140 8338 0
resist "a_74728_6688.n3" "a_74728_6688.n0" 1.83091
resist "a_74728_6688.n1" "a_74728_6688.t0" 3.77774
resist "a_74728_6688.n1" "a_74728_6688.t2" 3.7816
resist "a_74728_6688.n2" "a_74728_6688.t4" 4.12411
resist "a_74728_6688.t1" "a_74728_6688.n3" 4.91231
resist "a_74728_6688.n3" "a_74728_6688.n1" 5.39524
resist "a_74728_6688.n2" "a_74728_6688.t3" 11.0084
resist "a_74728_6688.n0" "a_74728_6688.n2" 14.5237
resist "a_74728_6688.n0" "a_74728_6688.t5" 44.2357
resist "a_74728_6688.n0" "a_74728_6688.t6" 74.8583
killnode "a_69990_7948#"
rnode "a_69990_7948.t3" 0 195.421 74672 8338 0
rnode "a_69990_7948.t0" 0 74.3421 74672 6844 0
rnode "a_69990_7948.n0" 0 548.732 74316 7484 0
rnode "a_69990_7948.t5" 0 28.5603 72960 8338 0
rnode "a_69990_7948.t4" 0 13.0947 72960 6844 0
rnode "a_69990_7948.n1" 0 140.216 72960 7428 0
rnode "a_69990_7948.n2" 0 351.631 74106 7388 0
rnode "a_69990_7948.t2" 0 68.3103 70120 6844 0
rnode "a_69990_7948.n3" 0 749.645 69764 6844 0
rnode "a_69990_7948.t1" 0 230.047 70120 8338 0
resist "a_69990_7948.n0" "a_69990_7948.t3" 4.12428
resist "a_69990_7948.t1" "a_69990_7948.n3" 4.53126
resist "a_69990_7948.n2" "a_69990_7948.n0" 4.64748
resist "a_69990_7948.n2" "a_69990_7948.n1" 5.81291
resist "a_69990_7948.n3" "a_69990_7948.n2" 9.81726
resist "a_69990_7948.n3" "a_69990_7948.t2" 10.605
resist "a_69990_7948.n0" "a_69990_7948.t0" 11.0107
resist "a_69990_7948.n1" "a_69990_7948.t4" 44.0692
resist "a_69990_7948.n1" "a_69990_7948.t5" 75.0247
killnode "a_70108_7056#"
rnode "a_70108_7056.n0" 0 1292.92 82659 7420 0
rnode "a_70108_7056.t7" 0 38.1749 82012 7076 0
rnode "a_70108_7056.t6" 0 90.0591 82012 8010 0
rnode "a_70108_7056.n1" 0 298.371 82012 7522 0
rnode "a_70108_7056.t0" 0 147.144 82804 7076 0
rnode "a_70108_7056.t4" 0 163.6 70148 6844 0
rnode "a_70108_7056.t2" 0 130.517 74700 8338 0
rnode "a_70108_7056.n2" 0 2298.06 75504 7202 0
rnode "a_70108_7056.t5" 0 128.165 76176 8338 0
rnode "a_70108_7056.n3" 0 1283.95 76956 7202 0
rnode "a_70108_7056.t3" 0 88.6943 80768 6844 0
rnode "a_70108_7056.n4" 0 1242.58 81366 7214 0
rnode "a_70108_7056.t1" 0 397.759 82804 8010 0
resist "a_70108_7056.n3" "a_70108_7056.n2" 1.3068
resist "a_70108_7056.t1" "a_70108_7056.n0" 2.47138
resist "a_70108_7056.n0" "a_70108_7056.n1" 2.70674
resist "a_70108_7056.n0" "a_70108_7056.n4" 3.3948
resist "a_70108_7056.n4" "a_70108_7056.n3" 3.969
resist "a_70108_7056.n0" "a_70108_7056.t0" 6.02258
resist "a_70108_7056.n1" "a_70108_7056.t7" 39.8543
resist "a_70108_7056.n4" "a_70108_7056.t3" 51.5643
resist "a_70108_7056.n2" "a_70108_7056.t4" 55.8249
resist "a_70108_7056.n1" "a_70108_7056.t6" 70.3148
resist "a_70108_7056.n3" "a_70108_7056.t5" 82.6409
resist "a_70108_7056.n2" "a_70108_7056.t2" 82.7752
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n0" 0 1548.81 -87571 7532 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t6" 0 94.0786 -88064 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t5" 0 43.705 -88064 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n1" 0 314.123 -88064 7576 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t2" 0 73.6923 -86452 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t0" 0 73.9007 -87012 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n2" 0 470.788 -86726 6897 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t1" 0 825.745 -87068 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t4" 0 38.1638 -90868 7076 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t3" 0 90.033 -90868 8010 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n3" 0 293.925 -90868 7522 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n4" 0 1064.47 -90402 7770 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 0 2168.56 -91178 7762 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t0" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t1" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t4" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t5" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t3" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t6" 74.8583
killnode "a_n18638_n40380#"
rnode "a_n18638_n40380.n0" 0 1316.78 -18392 -39878 0
rnode "a_n18638_n40380.t3" 0 34.6133 -17916 -40224 0
rnode "a_n18638_n40380.t6" 0 81.6588 -17916 -39290 0
rnode "a_n18638_n40380.n1" 0 227.963 -17916 -39778 0
rnode "a_n18638_n40380.t5" 0 148.973 -13110 -38950 0
rnode "a_n18638_n40380.t4" 0 126.568 -15450 -38950 0
rnode "a_n18638_n40380.n2" 0 2243.35 -15984 -40936 0
rnode "a_n18638_n40380.t2" 0 97.3897 -16780 -40444 0
rnode "a_n18638_n40380.n3" 0 1031.18 -17552 -40936 0
rnode "a_n18638_n40380.t0" 0 131.453 -18638 -40224 0
rnode "a_n18638_n40380.t1" 0 360.07 -18638 -39290 0
resist "a_n18638_n40380.n3" "a_n18638_n40380.n2" 1.26
resist "a_n18638_n40380.t1" "a_n18638_n40380.n0" 2.52892
resist "a_n18638_n40380.n0" "a_n18638_n40380.n1" 2.56724
resist "a_n18638_n40380.n0" "a_n18638_n40380.n3" 3.42929
resist "a_n18638_n40380.n0" "a_n18638_n40380.t0" 5.96595
resist "a_n18638_n40380.n1" "a_n18638_n40380.t3" 39.8535
resist "a_n18638_n40380.n3" "a_n18638_n40380.t2" 52.2975
resist "a_n18638_n40380.n1" "a_n18638_n40380.t6" 70.3148
resist "a_n18638_n40380.n2" "a_n18638_n40380.t4" 83.1566
resist "a_n18638_n40380.n2" "a_n18638_n40380.t5" 84.984
killnode "a_n49400_n28246#"
rnode "a_n49400_n28246.t1" 0 43.9024 -48840 -28090 0
rnode "a_n49400_n28246.t4" 0 43.7786 -49400 -28090 0
rnode "a_n49400_n28246.n0" 0 279.682 -49126 -28037 0
rnode "a_n49400_n28246.t2" 0 381.113 -47476 -26596 0
rnode "a_n49400_n28246.t3" 0 143.652 -47476 -28090 0
rnode "a_n49400_n28246.n1" 0 1075.22 -47842 -27450 0
rnode "a_n49400_n28246.n2" 0 542.16 -48535 -27398 0
rnode "a_n49400_n28246.t0" 0 490.49 -48784 -26596 0
resist "a_n49400_n28246.n0" "a_n49400_n28246.t4" 3.77774
resist "a_n49400_n28246.n0" "a_n49400_n28246.t1" 3.7816
resist "a_n49400_n28246.n1" "a_n49400_n28246.t2" 4.12428
resist "a_n49400_n28246.t0" "a_n49400_n28246.n2" 4.91198
resist "a_n49400_n28246.n2" "a_n49400_n28246.n0" 5.39524
resist "a_n49400_n28246.n2" "a_n49400_n28246.n1" 7.51274
resist "a_n49400_n28246.n1" "a_n49400_n28246.t3" 11.0084
killnode "a_40336_10796#"
rnode "a_40336_10796.n0" 0 1458.9 41635 11644 0
rnode "a_40336_10796.t0" 0 246.654 45364 10952 0
rnode "a_40336_10796.t6" 0 95.9633 41936 12446 0
rnode "a_40336_10796.t5" 0 44.5805 41936 10952 0
rnode "a_40336_10796.t3" 0 75.3812 40896 10952 0
rnode "a_40336_10796.t1" 0 75.1686 40336 10952 0
rnode "a_40336_10796.n1" 0 480.219 40610 11005 0
rnode "a_40336_10796.t4" 0 842.18 40952 12446 0
rnode "a_40336_10796.n2" 0 872.922 41095 11644 0
rnode "a_40336_10796.n3" 0 2449.62 44998 11592 0
rnode "a_40336_10796.t2" 0 658.416 45364 12446 0
resist "a_40336_10796.n0" "a_40336_10796.n2" 1.83091
resist "a_40336_10796.n1" "a_40336_10796.t1" 3.77774
resist "a_40336_10796.n1" "a_40336_10796.t3" 3.7816
resist "a_40336_10796.t2" "a_40336_10796.n3" 4.12562
resist "a_40336_10796.n2" "a_40336_10796.t4" 4.91198
resist "a_40336_10796.n2" "a_40336_10796.n1" 5.39524
resist "a_40336_10796.n3" "a_40336_10796.t0" 11.0084
resist "a_40336_10796.n3" "a_40336_10796.n0" 14.5237
resist "a_40336_10796.n0" "a_40336_10796.t5" 44.2357
resist "a_40336_10796.n0" "a_40336_10796.t6" 74.8583
killnode "a_38972_n28246#"
rnode "a_38972_n28246.n0" 0 1458.9 40271 -27398 0
rnode "a_38972_n28246.t2" 0 246.654 44000 -28090 0
rnode "a_38972_n28246.t5" 0 95.9633 40572 -26596 0
rnode "a_38972_n28246.t6" 0 44.5805 40572 -28090 0
rnode "a_38972_n28246.t3" 0 75.3812 39532 -28090 0
rnode "a_38972_n28246.t1" 0 75.1686 38972 -28090 0
rnode "a_38972_n28246.n1" 0 480.219 39246 -28037 0
rnode "a_38972_n28246.t4" 0 842.18 39588 -26596 0
rnode "a_38972_n28246.n2" 0 872.922 39731 -27398 0
rnode "a_38972_n28246.n3" 0 2449.62 43634 -27450 0
rnode "a_38972_n28246.t0" 0 658.416 44000 -26596 0
resist "a_38972_n28246.n0" "a_38972_n28246.n2" 1.83091
resist "a_38972_n28246.n1" "a_38972_n28246.t1" 3.77774
resist "a_38972_n28246.n1" "a_38972_n28246.t3" 3.7816
resist "a_38972_n28246.t0" "a_38972_n28246.n3" 4.12562
resist "a_38972_n28246.n2" "a_38972_n28246.t4" 4.91198
resist "a_38972_n28246.n2" "a_38972_n28246.n1" 5.39524
resist "a_38972_n28246.n3" "a_38972_n28246.t2" 11.0084
resist "a_38972_n28246.n3" "a_38972_n28246.n0" 14.5237
resist "a_38972_n28246.n0" "a_38972_n28246.t6" 44.2357
resist "a_38972_n28246.n0" "a_38972_n28246.t5" 74.8583
killnode "a_37988_n28246#"
rnode "a_37988_n28246.n0" 0 1620.08 38321 -27536 0
rnode "a_37988_n28246.t4" 0 58.7635 39560 -26596 0
rnode "a_37988_n28246.t5" 0 26.9426 39560 -28090 0
rnode "a_37988_n28246.n1" 0 285.443 39560 -27506 0
rnode "a_37988_n28246.t3" 0 411.632 37988 -26596 0
rnode "a_37988_n28246.t0" 0 140.55 37988 -28090 0
rnode "a_37988_n28246.t2" 0 140.55 42580 -28090 0
rnode "a_37988_n28246.n2" 0 1442.68 42936 -28090 0
rnode "a_37988_n28246.t1" 0 473.359 42580 -26596 0
resist "a_37988_n28246.n0" "a_37988_n28246.t3" 4.52974
resist "a_37988_n28246.t1" "a_37988_n28246.n2" 4.53067
resist "a_37988_n28246.n0" "a_37988_n28246.n1" 5.7946
resist "a_37988_n28246.n2" "a_37988_n28246.n0" 8.89741
resist "a_37988_n28246.n0" "a_37988_n28246.t0" 10.605
resist "a_37988_n28246.n2" "a_37988_n28246.t2" 10.605
resist "a_37988_n28246.n1" "a_37988_n28246.t5" 44.0692
resist "a_37988_n28246.n1" "a_37988_n28246.t4" 75.0247
killnode "a_6108_11028#"
rnode "a_6108_11028.t0" 0 198.092 6108 11184 0
rnode "a_6108_11028.t4" 0 150.3 7324 12446 0
rnode "a_6108_11028.t3" 0 111.361 13392 10952 0
rnode "a_6108_11028.t5" 0 210.813 17944 12446 0
rnode "a_6108_11028.n0" 0 2803.78 12826 11864 0
rnode "a_6108_11028.t2" 0 113.403 11916 10952 0
rnode "a_6108_11028.n1" 0 1568.11 11296 11914 0
rnode "a_6108_11028.n2" 0 1469.85 6722 11864 0
rnode "a_6108_11028.n3" 0 1466.32 6274 11914 0
rnode "a_6108_11028.t1" 0 407.979 6108 12118 0
resist "a_6108_11028.n1" "a_6108_11028.n0" 1.377
resist "a_6108_11028.t1" "a_6108_11028.n3" 2.21072
resist "a_6108_11028.n3" "a_6108_11028.n2" 2.66203
resist "a_6108_11028.n2" "a_6108_11028.n1" 4.1166
resist "a_6108_11028.n3" "a_6108_11028.t0" 6.28407
resist "a_6108_11028.n0" "a_6108_11028.t3" 51.8067
resist "a_6108_11028.n1" "a_6108_11028.t2" 51.8539
resist "a_6108_11028.n2" "a_6108_11028.t4" 82.4155
resist "a_6108_11028.n0" "a_6108_11028.t5" 86.4189
killnode "a_5288_11028#"
rnode "a_5288_11028.n0" 0 1293.27 5433 11528 0
rnode "a_5288_11028.t4" 0 38.174 6080 11184 0
rnode "a_5288_11028.t2" 0 90.0591 6080 12118 0
rnode "a_5288_11028.n1" 0 298.372 6080 11630 0
rnode "a_5288_11028.t0" 0 147.143 5288 11184 0
rnode "a_5288_11028.t3" 0 163.6 17944 10952 0
rnode "a_5288_11028.t6" 0 130.517 13392 12446 0
rnode "a_5288_11028.n2" 0 2298.06 12588 11310 0
rnode "a_5288_11028.t5" 0 128.166 11916 12446 0
rnode "a_5288_11028.n3" 0 1283.95 11136 11310 0
rnode "a_5288_11028.t7" 0 88.6965 7324 10952 0
rnode "a_5288_11028.n4" 0 1242.58 6726 11322 0
rnode "a_5288_11028.t1" 0 397.411 5288 12118 0
resist "a_5288_11028.n3" "a_5288_11028.n2" 1.3068
resist "a_5288_11028.t1" "a_5288_11028.n0" 2.47158
resist "a_5288_11028.n0" "a_5288_11028.n1" 2.70674
resist "a_5288_11028.n0" "a_5288_11028.n4" 3.3948
resist "a_5288_11028.n4" "a_5288_11028.n3" 3.969
resist "a_5288_11028.n0" "a_5288_11028.t0" 6.02258
resist "a_5288_11028.n1" "a_5288_11028.t4" 39.8535
resist "a_5288_11028.n4" "a_5288_11028.t7" 51.5653
resist "a_5288_11028.n2" "a_5288_11028.t3" 55.8259
resist "a_5288_11028.n1" "a_5288_11028.t2" 70.3148
resist "a_5288_11028.n3" "a_5288_11028.t5" 82.6419
resist "a_5288_11028.n2" "a_5288_11028.t6" 82.7752
killnode "a_3398_n1950#"
rnode "a_3398_n1950.t0" 0 184.78 5952 -1424 0
rnode "a_3398_n1950.t1" 0 131.493 4744 -2952 0
rnode "a_3398_n1950.t3" 0 244.385 3508 -1424 0
rnode "a_3398_n1950.n0" 0 779.228 5040 -1984 0
rnode "a_3398_n1950.n1" 0 1389.05 5100 -1458 0
rnode "a_3398_n1950.t2" 0 171.066 4744 -1458 0
resist "a_3398_n1950.n1" "a_3398_n1950.n0" 0.976237
resist "a_3398_n1950.t2" "a_3398_n1950.n1" 2.94231
resist "a_3398_n1950.n1" "a_3398_n1950.t0" 3.00139
resist "a_3398_n1950.n0" "a_3398_n1950.t1" 11.2152
resist "a_3398_n1950.n0" "a_3398_n1950.t3" 28.6629
killnode "a_2122_n2740#"
rnode "a_2122_n2740.n0" 0 8274.6 5416 -4450 0
rnode "a_2122_n2740.n1" 0 4397.94 22450 -2464 0
rnode "a_2122_n2740.t7" 0 30.514 21832 -2814 0
rnode "a_2122_n2740.t3" 0 71.986 21832 -1880 0
rnode "a_2122_n2740.n2" 0 235.314 21832 -2368 0
rnode "a_2122_n2740.t4" 0 125.18 2162 -2952 0
rnode "a_2122_n2740.t2" 0 98.4099 4716 -1458 0
rnode "a_2122_n2740.t5" 0 97.4381 4716 -5700 0
rnode "a_2122_n2740.n3" 0 2564.72 5416 -4450 0
rnode "a_2122_n2740.t6" 0 270.804 5864 -7194 0
rnode "a_2122_n2740.t0" 0 115.882 22696 -2814 0
rnode "a_2122_n2740.t1" 0 317.217 22696 -1880 0
resist "a_2122_n2740.n0" "a_2122_n2740.n3" 1.30827
resist "a_2122_n2740.t1" "a_2122_n2740.n1" 2.52872
resist "a_2122_n2740.n1" "a_2122_n2740.n2" 2.6984
resist "a_2122_n2740.n1" "a_2122_n2740.t0" 5.96595
resist "a_2122_n2740.n1" "a_2122_n2740.n0" 9.8143
resist "a_2122_n2740.n0" "a_2122_n2740.t6" 16.7879
resist "a_2122_n2740.n2" "a_2122_n2740.t7" 39.8543
resist "a_2122_n2740.n0" "a_2122_n2740.t4" 54.8871
resist "a_2122_n2740.n2" "a_2122_n2740.t3" 70.3148
resist "a_2122_n2740.n3" "a_2122_n2740.t5" 80.9464
resist "a_2122_n2740.n3" "a_2122_n2740.t2" 81.0078
killnode "a_15520_n7312#"
rnode "a_15520_n7312.t2" 0 74.3421 15520 -7156 0
rnode "a_15520_n7312.t3" 0 230.085 20072 -5662 0
rnode "a_15520_n7312.t0" 0 68.3103 20072 -7156 0
rnode "a_15520_n7312.n0" 0 749.607 20428 -7156 0
rnode "a_15520_n7312.t4" 0 28.5603 17232 -5662 0
rnode "a_15520_n7312.t5" 0 13.0947 17232 -7156 0
rnode "a_15520_n7312.n1" 0 140.208 17232 -6572 0
rnode "a_15520_n7312.n2" 0 351.639 16086 -6612 0
rnode "a_15520_n7312.n3" 0 548.746 15876 -6516 0
rnode "a_15520_n7312.t1" 0 195.407 15520 -5662 0
resist "a_15520_n7312.t1" "a_15520_n7312.n3" 4.12504
resist "a_15520_n7312.n0" "a_15520_n7312.t3" 4.52974
resist "a_15520_n7312.n3" "a_15520_n7312.n2" 4.64748
resist "a_15520_n7312.n2" "a_15520_n7312.n1" 5.81391
resist "a_15520_n7312.n2" "a_15520_n7312.n0" 9.81726
resist "a_15520_n7312.n0" "a_15520_n7312.t0" 10.605
resist "a_15520_n7312.n3" "a_15520_n7312.t2" 11.0107
resist "a_15520_n7312.n1" "a_15520_n7312.t5" 44.0692
resist "a_15520_n7312.n1" "a_15520_n7312.t4" 75.0247
killnode "a_10436_n7312#"
rnode "a_10436_n7312.n0" 0 1458.9 11735 -6464 0
rnode "a_10436_n7312.t1" 0 75.3812 10996 -7156 0
rnode "a_10436_n7312.t2" 0 75.1686 10436 -7156 0
rnode "a_10436_n7312.n1" 0 480.219 10710 -7103 0
rnode "a_10436_n7312.t5" 0 95.9633 12036 -5662 0
rnode "a_10436_n7312.t6" 0 44.5805 12036 -7156 0
rnode "a_10436_n7312.t3" 0 658.502 15464 -5662 0
rnode "a_10436_n7312.t4" 0 246.654 15464 -7156 0
rnode "a_10436_n7312.n2" 0 2449.53 15098 -6516 0
rnode "a_10436_n7312.n3" 0 872.922 11301 -6464 0
rnode "a_10436_n7312.t0" 0 842.18 11052 -5662 0
resist "a_10436_n7312.n3" "a_10436_n7312.n0" 1.83091
resist "a_10436_n7312.n1" "a_10436_n7312.t2" 3.77774
resist "a_10436_n7312.n1" "a_10436_n7312.t1" 3.7816
resist "a_10436_n7312.n2" "a_10436_n7312.t3" 4.12428
resist "a_10436_n7312.t0" "a_10436_n7312.n3" 4.91198
resist "a_10436_n7312.n3" "a_10436_n7312.n1" 5.39524
resist "a_10436_n7312.n2" "a_10436_n7312.t4" 11.0084
resist "a_10436_n7312.n0" "a_10436_n7312.n2" 14.5237
resist "a_10436_n7312.n0" "a_10436_n7312.t6" 44.2357
resist "a_10436_n7312.n0" "a_10436_n7312.t5" 74.8583
killnode "a_8208_n7080#"
rnode "a_8208_n7080.t1" 0 198.092 8208 -6924 0
rnode "a_8208_n7080.t4" 0 150.3 9424 -5662 0
rnode "a_8208_n7080.t2" 0 111.361 15492 -7156 0
rnode "a_8208_n7080.t3" 0 210.813 20044 -5662 0
rnode "a_8208_n7080.n0" 0 2803.78 14926 -6244 0
rnode "a_8208_n7080.t5" 0 113.403 14016 -7156 0
rnode "a_8208_n7080.n1" 0 1568.11 13396 -6194 0
rnode "a_8208_n7080.n2" 0 1469.85 8822 -6244 0
rnode "a_8208_n7080.n3" 0 1466.32 8374 -6194 0
rnode "a_8208_n7080.t0" 0 407.979 8208 -5990 0
resist "a_8208_n7080.n1" "a_8208_n7080.n0" 1.377
resist "a_8208_n7080.t0" "a_8208_n7080.n3" 2.21072
resist "a_8208_n7080.n3" "a_8208_n7080.n2" 2.66203
resist "a_8208_n7080.n2" "a_8208_n7080.n1" 4.1166
resist "a_8208_n7080.n3" "a_8208_n7080.t1" 6.28407
resist "a_8208_n7080.n0" "a_8208_n7080.t2" 51.8067
resist "a_8208_n7080.n1" "a_8208_n7080.t5" 51.8539
resist "a_8208_n7080.n2" "a_8208_n7080.t4" 82.4155
resist "a_8208_n7080.n0" "a_8208_n7080.t3" 86.4189
killnode "a_58248_n40600#"
rnode "a_58248_n40600.t4" 0 30.4489 58248 -40444 0
rnode "a_58248_n40600.t1" 0 203.226 45200 -67818 0
rnode "a_58248_n40600.t0" 0 186.407 45200 -66138 0
rnode "a_58248_n40600.n0" 0 1822.74 45366 -66148 0
rnode "a_58248_n40600.t5" 0 81.3594 61918 -38950 0
rnode "a_58248_n40600.t2" 0 30.6701 61918 -40444 0
rnode "a_58248_n40600.n1" 0 213.759 62274 -39804 0
rnode "a_58248_n40600.n2" 0 2388.06 62426 -39959 0
rnode "a_58248_n40600.n3" 0 260.835 58604 -39857 0
rnode "a_58248_n40600.t3" 0 82.4916 58248 -38950 0
resist "a_58248_n40600.n0" "a_58248_n40600.t0" 2.30807
resist "a_58248_n40600.n2" "a_58248_n40600.n1" 2.37062
resist "a_58248_n40600.n0" "a_58248_n40600.t1" 3.72938
resist "a_58248_n40600.n1" "a_58248_n40600.t5" 4.12411
resist "a_58248_n40600.t3" "a_58248_n40600.n3" 4.15863
resist "a_58248_n40600.n3" "a_58248_n40600.n2" 5.26559
resist "a_58248_n40600.n3" "a_58248_n40600.t4" 10.9771
resist "a_58248_n40600.n1" "a_58248_n40600.t2" 11.0107
resist "a_58248_n40600.n2" "a_58248_n40600.n0" 24.5813
killnode "a_12789_n61114#"
rnode "a_12789_n61114.t2" 0 157.041 13389 -60724 0
rnode "a_12789_n61114.n0" 0 88.7332 13567 -61370 0
rnode "a_12789_n61114.t0" 0 288.771 14217 -60724 0
rnode "a_12789_n61114.t5" 0 157.041 14161 -61898 0
rnode "a_12789_n61114.t4" 0 157.041 13803 -61898 0
rnode "a_12789_n61114.n1" 0 606.916 13887 -61898 0
rnode "a_12789_n61114.n2" 0 179.402 13981 -61450 0
rnode "a_12789_n61114.n3" 0 326.67 14301 -61172 0
rnode "a_12789_n61114.t1" 0 288.771 12919 -60724 0
rnode "a_12789_n61114.t7" 0 157.041 13333 -61898 0
rnode "a_12789_n61114.t6" 0 157.041 12975 -61898 0
rnode "a_12789_n61114.n4" 0 606.916 13059 -61898 0
rnode "a_12789_n61114.n5" 0 179.214 13155 -61450 0
rnode "a_12789_n61114.n6" 0 326.482 12835 -61172 0
rnode "a_12789_n61114.n7" 0 254.867 13567 -61172 0
rnode "a_12789_n61114.n8" 0 611.014 13663 -60724 0
rnode "a_12789_n61114.t3" 0 157.041 13747 -60724 0
resist "a_12789_n61114.n7" "a_12789_n61114.n0" 0.13275
resist "a_12789_n61114.n5" "a_12789_n61114.n0" 0.4635
resist "a_12789_n61114.n2" "a_12789_n61114.n0" 0.46575
resist "a_12789_n61114.n6" "a_12789_n61114.n5" 0.49275
resist "a_12789_n61114.n3" "a_12789_n61114.n2" 0.49275
resist "a_12789_n61114.n7" "a_12789_n61114.n6" 0.8235
resist "a_12789_n61114.n7" "a_12789_n61114.n3" 0.82575
resist "a_12789_n61114.t3" "a_12789_n61114.n8" 1.4967
resist "a_12789_n61114.n1" "a_12789_n61114.t5" 1.4967
resist "a_12789_n61114.n1" "a_12789_n61114.t4" 1.4967
resist "a_12789_n61114.n4" "a_12789_n61114.t7" 1.4967
resist "a_12789_n61114.n4" "a_12789_n61114.t6" 1.4967
resist "a_12789_n61114.n8" "a_12789_n61114.t2" 1.4967
resist "a_12789_n61114.n2" "a_12789_n61114.n1" 1.92505
resist "a_12789_n61114.n5" "a_12789_n61114.n4" 1.92505
resist "a_12789_n61114.n8" "a_12789_n61114.n7" 1.99962
resist "a_12789_n61114.n6" "a_12789_n61114.t1" 3.52359
resist "a_12789_n61114.n3" "a_12789_n61114.t0" 3.52359
killnode "a_12909_n61250#"
rnode "a_12909_n61250.n0" 0 475.47 13775 -61212 0
rnode "a_12909_n61250.n1" 0 996.188 12947 -61212 0
rnode "a_12909_n61250.n2" 0 165.686 12947 -61212 0
rnode "a_12909_n61250.t11" 0 70.1827 17836 -63031 0
rnode "a_12909_n61250.t12" 0 165.573 17836 -62097 0
rnode "a_12909_n61250.n3" 0 656.769 17836 -62585 0
rnode "a_12909_n61250.t1" 0 1227.57 14566 -63440 0
rnode "a_12909_n61250.n4" 0 1601.49 15831 -63086 0
rnode "a_12909_n61250.t0" 0 412.263 15900 -63166 0
rnode "a_12909_n61250.n5" 0 430.267 15900 -63086 0
rnode "a_12909_n61250.t5" 0 326.39 15694 -61898 0
rnode "a_12909_n61250.t4" 0 326.39 15336 -61898 0
rnode "a_12909_n61250.n6" 0 1269.8 15420 -61898 0
rnode "a_12909_n61250.t9" 0 386.073 14566 -63196 0
rnode "a_12909_n61250.n7" 0 2328.32 14453 -60796 0
rnode "a_12909_n61250.n8" 0 313.745 14189 -61212 0
rnode "a_12909_n61250.t10" 0 150.622 14189 -60724 0
rnode "a_12909_n61250.n9" 0 301.785 14189 -60236 0
rnode "a_12909_n61250.t6" 0 150.622 13775 -60724 0
rnode "a_12909_n61250.n10" 0 237.735 13775 -60236 0
rnode "a_12909_n61250.n11" 0 458.745 13361 -60236 0
rnode "a_12909_n61250.t7" 0 150.622 13361 -60724 0
rnode "a_12909_n61250.t8" 0 150.622 12947 -60724 0
rnode "a_12909_n61250.t3" 0 421.828 14866 -61898 0
rnode "a_12909_n61250.n12" 0 1255.42 14782 -61898 0
rnode "a_12909_n61250.n13" 0 538.73 15514 -62346 0
rnode "a_12909_n61250.n14" 0 636.289 15934 -62426 0
rnode "a_12909_n61250.t2" 0 494.787 16164 -61898 0
resist "a_12909_n61250.n8" "a_12909_n61250.n0" 0.9315
resist "a_12909_n61250.n11" "a_12909_n61250.n2" 1.08702
resist "a_12909_n61250.n11" "a_12909_n61250.n10" 0.46575
resist "a_12909_n61250.n10" "a_12909_n61250.n9" 0.46575
resist "a_12909_n61250.n14" "a_12909_n61250.n13" 0.4725
resist "a_12909_n61250.n9" "a_12909_n61250.n7" 0.763922
resist "a_12909_n61250.n14" "a_12909_n61250.n5" 0.772739
resist "a_12909_n61250.n1" "a_12909_n61250.n0" 0.814969
resist "a_12909_n61250.n8" "a_12909_n61250.n7" 0.834051
resist "a_12909_n61250.n1" "a_12909_n61250.n2" 0.621267
resist "a_12909_n61250.n13" "a_12909_n61250.n12" 1.32451
resist "a_12909_n61250.n6" "a_12909_n61250.t5" 1.4967
resist "a_12909_n61250.n6" "a_12909_n61250.t4" 1.4967
resist "a_12909_n61250.n5" "a_12909_n61250.n4" 1.53973
resist "a_12909_n61250.n13" "a_12909_n61250.n6" 2.00062
resist "a_12909_n61250.n12" "a_12909_n61250.t3" 3.02299
resist "a_12909_n61250.n5" "a_12909_n61250.t0" 3.40217
resist "a_12909_n61250.t2" "a_12909_n61250.n14" 3.87684
resist "a_12909_n61250.n4" "a_12909_n61250.t1" 5.73319
resist "a_12909_n61250.n4" "a_12909_n61250.n3" 7.50779
resist "a_12909_n61250.n12" "a_12909_n61250.n1" 9.13955
resist "a_12909_n61250.n3" "a_12909_n61250.t11" 39.8535
resist "a_12909_n61250.n7" "a_12909_n61250.t9" 57.137
resist "a_12909_n61250.n9" "a_12909_n61250.t10" 70.3107
resist "a_12909_n61250.t10" "a_12909_n61250.n8" 70.3107
resist "a_12909_n61250.n10" "a_12909_n61250.t6" 70.3107
resist "a_12909_n61250.t6" "a_12909_n61250.n0" 70.3107
resist "a_12909_n61250.t7" "a_12909_n61250.n11" 70.3107
resist "a_12909_n61250.n0" "a_12909_n61250.t7" 70.3107
resist "a_12909_n61250.n2" "a_12909_n61250.t8" 34.8455
resist "a_12909_n61250.n3" "a_12909_n61250.t12" 70.3148
killnode "a_48184_10796#"
rnode "a_48184_10796.t4" 0 143.873 49916 10952 0
rnode "a_48184_10796.t1" 0 43.9697 48744 10952 0
rnode "a_48184_10796.t3" 0 43.8457 48184 10952 0
rnode "a_48184_10796.n0" 0 280.111 48458 11005 0
rnode "a_48184_10796.t2" 0 491.242 48800 12446 0
rnode "a_48184_10796.n1" 0 534.715 48943 11644 0
rnode "a_48184_10796.n2" 0 1078.19 49550 11592 0
rnode "a_48184_10796.t0" 0 384.053 49916 12446 0
resist "a_48184_10796.n0" "a_48184_10796.t3" 3.77774
resist "a_48184_10796.n0" "a_48184_10796.t1" 3.7816
resist "a_48184_10796.t0" "a_48184_10796.n2" 4.12562
resist "a_48184_10796.n1" "a_48184_10796.t2" 4.91198
resist "a_48184_10796.n1" "a_48184_10796.n0" 5.39524
resist "a_48184_10796.n2" "a_48184_10796.n1" 7.28438
resist "a_48184_10796.n2" "a_48184_10796.t4" 11.0084
killnode "a_38108_11028#"
rnode "a_38108_11028.t0" 0 198.092 38108 11184 0
rnode "a_38108_11028.t3" 0 150.3 39324 12446 0
rnode "a_38108_11028.t5" 0 111.361 45392 10952 0
rnode "a_38108_11028.t2" 0 210.813 49944 12446 0
rnode "a_38108_11028.n0" 0 2803.78 44826 11864 0
rnode "a_38108_11028.t4" 0 113.403 43916 10952 0
rnode "a_38108_11028.n1" 0 1568.11 43296 11914 0
rnode "a_38108_11028.n2" 0 1469.85 38722 11864 0
rnode "a_38108_11028.n3" 0 1466.32 38274 11914 0
rnode "a_38108_11028.t1" 0 407.979 38108 12118 0
resist "a_38108_11028.n1" "a_38108_11028.n0" 1.377
resist "a_38108_11028.t1" "a_38108_11028.n3" 2.21072
resist "a_38108_11028.n3" "a_38108_11028.n2" 2.66203
resist "a_38108_11028.n2" "a_38108_11028.n1" 4.1166
resist "a_38108_11028.n3" "a_38108_11028.t0" 6.28407
resist "a_38108_11028.n0" "a_38108_11028.t5" 51.8067
resist "a_38108_11028.n1" "a_38108_11028.t4" 51.8539
resist "a_38108_11028.n2" "a_38108_11028.t3" 82.4155
resist "a_38108_11028.n0" "a_38108_11028.t2" 86.4189
killnode "a_n85272_6688#"
rnode "a_n85272_6688.n0" 0 1458.9 -81614 7576 0
rnode "a_n85272_6688.t3" 0 75.1686 -80244 6844 0
rnode "a_n85272_6688.t1" 0 75.3812 -80804 6844 0
rnode "a_n85272_6688.n1" 0 480.219 -80518 6897 0
rnode "a_n85272_6688.t5" 0 95.9633 -81844 8338 0
rnode "a_n85272_6688.t6" 0 44.5805 -81844 6844 0
rnode "a_n85272_6688.t4" 0 658.513 -85272 8338 0
rnode "a_n85272_6688.t0" 0 246.654 -85272 6844 0
rnode "a_n85272_6688.n2" 0 2449.52 -84906 7484 0
rnode "a_n85272_6688.n3" 0 872.815 -81109 7536 0
rnode "a_n85272_6688.t2" 0 842.287 -80860 8338 0
resist "a_n85272_6688.n3" "a_n85272_6688.n0" 1.83091
resist "a_n85272_6688.n1" "a_n85272_6688.t3" 3.77774
resist "a_n85272_6688.n1" "a_n85272_6688.t1" 3.7816
resist "a_n85272_6688.n2" "a_n85272_6688.t4" 4.12411
resist "a_n85272_6688.t2" "a_n85272_6688.n3" 4.91231
resist "a_n85272_6688.n3" "a_n85272_6688.n1" 5.39524
resist "a_n85272_6688.n2" "a_n85272_6688.t0" 11.0084
resist "a_n85272_6688.n0" "a_n85272_6688.n2" 14.5237
resist "a_n85272_6688.n0" "a_n85272_6688.t6" 44.2357
resist "a_n85272_6688.n0" "a_n85272_6688.t5" 74.8583
killnode "a_n90010_7948#"
rnode "a_n90010_7948.t3" 0 195.421 -85328 8338 0
rnode "a_n90010_7948.t1" 0 74.3421 -85328 6844 0
rnode "a_n90010_7948.n0" 0 548.732 -85684 7484 0
rnode "a_n90010_7948.t5" 0 28.5603 -87040 8338 0
rnode "a_n90010_7948.t4" 0 13.0947 -87040 6844 0
rnode "a_n90010_7948.n1" 0 140.216 -87040 7428 0
rnode "a_n90010_7948.n2" 0 351.631 -85894 7388 0
rnode "a_n90010_7948.t2" 0 68.3103 -89880 6844 0
rnode "a_n90010_7948.n3" 0 749.645 -90236 6844 0
rnode "a_n90010_7948.t0" 0 230.047 -89880 8338 0
resist "a_n90010_7948.n0" "a_n90010_7948.t3" 4.12428
resist "a_n90010_7948.t0" "a_n90010_7948.n3" 4.53126
resist "a_n90010_7948.n2" "a_n90010_7948.n0" 4.64748
resist "a_n90010_7948.n2" "a_n90010_7948.n1" 5.81291
resist "a_n90010_7948.n3" "a_n90010_7948.n2" 9.81726
resist "a_n90010_7948.n3" "a_n90010_7948.t2" 10.605
resist "a_n90010_7948.n0" "a_n90010_7948.t1" 11.0107
resist "a_n90010_7948.n1" "a_n90010_7948.t4" 44.0692
resist "a_n90010_7948.n1" "a_n90010_7948.t5" 75.0247
killnode "a_n89892_7056#"
rnode "a_n89892_7056.n0" 0 1292.92 -77341 7420 0
rnode "a_n89892_7056.t5" 0 38.1749 -77988 7076 0
rnode "a_n89892_7056.t3" 0 90.0591 -77988 8010 0
rnode "a_n89892_7056.n1" 0 298.371 -77988 7522 0
rnode "a_n89892_7056.t0" 0 147.144 -77196 7076 0
rnode "a_n89892_7056.t4" 0 163.6 -89852 6844 0
rnode "a_n89892_7056.t2" 0 130.517 -85300 8338 0
rnode "a_n89892_7056.n2" 0 2298.06 -84496 7202 0
rnode "a_n89892_7056.t7" 0 128.165 -83824 8338 0
rnode "a_n89892_7056.n3" 0 1283.95 -83044 7202 0
rnode "a_n89892_7056.t6" 0 88.6943 -79232 6844 0
rnode "a_n89892_7056.n4" 0 1242.58 -78634 7214 0
rnode "a_n89892_7056.t1" 0 397.759 -77196 8010 0
resist "a_n89892_7056.n3" "a_n89892_7056.n2" 1.3068
resist "a_n89892_7056.t1" "a_n89892_7056.n0" 2.47138
resist "a_n89892_7056.n0" "a_n89892_7056.n1" 2.70674
resist "a_n89892_7056.n0" "a_n89892_7056.n4" 3.3948
resist "a_n89892_7056.n4" "a_n89892_7056.n3" 3.969
resist "a_n89892_7056.n0" "a_n89892_7056.t0" 6.02258
resist "a_n89892_7056.n1" "a_n89892_7056.t5" 39.8543
resist "a_n89892_7056.n4" "a_n89892_7056.t6" 51.5643
resist "a_n89892_7056.n2" "a_n89892_7056.t4" 55.8249
resist "a_n89892_7056.n1" "a_n89892_7056.t3" 70.3148
resist "a_n89892_7056.n3" "a_n89892_7056.t7" 82.6409
resist "a_n89892_7056.n2" "a_n89892_7056.t2" 82.7752
killnode "a_16184_10796#"
rnode "a_16184_10796.t0" 0 43.9697 16744 10952 0
rnode "a_16184_10796.t4" 0 43.8457 16184 10952 0
rnode "a_16184_10796.n0" 0 280.111 16458 11005 0
rnode "a_16184_10796.t3" 0 384.103 17916 12446 0
rnode "a_16184_10796.t2" 0 143.873 17916 10952 0
rnode "a_16184_10796.n1" 0 1078.14 17550 11592 0
rnode "a_16184_10796.n2" 0 534.715 17049 11644 0
rnode "a_16184_10796.t1" 0 491.242 16800 12446 0
resist "a_16184_10796.n0" "a_16184_10796.t4" 3.77774
resist "a_16184_10796.n0" "a_16184_10796.t0" 3.7816
resist "a_16184_10796.n1" "a_16184_10796.t3" 4.12428
resist "a_16184_10796.t1" "a_16184_10796.n2" 4.91198
resist "a_16184_10796.n2" "a_16184_10796.n0" 5.39524
resist "a_16184_10796.n2" "a_16184_10796.n1" 7.28438
resist "a_16184_10796.n1" "a_16184_10796.t2" 11.0084
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n0" 0 1021.67 15769 11640 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t2" 0 425.788 16796 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t7" 0 159.509 16796 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n1" 0 1431.46 17162 7484 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t0" 0 425.957 21504 8300 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t3" 0 162.054 21504 6806 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n2" 0 1311.61 21860 7446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t1" 0 425.995 21504 12542 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t4" 0 162.054 21504 11048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n3" 0 1284.69 21860 11688 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n4" 0 1126.16 22086 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n5" 0 1202.47 19420 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t5" 0 48.7453 15104 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t8" 0 48.6078 14544 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n6" 0 310.534 14818 11005 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t6" 0 544.596 15160 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t10" 0 62.0547 16156 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t9" 0 28.828 16156 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n7" 0 207.197 16156 11684 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t12" 0 25.1724 18960 11184 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t11" 0 59.3861 18960 12118 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n8" 0 193.875 18960 11630 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n9" 0 702.129 18494 11878 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 0 229.449 19270 11870 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n8" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n9" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n7" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t8" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t5" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t2" 4.12358
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t1" 4.12411
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t0" 4.12504
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n5" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t6" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n6" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n4" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n3" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n2" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n1" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t7" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t3" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t4" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t12" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t9" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t11" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t10" 74.8583
killnode "a_n19936_n7312#"
rnode "a_n19936_n7312.t4" 0 141.857 -18012 -7156 0
rnode "a_n19936_n7312.t3" 0 43.3509 -19376 -7156 0
rnode "a_n19936_n7312.t0" 0 43.2287 -19936 -7156 0
rnode "a_n19936_n7312.n0" 0 276.169 -19662 -7103 0
rnode "a_n19936_n7312.t2" 0 484.329 -19320 -5662 0
rnode "a_n19936_n7312.n1" 0 535.35 -19177 -6464 0
rnode "a_n19936_n7312.n2" 0 1094.71 -18378 -6516 0
rnode "a_n19936_n7312.t1" 0 381.002 -18012 -5662 0
resist "a_n19936_n7312.n0" "a_n19936_n7312.t0" 3.77774
resist "a_n19936_n7312.n0" "a_n19936_n7312.t3" 3.7816
resist "a_n19936_n7312.t1" "a_n19936_n7312.n2" 4.12509
resist "a_n19936_n7312.n1" "a_n19936_n7312.t2" 4.91198
resist "a_n19936_n7312.n1" "a_n19936_n7312.n0" 5.39524
resist "a_n19936_n7312.n2" "a_n19936_n7312.n1" 7.51274
resist "a_n19936_n7312.n2" "a_n19936_n7312.t4" 11.0078
killnode "a_n21564_n7312#"
rnode "a_n21564_n7312.n0" 0 1458.9 -20265 -6464 0
rnode "a_n21564_n7312.t0" 0 75.3812 -21004 -7156 0
rnode "a_n21564_n7312.t2" 0 75.1686 -21564 -7156 0
rnode "a_n21564_n7312.n1" 0 480.219 -21290 -7103 0
rnode "a_n21564_n7312.t6" 0 95.9633 -19964 -5662 0
rnode "a_n21564_n7312.t5" 0 44.5805 -19964 -7156 0
rnode "a_n21564_n7312.t3" 0 658.502 -16536 -5662 0
rnode "a_n21564_n7312.t4" 0 246.654 -16536 -7156 0
rnode "a_n21564_n7312.n2" 0 2449.53 -16902 -6516 0
rnode "a_n21564_n7312.n3" 0 872.922 -20699 -6464 0
rnode "a_n21564_n7312.t1" 0 842.18 -20948 -5662 0
resist "a_n21564_n7312.n3" "a_n21564_n7312.n0" 1.83091
resist "a_n21564_n7312.n1" "a_n21564_n7312.t2" 3.77774
resist "a_n21564_n7312.n1" "a_n21564_n7312.t0" 3.7816
resist "a_n21564_n7312.n2" "a_n21564_n7312.t3" 4.12428
resist "a_n21564_n7312.t1" "a_n21564_n7312.n3" 4.91198
resist "a_n21564_n7312.n3" "a_n21564_n7312.n1" 5.39524
resist "a_n21564_n7312.n2" "a_n21564_n7312.t4" 11.0084
resist "a_n21564_n7312.n0" "a_n21564_n7312.n2" 14.5237
resist "a_n21564_n7312.n0" "a_n21564_n7312.t5" 44.2357
resist "a_n21564_n7312.n0" "a_n21564_n7312.t6" 74.8583
killnode "a_67988_n28246#"
rnode "a_67988_n28246.n0" 0 1620.12 68321 -27536 0
rnode "a_67988_n28246.t5" 0 58.7635 69560 -26596 0
rnode "a_67988_n28246.t4" 0 26.9426 69560 -28090 0
rnode "a_67988_n28246.n1" 0 285.443 69560 -27506 0
rnode "a_67988_n28246.t3" 0 473.406 72580 -26596 0
rnode "a_67988_n28246.t0" 0 140.55 72580 -28090 0
rnode "a_67988_n28246.n2" 0 1442.63 72936 -28090 0
rnode "a_67988_n28246.t2" 0 140.55 67988 -28090 0
rnode "a_67988_n28246.t1" 0 411.594 67988 -26596 0
resist "a_67988_n28246.n2" "a_67988_n28246.t3" 4.52974
resist "a_67988_n28246.t1" "a_67988_n28246.n0" 4.53067
resist "a_67988_n28246.n0" "a_67988_n28246.n1" 5.7946
resist "a_67988_n28246.n0" "a_67988_n28246.n2" 8.89741
resist "a_67988_n28246.n0" "a_67988_n28246.t2" 10.605
resist "a_67988_n28246.n2" "a_67988_n28246.t0" 10.605
resist "a_67988_n28246.n1" "a_67988_n28246.t4" 44.0692
resist "a_67988_n28246.n1" "a_67988_n28246.t5" 75.0247
killnode "a_70600_n28246#"
rnode "a_70600_n28246.t2" 0 43.9024 71160 -28090 0
rnode "a_70600_n28246.t3" 0 43.7786 70600 -28090 0
rnode "a_70600_n28246.n0" 0 279.682 70874 -28037 0
rnode "a_70600_n28246.t4" 0 381.113 72524 -26596 0
rnode "a_70600_n28246.t0" 0 143.652 72524 -28090 0
rnode "a_70600_n28246.n1" 0 1075.22 72158 -27450 0
rnode "a_70600_n28246.n2" 0 542.16 71465 -27398 0
rnode "a_70600_n28246.t1" 0 490.49 71216 -26596 0
resist "a_70600_n28246.n0" "a_70600_n28246.t3" 3.77774
resist "a_70600_n28246.n0" "a_70600_n28246.t2" 3.7816
resist "a_70600_n28246.n1" "a_70600_n28246.t4" 4.12428
resist "a_70600_n28246.t1" "a_70600_n28246.n2" 4.91198
resist "a_70600_n28246.n2" "a_70600_n28246.n0" 5.39524
resist "a_70600_n28246.n2" "a_70600_n28246.n1" 7.51274
resist "a_70600_n28246.n1" "a_70600_n28246.t0" 11.0084
killnode "a_66744_n28014#"
rnode "a_66744_n28014.t0" 0 198.092 66744 -27858 0
rnode "a_66744_n28014.t4" 0 150.3 67960 -26596 0
rnode "a_66744_n28014.t5" 0 111.361 74028 -28090 0
rnode "a_66744_n28014.t3" 0 210.813 78580 -26596 0
rnode "a_66744_n28014.n0" 0 2803.78 73462 -27178 0
rnode "a_66744_n28014.t2" 0 113.403 72552 -28090 0
rnode "a_66744_n28014.n1" 0 1568.11 71932 -27128 0
rnode "a_66744_n28014.n2" 0 1469.85 67358 -27178 0
rnode "a_66744_n28014.n3" 0 1466.32 66910 -27128 0
rnode "a_66744_n28014.t1" 0 407.979 66744 -26924 0
resist "a_66744_n28014.n1" "a_66744_n28014.n0" 1.377
resist "a_66744_n28014.t1" "a_66744_n28014.n3" 2.21072
resist "a_66744_n28014.n3" "a_66744_n28014.n2" 2.66203
resist "a_66744_n28014.n2" "a_66744_n28014.n1" 4.1166
resist "a_66744_n28014.n3" "a_66744_n28014.t0" 6.28407
resist "a_66744_n28014.n0" "a_66744_n28014.t5" 51.8067
resist "a_66744_n28014.n1" "a_66744_n28014.t2" 51.8539
resist "a_66744_n28014.n2" "a_66744_n28014.t4" 82.4155
resist "a_66744_n28014.n0" "a_66744_n28014.t3" 86.4189
killnode "a_n16752_n40600#"
rnode "a_n16752_n40600.t5" 0 21.9926 -13082 -40444 0
rnode "a_n16752_n40600.t0" 0 145.727 40840 -67818 0
rnode "a_n16752_n40600.t1" 0 133.667 40840 -66138 0
rnode "a_n16752_n40600.n0" 0 3063.45 40674 -66148 0
rnode "a_n16752_n40600.t4" 0 59.1575 -16752 -38950 0
rnode "a_n16752_n40600.t2" 0 21.834 -16752 -40444 0
rnode "a_n16752_n40600.n1" 0 187.031 -16396 -39857 0
rnode "a_n16752_n40600.n2" 0 3355.52 -12574 -39959 0
rnode "a_n16752_n40600.n3" 0 153.285 -12726 -39804 0
rnode "a_n16752_n40600.t3" 0 58.3351 -13082 -38950 0
resist "a_n16752_n40600.n0" "a_n16752_n40600.t1" 2.30807
resist "a_n16752_n40600.n3" "a_n16752_n40600.n2" 2.37062
resist "a_n16752_n40600.n0" "a_n16752_n40600.t0" 3.72938
resist "a_n16752_n40600.t3" "a_n16752_n40600.n3" 4.12504
resist "a_n16752_n40600.n1" "a_n16752_n40600.t4" 4.1577
resist "a_n16752_n40600.n2" "a_n16752_n40600.n1" 5.26559
resist "a_n16752_n40600.n1" "a_n16752_n40600.t2" 10.9771
resist "a_n16752_n40600.n3" "a_n16752_n40600.t5" 11.0107
resist "a_n16752_n40600.n2" "a_n16752_n40600.n0" 32.5521
killnode "a_n17888_n40380#"
rnode "a_n17888_n40380.t4" 0 185.496 -13110 -40444 0
rnode "a_n17888_n40380.t3" 0 139.325 -15450 -40444 0
rnode "a_n17888_n40380.n0" 0 3036.62 -16170 -38148 0
rnode "a_n17888_n40380.t2" 0 134.442 -16780 -38950 0
rnode "a_n17888_n40380.n1" 0 1306.14 -17558 -38148 0
rnode "a_n17888_n40380.t0" 0 192.677 -17888 -40224 0
rnode "a_n17888_n40380.n2" 0 1452.82 -17804 -39290 0
rnode "a_n17888_n40380.t1" 0 352.488 -17888 -39290 0
resist "a_n17888_n40380.n2" "a_n17888_n40380.n1" 0.813263
resist "a_n17888_n40380.t1" "a_n17888_n40380.n2" 2.11585
resist "a_n17888_n40380.n1" "a_n17888_n40380.n0" 3.35893
resist "a_n17888_n40380.n2" "a_n17888_n40380.t0" 6.37942
resist "a_n17888_n40380.n0" "a_n17888_n40380.t3" 52.9134
resist "a_n17888_n40380.n0" "a_n17888_n40380.t4" 54.7745
resist "a_n17888_n40380.n1" "a_n17888_n40380.t2" 81.2815
rnode "Vinn.t5" 0 123.306 10406 -71244 0
rnode "Vinn.t3" 0 657.149 18622 -70800 0
rnode "Vinn.t2" 0 620.568 17582 -70800 0
rnode "Vinn.n0" 0 978.465 17692 -72563 0
rnode "Vinn.t1" 0 620.568 16542 -70800 0
rnode "Vinn.n1" 0 576.194 16652 -72563 0
rnode "Vinn.t0" 0 620.568 15502 -70800 0
rnode "Vinn.n2" 0 576.039 15612 -72563 0
rnode "Vinn.t4" 0 620.293 14462 -70800 0
rnode "Vinn.n3" 0 1577.45 14573 -72563 0
rnode "Vinn.n4" 0 2263.64 10326 -72510 0
rnode "Vinn" 0 865.763 10364 -78954 0
resist "Vinn.n3" "Vinn.n2" 0.425045
resist "Vinn.n2" "Vinn.n1" 0.425455
resist "Vinn.n1" "Vinn.n0" 0.425455
resist "Vinn.n0" "Vinn.t2" 4.64579
resist "Vinn.n1" "Vinn.t1" 4.64579
resist "Vinn.n2" "Vinn.t0" 4.64579
resist "Vinn.n3" "Vinn.t4" 4.64638
resist "Vinn" "Vinn.n4" 4.90821
resist "Vinn.n0" "Vinn.t3" 5.07224
resist "Vinn.n4" "Vinn.n3" 5.11412
resist "Vinn.n4" "Vinn.t5" 11.1745
killnode "a_9160_n69460#"
rnode "a_9160_n69460.n0" 0 681.417 16514 -69310 0
rnode "a_9160_n69460.n1" 0 752.041 15474 -69310 0
rnode "a_9160_n69460.n2" 0 578.323 10434 -69943 0
rnode "a_9160_n69460.t4" 0 22.468 10026 -69060 0
rnode "a_9160_n69460.t5" 0 37.2423 18594 -70800 0
rnode "a_9160_n69460.t6" 0 36.4841 17554 -70800 0
rnode "a_9160_n69460.t7" 0 36.4841 16514 -70800 0
rnode "a_9160_n69460.t9" 0 36.4841 15474 -70800 0
rnode "a_9160_n69460.t2" 0 36.4841 14434 -70800 0
rnode "a_9160_n69460.t8" 0 17.5801 11994 -71244 0
rnode "a_9160_n69460.n3" 0 551.061 11994 -69943 0
rnode "a_9160_n69460.t3" 0 17.5801 10434 -71244 0
rnode "a_9160_n69460.t1" 0 71.5438 9942 -71244 0
rnode "a_9160_n69460.t0" 0 124.807 9290 -69060 0
resist "a_9160_n69460.n2" "a_9160_n69460.n3" 0.805091
resist "a_9160_n69460.n1" "a_9160_n69460.n0" 1.27636
resist "a_9160_n69460.n3" "a_9160_n69460.n1" 1.7753
resist "a_9160_n69460.t0" "a_9160_n69460.n2" 5.71875
resist "a_9160_n69460.n2" "a_9160_n69460.t1" 9.29197
resist "a_9160_n69460.n3" "a_9160_n69460.t8" 45.0738
resist "a_9160_n69460.n2" "a_9160_n69460.t3" 45.0738
resist "a_9160_n69460.n2" "a_9160_n69460.t4" 71.8521
resist "a_9160_n69460.n0" "a_9160_n69460.t6" 102.741
resist "a_9160_n69460.n0" "a_9160_n69460.t7" 102.741
resist "a_9160_n69460.n1" "a_9160_n69460.t9" 102.741
resist "a_9160_n69460.n1" "a_9160_n69460.t2" 102.741
resist "a_9160_n69460.n0" "a_9160_n69460.t5" 103.167
killnode "a_8208_n2836#"
rnode "a_8208_n2836.n0" 0 1292.92 20759 -2472 0
rnode "a_8208_n2836.t4" 0 38.1749 20112 -2816 0
rnode "a_8208_n2836.t7" 0 90.0591 20112 -1882 0
rnode "a_8208_n2836.n1" 0 298.371 20112 -2370 0
rnode "a_8208_n2836.t0" 0 147.144 20904 -2816 0
rnode "a_8208_n2836.t6" 0 163.6 8248 -3048 0
rnode "a_8208_n2836.t2" 0 130.517 12800 -1554 0
rnode "a_8208_n2836.n2" 0 2298.06 13604 -2690 0
rnode "a_8208_n2836.t3" 0 128.165 14276 -1554 0
rnode "a_8208_n2836.n3" 0 1283.95 15056 -2690 0
rnode "a_8208_n2836.t5" 0 88.6943 18868 -3048 0
rnode "a_8208_n2836.n4" 0 1242.58 19466 -2678 0
rnode "a_8208_n2836.t1" 0 397.759 20904 -1882 0
resist "a_8208_n2836.n3" "a_8208_n2836.n2" 1.3068
resist "a_8208_n2836.t1" "a_8208_n2836.n0" 2.47138
resist "a_8208_n2836.n0" "a_8208_n2836.n1" 2.70674
resist "a_8208_n2836.n0" "a_8208_n2836.n4" 3.3948
resist "a_8208_n2836.n4" "a_8208_n2836.n3" 3.969
resist "a_8208_n2836.n0" "a_8208_n2836.t0" 6.02258
resist "a_8208_n2836.n1" "a_8208_n2836.t4" 39.8543
resist "a_8208_n2836.n4" "a_8208_n2836.t5" 51.5643
resist "a_8208_n2836.n2" "a_8208_n2836.t6" 55.8249
resist "a_8208_n2836.n1" "a_8208_n2836.t7" 70.3148
resist "a_8208_n2836.n3" "a_8208_n2836.t3" 82.6409
resist "a_8208_n2836.n2" "a_8208_n2836.t2" 82.7752
killnode "a_80184_10796#"
rnode "a_80184_10796.t3" 0 143.873 81916 10952 0
rnode "a_80184_10796.t2" 0 43.9697 80744 10952 0
rnode "a_80184_10796.t4" 0 43.8457 80184 10952 0
rnode "a_80184_10796.n0" 0 280.111 80458 11005 0
rnode "a_80184_10796.t1" 0 491.242 80800 12446 0
rnode "a_80184_10796.n1" 0 534.715 80943 11644 0
rnode "a_80184_10796.n2" 0 1078.19 81550 11592 0
rnode "a_80184_10796.t0" 0 384.053 81916 12446 0
resist "a_80184_10796.n0" "a_80184_10796.t4" 3.77774
resist "a_80184_10796.n0" "a_80184_10796.t2" 3.7816
resist "a_80184_10796.t0" "a_80184_10796.n2" 4.12562
resist "a_80184_10796.n1" "a_80184_10796.t1" 4.91198
resist "a_80184_10796.n1" "a_80184_10796.n0" 5.39524
resist "a_80184_10796.n2" "a_80184_10796.n1" 7.28438
resist "a_80184_10796.n2" "a_80184_10796.t3" 11.0084
killnode "a_70108_11028#"
rnode "a_70108_11028.t1" 0 198.092 70108 11184 0
rnode "a_70108_11028.t5" 0 150.3 71324 12446 0
rnode "a_70108_11028.t4" 0 111.361 77392 10952 0
rnode "a_70108_11028.t2" 0 210.813 81944 12446 0
rnode "a_70108_11028.n0" 0 2803.78 76826 11864 0
rnode "a_70108_11028.t3" 0 113.403 75916 10952 0
rnode "a_70108_11028.n1" 0 1568.11 75296 11914 0
rnode "a_70108_11028.n2" 0 1469.85 70722 11864 0
rnode "a_70108_11028.n3" 0 1466.32 70274 11914 0
rnode "a_70108_11028.t0" 0 407.979 70108 12118 0
resist "a_70108_11028.n1" "a_70108_11028.n0" 1.377
resist "a_70108_11028.t0" "a_70108_11028.n3" 2.21072
resist "a_70108_11028.n3" "a_70108_11028.n2" 2.66203
resist "a_70108_11028.n2" "a_70108_11028.n1" 4.1166
resist "a_70108_11028.n3" "a_70108_11028.t1" 6.28407
resist "a_70108_11028.n0" "a_70108_11028.t4" 51.8067
resist "a_70108_11028.n1" "a_70108_11028.t3" 51.8539
resist "a_70108_11028.n2" "a_70108_11028.t5" 82.4155
resist "a_70108_11028.n0" "a_70108_11028.t2" 86.4189
killnode "a_n61878_n1986#"
rnode "a_n61878_n1986.n0" 0 7245.43 -57494 -3938 0
rnode "a_n61878_n1986.n1" 0 4090.45 -42331 -2470 0
rnode "a_n61878_n1986.t7" 0 29.29 -43068 -2816 0
rnode "a_n61878_n1986.t2" 0 69.0986 -43068 -1882 0
rnode "a_n61878_n1986.n2" 0 260.362 -43068 -2370 0
rnode "a_n61878_n1986.t6" 0 133.56 -61838 -1458 0
rnode "a_n61878_n1986.t5" 0 367.163 -57938 -1424 0
rnode "a_n61878_n1986.t4" 0 77.939 -59284 -2952 0
rnode "a_n61878_n1986.t3" 0 88.8961 -59284 -7194 0
rnode "a_n61878_n1986.n3" 0 2721.4 -57494 -3938 0
rnode "a_n61878_n1986.t0" 0 111.234 -42196 -2814 0
rnode "a_n61878_n1986.t1" 0 305.184 -42196 -1880 0
resist "a_n61878_n1986.n0" "a_n61878_n1986.n3" 1.30664
resist "a_n61878_n1986.t1" "a_n61878_n1986.n1" 2.52872
resist "a_n61878_n1986.n1" "a_n61878_n1986.n2" 2.73417
resist "a_n61878_n1986.n1" "a_n61878_n1986.t0" 5.96595
resist "a_n61878_n1986.n1" "a_n61878_n1986.n0" 7.82277
resist "a_n61878_n1986.n0" "a_n61878_n1986.t5" 24.4274
resist "a_n61878_n1986.n2" "a_n61878_n1986.t7" 39.8543
resist "a_n61878_n1986.n3" "a_n61878_n1986.t4" 51.1578
resist "a_n61878_n1986.n3" "a_n61878_n1986.t3" 51.5022
resist "a_n61878_n1986.n2" "a_n61878_n1986.t2" 70.3148
resist "a_n61878_n1986.n0" "a_n61878_n1986.t6" 85.7542
killnode "a_n61878_n2740#"
rnode "a_n61878_n2740.n0" 0 8274.6 -58584 -4450 0
rnode "a_n61878_n2740.n1" 0 4397.94 -41550 -2464 0
rnode "a_n61878_n2740.t5" 0 30.514 -42168 -2814 0
rnode "a_n61878_n2740.t2" 0 71.986 -42168 -1880 0
rnode "a_n61878_n2740.n2" 0 235.314 -42168 -2368 0
rnode "a_n61878_n2740.t7" 0 125.18 -61838 -2952 0
rnode "a_n61878_n2740.t3" 0 98.4099 -59284 -1458 0
rnode "a_n61878_n2740.t6" 0 97.4381 -59284 -5700 0
rnode "a_n61878_n2740.n3" 0 2564.72 -58584 -4450 0
rnode "a_n61878_n2740.t4" 0 270.804 -58136 -7194 0
rnode "a_n61878_n2740.t0" 0 115.882 -41304 -2814 0
rnode "a_n61878_n2740.t1" 0 317.217 -41304 -1880 0
resist "a_n61878_n2740.n0" "a_n61878_n2740.n3" 1.30827
resist "a_n61878_n2740.t1" "a_n61878_n2740.n1" 2.52872
resist "a_n61878_n2740.n1" "a_n61878_n2740.n2" 2.6984
resist "a_n61878_n2740.n1" "a_n61878_n2740.t0" 5.96595
resist "a_n61878_n2740.n1" "a_n61878_n2740.n0" 9.8143
resist "a_n61878_n2740.n0" "a_n61878_n2740.t4" 16.7879
resist "a_n61878_n2740.n2" "a_n61878_n2740.t5" 39.8543
resist "a_n61878_n2740.n0" "a_n61878_n2740.t7" 54.8871
resist "a_n61878_n2740.n2" "a_n61878_n2740.t2" 70.3148
resist "a_n61878_n2740.n3" "a_n61878_n2740.t6" 80.9464
resist "a_n61878_n2740.n3" "a_n61878_n2740.t3" 81.0078
killnode "a_35496_11030#"
rnode "a_35496_11030.n0" 0 8274.6 52776 9550 0
rnode "a_35496_11030.n1" 0 4398.21 35742 11536 0
rnode "a_35496_11030.t6" 0 30.5132 36360 11186 0
rnode "a_35496_11030.t5" 0 71.986 36360 12120 0
rnode "a_35496_11030.n2" 0 235.316 36360 11632 0
rnode "a_35496_11030.t4" 0 125.181 56030 11048 0
rnode "a_35496_11030.t7" 0 98.4081 53476 12542 0
rnode "a_35496_11030.t2" 0 97.4364 53476 8300 0
rnode "a_35496_11030.n3" 0 2564.72 52776 9550 0
rnode "a_35496_11030.t3" 0 270.804 52328 6806 0
rnode "a_35496_11030.t0" 0 115.882 35496 11186 0
rnode "a_35496_11030.t1" 0 316.938 35496 12120 0
resist "a_35496_11030.n0" "a_35496_11030.n3" 1.30827
resist "a_35496_11030.t1" "a_35496_11030.n1" 2.52892
resist "a_35496_11030.n1" "a_35496_11030.n2" 2.69739
resist "a_35496_11030.n1" "a_35496_11030.t0" 5.96595
resist "a_35496_11030.n1" "a_35496_11030.n0" 9.8143
resist "a_35496_11030.n0" "a_35496_11030.t3" 16.7879
resist "a_35496_11030.n2" "a_35496_11030.t6" 39.8535
resist "a_35496_11030.n0" "a_35496_11030.t4" 54.8881
resist "a_35496_11030.n2" "a_35496_11030.t5" 70.3148
resist "a_35496_11030.n3" "a_35496_11030.t2" 80.9464
resist "a_35496_11030.n3" "a_35496_11030.t7" 81.0078
killnode "a_n51936_n7312#"
rnode "a_n51936_n7312.t1" 0 141.857 -50012 -7156 0
rnode "a_n51936_n7312.t4" 0 43.3509 -51376 -7156 0
rnode "a_n51936_n7312.t0" 0 43.2287 -51936 -7156 0
rnode "a_n51936_n7312.n0" 0 276.169 -51662 -7103 0
rnode "a_n51936_n7312.t3" 0 484.329 -51320 -5662 0
rnode "a_n51936_n7312.n1" 0 535.35 -51177 -6464 0
rnode "a_n51936_n7312.n2" 0 1094.71 -50378 -6516 0
rnode "a_n51936_n7312.t2" 0 381.002 -50012 -5662 0
resist "a_n51936_n7312.n0" "a_n51936_n7312.t0" 3.77774
resist "a_n51936_n7312.n0" "a_n51936_n7312.t4" 3.7816
resist "a_n51936_n7312.t2" "a_n51936_n7312.n2" 4.12509
resist "a_n51936_n7312.n1" "a_n51936_n7312.t3" 4.91198
resist "a_n51936_n7312.n1" "a_n51936_n7312.n0" 5.39524
resist "a_n51936_n7312.n2" "a_n51936_n7312.n1" 7.51274
resist "a_n51936_n7312.n2" "a_n51936_n7312.t1" 11.0078
killnode "a_n53564_n7312#"
rnode "a_n53564_n7312.n0" 0 1458.9 -52265 -6464 0
rnode "a_n53564_n7312.t0" 0 246.654 -48536 -7156 0
rnode "a_n53564_n7312.t6" 0 95.9633 -51964 -5662 0
rnode "a_n53564_n7312.t5" 0 44.5805 -51964 -7156 0
rnode "a_n53564_n7312.t4" 0 75.3812 -53004 -7156 0
rnode "a_n53564_n7312.t1" 0 75.1686 -53564 -7156 0
rnode "a_n53564_n7312.n1" 0 480.219 -53290 -7103 0
rnode "a_n53564_n7312.t3" 0 842.18 -52948 -5662 0
rnode "a_n53564_n7312.n2" 0 872.922 -52805 -6464 0
rnode "a_n53564_n7312.n3" 0 2449.62 -48902 -6516 0
rnode "a_n53564_n7312.t2" 0 658.416 -48536 -5662 0
resist "a_n53564_n7312.n0" "a_n53564_n7312.n2" 1.83091
resist "a_n53564_n7312.n1" "a_n53564_n7312.t1" 3.77774
resist "a_n53564_n7312.n1" "a_n53564_n7312.t4" 3.7816
resist "a_n53564_n7312.t2" "a_n53564_n7312.n3" 4.12562
resist "a_n53564_n7312.n2" "a_n53564_n7312.t3" 4.91198
resist "a_n53564_n7312.n2" "a_n53564_n7312.n1" 5.39524
resist "a_n53564_n7312.n3" "a_n53564_n7312.t0" 11.0084
resist "a_n53564_n7312.n3" "a_n53564_n7312.n0" 14.5237
resist "a_n53564_n7312.n0" "a_n53564_n7312.t5" 44.2357
resist "a_n53564_n7312.n0" "a_n53564_n7312.t6" 74.8583
killnode "a_76064_n7312#"
rnode "a_76064_n7312.t1" 0 141.857 77988 -7156 0
rnode "a_76064_n7312.t3" 0 43.3509 76624 -7156 0
rnode "a_76064_n7312.t4" 0 43.2287 76064 -7156 0
rnode "a_76064_n7312.n0" 0 276.169 76338 -7103 0
rnode "a_76064_n7312.t2" 0 484.329 76680 -5662 0
rnode "a_76064_n7312.n1" 0 535.35 76823 -6464 0
rnode "a_76064_n7312.n2" 0 1094.71 77622 -6516 0
rnode "a_76064_n7312.t0" 0 381.002 77988 -5662 0
resist "a_76064_n7312.n0" "a_76064_n7312.t4" 3.77774
resist "a_76064_n7312.n0" "a_76064_n7312.t3" 3.7816
resist "a_76064_n7312.t0" "a_76064_n7312.n2" 4.12509
resist "a_76064_n7312.n1" "a_76064_n7312.t2" 4.91198
resist "a_76064_n7312.n1" "a_76064_n7312.n0" 5.39524
resist "a_76064_n7312.n2" "a_76064_n7312.n1" 7.51274
resist "a_76064_n7312.n2" "a_76064_n7312.t1" 11.0078
killnode "a_n19982_7948#"
rnode "a_n19982_7948.n0" 0 986.143 -15593 7398 0
rnode "a_n19982_7948.t5" 0 35.7691 -16832 8338 0
rnode "a_n19982_7948.t4" 0 16.3999 -16832 6844 0
rnode "a_n19982_7948.n1" 0 173.748 -16832 7428 0
rnode "a_n19982_7948.t2" 0 250.554 -15260 8338 0
rnode "a_n19982_7948.t3" 0 85.5524 -15260 6844 0
rnode "a_n19982_7948.t1" 0 85.5524 -19852 6844 0
rnode "a_n19982_7948.n2" 0 878.169 -20208 6844 0
rnode "a_n19982_7948.t0" 0 288.113 -19852 8338 0
resist "a_n19982_7948.n0" "a_n19982_7948.t2" 4.52991
resist "a_n19982_7948.t0" "a_n19982_7948.n2" 4.53126
resist "a_n19982_7948.n0" "a_n19982_7948.n1" 5.7946
resist "a_n19982_7948.n2" "a_n19982_7948.n0" 8.89741
resist "a_n19982_7948.n0" "a_n19982_7948.t3" 10.605
resist "a_n19982_7948.n2" "a_n19982_7948.t1" 10.605
resist "a_n19982_7948.n1" "a_n19982_7948.t4" 44.0692
resist "a_n19982_7948.n1" "a_n19982_7948.t5" 75.0247
killnode "a_n25892_7810#"
rnode "a_n25892_7810.t2" 0 150.297 -15232 8338 0
rnode "a_n25892_7810.t3" 0 111.359 -21300 6844 0
rnode "a_n25892_7810.t4" 0 210.813 -25852 8338 0
rnode "a_n25892_7810.n0" 0 2803.78 -20734 7756 0
rnode "a_n25892_7810.t5" 0 113.401 -19824 6844 0
rnode "a_n25892_7810.n1" 0 1568.11 -19204 7806 0
rnode "a_n25892_7810.n2" 0 1469.86 -14630 7756 0
rnode "a_n25892_7810.t1" 0 198.092 -14016 7076 0
rnode "a_n25892_7810.n3" 0 1466.3 -14162 7798 0
rnode "a_n25892_7810.t0" 0 407.992 -14016 8010 0
resist "a_n25892_7810.n1" "a_n25892_7810.n0" 1.377
resist "a_n25892_7810.t0" "a_n25892_7810.n3" 2.21088
resist "a_n25892_7810.n3" "a_n25892_7810.n2" 2.66204
resist "a_n25892_7810.n2" "a_n25892_7810.n1" 4.1166
resist "a_n25892_7810.n3" "a_n25892_7810.t1" 6.28407
resist "a_n25892_7810.n0" "a_n25892_7810.t3" 51.8057
resist "a_n25892_7810.n1" "a_n25892_7810.t5" 51.8529
resist "a_n25892_7810.n2" "a_n25892_7810.t2" 82.4145
resist "a_n25892_7810.n0" "a_n25892_7810.t4" 86.4189
killnode "a_6176_6688#"
rnode "a_6176_6688.t4" 0 43.8457 7908 6844 0
rnode "a_6176_6688.t1" 0 43.9697 7348 6844 0
rnode "a_6176_6688.n0" 0 280.111 7634 6897 0
rnode "a_6176_6688.t2" 0 384.11 6176 8338 0
rnode "a_6176_6688.t3" 0 143.873 6176 6844 0
rnode "a_6176_6688.n1" 0 1078.13 6542 7484 0
rnode "a_6176_6688.n2" 0 534.653 7043 7536 0
rnode "a_6176_6688.t0" 0 491.305 7292 8338 0
resist "a_6176_6688.n0" "a_6176_6688.t4" 3.77774
resist "a_6176_6688.n0" "a_6176_6688.t1" 3.7816
resist "a_6176_6688.n1" "a_6176_6688.t2" 4.12411
resist "a_6176_6688.t0" "a_6176_6688.n2" 4.91231
resist "a_6176_6688.n2" "a_6176_6688.n0" 5.39524
resist "a_6176_6688.n2" "a_6176_6688.n1" 7.28438
resist "a_6176_6688.n1" "a_6176_6688.t3" 11.0084
killnode "a_5990_7948#"
rnode "a_5990_7948.t3" 0 195.421 10672 8338 0
rnode "a_5990_7948.t0" 0 74.3421 10672 6844 0
rnode "a_5990_7948.n0" 0 548.732 10316 7484 0
rnode "a_5990_7948.t5" 0 28.5603 8960 8338 0
rnode "a_5990_7948.t4" 0 13.0947 8960 6844 0
rnode "a_5990_7948.n1" 0 140.216 8960 7428 0
rnode "a_5990_7948.n2" 0 351.631 10106 7388 0
rnode "a_5990_7948.t2" 0 68.3103 6120 6844 0
rnode "a_5990_7948.n3" 0 749.645 5764 6844 0
rnode "a_5990_7948.t1" 0 230.047 6120 8338 0
resist "a_5990_7948.n0" "a_5990_7948.t3" 4.12428
resist "a_5990_7948.t1" "a_5990_7948.n3" 4.53126
resist "a_5990_7948.n2" "a_5990_7948.n0" 4.64748
resist "a_5990_7948.n2" "a_5990_7948.n1" 5.81291
resist "a_5990_7948.n3" "a_5990_7948.n2" 9.81726
resist "a_5990_7948.n3" "a_5990_7948.t2" 10.605
resist "a_5990_7948.n0" "a_5990_7948.t0" 11.0107
resist "a_5990_7948.n1" "a_5990_7948.t4" 44.0692
resist "a_5990_7948.n1" "a_5990_7948.t5" 75.0247
killnode "a_6108_7056#"
rnode "a_6108_7056.n0" 0 1292.92 18659 7420 0
rnode "a_6108_7056.t4" 0 38.1749 18012 7076 0
rnode "a_6108_7056.t3" 0 90.0591 18012 8010 0
rnode "a_6108_7056.n1" 0 298.371 18012 7522 0
rnode "a_6108_7056.t0" 0 147.144 18804 7076 0
rnode "a_6108_7056.t2" 0 163.6 6148 6844 0
rnode "a_6108_7056.t5" 0 130.517 10700 8338 0
rnode "a_6108_7056.n2" 0 2298.06 11504 7202 0
rnode "a_6108_7056.t7" 0 128.165 12176 8338 0
rnode "a_6108_7056.n3" 0 1283.95 12956 7202 0
rnode "a_6108_7056.t6" 0 88.6943 16768 6844 0
rnode "a_6108_7056.n4" 0 1242.58 17366 7214 0
rnode "a_6108_7056.t1" 0 397.759 18804 8010 0
resist "a_6108_7056.n3" "a_6108_7056.n2" 1.3068
resist "a_6108_7056.t1" "a_6108_7056.n0" 2.47138
resist "a_6108_7056.n0" "a_6108_7056.n1" 2.70674
resist "a_6108_7056.n0" "a_6108_7056.n4" 3.3948
resist "a_6108_7056.n4" "a_6108_7056.n3" 3.969
resist "a_6108_7056.n0" "a_6108_7056.t0" 6.02258
resist "a_6108_7056.n1" "a_6108_7056.t4" 39.8543
resist "a_6108_7056.n4" "a_6108_7056.t6" 51.5643
resist "a_6108_7056.n2" "a_6108_7056.t2" 55.8249
resist "a_6108_7056.n1" "a_6108_7056.t3" 70.3148
resist "a_6108_7056.n3" "a_6108_7056.t7" 82.6409
resist "a_6108_7056.n2" "a_6108_7056.t5" 82.7752
killnode "a_8997_n61931#"
rnode "a_8997_n61931.n0" 0 115.413 9749 -61111 0
rnode "a_8997_n61931.n1" 0 337.78 9749 -61111 0
rnode "a_8997_n61931.n2" 0 105.943 12947 -61410 0
rnode "a_8997_n61931.n3" 0 211.438 13775 -62386 0
rnode "a_8997_n61931.t10" 0 61.0581 14189 -61898 0
rnode "a_8997_n61931.n4" 0 135.252 14189 -61898 0
rnode "a_8997_n61931.t11" 0 61.0581 13775 -61898 0
rnode "a_8997_n61931.n5" 0 211.438 13775 -61410 0
rnode "a_8997_n61931.n6" 0 96.3713 13361 -61410 0
rnode "a_8997_n61931.t8" 0 61.0581 13361 -61898 0
rnode "a_8997_n61931.n7" 0 96.3713 13361 -62386 0
rnode "a_8997_n61931.t9" 0 61.0581 12947 -61898 0
rnode "a_8997_n61931.n8" 0 142.156 12947 -62386 0
rnode "a_8997_n61931.n9" 0 273.131 12683 -61732 0
rnode "a_8997_n61931.t3" 0 108.369 11165 -61621 0
rnode "a_8997_n61931.n10" 0 358.879 11245 -61621 0
rnode "a_8997_n61931.t0" 0 105.833 9915 -61621 0
rnode "a_8997_n61931.t2" 0 105.833 9573 -61621 0
rnode "a_8997_n61931.n11" 0 377.203 9653 -61621 0
rnode "a_8997_n61931.t4" 0 191.152 9119 -61621 0
rnode "a_8997_n61931.t7" 0 80.8108 9888 -60062 0
rnode "a_8997_n61931.t6" 0 80.8108 9530 -60062 0
rnode "a_8997_n61931.n12" 0 431.141 9614 -60062 0
rnode "a_8997_n61931.n13" 0 201.572 10538 -61111 0
rnode "a_8997_n61931.t1" 0 105.833 10369 -61621 0
rnode "a_8997_n61931.n14" 0 377.203 10631 -61621 0
rnode "a_8997_n61931.t5" 0 105.833 10711 -61621 0
resist "a_8997_n61931.t4" "a_8997_n61931.n1" 3.24917
resist "a_8997_n61931.n14" "a_8997_n61931.n13" 0.346334
resist "a_8997_n61931.n0" "a_8997_n61931.n11" 0.346334
resist "a_8997_n61931.n8" "a_8997_n61931.n7" 0.46575
resist "a_8997_n61931.n7" "a_8997_n61931.n3" 0.46575
resist "a_8997_n61931.n6" "a_8997_n61931.n2" 0.46575
resist "a_8997_n61931.n6" "a_8997_n61931.n5" 0.46575
resist "a_8997_n61931.n9" "a_8997_n61931.n2" 0.553586
resist "a_8997_n61931.n13" "a_8997_n61931.n0" 0.88425
resist "a_8997_n61931.n9" "a_8997_n61931.n8" 1.04788
resist "a_8997_n61931.n4" "a_8997_n61931.n3" 1.25823
resist "a_8997_n61931.n5" "a_8997_n61931.n4" 1.25823
resist "a_8997_n61931.n13" "a_8997_n61931.n10" 1.39661
resist "a_8997_n61931.t5" "a_8997_n61931.n14" 1.8629
resist "a_8997_n61931.n11" "a_8997_n61931.t0" 1.8629
resist "a_8997_n61931.n11" "a_8997_n61931.t2" 1.8629
resist "a_8997_n61931.n14" "a_8997_n61931.t1" 1.8629
resist "a_8997_n61931.n10" "a_8997_n61931.t3" 1.90763
resist "a_8997_n61931.n12" "a_8997_n61931.t7" 2.55106
resist "a_8997_n61931.n12" "a_8997_n61931.t6" 2.55106
resist "a_8997_n61931.n12" "a_8997_n61931.n1" 8.63751
resist "a_8997_n61931.n0" "a_8997_n61931.n1" 0.0593554
resist "a_8997_n61931.n10" "a_8997_n61931.n9" 6.22757
resist "a_8997_n61931.n4" "a_8997_n61931.t10" 34.7599
resist "a_8997_n61931.n5" "a_8997_n61931.t11" 70.3107
resist "a_8997_n61931.t11" "a_8997_n61931.n3" 70.3107
resist "a_8997_n61931.t8" "a_8997_n61931.n6" 70.3107
resist "a_8997_n61931.n7" "a_8997_n61931.t8" 70.3107
resist "a_8997_n61931.t9" "a_8997_n61931.n2" 70.3107
resist "a_8997_n61931.n8" "a_8997_n61931.t9" 70.3107
killnode "a_2738_n63132#"
rnode "a_2738_n63132.n0" 0 131.433 10125 -60395 0
rnode "a_2738_n63132.t4" 0 19.7036 9502 -60062 0
rnode "a_2738_n63132.n1" 0 137.917 10125 -59729 0
rnode "a_2738_n63132.n2" 0 360.507 10145 -63403 0
rnode "a_2738_n63132.t6" 0 19.6954 10744 -60062 0
rnode "a_2738_n63132.t8" 0 19.2133 10330 -60062 0
rnode "a_2738_n63132.t2" 0 19.2133 9916 -60062 0
rnode "a_2738_n63132.n3" 0 322.707 10125 -60395 0
rnode "a_2738_n63132.t5" 0 10.8258 12098 -63031 0
rnode "a_2738_n63132.t7" 0 25.54 12098 -62097 0
rnode "a_2738_n63132.n4" 0 111.046 12098 -62585 0
rnode "a_2738_n63132.n5" 0 112.643 10544 -63403 0
rnode "a_2738_n63132.t9" 0 22.2583 10544 -63809 0
rnode "a_2738_n63132.t3" 0 22.0509 10146 -63809 0
rnode "a_2738_n63132.n6" 0 93.7645 10146 -64215 0
rnode "a_2738_n63132.n7" 0 325.814 10145 -63403 0
rnode "a_2738_n63132.t10" 0 25.9573 9748 -63809 0
rnode "a_2738_n63132.t0" 0 21.2297 2738 -62976 0
rnode "a_2738_n63132.n8" 0 1080.87 2930 -62850 0
rnode "a_2738_n63132.t1" 0 217.614 2738 -62042 0
resist "a_2738_n63132.n5" "a_2738_n63132.n2" 0.8955
resist "a_2738_n63132.n7" "a_2738_n63132.n3" 1.40807
resist "a_2738_n63132.n2" "a_2738_n63132.n7" 2.25
resist "a_2738_n63132.n7" "a_2738_n63132.n6" 2.63175
resist "a_2738_n63132.n3" "a_2738_n63132.n0" 2.71575
resist "a_2738_n63132.n3" "a_2738_n63132.n1" 2.99584
resist "a_2738_n63132.t1" "a_2738_n63132.n8" 3.52733
resist "a_2738_n63132.n8" "a_2738_n63132.t0" 3.78655
resist "a_2738_n63132.n5" "a_2738_n63132.n4" 4.45293
resist "a_2738_n63132.n8" "a_2738_n63132.n2" 6.21587
resist "a_2738_n63132.n4" "a_2738_n63132.t5" 39.8535
resist "a_2738_n63132.t8" "a_2738_n63132.n1" 54.3446
resist "a_2738_n63132.n0" "a_2738_n63132.t8" 54.3446
resist "a_2738_n63132.t2" "a_2738_n63132.n1" 54.3446
resist "a_2738_n63132.n0" "a_2738_n63132.t2" 54.3446
resist "a_2738_n63132.n0" "a_2738_n63132.t4" 54.8104
resist "a_2738_n63132.n0" "a_2738_n63132.t6" 54.8104
resist "a_2738_n63132.n1" "a_2738_n63132.t6" 54.8104
resist "a_2738_n63132.n1" "a_2738_n63132.t4" 54.8104
resist "a_2738_n63132.t9" "a_2738_n63132.n5" 63.8607
resist "a_2738_n63132.n6" "a_2738_n63132.t3" 63.8607
resist "a_2738_n63132.t3" "a_2738_n63132.n2" 63.8607
resist "a_2738_n63132.n2" "a_2738_n63132.t10" 63.8607
resist "a_2738_n63132.n6" "a_2738_n63132.t9" 64.3085
resist "a_2738_n63132.n4" "a_2738_n63132.t7" 70.3148
killnode "a_12789_n62288#"
rnode "a_12789_n62288.n0" 0 464.124 15308 -60236 0
rnode "a_12789_n62288.n1" 0 2335.21 14630 -60796 0
rnode "a_12789_n62288.n2" 0 474.412 15308 -61212 0
rnode "a_12789_n62288.n3" 0 1008.47 13162 -62426 0
rnode "a_12789_n62288.n4" 0 204.512 15722 -61212 0
rnode "a_12789_n62288.n5" 0 549.594 16136 -61212 0
rnode "a_12789_n62288.n6" 0 142.532 16136 -61212 0
rnode "a_12789_n62288.t4" 0 280.777 13747 -61898 0
rnode "a_12789_n62288.t9" 0 380.346 14566 -63412 0
rnode "a_12789_n62288.t6" 0 129.573 14894 -60724 0
rnode "a_12789_n62288.t11" 0 129.573 15308 -60724 0
rnode "a_12789_n62288.n7" 0 394.637 15722 -60236 0
rnode "a_12789_n62288.t10" 0 129.573 15722 -60724 0
rnode "a_12789_n62288.t12" 0 129.573 16136 -60724 0
rnode "a_12789_n62288.t7" 0 60.3748 17086 -63031 0
rnode "a_12789_n62288.t8" 0 142.435 17086 -62097 0
rnode "a_12789_n62288.n8" 0 396.519 17086 -62585 0
rnode "a_12789_n62288.n9" 0 1345.17 16400 -62346 0
rnode "a_12789_n62288.t3" 0 468.8 14217 -61898 0
rnode "a_12789_n62288.n10" 0 797.436 14301 -61898 0
rnode "a_12789_n62288.t5" 0 951.02 14566 -63168 0
rnode "a_12789_n62288.t0" 0 353.869 13193 -63166 0
rnode "a_12789_n62288.n11" 0 831.246 13193 -63086 0
rnode "a_12789_n62288.t2" 0 426.997 12919 -61898 0
rnode "a_12789_n62288.n12" 0 1092.45 13473 -61898 0
rnode "a_12789_n62288.t1" 0 280.777 13389 -61898 0
resist "a_12789_n62288.n7" "a_12789_n62288.n0" 0.9315
resist "a_12789_n62288.n4" "a_12789_n62288.n2" 0.9315
resist "a_12789_n62288.n7" "a_12789_n62288.n6" 1.08702
resist "a_12789_n62288.n0" "a_12789_n62288.n1" 0.763922
resist "a_12789_n62288.n5" "a_12789_n62288.n4" 0.814969
resist "a_12789_n62288.n2" "a_12789_n62288.n1" 0.834051
resist "a_12789_n62288.n5" "a_12789_n62288.n6" 0.621267
resist "a_12789_n62288.n3" "a_12789_n62288.n11" 1.20123
resist "a_12789_n62288.n3" "a_12789_n62288.n10" 1.32677
resist "a_12789_n62288.t1" "a_12789_n62288.n12" 1.4967
resist "a_12789_n62288.n12" "a_12789_n62288.t4" 1.4967
resist "a_12789_n62288.n12" "a_12789_n62288.n3" 1.99962
resist "a_12789_n62288.n10" "a_12789_n62288.t3" 3.02256
resist "a_12789_n62288.n11" "a_12789_n62288.t0" 3.38063
resist "a_12789_n62288.n11" "a_12789_n62288.t5" 3.85071
resist "a_12789_n62288.n3" "a_12789_n62288.t2" 3.89188
resist "a_12789_n62288.n10" "a_12789_n62288.n9" 4.44383
resist "a_12789_n62288.n9" "a_12789_n62288.n8" 5.44762
resist "a_12789_n62288.n9" "a_12789_n62288.n5" 5.8702
resist "a_12789_n62288.n8" "a_12789_n62288.t7" 39.8535
resist "a_12789_n62288.n1" "a_12789_n62288.t9" 58.3143
resist "a_12789_n62288.n6" "a_12789_n62288.t12" 34.8455
resist "a_12789_n62288.t10" "a_12789_n62288.n7" 70.3107
resist "a_12789_n62288.n4" "a_12789_n62288.t10" 70.3107
resist "a_12789_n62288.n0" "a_12789_n62288.t11" 70.3107
resist "a_12789_n62288.t11" "a_12789_n62288.n2" 70.3107
resist "a_12789_n62288.n0" "a_12789_n62288.t6" 70.3107
resist "a_12789_n62288.t6" "a_12789_n62288.n2" 70.3107
resist "a_12789_n62288.n8" "a_12789_n62288.t8" 70.3148
killnode "a_38108_7056#"
rnode "a_38108_7056.n0" 0 1292.92 50659 7420 0
rnode "a_38108_7056.t2" 0 38.1749 50012 7076 0
rnode "a_38108_7056.t7" 0 90.0591 50012 8010 0
rnode "a_38108_7056.n1" 0 298.371 50012 7522 0
rnode "a_38108_7056.t0" 0 147.144 50804 7076 0
rnode "a_38108_7056.t6" 0 163.6 38148 6844 0
rnode "a_38108_7056.t3" 0 130.517 42700 8338 0
rnode "a_38108_7056.n2" 0 2298.06 43504 7202 0
rnode "a_38108_7056.t5" 0 128.165 44176 8338 0
rnode "a_38108_7056.n3" 0 1283.95 44956 7202 0
rnode "a_38108_7056.t4" 0 88.6943 48768 6844 0
rnode "a_38108_7056.n4" 0 1242.58 49366 7214 0
rnode "a_38108_7056.t1" 0 397.759 50804 8010 0
resist "a_38108_7056.n3" "a_38108_7056.n2" 1.3068
resist "a_38108_7056.t1" "a_38108_7056.n0" 2.47138
resist "a_38108_7056.n0" "a_38108_7056.n1" 2.70674
resist "a_38108_7056.n0" "a_38108_7056.n4" 3.3948
resist "a_38108_7056.n4" "a_38108_7056.n3" 3.969
resist "a_38108_7056.n0" "a_38108_7056.t0" 6.02258
resist "a_38108_7056.n1" "a_38108_7056.t2" 39.8543
resist "a_38108_7056.n4" "a_38108_7056.t4" 51.5643
resist "a_38108_7056.n2" "a_38108_7056.t6" 55.8249
resist "a_38108_7056.n1" "a_38108_7056.t7" 70.3148
resist "a_38108_7056.n3" "a_38108_7056.t5" 82.6409
resist "a_38108_7056.n2" "a_38108_7056.t3" 82.7752
killnode "a_13062_n39340#"
rnode "a_13062_n39340.t21" 0 60.1696 14522 -40444 0
rnode "a_13062_n39340.t19" 0 172.504 86620 6786 0
rnode "a_13062_n39340.t22" 0 82.4141 88002 12542 0
rnode "a_13062_n39340.t23" 0 89.0249 86794 12576 0
rnode "a_13062_n39340.n0" 0 698.178 87646 12542 0
rnode "a_13062_n39340.t0" 0 57.8867 88002 11048 0
rnode "a_13062_n39340.n1" 0 225.73 87636 11388 0
rnode "a_13062_n39340.n2" 0 9730.02 87636 11388 0
rnode "a_13062_n39340.t16" 0 368.823 -15040 -69498 0
rnode "a_13062_n39340.t15" 0 368.823 -15720 -69498 0
rnode "a_13062_n39340.n3" 0 114.17 -15380 -69398 0
rnode "a_13062_n39340.t7" 0 368.823 -15040 -67818 0
rnode "a_13062_n39340.t5" 0 368.823 -15720 -67818 0
rnode "a_13062_n39340.n4" 0 137.753 -15380 -67718 0
rnode "a_13062_n39340.t4" 0 368.823 -23440 -64458 0
rnode "a_13062_n39340.t13" 0 368.823 -24120 -64458 0
rnode "a_13062_n39340.n5" 0 114.17 -23780 -64578 0
rnode "a_13062_n39340.t3" 0 368.823 -23440 -66138 0
rnode "a_13062_n39340.t11" 0 368.823 -24120 -66138 0
rnode "a_13062_n39340.n6" 0 137.095 -23780 -66258 0
rnode "a_13062_n39340.t14" 0 368.823 -23440 -69498 0
rnode "a_13062_n39340.t17" 0 368.823 -24120 -69498 0
rnode "a_13062_n39340.n7" 0 114.17 -23780 -69398 0
rnode "a_13062_n39340.t18" 0 368.823 -23440 -67818 0
rnode "a_13062_n39340.t8" 0 368.823 -24120 -67818 0
rnode "a_13062_n39340.n8" 0 137.753 -23780 -67718 0
rnode "a_13062_n39340.n9" 0 340.08 -23710 -66978 0
rnode "a_13062_n39340.n10" 0 340.08 -15450 -66978 0
rnode "a_13062_n39340.t10" 0 368.823 -15040 -66138 0
rnode "a_13062_n39340.t6" 0 368.823 -15720 -66138 0
rnode "a_13062_n39340.n11" 0 137.095 -15380 -66038 0
rnode "a_13062_n39340.t12" 0 368.823 -15040 -64458 0
rnode "a_13062_n39340.t9" 0 368.823 -15720 -64458 0
rnode "a_13062_n39340.n12" 0 4857.66 -15380 -64358 0
rnode "a_13062_n39340.n13" 0 15442.9 7830 -39750 0
rnode "a_13062_n39340.t20" 0 160.637 13192 -38950 0
rnode "a_13062_n39340.t1" 0 60.1696 13192 -40444 0
rnode "a_13062_n39340.n14" 0 420.207 12826 -39804 0
rnode "a_13062_n39340.n15" 0 258.577 12616 -39822 0
rnode "a_13062_n39340.n16" 0 449.778 14156 -39804 0
rnode "a_13062_n39340.t2" 0 160.616 14522 -38950 0
resist "a_13062_n39340.n11" "a_13062_n39340.n10" 0.62175
resist "a_13062_n39340.n9" "a_13062_n39340.n6" 0.62175
resist "a_13062_n39340.n10" "a_13062_n39340.n4" 0.63975
resist "a_13062_n39340.n9" "a_13062_n39340.n8" 0.63975
resist "a_13062_n39340.n12" "a_13062_n39340.n11" 1.314
resist "a_13062_n39340.n4" "a_13062_n39340.n3" 1.314
resist "a_13062_n39340.n8" "a_13062_n39340.n7" 1.314
resist "a_13062_n39340.n6" "a_13062_n39340.n5" 1.314
resist "a_13062_n39340.n1" "a_13062_n39340.n0" 1.37271
resist "a_13062_n39340.n2" "a_13062_n39340.n1" 2.25
resist "a_13062_n39340.n15" "a_13062_n39340.n14" 2.33368
resist "a_13062_n39340.n12" "a_13062_n39340.t9" 2.37925
resist "a_13062_n39340.n12" "a_13062_n39340.t12" 2.37925
resist "a_13062_n39340.n11" "a_13062_n39340.t6" 2.37925
resist "a_13062_n39340.n11" "a_13062_n39340.t10" 2.37925
resist "a_13062_n39340.n4" "a_13062_n39340.t5" 2.37925
resist "a_13062_n39340.n4" "a_13062_n39340.t7" 2.37925
resist "a_13062_n39340.n3" "a_13062_n39340.t15" 2.37925
resist "a_13062_n39340.n3" "a_13062_n39340.t16" 2.37925
resist "a_13062_n39340.n8" "a_13062_n39340.t8" 2.37925
resist "a_13062_n39340.n8" "a_13062_n39340.t18" 2.37925
resist "a_13062_n39340.n7" "a_13062_n39340.t17" 2.37925
resist "a_13062_n39340.n7" "a_13062_n39340.t14" 2.37925
resist "a_13062_n39340.n6" "a_13062_n39340.t11" 2.37925
resist "a_13062_n39340.n6" "a_13062_n39340.t3" 2.37925
resist "a_13062_n39340.n5" "a_13062_n39340.t13" 2.37925
resist "a_13062_n39340.n5" "a_13062_n39340.t4" 2.37925
resist "a_13062_n39340.n0" "a_13062_n39340.t22" 2.94156
resist "a_13062_n39340.n0" "a_13062_n39340.t23" 3.00122
resist "a_13062_n39340.n14" "a_13062_n39340.t20" 4.12428
resist "a_13062_n39340.t2" "a_13062_n39340.n16" 4.12562
resist "a_13062_n39340.n16" "a_13062_n39340.n15" 4.15864
resist "a_13062_n39340.n15" "a_13062_n39340.n13" 7.84012
resist "a_13062_n39340.n1" "a_13062_n39340.t0" 10.8177
resist "a_13062_n39340.n16" "a_13062_n39340.t21" 11.0084
resist "a_13062_n39340.n14" "a_13062_n39340.t1" 11.0084
resist "a_13062_n39340.n10" "a_13062_n39340.n9" 11.934
resist "a_13062_n39340.n2" "a_13062_n39340.t19" 12.5326
resist "a_13062_n39340.n13" "a_13062_n39340.n12" 25.0217
resist "a_13062_n39340.n13" "a_13062_n39340.n2" 67.5297
killnode "a_51744_n28014#"
rnode "a_51744_n28014.t0" 0 198.092 51744 -27858 0
rnode "a_51744_n28014.t4" 0 150.3 52960 -26596 0
rnode "a_51744_n28014.t2" 0 111.361 59028 -28090 0
rnode "a_51744_n28014.t3" 0 210.813 63580 -26596 0
rnode "a_51744_n28014.n0" 0 2803.78 58462 -27178 0
rnode "a_51744_n28014.t5" 0 113.403 57552 -28090 0
rnode "a_51744_n28014.n1" 0 1568.11 56932 -27128 0
rnode "a_51744_n28014.n2" 0 1469.85 52358 -27178 0
rnode "a_51744_n28014.n3" 0 1466.32 51910 -27128 0
rnode "a_51744_n28014.t1" 0 407.979 51744 -26924 0
resist "a_51744_n28014.n1" "a_51744_n28014.n0" 1.377
resist "a_51744_n28014.t1" "a_51744_n28014.n3" 2.21072
resist "a_51744_n28014.n3" "a_51744_n28014.n2" 2.66203
resist "a_51744_n28014.n2" "a_51744_n28014.n1" 4.1166
resist "a_51744_n28014.n3" "a_51744_n28014.t0" 6.28407
resist "a_51744_n28014.n0" "a_51744_n28014.t2" 51.8067
resist "a_51744_n28014.n1" "a_51744_n28014.t5" 51.8539
resist "a_51744_n28014.n2" "a_51744_n28014.t4" 82.4155
resist "a_51744_n28014.n0" "a_51744_n28014.t3" 86.4189
killnode "a_50924_n28014#"
rnode "a_50924_n28014.n0" 0 1293.27 51069 -27514 0
rnode "a_50924_n28014.t7" 0 38.174 51716 -27858 0
rnode "a_50924_n28014.t2" 0 90.0591 51716 -26924 0
rnode "a_50924_n28014.n1" 0 298.372 51716 -27412 0
rnode "a_50924_n28014.t0" 0 147.143 50924 -27858 0
rnode "a_50924_n28014.t6" 0 163.6 63580 -28090 0
rnode "a_50924_n28014.t4" 0 130.517 59028 -26596 0
rnode "a_50924_n28014.n2" 0 2298.06 58224 -27732 0
rnode "a_50924_n28014.t5" 0 128.166 57552 -26596 0
rnode "a_50924_n28014.n3" 0 1283.95 56772 -27732 0
rnode "a_50924_n28014.t3" 0 88.6965 52960 -28090 0
rnode "a_50924_n28014.n4" 0 1242.58 52362 -27720 0
rnode "a_50924_n28014.t1" 0 397.411 50924 -26924 0
resist "a_50924_n28014.n3" "a_50924_n28014.n2" 1.3068
resist "a_50924_n28014.t1" "a_50924_n28014.n0" 2.47158
resist "a_50924_n28014.n0" "a_50924_n28014.n1" 2.70674
resist "a_50924_n28014.n0" "a_50924_n28014.n4" 3.3948
resist "a_50924_n28014.n4" "a_50924_n28014.n3" 3.969
resist "a_50924_n28014.n0" "a_50924_n28014.t0" 6.02258
resist "a_50924_n28014.n1" "a_50924_n28014.t7" 39.8535
resist "a_50924_n28014.n4" "a_50924_n28014.t3" 51.5653
resist "a_50924_n28014.n2" "a_50924_n28014.t6" 55.8259
resist "a_50924_n28014.n1" "a_50924_n28014.t2" 70.3148
resist "a_50924_n28014.n3" "a_50924_n28014.t5" 82.6419
resist "a_50924_n28014.n2" "a_50924_n28014.t4" 82.7752
killnode "a_28062_n39340#"
rnode "a_28062_n39340.t15" 0 76.9124 29522 -40444 0
rnode "a_28062_n39340.t13" 0 220.505 67572 -7214 0
rnode "a_28062_n39340.t10" 0 113.797 67398 -1424 0
rnode "a_28062_n39340.t11" 0 105.346 66190 -1458 0
rnode "a_28062_n39340.n0" 0 892.454 66546 -1458 0
rnode "a_28062_n39340.t12" 0 73.9943 66190 -2952 0
rnode "a_28062_n39340.n1" 0 288.541 66556 -2612 0
rnode "a_28062_n39340.n2" 0 7325.94 66556 -2612 0
rnode "a_28062_n39340.t9" 0 470.651 -18400 -66138 0
rnode "a_28062_n39340.n3" 0 141.748 -18566 -66148 0
rnode "a_28062_n39340.t7" 0 488.178 -20760 -64458 0
rnode "a_28062_n39340.t3" 0 488.738 -20760 -69498 0
rnode "a_28062_n39340.t8" 0 470.651 -18400 -67818 0
rnode "a_28062_n39340.n4" 0 140.89 -18566 -67828 0
rnode "a_28062_n39340.t4" 0 488.738 -18400 -69498 0
rnode "a_28062_n39340.n5" 0 217.482 -18810 -68658 0
rnode "a_28062_n39340.n6" 0 217.482 -20350 -68658 0
rnode "a_28062_n39340.t5" 0 470.651 -20760 -67818 0
rnode "a_28062_n39340.n7" 0 140.89 -20594 -67828 0
rnode "a_28062_n39340.t6" 0 470.651 -20760 -66138 0
rnode "a_28062_n39340.n8" 0 141.748 -20594 -66148 0
rnode "a_28062_n39340.n9" 0 217.184 -20350 -65298 0
rnode "a_28062_n39340.n10" 0 155.486 -18810 -65298 0
rnode "a_28062_n39340.t2" 0 470.651 -18400 -64458 0
rnode "a_28062_n39340.n11" 0 9233.01 -18566 -64468 0
rnode "a_28062_n39340.n12" 0 17047.5 22830 -39750 0
rnode "a_28062_n39340.t14" 0 205.336 28192 -38950 0
rnode "a_28062_n39340.t0" 0 76.9124 28192 -40444 0
rnode "a_28062_n39340.n13" 0 537.134 27826 -39804 0
rnode "a_28062_n39340.n14" 0 330.529 27616 -39822 0
rnode "a_28062_n39340.n15" 0 574.933 29156 -39804 0
rnode "a_28062_n39340.t1" 0 205.309 29522 -38950 0
resist "a_28062_n39340.n11" "a_28062_n39340.n10" 0.657881
resist "a_28062_n39340.n5" "a_28062_n39340.n4" 0.657881
resist "a_28062_n39340.n7" "a_28062_n39340.n6" 0.657881
resist "a_28062_n39340.n10" "a_28062_n39340.n3" 0.675881
resist "a_28062_n39340.n9" "a_28062_n39340.n8" 0.675881
resist "a_28062_n39340.n1" "a_28062_n39340.n0" 1.37271
resist "a_28062_n39340.n4" "a_28062_n39340.n3" 1.38626
resist "a_28062_n39340.n8" "a_28062_n39340.n7" 1.38626
resist "a_28062_n39340.n2" "a_28062_n39340.n1" 2.25
resist "a_28062_n39340.n8" "a_28062_n39340.t6" 2.30807
resist "a_28062_n39340.n7" "a_28062_n39340.t5" 2.30807
resist "a_28062_n39340.n4" "a_28062_n39340.t8" 2.30807
resist "a_28062_n39340.n3" "a_28062_n39340.t9" 2.30807
resist "a_28062_n39340.n11" "a_28062_n39340.t2" 2.30807
resist "a_28062_n39340.n14" "a_28062_n39340.n13" 2.33368
resist "a_28062_n39340.n0" "a_28062_n39340.t11" 2.94138
resist "a_28062_n39340.n9" "a_28062_n39340.t7" 3.001
resist "a_28062_n39340.n0" "a_28062_n39340.t10" 3.00139
resist "a_28062_n39340.n5" "a_28062_n39340.t4" 3.019
resist "a_28062_n39340.n6" "a_28062_n39340.t3" 3.019
resist "a_28062_n39340.n13" "a_28062_n39340.t14" 4.12428
resist "a_28062_n39340.t1" "a_28062_n39340.n15" 4.12562
resist "a_28062_n39340.n15" "a_28062_n39340.n14" 4.15864
resist "a_28062_n39340.n6" "a_28062_n39340.n5" 5.886
resist "a_28062_n39340.n10" "a_28062_n39340.n9" 5.886
resist "a_28062_n39340.n14" "a_28062_n39340.n12" 7.84012
resist "a_28062_n39340.n1" "a_28062_n39340.t12" 10.8177
resist "a_28062_n39340.n15" "a_28062_n39340.t15" 11.0084
resist "a_28062_n39340.n13" "a_28062_n39340.t0" 11.0084
resist "a_28062_n39340.n2" "a_28062_n39340.t13" 12.5326
resist "a_28062_n39340.n12" "a_28062_n39340.n11" 29.1567
resist "a_28062_n39340.n12" "a_28062_n39340.n2" 41.9567
killnode "a_2122_n1986#"
rnode "a_2122_n1986.n0" 0 7245.43 6506 -3938 0
rnode "a_2122_n1986.n1" 0 4090.45 21669 -2470 0
rnode "a_2122_n1986.t6" 0 29.29 20932 -2816 0
rnode "a_2122_n1986.t3" 0 69.0986 20932 -1882 0
rnode "a_2122_n1986.n2" 0 260.362 20932 -2370 0
rnode "a_2122_n1986.t7" 0 133.56 2162 -1458 0
rnode "a_2122_n1986.t5" 0 367.163 6062 -1424 0
rnode "a_2122_n1986.t4" 0 77.939 4716 -2952 0
rnode "a_2122_n1986.t2" 0 88.8961 4716 -7194 0
rnode "a_2122_n1986.n3" 0 2721.4 6506 -3938 0
rnode "a_2122_n1986.t1" 0 111.234 21804 -2814 0
rnode "a_2122_n1986.t0" 0 305.184 21804 -1880 0
resist "a_2122_n1986.n0" "a_2122_n1986.n3" 1.30664
resist "a_2122_n1986.t0" "a_2122_n1986.n1" 2.52872
resist "a_2122_n1986.n1" "a_2122_n1986.n2" 2.73417
resist "a_2122_n1986.n1" "a_2122_n1986.t1" 5.96595
resist "a_2122_n1986.n1" "a_2122_n1986.n0" 7.82277
resist "a_2122_n1986.n0" "a_2122_n1986.t5" 24.4274
resist "a_2122_n1986.n2" "a_2122_n1986.t6" 39.8543
resist "a_2122_n1986.n3" "a_2122_n1986.t4" 51.1578
resist "a_2122_n1986.n3" "a_2122_n1986.t2" 51.5022
resist "a_2122_n1986.n2" "a_2122_n1986.t3" 70.3148
resist "a_2122_n1986.n0" "a_2122_n1986.t7" 85.7542
killnode "a_27112_n40380#"
rnode "a_27112_n40380.t4" 0 185.496 31890 -40444 0
rnode "a_27112_n40380.t2" 0 139.325 29550 -40444 0
rnode "a_27112_n40380.n0" 0 3036.62 28830 -38148 0
rnode "a_27112_n40380.t3" 0 134.442 28220 -38950 0
rnode "a_27112_n40380.n1" 0 1306.14 27442 -38148 0
rnode "a_27112_n40380.t0" 0 192.677 27112 -40224 0
rnode "a_27112_n40380.n2" 0 1452.82 27196 -39290 0
rnode "a_27112_n40380.t1" 0 352.488 27112 -39290 0
resist "a_27112_n40380.n2" "a_27112_n40380.n1" 0.813263
resist "a_27112_n40380.t1" "a_27112_n40380.n2" 2.11585
resist "a_27112_n40380.n1" "a_27112_n40380.n0" 3.35893
resist "a_27112_n40380.n2" "a_27112_n40380.t0" 6.37942
resist "a_27112_n40380.n0" "a_27112_n40380.t2" 52.9134
resist "a_27112_n40380.n0" "a_27112_n40380.t4" 54.7745
resist "a_27112_n40380.n1" "a_27112_n40380.t3" 81.2815
killnode "a_26362_n40380#"
rnode "a_26362_n40380.n0" 0 1316.78 26608 -39878 0
rnode "a_26362_n40380.t2" 0 34.6133 27084 -40224 0
rnode "a_26362_n40380.t5" 0 81.6588 27084 -39290 0
rnode "a_26362_n40380.n1" 0 227.963 27084 -39778 0
rnode "a_26362_n40380.t6" 0 148.973 31890 -38950 0
rnode "a_26362_n40380.t3" 0 126.568 29550 -38950 0
rnode "a_26362_n40380.n2" 0 2243.35 29016 -40936 0
rnode "a_26362_n40380.t4" 0 97.3897 28220 -40444 0
rnode "a_26362_n40380.n3" 0 1031.18 27448 -40936 0
rnode "a_26362_n40380.t0" 0 131.453 26362 -40224 0
rnode "a_26362_n40380.t1" 0 360.07 26362 -39290 0
resist "a_26362_n40380.n3" "a_26362_n40380.n2" 1.26
resist "a_26362_n40380.t1" "a_26362_n40380.n0" 2.52892
resist "a_26362_n40380.n0" "a_26362_n40380.n1" 2.56724
resist "a_26362_n40380.n0" "a_26362_n40380.n3" 3.42929
resist "a_26362_n40380.n0" "a_26362_n40380.t0" 5.96595
resist "a_26362_n40380.n1" "a_26362_n40380.t2" 39.8535
resist "a_26362_n40380.n3" "a_26362_n40380.t4" 52.2975
resist "a_26362_n40380.n1" "a_26362_n40380.t5" 70.3148
resist "a_26362_n40380.n2" "a_26362_n40380.t3" 83.1566
resist "a_26362_n40380.n2" "a_26362_n40380.t6" 84.984
killnode "a_28248_n40600#"
rnode "a_28248_n40600.t9" 0 68.0357 28248 -40444 0
rnode "a_28248_n40600.t4" 0 416.512 52600 -66138 0
rnode "a_28248_n40600.n0" 0 125.443 52434 -66148 0
rnode "a_28248_n40600.t0" 0 432.023 50240 -64458 0
rnode "a_28248_n40600.t2" 0 432.519 50240 -69498 0
rnode "a_28248_n40600.t3" 0 416.512 52600 -67818 0
rnode "a_28248_n40600.n1" 0 124.684 52434 -67828 0
rnode "a_28248_n40600.t1" 0 432.519 52600 -69498 0
rnode "a_28248_n40600.n2" 0 192.465 52190 -68658 0
rnode "a_28248_n40600.n3" 0 192.465 50650 -68658 0
rnode "a_28248_n40600.t6" 0 416.512 50240 -67818 0
rnode "a_28248_n40600.n4" 0 124.684 50406 -67828 0
rnode "a_28248_n40600.t7" 0 416.512 50240 -66138 0
rnode "a_28248_n40600.n5" 0 125.443 50406 -66148 0
rnode "a_28248_n40600.n6" 0 192.201 50650 -65298 0
rnode "a_28248_n40600.n7" 0 137.6 52190 -65298 0
rnode "a_28248_n40600.t5" 0 416.512 52600 -64458 0
rnode "a_28248_n40600.n8" 0 4710.2 52434 -64468 0
rnode "a_28248_n40600.t10" 0 181.791 31918 -38950 0
rnode "a_28248_n40600.t11" 0 68.5299 31918 -40444 0
rnode "a_28248_n40600.n9" 0 477.627 32274 -39804 0
rnode "a_28248_n40600.n10" 0 5132.07 32426 -39959 0
rnode "a_28248_n40600.n11" 0 582.814 28604 -39857 0
rnode "a_28248_n40600.t8" 0 184.321 28248 -38950 0
resist "a_28248_n40600.n8" "a_28248_n40600.n7" 0.657881
resist "a_28248_n40600.n2" "a_28248_n40600.n1" 0.657881
resist "a_28248_n40600.n4" "a_28248_n40600.n3" 0.657881
resist "a_28248_n40600.n7" "a_28248_n40600.n0" 0.675881
resist "a_28248_n40600.n6" "a_28248_n40600.n5" 0.675881
resist "a_28248_n40600.n1" "a_28248_n40600.n0" 1.38626
resist "a_28248_n40600.n5" "a_28248_n40600.n4" 1.38626
resist "a_28248_n40600.n5" "a_28248_n40600.t7" 2.30807
resist "a_28248_n40600.n4" "a_28248_n40600.t6" 2.30807
resist "a_28248_n40600.n1" "a_28248_n40600.t3" 2.30807
resist "a_28248_n40600.n0" "a_28248_n40600.t4" 2.30807
resist "a_28248_n40600.n8" "a_28248_n40600.t5" 2.30807
resist "a_28248_n40600.n10" "a_28248_n40600.n9" 2.37062
resist "a_28248_n40600.n6" "a_28248_n40600.t0" 3.001
resist "a_28248_n40600.n2" "a_28248_n40600.t1" 3.019
resist "a_28248_n40600.n3" "a_28248_n40600.t2" 3.019
resist "a_28248_n40600.n9" "a_28248_n40600.t10" 4.12411
resist "a_28248_n40600.t8" "a_28248_n40600.n11" 4.15863
resist "a_28248_n40600.n11" "a_28248_n40600.n10" 5.26559
resist "a_28248_n40600.n3" "a_28248_n40600.n2" 5.886
resist "a_28248_n40600.n7" "a_28248_n40600.n6" 5.886
resist "a_28248_n40600.n11" "a_28248_n40600.t9" 10.9771
resist "a_28248_n40600.n9" "a_28248_n40600.t11" 11.0107
resist "a_28248_n40600.n10" "a_28248_n40600.n8" 23.5607
killnode "a_23972_n28246#"
rnode "a_23972_n28246.n0" 0 1458.9 25271 -27398 0
rnode "a_23972_n28246.t2" 0 75.3812 24532 -28090 0
rnode "a_23972_n28246.t0" 0 75.1686 23972 -28090 0
rnode "a_23972_n28246.n1" 0 480.219 24246 -28037 0
rnode "a_23972_n28246.t5" 0 95.9633 25572 -26596 0
rnode "a_23972_n28246.t6" 0 44.5805 25572 -28090 0
rnode "a_23972_n28246.t3" 0 658.502 29000 -26596 0
rnode "a_23972_n28246.t4" 0 246.654 29000 -28090 0
rnode "a_23972_n28246.n2" 0 2449.53 28634 -27450 0
rnode "a_23972_n28246.n3" 0 872.922 24837 -27398 0
rnode "a_23972_n28246.t1" 0 842.18 24588 -26596 0
resist "a_23972_n28246.n3" "a_23972_n28246.n0" 1.83091
resist "a_23972_n28246.n1" "a_23972_n28246.t0" 3.77774
resist "a_23972_n28246.n1" "a_23972_n28246.t2" 3.7816
resist "a_23972_n28246.n2" "a_23972_n28246.t3" 4.12428
resist "a_23972_n28246.t1" "a_23972_n28246.n3" 4.91198
resist "a_23972_n28246.n3" "a_23972_n28246.n1" 5.39524
resist "a_23972_n28246.n2" "a_23972_n28246.t4" 11.0084
resist "a_23972_n28246.n0" "a_23972_n28246.n2" 14.5237
resist "a_23972_n28246.n0" "a_23972_n28246.t6" 44.2357
resist "a_23972_n28246.n0" "a_23972_n28246.t5" 74.8583
killnode "a_n79400_n28246#"
rnode "a_n79400_n28246.t0" 0 43.9024 -78840 -28090 0
rnode "a_n79400_n28246.t2" 0 43.7786 -79400 -28090 0
rnode "a_n79400_n28246.n0" 0 279.682 -79126 -28037 0
rnode "a_n79400_n28246.t4" 0 381.113 -77476 -26596 0
rnode "a_n79400_n28246.t3" 0 143.652 -77476 -28090 0
rnode "a_n79400_n28246.n1" 0 1075.22 -77842 -27450 0
rnode "a_n79400_n28246.n2" 0 542.16 -78535 -27398 0
rnode "a_n79400_n28246.t1" 0 490.49 -78784 -26596 0
resist "a_n79400_n28246.n0" "a_n79400_n28246.t2" 3.77774
resist "a_n79400_n28246.n0" "a_n79400_n28246.t0" 3.7816
resist "a_n79400_n28246.n1" "a_n79400_n28246.t4" 4.12428
resist "a_n79400_n28246.t1" "a_n79400_n28246.n2" 4.91198
resist "a_n79400_n28246.n2" "a_n79400_n28246.n0" 5.39524
resist "a_n79400_n28246.n2" "a_n79400_n28246.n1" 7.51274
resist "a_n79400_n28246.n1" "a_n79400_n28246.t3" 11.0084
killnode "a_n81028_n28246#"
rnode "a_n81028_n28246.n0" 0 1458.9 -79729 -27398 0
rnode "a_n81028_n28246.t0" 0 246.654 -76000 -28090 0
rnode "a_n81028_n28246.t6" 0 95.9633 -79428 -26596 0
rnode "a_n81028_n28246.t5" 0 44.5805 -79428 -28090 0
rnode "a_n81028_n28246.t3" 0 75.3812 -80468 -28090 0
rnode "a_n81028_n28246.t1" 0 75.1686 -81028 -28090 0
rnode "a_n81028_n28246.n1" 0 480.219 -80754 -28037 0
rnode "a_n81028_n28246.t4" 0 842.18 -80412 -26596 0
rnode "a_n81028_n28246.n2" 0 872.922 -80269 -27398 0
rnode "a_n81028_n28246.n3" 0 2449.62 -76366 -27450 0
rnode "a_n81028_n28246.t2" 0 658.416 -76000 -26596 0
resist "a_n81028_n28246.n0" "a_n81028_n28246.n2" 1.83091
resist "a_n81028_n28246.n1" "a_n81028_n28246.t1" 3.77774
resist "a_n81028_n28246.n1" "a_n81028_n28246.t3" 3.7816
resist "a_n81028_n28246.t2" "a_n81028_n28246.n3" 4.12562
resist "a_n81028_n28246.n2" "a_n81028_n28246.t4" 4.91198
resist "a_n81028_n28246.n2" "a_n81028_n28246.n1" 5.39524
resist "a_n81028_n28246.n3" "a_n81028_n28246.t0" 11.0084
resist "a_n81028_n28246.n3" "a_n81028_n28246.n0" 14.5237
resist "a_n81028_n28246.n0" "a_n81028_n28246.t5" 44.2357
resist "a_n81028_n28246.n0" "a_n81028_n28246.t6" 74.8583
killnode "a_n22548_n7312#"
rnode "a_n22548_n7312.n0" 0 986.138 -22215 -6602 0
rnode "a_n22548_n7312.t4" 0 35.7691 -20976 -5662 0
rnode "a_n22548_n7312.t5" 0 16.3999 -20976 -7156 0
rnode "a_n22548_n7312.n1" 0 173.748 -20976 -6572 0
rnode "a_n22548_n7312.t3" 0 250.558 -22548 -5662 0
rnode "a_n22548_n7312.t0" 0 85.5524 -22548 -7156 0
rnode "a_n22548_n7312.t2" 0 85.5524 -17956 -7156 0
rnode "a_n22548_n7312.n2" 0 878.151 -17600 -7156 0
rnode "a_n22548_n7312.t1" 0 288.131 -17956 -5662 0
resist "a_n22548_n7312.n0" "a_n22548_n7312.t3" 4.52974
resist "a_n22548_n7312.t1" "a_n22548_n7312.n2" 4.53067
resist "a_n22548_n7312.n0" "a_n22548_n7312.n1" 5.7946
resist "a_n22548_n7312.n2" "a_n22548_n7312.n0" 8.89741
resist "a_n22548_n7312.n0" "a_n22548_n7312.t0" 10.605
resist "a_n22548_n7312.n2" "a_n22548_n7312.t2" 10.605
resist "a_n22548_n7312.n1" "a_n22548_n7312.t5" 44.0692
resist "a_n22548_n7312.n1" "a_n22548_n7312.t4" 75.0247
killnode "a_n23792_n7080#"
rnode "a_n23792_n7080.t0" 0 198.092 -23792 -6924 0
rnode "a_n23792_n7080.t2" 0 150.3 -22576 -5662 0
rnode "a_n23792_n7080.t4" 0 111.361 -16508 -7156 0
rnode "a_n23792_n7080.t3" 0 210.813 -11956 -5662 0
rnode "a_n23792_n7080.n0" 0 2803.78 -17074 -6244 0
rnode "a_n23792_n7080.t5" 0 113.403 -17984 -7156 0
rnode "a_n23792_n7080.n1" 0 1568.11 -18604 -6194 0
rnode "a_n23792_n7080.n2" 0 1469.85 -23178 -6244 0
rnode "a_n23792_n7080.n3" 0 1466.32 -23626 -6194 0
rnode "a_n23792_n7080.t1" 0 407.979 -23792 -5990 0
resist "a_n23792_n7080.n1" "a_n23792_n7080.n0" 1.377
resist "a_n23792_n7080.t1" "a_n23792_n7080.n3" 2.21072
resist "a_n23792_n7080.n3" "a_n23792_n7080.n2" 2.66203
resist "a_n23792_n7080.n2" "a_n23792_n7080.n1" 4.1166
resist "a_n23792_n7080.n3" "a_n23792_n7080.t0" 6.28407
resist "a_n23792_n7080.n0" "a_n23792_n7080.t4" 51.8067
resist "a_n23792_n7080.n1" "a_n23792_n7080.t5" 51.8539
resist "a_n23792_n7080.n2" "a_n23792_n7080.t2" 82.4155
resist "a_n23792_n7080.n0" "a_n23792_n7080.t3" 86.4189
killnode "a_8997_n63033#"
rnode "a_8997_n63033.n0" 0 798.222 10538 -63226 0
rnode "a_8997_n63033.t3" 0 170.914 10711 -62723 0
rnode "a_8997_n63033.n1" 0 229.349 16136 -62386 0
rnode "a_8997_n63033.n2" 0 341.458 15308 -61410 0
rnode "a_8997_n63033.t8" 0 98.6049 14894 -61898 0
rnode "a_8997_n63033.n3" 0 218.424 14894 -61898 0
rnode "a_8997_n63033.t10" 0 98.6049 15308 -61898 0
rnode "a_8997_n63033.n4" 0 341.458 15308 -62386 0
rnode "a_8997_n63033.n5" 0 155.633 15722 -62386 0
rnode "a_8997_n63033.t9" 0 98.6049 15722 -61898 0
rnode "a_8997_n63033.n6" 0 155.633 15722 -61410 0
rnode "a_8997_n63033.t11" 0 98.6049 16136 -61898 0
rnode "a_8997_n63033.n7" 0 171.365 16136 -61410 0
rnode "a_8997_n63033.n8" 0 1112.79 16400 -61626 0
rnode "a_8997_n63033.t1" 0 174.146 11165 -62723 0
rnode "a_8997_n63033.n9" 0 1172.91 11245 -62723 0
rnode "a_8997_n63033.t4" 0 170.914 9915 -62723 0
rnode "a_8997_n63033.t0" 0 170.914 9573 -62723 0
rnode "a_8997_n63033.n10" 0 607.514 9653 -62723 0
rnode "a_8997_n63033.t2" 0 313.635 9119 -62723 0
rnode "a_8997_n63033.n11" 0 504.326 9749 -63226 0
rnode "a_8997_n63033.t6" 0 130.504 10716 -60062 0
rnode "a_8997_n63033.t7" 0 130.504 10358 -60062 0
rnode "a_8997_n63033.n12" 0 1056.55 10442 -60062 0
rnode "a_8997_n63033.n13" 0 607.514 10449 -62723 0
rnode "a_8997_n63033.t5" 0 170.914 10369 -62723 0
resist "a_8997_n63033.n11" "a_8997_n63033.n10" 0.338459
resist "a_8997_n63033.n13" "a_8997_n63033.n0" 0.44394
resist "a_8997_n63033.n5" "a_8997_n63033.n4" 0.46575
resist "a_8997_n63033.n5" "a_8997_n63033.n1" 0.46575
resist "a_8997_n63033.n6" "a_8997_n63033.n2" 0.46575
resist "a_8997_n63033.n7" "a_8997_n63033.n6" 0.46575
resist "a_8997_n63033.n8" "a_8997_n63033.n7" 0.555125
resist "a_8997_n63033.n0" "a_8997_n63033.n11" 0.781605
resist "a_8997_n63033.n8" "a_8997_n63033.n1" 1.04634
resist "a_8997_n63033.n4" "a_8997_n63033.n3" 1.25823
resist "a_8997_n63033.n3" "a_8997_n63033.n2" 1.25823
resist "a_8997_n63033.n0" "a_8997_n63033.n9" 1.3949
resist "a_8997_n63033.t5" "a_8997_n63033.n13" 1.8629
resist "a_8997_n63033.n10" "a_8997_n63033.t4" 1.8629
resist "a_8997_n63033.n10" "a_8997_n63033.t0" 1.8629
resist "a_8997_n63033.n13" "a_8997_n63033.t3" 1.8629
resist "a_8997_n63033.n9" "a_8997_n63033.t1" 1.89877
resist "a_8997_n63033.n12" "a_8997_n63033.t6" 2.55106
resist "a_8997_n63033.n12" "a_8997_n63033.t7" 2.55106
resist "a_8997_n63033.n11" "a_8997_n63033.t2" 3.29483
resist "a_8997_n63033.n0" "a_8997_n63033.n12" 11.1064
resist "a_8997_n63033.n9" "a_8997_n63033.n8" 15.8673
resist "a_8997_n63033.n3" "a_8997_n63033.t8" 34.7599
resist "a_8997_n63033.n7" "a_8997_n63033.t11" 70.3107
resist "a_8997_n63033.t11" "a_8997_n63033.n1" 70.3107
resist "a_8997_n63033.n6" "a_8997_n63033.t9" 70.3107
resist "a_8997_n63033.t9" "a_8997_n63033.n5" 70.3107
resist "a_8997_n63033.t10" "a_8997_n63033.n2" 70.3107
resist "a_8997_n63033.n4" "a_8997_n63033.t10" 70.3107
killnode "a_9175_n63033#"
rnode "a_9175_n63033.n0" 0 677.775 9336 -62134 0
rnode "a_9175_n63033.n1" 0 888.298 10939 -62134 0
rnode "a_9175_n63033.n2" 0 861.646 10138 -62134 0
rnode "a_9175_n63033.t5" 0 80.4394 9971 -61621 0
rnode "a_9175_n63033.t11" 0 80.4394 10313 -62723 0
rnode "a_9175_n63033.t10" 0 80.4394 9971 -62723 0
rnode "a_9175_n63033.t1" 0 80.4394 11109 -61621 0
rnode "a_9175_n63033.t3" 0 80.4394 10767 -61621 0
rnode "a_9175_n63033.t7" 0 80.4394 11109 -62723 0
rnode "a_9175_n63033.t9" 0 80.4394 10767 -62723 0
rnode "a_9175_n63033.t13" 0 336.805 10572 -63809 0
rnode "a_9175_n63033.t4" 0 80.4394 9517 -61621 0
rnode "a_9175_n63033.t2" 0 80.4394 9175 -61621 0
rnode "a_9175_n63033.t6" 0 80.4394 9517 -62723 0
rnode "a_9175_n63033.t8" 0 80.4394 9175 -62723 0
rnode "a_9175_n63033.t12" 0 80.4394 10118 -63809 0
rnode "a_9175_n63033.t14" 0 80.4394 9776 -63809 0
rnode "a_9175_n63033.n3" 0 509.324 9856 -63809 0
rnode "a_9175_n63033.t0" 0 80.4394 10313 -61621 0
resist "a_9175_n63033.n2" "a_9175_n63033.n1" 1.5955
resist "a_9175_n63033.t0" "a_9175_n63033.n2" 1.8629
resist "a_9175_n63033.n0" "a_9175_n63033.t4" 1.8629
resist "a_9175_n63033.n0" "a_9175_n63033.t2" 1.8629
resist "a_9175_n63033.n0" "a_9175_n63033.t6" 1.8629
resist "a_9175_n63033.n0" "a_9175_n63033.t8" 1.8629
resist "a_9175_n63033.n1" "a_9175_n63033.t1" 1.8629
resist "a_9175_n63033.n1" "a_9175_n63033.t3" 1.8629
resist "a_9175_n63033.n1" "a_9175_n63033.t7" 1.8629
resist "a_9175_n63033.n1" "a_9175_n63033.t9" 1.8629
resist "a_9175_n63033.n3" "a_9175_n63033.t12" 1.8629
resist "a_9175_n63033.n3" "a_9175_n63033.t14" 1.8629
resist "a_9175_n63033.n2" "a_9175_n63033.t11" 1.8629
resist "a_9175_n63033.n2" "a_9175_n63033.t10" 1.8629
resist "a_9175_n63033.n2" "a_9175_n63033.t5" 1.8629
resist "a_9175_n63033.n2" "a_9175_n63033.n0" 2.29155
resist "a_9175_n63033.n2" "a_9175_n63033.n3" 8.63551
resist "a_9175_n63033.n1" "a_9175_n63033.t13" 10.5256
killnode "a_12204_6688#"
rnode "a_12204_6688.t0" 0 141.857 12204 6844 0
rnode "a_12204_6688.t1" 0 43.2286 14128 6844 0
rnode "a_12204_6688.t4" 0 43.3509 13568 6844 0
rnode "a_12204_6688.n0" 0 276.169 13854 6897 0
rnode "a_12204_6688.t3" 0 484.39 13512 8338 0
rnode "a_12204_6688.n1" 0 535.288 13266 7536 0
rnode "a_12204_6688.n2" 0 1094.69 12570 7484 0
rnode "a_12204_6688.t2" 0 381.025 12204 8338 0
resist "a_12204_6688.n0" "a_12204_6688.t1" 3.77774
resist "a_12204_6688.n0" "a_12204_6688.t4" 3.7816
resist "a_12204_6688.t2" "a_12204_6688.n2" 4.12451
resist "a_12204_6688.n1" "a_12204_6688.t3" 4.91231
resist "a_12204_6688.n1" "a_12204_6688.n0" 5.39524
resist "a_12204_6688.n2" "a_12204_6688.n1" 7.51274
resist "a_12204_6688.n2" "a_12204_6688.t0" 11.0078
killnode "a_n63638_n40380#"
rnode "a_n63638_n40380.n0" 0 1316.78 -63392 -39878 0
rnode "a_n63638_n40380.t3" 0 34.6133 -62916 -40224 0
rnode "a_n63638_n40380.t5" 0 81.6588 -62916 -39290 0
rnode "a_n63638_n40380.n1" 0 227.963 -62916 -39778 0
rnode "a_n63638_n40380.t6" 0 148.973 -58110 -38950 0
rnode "a_n63638_n40380.t4" 0 126.568 -60450 -38950 0
rnode "a_n63638_n40380.n2" 0 2243.35 -60984 -40936 0
rnode "a_n63638_n40380.t2" 0 97.3897 -61780 -40444 0
rnode "a_n63638_n40380.n3" 0 1031.18 -62552 -40936 0
rnode "a_n63638_n40380.t0" 0 131.453 -63638 -40224 0
rnode "a_n63638_n40380.t1" 0 360.07 -63638 -39290 0
resist "a_n63638_n40380.n3" "a_n63638_n40380.n2" 1.26
resist "a_n63638_n40380.t1" "a_n63638_n40380.n0" 2.52892
resist "a_n63638_n40380.n0" "a_n63638_n40380.n1" 2.56724
resist "a_n63638_n40380.n0" "a_n63638_n40380.n3" 3.42929
resist "a_n63638_n40380.n0" "a_n63638_n40380.t0" 5.96595
resist "a_n63638_n40380.n1" "a_n63638_n40380.t3" 39.8535
resist "a_n63638_n40380.n3" "a_n63638_n40380.t2" 52.2975
resist "a_n63638_n40380.n1" "a_n63638_n40380.t5" 70.3148
resist "a_n63638_n40380.n2" "a_n63638_n40380.t4" 83.1566
resist "a_n63638_n40380.n2" "a_n63638_n40380.t6" 84.984
killnode "a_n92570_11594#"
rnode "a_n92570_11594.n0" 0 282.828 -73595 -27402 0
rnode "a_n92570_11594.t2" 0 13.4941 -74260 -28090 0
rnode "a_n92570_11594.t0" 0 13.456 -74820 -28090 0
rnode "a_n92570_11594.n1" 0 85.9646 -74546 -28037 0
rnode "a_n92570_11594.t7" 0 6.96844 -70404 -27858 0
rnode "a_n92570_11594.t8" 0 16.4398 -70404 -26924 0
rnode "a_n92570_11594.n2" 0 53.6701 -70404 -27412 0
rnode "a_n92570_11594.t3" 0 117.879 -67068 -26596 0
rnode "a_n92570_11594.t4" 0 44.1538 -67068 -28090 0
rnode "a_n92570_11594.n3" 0 341.738 -67434 -27450 0
rnode "a_n92570_11594.t11" 0 6.96844 -92532 11186 0
rnode "a_n92570_11594.t9" 0 16.4398 -92532 12120 0
rnode "a_n92570_11594.n4" 0 9345.66 -92532 11632 0
rnode "a_n92570_11594.t5" 0 6.96844 -63666 -40224 0
rnode "a_n92570_11594.t10" 0 16.4398 -63666 -39290 0
rnode "a_n92570_11594.n5" 0 578.724 -63666 -39778 0
rnode "a_n92570_11594.n6" 0 10666.8 -69948 -27166 0
rnode "a_n92570_11594.n7" 0 156.283 -69948 -27166 0
rnode "a_n92570_11594.n8" 0 195.882 -70870 -27164 0
rnode "a_n92570_11594.t12" 0 17.1785 -73208 -26596 0
rnode "a_n92570_11594.t6" 0 7.98041 -73208 -28090 0
rnode "a_n92570_11594.n9" 0 57.358 -73208 -27358 0
rnode "a_n92570_11594.t1" 0 150.76 -74204 -26596 0
resist "a_n92570_11594.n7" "a_n92570_11594.n6" 2.25
resist "a_n92570_11594.n8" "a_n92570_11594.n2" 2.84295
resist "a_n92570_11594.n8" "a_n92570_11594.n7" 2.97355
resist "a_n92570_11594.n0" "a_n92570_11594.n9" 3.04236
resist "a_n92570_11594.n1" "a_n92570_11594.t0" 3.77774
resist "a_n92570_11594.n1" "a_n92570_11594.t2" 3.7816
resist "a_n92570_11594.n3" "a_n92570_11594.t3" 4.12428
resist "a_n92570_11594.t1" "a_n92570_11594.n0" 4.91198
resist "a_n92570_11594.n7" "a_n92570_11594.n3" 5.1753
resist "a_n92570_11594.n0" "a_n92570_11594.n1" 5.39524
resist "a_n92570_11594.n3" "a_n92570_11594.t4" 11.0084
resist "a_n92570_11594.n0" "a_n92570_11594.n8" 11.6195
resist "a_n92570_11594.n6" "a_n92570_11594.n5" 16.1772
resist "a_n92570_11594.n5" "a_n92570_11594.t5" 39.8535
resist "a_n92570_11594.n4" "a_n92570_11594.t11" 39.8535
resist "a_n92570_11594.n2" "a_n92570_11594.t7" 39.8535
resist "a_n92570_11594.n9" "a_n92570_11594.t6" 44.2357
resist "a_n92570_11594.n5" "a_n92570_11594.t10" 70.3148
resist "a_n92570_11594.n4" "a_n92570_11594.t9" 70.3148
resist "a_n92570_11594.n2" "a_n92570_11594.t8" 70.3148
resist "a_n92570_11594.n9" "a_n92570_11594.t12" 74.8583
resist "a_n92570_11594.n6" "a_n92570_11594.n4" 85.0331
killnode "a_n19172_n3204#"
rnode "a_n19172_n3204.n0" 0 1458.9 -15514 -2316 0
rnode "a_n19172_n3204.t0" 0 75.1686 -14144 -3048 0
rnode "a_n19172_n3204.t2" 0 75.3812 -14704 -3048 0
rnode "a_n19172_n3204.n1" 0 480.219 -14418 -2995 0
rnode "a_n19172_n3204.t6" 0 95.9633 -15744 -1554 0
rnode "a_n19172_n3204.t5" 0 44.5805 -15744 -3048 0
rnode "a_n19172_n3204.t3" 0 658.513 -19172 -1554 0
rnode "a_n19172_n3204.t4" 0 246.654 -19172 -3048 0
rnode "a_n19172_n3204.n2" 0 2449.52 -18806 -2408 0
rnode "a_n19172_n3204.n3" 0 872.815 -15009 -2356 0
rnode "a_n19172_n3204.t1" 0 842.287 -14760 -1554 0
resist "a_n19172_n3204.n3" "a_n19172_n3204.n0" 1.83091
resist "a_n19172_n3204.n1" "a_n19172_n3204.t0" 3.77774
resist "a_n19172_n3204.n1" "a_n19172_n3204.t2" 3.7816
resist "a_n19172_n3204.n2" "a_n19172_n3204.t3" 4.12411
resist "a_n19172_n3204.t1" "a_n19172_n3204.n3" 4.91231
resist "a_n19172_n3204.n3" "a_n19172_n3204.n1" 5.39524
resist "a_n19172_n3204.n2" "a_n19172_n3204.t4" 11.0084
resist "a_n19172_n3204.n0" "a_n19172_n3204.n2" 14.5237
resist "a_n19172_n3204.n0" "a_n19172_n3204.t5" 44.2357
resist "a_n19172_n3204.n0" "a_n19172_n3204.t6" 74.8583
killnode "a_n23792_n2082#"
rnode "a_n23792_n2082.t3" 0 150.297 -13132 -1554 0
rnode "a_n23792_n2082.t2" 0 111.359 -19200 -3048 0
rnode "a_n23792_n2082.t5" 0 210.813 -23752 -1554 0
rnode "a_n23792_n2082.n0" 0 2803.78 -18634 -2136 0
rnode "a_n23792_n2082.t4" 0 113.401 -17724 -3048 0
rnode "a_n23792_n2082.n1" 0 1568.11 -17104 -2086 0
rnode "a_n23792_n2082.n2" 0 1469.86 -12530 -2136 0
rnode "a_n23792_n2082.t0" 0 198.092 -11916 -2816 0
rnode "a_n23792_n2082.n3" 0 1466.3 -12062 -2094 0
rnode "a_n23792_n2082.t1" 0 407.992 -11916 -1882 0
resist "a_n23792_n2082.n1" "a_n23792_n2082.n0" 1.377
resist "a_n23792_n2082.t1" "a_n23792_n2082.n3" 2.21088
resist "a_n23792_n2082.n3" "a_n23792_n2082.n2" 2.66204
resist "a_n23792_n2082.n2" "a_n23792_n2082.n1" 4.1166
resist "a_n23792_n2082.n3" "a_n23792_n2082.t0" 6.28407
resist "a_n23792_n2082.n0" "a_n23792_n2082.t2" 51.8057
resist "a_n23792_n2082.n1" "a_n23792_n2082.t4" 51.8529
resist "a_n23792_n2082.n2" "a_n23792_n2082.t3" 82.4145
resist "a_n23792_n2082.n0" "a_n23792_n2082.t5" 86.4189
killnode "a_n55792_n2836#"
rnode "a_n55792_n2836.n0" 0 1292.92 -43241 -2472 0
rnode "a_n55792_n2836.t2" 0 38.1749 -43888 -2816 0
rnode "a_n55792_n2836.t3" 0 90.0591 -43888 -1882 0
rnode "a_n55792_n2836.n1" 0 298.371 -43888 -2370 0
rnode "a_n55792_n2836.t1" 0 147.144 -43096 -2816 0
rnode "a_n55792_n2836.t5" 0 163.6 -55752 -3048 0
rnode "a_n55792_n2836.t6" 0 130.517 -51200 -1554 0
rnode "a_n55792_n2836.n2" 0 2298.06 -50396 -2690 0
rnode "a_n55792_n2836.t7" 0 128.165 -49724 -1554 0
rnode "a_n55792_n2836.n3" 0 1283.95 -48944 -2690 0
rnode "a_n55792_n2836.t4" 0 88.6943 -45132 -3048 0
rnode "a_n55792_n2836.n4" 0 1242.58 -44534 -2678 0
rnode "a_n55792_n2836.t0" 0 397.759 -43096 -1882 0
resist "a_n55792_n2836.n3" "a_n55792_n2836.n2" 1.3068
resist "a_n55792_n2836.t0" "a_n55792_n2836.n0" 2.47138
resist "a_n55792_n2836.n0" "a_n55792_n2836.n1" 2.70674
resist "a_n55792_n2836.n0" "a_n55792_n2836.n4" 3.3948
resist "a_n55792_n2836.n4" "a_n55792_n2836.n3" 3.969
resist "a_n55792_n2836.n0" "a_n55792_n2836.t1" 6.02258
resist "a_n55792_n2836.n1" "a_n55792_n2836.t2" 39.8543
resist "a_n55792_n2836.n4" "a_n55792_n2836.t4" 51.5643
resist "a_n55792_n2836.n2" "a_n55792_n2836.t5" 55.8249
resist "a_n55792_n2836.n1" "a_n55792_n2836.t3" 70.3148
resist "a_n55792_n2836.n3" "a_n55792_n2836.t7" 82.6409
resist "a_n55792_n2836.n2" "a_n55792_n2836.t6" 82.7752
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n0" 0 1021.6 -21471 -2360 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t10" 0 62.0547 -21964 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t12" 0 28.828 -21964 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n1" 0 207.197 -21964 -2316 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t2" 0 48.6077 -20352 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t5" 0 48.7453 -20912 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n2" 0 310.534 -20626 -2995 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t6" 0 544.665 -20968 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t11" 0 25.173 -24768 -2816 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t9" 0 59.3861 -24768 -1882 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n3" 0 193.874 -24768 -2370 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n4" 0 702.129 -24302 -2122 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t0" 0 425.725 -22604 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t1" 0 159.509 -22604 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n5" 0 1431.53 -22970 -6516 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t7" 0 425.987 -27312 -5700 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t3" 0 162.054 -27312 -7194 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n6" 0 1311.58 -27668 -6554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t8" 0 425.987 -27312 -1458 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t4" 0 162.054 -27312 -2952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n7" 0 1284.7 -27668 -2312 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n8" 0 1126.16 -27894 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n9" 0 1202.47 -25228 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 0 229.449 -25078 -2130 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t5" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t8" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t7" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t0" 4.12509
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n9" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t6" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n8" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n7" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n6" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n5" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t1" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t4" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t3" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t11" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t12" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t9" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t10" 74.8583
killnode "a_n75760_12186#"
rnode "a_n75760_12186.t2" 0 184.779 -75760 12576 0
rnode "a_n75760_12186.t1" 0 131.493 -74552 11048 0
rnode "a_n75760_12186.t3" 0 244.385 -73316 12576 0
rnode "a_n75760_12186.n0" 0 779.228 -74848 12016 0
rnode "a_n75760_12186.n1" 0 1389.04 -74908 12542 0
rnode "a_n75760_12186.t0" 0 171.071 -74552 12542 0
resist "a_n75760_12186.n1" "a_n75760_12186.n0" 0.976237
resist "a_n75760_12186.t0" "a_n75760_12186.n1" 2.9429
resist "a_n75760_12186.n1" "a_n75760_12186.t2" 3.00122
resist "a_n75760_12186.n0" "a_n75760_12186.t1" 11.2152
resist "a_n75760_12186.n0" "a_n75760_12186.t3" 28.6629
killnode "a_n91612_11030#"
rnode "a_n91612_11030.n0" 0 7245.43 -76314 10062 0
rnode "a_n91612_11030.n1" 0 4090.72 -91371 11530 0
rnode "a_n91612_11030.t4" 0 133.561 -71970 12542 0
rnode "a_n91612_11030.t5" 0 367.163 -75870 12576 0
rnode "a_n91612_11030.t2" 0 77.9329 -74524 11048 0
rnode "a_n91612_11030.t3" 0 88.8974 -74524 6806 0
rnode "a_n91612_11030.n2" 0 2721.4 -76314 10062 0
rnode "a_n91612_11030.t1" 0 111.234 -91612 11186 0
rnode "a_n91612_11030.t7" 0 29.2893 -90740 11184 0
rnode "a_n91612_11030.t6" 0 69.0986 -90740 12118 0
rnode "a_n91612_11030.n3" 0 260.36 -90740 11630 0
rnode "a_n91612_11030.t0" 0 304.917 -91612 12120 0
resist "a_n91612_11030.n0" "a_n91612_11030.n2" 1.30664
resist "a_n91612_11030.t0" "a_n91612_11030.n1" 2.52892
resist "a_n91612_11030.n1" "a_n91612_11030.n3" 2.73317
resist "a_n91612_11030.n1" "a_n91612_11030.t1" 5.96595
resist "a_n91612_11030.n1" "a_n91612_11030.n0" 7.82277
resist "a_n91612_11030.n0" "a_n91612_11030.t5" 24.4274
resist "a_n91612_11030.n3" "a_n91612_11030.t7" 39.8535
resist "a_n91612_11030.n2" "a_n91612_11030.t2" 51.1578
resist "a_n91612_11030.n2" "a_n91612_11030.t3" 51.5032
resist "a_n91612_11030.n3" "a_n91612_11030.t6" 70.3148
resist "a_n91612_11030.n0" "a_n91612_11030.t4" 85.7552
killnode "a_12828_n3204#"
rnode "a_12828_n3204.n0" 0 1458.9 16486 -2316 0
rnode "a_12828_n3204.t4" 0 246.654 12828 -3048 0
rnode "a_12828_n3204.t1" 0 75.1686 17856 -3048 0
rnode "a_12828_n3204.t2" 0 75.3812 17296 -3048 0
rnode "a_12828_n3204.n1" 0 480.219 17582 -2995 0
rnode "a_12828_n3204.t3" 0 842.287 17240 -1554 0
rnode "a_12828_n3204.n2" 0 872.815 16994 -2356 0
rnode "a_12828_n3204.t5" 0 95.9633 16256 -1554 0
rnode "a_12828_n3204.t6" 0 44.5805 16256 -3048 0
rnode "a_12828_n3204.n3" 0 2449.58 13194 -2408 0
rnode "a_12828_n3204.t0" 0 658.454 12828 -1554 0
resist "a_12828_n3204.n0" "a_12828_n3204.n2" 1.83091
resist "a_12828_n3204.n1" "a_12828_n3204.t1" 3.77774
resist "a_12828_n3204.n1" "a_12828_n3204.t2" 3.7816
resist "a_12828_n3204.t0" "a_12828_n3204.n3" 4.12504
resist "a_12828_n3204.n2" "a_12828_n3204.t3" 4.91231
resist "a_12828_n3204.n2" "a_12828_n3204.n1" 5.39524
resist "a_12828_n3204.n3" "a_12828_n3204.t4" 11.0084
resist "a_12828_n3204.n3" "a_12828_n3204.n0" 14.5237
resist "a_12828_n3204.n0" "a_12828_n3204.t6" 44.2357
resist "a_12828_n3204.n0" "a_12828_n3204.t5" 74.8583
killnode "a_n51172_n3204#"
rnode "a_n51172_n3204.n0" 0 1458.9 -47514 -2316 0
rnode "a_n51172_n3204.t4" 0 246.654 -51172 -3048 0
rnode "a_n51172_n3204.t1" 0 75.1686 -46144 -3048 0
rnode "a_n51172_n3204.t3" 0 75.3812 -46704 -3048 0
rnode "a_n51172_n3204.n1" 0 480.219 -46418 -2995 0
rnode "a_n51172_n3204.t2" 0 842.287 -46760 -1554 0
rnode "a_n51172_n3204.n2" 0 872.815 -47006 -2356 0
rnode "a_n51172_n3204.t5" 0 95.9633 -47744 -1554 0
rnode "a_n51172_n3204.t6" 0 44.5805 -47744 -3048 0
rnode "a_n51172_n3204.n3" 0 2449.58 -50806 -2408 0
rnode "a_n51172_n3204.t0" 0 658.454 -51172 -1554 0
resist "a_n51172_n3204.n0" "a_n51172_n3204.n2" 1.83091
resist "a_n51172_n3204.n1" "a_n51172_n3204.t1" 3.77774
resist "a_n51172_n3204.n1" "a_n51172_n3204.t3" 3.7816
resist "a_n51172_n3204.t0" "a_n51172_n3204.n3" 4.12504
resist "a_n51172_n3204.n2" "a_n51172_n3204.t2" 4.91231
resist "a_n51172_n3204.n2" "a_n51172_n3204.n1" 5.39524
resist "a_n51172_n3204.n3" "a_n51172_n3204.t4" 11.0084
resist "a_n51172_n3204.n3" "a_n51172_n3204.n0" 14.5237
resist "a_n51172_n3204.n0" "a_n51172_n3204.t6" 44.2357
resist "a_n51172_n3204.n0" "a_n51172_n3204.t5" 74.8583
killnode "a_n55792_n2082#"
rnode "a_n55792_n2082.t3" 0 150.297 -45132 -1554 0
rnode "a_n55792_n2082.t2" 0 111.359 -51200 -3048 0
rnode "a_n55792_n2082.t5" 0 210.813 -55752 -1554 0
rnode "a_n55792_n2082.n0" 0 2803.78 -50634 -2136 0
rnode "a_n55792_n2082.t4" 0 113.401 -49724 -3048 0
rnode "a_n55792_n2082.n1" 0 1568.11 -49104 -2086 0
rnode "a_n55792_n2082.n2" 0 1469.86 -44530 -2136 0
rnode "a_n55792_n2082.t0" 0 198.092 -43916 -2816 0
rnode "a_n55792_n2082.n3" 0 1466.3 -44062 -2094 0
rnode "a_n55792_n2082.t1" 0 407.992 -43916 -1882 0
resist "a_n55792_n2082.n1" "a_n55792_n2082.n0" 1.377
resist "a_n55792_n2082.t1" "a_n55792_n2082.n3" 2.21088
resist "a_n55792_n2082.n3" "a_n55792_n2082.n2" 2.66204
resist "a_n55792_n2082.n2" "a_n55792_n2082.n1" 4.1166
resist "a_n55792_n2082.n3" "a_n55792_n2082.t0" 6.28407
resist "a_n55792_n2082.n0" "a_n55792_n2082.t2" 51.8057
resist "a_n55792_n2082.n1" "a_n55792_n2082.t4" 51.8529
resist "a_n55792_n2082.n2" "a_n55792_n2082.t3" 82.4145
resist "a_n55792_n2082.n0" "a_n55792_n2082.t5" 86.4189
killnode "a_n73502_6630#"
rnode "a_n73502_6630.t20" 0 58.5503 -61808 -40444 0
rnode "a_n73502_6630.t23" 0 167.861 -73380 6786 0
rnode "a_n73502_6630.t19" 0 80.1962 -71998 12542 0
rnode "a_n73502_6630.t21" 0 86.629 -73206 12576 0
rnode "a_n73502_6630.n0" 0 679.389 -72354 12542 0
rnode "a_n73502_6630.t0" 0 56.3288 -71998 11048 0
rnode "a_n73502_6630.n1" 0 219.655 -72364 11388 0
rnode "a_n73502_6630.n2" 0 3577.19 -72364 11388 0
rnode "a_n73502_6630.t7" 0 358.897 -40240 -69498 0
rnode "a_n73502_6630.t6" 0 358.897 -40920 -69498 0
rnode "a_n73502_6630.n3" 0 111.097 -40580 -69398 0
rnode "a_n73502_6630.t13" 0 358.897 -40240 -67818 0
rnode "a_n73502_6630.t10" 0 358.897 -40920 -67818 0
rnode "a_n73502_6630.n4" 0 134.046 -40580 -67718 0
rnode "a_n73502_6630.t14" 0 358.897 -31840 -64458 0
rnode "a_n73502_6630.t4" 0 358.897 -32520 -64458 0
rnode "a_n73502_6630.n5" 0 111.097 -32180 -64578 0
rnode "a_n73502_6630.t11" 0 358.897 -31840 -66138 0
rnode "a_n73502_6630.t3" 0 358.897 -32520 -66138 0
rnode "a_n73502_6630.n6" 0 133.405 -32180 -66258 0
rnode "a_n73502_6630.t5" 0 358.897 -31840 -69498 0
rnode "a_n73502_6630.t8" 0 358.897 -32520 -69498 0
rnode "a_n73502_6630.n7" 0 111.097 -32180 -69398 0
rnode "a_n73502_6630.t9" 0 358.897 -31840 -67818 0
rnode "a_n73502_6630.t18" 0 358.897 -32520 -67818 0
rnode "a_n73502_6630.n8" 0 134.046 -32180 -67718 0
rnode "a_n73502_6630.n9" 0 330.928 -32250 -66978 0
rnode "a_n73502_6630.n10" 0 330.928 -40510 -66978 0
rnode "a_n73502_6630.t16" 0 358.897 -40240 -66138 0
rnode "a_n73502_6630.t12" 0 358.897 -40920 -66138 0
rnode "a_n73502_6630.n11" 0 133.405 -40580 -66038 0
rnode "a_n73502_6630.t17" 0 358.897 -40240 -64458 0
rnode "a_n73502_6630.t15" 0 358.897 -40920 -64458 0
rnode "a_n73502_6630.n12" 0 4513.93 -40580 -64358 0
rnode "a_n73502_6630.n13" 0 9918.51 -67170 -39750 0
rnode "a_n73502_6630.t22" 0 156.314 -60478 -38950 0
rnode "a_n73502_6630.t2" 0 58.5503 -60478 -40444 0
rnode "a_n73502_6630.n14" 0 437.653 -60844 -39804 0
rnode "a_n73502_6630.n15" 0 251.618 -62272 -39822 0
rnode "a_n73502_6630.n16" 0 408.919 -62174 -39804 0
rnode "a_n73502_6630.t1" 0 156.294 -61808 -38950 0
resist "a_n73502_6630.n11" "a_n73502_6630.n10" 0.62175
resist "a_n73502_6630.n9" "a_n73502_6630.n6" 0.62175
resist "a_n73502_6630.n10" "a_n73502_6630.n4" 0.63975
resist "a_n73502_6630.n9" "a_n73502_6630.n8" 0.63975
resist "a_n73502_6630.n12" "a_n73502_6630.n11" 1.314
resist "a_n73502_6630.n4" "a_n73502_6630.n3" 1.314
resist "a_n73502_6630.n8" "a_n73502_6630.n7" 1.314
resist "a_n73502_6630.n6" "a_n73502_6630.n5" 1.314
resist "a_n73502_6630.n1" "a_n73502_6630.n0" 1.37271
resist "a_n73502_6630.n2" "a_n73502_6630.n1" 2.25
resist "a_n73502_6630.n16" "a_n73502_6630.n15" 2.33368
resist "a_n73502_6630.n12" "a_n73502_6630.t15" 2.37925
resist "a_n73502_6630.n12" "a_n73502_6630.t17" 2.37925
resist "a_n73502_6630.n11" "a_n73502_6630.t12" 2.37925
resist "a_n73502_6630.n11" "a_n73502_6630.t16" 2.37925
resist "a_n73502_6630.n4" "a_n73502_6630.t10" 2.37925
resist "a_n73502_6630.n4" "a_n73502_6630.t13" 2.37925
resist "a_n73502_6630.n3" "a_n73502_6630.t6" 2.37925
resist "a_n73502_6630.n3" "a_n73502_6630.t7" 2.37925
resist "a_n73502_6630.n8" "a_n73502_6630.t18" 2.37925
resist "a_n73502_6630.n8" "a_n73502_6630.t9" 2.37925
resist "a_n73502_6630.n7" "a_n73502_6630.t8" 2.37925
resist "a_n73502_6630.n7" "a_n73502_6630.t5" 2.37925
resist "a_n73502_6630.n6" "a_n73502_6630.t3" 2.37925
resist "a_n73502_6630.n6" "a_n73502_6630.t11" 2.37925
resist "a_n73502_6630.n5" "a_n73502_6630.t4" 2.37925
resist "a_n73502_6630.n5" "a_n73502_6630.t14" 2.37925
resist "a_n73502_6630.n0" "a_n73502_6630.t19" 2.94156
resist "a_n73502_6630.n0" "a_n73502_6630.t21" 3.00122
resist "a_n73502_6630.n14" "a_n73502_6630.t22" 4.12428
resist "a_n73502_6630.t1" "a_n73502_6630.n16" 4.12562
resist "a_n73502_6630.n15" "a_n73502_6630.n14" 4.15864
resist "a_n73502_6630.n15" "a_n73502_6630.n13" 7.84012
resist "a_n73502_6630.n1" "a_n73502_6630.t0" 10.8177
resist "a_n73502_6630.n16" "a_n73502_6630.t20" 11.0084
resist "a_n73502_6630.n14" "a_n73502_6630.t2" 11.0084
resist "a_n73502_6630.n10" "a_n73502_6630.n9" 11.934
resist "a_n73502_6630.n2" "a_n73502_6630.t23" 12.5326
resist "a_n73502_6630.n13" "a_n73502_6630.n12" 25.7817
resist "a_n73502_6630.n13" "a_n73502_6630.n2" 28.257
killnode "a_n23664_10796#"
rnode "a_n23664_10796.n0" 0 1458.9 -22365 11644 0
rnode "a_n23664_10796.t4" 0 246.654 -18636 10952 0
rnode "a_n23664_10796.t6" 0 95.9633 -22064 12446 0
rnode "a_n23664_10796.t5" 0 44.5805 -22064 10952 0
rnode "a_n23664_10796.t2" 0 75.3812 -23104 10952 0
rnode "a_n23664_10796.t0" 0 75.1686 -23664 10952 0
rnode "a_n23664_10796.n1" 0 480.219 -23390 11005 0
rnode "a_n23664_10796.t3" 0 842.18 -23048 12446 0
rnode "a_n23664_10796.n2" 0 872.922 -22905 11644 0
rnode "a_n23664_10796.n3" 0 2449.62 -19002 11592 0
rnode "a_n23664_10796.t1" 0 658.416 -18636 12446 0
resist "a_n23664_10796.n0" "a_n23664_10796.n2" 1.83091
resist "a_n23664_10796.n1" "a_n23664_10796.t0" 3.77774
resist "a_n23664_10796.n1" "a_n23664_10796.t2" 3.7816
resist "a_n23664_10796.t1" "a_n23664_10796.n3" 4.12562
resist "a_n23664_10796.n2" "a_n23664_10796.t3" 4.91198
resist "a_n23664_10796.n2" "a_n23664_10796.n1" 5.39524
resist "a_n23664_10796.n3" "a_n23664_10796.t4" 11.0084
resist "a_n23664_10796.n3" "a_n23664_10796.n0" 14.5237
resist "a_n23664_10796.n0" "a_n23664_10796.t5" 44.2357
resist "a_n23664_10796.n0" "a_n23664_10796.t6" 74.8583
killnode "a_n24648_10796#"
rnode "a_n24648_10796.n0" 0 1620.08 -24315 11506 0
rnode "a_n24648_10796.t4" 0 58.7635 -23076 12446 0
rnode "a_n24648_10796.t5" 0 26.9426 -23076 10952 0
rnode "a_n24648_10796.n1" 0 285.443 -23076 11536 0
rnode "a_n24648_10796.t3" 0 411.632 -24648 12446 0
rnode "a_n24648_10796.t0" 0 140.55 -24648 10952 0
rnode "a_n24648_10796.t2" 0 140.55 -20056 10952 0
rnode "a_n24648_10796.n2" 0 1442.68 -19700 10952 0
rnode "a_n24648_10796.t1" 0 473.359 -20056 12446 0
resist "a_n24648_10796.n0" "a_n24648_10796.t3" 4.52974
resist "a_n24648_10796.t1" "a_n24648_10796.n2" 4.53067
resist "a_n24648_10796.n0" "a_n24648_10796.n1" 5.7946
resist "a_n24648_10796.n2" "a_n24648_10796.n0" 8.89741
resist "a_n24648_10796.n0" "a_n24648_10796.t0" 10.605
resist "a_n24648_10796.n2" "a_n24648_10796.t2" 10.605
resist "a_n24648_10796.n1" "a_n24648_10796.t5" 44.0692
resist "a_n24648_10796.n1" "a_n24648_10796.t4" 75.0247
killnode "a_n14820_n28246#"
rnode "a_n14820_n28246.n0" 0 566.519 -13595 -27402 0
rnode "a_n14820_n28246.t3" 0 27.0293 -14260 -28090 0
rnode "a_n14820_n28246.t0" 0 26.9531 -14820 -28090 0
rnode "a_n14820_n28246.n1" 0 172.191 -14546 -28037 0
rnode "a_n14820_n28246.t8" 0 13.9581 -10404 -27858 0
rnode "a_n14820_n28246.t9" 0 32.9297 -10404 -26924 0
rnode "a_n14820_n28246.n2" 0 107.504 -10404 -27412 0
rnode "a_n14820_n28246.t4" 0 236.118 -7068 -26596 0
rnode "a_n14820_n28246.t1" 0 88.4422 -7068 -28090 0
rnode "a_n14820_n28246.n3" 0 684.519 -7434 -27450 0
rnode "a_n14820_n28246.t5" 0 13.9581 35468 11186 0
rnode "a_n14820_n28246.t11" 0 32.9297 35468 12120 0
rnode "a_n14820_n28246.n4" 0 16968.9 35468 11632 0
rnode "a_n14820_n28246.t7" 0 13.9581 -3666 -40224 0
rnode "a_n14820_n28246.t10" 0 32.9297 -3666 -39290 0
rnode "a_n14820_n28246.n5" 0 1159.21 -3666 -39778 0
rnode "a_n14820_n28246.n6" 0 17149.2 -9948 -27166 0
rnode "a_n14820_n28246.n7" 0 313.043 -9948 -27166 0
rnode "a_n14820_n28246.n8" 0 392.362 -10870 -27164 0
rnode "a_n14820_n28246.t12" 0 34.4094 -13208 -26596 0
rnode "a_n14820_n28246.t6" 0 15.9852 -13208 -28090 0
rnode "a_n14820_n28246.n9" 0 114.891 -13208 -27358 0
rnode "a_n14820_n28246.t2" 0 301.979 -14204 -26596 0
resist "a_n14820_n28246.n7" "a_n14820_n28246.n6" 2.25
resist "a_n14820_n28246.n8" "a_n14820_n28246.n2" 2.84295
resist "a_n14820_n28246.n8" "a_n14820_n28246.n7" 2.97355
resist "a_n14820_n28246.n0" "a_n14820_n28246.n9" 3.04236
resist "a_n14820_n28246.n1" "a_n14820_n28246.t0" 3.77774
resist "a_n14820_n28246.n1" "a_n14820_n28246.t3" 3.7816
resist "a_n14820_n28246.n3" "a_n14820_n28246.t4" 4.12428
resist "a_n14820_n28246.t2" "a_n14820_n28246.n0" 4.91198
resist "a_n14820_n28246.n7" "a_n14820_n28246.n3" 5.1753
resist "a_n14820_n28246.n0" "a_n14820_n28246.n1" 5.39524
resist "a_n14820_n28246.n3" "a_n14820_n28246.t1" 11.0084
resist "a_n14820_n28246.n0" "a_n14820_n28246.n8" 11.6195
resist "a_n14820_n28246.n6" "a_n14820_n28246.n5" 16.1772
resist "a_n14820_n28246.n5" "a_n14820_n28246.t7" 39.8535
resist "a_n14820_n28246.n4" "a_n14820_n28246.t5" 39.8535
resist "a_n14820_n28246.n2" "a_n14820_n28246.t8" 39.8535
resist "a_n14820_n28246.n9" "a_n14820_n28246.t6" 44.2357
resist "a_n14820_n28246.n5" "a_n14820_n28246.t10" 70.3148
resist "a_n14820_n28246.n4" "a_n14820_n28246.t11" 70.3148
resist "a_n14820_n28246.n2" "a_n14820_n28246.t9" 70.3148
resist "a_n14820_n28246.n9" "a_n14820_n28246.t12" 74.8583
resist "a_n14820_n28246.n6" "a_n14820_n28246.n4" 89.6795
killnode "a_9964_10796#"
rnode "a_9964_10796.t1" 0 146.586 11888 10952 0
rnode "a_9964_10796.t3" 0 44.796 10524 10952 0
rnode "a_9964_10796.t4" 0 44.6696 9964 10952 0
rnode "a_9964_10796.n0" 0 285.375 10238 11005 0
rnode "a_9964_10796.t2" 0 500.473 10580 12446 0
rnode "a_9964_10796.n1" 0 553.195 10723 11644 0
rnode "a_9964_10796.n2" 0 1131.2 11522 11592 0
rnode "a_9964_10796.t0" 0 393.702 11888 12446 0
resist "a_9964_10796.n0" "a_9964_10796.t4" 3.77774
resist "a_9964_10796.n0" "a_9964_10796.t3" 3.7816
resist "a_9964_10796.t0" "a_9964_10796.n2" 4.12509
resist "a_9964_10796.n1" "a_9964_10796.t2" 4.91198
resist "a_9964_10796.n1" "a_9964_10796.n0" 5.39524
resist "a_9964_10796.n2" "a_9964_10796.n1" 7.51274
resist "a_9964_10796.n2" "a_9964_10796.t1" 11.0078
killnode "a_42728_6688#"
rnode "a_42728_6688.n0" 0 1458.9 46386 7576 0
rnode "a_42728_6688.t0" 0 246.654 42728 6844 0
rnode "a_42728_6688.t1" 0 75.1686 47756 6844 0
rnode "a_42728_6688.t3" 0 75.3812 47196 6844 0
rnode "a_42728_6688.n1" 0 480.219 47482 6897 0
rnode "a_42728_6688.t4" 0 842.287 47140 8338 0
rnode "a_42728_6688.n2" 0 872.815 46894 7536 0
rnode "a_42728_6688.t5" 0 95.9633 46156 8338 0
rnode "a_42728_6688.t6" 0 44.5805 46156 6844 0
rnode "a_42728_6688.n3" 0 2449.58 43094 7484 0
rnode "a_42728_6688.t2" 0 658.454 42728 8338 0
resist "a_42728_6688.n0" "a_42728_6688.n2" 1.83091
resist "a_42728_6688.n1" "a_42728_6688.t1" 3.77774
resist "a_42728_6688.n1" "a_42728_6688.t3" 3.7816
resist "a_42728_6688.t2" "a_42728_6688.n3" 4.12504
resist "a_42728_6688.n2" "a_42728_6688.t4" 4.91231
resist "a_42728_6688.n2" "a_42728_6688.n1" 5.39524
resist "a_42728_6688.n3" "a_42728_6688.t0" 11.0084
resist "a_42728_6688.n3" "a_42728_6688.n0" 14.5237
resist "a_42728_6688.n0" "a_42728_6688.t6" 44.2357
resist "a_42728_6688.n0" "a_42728_6688.t5" 74.8583
killnode "a_n57892_11028#"
rnode "a_n57892_11028.t0" 0 198.092 -57892 11184 0
rnode "a_n57892_11028.t2" 0 150.3 -56676 12446 0
rnode "a_n57892_11028.t4" 0 111.361 -50608 10952 0
rnode "a_n57892_11028.t3" 0 210.813 -46056 12446 0
rnode "a_n57892_11028.n0" 0 2803.78 -51174 11864 0
rnode "a_n57892_11028.t5" 0 113.403 -52084 10952 0
rnode "a_n57892_11028.n1" 0 1568.11 -52704 11914 0
rnode "a_n57892_11028.n2" 0 1469.85 -57278 11864 0
rnode "a_n57892_11028.n3" 0 1466.32 -57726 11914 0
rnode "a_n57892_11028.t1" 0 407.979 -57892 12118 0
resist "a_n57892_11028.n1" "a_n57892_11028.n0" 1.377
resist "a_n57892_11028.t1" "a_n57892_11028.n3" 2.21072
resist "a_n57892_11028.n3" "a_n57892_11028.n2" 2.66203
resist "a_n57892_11028.n2" "a_n57892_11028.n1" 4.1166
resist "a_n57892_11028.n3" "a_n57892_11028.t0" 6.28407
resist "a_n57892_11028.n0" "a_n57892_11028.t4" 51.8067
resist "a_n57892_11028.n1" "a_n57892_11028.t5" 51.8539
resist "a_n57892_11028.n2" "a_n57892_11028.t2" 82.4155
resist "a_n57892_11028.n0" "a_n57892_11028.t3" 86.4189
killnode "a_n24076_n28014#"
rnode "a_n24076_n28014.n0" 0 1293.27 -23931 -27514 0
rnode "a_n24076_n28014.t6" 0 38.174 -23284 -27858 0
rnode "a_n24076_n28014.t2" 0 90.0591 -23284 -26924 0
rnode "a_n24076_n28014.n1" 0 298.372 -23284 -27412 0
rnode "a_n24076_n28014.t1" 0 147.143 -24076 -27858 0
rnode "a_n24076_n28014.t3" 0 163.6 -11420 -28090 0
rnode "a_n24076_n28014.t5" 0 130.517 -15972 -26596 0
rnode "a_n24076_n28014.n2" 0 2298.06 -16776 -27732 0
rnode "a_n24076_n28014.t4" 0 128.166 -17448 -26596 0
rnode "a_n24076_n28014.n3" 0 1283.95 -18228 -27732 0
rnode "a_n24076_n28014.t7" 0 88.6965 -22040 -28090 0
rnode "a_n24076_n28014.n4" 0 1242.58 -22638 -27720 0
rnode "a_n24076_n28014.t0" 0 397.411 -24076 -26924 0
resist "a_n24076_n28014.n3" "a_n24076_n28014.n2" 1.3068
resist "a_n24076_n28014.t0" "a_n24076_n28014.n0" 2.47158
resist "a_n24076_n28014.n0" "a_n24076_n28014.n1" 2.70674
resist "a_n24076_n28014.n0" "a_n24076_n28014.n4" 3.3948
resist "a_n24076_n28014.n4" "a_n24076_n28014.n3" 3.969
resist "a_n24076_n28014.n0" "a_n24076_n28014.t1" 6.02258
resist "a_n24076_n28014.n1" "a_n24076_n28014.t6" 39.8535
resist "a_n24076_n28014.n4" "a_n24076_n28014.t7" 51.5653
resist "a_n24076_n28014.n2" "a_n24076_n28014.t3" 55.8259
resist "a_n24076_n28014.n1" "a_n24076_n28014.t2" 70.3148
resist "a_n24076_n28014.n3" "a_n24076_n28014.t4" 82.6419
resist "a_n24076_n28014.n2" "a_n24076_n28014.t5" 82.7752
killnode "a_n64400_n28246#"
rnode "a_n64400_n28246.t0" 0 43.9024 -63840 -28090 0
rnode "a_n64400_n28246.t2" 0 43.7786 -64400 -28090 0
rnode "a_n64400_n28246.n0" 0 279.682 -64126 -28037 0
rnode "a_n64400_n28246.t4" 0 381.113 -62476 -26596 0
rnode "a_n64400_n28246.t3" 0 143.652 -62476 -28090 0
rnode "a_n64400_n28246.n1" 0 1075.22 -62842 -27450 0
rnode "a_n64400_n28246.n2" 0 542.16 -63535 -27398 0
rnode "a_n64400_n28246.t1" 0 490.49 -63784 -26596 0
resist "a_n64400_n28246.n0" "a_n64400_n28246.t2" 3.77774
resist "a_n64400_n28246.n0" "a_n64400_n28246.t0" 3.7816
resist "a_n64400_n28246.n1" "a_n64400_n28246.t4" 4.12428
resist "a_n64400_n28246.t1" "a_n64400_n28246.n2" 4.91198
resist "a_n64400_n28246.n2" "a_n64400_n28246.n0" 5.39524
resist "a_n64400_n28246.n2" "a_n64400_n28246.n1" 7.51274
resist "a_n64400_n28246.n1" "a_n64400_n28246.t3" 11.0084
killnode "a_n45716_n7312#"
rnode "a_n45716_n7312.t4" 0 143.873 -43984 -7156 0
rnode "a_n45716_n7312.t1" 0 43.9697 -45156 -7156 0
rnode "a_n45716_n7312.t3" 0 43.8457 -45716 -7156 0
rnode "a_n45716_n7312.n0" 0 280.111 -45442 -7103 0
rnode "a_n45716_n7312.t2" 0 491.242 -45100 -5662 0
rnode "a_n45716_n7312.n1" 0 534.715 -44957 -6464 0
rnode "a_n45716_n7312.n2" 0 1078.19 -44350 -6516 0
rnode "a_n45716_n7312.t0" 0 384.053 -43984 -5662 0
resist "a_n45716_n7312.n0" "a_n45716_n7312.t3" 3.77774
resist "a_n45716_n7312.n0" "a_n45716_n7312.t1" 3.7816
resist "a_n45716_n7312.t0" "a_n45716_n7312.n2" 4.12562
resist "a_n45716_n7312.n1" "a_n45716_n7312.t2" 4.91198
resist "a_n45716_n7312.n1" "a_n45716_n7312.n0" 5.39524
resist "a_n45716_n7312.n2" "a_n45716_n7312.n1" 7.28438
resist "a_n45716_n7312.n2" "a_n45716_n7312.t4" 11.0084
killnode "a_n88834_12056#"
rnode "a_n88834_12056.n0" 0 15196.8 -3202 -43554 0
rnode "a_n88834_12056.n1" 0 3270.42 18110 -62647 0
rnode "a_n88834_12056.t10" 0 66.7227 82896 -3048 0
rnode "a_n88834_12056.t24" 0 25.9575 18600 -61845 0
rnode "a_n88834_12056.t25" 0 12.0588 18600 -63339 0
rnode "a_n88834_12056.n2" 0 102.879 18600 -62607 0
rnode "a_n88834_12056.t18" 0 42.3303 17864 -63031 0
rnode "a_n88834_12056.t19" 0 88.439 17864 -62097 0
rnode "a_n88834_12056.t13" 0 178.104 -88704 12446 0
rnode "a_n88834_12056.t3" 0 66.7227 -88704 10952 0
rnode "a_n88834_12056.n3" 0 5708.11 -89070 11592 0
rnode "a_n88834_12056.t2" 0 178.104 -56704 12446 0
rnode "a_n88834_12056.t21" 0 66.7227 -56704 10952 0
rnode "a_n88834_12056.n4" 0 4421.21 -57070 11592 0
rnode "a_n88834_12056.n5" 0 26196.3 -64714 -43710 0
rnode "a_n88834_12056.t8" 0 178.107 -45104 -1554 0
rnode "a_n88834_12056.t9" 0 66.7227 -45104 -3048 0
rnode "a_n88834_12056.n6" 0 3716.02 -44738 -2408 0
rnode "a_n88834_12056.n7" 0 10071.7 -38240 -43710 0
rnode "a_n88834_12056.t22" 0 178.104 -24704 12446 0
rnode "a_n88834_12056.t11" 0 66.7227 -24704 10952 0
rnode "a_n88834_12056.n8" 0 4421.21 -25070 11592 0
rnode "a_n88834_12056.n9" 0 11419 -32714 -43710 0
rnode "a_n88834_12056.t15" 0 178.107 -13104 -1554 0
rnode "a_n88834_12056.t12" 0 66.7227 -13104 -3048 0
rnode "a_n88834_12056.n10" 0 3374.86 -12738 -2408 0
rnode "a_n88834_12056.t7" 0 178.104 7296 12446 0
rnode "a_n88834_12056.t5" 0 66.7227 7296 10952 0
rnode "a_n88834_12056.n11" 0 4421.21 6930 11592 0
rnode "a_n88834_12056.n12" 0 10860.6 -714 -43710 0
rnode "a_n88834_12056.t6" 0 178.107 18896 -1554 0
rnode "a_n88834_12056.t20" 0 66.7227 18896 -3048 0
rnode "a_n88834_12056.n13" 0 3374.86 19262 -2408 0
rnode "a_n88834_12056.n14" 0 10195.3 26906 -43710 0
rnode "a_n88834_12056.t17" 0 178.104 39296 12446 0
rnode "a_n88834_12056.t4" 0 66.7227 39296 10952 0
rnode "a_n88834_12056.n15" 0 4421.21 38930 11592 0
rnode "a_n88834_12056.n16" 0 11200.7 31286 -43710 0
rnode "a_n88834_12056.t16" 0 178.107 50896 -1554 0
rnode "a_n88834_12056.t23" 0 66.7227 50896 -3048 0
rnode "a_n88834_12056.n17" 0 3374.79 51262 -2408 0
rnode "a_n88834_12056.n18" 0 10195.2 58906 -43710 0
rnode "a_n88834_12056.t14" 0 178.104 71296 12446 0
rnode "a_n88834_12056.t1" 0 66.7227 71296 10952 0
rnode "a_n88834_12056.n19" 0 4421.21 70930 11592 0
rnode "a_n88834_12056.n20" 0 19512 63286 -43710 0
rnode "a_n88834_12056.n21" 0 4462.5 83262 -2408 0
rnode "a_n88834_12056.t0" 0 178.091 82896 -1554 0
resist "a_n88834_12056.n16" "a_n88834_12056.n14" 0.758077
resist "a_n88834_12056.n20" "a_n88834_12056.n18" 0.758077
resist "a_n88834_12056.n12" "a_n88834_12056.n0" 0.762967
resist "a_n88834_12056.n1" "a_n88834_12056.n2" 0.79387
resist "a_n88834_12056.n9" "a_n88834_12056.n7" 0.956423
resist "a_n88834_12056.n1" "a_n88834_12056.t19" 2.11585
resist "a_n88834_12056.n1" "a_n88834_12056.n0" 25.7238
resist "a_n88834_12056.n6" "a_n88834_12056.t8" 4.12358
resist "a_n88834_12056.n10" "a_n88834_12056.t15" 4.12358
resist "a_n88834_12056.n13" "a_n88834_12056.t6" 4.12358
resist "a_n88834_12056.n17" "a_n88834_12056.t16" 4.12358
resist "a_n88834_12056.n3" "a_n88834_12056.t13" 4.12375
resist "a_n88834_12056.n4" "a_n88834_12056.t2" 4.12375
resist "a_n88834_12056.n8" "a_n88834_12056.t22" 4.12375
resist "a_n88834_12056.n11" "a_n88834_12056.t7" 4.12375
resist "a_n88834_12056.n15" "a_n88834_12056.t17" 4.12375
resist "a_n88834_12056.n19" "a_n88834_12056.t14" 4.12375
resist "a_n88834_12056.t0" "a_n88834_12056.n21" 4.12451
resist "a_n88834_12056.n7" "a_n88834_12056.n5" 4.58204
resist "a_n88834_12056.n0" "a_n88834_12056.n9" 4.78038
resist "a_n88834_12056.n14" "a_n88834_12056.n12" 4.78038
resist "a_n88834_12056.n18" "a_n88834_12056.n16" 4.78038
resist "a_n88834_12056.n1" "a_n88834_12056.t18" 6.13711
resist "a_n88834_12056.n21" "a_n88834_12056.t10" 11.0078
resist "a_n88834_12056.n3" "a_n88834_12056.t3" 11.0078
resist "a_n88834_12056.n4" "a_n88834_12056.t21" 11.0078
resist "a_n88834_12056.n6" "a_n88834_12056.t9" 11.0078
resist "a_n88834_12056.n8" "a_n88834_12056.t11" 11.0078
resist "a_n88834_12056.n10" "a_n88834_12056.t12" 11.0078
resist "a_n88834_12056.n11" "a_n88834_12056.t5" 11.0078
resist "a_n88834_12056.n13" "a_n88834_12056.t20" 11.0078
resist "a_n88834_12056.n15" "a_n88834_12056.t4" 11.0078
resist "a_n88834_12056.n17" "a_n88834_12056.t23" 11.0078
resist "a_n88834_12056.n19" "a_n88834_12056.t1" 11.0078
resist "a_n88834_12056.n18" "a_n88834_12056.n17" 36.5297
resist "a_n88834_12056.n0" "a_n88834_12056.n10" 36.5302
resist "a_n88834_12056.n14" "a_n88834_12056.n13" 36.5302
resist "a_n88834_12056.n21" "a_n88834_12056.n20" 41.3106
resist "a_n88834_12056.n7" "a_n88834_12056.n6" 41.5008
resist "a_n88834_12056.n5" "a_n88834_12056.n4" 42.8302
resist "a_n88834_12056.n9" "a_n88834_12056.n8" 42.8302
resist "a_n88834_12056.n12" "a_n88834_12056.n11" 42.8302
resist "a_n88834_12056.n16" "a_n88834_12056.n15" 42.8302
resist "a_n88834_12056.n20" "a_n88834_12056.n19" 42.8302
resist "a_n88834_12056.n2" "a_n88834_12056.t25" 44.2357
resist "a_n88834_12056.n5" "a_n88834_12056.n3" 48.3686
resist "a_n88834_12056.n2" "a_n88834_12056.t24" 74.8583
killnode "a_78118_n1944#"
rnode "a_78118_n1944.n0" 0 1620.15 82507 -2494 0
rnode "a_78118_n1944.t4" 0 58.7635 81268 -1554 0
rnode "a_78118_n1944.t5" 0 26.9426 81268 -3048 0
rnode "a_78118_n1944.n1" 0 285.443 81268 -2464 0
rnode "a_78118_n1944.t2" 0 473.397 78248 -1554 0
rnode "a_78118_n1944.t0" 0 140.55 78248 -3048 0
rnode "a_78118_n1944.n2" 0 1442.64 77892 -3048 0
rnode "a_78118_n1944.t3" 0 140.55 82840 -3048 0
rnode "a_78118_n1944.t1" 0 411.57 82840 -1554 0
resist "a_78118_n1944.n2" "a_78118_n1944.t2" 4.52991
resist "a_78118_n1944.t1" "a_78118_n1944.n0" 4.53126
resist "a_78118_n1944.n0" "a_78118_n1944.n1" 5.7946
resist "a_78118_n1944.n0" "a_78118_n1944.n2" 8.89741
resist "a_78118_n1944.n0" "a_78118_n1944.t3" 10.605
resist "a_78118_n1944.n2" "a_78118_n1944.t0" 10.605
resist "a_78118_n1944.n1" "a_78118_n1944.t5" 44.0692
resist "a_78118_n1944.n1" "a_78118_n1944.t4" 75.0247
killnode "a_72208_n2082#"
rnode "a_72208_n2082.t2" 0 150.297 82868 -1554 0
rnode "a_72208_n2082.t4" 0 111.359 76800 -3048 0
rnode "a_72208_n2082.t5" 0 210.813 72248 -1554 0
rnode "a_72208_n2082.n0" 0 2803.78 77366 -2136 0
rnode "a_72208_n2082.t3" 0 113.401 78276 -3048 0
rnode "a_72208_n2082.n1" 0 1568.11 78896 -2086 0
rnode "a_72208_n2082.n2" 0 1469.86 83470 -2136 0
rnode "a_72208_n2082.t0" 0 198.092 84084 -2816 0
rnode "a_72208_n2082.n3" 0 1466.3 83938 -2094 0
rnode "a_72208_n2082.t1" 0 407.992 84084 -1882 0
resist "a_72208_n2082.n1" "a_72208_n2082.n0" 1.377
resist "a_72208_n2082.t1" "a_72208_n2082.n3" 2.21088
resist "a_72208_n2082.n3" "a_72208_n2082.n2" 2.66204
resist "a_72208_n2082.n2" "a_72208_n2082.n1" 4.1166
resist "a_72208_n2082.n3" "a_72208_n2082.t0" 6.28407
resist "a_72208_n2082.n0" "a_72208_n2082.t4" 51.8057
resist "a_72208_n2082.n1" "a_72208_n2082.t3" 51.8529
resist "a_72208_n2082.n2" "a_72208_n2082.t2" 82.4145
resist "a_72208_n2082.n0" "a_72208_n2082.t5" 86.4189
killnode "a_n66028_n28246#"
rnode "a_n66028_n28246.n0" 0 1458.9 -64729 -27398 0
rnode "a_n66028_n28246.t2" 0 75.3812 -65468 -28090 0
rnode "a_n66028_n28246.t0" 0 75.1686 -66028 -28090 0
rnode "a_n66028_n28246.n1" 0 480.219 -65754 -28037 0
rnode "a_n66028_n28246.t5" 0 95.9633 -64428 -26596 0
rnode "a_n66028_n28246.t6" 0 44.5805 -64428 -28090 0
rnode "a_n66028_n28246.t3" 0 658.502 -61000 -26596 0
rnode "a_n66028_n28246.t4" 0 246.654 -61000 -28090 0
rnode "a_n66028_n28246.n2" 0 2449.53 -61366 -27450 0
rnode "a_n66028_n28246.n3" 0 872.922 -65163 -27398 0
rnode "a_n66028_n28246.t1" 0 842.18 -65412 -26596 0
resist "a_n66028_n28246.n3" "a_n66028_n28246.n0" 1.83091
resist "a_n66028_n28246.n1" "a_n66028_n28246.t0" 3.77774
resist "a_n66028_n28246.n1" "a_n66028_n28246.t2" 3.7816
resist "a_n66028_n28246.n2" "a_n66028_n28246.t3" 4.12428
resist "a_n66028_n28246.t1" "a_n66028_n28246.n3" 4.91198
resist "a_n66028_n28246.n3" "a_n66028_n28246.n1" 5.39524
resist "a_n66028_n28246.n2" "a_n66028_n28246.t4" 11.0084
resist "a_n66028_n28246.n0" "a_n66028_n28246.n2" 14.5237
resist "a_n66028_n28246.n0" "a_n66028_n28246.t6" 44.2357
resist "a_n66028_n28246.n0" "a_n66028_n28246.t5" 74.8583
killnode "a_n67012_n28246#"
rnode "a_n67012_n28246.n0" 0 1620.12 -66679 -27536 0
rnode "a_n67012_n28246.t5" 0 58.7635 -65440 -26596 0
rnode "a_n67012_n28246.t4" 0 26.9426 -65440 -28090 0
rnode "a_n67012_n28246.n1" 0 285.443 -65440 -27506 0
rnode "a_n67012_n28246.t2" 0 473.406 -62420 -26596 0
rnode "a_n67012_n28246.t1" 0 140.55 -62420 -28090 0
rnode "a_n67012_n28246.n2" 0 1442.63 -62064 -28090 0
rnode "a_n67012_n28246.t3" 0 140.55 -67012 -28090 0
rnode "a_n67012_n28246.t0" 0 411.594 -67012 -26596 0
resist "a_n67012_n28246.n2" "a_n67012_n28246.t2" 4.52974
resist "a_n67012_n28246.t0" "a_n67012_n28246.n0" 4.53067
resist "a_n67012_n28246.n0" "a_n67012_n28246.n1" 5.7946
resist "a_n67012_n28246.n0" "a_n67012_n28246.n2" 8.89741
resist "a_n67012_n28246.n0" "a_n67012_n28246.t3" 10.605
resist "a_n67012_n28246.n2" "a_n67012_n28246.t1" 10.605
resist "a_n67012_n28246.n1" "a_n67012_n28246.t4" 44.0692
resist "a_n67012_n28246.n1" "a_n67012_n28246.t5" 75.0247
killnode "a_n73180_n28246#"
rnode "a_n73180_n28246.t3" 0 143.873 -71448 -28090 0
rnode "a_n73180_n28246.t2" 0 43.9697 -72620 -28090 0
rnode "a_n73180_n28246.t4" 0 43.8457 -73180 -28090 0
rnode "a_n73180_n28246.n0" 0 280.111 -72906 -28037 0
rnode "a_n73180_n28246.t1" 0 491.242 -72564 -26596 0
rnode "a_n73180_n28246.n1" 0 534.715 -72421 -27398 0
rnode "a_n73180_n28246.n2" 0 1078.19 -71814 -27450 0
rnode "a_n73180_n28246.t0" 0 384.053 -71448 -26596 0
resist "a_n73180_n28246.n0" "a_n73180_n28246.t4" 3.77774
resist "a_n73180_n28246.n0" "a_n73180_n28246.t2" 3.7816
resist "a_n73180_n28246.t0" "a_n73180_n28246.n2" 4.12562
resist "a_n73180_n28246.n1" "a_n73180_n28246.t1" 4.91198
resist "a_n73180_n28246.n1" "a_n73180_n28246.n0" 5.39524
resist "a_n73180_n28246.n2" "a_n73180_n28246.n1" 7.28438
resist "a_n73180_n28246.n2" "a_n73180_n28246.t3" 11.0084
killnode "a_n84076_n28014#"
rnode "a_n84076_n28014.n0" 0 1293.27 -83931 -27514 0
rnode "a_n84076_n28014.t5" 0 38.174 -83284 -27858 0
rnode "a_n84076_n28014.t7" 0 90.0591 -83284 -26924 0
rnode "a_n84076_n28014.n1" 0 298.372 -83284 -27412 0
rnode "a_n84076_n28014.t0" 0 147.143 -84076 -27858 0
rnode "a_n84076_n28014.t2" 0 163.6 -71420 -28090 0
rnode "a_n84076_n28014.t4" 0 130.517 -75972 -26596 0
rnode "a_n84076_n28014.n2" 0 2298.06 -76776 -27732 0
rnode "a_n84076_n28014.t3" 0 128.166 -77448 -26596 0
rnode "a_n84076_n28014.n3" 0 1283.95 -78228 -27732 0
rnode "a_n84076_n28014.t6" 0 88.6965 -82040 -28090 0
rnode "a_n84076_n28014.n4" 0 1242.58 -82638 -27720 0
rnode "a_n84076_n28014.t1" 0 397.411 -84076 -26924 0
resist "a_n84076_n28014.n3" "a_n84076_n28014.n2" 1.3068
resist "a_n84076_n28014.t1" "a_n84076_n28014.n0" 2.47158
resist "a_n84076_n28014.n0" "a_n84076_n28014.n1" 2.70674
resist "a_n84076_n28014.n0" "a_n84076_n28014.n4" 3.3948
resist "a_n84076_n28014.n4" "a_n84076_n28014.n3" 3.969
resist "a_n84076_n28014.n0" "a_n84076_n28014.t0" 6.02258
resist "a_n84076_n28014.n1" "a_n84076_n28014.t5" 39.8535
resist "a_n84076_n28014.n4" "a_n84076_n28014.t6" 51.5653
resist "a_n84076_n28014.n2" "a_n84076_n28014.t2" 55.8259
resist "a_n84076_n28014.n1" "a_n84076_n28014.t7" 70.3148
resist "a_n84076_n28014.n3" "a_n84076_n28014.t3" 82.6419
resist "a_n84076_n28014.n2" "a_n84076_n28014.t4" 82.7752
killnode "a_38176_6688#"
rnode "a_38176_6688.t4" 0 143.873 38176 6844 0
rnode "a_38176_6688.t3" 0 43.8457 39908 6844 0
rnode "a_38176_6688.t2" 0 43.9697 39348 6844 0
rnode "a_38176_6688.n0" 0 280.111 39634 6897 0
rnode "a_38176_6688.t1" 0 491.305 39292 8338 0
rnode "a_38176_6688.n1" 0 534.653 39046 7536 0
rnode "a_38176_6688.n2" 0 1078.17 38542 7484 0
rnode "a_38176_6688.t0" 0 384.075 38176 8338 0
resist "a_38176_6688.n0" "a_38176_6688.t3" 3.77774
resist "a_38176_6688.n0" "a_38176_6688.t2" 3.7816
resist "a_38176_6688.t0" "a_38176_6688.n2" 4.12504
resist "a_38176_6688.n1" "a_38176_6688.t1" 4.91231
resist "a_38176_6688.n1" "a_38176_6688.n0" 5.39524
resist "a_38176_6688.n2" "a_38176_6688.n1" 7.28438
resist "a_38176_6688.n2" "a_38176_6688.t4" 11.0084
killnode "a_37990_7948#"
rnode "a_37990_7948.t2" 0 195.421 42672 8338 0
rnode "a_37990_7948.t1" 0 74.3421 42672 6844 0
rnode "a_37990_7948.n0" 0 548.732 42316 7484 0
rnode "a_37990_7948.t5" 0 28.5603 40960 8338 0
rnode "a_37990_7948.t4" 0 13.0947 40960 6844 0
rnode "a_37990_7948.n1" 0 140.216 40960 7428 0
rnode "a_37990_7948.n2" 0 351.631 42106 7388 0
rnode "a_37990_7948.t3" 0 68.3103 38120 6844 0
rnode "a_37990_7948.n3" 0 749.645 37764 6844 0
rnode "a_37990_7948.t0" 0 230.047 38120 8338 0
resist "a_37990_7948.n0" "a_37990_7948.t2" 4.12428
resist "a_37990_7948.t0" "a_37990_7948.n3" 4.53126
resist "a_37990_7948.n2" "a_37990_7948.n0" 4.64748
resist "a_37990_7948.n2" "a_37990_7948.n1" 5.81291
resist "a_37990_7948.n3" "a_37990_7948.n2" 9.81726
resist "a_37990_7948.n3" "a_37990_7948.t3" 10.605
resist "a_37990_7948.n0" "a_37990_7948.t1" 11.0107
resist "a_37990_7948.n1" "a_37990_7948.t4" 44.0692
resist "a_37990_7948.n1" "a_37990_7948.t5" 75.0247
killnode "a_38108_7810#"
rnode "a_38108_7810.t5" 0 150.297 48768 8338 0
rnode "a_38108_7810.t3" 0 111.359 42700 6844 0
rnode "a_38108_7810.t2" 0 210.813 38148 8338 0
rnode "a_38108_7810.n0" 0 2803.78 43266 7756 0
rnode "a_38108_7810.t4" 0 113.401 44176 6844 0
rnode "a_38108_7810.n1" 0 1568.11 44796 7806 0
rnode "a_38108_7810.n2" 0 1469.86 49370 7756 0
rnode "a_38108_7810.t0" 0 198.092 49984 7076 0
rnode "a_38108_7810.n3" 0 1466.3 49838 7798 0
rnode "a_38108_7810.t1" 0 407.992 49984 8010 0
resist "a_38108_7810.n1" "a_38108_7810.n0" 1.377
resist "a_38108_7810.t1" "a_38108_7810.n3" 2.21088
resist "a_38108_7810.n3" "a_38108_7810.n2" 2.66204
resist "a_38108_7810.n2" "a_38108_7810.n1" 4.1166
resist "a_38108_7810.n3" "a_38108_7810.t0" 6.28407
resist "a_38108_7810.n0" "a_38108_7810.t3" 51.8057
resist "a_38108_7810.n1" "a_38108_7810.t4" 51.8529
resist "a_38108_7810.n2" "a_38108_7810.t5" 82.4145
resist "a_38108_7810.n0" "a_38108_7810.t2" 86.4189
killnode "a_55600_n28246#"
rnode "a_55600_n28246.t0" 0 43.9024 56160 -28090 0
rnode "a_55600_n28246.t2" 0 43.7786 55600 -28090 0
rnode "a_55600_n28246.n0" 0 279.682 55874 -28037 0
rnode "a_55600_n28246.t4" 0 381.113 57524 -26596 0
rnode "a_55600_n28246.t3" 0 143.652 57524 -28090 0
rnode "a_55600_n28246.n1" 0 1075.22 57158 -27450 0
rnode "a_55600_n28246.n2" 0 542.16 56465 -27398 0
rnode "a_55600_n28246.t1" 0 490.49 56216 -26596 0
resist "a_55600_n28246.n0" "a_55600_n28246.t2" 3.77774
resist "a_55600_n28246.n0" "a_55600_n28246.t0" 3.7816
resist "a_55600_n28246.n1" "a_55600_n28246.t4" 4.12428
resist "a_55600_n28246.t1" "a_55600_n28246.n2" 4.91198
resist "a_55600_n28246.n2" "a_55600_n28246.n0" 5.39524
resist "a_55600_n28246.n2" "a_55600_n28246.n1" 7.51274
resist "a_55600_n28246.n1" "a_55600_n28246.t3" 11.0084
killnode "a_21744_n28014#"
rnode "a_21744_n28014.t0" 0 198.092 21744 -27858 0
rnode "a_21744_n28014.t4" 0 150.3 22960 -26596 0
rnode "a_21744_n28014.t2" 0 111.361 29028 -28090 0
rnode "a_21744_n28014.t3" 0 210.813 33580 -26596 0
rnode "a_21744_n28014.n0" 0 2803.78 28462 -27178 0
rnode "a_21744_n28014.t5" 0 113.403 27552 -28090 0
rnode "a_21744_n28014.n1" 0 1568.11 26932 -27128 0
rnode "a_21744_n28014.n2" 0 1469.85 22358 -27178 0
rnode "a_21744_n28014.n3" 0 1466.32 21910 -27128 0
rnode "a_21744_n28014.t1" 0 407.979 21744 -26924 0
resist "a_21744_n28014.n1" "a_21744_n28014.n0" 1.377
resist "a_21744_n28014.t1" "a_21744_n28014.n3" 2.21072
resist "a_21744_n28014.n3" "a_21744_n28014.n2" 2.66203
resist "a_21744_n28014.n2" "a_21744_n28014.n1" 4.1166
resist "a_21744_n28014.n3" "a_21744_n28014.t0" 6.28407
resist "a_21744_n28014.n0" "a_21744_n28014.t2" 51.8067
resist "a_21744_n28014.n1" "a_21744_n28014.t5" 51.8539
resist "a_21744_n28014.n2" "a_21744_n28014.t4" 82.4155
resist "a_21744_n28014.n0" "a_21744_n28014.t3" 86.4189
killnode "a_20924_n28014#"
rnode "a_20924_n28014.n0" 0 1293.27 21069 -27514 0
rnode "a_20924_n28014.t2" 0 38.174 21716 -27858 0
rnode "a_20924_n28014.t3" 0 90.0591 21716 -26924 0
rnode "a_20924_n28014.n1" 0 298.372 21716 -27412 0
rnode "a_20924_n28014.t1" 0 147.143 20924 -27858 0
rnode "a_20924_n28014.t7" 0 163.6 33580 -28090 0
rnode "a_20924_n28014.t5" 0 130.517 29028 -26596 0
rnode "a_20924_n28014.n2" 0 2298.06 28224 -27732 0
rnode "a_20924_n28014.t6" 0 128.166 27552 -26596 0
rnode "a_20924_n28014.n3" 0 1283.95 26772 -27732 0
rnode "a_20924_n28014.t4" 0 88.6965 22960 -28090 0
rnode "a_20924_n28014.n4" 0 1242.58 22362 -27720 0
rnode "a_20924_n28014.t0" 0 397.411 20924 -26924 0
resist "a_20924_n28014.n3" "a_20924_n28014.n2" 1.3068
resist "a_20924_n28014.t0" "a_20924_n28014.n0" 2.47158
resist "a_20924_n28014.n0" "a_20924_n28014.n1" 2.70674
resist "a_20924_n28014.n0" "a_20924_n28014.n4" 3.3948
resist "a_20924_n28014.n4" "a_20924_n28014.n3" 3.969
resist "a_20924_n28014.n0" "a_20924_n28014.t1" 6.02258
resist "a_20924_n28014.n1" "a_20924_n28014.t2" 39.8535
resist "a_20924_n28014.n4" "a_20924_n28014.t4" 51.5653
resist "a_20924_n28014.n2" "a_20924_n28014.t7" 55.8259
resist "a_20924_n28014.n1" "a_20924_n28014.t3" 70.3148
resist "a_20924_n28014.n3" "a_20924_n28014.t6" 82.6419
resist "a_20924_n28014.n2" "a_20924_n28014.t5" 82.7752
killnode "a_n46752_n40600#"
rnode "a_n46752_n40600.t11" 0 56.032 -43082 -40444 0
rnode "a_n46752_n40600.t3" 0 340.552 33440 -66138 0
rnode "a_n46752_n40600.n0" 0 102.565 33606 -66148 0
rnode "a_n46752_n40600.t7" 0 353.235 35800 -64458 0
rnode "a_n46752_n40600.t1" 0 353.64 35800 -69498 0
rnode "a_n46752_n40600.t2" 0 340.552 33440 -67818 0
rnode "a_n46752_n40600.n1" 0 101.945 33606 -67828 0
rnode "a_n46752_n40600.t0" 0 353.64 33440 -69498 0
rnode "a_n46752_n40600.n2" 0 157.365 33850 -68658 0
rnode "a_n46752_n40600.n3" 0 157.365 35390 -68658 0
rnode "a_n46752_n40600.t5" 0 340.552 35800 -67818 0
rnode "a_n46752_n40600.n4" 0 101.945 35634 -67828 0
rnode "a_n46752_n40600.t6" 0 340.552 35800 -66138 0
rnode "a_n46752_n40600.n5" 0 102.565 35634 -66148 0
rnode "a_n46752_n40600.n6" 0 157.149 35390 -65298 0
rnode "a_n46752_n40600.n7" 0 112.506 33850 -65298 0
rnode "a_n46752_n40600.t4" 0 340.552 33440 -64458 0
rnode "a_n46752_n40600.n8" 0 10072.9 33606 -64468 0
rnode "a_n46752_n40600.t10" 0 150.72 -46752 -38950 0
rnode "a_n46752_n40600.t9" 0 55.628 -46752 -40444 0
rnode "a_n46752_n40600.n9" 0 476.512 -46396 -39857 0
rnode "a_n46752_n40600.n10" 0 11792.4 -42574 -39959 0
rnode "a_n46752_n40600.n11" 0 390.535 -42726 -39804 0
rnode "a_n46752_n40600.t8" 0 148.624 -43082 -38950 0
resist "a_n46752_n40600.n8" "a_n46752_n40600.n7" 0.657881
resist "a_n46752_n40600.n2" "a_n46752_n40600.n1" 0.657881
resist "a_n46752_n40600.n4" "a_n46752_n40600.n3" 0.657881
resist "a_n46752_n40600.n7" "a_n46752_n40600.n0" 0.675881
resist "a_n46752_n40600.n6" "a_n46752_n40600.n5" 0.675881
resist "a_n46752_n40600.n1" "a_n46752_n40600.n0" 1.38626
resist "a_n46752_n40600.n5" "a_n46752_n40600.n4" 1.38626
resist "a_n46752_n40600.n5" "a_n46752_n40600.t6" 2.30807
resist "a_n46752_n40600.n4" "a_n46752_n40600.t5" 2.30807
resist "a_n46752_n40600.n1" "a_n46752_n40600.t2" 2.30807
resist "a_n46752_n40600.n0" "a_n46752_n40600.t3" 2.30807
resist "a_n46752_n40600.n8" "a_n46752_n40600.t4" 2.30807
resist "a_n46752_n40600.n11" "a_n46752_n40600.n10" 2.37062
resist "a_n46752_n40600.n6" "a_n46752_n40600.t7" 3.001
resist "a_n46752_n40600.n2" "a_n46752_n40600.t0" 3.019
resist "a_n46752_n40600.n3" "a_n46752_n40600.t1" 3.019
resist "a_n46752_n40600.t8" "a_n46752_n40600.n11" 4.12504
resist "a_n46752_n40600.n9" "a_n46752_n40600.t10" 4.1577
resist "a_n46752_n40600.n10" "a_n46752_n40600.n9" 5.26559
resist "a_n46752_n40600.n3" "a_n46752_n40600.n2" 5.886
resist "a_n46752_n40600.n7" "a_n46752_n40600.n6" 5.886
resist "a_n46752_n40600.n9" "a_n46752_n40600.t9" 10.9771
resist "a_n46752_n40600.n11" "a_n46752_n40600.t11" 11.0107
resist "a_n46752_n40600.n10" "a_n46752_n40600.n8" 36.2772
killnode "a_n56648_10796#"
rnode "a_n56648_10796.n0" 0 1620.12 -56315 11506 0
rnode "a_n56648_10796.t5" 0 58.7635 -55076 12446 0
rnode "a_n56648_10796.t4" 0 26.9426 -55076 10952 0
rnode "a_n56648_10796.n1" 0 285.443 -55076 11536 0
rnode "a_n56648_10796.t3" 0 473.406 -52056 12446 0
rnode "a_n56648_10796.t0" 0 140.55 -52056 10952 0
rnode "a_n56648_10796.n2" 0 1442.63 -51700 10952 0
rnode "a_n56648_10796.t2" 0 140.55 -56648 10952 0
rnode "a_n56648_10796.t1" 0 411.594 -56648 12446 0
resist "a_n56648_10796.n2" "a_n56648_10796.t3" 4.52974
resist "a_n56648_10796.t1" "a_n56648_10796.n0" 4.53067
resist "a_n56648_10796.n0" "a_n56648_10796.n1" 5.7946
resist "a_n56648_10796.n0" "a_n56648_10796.n2" 8.89741
resist "a_n56648_10796.n0" "a_n56648_10796.t2" 10.605
resist "a_n56648_10796.n2" "a_n56648_10796.t0" 10.605
resist "a_n56648_10796.n1" "a_n56648_10796.t4" 44.0692
resist "a_n56648_10796.n1" "a_n56648_10796.t5" 75.0247
killnode "a_n54036_10796#"
rnode "a_n54036_10796.t3" 0 44.796 -53476 10952 0
rnode "a_n54036_10796.t1" 0 44.6696 -54036 10952 0
rnode "a_n54036_10796.n0" 0 285.375 -53762 11005 0
rnode "a_n54036_10796.t4" 0 393.754 -52112 12446 0
rnode "a_n54036_10796.t0" 0 146.586 -52112 10952 0
rnode "a_n54036_10796.n1" 0 1131.15 -52478 11592 0
rnode "a_n54036_10796.n2" 0 553.195 -53171 11644 0
rnode "a_n54036_10796.t2" 0 500.473 -53420 12446 0
resist "a_n54036_10796.n0" "a_n54036_10796.t1" 3.77774
resist "a_n54036_10796.n0" "a_n54036_10796.t3" 3.7816
resist "a_n54036_10796.n1" "a_n54036_10796.t4" 4.12375
resist "a_n54036_10796.t2" "a_n54036_10796.n2" 4.91198
resist "a_n54036_10796.n2" "a_n54036_10796.n0" 5.39524
resist "a_n54036_10796.n2" "a_n54036_10796.n1" 7.51274
resist "a_n54036_10796.n1" "a_n54036_10796.t0" 11.0078
killnode "a_n58712_11028#"
rnode "a_n58712_11028.n0" 0 1293.27 -58567 11528 0
rnode "a_n58712_11028.t5" 0 38.174 -57920 11184 0
rnode "a_n58712_11028.t3" 0 90.0591 -57920 12118 0
rnode "a_n58712_11028.n1" 0 298.372 -57920 11630 0
rnode "a_n58712_11028.t1" 0 147.143 -58712 11184 0
rnode "a_n58712_11028.t4" 0 163.6 -46056 10952 0
rnode "a_n58712_11028.t7" 0 130.517 -50608 12446 0
rnode "a_n58712_11028.n2" 0 2298.06 -51412 11310 0
rnode "a_n58712_11028.t2" 0 128.166 -52084 12446 0
rnode "a_n58712_11028.n3" 0 1283.95 -52864 11310 0
rnode "a_n58712_11028.t6" 0 88.6965 -56676 10952 0
rnode "a_n58712_11028.n4" 0 1242.58 -57274 11322 0
rnode "a_n58712_11028.t0" 0 397.411 -58712 12118 0
resist "a_n58712_11028.n3" "a_n58712_11028.n2" 1.3068
resist "a_n58712_11028.t0" "a_n58712_11028.n0" 2.47158
resist "a_n58712_11028.n0" "a_n58712_11028.n1" 2.70674
resist "a_n58712_11028.n0" "a_n58712_11028.n4" 3.3948
resist "a_n58712_11028.n4" "a_n58712_11028.n3" 3.969
resist "a_n58712_11028.n0" "a_n58712_11028.t1" 6.02258
resist "a_n58712_11028.n1" "a_n58712_11028.t5" 39.8535
resist "a_n58712_11028.n4" "a_n58712_11028.t6" 51.5653
resist "a_n58712_11028.n2" "a_n58712_11028.t4" 55.8259
resist "a_n58712_11028.n1" "a_n58712_11028.t3" 70.3148
resist "a_n58712_11028.n3" "a_n58712_11028.t2" 82.6419
resist "a_n58712_11028.n2" "a_n58712_11028.t7" 82.7752
killnode "a_n53272_6688#"
rnode "a_n53272_6688.n0" 0 1458.9 -49614 7576 0
rnode "a_n53272_6688.t1" 0 75.1686 -48244 6844 0
rnode "a_n53272_6688.t3" 0 75.3812 -48804 6844 0
rnode "a_n53272_6688.n1" 0 480.219 -48518 6897 0
rnode "a_n53272_6688.t6" 0 95.9633 -49844 8338 0
rnode "a_n53272_6688.t5" 0 44.5805 -49844 6844 0
rnode "a_n53272_6688.t4" 0 658.513 -53272 8338 0
rnode "a_n53272_6688.t0" 0 246.654 -53272 6844 0
rnode "a_n53272_6688.n2" 0 2449.52 -52906 7484 0
rnode "a_n53272_6688.n3" 0 872.815 -49109 7536 0
rnode "a_n53272_6688.t2" 0 842.287 -48860 8338 0
resist "a_n53272_6688.n3" "a_n53272_6688.n0" 1.83091
resist "a_n53272_6688.n1" "a_n53272_6688.t1" 3.77774
resist "a_n53272_6688.n1" "a_n53272_6688.t3" 3.7816
resist "a_n53272_6688.n2" "a_n53272_6688.t4" 4.12411
resist "a_n53272_6688.t2" "a_n53272_6688.n3" 4.91231
resist "a_n53272_6688.n3" "a_n53272_6688.n1" 5.39524
resist "a_n53272_6688.n2" "a_n53272_6688.t0" 11.0084
resist "a_n53272_6688.n0" "a_n53272_6688.n2" 14.5237
resist "a_n53272_6688.n0" "a_n53272_6688.t5" 44.2357
resist "a_n53272_6688.n0" "a_n53272_6688.t6" 74.8583
killnode "a_n58010_7948#"
rnode "a_n58010_7948.t2" 0 195.421 -53328 8338 0
rnode "a_n58010_7948.t0" 0 74.3421 -53328 6844 0
rnode "a_n58010_7948.n0" 0 548.732 -53684 7484 0
rnode "a_n58010_7948.t5" 0 28.5603 -55040 8338 0
rnode "a_n58010_7948.t4" 0 13.0947 -55040 6844 0
rnode "a_n58010_7948.n1" 0 140.216 -55040 7428 0
rnode "a_n58010_7948.n2" 0 351.631 -53894 7388 0
rnode "a_n58010_7948.t3" 0 68.3103 -57880 6844 0
rnode "a_n58010_7948.n3" 0 749.645 -58236 6844 0
rnode "a_n58010_7948.t1" 0 230.047 -57880 8338 0
resist "a_n58010_7948.n0" "a_n58010_7948.t2" 4.12428
resist "a_n58010_7948.t1" "a_n58010_7948.n3" 4.53126
resist "a_n58010_7948.n2" "a_n58010_7948.n0" 4.64748
resist "a_n58010_7948.n2" "a_n58010_7948.n1" 5.81291
resist "a_n58010_7948.n3" "a_n58010_7948.n2" 9.81726
resist "a_n58010_7948.n3" "a_n58010_7948.t3" 10.605
resist "a_n58010_7948.n0" "a_n58010_7948.t0" 11.0107
resist "a_n58010_7948.n1" "a_n58010_7948.t4" 44.0692
resist "a_n58010_7948.n1" "a_n58010_7948.t5" 75.0247
killnode "a_n57892_7810#"
rnode "a_n57892_7810.t5" 0 150.297 -47232 8338 0
rnode "a_n57892_7810.t2" 0 111.359 -53300 6844 0
rnode "a_n57892_7810.t4" 0 210.813 -57852 8338 0
rnode "a_n57892_7810.n0" 0 2803.78 -52734 7756 0
rnode "a_n57892_7810.t3" 0 113.401 -51824 6844 0
rnode "a_n57892_7810.n1" 0 1568.11 -51204 7806 0
rnode "a_n57892_7810.n2" 0 1469.86 -46630 7756 0
rnode "a_n57892_7810.t1" 0 198.092 -46016 7076 0
rnode "a_n57892_7810.n3" 0 1466.3 -46162 7798 0
rnode "a_n57892_7810.t0" 0 407.992 -46016 8010 0
resist "a_n57892_7810.n1" "a_n57892_7810.n0" 1.377
resist "a_n57892_7810.t0" "a_n57892_7810.n3" 2.21088
resist "a_n57892_7810.n3" "a_n57892_7810.n2" 2.66204
resist "a_n57892_7810.n2" "a_n57892_7810.n1" 4.1166
resist "a_n57892_7810.n3" "a_n57892_7810.t1" 6.28407
resist "a_n57892_7810.n0" "a_n57892_7810.t2" 51.8057
resist "a_n57892_7810.n1" "a_n57892_7810.t3" 51.8529
resist "a_n57892_7810.n2" "a_n57892_7810.t5" 82.4145
resist "a_n57892_7810.n0" "a_n57892_7810.t4" 86.4189
killnode "a_n16938_n39340#"
rnode "a_n16938_n39340.t9" 0 62.058 22794 12576 0
rnode "a_n16938_n39340.t1" 0 40.352 24002 11048 0
rnode "a_n16938_n39340.t2" 0 279.822 -30160 -67818 0
rnode "a_n16938_n39340.t3" 0 256.665 -30160 -66138 0
rnode "a_n16938_n39340.n0" 0 1826.04 -30326 -66148 0
rnode "a_n16938_n39340.t8" 0 111.978 -16808 -38950 0
rnode "a_n16938_n39340.t6" 0 41.9434 -16808 -40444 0
rnode "a_n16938_n39340.n1" 0 292.921 -17174 -39804 0
rnode "a_n16938_n39340.t7" 0 111.978 -15478 -38950 0
rnode "a_n16938_n39340.t4" 0 41.9434 -15478 -40444 0
rnode "a_n16938_n39340.n2" 0 313.52 -15844 -39804 0
rnode "a_n16938_n39340.n3" 0 180.25 -17384 -39822 0
rnode "a_n16938_n39340.n4" 0 7850.75 -22170 -39750 0
rnode "a_n16938_n39340.t0" 0 120.25 22620 6786 0
rnode "a_n16938_n39340.n5" 0 5168.03 23636 11388 0
rnode "a_n16938_n39340.n6" 0 157.353 23636 11388 0
rnode "a_n16938_n39340.n7" 0 486.686 23646 12542 0
rnode "a_n16938_n39340.t5" 0 57.4541 24002 12542 0
resist "a_n16938_n39340.n7" "a_n16938_n39340.n6" 1.37271
resist "a_n16938_n39340.n6" "a_n16938_n39340.n5" 2.25
resist "a_n16938_n39340.n0" "a_n16938_n39340.t3" 2.30807
resist "a_n16938_n39340.n3" "a_n16938_n39340.n1" 2.33368
resist "a_n16938_n39340.t5" "a_n16938_n39340.n7" 2.9429
resist "a_n16938_n39340.n7" "a_n16938_n39340.t9" 3.00122
resist "a_n16938_n39340.n0" "a_n16938_n39340.t2" 3.72938
resist "a_n16938_n39340.n2" "a_n16938_n39340.t7" 4.12428
resist "a_n16938_n39340.n1" "a_n16938_n39340.t8" 4.12428
resist "a_n16938_n39340.n3" "a_n16938_n39340.n2" 4.15864
resist "a_n16938_n39340.n4" "a_n16938_n39340.n3" 7.84012
resist "a_n16938_n39340.n6" "a_n16938_n39340.t1" 10.8177
resist "a_n16938_n39340.n2" "a_n16938_n39340.t4" 11.0084
resist "a_n16938_n39340.n1" "a_n16938_n39340.t6" 11.0084
resist "a_n16938_n39340.n5" "a_n16938_n39340.t0" 12.5326
resist "a_n16938_n39340.n4" "a_n16938_n39340.n0" 23.2213
resist "a_n16938_n39340.n5" "a_n16938_n39340.n4" 53.6206
killnode "a_3496_11030#"
rnode "a_3496_11030.n0" 0 8274.6 20776 9550 0
rnode "a_3496_11030.n1" 0 4398.21 3742 11536 0
rnode "a_3496_11030.t5" 0 30.5132 4360 11186 0
rnode "a_3496_11030.t4" 0 71.986 4360 12120 0
rnode "a_3496_11030.n2" 0 235.316 4360 11632 0
rnode "a_3496_11030.t2" 0 125.181 24030 11048 0
rnode "a_3496_11030.t3" 0 98.4081 21476 12542 0
rnode "a_3496_11030.t6" 0 97.4364 21476 8300 0
rnode "a_3496_11030.n3" 0 2564.72 20776 9550 0
rnode "a_3496_11030.t7" 0 270.804 20328 6806 0
rnode "a_3496_11030.t0" 0 115.882 3496 11186 0
rnode "a_3496_11030.t1" 0 316.938 3496 12120 0
resist "a_3496_11030.n0" "a_3496_11030.n3" 1.30827
resist "a_3496_11030.t1" "a_3496_11030.n1" 2.52892
resist "a_3496_11030.n1" "a_3496_11030.n2" 2.69739
resist "a_3496_11030.n1" "a_3496_11030.t0" 5.96595
resist "a_3496_11030.n1" "a_3496_11030.n0" 9.8143
resist "a_3496_11030.n0" "a_3496_11030.t7" 16.7879
resist "a_3496_11030.n2" "a_3496_11030.t5" 39.8535
resist "a_3496_11030.n0" "a_3496_11030.t2" 54.8881
resist "a_3496_11030.n2" "a_3496_11030.t4" 70.3148
resist "a_3496_11030.n3" "a_3496_11030.t6" 80.9464
resist "a_3496_11030.n3" "a_3496_11030.t3" 81.0078
killnode "a_n46938_n39340#"
rnode "a_n46938_n39340.t0" 0 68.7565 -45478 -40444 0
rnode "a_n46938_n39340.t14" 0 197.122 -41380 6786 0
rnode "a_n46938_n39340.t13" 0 94.1755 -39998 12542 0
rnode "a_n46938_n39340.t1" 0 101.73 -41206 12576 0
rnode "a_n46938_n39340.n0" 0 797.816 -40354 12542 0
rnode "a_n46938_n39340.t15" 0 66.1477 -39998 11048 0
rnode "a_n46938_n39340.n1" 0 257.944 -40364 11388 0
rnode "a_n46938_n39340.n2" 0 5926.43 -40364 11388 0
rnode "a_n46938_n39340.t11" 0 420.742 -37560 -66138 0
rnode "a_n46938_n39340.n3" 0 126.717 -37394 -66148 0
rnode "a_n46938_n39340.t9" 0 436.411 -35200 -64458 0
rnode "a_n46938_n39340.t5" 0 436.911 -35200 -69498 0
rnode "a_n46938_n39340.t10" 0 420.742 -37560 -67818 0
rnode "a_n46938_n39340.n4" 0 125.95 -37394 -67828 0
rnode "a_n46938_n39340.t6" 0 436.911 -37560 -69498 0
rnode "a_n46938_n39340.n5" 0 194.42 -37150 -68658 0
rnode "a_n46938_n39340.n6" 0 194.42 -35610 -68658 0
rnode "a_n46938_n39340.t7" 0 420.742 -35200 -67818 0
rnode "a_n46938_n39340.n7" 0 125.95 -35366 -67828 0
rnode "a_n46938_n39340.t8" 0 420.742 -35200 -66138 0
rnode "a_n46938_n39340.n8" 0 126.717 -35366 -66148 0
rnode "a_n46938_n39340.n9" 0 194.154 -35610 -65298 0
rnode "a_n46938_n39340.n10" 0 138.998 -37150 -65298 0
rnode "a_n46938_n39340.t4" 0 420.742 -37560 -64458 0
rnode "a_n46938_n39340.n11" 0 3901.1 -37394 -64468 0
rnode "a_n46938_n39340.n12" 0 10622 -52170 -39750 0
rnode "a_n46938_n39340.t12" 0 183.562 -46808 -38950 0
rnode "a_n46938_n39340.t3" 0 68.7565 -46808 -40444 0
rnode "a_n46938_n39340.n13" 0 480.175 -47174 -39804 0
rnode "a_n46938_n39340.n14" 0 295.479 -47384 -39822 0
rnode "a_n46938_n39340.n15" 0 513.966 -45844 -39804 0
rnode "a_n46938_n39340.t2" 0 183.538 -45478 -38950 0
resist "a_n46938_n39340.n11" "a_n46938_n39340.n10" 0.657881
resist "a_n46938_n39340.n5" "a_n46938_n39340.n4" 0.657881
resist "a_n46938_n39340.n7" "a_n46938_n39340.n6" 0.657881
resist "a_n46938_n39340.n10" "a_n46938_n39340.n3" 0.675881
resist "a_n46938_n39340.n9" "a_n46938_n39340.n8" 0.675881
resist "a_n46938_n39340.n1" "a_n46938_n39340.n0" 1.37271
resist "a_n46938_n39340.n4" "a_n46938_n39340.n3" 1.38626
resist "a_n46938_n39340.n8" "a_n46938_n39340.n7" 1.38626
resist "a_n46938_n39340.n2" "a_n46938_n39340.n1" 2.25
resist "a_n46938_n39340.n8" "a_n46938_n39340.t8" 2.30807
resist "a_n46938_n39340.n7" "a_n46938_n39340.t7" 2.30807
resist "a_n46938_n39340.n4" "a_n46938_n39340.t10" 2.30807
resist "a_n46938_n39340.n3" "a_n46938_n39340.t11" 2.30807
resist "a_n46938_n39340.n11" "a_n46938_n39340.t4" 2.30807
resist "a_n46938_n39340.n14" "a_n46938_n39340.n13" 2.33368
resist "a_n46938_n39340.n0" "a_n46938_n39340.t13" 2.94156
resist "a_n46938_n39340.n9" "a_n46938_n39340.t9" 3.001
resist "a_n46938_n39340.n0" "a_n46938_n39340.t1" 3.00122
resist "a_n46938_n39340.n5" "a_n46938_n39340.t6" 3.019
resist "a_n46938_n39340.n6" "a_n46938_n39340.t5" 3.019
resist "a_n46938_n39340.n13" "a_n46938_n39340.t12" 4.12428
resist "a_n46938_n39340.t2" "a_n46938_n39340.n15" 4.12562
resist "a_n46938_n39340.n15" "a_n46938_n39340.n14" 4.15864
resist "a_n46938_n39340.n6" "a_n46938_n39340.n5" 5.886
resist "a_n46938_n39340.n10" "a_n46938_n39340.n9" 5.886
resist "a_n46938_n39340.n14" "a_n46938_n39340.n12" 7.84012
resist "a_n46938_n39340.n1" "a_n46938_n39340.t15" 10.8177
resist "a_n46938_n39340.n15" "a_n46938_n39340.t0" 11.0084
resist "a_n46938_n39340.n13" "a_n46938_n39340.t3" 11.0084
resist "a_n46938_n39340.n2" "a_n46938_n39340.t14" 12.5326
resist "a_n46938_n39340.n12" "a_n46938_n39340.n11" 23.1093
resist "a_n46938_n39340.n12" "a_n46938_n39340.n2" 39.7115
killnode "a_34190_n3108#"
rnode "a_34190_n3108.t9" 0 62.2552 44522 -40444 0
rnode "a_34190_n3108.t0" 0 178.483 35572 -7214 0
rnode "a_34190_n3108.t5" 0 92.1108 35398 -1424 0
rnode "a_34190_n3108.t11" 0 85.27 34190 -1458 0
rnode "a_34190_n3108.n0" 0 722.378 34546 -1458 0
rnode "a_34190_n3108.t6" 0 59.8931 34190 -2952 0
rnode "a_34190_n3108.n1" 0 233.554 34556 -2612 0
rnode "a_34190_n3108.n2" 0 3701.08 34556 -2612 0
rnode "a_34190_n3108.t1" 0 396.933 -19580 -68998 0
rnode "a_34190_n3108.t2" 0 394.291 -19580 -68318 0
rnode "a_34190_n3108.n3" 0 142.085 -19580 -68318 0
rnode "a_34190_n3108.t3" 0 394.291 -19580 -66638 0
rnode "a_34190_n3108.n4" 0 91.0233 -19580 -66638 0
rnode "a_34190_n3108.t4" 0 380.909 -19580 -64958 0
rnode "a_34190_n3108.n5" 0 9246.92 -19580 -65124 0
rnode "a_34190_n3108.n6" 0 13656.2 37830 -39750 0
rnode "a_34190_n3108.t10" 0 166.205 43192 -38950 0
rnode "a_34190_n3108.t8" 0 62.2552 43192 -40444 0
rnode "a_34190_n3108.n7" 0 434.772 42826 -39804 0
rnode "a_34190_n3108.n8" 0 267.539 42616 -39822 0
rnode "a_34190_n3108.n9" 0 465.368 44156 -39804 0
rnode "a_34190_n3108.t7" 0 166.183 44522 -38950 0
resist "a_34190_n3108.n5" "a_34190_n3108.n4" 0.72476
resist "a_34190_n3108.n3" "a_34190_n3108.t2" 0.924682
resist "a_34190_n3108.n4" "a_34190_n3108.t3" 0.924682
resist "a_34190_n3108.n4" "a_34190_n3108.n3" 1.18561
resist "a_34190_n3108.n1" "a_34190_n3108.n0" 1.37271
resist "a_34190_n3108.n2" "a_34190_n3108.n1" 2.25
resist "a_34190_n3108.n5" "a_34190_n3108.t4" 2.30911
resist "a_34190_n3108.n8" "a_34190_n3108.n7" 2.33368
resist "a_34190_n3108.n0" "a_34190_n3108.t11" 2.94138
resist "a_34190_n3108.n0" "a_34190_n3108.t5" 3.00139
resist "a_34190_n3108.n3" "a_34190_n3108.t1" 3.03407
resist "a_34190_n3108.n7" "a_34190_n3108.t10" 4.12428
resist "a_34190_n3108.t7" "a_34190_n3108.n9" 4.12562
resist "a_34190_n3108.n9" "a_34190_n3108.n8" 4.15864
resist "a_34190_n3108.n8" "a_34190_n3108.n6" 7.84012
resist "a_34190_n3108.n1" "a_34190_n3108.t6" 10.8177
resist "a_34190_n3108.n9" "a_34190_n3108.t9" 11.0084
resist "a_34190_n3108.n7" "a_34190_n3108.t8" 11.0084
resist "a_34190_n3108.n2" "a_34190_n3108.t0" 12.5326
resist "a_34190_n3108.n6" "a_34190_n3108.n2" 28.4109
resist "a_34190_n3108.n6" "a_34190_n3108.n5" 33.3802
killnode "a_35398_n1950#"
rnode "a_35398_n1950.t2" 0 184.78 37952 -1424 0
rnode "a_35398_n1950.t1" 0 131.493 36744 -2952 0
rnode "a_35398_n1950.t3" 0 244.385 35508 -1424 0
rnode "a_35398_n1950.n0" 0 779.228 37040 -1984 0
rnode "a_35398_n1950.n1" 0 1389.05 37100 -1458 0
rnode "a_35398_n1950.t0" 0 171.066 36744 -1458 0
resist "a_35398_n1950.n1" "a_35398_n1950.n0" 0.976237
resist "a_35398_n1950.t0" "a_35398_n1950.n1" 2.94231
resist "a_35398_n1950.n1" "a_35398_n1950.t2" 3.00139
resist "a_35398_n1950.n0" "a_35398_n1950.t1" 11.2152
resist "a_35398_n1950.n0" "a_35398_n1950.t3" 28.6629
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n0" 0 1021.67 79769 11640 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t0" 0 425.75 80796 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t5" 0 159.509 80796 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n1" 0 1431.5 81162 7484 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t1" 0 425.995 85504 8300 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t3" 0 162.054 85504 6806 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n2" 0 1311.57 85860 7446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t2" 0 425.995 85504 12542 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t4" 0 162.054 85504 11048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n3" 0 1284.69 85860 11688 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n4" 0 1126.16 86086 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n5" 0 1202.47 83420 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t7" 0 48.7452 79104 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t6" 0 48.6077 78544 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n6" 0 310.534 78818 11005 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t8" 0 544.596 79160 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t12" 0 62.0547 80156 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t11" 0 28.828 80156 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n7" 0 207.197 80156 11684 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t10" 0 25.1724 82960 11184 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t9" 0 59.3861 82960 12118 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n8" 0 193.875 82960 11630 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n9" 0 702.129 82494 11878 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 0 229.449 83270 11870 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n8" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n9" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n7" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t6" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t7" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t2" 4.12411
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t1" 4.12411
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t0" 4.12451
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n5" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t8" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n6" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n4" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n3" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n2" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n1" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t5" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t4" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t3" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t10" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t11" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t9" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t12" 74.8583
killnode "a_67496_11030#"
rnode "a_67496_11030.n0" 0 8274.6 84776 9550 0
rnode "a_67496_11030.n1" 0 4398.21 67742 11536 0
rnode "a_67496_11030.t6" 0 30.5132 68360 11186 0
rnode "a_67496_11030.t5" 0 71.986 68360 12120 0
rnode "a_67496_11030.n2" 0 235.316 68360 11632 0
rnode "a_67496_11030.t3" 0 125.181 88030 11048 0
rnode "a_67496_11030.t7" 0 98.4081 85476 12542 0
rnode "a_67496_11030.t2" 0 97.4364 85476 8300 0
rnode "a_67496_11030.n3" 0 2564.72 84776 9550 0
rnode "a_67496_11030.t4" 0 270.804 84328 6806 0
rnode "a_67496_11030.t1" 0 115.882 67496 11186 0
rnode "a_67496_11030.t0" 0 316.938 67496 12120 0
resist "a_67496_11030.n0" "a_67496_11030.n3" 1.30827
resist "a_67496_11030.t0" "a_67496_11030.n1" 2.52892
resist "a_67496_11030.n1" "a_67496_11030.n2" 2.69739
resist "a_67496_11030.n1" "a_67496_11030.t1" 5.96595
resist "a_67496_11030.n1" "a_67496_11030.n0" 9.8143
resist "a_67496_11030.n0" "a_67496_11030.t4" 16.7879
resist "a_67496_11030.n2" "a_67496_11030.t6" 39.8535
resist "a_67496_11030.n0" "a_67496_11030.t3" 54.8881
resist "a_67496_11030.n2" "a_67496_11030.t5" 70.3148
resist "a_67496_11030.n3" "a_67496_11030.t2" 80.9464
resist "a_67496_11030.n3" "a_67496_11030.t7" 81.0078
killnode "a_n79816_10796#"
rnode "a_n79816_10796.t2" 0 43.9697 -79256 10952 0
rnode "a_n79816_10796.t0" 0 43.8457 -79816 10952 0
rnode "a_n79816_10796.n0" 0 280.111 -79542 11005 0
rnode "a_n79816_10796.t4" 0 384.103 -78084 12446 0
rnode "a_n79816_10796.t3" 0 143.873 -78084 10952 0
rnode "a_n79816_10796.n1" 0 1078.14 -78450 11592 0
rnode "a_n79816_10796.n2" 0 534.715 -78951 11644 0
rnode "a_n79816_10796.t1" 0 491.242 -79200 12446 0
resist "a_n79816_10796.n0" "a_n79816_10796.t0" 3.77774
resist "a_n79816_10796.n0" "a_n79816_10796.t2" 3.7816
resist "a_n79816_10796.n1" "a_n79816_10796.t4" 4.12428
resist "a_n79816_10796.t1" "a_n79816_10796.n2" 4.91198
resist "a_n79816_10796.n2" "a_n79816_10796.n0" 5.39524
resist "a_n79816_10796.n2" "a_n79816_10796.n1" 7.28438
resist "a_n79816_10796.n1" "a_n79816_10796.t3" 11.0084
rnode "clks.n0" 0 36.6496 -5894 -79210 0
rnode "clks.n1" 0 28.1134 -5894 -79210 0
rnode "clks.n2" 0 28.1134 -5894 -79210 0
rnode "clks.n3" 0 48.848 -5770 -79210 0
rnode "clks.n4" 0 72.0308 -6022 -56878 0
rnode "clks.n5" 0 38.3364 -2496 -57148 0
rnode "clks.n6" 0 0 -2620 -56900 0
rnode "clks.n7" 0 0 -2372 -57024 0
rnode "clks.n8" 0 38.3364 -2372 -57024 0
rnode "clks.n9" 0 0 -2662 -42772 0
rnode "clks.n10" 0 0 -2290 -42772 0
rnode "clks.n11" 0 0 -2662 -42524 0
rnode "clks.n12" 0 0 -2662 -42772 0
rnode "clks.n13" 0 50.0604 -2662 -42896 0
rnode "clks.n14" 0 37.0585 -2414 -42896 0
rnode "clks.n15" 0 0 -2294 -24120 0
rnode "clks.n16" 0 54.413 -2666 -24244 0
rnode "clks.n17" 0 38.3364 -2418 -24244 0
rnode "clks.n18" 0 38.3364 -2666 -24120 0
rnode "clks.n19" 0 0 -2666 -24120 0
rnode "clks.n20" 0 44.7258 -2294 -24120 0
rnode "clks.n21" 0 0 -2666 -23872 0
rnode "clks.n22" 0 0 -2666 -23872 0
rnode "clks.n23" 0 0 -2294 -24120 0
rnode "clks.n24" 0 54.413 -2666 -23872 0
rnode "clks.n25" 0 38.3364 -2666 -23996 0
rnode "clks.n26" 0 0 -2294 -24120 0
rnode "clks.n27" 0 0 -2294 -23996 0
rnode "clks.n28" 0 44.7258 -2294 -23996 0
rnode "clks.n29" 0 0 -2746 -11346 0
rnode "clks.n30" 0 0 -2250 -11346 0
rnode "clks.n31" 0 44.7258 -2498 -11470 0
rnode "clks.n32" 0 0 -2746 -10974 0
rnode "clks.n33" 0 44.7258 -2374 -11470 0
rnode "clks.n34" 0 49.5818 -2498 -11470 0
rnode "clks.n35" 0 556.258 -2746 -11470 0
rnode "clks.n36" 0 0 -2374 -11470 0
rnode "clks.n37" 0 0 -2498 -11470 0
rnode "clks.n38" 0 44.7258 -2746 -11098 0
rnode "clks.n39" 0 59.1535 -2746 -10974 0
rnode "clks.n40" 0 0 -2746 -11098 0
rnode "clks.n41" 0 49.5818 -2622 -11470 0
rnode "clks.n42" 0 0 -2746 -11222 0
rnode "clks.n43" 0 49.5818 -2374 -11470 0
rnode "clks.n44" 0 0 -2746 -10974 0
rnode "clks.n45" 0 59.1535 -2746 -10974 0
rnode "clks.n46" 0 0 -2746 -10974 0
rnode "clks.n47" 0 0 -2622 -11470 0
rnode "clks.t14" 0 7.4046 82832 7076 0
rnode "clks.t9" 0 17.4683 82832 8010 0
rnode "clks.n48" 0 960.91 82832 7522 0
rnode "clks.t39" 0 7.40442 71360 -6924 0
rnode "clks.t50" 0 17.4683 71360 -5990 0
rnode "clks.n49" 0 1278.49 71360 -6478 0
rnode "clks.n50" 0 14852.8 57886 -11146 0
rnode "clks.t32" 0 7.4046 50832 7076 0
rnode "clks.t24" 0 17.4683 50832 8010 0
rnode "clks.n51" 0 416.06 50832 7522 0
rnode "clks.t49" 0 7.4046 -77168 7076 0
rnode "clks.t43" 0 17.4683 -77168 8010 0
rnode "clks.n52" 0 2307.89 -77168 7522 0
rnode "clks.t16" 0 7.40442 7360 -6924 0
rnode "clks.t25" 0 17.4683 7360 -5990 0
rnode "clks.n53" 0 1955.52 7360 -6478 0
rnode "clks.t58" 0 7.4046 18832 7076 0
rnode "clks.t54" 0 17.4683 18832 8010 0
rnode "clks.n54" 0 2476.6 18832 7522 0
rnode "clks.n55" 0 24234.4 -24386 -14666 0
rnode "clks.n56" 0 16643.2 -23986 -11146 0
rnode "clks.t40" 0 7.40442 39360 -6924 0
rnode "clks.t51" 0 17.4683 39360 -5990 0
rnode "clks.n57" 0 4682.92 39360 -6478 0
rnode "clks.n58" 0 19065.6 -15718 -11146 0
rnode "clks.n59" 0 14483.1 -6034 -11146 0
rnode "clks.n60" 0 7951.82 51494 -11146 0
rnode "clks.n61" 0 4853.89 51494 -11146 0
rnode "clks.t11" 0 7.4046 -13168 7076 0
rnode "clks.t6" 0 17.4683 -13168 8010 0
rnode "clks.n62" 0 2159.37 -13168 7522 0
rnode "clks.n63" 0 16264.9 26086 -11146 0
rnode "clks.t23" 0 7.40442 -24640 -6924 0
rnode "clks.t34" 0 17.4683 -24640 -5990 0
rnode "clks.n64" 0 4132.53 -24640 -6478 0
rnode "clks.n65" 0 15974 22486 -11146 0
rnode "clks.t66" 0 7.4046 -45168 7076 0
rnode "clks.t61" 0 17.4683 -45168 8010 0
rnode "clks.n66" 0 3279.56 -45168 7522 0
rnode "clks.n67" 0 18018.9 11934 -11146 0
rnode "clks.t65" 0 7.40442 -56640 -6924 0
rnode "clks.t4" 0 17.4683 -56640 -5990 0
rnode "clks.n68" 0 6264.94 -56640 -6478 0
rnode "clks.n69" 0 17813.7 7486 -11146 0
rnode "clks.n70" 0 0 -2746 -11346 0
rnode "clks.n71" 0 44.7258 -2622 -11470 0
rnode "clks.n72" 0 0 -2622 -11470 0
rnode "clks.n73" 0 44.7258 -2746 -11346 0
rnode "clks.n74" 0 1554.94 -2250 -11346 0
rnode "clks.n75" 0 44.7258 -2746 -11222 0
rnode "clks.n76" 0 59.1535 -2250 -11470 0
rnode "clks.n77" 0 2259.02 -2250 -11470 0
rnode "clks.n78" 0 2259.02 -2666 -23872 0
rnode "clks.n79" 0 0 -2666 -23872 0
rnode "clks.n80" 0 54.413 -2294 -24120 0
rnode "clks.n81" 0 71.4171 -2294 -24244 0
rnode "clks.n82" 0 0 -2294 -24244 0
rnode "clks.n83" 0 38.3364 -2542 -24244 0
rnode "clks.n84" 0 196.938 -2294 -24244 0
rnode "clks.t30" 0 18.2533 75152 -26596 0
rnode "clks.t53" 0 8.4797 75152 -28090 0
rnode "clks.n85" 0 183.818 75152 -27358 0
rnode "clks.t15" 0 18.3127 71188 -26596 0
rnode "clks.t35" 0 8.39623 71188 -28090 0
rnode "clks.n86" 0 132.769 71188 -27506 0
rnode "clks.n87" 0 961.948 70120 -25884 0
rnode "clks.t57" 0 18.2533 60152 -26596 0
rnode "clks.t5" 0 8.4797 60152 -28090 0
rnode "clks.n88" 0 183.818 60152 -27358 0
rnode "clks.t1" 0 18.3127 56188 -26596 0
rnode "clks.t19" 0 8.39623 56188 -28090 0
rnode "clks.n89" 0 132.769 56188 -27506 0
rnode "clks.n90" 0 569.074 55120 -25884 0
rnode "clks.n91" 0 2412.6 50490 -25384 0
rnode "clks.t37" 0 18.2533 45152 -26596 0
rnode "clks.t60" 0 8.4797 45152 -28090 0
rnode "clks.n92" 0 183.818 45152 -27358 0
rnode "clks.t22" 0 18.3127 41188 -26596 0
rnode "clks.t45" 0 8.39623 41188 -28090 0
rnode "clks.n93" 0 132.769 41188 -27506 0
rnode "clks.n94" 0 569.074 40120 -25884 0
rnode "clks.n95" 0 1824.55 35482 -25384 0
rnode "clks.t64" 0 18.2533 30152 -26596 0
rnode "clks.t12" 0 8.4797 30152 -28090 0
rnode "clks.n96" 0 183.818 30152 -27358 0
rnode "clks.t7" 0 18.3127 26188 -26596 0
rnode "clks.t26" 0 8.39623 26188 -28090 0
rnode "clks.n97" 0 132.769 26188 -27506 0
rnode "clks.n98" 0 569.074 25120 -25884 0
rnode "clks.n99" 0 1824.1 20492 -25384 0
rnode "clks.t48" 0 18.2533 15152 -26596 0
rnode "clks.t69" 0 8.4797 15152 -28090 0
rnode "clks.n100" 0 183.818 15152 -27358 0
rnode "clks.t31" 0 18.3127 11188 -26596 0
rnode "clks.t55" 0 8.39623 11188 -28090 0
rnode "clks.n101" 0 132.769 11188 -27506 0
rnode "clks.n102" 0 569.074 10120 -25884 0
rnode "clks.n103" 0 1426.32 5492 -25384 0
rnode "clks.t29" 0 18.2533 -74848 -26596 0
rnode "clks.t52" 0 8.4797 -74848 -28090 0
rnode "clks.n104" 0 183.818 -74848 -27358 0
rnode "clks.t46" 0 18.3127 -78812 -26596 0
rnode "clks.t67" 0 8.39623 -78812 -28090 0
rnode "clks.n105" 0 132.769 -78812 -27506 0
rnode "clks.n106" 0 965.316 -79880 -25884 0
rnode "clks.t13" 0 18.2533 -59848 -26596 0
rnode "clks.t33" 0 8.4797 -59848 -28090 0
rnode "clks.n107" 0 183.818 -59848 -27358 0
rnode "clks.t2" 0 18.3127 -63812 -26596 0
rnode "clks.t20" 0 8.39623 -63812 -28090 0
rnode "clks.n108" 0 132.769 -63812 -27506 0
rnode "clks.n109" 0 569.074 -64880 -25884 0
rnode "clks.n110" 0 2417.51 -69514 -25384 0
rnode "clks.t36" 0 18.2533 -44848 -26596 0
rnode "clks.t59" 0 8.4797 -44848 -28090 0
rnode "clks.n111" 0 183.818 -44848 -27358 0
rnode "clks.t56" 0 18.3127 -48812 -26596 0
rnode "clks.t3" 0 8.39623 -48812 -28090 0
rnode "clks.n112" 0 132.769 -48812 -27506 0
rnode "clks.n113" 0 569.074 -49880 -25884 0
rnode "clks.n114" 0 1824.44 -54512 -25384 0
rnode "clks.t21" 0 18.2533 -29848 -26596 0
rnode "clks.t42" 0 8.4797 -29848 -28090 0
rnode "clks.n115" 0 183.818 -29848 -27358 0
rnode "clks.t8" 0 18.3127 -33812 -26596 0
rnode "clks.t27" 0 8.39623 -33812 -28090 0
rnode "clks.n116" 0 132.769 -33812 -27506 0
rnode "clks.n117" 0 569.074 -34880 -25884 0
rnode "clks.n118" 0 1824.78 -39518 -25384 0
rnode "clks.t47" 0 18.2533 -14848 -26596 0
rnode "clks.t68" 0 8.4797 -14848 -28090 0
rnode "clks.n119" 0 183.818 -14848 -27358 0
rnode "clks.t62" 0 18.3127 -18812 -26596 0
rnode "clks.t10" 0 8.39623 -18812 -28090 0
rnode "clks.n120" 0 132.769 -18812 -27506 0
rnode "clks.n121" 0 569.074 -19880 -25884 0
rnode "clks.n122" 0 1825.23 -24510 -25384 0
rnode "clks.t0" 0 18.2533 152 -26596 0
rnode "clks.t18" 0 8.4797 152 -28090 0
rnode "clks.n123" 0 183.818 152 -27358 0
rnode "clks.t17" 0 18.3127 -3812 -26596 0
rnode "clks.t38" 0 8.39623 -3812 -28090 0
rnode "clks.n124" 0 132.769 -3812 -27506 0
rnode "clks.n125" 0 569.074 -4880 -25884 0
rnode "clks.n126" 0 1372.92 -9508 -25384 0
rnode "clks.n127" 0 850.203 -2480 -25394 0
rnode "clks.n128" 0 2942.72 -2480 -25394 0
rnode "clks.n129" 0 2754.26 -2662 -42524 0
rnode "clks.n130" 0 0 -2290 -42772 0
rnode "clks.n131" 0 38.3364 -2662 -42648 0
rnode "clks.n132" 0 37.0585 -2414 -42896 0
rnode "clks.n133" 0 38.3364 -2662 -42772 0
rnode "clks.n134" 0 50.0604 -2290 -42772 0
rnode "clks.n135" 0 135.83 -2414 -42896 0
rnode "clks.n136" 0 135.83 -2538 -42896 0
rnode "clks.n137" 0 37.0585 -2538 -42896 0
rnode "clks.n138" 0 37.0585 -2538 -42896 0
rnode "clks.n139" 0 2183.94 -2290 -42896 0
rnode "clks.n140" 0 2183.94 -2620 -56900 0
rnode "clks.n141" 0 0 -2620 -56900 0
rnode "clks.n142" 0 78.5278 -2372 -57148 0
rnode "clks.n143" 0 66.1612 -2372 -57148 0
rnode "clks.n144" 0 506.721 -2620 -57148 0
rnode "clks.n145" 0 506.721 -5774 -57126 0
rnode "clks.n146" 0 74.1915 -6022 -56878 0
rnode "clks.n147" 0 0.321741 -5774 -56878 0
rnode "clks.n148" 0 38.3364 -5898 -57126 0
rnode "clks.n149" 0 38.3364 -5774 -57002 0
rnode "clks.n150" 0 0 -5774 -57002 0
rnode "clks.n151" 0 3123.8 -5774 -57126 0
rnode "clks.t44" 0 18.2533 -3926 -62556 0
rnode "clks.t63" 0 8.4797 -3926 -64050 0
rnode "clks.n152" 0 713.44 -3926 -63318 0
rnode "clks.t28" 0 7.40442 7274 -71432 0
rnode "clks.t41" 0 17.4683 7274 -70498 0
rnode "clks.n153" 0 86.189 7274 -70986 0
rnode "clks.n154" 0 2541.5 6686 -72827 0
rnode "clks.n155" 0 5222.57 -5894 -77210 0
rnode "clks.n156" 0 289.996 -6018 -78962 0
rnode "clks.n157" 0 0 -5770 -79086 0
rnode "clks.n158" 0 0 -6018 -78962 0
rnode "clks.n159" 0 36.1391 -5770 -79086 0
rnode "clks.n160" 0 38.3364 -5770 -79086 0
rnode "clks.n161" 0 0 -5770 -79086 0
rnode "clks.n162" 0 35.8219 -6018 -79210 0
rnode "clks.n163" 0 36.1872 -6018 -78962 0
rnode "clks" 0 98.2469 -5932 -79156 0
resist "clks.n40" "clks.n35" 0.00767925
resist "clks.n42" "clks.n34" 0.00767925
resist "clks.n70" "clks.n34" 0.00767925
resist "clks.n41" "clks.n40" 0.00767925
resist "clks.n42" "clks.n41" 0.00767925
resist "clks.n70" "clks.n43" 0.00767925
resist "clks.n74" "clks.n30" 0.00767925
resist "clks.n43" "clks.n30" 0.00767925
resist "clks.n23" "clks.n20" 0.00845733
resist "clks.n28" "clks.n27" 0.00845733
resist "clks.n78" "clks.n22" 0.00845733
resist "clks.n73" "clks.n29" 0.00845733
resist "clks.n71" "clks.n32" 0.00845733
resist "clks.n76" "clks.n36" 0.00845733
resist "clks.n72" "clks.n31" 0.00845733
resist "clks.n37" "clks.n33" 0.00845733
resist "clks.n81" "clks.n23" 0.00845733
resist "clks.n27" "clks.n20" 0.00845733
resist "clks.n28" "clks.n22" 0.00845733
resist "clks.n77" "clks.n29" 0.00845733
resist "clks.n45" "clks.n32" 0.00845733
resist "clks.n72" "clks.n71" 0.00845733
resist "clks.n37" "clks.n31" 0.00845733
resist "clks.n36" "clks.n33" 0.00845733
resist "clks.n75" "clks.n47" 0.00845733
resist "clks.n75" "clks.n46" 0.00845733
resist "clks.n44" "clks.n39" 0.00845733
resist "clks.n73" "clks.n46" 0.00845733
resist "clks.n47" "clks.n38" 0.00845733
resist "clks.n44" "clks.n38" 0.00845733
resist "clks.n161" "clks.n156" 0.00978082
resist "clks.n160" "clks.n157" 0.00978082
resist "clks.n151" "clks.n150" 0.00978082
resist "clks.n148" "clks.n4" 0.00978082
resist "clks.n147" "clks.n145" 0.00978082
resist "clks.n157" "clks.n3" 0.00978082
resist "clks.n161" "clks.n160" 0.00978082
resist "clks.n150" "clks.n149" 0.00978082
resist "clks.n149" "clks.n146" 0.00978082
resist "clks.n8" "clks.n7" 0.00978082
resist "clks.n8" "clks.n6" 0.00978082
resist "clks.n141" "clks.n5" 0.00978082
resist "clks.n148" "clks.n147" 0.00978082
resist "clks.n142" "clks.n141" 0.00978082
resist "clks.n21" "clks.n16" 0.00978082
resist "clks.n25" "clks.n19" 0.00978082
resist "clks.n26" "clks.n25" 0.00978082
resist "clks.n18" "clks.n15" 0.00978082
resist "clks.n139" "clks.n9" 0.00978082
resist "clks.n131" "clks.n12" 0.00978082
resist "clks.n131" "clks.n130" 0.00978082
resist "clks.n143" "clks.n7" 0.00978082
resist "clks.n140" "clks.n6" 0.00978082
resist "clks.n133" "clks.n9" 0.00978082
resist "clks.n133" "clks.n12" 0.00978082
resist "clks.n130" "clks.n129" 0.00978082
resist "clks.n84" "clks.n15" 0.00978082
resist "clks.n19" "clks.n18" 0.00978082
resist "clks.n26" "clks.n24" 0.00978082
resist "clks.n83" "clks.n82" 0.00978082
resist "clks.n79" "clks.n17" 0.00978082
resist "clks.n83" "clks.n21" 0.00978082
resist "clks.n82" "clks.n17" 0.00978082
resist "clks.n80" "clks.n79" 0.00978082
resist "clks.n135" "clks.n14" 0.00995891
resist "clks.n137" "clks.n136" 0.00995891
resist "clks.n134" "clks.n10" 0.0101002
resist "clks.n132" "clks.n11" 0.0101002
resist "clks.n138" "clks.n11" 0.0101002
resist "clks.n132" "clks.n10" 0.0101002
resist "clks.n1" "clks.n0" 0.0129709
resist "clks.n159" "clks.n158" 0.0131462
resist "clks.n158" "clks.n2" 0.0131462
resist "clks.n144" "clks.n5" 0.0186
resist "clks.n138" "clks.n13" 0.0192414
resist "clks.n137" "clks.n14" 0.0192414
resist "clks.n163" "clks.n1" 0.0253636
resist "clks.n162" "clks.n2" 0.0253636
resist "clks.n128" "clks.n84" 0.1725
resist "clks.n156" "clks.n155" 0.2628
resist "clks.n145" "clks.n144" 0.4731
resist "clks.n59" "clks.n35" 0.486736
resist "clks.n65" "clks.n63" 0.54
resist "clks.n69" "clks.n67" 0.6672
resist "clks" "clks.n0" 0.758273
resist "clks.n56" "clks.n55" 0.780539
resist "clks.n128" "clks.n127" 0.9
resist "clks.n61" "clks.n60" 0.9
resist "clks.n61" "clks.n50" 0.9588
resist "clks.n138" "clks.n137" 1.125
resist "clks.n132" "clks.n14" 1.125
resist "clks.n136" "clks.n13" 1.13512
resist "clks.n135" "clks.n134" 1.13512
resist "clks.n136" "clks.n135" 1.14524
resist "clks.n58" "clks.n56" 1.21117
resist "clks.n59" "clks.n58" 1.4526
resist "clks.n74" "clks.n69" 1.45353
resist "clks.n163" "clks.n162" 1.5
resist "clks.n2" "clks.n1" 1.5
resist "clks.n159" "clks.n0" 1.51318
resist "clks" "clks.n163" 1.51759
resist "clks.n67" "clks.n65" 1.5828
resist "clks.n78" "clks.n77" 1.59454
resist "clks.n140" "clks.n139" 2.1006
resist "clks.n158" "clks.n156" 2.24418
resist "clks.n139" "clks.n10" 2.2457
resist "clks.n129" "clks.n11" 2.2457
resist "clks.n157" "clks.n2" 2.24586
resist "clks.n162" "clks.n161" 2.24586
resist "clks.n151" "clks.n4" 2.24586
resist "clks.n150" "clks.n145" 2.24586
resist "clks.n7" "clks.n5" 2.24586
resist "clks.n141" "clks.n140" 2.24586
resist "clks.n144" "clks.n6" 2.24586
resist "clks.n80" "clks.n15" 2.24586
resist "clks.n24" "clks.n21" 2.24586
resist "clks.n80" "clks.n26" 2.24586
resist "clks.n83" "clks.n19" 2.24586
resist "clks.n134" "clks.n130" 2.24586
resist "clks.n13" "clks.n9" 2.24586
resist "clks.n138" "clks.n12" 2.24586
resist "clks.n82" "clks.n81" 2.24586
resist "clks.n79" "clks.n78" 2.24586
resist "clks.n23" "clks.n16" 2.24652
resist "clks.n27" "clks.n17" 2.24652
resist "clks.n83" "clks.n22" 2.24652
resist "clks.n41" "clks.n29" 2.24652
resist "clks.n77" "clks.n32" 2.24652
resist "clks.n73" "clks.n36" 2.24652
resist "clks.n73" "clks.n72" 2.24652
resist "clks.n38" "clks.n37" 2.24652
resist "clks.n46" "clks.n45" 2.24652
resist "clks.n71" "clks.n47" 2.24652
resist "clks.n45" "clks.n44" 2.24652
resist "clks.n40" "clks.n38" 2.24691
resist "clks.n75" "clks.n42" 2.24691
resist "clks.n73" "clks.n70" 2.24691
resist "clks.n77" "clks.n30" 2.24691
resist "clks.n147" "clks.n146" 2.25564
resist "clks.n146" "clks.n4" 2.25564
resist "clks.n129" "clks.n128" 2.5695
resist "clks.n127" "clks.n126" 2.87509
resist "clks.n155" "clks.n151" 3.0126
resist "clks.n127" "clks.n103" 3.26127
resist "clks.n63" "clks.n61" 3.8112
resist "clks.n154" "clks.n153" 3.9591
resist "clks.n159" "clks.n3" 4.5
resist "clks.n162" "clks.n3" 4.5
resist "clks.n160" "clks.n159" 4.5
resist "clks.n149" "clks.n148" 4.5
resist "clks.n143" "clks.n142" 4.5
resist "clks.n144" "clks.n143" 4.5
resist "clks.n142" "clks.n8" 4.5
resist "clks.n84" "clks.n16" 4.5
resist "clks.n84" "clks.n83" 4.5
resist "clks.n84" "clks.n17" 4.5
resist "clks.n24" "clks.n17" 4.5
resist "clks.n25" "clks.n16" 4.5
resist "clks.n25" "clks.n17" 4.5
resist "clks.n18" "clks.n16" 4.5
resist "clks.n18" "clks.n17" 4.5
resist "clks.n139" "clks.n138" 4.5
resist "clks.n129" "clks.n13" 4.5
resist "clks.n131" "clks.n13" 4.5
resist "clks.n132" "clks.n131" 4.5
resist "clks.n133" "clks.n132" 4.5
resist "clks.n134" "clks.n133" 4.5
resist "clks.n81" "clks.n80" 4.5
resist "clks.n80" "clks.n20" 4.5
resist "clks.n83" "clks.n20" 4.5
resist "clks.n80" "clks.n28" 4.5
resist "clks.n28" "clks.n16" 4.5
resist "clks.n78" "clks.n16" 4.5
resist "clks.n77" "clks.n76" 4.5
resist "clks.n77" "clks.n35" 4.5
resist "clks.n77" "clks.n34" 4.5
resist "clks.n39" "clks.n35" 4.5
resist "clks.n41" "clks.n39" 4.5
resist "clks.n39" "clks.n34" 4.5
resist "clks.n43" "clks.n39" 4.5
resist "clks.n74" "clks.n39" 4.5
resist "clks.n38" "clks.n34" 4.5
resist "clks.n43" "clks.n38" 4.5
resist "clks.n74" "clks.n38" 4.5
resist "clks.n75" "clks.n35" 4.5
resist "clks.n75" "clks.n43" 4.5
resist "clks.n75" "clks.n74" 4.5
resist "clks.n73" "clks.n35" 4.5
resist "clks.n74" "clks.n73" 4.5
resist "clks.n77" "clks.n33" 4.5
resist "clks.n77" "clks.n31" 4.5
resist "clks.n76" "clks.n75" 4.5
resist "clks.n75" "clks.n33" 4.5
resist "clks.n75" "clks.n31" 4.5
resist "clks.n76" "clks.n38" 4.5
resist "clks.n76" "clks.n39" 4.5
resist "clks.n39" "clks.n33" 4.5
resist "clks.n39" "clks.n31" 4.5
resist "clks.n71" "clks.n39" 4.5
resist "clks.n99" "clks.n95" 6.13227
resist "clks.n118" "clks.n114" 6.13391
resist "clks.n103" "clks.n99" 6.13636
resist "clks.n114" "clks.n110" 6.13718
resist "clks.n126" "clks.n122" 6.13718
resist "clks.n122" "clks.n118" 6.13964
resist "clks.n95" "clks.n91" 6.13964
resist "clks.n155" "clks.n154" 8.47216
resist "clks.n87" "clks.n86" 9.00215
resist "clks.n90" "clks.n89" 9.00215
resist "clks.n94" "clks.n93" 9.00215
resist "clks.n98" "clks.n97" 9.00215
resist "clks.n102" "clks.n101" 9.00215
resist "clks.n125" "clks.n124" 9.00215
resist "clks.n121" "clks.n120" 9.00215
resist "clks.n117" "clks.n116" 9.00215
resist "clks.n113" "clks.n112" 9.00215
resist "clks.n109" "clks.n108" 9.00215
resist "clks.n106" "clks.n105" 9.00215
resist "clks.n91" "clks.n90" 9.1782
resist "clks.n95" "clks.n94" 9.1782
resist "clks.n99" "clks.n98" 9.1782
resist "clks.n103" "clks.n102" 9.1782
resist "clks.n126" "clks.n125" 9.1782
resist "clks.n122" "clks.n121" 9.1782
resist "clks.n118" "clks.n117" 9.1782
resist "clks.n114" "clks.n113" 9.1782
resist "clks.n110" "clks.n109" 9.1782
resist "clks.n87" "clks.n85" 12.2251
resist "clks.n90" "clks.n88" 12.2251
resist "clks.n94" "clks.n92" 12.2251
resist "clks.n98" "clks.n96" 12.2251
resist "clks.n102" "clks.n100" 12.2251
resist "clks.n125" "clks.n123" 12.2251
resist "clks.n121" "clks.n119" 12.2251
resist "clks.n117" "clks.n115" 12.2251
resist "clks.n113" "clks.n111" 12.2251
resist "clks.n109" "clks.n107" 12.2251
resist "clks.n106" "clks.n104" 12.2251
resist "clks.n91" "clks.n87" 15.3113
resist "clks.n110" "clks.n106" 15.3162
resist "clks.n60" "clks.n59" 17.2506
resist "clks.n50" "clks.n49" 21.6584
resist "clks.n55" "clks.n53" 24.3537
resist "clks.n154" "clks.n152" 25.22
resist "clks.n65" "clks.n64" 26.8868
resist "clks.n60" "clks.n51" 27.6088
resist "clks.n69" "clks.n68" 28.4102
resist "clks.n58" "clks.n57" 31.0789
resist "clks.n50" "clks.n48" 32.35
resist "clks.n55" "clks.n54" 35.1414
resist "clks.n56" "clks.n52" 36.415
resist "clks.n63" "clks.n62" 39.2698
resist "clks.n49" "clks.t39" 39.8535
resist "clks.n64" "clks.t23" 39.8535
resist "clks.n68" "clks.t65" 39.8535
resist "clks.n57" "clks.t40" 39.8535
resist "clks.n53" "clks.t16" 39.8535
resist "clks.n153" "clks.t28" 39.8535
resist "clks.n62" "clks.t11" 39.8543
resist "clks.n66" "clks.t66" 39.8543
resist "clks.n48" "clks.t14" 39.8543
resist "clks.n54" "clks.t58" 39.8543
resist "clks.n52" "clks.t49" 39.8543
resist "clks.n51" "clks.t32" 39.8543
resist "clks.n67" "clks.n66" 42.2859
resist "clks.n86" "clks.t35" 44.0692
resist "clks.n89" "clks.t19" 44.0692
resist "clks.n93" "clks.t45" 44.0692
resist "clks.n97" "clks.t26" 44.0692
resist "clks.n101" "clks.t55" 44.0692
resist "clks.n124" "clks.t38" 44.0692
resist "clks.n120" "clks.t10" 44.0692
resist "clks.n116" "clks.t27" 44.0692
resist "clks.n112" "clks.t3" 44.0692
resist "clks.n108" "clks.t20" 44.0692
resist "clks.n105" "clks.t67" 44.0692
resist "clks.n85" "clks.t53" 44.2357
resist "clks.n88" "clks.t5" 44.2357
resist "clks.n92" "clks.t60" 44.2357
resist "clks.n96" "clks.t12" 44.2357
resist "clks.n100" "clks.t69" 44.2357
resist "clks.n123" "clks.t18" 44.2357
resist "clks.n119" "clks.t68" 44.2357
resist "clks.n115" "clks.t42" 44.2357
resist "clks.n111" "clks.t59" 44.2357
resist "clks.n107" "clks.t33" 44.2357
resist "clks.n104" "clks.t52" 44.2357
resist "clks.n152" "clks.t63" 44.2357
resist "clks.n49" "clks.t50" 70.3148
resist "clks.n62" "clks.t6" 70.3148
resist "clks.n64" "clks.t34" 70.3148
resist "clks.n66" "clks.t61" 70.3148
resist "clks.n68" "clks.t4" 70.3148
resist "clks.n48" "clks.t9" 70.3148
resist "clks.n57" "clks.t51" 70.3148
resist "clks.n53" "clks.t25" 70.3148
resist "clks.n54" "clks.t54" 70.3148
resist "clks.n52" "clks.t43" 70.3148
resist "clks.n51" "clks.t24" 70.3148
resist "clks.n153" "clks.t41" 70.3148
resist "clks.n85" "clks.t30" 74.8583
resist "clks.n88" "clks.t57" 74.8583
resist "clks.n92" "clks.t37" 74.8583
resist "clks.n96" "clks.t64" 74.8583
resist "clks.n100" "clks.t48" 74.8583
resist "clks.n123" "clks.t0" 74.8583
resist "clks.n119" "clks.t47" 74.8583
resist "clks.n115" "clks.t21" 74.8583
resist "clks.n111" "clks.t36" 74.8583
resist "clks.n107" "clks.t13" 74.8583
resist "clks.n104" "clks.t29" 74.8583
resist "clks.n152" "clks.t44" 74.8583
resist "clks.n86" "clks.t15" 75.0247
resist "clks.n89" "clks.t1" 75.0247
resist "clks.n93" "clks.t22" 75.0247
resist "clks.n97" "clks.t7" 75.0247
resist "clks.n101" "clks.t31" 75.0247
resist "clks.n124" "clks.t17" 75.0247
resist "clks.n120" "clks.t62" 75.0247
resist "clks.n116" "clks.t8" 75.0247
resist "clks.n112" "clks.t56" 75.0247
resist "clks.n108" "clks.t2" 75.0247
resist "clks.n105" "clks.t46" 75.0247
killnode "a_31820_n28246#"
rnode "a_31820_n28246.t3" 0 143.873 33552 -28090 0
rnode "a_31820_n28246.t2" 0 43.9697 32380 -28090 0
rnode "a_31820_n28246.t4" 0 43.8457 31820 -28090 0
rnode "a_31820_n28246.n0" 0 280.111 32094 -28037 0
rnode "a_31820_n28246.t1" 0 491.242 32436 -26596 0
rnode "a_31820_n28246.n1" 0 534.715 32579 -27398 0
rnode "a_31820_n28246.n2" 0 1078.19 33186 -27450 0
rnode "a_31820_n28246.t0" 0 384.053 33552 -26596 0
resist "a_31820_n28246.n0" "a_31820_n28246.t4" 3.77774
resist "a_31820_n28246.n0" "a_31820_n28246.t2" 3.7816
resist "a_31820_n28246.t0" "a_31820_n28246.n2" 4.12562
resist "a_31820_n28246.n1" "a_31820_n28246.t1" 4.91198
resist "a_31820_n28246.n1" "a_31820_n28246.n0" 5.39524
resist "a_31820_n28246.n2" "a_31820_n28246.n1" 7.28438
resist "a_31820_n28246.n2" "a_31820_n28246.t3" 11.0084
killnode "a_n41314_n2406#"
rnode "a_n41314_n2406.n0" 0 737.827 76405 -27402 0
rnode "a_n41314_n2406.t2" 0 35.2026 75740 -28090 0
rnode "a_n41314_n2406.t0" 0 35.1033 75180 -28090 0
rnode "a_n41314_n2406.n1" 0 224.26 75454 -28037 0
rnode "a_n41314_n2406.t3" 0 18.1789 79596 -27858 0
rnode "a_n41314_n2406.t4" 0 42.8872 79596 -26924 0
rnode "a_n41314_n2406.n2" 0 140.012 79596 -27412 0
rnode "a_n41314_n2406.t8" 0 18.1793 -41276 -2814 0
rnode "a_n41314_n2406.t9" 0 42.8872 -41276 -1880 0
rnode "a_n41314_n2406.n3" 0 18709.7 -41276 -2368 0
rnode "a_n41314_n2406.t10" 0 44.9603 -3310 -62556 0
rnode "a_n41314_n2406.t6" 0 20.6139 -3310 -64050 0
rnode "a_n41314_n2406.n4" 0 16416.4 -3310 -63466 0
rnode "a_n41314_n2406.n5" 0 37538.3 80052 -27166 0
rnode "a_n41314_n2406.n6" 0 566.878 79130 -27164 0
rnode "a_n41314_n2406.t5" 0 44.8143 76792 -26596 0
rnode "a_n41314_n2406.t7" 0 20.8188 76792 -28090 0
rnode "a_n41314_n2406.n7" 0 149.632 76792 -27358 0
rnode "a_n41314_n2406.t1" 0 393.293 75796 -26596 0
resist "a_n41314_n2406.n6" "a_n41314_n2406.n2" 2.84295
resist "a_n41314_n2406.n0" "a_n41314_n2406.n7" 3.04236
resist "a_n41314_n2406.n1" "a_n41314_n2406.t0" 3.77774
resist "a_n41314_n2406.n1" "a_n41314_n2406.t2" 3.7816
resist "a_n41314_n2406.t1" "a_n41314_n2406.n0" 4.91198
resist "a_n41314_n2406.n6" "a_n41314_n2406.n5" 5.22355
resist "a_n41314_n2406.n0" "a_n41314_n2406.n1" 5.39524
resist "a_n41314_n2406.n0" "a_n41314_n2406.n6" 11.6195
resist "a_n41314_n2406.n2" "a_n41314_n2406.t3" 39.8535
resist "a_n41314_n2406.n3" "a_n41314_n2406.t8" 39.8543
resist "a_n41314_n2406.n4" "a_n41314_n2406.t6" 44.0692
resist "a_n41314_n2406.n7" "a_n41314_n2406.t7" 44.2357
resist "a_n41314_n2406.n5" "a_n41314_n2406.n4" 59.543
resist "a_n41314_n2406.n3" "a_n41314_n2406.t9" 70.3148
resist "a_n41314_n2406.n2" "a_n41314_n2406.t4" 70.3148
resist "a_n41314_n2406.n5" "a_n41314_n2406.n3" 70.5261
resist "a_n41314_n2406.n7" "a_n41314_n2406.t5" 74.8583
resist "a_n41314_n2406.n4" "a_n41314_n2406.t10" 75.0247
killnode "a_n6028_n28246#"
rnode "a_n6028_n28246.n0" 0 1518.85 -4729 -27398 0
rnode "a_n6028_n28246.t4" 0 256.79 -1000 -28090 0
rnode "a_n6028_n28246.t5" 0 99.9071 -4428 -26596 0
rnode "a_n6028_n28246.t6" 0 46.4126 -4428 -28090 0
rnode "a_n6028_n28246.t3" 0 78.4791 -5468 -28090 0
rnode "a_n6028_n28246.t1" 0 78.2577 -6028 -28090 0
rnode "a_n6028_n28246.n1" 0 499.954 -5754 -28037 0
rnode "a_n6028_n28246.t2" 0 876.79 -5412 -26596 0
rnode "a_n6028_n28246.n2" 0 908.796 -5269 -27398 0
rnode "a_n6028_n28246.n3" 0 2550.29 -1366 -27450 0
rnode "a_n6028_n28246.t0" 0 685.474 -1000 -26596 0
resist "a_n6028_n28246.n0" "a_n6028_n28246.n2" 1.83091
resist "a_n6028_n28246.n1" "a_n6028_n28246.t1" 3.77774
resist "a_n6028_n28246.n1" "a_n6028_n28246.t3" 3.7816
resist "a_n6028_n28246.t0" "a_n6028_n28246.n3" 4.12562
resist "a_n6028_n28246.n2" "a_n6028_n28246.t2" 4.91198
resist "a_n6028_n28246.n2" "a_n6028_n28246.n1" 5.39524
resist "a_n6028_n28246.n3" "a_n6028_n28246.t4" 11.0084
resist "a_n6028_n28246.n3" "a_n6028_n28246.n0" 14.5237
resist "a_n6028_n28246.n0" "a_n6028_n28246.t6" 44.2357
resist "a_n6028_n28246.n0" "a_n6028_n28246.t5" 74.8583
killnode "a_n7012_n28246#"
rnode "a_n7012_n28246.n0" 0 1620.08 -6679 -27536 0
rnode "a_n7012_n28246.t4" 0 58.7635 -5440 -26596 0
rnode "a_n7012_n28246.t5" 0 26.9426 -5440 -28090 0
rnode "a_n7012_n28246.n1" 0 285.443 -5440 -27506 0
rnode "a_n7012_n28246.t3" 0 411.632 -7012 -26596 0
rnode "a_n7012_n28246.t1" 0 140.55 -7012 -28090 0
rnode "a_n7012_n28246.t2" 0 140.55 -2420 -28090 0
rnode "a_n7012_n28246.n2" 0 1442.68 -2064 -28090 0
rnode "a_n7012_n28246.t0" 0 473.359 -2420 -26596 0
resist "a_n7012_n28246.n0" "a_n7012_n28246.t3" 4.52974
resist "a_n7012_n28246.t0" "a_n7012_n28246.n2" 4.53067
resist "a_n7012_n28246.n0" "a_n7012_n28246.n1" 5.7946
resist "a_n7012_n28246.n2" "a_n7012_n28246.n0" 8.89741
resist "a_n7012_n28246.n0" "a_n7012_n28246.t1" 10.605
resist "a_n7012_n28246.n2" "a_n7012_n28246.t2" 10.605
resist "a_n7012_n28246.n1" "a_n7012_n28246.t5" 44.0692
resist "a_n7012_n28246.n1" "a_n7012_n28246.t4" 75.0247
killnode "a_n83796_6688#"
rnode "a_n83796_6688.t0" 0 141.857 -83796 6844 0
rnode "a_n83796_6688.t2" 0 43.2286 -81872 6844 0
rnode "a_n83796_6688.t3" 0 43.3509 -82432 6844 0
rnode "a_n83796_6688.n0" 0 276.169 -82146 6897 0
rnode "a_n83796_6688.t4" 0 484.39 -82488 8338 0
rnode "a_n83796_6688.n1" 0 535.288 -82734 7536 0
rnode "a_n83796_6688.n2" 0 1094.69 -83430 7484 0
rnode "a_n83796_6688.t1" 0 381.025 -83796 8338 0
resist "a_n83796_6688.n0" "a_n83796_6688.t2" 3.77774
resist "a_n83796_6688.n0" "a_n83796_6688.t3" 3.7816
resist "a_n83796_6688.t1" "a_n83796_6688.n2" 4.12451
resist "a_n83796_6688.n1" "a_n83796_6688.t4" 4.91231
resist "a_n83796_6688.n1" "a_n83796_6688.n0" 5.39524
resist "a_n83796_6688.n2" "a_n83796_6688.n1" 7.51274
resist "a_n83796_6688.n2" "a_n83796_6688.t0" 11.0078
rnode "Reset.t26" 0 54.4215 -82460 8338 0
rnode "Reset.t0" 0 24.9518 -82460 6844 0
rnode "Reset.n0" 0 945.651 -82460 7428 0
rnode "Reset.t30" 0 54.2449 -86424 8338 0
rnode "Reset.t7" 0 25.1999 -86424 6844 0
rnode "Reset.n1" 0 341.624 -86424 7576 0
rnode "Reset.n2" 0 1719.39 -85964 9050 0
rnode "Reset.t23" 0 54.2449 -81484 12446 0
rnode "Reset.t83" 0 25.1999 -81484 10952 0
rnode "Reset.n3" 0 546.269 -81484 11684 0
rnode "Reset.t54" 0 54.4215 -85448 12446 0
rnode "Reset.t24" 0 24.9518 -85448 10952 0
rnode "Reset.n4" 0 394.561 -85448 11536 0
rnode "Reset.n5" 0 2048.82 -86516 13158 0
rnode "Reset.n6" 0 9172.2 -93202 9108 0
rnode "Reset.t45" 0 54.4215 -50460 8338 0
rnode "Reset.t17" 0 24.9518 -50460 6844 0
rnode "Reset.n7" 0 945.651 -50460 7428 0
rnode "Reset.t53" 0 54.2449 -54424 8338 0
rnode "Reset.t28" 0 25.1999 -54424 6844 0
rnode "Reset.n8" 0 341.624 -54424 7576 0
rnode "Reset.n9" 0 1719.39 -53964 9050 0
rnode "Reset.t25" 0 54.2449 -49484 12446 0
rnode "Reset.t84" 0 25.1999 -49484 10952 0
rnode "Reset.n10" 0 546.269 -49484 11684 0
rnode "Reset.t6" 0 54.4215 -53448 12446 0
rnode "Reset.t63" 0 24.9518 -53448 10952 0
rnode "Reset.n11" 0 394.561 -53448 11536 0
rnode "Reset.n12" 0 2048.82 -54516 13158 0
rnode "Reset.n13" 0 3197.07 -61202 9108 0
rnode "Reset.n14" 0 39887.1 -65481 3900 0
rnode "Reset.t55" 0 54.4215 -51348 -5662 0
rnode "Reset.t77" 0 24.9518 -51348 -7156 0
rnode "Reset.n15" 0 763.332 -51348 -6572 0
rnode "Reset.t76" 0 54.2449 -47384 -5662 0
rnode "Reset.t9" 0 25.1999 -47384 -7156 0
rnode "Reset.n16" 0 341.604 -47384 -6424 0
rnode "Reset.n17" 0 2161.85 -47844 -4950 0
rnode "Reset.t58" 0 54.2449 -52324 -1554 0
rnode "Reset.t87" 0 25.1999 -52324 -3048 0
rnode "Reset.n18" 0 546.299 -52324 -2316 0
rnode "Reset.t71" 0 54.4215 -48360 -1554 0
rnode "Reset.t10" 0 24.9518 -48360 -3048 0
rnode "Reset.n19" 0 394.584 -48360 -2464 0
rnode "Reset.n20" 0 2048.77 -47292 -842 0
rnode "Reset.n21" 0 3353.95 -40606 -4892 0
rnode "Reset.n22" 0 16893.4 -36322 3900 0
rnode "Reset.t79" 0 54.4215 -18460 8338 0
rnode "Reset.t52" 0 24.9518 -18460 6844 0
rnode "Reset.n23" 0 945.651 -18460 7428 0
rnode "Reset.t75" 0 54.2449 -22424 8338 0
rnode "Reset.t48" 0 25.1999 -22424 6844 0
rnode "Reset.n24" 0 341.624 -22424 7576 0
rnode "Reset.n25" 0 1719.39 -21964 9050 0
rnode "Reset.t64" 0 54.2449 -17484 12446 0
rnode "Reset.t33" 0 25.1999 -17484 10952 0
rnode "Reset.n26" 0 546.269 -17484 11684 0
rnode "Reset.t40" 0 54.4215 -21448 12446 0
rnode "Reset.t13" 0 24.9518 -21448 10952 0
rnode "Reset.n27" 0 394.561 -21448 11536 0
rnode "Reset.n28" 0 2048.82 -22516 13158 0
rnode "Reset.n29" 0 3197.07 -29202 9108 0
rnode "Reset.n30" 0 16186.3 -33481 3900 0
rnode "Reset.t56" 0 54.4215 -19348 -5662 0
rnode "Reset.t78" 0 24.9518 -19348 -7156 0
rnode "Reset.n31" 0 763.332 -19348 -6572 0
rnode "Reset.t27" 0 54.2449 -15384 -5662 0
rnode "Reset.t46" 0 25.1999 -15384 -7156 0
rnode "Reset.n32" 0 341.604 -15384 -6424 0
rnode "Reset.n33" 0 2161.85 -15844 -4950 0
rnode "Reset.t11" 0 54.2449 -20324 -1554 0
rnode "Reset.t36" 0 25.1999 -20324 -3048 0
rnode "Reset.n34" 0 546.299 -20324 -2316 0
rnode "Reset.t21" 0 54.4215 -16360 -1554 0
rnode "Reset.t47" 0 24.9518 -16360 -3048 0
rnode "Reset.n35" 0 394.584 -16360 -2464 0
rnode "Reset.n36" 0 2048.77 -15292 -842 0
rnode "Reset.n37" 0 3353.95 -8606 -4892 0
rnode "Reset.n38" 0 16893.4 -4322 3900 0
rnode "Reset.t29" 0 54.4215 13540 8338 0
rnode "Reset.t4" 0 24.9518 13540 6844 0
rnode "Reset.n39" 0 945.651 13540 7428 0
rnode "Reset.t37" 0 54.2449 9576 8338 0
rnode "Reset.t15" 0 25.1999 9576 6844 0
rnode "Reset.n40" 0 341.624 9576 7576 0
rnode "Reset.n41" 0 1719.39 10036 9050 0
rnode "Reset.t61" 0 54.2449 14516 12446 0
rnode "Reset.t32" 0 25.1999 14516 10952 0
rnode "Reset.n42" 0 546.269 14516 11684 0
rnode "Reset.t31" 0 54.4215 10552 12446 0
rnode "Reset.t2" 0 24.9518 10552 10952 0
rnode "Reset.n43" 0 394.561 10552 11536 0
rnode "Reset.n44" 0 2048.82 9484 13158 0
rnode "Reset.n45" 0 3197.07 2798 9108 0
rnode "Reset.n46" 0 16186.3 -1481 3900 0
rnode "Reset.t57" 0 54.4215 12652 -5662 0
rnode "Reset.t80" 0 24.9518 12652 -7156 0
rnode "Reset.n47" 0 763.332 12652 -6572 0
rnode "Reset.t3" 0 54.2449 16616 -5662 0
rnode "Reset.t20" 0 25.1999 16616 -7156 0
rnode "Reset.n48" 0 341.604 16616 -6424 0
rnode "Reset.n49" 0 2161.85 16156 -4950 0
rnode "Reset.t34" 0 54.2449 11676 -1554 0
rnode "Reset.t60" 0 25.1999 11676 -3048 0
rnode "Reset.n50" 0 546.299 11676 -2316 0
rnode "Reset.t73" 0 54.4215 15640 -1554 0
rnode "Reset.t12" 0 24.9518 15640 -3048 0
rnode "Reset.n51" 0 394.584 15640 -2464 0
rnode "Reset.n52" 0 2048.77 16708 -842 0
rnode "Reset.n53" 0 3353.95 23394 -4892 0
rnode "Reset.n54" 0 16893.4 27678 3900 0
rnode "Reset.t8" 0 54.4215 45540 8338 0
rnode "Reset.t66" 0 24.9518 45540 6844 0
rnode "Reset.n55" 0 945.651 45540 7428 0
rnode "Reset.t1" 0 54.2449 41576 8338 0
rnode "Reset.t62" 0 25.1999 41576 6844 0
rnode "Reset.n56" 0 341.624 41576 7576 0
rnode "Reset.n57" 0 1719.39 42036 9050 0
rnode "Reset.t22" 0 54.2449 46516 12446 0
rnode "Reset.t82" 0 25.1999 46516 10952 0
rnode "Reset.n58" 0 546.269 46516 11684 0
rnode "Reset.t81" 0 54.4215 42552 12446 0
rnode "Reset.t50" 0 24.9518 42552 10952 0
rnode "Reset.n59" 0 394.561 42552 11536 0
rnode "Reset.n60" 0 2048.82 41484 13158 0
rnode "Reset.n61" 0 3197.07 34798 9108 0
rnode "Reset.n62" 0 16186.3 30519 3900 0
rnode "Reset.t16" 0 54.4215 44652 -5662 0
rnode "Reset.t39" 0 24.9518 44652 -7156 0
rnode "Reset.n63" 0 763.332 44652 -6572 0
rnode "Reset.t51" 0 54.2449 48616 -5662 0
rnode "Reset.t70" 0 25.1999 48616 -7156 0
rnode "Reset.n64" 0 341.604 48616 -6424 0
rnode "Reset.n65" 0 2161.85 48156 -4950 0
rnode "Reset.t86" 0 54.2449 43676 -1554 0
rnode "Reset.t18" 0 25.1999 43676 -3048 0
rnode "Reset.n66" 0 546.299 43676 -2316 0
rnode "Reset.t35" 0 54.4215 47640 -1554 0
rnode "Reset.t59" 0 24.9518 47640 -3048 0
rnode "Reset.n67" 0 394.584 47640 -2464 0
rnode "Reset.n68" 0 2048.77 48708 -842 0
rnode "Reset.n69" 0 3353.95 55394 -4892 0
rnode "Reset.n70" 0 16893.9 59678 3900 0
rnode "Reset.t72" 0 54.4215 77540 8338 0
rnode "Reset.t44" 0 24.9518 77540 6844 0
rnode "Reset.n71" 0 763.377 77540 7428 0
rnode "Reset.t65" 0 54.2449 73576 8338 0
rnode "Reset.t38" 0 25.1999 73576 6844 0
rnode "Reset.n72" 0 341.624 73576 7576 0
rnode "Reset.n73" 0 2161.79 74036 9050 0
rnode "Reset.t74" 0 54.2449 78516 12446 0
rnode "Reset.t42" 0 25.1999 78516 10952 0
rnode "Reset.n74" 0 546.269 78516 11684 0
rnode "Reset.t41" 0 54.4215 74552 12446 0
rnode "Reset.t14" 0 24.9518 74552 10952 0
rnode "Reset.n75" 0 394.561 74552 11536 0
rnode "Reset.n76" 0 2048.82 73484 13158 0
rnode "Reset.n77" 0 2937.08 66798 9108 0
rnode "Reset.n78" 0 16186.5 62520 3900 0
rnode "Reset.t67" 0 54.4215 76652 -5662 0
rnode "Reset.t5" 0 24.9518 76652 -7156 0
rnode "Reset.n79" 0 763.332 76652 -6572 0
rnode "Reset.t49" 0 54.2449 80616 -5662 0
rnode "Reset.t68" 0 25.1999 80616 -7156 0
rnode "Reset.n80" 0 341.604 80616 -6424 0
rnode "Reset.n81" 0 2161.85 80156 -4950 0
rnode "Reset.t43" 0 54.2449 75676 -1554 0
rnode "Reset.t69" 0 25.1999 75676 -3048 0
rnode "Reset.n82" 0 546.299 75676 -2316 0
rnode "Reset.t85" 0 54.4215 79640 -1554 0
rnode "Reset.t19" 0 24.9518 79640 -3048 0
rnode "Reset.n83" 0 394.584 79640 -2464 0
rnode "Reset.n84" 0 2048.77 80708 -842 0
rnode "Reset.n85" 0 3353.95 87394 -4892 0
rnode "Reset.n86" 0 28319 91678 3900 0
rnode "Reset" 0 14392.9 120630 3872 0
resist "Reset.n30" "Reset.n22" 0.42615
resist "Reset.n46" "Reset.n38" 0.42615
resist "Reset.n62" "Reset.n54" 0.42615
resist "Reset.n78" "Reset.n70" 0.4263
resist "Reset.n86" "Reset.n78" 4.3737
resist "Reset.n22" "Reset.n14" 4.37385
resist "Reset.n38" "Reset.n30" 4.37385
resist "Reset.n54" "Reset.n46" 4.37385
resist "Reset.n70" "Reset.n62" 4.37385
resist "Reset.n85" "Reset.n81" 4.88601
resist "Reset.n69" "Reset.n65" 4.88601
resist "Reset.n53" "Reset.n49" 4.88601
resist "Reset.n77" "Reset.n73" 4.88601
resist "Reset.n37" "Reset.n33" 4.88601
resist "Reset.n21" "Reset.n17" 4.88601
resist "Reset" "Reset.n86" 6.1626
resist "Reset.n61" "Reset.n57" 7.43472
resist "Reset.n45" "Reset.n41" 7.43472
resist "Reset.n29" "Reset.n25" 7.43472
resist "Reset.n13" "Reset.n9" 7.43472
resist "Reset.n6" "Reset.n2" 7.43472
resist "Reset.n73" "Reset.n72" 8.10931
resist "Reset.n57" "Reset.n56" 8.10931
resist "Reset.n41" "Reset.n40" 8.10931
resist "Reset.n25" "Reset.n24" 8.10931
resist "Reset.n9" "Reset.n8" 8.10931
resist "Reset.n2" "Reset.n1" 8.10931
resist "Reset.n81" "Reset.n80" 8.11031
resist "Reset.n65" "Reset.n64" 8.11031
resist "Reset.n49" "Reset.n48" 8.11031
resist "Reset.n33" "Reset.n32" 8.11031
resist "Reset.n17" "Reset.n16" 8.11031
resist "Reset.n78" "Reset.n77" 8.27919
resist "Reset.n62" "Reset.n61" 8.27942
resist "Reset.n46" "Reset.n45" 8.27942
resist "Reset.n30" "Reset.n29" 8.27942
resist "Reset.n14" "Reset.n13" 8.27942
resist "Reset.n84" "Reset.n83" 9.00115
resist "Reset.n68" "Reset.n67" 9.00115
resist "Reset.n52" "Reset.n51" 9.00115
resist "Reset.n36" "Reset.n35" 9.00115
resist "Reset.n20" "Reset.n19" 9.00115
resist "Reset.n76" "Reset.n75" 9.00215
resist "Reset.n60" "Reset.n59" 9.00215
resist "Reset.n44" "Reset.n43" 9.00215
resist "Reset.n28" "Reset.n27" 9.00215
resist "Reset.n12" "Reset.n11" 9.00215
resist "Reset.n5" "Reset.n4" 9.00215
resist "Reset.n86" "Reset.n85" 9.86745
resist "Reset.n70" "Reset.n69" 9.86745
resist "Reset.n54" "Reset.n53" 9.86745
resist "Reset.n38" "Reset.n37" 9.86745
resist "Reset.n22" "Reset.n21" 9.86745
resist "Reset.n84" "Reset.n82" 12.2241
resist "Reset.n68" "Reset.n66" 12.2241
resist "Reset.n52" "Reset.n50" 12.2241
resist "Reset.n36" "Reset.n34" 12.2241
resist "Reset.n20" "Reset.n18" 12.2241
resist "Reset.n76" "Reset.n74" 12.2251
resist "Reset.n60" "Reset.n58" 12.2251
resist "Reset.n44" "Reset.n42" 12.2251
resist "Reset.n28" "Reset.n26" 12.2251
resist "Reset.n12" "Reset.n10" 12.2251
resist "Reset.n5" "Reset.n3" 12.2251
resist "Reset.n73" "Reset.n71" 13.0631
resist "Reset.n81" "Reset.n79" 13.0641
resist "Reset.n65" "Reset.n63" 13.0641
resist "Reset.n49" "Reset.n47" 13.0641
resist "Reset.n33" "Reset.n31" 13.0641
resist "Reset.n17" "Reset.n15" 13.0641
resist "Reset.n14" "Reset.n6" 13.0786
resist "Reset.n57" "Reset.n55" 15.4305
resist "Reset.n41" "Reset.n39" 15.4305
resist "Reset.n25" "Reset.n23" 15.4305
resist "Reset.n9" "Reset.n7" 15.4305
resist "Reset.n2" "Reset.n0" 15.4305
resist "Reset.n85" "Reset.n84" 16.4869
resist "Reset.n69" "Reset.n68" 16.4869
resist "Reset.n53" "Reset.n52" 16.4869
resist "Reset.n77" "Reset.n76" 16.4869
resist "Reset.n37" "Reset.n36" 16.4869
resist "Reset.n61" "Reset.n60" 16.4869
resist "Reset.n21" "Reset.n20" 16.4869
resist "Reset.n45" "Reset.n44" 16.4869
resist "Reset.n29" "Reset.n28" 16.4869
resist "Reset.n13" "Reset.n12" 16.4869
resist "Reset.n6" "Reset.n5" 16.4869
resist "Reset.n79" "Reset.t5" 44.0692
resist "Reset.n83" "Reset.t19" 44.0692
resist "Reset.n63" "Reset.t39" 44.0692
resist "Reset.n67" "Reset.t59" 44.0692
resist "Reset.n47" "Reset.t80" 44.0692
resist "Reset.n51" "Reset.t12" 44.0692
resist "Reset.n71" "Reset.t44" 44.0692
resist "Reset.n75" "Reset.t14" 44.0692
resist "Reset.n31" "Reset.t78" 44.0692
resist "Reset.n35" "Reset.t47" 44.0692
resist "Reset.n55" "Reset.t66" 44.0692
resist "Reset.n59" "Reset.t50" 44.0692
resist "Reset.n15" "Reset.t77" 44.0692
resist "Reset.n19" "Reset.t10" 44.0692
resist "Reset.n39" "Reset.t4" 44.0692
resist "Reset.n43" "Reset.t2" 44.0692
resist "Reset.n23" "Reset.t52" 44.0692
resist "Reset.n27" "Reset.t13" 44.0692
resist "Reset.n7" "Reset.t17" 44.0692
resist "Reset.n11" "Reset.t63" 44.0692
resist "Reset.n0" "Reset.t0" 44.0692
resist "Reset.n4" "Reset.t24" 44.0692
resist "Reset.n80" "Reset.t68" 44.2357
resist "Reset.n82" "Reset.t69" 44.2357
resist "Reset.n64" "Reset.t70" 44.2357
resist "Reset.n66" "Reset.t18" 44.2357
resist "Reset.n48" "Reset.t20" 44.2357
resist "Reset.n50" "Reset.t60" 44.2357
resist "Reset.n72" "Reset.t38" 44.2357
resist "Reset.n74" "Reset.t42" 44.2357
resist "Reset.n32" "Reset.t46" 44.2357
resist "Reset.n34" "Reset.t36" 44.2357
resist "Reset.n56" "Reset.t62" 44.2357
resist "Reset.n58" "Reset.t82" 44.2357
resist "Reset.n16" "Reset.t9" 44.2357
resist "Reset.n18" "Reset.t87" 44.2357
resist "Reset.n40" "Reset.t15" 44.2357
resist "Reset.n42" "Reset.t32" 44.2357
resist "Reset.n24" "Reset.t48" 44.2357
resist "Reset.n26" "Reset.t33" 44.2357
resist "Reset.n8" "Reset.t28" 44.2357
resist "Reset.n10" "Reset.t84" 44.2357
resist "Reset.n1" "Reset.t7" 44.2357
resist "Reset.n3" "Reset.t83" 44.2357
resist "Reset.n80" "Reset.t49" 74.8583
resist "Reset.n82" "Reset.t43" 74.8583
resist "Reset.n64" "Reset.t51" 74.8583
resist "Reset.n66" "Reset.t86" 74.8583
resist "Reset.n48" "Reset.t3" 74.8583
resist "Reset.n50" "Reset.t34" 74.8583
resist "Reset.n72" "Reset.t65" 74.8583
resist "Reset.n74" "Reset.t74" 74.8583
resist "Reset.n32" "Reset.t27" 74.8583
resist "Reset.n34" "Reset.t11" 74.8583
resist "Reset.n56" "Reset.t1" 74.8583
resist "Reset.n58" "Reset.t22" 74.8583
resist "Reset.n16" "Reset.t76" 74.8583
resist "Reset.n18" "Reset.t58" 74.8583
resist "Reset.n40" "Reset.t37" 74.8583
resist "Reset.n42" "Reset.t61" 74.8583
resist "Reset.n24" "Reset.t75" 74.8583
resist "Reset.n26" "Reset.t64" 74.8583
resist "Reset.n8" "Reset.t53" 74.8583
resist "Reset.n10" "Reset.t25" 74.8583
resist "Reset.n1" "Reset.t30" 74.8583
resist "Reset.n3" "Reset.t23" 74.8583
resist "Reset.n79" "Reset.t67" 75.0247
resist "Reset.n83" "Reset.t85" 75.0247
resist "Reset.n63" "Reset.t16" 75.0247
resist "Reset.n67" "Reset.t35" 75.0247
resist "Reset.n47" "Reset.t57" 75.0247
resist "Reset.n51" "Reset.t73" 75.0247
resist "Reset.n71" "Reset.t72" 75.0247
resist "Reset.n75" "Reset.t41" 75.0247
resist "Reset.n31" "Reset.t56" 75.0247
resist "Reset.n35" "Reset.t21" 75.0247
resist "Reset.n55" "Reset.t8" 75.0247
resist "Reset.n59" "Reset.t81" 75.0247
resist "Reset.n15" "Reset.t55" 75.0247
resist "Reset.n19" "Reset.t71" 75.0247
resist "Reset.n39" "Reset.t29" 75.0247
resist "Reset.n43" "Reset.t31" 75.0247
resist "Reset.n23" "Reset.t79" 75.0247
resist "Reset.n27" "Reset.t40" 75.0247
resist "Reset.n7" "Reset.t45" 75.0247
resist "Reset.n11" "Reset.t6" 75.0247
resist "Reset.n0" "Reset.t26" 75.0247
resist "Reset.n4" "Reset.t54" 75.0247
killnode "a_12112_n40380#"
rnode "a_12112_n40380.t2" 0 185.496 16890 -40444 0
rnode "a_12112_n40380.t3" 0 139.325 14550 -40444 0
rnode "a_12112_n40380.n0" 0 3036.62 13830 -38148 0
rnode "a_12112_n40380.t4" 0 134.442 13220 -38950 0
rnode "a_12112_n40380.n1" 0 1306.14 12442 -38148 0
rnode "a_12112_n40380.t0" 0 192.677 12112 -40224 0
rnode "a_12112_n40380.n2" 0 1452.82 12196 -39290 0
rnode "a_12112_n40380.t1" 0 352.488 12112 -39290 0
resist "a_12112_n40380.n2" "a_12112_n40380.n1" 0.813263
resist "a_12112_n40380.t1" "a_12112_n40380.n2" 2.11585
resist "a_12112_n40380.n1" "a_12112_n40380.n0" 3.35893
resist "a_12112_n40380.n2" "a_12112_n40380.t0" 6.37942
resist "a_12112_n40380.n0" "a_12112_n40380.t3" 52.9134
resist "a_12112_n40380.n0" "a_12112_n40380.t2" 54.7745
resist "a_12112_n40380.n1" "a_12112_n40380.t4" 81.2815
killnode "a_11362_n40380#"
rnode "a_11362_n40380.n0" 0 1316.78 11608 -39878 0
rnode "a_11362_n40380.t3" 0 34.6133 12084 -40224 0
rnode "a_11362_n40380.t2" 0 81.6588 12084 -39290 0
rnode "a_11362_n40380.n1" 0 227.963 12084 -39778 0
rnode "a_11362_n40380.t4" 0 148.973 16890 -38950 0
rnode "a_11362_n40380.t5" 0 126.568 14550 -38950 0
rnode "a_11362_n40380.n2" 0 2243.35 14016 -40936 0
rnode "a_11362_n40380.t6" 0 97.3897 13220 -40444 0
rnode "a_11362_n40380.n3" 0 1031.18 12448 -40936 0
rnode "a_11362_n40380.t1" 0 131.453 11362 -40224 0
rnode "a_11362_n40380.t0" 0 360.07 11362 -39290 0
resist "a_11362_n40380.n3" "a_11362_n40380.n2" 1.26
resist "a_11362_n40380.t0" "a_11362_n40380.n0" 2.52892
resist "a_11362_n40380.n0" "a_11362_n40380.n1" 2.56724
resist "a_11362_n40380.n0" "a_11362_n40380.n3" 3.42929
resist "a_11362_n40380.n0" "a_11362_n40380.t1" 5.96595
resist "a_11362_n40380.n1" "a_11362_n40380.t3" 39.8535
resist "a_11362_n40380.n3" "a_11362_n40380.t6" 52.2975
resist "a_11362_n40380.n1" "a_11362_n40380.t2" 70.3148
resist "a_11362_n40380.n2" "a_11362_n40380.t5" 83.1566
resist "a_11362_n40380.n2" "a_11362_n40380.t4" 84.984
killnode "a_n3766_n71400#"
rnode "a_n3766_n71400.n0" 0 2079.51 1010 -68368 0
rnode "a_n3766_n71400.n1" 0 662.609 490 -68368 0
rnode "a_n3766_n71400.n2" 0 662.609 -1590 -68368 0
rnode "a_n3766_n71400.n3" 0 662.608 -550 -68368 0
rnode "a_n3766_n71400.n4" 0 931.458 -2630 -68368 0
rnode "a_n3766_n71400.t11" 0 751.998 -27980 -66138 0
rnode "a_n3766_n71400.t15" 0 487.928 -29660 -64458 0
rnode "a_n3766_n71400.n5" 0 541.015 -29660 -64458 0
rnode "a_n3766_n71400.t24" 0 487.928 -29660 -67818 0
rnode "a_n3766_n71400.n6" 0 541.015 -29660 -67818 0
rnode "a_n3766_n71400.t21" 0 487.928 -31340 -64458 0
rnode "a_n3766_n71400.n7" 0 567.558 -31340 -64458 0
rnode "a_n3766_n71400.t31" 0 487.928 -31340 -67818 0
rnode "a_n3766_n71400.n8" 0 594.101 -31340 -68318 0
rnode "a_n3766_n71400.t42" 0 487.928 -33020 -64458 0
rnode "a_n3766_n71400.n9" 0 567.558 -33020 -64458 0
rnode "a_n3766_n71400.t12" 0 487.928 -33020 -67818 0
rnode "a_n3766_n71400.n10" 0 594.101 -33020 -67818 0
rnode "a_n3766_n71400.t17" 0 487.928 -34700 -64458 0
rnode "a_n3766_n71400.n11" 0 567.558 -34700 -64458 0
rnode "a_n3766_n71400.t28" 0 487.928 -34700 -67818 0
rnode "a_n3766_n71400.n12" 0 594.101 -34700 -67818 0
rnode "a_n3766_n71400.t25" 0 487.928 -36380 -64458 0
rnode "a_n3766_n71400.n13" 0 567.558 -36380 -64458 0
rnode "a_n3766_n71400.t33" 0 487.928 -36380 -67818 0
rnode "a_n3766_n71400.n14" 0 594.101 -36380 -67818 0
rnode "a_n3766_n71400.t45" 0 487.928 -38060 -64458 0
rnode "a_n3766_n71400.n15" 0 567.558 -38060 -64458 0
rnode "a_n3766_n71400.t16" 0 487.928 -38060 -67818 0
rnode "a_n3766_n71400.n16" 0 594.101 -38060 -67818 0
rnode "a_n3766_n71400.t14" 0 487.928 -39740 -64458 0
rnode "a_n3766_n71400.n17" 0 567.558 -39740 -64458 0
rnode "a_n3766_n71400.t23" 0 487.928 -39740 -67818 0
rnode "a_n3766_n71400.n18" 0 578.467 -39740 -67818 0
rnode "a_n3766_n71400.t20" 0 487.928 -41420 -64458 0
rnode "a_n3766_n71400.n19" 0 556.649 -41420 -64958 0
rnode "a_n3766_n71400.t26" 0 487.928 -41420 -66138 0
rnode "a_n3766_n71400.t41" 0 487.928 -31340 -69498 0
rnode "a_n3766_n71400.n20" 0 541.015 -31340 -69498 0
rnode "a_n3766_n71400.t35" 0 487.928 -33020 -69498 0
rnode "a_n3766_n71400.n21" 0 567.558 -33020 -69498 0
rnode "a_n3766_n71400.t39" 0 487.928 -34700 -69498 0
rnode "a_n3766_n71400.n22" 0 567.558 -34700 -69498 0
rnode "a_n3766_n71400.t43" 0 487.928 -36380 -69498 0
rnode "a_n3766_n71400.n23" 0 567.558 -36380 -69498 0
rnode "a_n3766_n71400.t37" 0 487.928 -38060 -69498 0
rnode "a_n3766_n71400.n24" 0 567.558 -38060 -69498 0
rnode "a_n3766_n71400.t38" 0 487.928 -39740 -69498 0
rnode "a_n3766_n71400.n25" 0 567.558 -39740 -69498 0
rnode "a_n3766_n71400.t40" 0 487.928 -41420 -69498 0
rnode "a_n3766_n71400.n26" 0 556.649 -41420 -68998 0
rnode "a_n3766_n71400.t30" 0 487.928 -41420 -67818 0
rnode "a_n3766_n71400.n27" 0 567.558 -41420 -67818 0
rnode "a_n3766_n71400.n28" 0 567.558 -40920 -66138 0
rnode "a_n3766_n71400.t18" 0 487.928 -39740 -66138 0
rnode "a_n3766_n71400.n29" 0 578.467 -39740 -66138 0
rnode "a_n3766_n71400.t10" 0 487.928 -38060 -66138 0
rnode "a_n3766_n71400.n30" 0 594.101 -38060 -66138 0
rnode "a_n3766_n71400.t29" 0 487.928 -36380 -66138 0
rnode "a_n3766_n71400.n31" 0 594.101 -36380 -66138 0
rnode "a_n3766_n71400.t22" 0 487.928 -34700 -66138 0
rnode "a_n3766_n71400.n32" 0 594.101 -34700 -66138 0
rnode "a_n3766_n71400.t46" 0 487.928 -33020 -66138 0
rnode "a_n3766_n71400.n33" 0 594.101 -33020 -66138 0
rnode "a_n3766_n71400.t27" 0 487.928 -31340 -66138 0
rnode "a_n3766_n71400.n34" 0 594.101 -31340 -66138 0
rnode "a_n3766_n71400.t19" 0 487.928 -29660 -66138 0
rnode "a_n3766_n71400.n35" 0 555.345 -29660 -66138 0
rnode "a_n3766_n71400.n36" 0 2691.78 -28817 -66058 0
rnode "a_n3766_n71400.n37" 0 53.3227 9337 -62317 0
rnode "a_n3766_n71400.n38" 0 24.641 9943 -63129 0
rnode "a_n3766_n71400.n39" 0 84.7637 10739 -62317 0
rnode "a_n3766_n71400.t44" 0 14.4058 11137 -62723 0
rnode "a_n3766_n71400.n40" 0 12.661 10941 -62317 0
rnode "a_n3766_n71400.t34" 0 14.2815 10739 -62723 0
rnode "a_n3766_n71400.n41" 0 86.8551 10739 -63129 0
rnode "a_n3766_n71400.n42" 0 24.641 10341 -63129 0
rnode "a_n3766_n71400.t13" 0 14.2815 10341 -62723 0
rnode "a_n3766_n71400.n43" 0 24.6409 10341 -62317 0
rnode "a_n3766_n71400.t32" 0 14.2815 9943 -62723 0
rnode "a_n3766_n71400.n44" 0 24.6409 9943 -62317 0
rnode "a_n3766_n71400.n45" 0 20.9327 9545 -62317 0
rnode "a_n3766_n71400.t47" 0 14.2815 9545 -62723 0
rnode "a_n3766_n71400.n46" 0 20.9327 9545 -63129 0
rnode "a_n3766_n71400.n47" 0 68.4278 9337 -63129 0
rnode "a_n3766_n71400.t36" 0 14.332 9147 -62723 0
rnode "a_n3766_n71400.n48" 0 93.5829 9147 -62317 0
rnode "a_n3766_n71400.n49" 0 3468.89 6930 -62297 0
rnode "a_n3766_n71400.t2" 0 256.504 914 -70800 0
rnode "a_n3766_n71400.t6" 0 256.504 394 -70800 0
rnode "a_n3766_n71400.t3" 0 256.504 -126 -70800 0
rnode "a_n3766_n71400.t5" 0 256.504 -646 -70800 0
rnode "a_n3766_n71400.t9" 0 260.409 -3766 -70800 0
rnode "a_n3766_n71400.t1" 0 256.504 -3246 -70800 0
rnode "a_n3766_n71400.t8" 0 256.504 -2726 -70800 0
rnode "a_n3766_n71400.t0" 0 256.504 -2206 -70800 0
rnode "a_n3766_n71400.t7" 0 256.504 -1686 -70800 0
rnode "a_n3766_n71400.t4" 0 256.506 -1166 -70800 0
resist "a_n3766_n71400.n35" "a_n3766_n71400.t19" 0.125
resist "a_n3766_n71400.n34" "a_n3766_n71400.t27" 0.125
resist "a_n3766_n71400.n33" "a_n3766_n71400.t46" 0.125
resist "a_n3766_n71400.n32" "a_n3766_n71400.t22" 0.125
resist "a_n3766_n71400.n31" "a_n3766_n71400.t29" 0.125
resist "a_n3766_n71400.n30" "a_n3766_n71400.t10" 0.125
resist "a_n3766_n71400.n29" "a_n3766_n71400.t18" 0.125
resist "a_n3766_n71400.n28" "a_n3766_n71400.t26" 0.125
resist "a_n3766_n71400.n27" "a_n3766_n71400.t30" 0.125
resist "a_n3766_n71400.n26" "a_n3766_n71400.t40" 0.125
resist "a_n3766_n71400.n25" "a_n3766_n71400.t38" 0.125
resist "a_n3766_n71400.n24" "a_n3766_n71400.t37" 0.125
resist "a_n3766_n71400.n23" "a_n3766_n71400.t43" 0.125
resist "a_n3766_n71400.n22" "a_n3766_n71400.t39" 0.125
resist "a_n3766_n71400.n21" "a_n3766_n71400.t35" 0.125
resist "a_n3766_n71400.n20" "a_n3766_n71400.t41" 0.125
resist "a_n3766_n71400.n8" "a_n3766_n71400.t31" 0.125
resist "a_n3766_n71400.n6" "a_n3766_n71400.t24" 0.125
resist "a_n3766_n71400.n10" "a_n3766_n71400.t12" 0.125
resist "a_n3766_n71400.n12" "a_n3766_n71400.t28" 0.125
resist "a_n3766_n71400.n14" "a_n3766_n71400.t33" 0.125
resist "a_n3766_n71400.n16" "a_n3766_n71400.t16" 0.125
resist "a_n3766_n71400.n18" "a_n3766_n71400.t23" 0.125
resist "a_n3766_n71400.n19" "a_n3766_n71400.t20" 0.125
resist "a_n3766_n71400.n17" "a_n3766_n71400.t14" 0.125
resist "a_n3766_n71400.n15" "a_n3766_n71400.t45" 0.125
resist "a_n3766_n71400.n13" "a_n3766_n71400.t25" 0.125
resist "a_n3766_n71400.n11" "a_n3766_n71400.t17" 0.125
resist "a_n3766_n71400.n9" "a_n3766_n71400.t42" 0.125
resist "a_n3766_n71400.n7" "a_n3766_n71400.t21" 0.125
resist "a_n3766_n71400.n5" "a_n3766_n71400.t15" 0.125
resist "a_n3766_n71400.n1" "a_n3766_n71400.n0" 0.156
resist "a_n3766_n71400.n3" "a_n3766_n71400.n1" 0.156
resist "a_n3766_n71400.n3" "a_n3766_n71400.n2" 0.156
resist "a_n3766_n71400.n2" "a_n3766_n71400.n4" 0.156
resist "a_n3766_n71400.n36" "a_n3766_n71400.n35" 0.158625
resist "a_n3766_n71400.n48" "a_n3766_n71400.n37" 0.21375
resist "a_n3766_n71400.n45" "a_n3766_n71400.n37" 0.234
resist "a_n3766_n71400.n47" "a_n3766_n71400.n46" 0.234
resist "a_n3766_n71400.n20" "a_n3766_n71400.n8" 0.255
resist "a_n3766_n71400.n35" "a_n3766_n71400.n6" 0.255
resist "a_n3766_n71400.n29" "a_n3766_n71400.n18" 0.255
resist "a_n3766_n71400.n25" "a_n3766_n71400.n18" 0.255
resist "a_n3766_n71400.n30" "a_n3766_n71400.n16" 0.255
resist "a_n3766_n71400.n24" "a_n3766_n71400.n16" 0.255
resist "a_n3766_n71400.n31" "a_n3766_n71400.n14" 0.255
resist "a_n3766_n71400.n23" "a_n3766_n71400.n14" 0.255
resist "a_n3766_n71400.n32" "a_n3766_n71400.n12" 0.255
resist "a_n3766_n71400.n22" "a_n3766_n71400.n12" 0.255
resist "a_n3766_n71400.n33" "a_n3766_n71400.n10" 0.255
resist "a_n3766_n71400.n21" "a_n3766_n71400.n10" 0.255
resist "a_n3766_n71400.n34" "a_n3766_n71400.n8" 0.255
resist "a_n3766_n71400.n35" "a_n3766_n71400.n5" 0.255
resist "a_n3766_n71400.n34" "a_n3766_n71400.n7" 0.255
resist "a_n3766_n71400.n33" "a_n3766_n71400.n9" 0.255
resist "a_n3766_n71400.n32" "a_n3766_n71400.n11" 0.255
resist "a_n3766_n71400.n31" "a_n3766_n71400.n13" 0.255
resist "a_n3766_n71400.n30" "a_n3766_n71400.n15" 0.255
resist "a_n3766_n71400.n29" "a_n3766_n71400.n17" 0.255
resist "a_n3766_n71400.n36" "a_n3766_n71400.t11" 0.281375
resist "a_n3766_n71400.n29" "a_n3766_n71400.n28" 0.285
resist "a_n3766_n71400.n27" "a_n3766_n71400.n26" 0.285
resist "a_n3766_n71400.n27" "a_n3766_n71400.n18" 0.285
resist "a_n3766_n71400.n28" "a_n3766_n71400.n19" 0.285
resist "a_n3766_n71400.n35" "a_n3766_n71400.n34" 0.315
resist "a_n3766_n71400.n34" "a_n3766_n71400.n33" 0.315
resist "a_n3766_n71400.n33" "a_n3766_n71400.n32" 0.315
resist "a_n3766_n71400.n32" "a_n3766_n71400.n31" 0.315
resist "a_n3766_n71400.n31" "a_n3766_n71400.n30" 0.315
resist "a_n3766_n71400.n30" "a_n3766_n71400.n29" 0.315
resist "a_n3766_n71400.n28" "a_n3766_n71400.n27" 0.315
resist "a_n3766_n71400.n26" "a_n3766_n71400.n25" 0.315
resist "a_n3766_n71400.n25" "a_n3766_n71400.n24" 0.315
resist "a_n3766_n71400.n24" "a_n3766_n71400.n23" 0.315
resist "a_n3766_n71400.n23" "a_n3766_n71400.n22" 0.315
resist "a_n3766_n71400.n22" "a_n3766_n71400.n21" 0.315
resist "a_n3766_n71400.n21" "a_n3766_n71400.n20" 0.315
resist "a_n3766_n71400.n8" "a_n3766_n71400.n6" 0.315
resist "a_n3766_n71400.n10" "a_n3766_n71400.n8" 0.315
resist "a_n3766_n71400.n12" "a_n3766_n71400.n10" 0.315
resist "a_n3766_n71400.n14" "a_n3766_n71400.n12" 0.315
resist "a_n3766_n71400.n16" "a_n3766_n71400.n14" 0.315
resist "a_n3766_n71400.n18" "a_n3766_n71400.n16" 0.315
resist "a_n3766_n71400.n19" "a_n3766_n71400.n17" 0.315
resist "a_n3766_n71400.n17" "a_n3766_n71400.n15" 0.315
resist "a_n3766_n71400.n15" "a_n3766_n71400.n13" 0.315
resist "a_n3766_n71400.n13" "a_n3766_n71400.n11" 0.315
resist "a_n3766_n71400.n11" "a_n3766_n71400.n9" 0.315
resist "a_n3766_n71400.n9" "a_n3766_n71400.n7" 0.315
resist "a_n3766_n71400.n7" "a_n3766_n71400.n5" 0.315
resist "a_n3766_n71400.n45" "a_n3766_n71400.n44" 0.44775
resist "a_n3766_n71400.n44" "a_n3766_n71400.n43" 0.44775
resist "a_n3766_n71400.n43" "a_n3766_n71400.n39" 0.44775
resist "a_n3766_n71400.n46" "a_n3766_n71400.n38" 0.44775
resist "a_n3766_n71400.n42" "a_n3766_n71400.n38" 0.44775
resist "a_n3766_n71400.n42" "a_n3766_n71400.n41" 0.44775
resist "a_n3766_n71400.n40" "a_n3766_n71400.n39" 2.56038
resist "a_n3766_n71400.n41" "a_n3766_n71400.n40" 2.56038
resist "a_n3766_n71400.n0" "a_n3766_n71400.n49" 3.95455
resist "a_n3766_n71400.n47" "a_n3766_n71400.n37" 4.8415
resist "a_n3766_n71400.t4" "a_n3766_n71400.n3" 5.37098
resist "a_n3766_n71400.n4" "a_n3766_n71400.t1" 5.37102
resist "a_n3766_n71400.n4" "a_n3766_n71400.t8" 5.37102
resist "a_n3766_n71400.n2" "a_n3766_n71400.t0" 5.37102
resist "a_n3766_n71400.n2" "a_n3766_n71400.t7" 5.37102
resist "a_n3766_n71400.n3" "a_n3766_n71400.t5" 5.37102
resist "a_n3766_n71400.n1" "a_n3766_n71400.t3" 5.37102
resist "a_n3766_n71400.n1" "a_n3766_n71400.t6" 5.37102
resist "a_n3766_n71400.n0" "a_n3766_n71400.t2" 5.37102
resist "a_n3766_n71400.n4" "a_n3766_n71400.t9" 5.44902
resist "a_n3766_n71400.n49" "a_n3766_n71400.n48" 6.95288
resist "a_n3766_n71400.n40" "a_n3766_n71400.t44" 30.8748
resist "a_n3766_n71400.n49" "a_n3766_n71400.n36" 31.6062
resist "a_n3766_n71400.n41" "a_n3766_n71400.t34" 63.8607
resist "a_n3766_n71400.t34" "a_n3766_n71400.n39" 63.8607
resist "a_n3766_n71400.t13" "a_n3766_n71400.n42" 63.8607
resist "a_n3766_n71400.n43" "a_n3766_n71400.t13" 63.8607
resist "a_n3766_n71400.t32" "a_n3766_n71400.n38" 63.8607
resist "a_n3766_n71400.n44" "a_n3766_n71400.t32" 63.8607
resist "a_n3766_n71400.n46" "a_n3766_n71400.t47" 63.8607
resist "a_n3766_n71400.t47" "a_n3766_n71400.n45" 63.8607
resist "a_n3766_n71400.n48" "a_n3766_n71400.t36" 63.8607
resist "a_n3766_n71400.t36" "a_n3766_n71400.n47" 64.0745
rnode "Vinp.t5" 0 123.305 4914 -71244 0
rnode "Vinp.t2" 0 620.419 858 -70800 0
rnode "Vinp.t3" 0 620.694 -182 -70800 0
rnode "Vinp.t4" 0 620.694 -1222 -70800 0
rnode "Vinp.t0" 0 620.694 -2262 -70800 0
rnode "Vinp.t1" 0 657.263 -3302 -70800 0
rnode "Vinp.n0" 0 978.225 -2372 -72563 0
rnode "Vinp.n1" 0 576.069 -1332 -72563 0
rnode "Vinp.n2" 0 575.913 -292 -72563 0
rnode "Vinp.n3" 0 1577.29 747 -72563 0
rnode "Vinp.n4" 0 2264.28 4994 -72510 0
rnode "Vinp" 0 865.162 5024 -79020 0
resist "Vinp.n3" "Vinp.n2" 0.425045
resist "Vinp.n1" "Vinp.n0" 0.425455
resist "Vinp.n2" "Vinp.n1" 0.425455
resist "Vinp.n2" "Vinp.t3" 4.64591
resist "Vinp.n1" "Vinp.t4" 4.64591
resist "Vinp.n0" "Vinp.t0" 4.64591
resist "Vinp.n3" "Vinp.t2" 4.6465
resist "Vinp" "Vinp.n4" 4.91169
resist "Vinp.n0" "Vinp.t1" 5.07236
resist "Vinp.n4" "Vinp.n3" 5.11331
resist "Vinp.n4" "Vinp.t5" 11.1745
killnode "a_n3310_n70140#"
rnode "a_n3310_n70140.n0" 0 681.673 -1194 -69310 0
rnode "a_n3310_n70140.n1" 0 752.449 -154 -69310 0
rnode "a_n3310_n70140.n2" 0 577.401 4886 -69943 0
rnode "a_n3310_n70140.t5" 0 22.4787 5294 -69060 0
rnode "a_n3310_n70140.t7" 0 37.2563 -3274 -70800 0
rnode "a_n3310_n70140.t9" 0 36.4977 -2234 -70800 0
rnode "a_n3310_n70140.t2" 0 36.4977 -1194 -70800 0
rnode "a_n3310_n70140.t4" 0 36.4977 -154 -70800 0
rnode "a_n3310_n70140.t6" 0 36.4977 886 -70800 0
rnode "a_n3310_n70140.t8" 0 17.5867 3326 -71244 0
rnode "a_n3310_n70140.n3" 0 551.14 3326 -69943 0
rnode "a_n3310_n70140.t3" 0 17.5867 4886 -71244 0
rnode "a_n3310_n70140.t0" 0 71.5709 5378 -71244 0
rnode "a_n3310_n70140.t1" 0 124.867 6030 -69060 0
resist "a_n3310_n70140.n2" "a_n3310_n70140.n3" 0.804682
resist "a_n3310_n70140.n1" "a_n3310_n70140.n0" 1.27636
resist "a_n3310_n70140.n3" "a_n3310_n70140.n1" 1.77583
resist "a_n3310_n70140.t1" "a_n3310_n70140.n2" 5.71916
resist "a_n3310_n70140.n2" "a_n3310_n70140.t0" 9.29197
resist "a_n3310_n70140.n3" "a_n3310_n70140.t8" 45.0738
resist "a_n3310_n70140.n2" "a_n3310_n70140.t3" 45.0738
resist "a_n3310_n70140.n2" "a_n3310_n70140.t5" 71.8704
resist "a_n3310_n70140.n1" "a_n3310_n70140.t6" 102.741
resist "a_n3310_n70140.n1" "a_n3310_n70140.t4" 102.741
resist "a_n3310_n70140.n0" "a_n3310_n70140.t2" 102.741
resist "a_n3310_n70140.n0" "a_n3310_n70140.t9" 102.741
resist "a_n3310_n70140.n0" "a_n3310_n70140.t7" 103.167
killnode "a_46304_n3204#"
rnode "a_46304_n3204.t0" 0 44.6696 48228 -3048 0
rnode "a_46304_n3204.t3" 0 44.796 47668 -3048 0
rnode "a_46304_n3204.n0" 0 285.375 47954 -2995 0
rnode "a_46304_n3204.t4" 0 393.761 46304 -1554 0
rnode "a_46304_n3204.t1" 0 146.586 46304 -3048 0
rnode "a_46304_n3204.n1" 0 1131.15 46670 -2408 0
rnode "a_46304_n3204.n2" 0 553.13 47363 -2356 0
rnode "a_46304_n3204.t2" 0 500.537 47612 -1554 0
resist "a_46304_n3204.n0" "a_46304_n3204.t0" 3.77774
resist "a_46304_n3204.n0" "a_46304_n3204.t3" 3.7816
resist "a_46304_n3204.n1" "a_46304_n3204.t4" 4.12358
resist "a_46304_n3204.t2" "a_46304_n3204.n2" 4.91231
resist "a_46304_n3204.n2" "a_46304_n3204.n0" 5.39524
resist "a_46304_n3204.n2" "a_46304_n3204.n1" 7.51274
resist "a_46304_n3204.n1" "a_46304_n3204.t1" 11.0078
killnode "a_44828_n3204#"
rnode "a_44828_n3204.n0" 0 1458.9 48486 -2316 0
rnode "a_44828_n3204.t1" 0 75.1686 49856 -3048 0
rnode "a_44828_n3204.t0" 0 75.3812 49296 -3048 0
rnode "a_44828_n3204.n1" 0 480.219 49582 -2995 0
rnode "a_44828_n3204.t6" 0 95.9633 48256 -1554 0
rnode "a_44828_n3204.t5" 0 44.5805 48256 -3048 0
rnode "a_44828_n3204.t4" 0 658.513 44828 -1554 0
rnode "a_44828_n3204.t3" 0 246.654 44828 -3048 0
rnode "a_44828_n3204.n2" 0 2449.52 45194 -2408 0
rnode "a_44828_n3204.n3" 0 872.815 48991 -2356 0
rnode "a_44828_n3204.t2" 0 842.287 49240 -1554 0
resist "a_44828_n3204.n3" "a_44828_n3204.n0" 1.83091
resist "a_44828_n3204.n1" "a_44828_n3204.t1" 3.77774
resist "a_44828_n3204.n1" "a_44828_n3204.t0" 3.7816
resist "a_44828_n3204.n2" "a_44828_n3204.t4" 4.12411
resist "a_44828_n3204.t2" "a_44828_n3204.n3" 4.91231
resist "a_44828_n3204.n3" "a_44828_n3204.n1" 5.39524
resist "a_44828_n3204.n2" "a_44828_n3204.t3" 11.0084
resist "a_44828_n3204.n0" "a_44828_n3204.n2" 14.5237
resist "a_44828_n3204.n0" "a_44828_n3204.t5" 44.2357
resist "a_44828_n3204.n0" "a_44828_n3204.t6" 74.8583
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n0" 0 1021.67 -80231 11640 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t0" 0 425.75 -79204 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t5" 0 159.509 -79204 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n1" 0 1431.5 -78838 7484 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t2" 0 425.995 -74496 8300 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t4" 0 162.054 -74496 6806 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n2" 0 1311.57 -74140 7446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t1" 0 425.995 -74496 12542 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t3" 0 162.054 -74496 11048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n3" 0 1284.69 -74140 11688 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n4" 0 1126.16 -73914 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n5" 0 1202.47 -76580 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t7" 0 48.7452 -80896 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t8" 0 48.6077 -81456 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n6" 0 310.534 -81182 11005 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t6" 0 544.596 -80840 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t10" 0 62.0547 -79844 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t11" 0 28.828 -79844 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n7" 0 207.197 -79844 11684 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t9" 0 25.1724 -77040 11184 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t12" 0 59.3861 -77040 12118 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n8" 0 193.875 -77040 11630 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n9" 0 702.129 -77506 11878 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 0 229.449 -76730 11870 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n8" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n9" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n7" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t8" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t7" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t1" 4.12411
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t2" 4.12411
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t0" 4.12451
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n5" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t6" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n6" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n4" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n3" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n2" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n1" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t5" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t3" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t4" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t9" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t11" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t12" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t10" 74.8583
killnode "a_n21028_n28246#"
rnode "a_n21028_n28246.n0" 0 1458.9 -19729 -27398 0
rnode "a_n21028_n28246.t4" 0 246.654 -16000 -28090 0
rnode "a_n21028_n28246.t6" 0 95.9633 -19428 -26596 0
rnode "a_n21028_n28246.t5" 0 44.5805 -19428 -28090 0
rnode "a_n21028_n28246.t3" 0 75.3812 -20468 -28090 0
rnode "a_n21028_n28246.t1" 0 75.1686 -21028 -28090 0
rnode "a_n21028_n28246.n1" 0 480.219 -20754 -28037 0
rnode "a_n21028_n28246.t2" 0 842.18 -20412 -26596 0
rnode "a_n21028_n28246.n2" 0 872.922 -20269 -27398 0
rnode "a_n21028_n28246.n3" 0 2449.62 -16366 -27450 0
rnode "a_n21028_n28246.t0" 0 658.416 -16000 -26596 0
resist "a_n21028_n28246.n0" "a_n21028_n28246.n2" 1.83091
resist "a_n21028_n28246.n1" "a_n21028_n28246.t1" 3.77774
resist "a_n21028_n28246.n1" "a_n21028_n28246.t3" 3.7816
resist "a_n21028_n28246.t0" "a_n21028_n28246.n3" 4.12562
resist "a_n21028_n28246.n2" "a_n21028_n28246.t2" 4.91198
resist "a_n21028_n28246.n2" "a_n21028_n28246.n1" 5.39524
resist "a_n21028_n28246.n3" "a_n21028_n28246.t4" 11.0084
resist "a_n21028_n28246.n3" "a_n21028_n28246.n0" 14.5237
resist "a_n21028_n28246.n0" "a_n21028_n28246.t5" 44.2357
resist "a_n21028_n28246.n0" "a_n21028_n28246.t6" 74.8583
killnode "a_n23256_n28014#"
rnode "a_n23256_n28014.t1" 0 198.092 -23256 -27858 0
rnode "a_n23256_n28014.t4" 0 150.3 -22040 -26596 0
rnode "a_n23256_n28014.t2" 0 111.361 -15972 -28090 0
rnode "a_n23256_n28014.t5" 0 210.813 -11420 -26596 0
rnode "a_n23256_n28014.n0" 0 2803.78 -16538 -27178 0
rnode "a_n23256_n28014.t3" 0 113.403 -17448 -28090 0
rnode "a_n23256_n28014.n1" 0 1568.11 -18068 -27128 0
rnode "a_n23256_n28014.n2" 0 1469.85 -22642 -27178 0
rnode "a_n23256_n28014.n3" 0 1466.32 -23090 -27128 0
rnode "a_n23256_n28014.t0" 0 407.979 -23256 -26924 0
resist "a_n23256_n28014.n1" "a_n23256_n28014.n0" 1.377
resist "a_n23256_n28014.t0" "a_n23256_n28014.n3" 2.21072
resist "a_n23256_n28014.n3" "a_n23256_n28014.n2" 2.66203
resist "a_n23256_n28014.n2" "a_n23256_n28014.n1" 4.1166
resist "a_n23256_n28014.n3" "a_n23256_n28014.t1" 6.28407
resist "a_n23256_n28014.n0" "a_n23256_n28014.t2" 51.8067
resist "a_n23256_n28014.n1" "a_n23256_n28014.t3" 51.8539
resist "a_n23256_n28014.n2" "a_n23256_n28014.t4" 82.4155
resist "a_n23256_n28014.n0" "a_n23256_n28014.t5" 86.4189
killnode "a_72208_n2836#"
rnode "a_72208_n2836.n0" 0 1292.92 84759 -2472 0
rnode "a_72208_n2836.t7" 0 38.1749 84112 -2816 0
rnode "a_72208_n2836.t2" 0 90.0591 84112 -1882 0
rnode "a_72208_n2836.n1" 0 298.371 84112 -2370 0
rnode "a_72208_n2836.t0" 0 147.144 84904 -2816 0
rnode "a_72208_n2836.t3" 0 163.6 72248 -3048 0
rnode "a_72208_n2836.t5" 0 130.517 76800 -1554 0
rnode "a_72208_n2836.n2" 0 2298.06 77604 -2690 0
rnode "a_72208_n2836.t6" 0 128.165 78276 -1554 0
rnode "a_72208_n2836.n3" 0 1283.95 79056 -2690 0
rnode "a_72208_n2836.t4" 0 88.6943 82868 -3048 0
rnode "a_72208_n2836.n4" 0 1242.58 83466 -2678 0
rnode "a_72208_n2836.t1" 0 397.759 84904 -1882 0
resist "a_72208_n2836.n3" "a_72208_n2836.n2" 1.3068
resist "a_72208_n2836.t1" "a_72208_n2836.n0" 2.47138
resist "a_72208_n2836.n0" "a_72208_n2836.n1" 2.70674
resist "a_72208_n2836.n0" "a_72208_n2836.n4" 3.3948
resist "a_72208_n2836.n4" "a_72208_n2836.n3" 3.969
resist "a_72208_n2836.n0" "a_72208_n2836.t0" 6.02258
resist "a_72208_n2836.n1" "a_72208_n2836.t7" 39.8543
resist "a_72208_n2836.n4" "a_72208_n2836.t4" 51.5643
resist "a_72208_n2836.n2" "a_72208_n2836.t3" 55.8249
resist "a_72208_n2836.n1" "a_72208_n2836.t2" 70.3148
resist "a_72208_n2836.n3" "a_72208_n2836.t6" 82.6409
resist "a_72208_n2836.n2" "a_72208_n2836.t5" 82.7752
killnode "a_66122_n1986#"
rnode "a_66122_n1986.n0" 0 7245.43 70506 -3938 0
rnode "a_66122_n1986.n1" 0 4090.45 85669 -2470 0
rnode "a_66122_n1986.t2" 0 29.29 84932 -2816 0
rnode "a_66122_n1986.t3" 0 69.0986 84932 -1882 0
rnode "a_66122_n1986.n2" 0 260.362 84932 -2370 0
rnode "a_66122_n1986.t6" 0 133.56 66162 -1458 0
rnode "a_66122_n1986.t5" 0 367.163 70062 -1424 0
rnode "a_66122_n1986.t4" 0 77.939 68716 -2952 0
rnode "a_66122_n1986.t7" 0 88.8961 68716 -7194 0
rnode "a_66122_n1986.n3" 0 2721.4 70506 -3938 0
rnode "a_66122_n1986.t1" 0 111.234 85804 -2814 0
rnode "a_66122_n1986.t0" 0 305.184 85804 -1880 0
resist "a_66122_n1986.n0" "a_66122_n1986.n3" 1.30664
resist "a_66122_n1986.t0" "a_66122_n1986.n1" 2.52872
resist "a_66122_n1986.n1" "a_66122_n1986.n2" 2.73417
resist "a_66122_n1986.n1" "a_66122_n1986.t1" 5.96595
resist "a_66122_n1986.n1" "a_66122_n1986.n0" 7.82277
resist "a_66122_n1986.n0" "a_66122_n1986.t5" 24.4274
resist "a_66122_n1986.n2" "a_66122_n1986.t2" 39.8543
resist "a_66122_n1986.n3" "a_66122_n1986.t4" 51.1578
resist "a_66122_n1986.n3" "a_66122_n1986.t7" 51.5022
resist "a_66122_n1986.n2" "a_66122_n1986.t3" 70.3148
resist "a_66122_n1986.n0" "a_66122_n1986.t6" 85.7542
killnode "a_n61752_n40600#"
rnode "a_n61752_n40600.t18" 0 45.5824 -61752 -40444 0
rnode "a_n61752_n40600.t10" 0 279.528 30760 -69498 0
rnode "a_n61752_n40600.t3" 0 279.528 30080 -69498 0
rnode "a_n61752_n40600.n0" 0 86.5285 30420 -69398 0
rnode "a_n61752_n40600.t2" 0 279.528 30760 -67818 0
rnode "a_n61752_n40600.t11" 0 279.528 30080 -67818 0
rnode "a_n61752_n40600.n1" 0 104.402 30420 -67718 0
rnode "a_n61752_n40600.t0" 0 279.528 39160 -64458 0
rnode "a_n61752_n40600.t9" 0 279.528 38480 -64458 0
rnode "a_n61752_n40600.n2" 0 86.5285 38820 -64578 0
rnode "a_n61752_n40600.t14" 0 279.528 39160 -66138 0
rnode "a_n61752_n40600.t8" 0 279.528 38480 -66138 0
rnode "a_n61752_n40600.n3" 0 103.903 38820 -66258 0
rnode "a_n61752_n40600.t4" 0 279.528 39160 -69498 0
rnode "a_n61752_n40600.t1" 0 279.528 38480 -69498 0
rnode "a_n61752_n40600.n4" 0 86.5285 38820 -69398 0
rnode "a_n61752_n40600.t12" 0 279.528 39160 -67818 0
rnode "a_n61752_n40600.t7" 0 279.528 38480 -67818 0
rnode "a_n61752_n40600.n5" 0 104.402 38820 -67718 0
rnode "a_n61752_n40600.n6" 0 257.744 38750 -66978 0
rnode "a_n61752_n40600.n7" 0 257.744 30490 -66978 0
rnode "a_n61752_n40600.t5" 0 279.528 30760 -66138 0
rnode "a_n61752_n40600.t13" 0 279.528 30080 -66138 0
rnode "a_n61752_n40600.n8" 0 103.903 30420 -66038 0
rnode "a_n61752_n40600.t6" 0 279.528 30760 -64458 0
rnode "a_n61752_n40600.t15" 0 279.528 30080 -64458 0
rnode "a_n61752_n40600.n9" 0 9070.71 30420 -64358 0
rnode "a_n61752_n40600.t19" 0 121.796 -58082 -38950 0
rnode "a_n61752_n40600.t17" 0 45.9135 -58082 -40444 0
rnode "a_n61752_n40600.n10" 0 319.999 -57726 -39804 0
rnode "a_n61752_n40600.n11" 0 11217.9 -57574 -39959 0
rnode "a_n61752_n40600.n12" 0 390.472 -61396 -39857 0
rnode "a_n61752_n40600.t16" 0 123.491 -61752 -38950 0
resist "a_n61752_n40600.n8" "a_n61752_n40600.n7" 0.62175
resist "a_n61752_n40600.n6" "a_n61752_n40600.n3" 0.62175
resist "a_n61752_n40600.n7" "a_n61752_n40600.n1" 0.63975
resist "a_n61752_n40600.n6" "a_n61752_n40600.n5" 0.63975
resist "a_n61752_n40600.n9" "a_n61752_n40600.n8" 1.314
resist "a_n61752_n40600.n1" "a_n61752_n40600.n0" 1.314
resist "a_n61752_n40600.n5" "a_n61752_n40600.n4" 1.314
resist "a_n61752_n40600.n3" "a_n61752_n40600.n2" 1.314
resist "a_n61752_n40600.n11" "a_n61752_n40600.n10" 2.37062
resist "a_n61752_n40600.n9" "a_n61752_n40600.t15" 2.37925
resist "a_n61752_n40600.n9" "a_n61752_n40600.t6" 2.37925
resist "a_n61752_n40600.n8" "a_n61752_n40600.t13" 2.37925
resist "a_n61752_n40600.n8" "a_n61752_n40600.t5" 2.37925
resist "a_n61752_n40600.n1" "a_n61752_n40600.t11" 2.37925
resist "a_n61752_n40600.n1" "a_n61752_n40600.t2" 2.37925
resist "a_n61752_n40600.n0" "a_n61752_n40600.t3" 2.37925
resist "a_n61752_n40600.n0" "a_n61752_n40600.t10" 2.37925
resist "a_n61752_n40600.n5" "a_n61752_n40600.t7" 2.37925
resist "a_n61752_n40600.n5" "a_n61752_n40600.t12" 2.37925
resist "a_n61752_n40600.n4" "a_n61752_n40600.t1" 2.37925
resist "a_n61752_n40600.n4" "a_n61752_n40600.t4" 2.37925
resist "a_n61752_n40600.n3" "a_n61752_n40600.t8" 2.37925
resist "a_n61752_n40600.n3" "a_n61752_n40600.t14" 2.37925
resist "a_n61752_n40600.n2" "a_n61752_n40600.t9" 2.37925
resist "a_n61752_n40600.n2" "a_n61752_n40600.t0" 2.37925
resist "a_n61752_n40600.n10" "a_n61752_n40600.t19" 4.12411
resist "a_n61752_n40600.t16" "a_n61752_n40600.n12" 4.15863
resist "a_n61752_n40600.n12" "a_n61752_n40600.n11" 5.26559
resist "a_n61752_n40600.n12" "a_n61752_n40600.t18" 10.9771
resist "a_n61752_n40600.n10" "a_n61752_n40600.t17" 11.0107
resist "a_n61752_n40600.n7" "a_n61752_n40600.n6" 11.934
resist "a_n61752_n40600.n11" "a_n61752_n40600.n9" 38.8605
killnode "a_9107_n62067#"
rnode "a_9107_n62067.n0" 0 151.353 9330 -62027 0
rnode "a_9107_n62067.n1" 0 6.70928 9330 -62027 0
rnode "a_9107_n62067.n2" 0 0 37980 -67818 0
rnode "a_9107_n62067.t12" 0 1557.22 36300 -64458 0
rnode "a_9107_n62067.t14" 0 9052.38 37980 -67818 0
rnode "a_9107_n62067.t18" 0 4070.64 37980 -67818 0
rnode "a_9107_n62067.n3" 0 0 37980 -67818 0
rnode "a_9107_n62067.n4" 0 1322.45 17950 -68368 0
rnode "a_9107_n62067.n5" 0 1387.87 15870 -68368 0
rnode "a_9107_n62067.t30" 0 1105.46 34620 -64458 0
rnode "a_9107_n62067.t20" 0 1819.57 32940 -64458 0
rnode "a_9107_n62067.t10" 0 4214.85 31260 -64458 0
rnode "a_9107_n62067.t23" 0 1133.26 32940 -67818 0
rnode "a_9107_n62067.t17" 0 2311.03 31260 -67818 0
rnode "a_9107_n62067.t15" 0 1133.26 34620 -67818 0
rnode "a_9107_n62067.t25" 0 1105.46 34620 -69498 0
rnode "a_9107_n62067.t29" 0 1592.27 32940 -69498 0
rnode "a_9107_n62067.t27" 0 1116.89 31260 -66138 0
rnode "a_9107_n62067.t22" 0 1133.26 32940 -66138 0
rnode "a_9107_n62067.t11" 0 1133.26 34620 -66138 0
rnode "a_9107_n62067.t16" 0 1133.26 36300 -66138 0
rnode "a_9107_n62067.t21" 0 787.602 43020 -66138 0
rnode "a_9107_n62067.n6" 0 3542.35 42183 -66058 0
rnode "a_9107_n62067.n7" 0 2545.65 14830 -68368 0
rnode "a_9107_n62067.t4" 0 272.762 19086 -70800 0
rnode "a_9107_n62067.t6" 0 268.673 18566 -70800 0
rnode "a_9107_n62067.t3" 0 268.673 18046 -70800 0
rnode "a_9107_n62067.t7" 0 268.673 17526 -70800 0
rnode "a_9107_n62067.t1" 0 268.673 17006 -70800 0
rnode "a_9107_n62067.t8" 0 268.673 16486 -70800 0
rnode "a_9107_n62067.t2" 0 268.673 15966 -70800 0
rnode "a_9107_n62067.t9" 0 268.673 15446 -70800 0
rnode "a_9107_n62067.n8" 0 25.8076 9943 -61215 0
rnode "a_9107_n62067.n9" 0 88.6458 10739 -62027 0
rnode "a_9107_n62067.t24" 0 15.0959 11137 -61621 0
rnode "a_9107_n62067.n10" 0 13.309 10939 -62027 0
rnode "a_9107_n62067.t13" 0 14.9577 10739 -61621 0
rnode "a_9107_n62067.n11" 0 92.8817 10739 -61215 0
rnode "a_9107_n62067.n12" 0 25.8076 10341 -61215 0
rnode "a_9107_n62067.t28" 0 14.9577 10341 -61621 0
rnode "a_9107_n62067.n13" 0 25.8076 10341 -62027 0
rnode "a_9107_n62067.t31" 0 14.9577 9943 -61621 0
rnode "a_9107_n62067.n14" 0 25.8076 9943 -62027 0
rnode "a_9107_n62067.n15" 0 22.0669 9545 -62027 0
rnode "a_9107_n62067.t26" 0 14.9577 9545 -61621 0
rnode "a_9107_n62067.n16" 0 86.8845 9545 -61215 0
rnode "a_9107_n62067.t19" 0 15.0082 9147 -61621 0
rnode "a_9107_n62067.n17" 0 3556.19 8280 -62020 0
rnode "a_9107_n62067.t5" 0 268.673 14406 -70800 0
rnode "a_9107_n62067.t0" 0 268.673 14926 -70800 0
resist "a_9107_n62067.n1" "a_9107_n62067.n16" 2.5786
resist "a_9107_n62067.t29" "a_9107_n62067.t17" 0.11296
resist "a_9107_n62067.t16" "a_9107_n62067.t12" 0.255
resist "a_9107_n62067.t11" "a_9107_n62067.t30" 0.255
resist "a_9107_n62067.t22" "a_9107_n62067.t20" 0.255
resist "a_9107_n62067.t25" "a_9107_n62067.n3" 0.0912627
resist "a_9107_n62067.t22" "a_9107_n62067.t23" 0.255
resist "a_9107_n62067.t11" "a_9107_n62067.t15" 0.255
resist "a_9107_n62067.t16" "a_9107_n62067.n2" 0.080734
resist "a_9107_n62067.n6" "a_9107_n62067.t21" 0.281375
resist "a_9107_n62067.n7" "a_9107_n62067.n5" 0.312
resist "a_9107_n62067.n5" "a_9107_n62067.n4" 0.312
resist "a_9107_n62067.t14" "a_9107_n62067.n2" 0.136153
resist "a_9107_n62067.t16" "a_9107_n62067.t11" 0.315
resist "a_9107_n62067.t11" "a_9107_n62067.t22" 0.315
resist "a_9107_n62067.t22" "a_9107_n62067.t27" 0.315
resist "a_9107_n62067.t29" "a_9107_n62067.t25" 0.315
resist "a_9107_n62067.n3" "a_9107_n62067.t18" 0.112619
resist "a_9107_n62067.t15" "a_9107_n62067.n3" 0.0912627
resist "a_9107_n62067.t23" "a_9107_n62067.t15" 0.315
resist "a_9107_n62067.t17" "a_9107_n62067.t23" 0.0792724
resist "a_9107_n62067.t20" "a_9107_n62067.t30" 0.315
resist "a_9107_n62067.t30" "a_9107_n62067.t12" 0.315
resist "a_9107_n62067.t27" "a_9107_n62067.t10" 0.0209833
resist "a_9107_n62067.t17" "a_9107_n62067.t10" 0.33754
resist "a_9107_n62067.t18" "a_9107_n62067.n2" 0.110315
resist "a_9107_n62067.n6" "a_9107_n62067.t14" 0.437445
resist "a_9107_n62067.t14" "a_9107_n62067.t12" 0.437462
resist "a_9107_n62067.n15" "a_9107_n62067.n0" 0.44775
resist "a_9107_n62067.n15" "a_9107_n62067.n14" 0.44775
resist "a_9107_n62067.n14" "a_9107_n62067.n13" 0.44775
resist "a_9107_n62067.n13" "a_9107_n62067.n9" 0.44775
resist "a_9107_n62067.n16" "a_9107_n62067.n8" 0.44775
resist "a_9107_n62067.n12" "a_9107_n62067.n8" 0.44775
resist "a_9107_n62067.n12" "a_9107_n62067.n11" 0.44775
resist "a_9107_n62067.t10" "a_9107_n62067.t20" 0.488964
resist "a_9107_n62067.n10" "a_9107_n62067.n9" 2.55813
resist "a_9107_n62067.n11" "a_9107_n62067.n10" 2.55813
resist "a_9107_n62067.n7" "a_9107_n62067.n17" 4.06786
resist "a_9107_n62067.n7" "a_9107_n62067.t5" 5.37026
resist "a_9107_n62067.n5" "a_9107_n62067.t9" 5.37026
resist "a_9107_n62067.n5" "a_9107_n62067.t2" 5.37026
resist "a_9107_n62067.n5" "a_9107_n62067.t8" 5.37026
resist "a_9107_n62067.n5" "a_9107_n62067.t1" 5.37026
resist "a_9107_n62067.n4" "a_9107_n62067.t7" 5.37026
resist "a_9107_n62067.n4" "a_9107_n62067.t3" 5.37026
resist "a_9107_n62067.n4" "a_9107_n62067.t6" 5.37026
resist "a_9107_n62067.t0" "a_9107_n62067.n7" 5.37026
resist "a_9107_n62067.n4" "a_9107_n62067.t4" 5.44826
resist "a_9107_n62067.n17" "a_9107_n62067.n0" 6.85245
resist "a_9107_n62067.n17" "a_9107_n62067.n6" 30.7039
resist "a_9107_n62067.n10" "a_9107_n62067.t24" 30.8759
resist "a_9107_n62067.n11" "a_9107_n62067.t13" 63.8607
resist "a_9107_n62067.t13" "a_9107_n62067.n9" 63.8607
resist "a_9107_n62067.t28" "a_9107_n62067.n12" 63.8607
resist "a_9107_n62067.n13" "a_9107_n62067.t28" 63.8607
resist "a_9107_n62067.t31" "a_9107_n62067.n8" 63.8607
resist "a_9107_n62067.n14" "a_9107_n62067.t31" 63.8607
resist "a_9107_n62067.n16" "a_9107_n62067.t26" 63.8607
resist "a_9107_n62067.t26" "a_9107_n62067.n15" 63.8607
resist "a_9107_n62067.n0" "a_9107_n62067.n1" 2.32922
resist "a_9107_n62067.t19" "a_9107_n62067.n1" 30.816
killnode "a_20240_12186#"
rnode "a_20240_12186.t1" 0 184.779 20240 12576 0
rnode "a_20240_12186.t0" 0 131.493 21448 11048 0
rnode "a_20240_12186.t3" 0 244.385 22684 12576 0
rnode "a_20240_12186.n0" 0 779.228 21152 12016 0
rnode "a_20240_12186.n1" 0 1389.04 21092 12542 0
rnode "a_20240_12186.t2" 0 171.071 21448 12542 0
resist "a_20240_12186.n1" "a_20240_12186.n0" 0.976237
resist "a_20240_12186.t2" "a_20240_12186.n1" 2.9429
resist "a_20240_12186.n1" "a_20240_12186.t1" 3.00122
resist "a_20240_12186.n0" "a_20240_12186.t0" 11.2152
resist "a_20240_12186.n0" "a_20240_12186.t3" 28.6629
killnode "a_4388_11030#"
rnode "a_4388_11030.n0" 0 7245.43 19686 10062 0
rnode "a_4388_11030.n1" 0 4090.72 4629 11530 0
rnode "a_4388_11030.t4" 0 133.561 24030 12542 0
rnode "a_4388_11030.t2" 0 367.163 20130 12576 0
rnode "a_4388_11030.t7" 0 77.9329 21476 11048 0
rnode "a_4388_11030.t3" 0 88.8974 21476 6806 0
rnode "a_4388_11030.n2" 0 2721.4 19686 10062 0
rnode "a_4388_11030.t1" 0 111.234 4388 11186 0
rnode "a_4388_11030.t6" 0 29.2893 5260 11184 0
rnode "a_4388_11030.t5" 0 69.0986 5260 12118 0
rnode "a_4388_11030.n3" 0 260.36 5260 11630 0
rnode "a_4388_11030.t0" 0 304.917 4388 12120 0
resist "a_4388_11030.n0" "a_4388_11030.n2" 1.30664
resist "a_4388_11030.t0" "a_4388_11030.n1" 2.52892
resist "a_4388_11030.n1" "a_4388_11030.n3" 2.73317
resist "a_4388_11030.n1" "a_4388_11030.t1" 5.96595
resist "a_4388_11030.n1" "a_4388_11030.n0" 7.82277
resist "a_4388_11030.n0" "a_4388_11030.t2" 24.4274
resist "a_4388_11030.n3" "a_4388_11030.t6" 39.8535
resist "a_4388_11030.n2" "a_4388_11030.t7" 51.1578
resist "a_4388_11030.n2" "a_4388_11030.t3" 51.5032
resist "a_4388_11030.n3" "a_4388_11030.t5" 70.3148
resist "a_4388_11030.n0" "a_4388_11030.t4" 85.7552
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n0" 0 1068.97 -14131 -6468 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t0" 0 51.0019 -14796 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t2" 0 50.858 -15356 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n1" 0 324.91 -15082 -7103 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t1" 0 569.808 -14740 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t5" 0 64.9275 -13744 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t6" 0 30.1626 -13744 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n2" 0 216.789 -13744 -6424 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t3" 0 26.3378 -10940 -6924 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t4" 0 62.1354 -10940 -5990 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n3" 0 202.85 -10940 -6478 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n4" 0 734.634 -11406 -6230 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 0 1496.61 -10630 -6238 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n2" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t0" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t1" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n1" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t3" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t6" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t4" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t5" 74.8583
killnode "a_n28504_11030#"
rnode "a_n28504_11030.n0" 0 8274.6 -11224 9550 0
rnode "a_n28504_11030.n1" 0 4398.21 -28258 11536 0
rnode "a_n28504_11030.t6" 0 30.5132 -27640 11186 0
rnode "a_n28504_11030.t5" 0 71.986 -27640 12120 0
rnode "a_n28504_11030.n2" 0 235.316 -27640 11632 0
rnode "a_n28504_11030.t7" 0 125.181 -7970 11048 0
rnode "a_n28504_11030.t3" 0 98.4081 -10524 12542 0
rnode "a_n28504_11030.t2" 0 97.4364 -10524 8300 0
rnode "a_n28504_11030.n3" 0 2564.72 -11224 9550 0
rnode "a_n28504_11030.t4" 0 270.804 -11672 6806 0
rnode "a_n28504_11030.t0" 0 115.882 -28504 11186 0
rnode "a_n28504_11030.t1" 0 316.938 -28504 12120 0
resist "a_n28504_11030.n0" "a_n28504_11030.n3" 1.30827
resist "a_n28504_11030.t1" "a_n28504_11030.n1" 2.52892
resist "a_n28504_11030.n1" "a_n28504_11030.n2" 2.69739
resist "a_n28504_11030.n1" "a_n28504_11030.t0" 5.96595
resist "a_n28504_11030.n1" "a_n28504_11030.n0" 9.8143
resist "a_n28504_11030.n0" "a_n28504_11030.t4" 16.7879
resist "a_n28504_11030.n2" "a_n28504_11030.t6" 39.8535
resist "a_n28504_11030.n0" "a_n28504_11030.t7" 54.8881
resist "a_n28504_11030.n2" "a_n28504_11030.t5" 70.3148
resist "a_n28504_11030.n3" "a_n28504_11030.t2" 80.9464
resist "a_n28504_11030.n3" "a_n28504_11030.t3" 81.0078
killnode "a_n44820_n28246#"
rnode "a_n44820_n28246.n0" 0 300.05 -43595 -27402 0
rnode "a_n44820_n28246.t2" 0 46.8424 -37068 -28090 0
rnode "a_n44820_n28246.t4" 0 14.3158 -44260 -28090 0
rnode "a_n44820_n28246.t0" 0 14.2754 -44820 -28090 0
rnode "a_n44820_n28246.n1" 0 91.1991 -44546 -28037 0
rnode "a_n44820_n28246.t3" 0 159.94 -44204 -26596 0
rnode "a_n44820_n28246.t12" 0 18.2245 -43208 -26596 0
rnode "a_n44820_n28246.t8" 0 8.46635 -43208 -28090 0
rnode "a_n44820_n28246.n2" 0 60.8507 -43208 -27358 0
rnode "a_n44820_n28246.t9" 0 7.39276 -40404 -27858 0
rnode "a_n44820_n28246.t10" 0 17.4408 -40404 -26924 0
rnode "a_n44820_n28246.n3" 0 56.9382 -40404 -27412 0
rnode "a_n44820_n28246.n4" 0 207.81 -40870 -27164 0
rnode "a_n44820_n28246.t6" 0 7.39276 -28532 11186 0
rnode "a_n44820_n28246.t5" 0 17.4408 -28532 12120 0
rnode "a_n44820_n28246.n5" 0 10023.2 -28532 11632 0
rnode "a_n44820_n28246.t7" 0 7.39276 -33666 -40224 0
rnode "a_n44820_n28246.t11" 0 17.4408 -33666 -39290 0
rnode "a_n44820_n28246.n6" 0 613.964 -33666 -39778 0
rnode "a_n44820_n28246.n7" 0 11756 -39948 -27166 0
rnode "a_n44820_n28246.n8" 0 165.799 -39948 -27166 0
rnode "a_n44820_n28246.n9" 0 362.564 -37434 -27450 0
rnode "a_n44820_n28246.t1" 0 125.041 -37068 -26596 0
resist "a_n44820_n28246.n8" "a_n44820_n28246.n7" 2.25
resist "a_n44820_n28246.n4" "a_n44820_n28246.n3" 2.84295
resist "a_n44820_n28246.n8" "a_n44820_n28246.n4" 2.97355
resist "a_n44820_n28246.n0" "a_n44820_n28246.n2" 3.04236
resist "a_n44820_n28246.n1" "a_n44820_n28246.t0" 3.77774
resist "a_n44820_n28246.n1" "a_n44820_n28246.t4" 3.7816
resist "a_n44820_n28246.t1" "a_n44820_n28246.n9" 4.12562
resist "a_n44820_n28246.n0" "a_n44820_n28246.t3" 4.91198
resist "a_n44820_n28246.n9" "a_n44820_n28246.n8" 5.1753
resist "a_n44820_n28246.n0" "a_n44820_n28246.n1" 5.39524
resist "a_n44820_n28246.n9" "a_n44820_n28246.t2" 11.0084
resist "a_n44820_n28246.n4" "a_n44820_n28246.n0" 11.6195
resist "a_n44820_n28246.n7" "a_n44820_n28246.n6" 16.1772
resist "a_n44820_n28246.n3" "a_n44820_n28246.t9" 39.8535
resist "a_n44820_n28246.n6" "a_n44820_n28246.t7" 39.8535
resist "a_n44820_n28246.n5" "a_n44820_n28246.t6" 39.8535
resist "a_n44820_n28246.n2" "a_n44820_n28246.t8" 44.2357
resist "a_n44820_n28246.n3" "a_n44820_n28246.t10" 70.3148
resist "a_n44820_n28246.n6" "a_n44820_n28246.t11" 70.3148
resist "a_n44820_n28246.n5" "a_n44820_n28246.t5" 70.3148
resist "a_n44820_n28246.n7" "a_n44820_n28246.n5" 72.9494
resist "a_n44820_n28246.n2" "a_n44820_n28246.t12" 74.8583
rnode "Set.t56" 0 42.4452 -88680 8338 0
rnode "Set.t22" 0 19.4608 -88680 6844 0
rnode "Set.n0" 0 272.629 -88680 7428 0
rnode "Set.n1" 0 1265.95 -87564 6372 0
rnode "Set.t30" 0 42.3074 -80216 8338 0
rnode "Set.t121" 0 19.6542 -80216 6844 0
rnode "Set.n2" 0 162.454 -80216 7576 0
rnode "Set.n3" 0 1006.13 -79920 7576 0
rnode "Set.t3" 0 42.4452 -79228 12446 0
rnode "Set.t89" 0 19.4608 -79228 10952 0
rnode "Set.n4" 0 272.615 -79228 11536 0
rnode "Set.n5" 0 756.22 -80344 10480 0
rnode "Set.t81" 0 42.3074 -87692 12446 0
rnode "Set.t37" 0 19.6542 -87692 10952 0
rnode "Set.n6" 0 233.496 -87692 11684 0
rnode "Set.n7" 0 931.647 -87934 10480 0
rnode "Set.n8" 0 2153.11 -91910 8353 0
rnode "Set.t41" 0 42.4452 77408 -26596 0
rnode "Set.t75" 0 19.4608 77408 -28090 0
rnode "Set.n9" 0 541.688 77408 -27506 0
rnode "Set.t117" 0 42.3074 68944 -26596 0
rnode "Set.t27" 0 19.6542 68944 -28090 0
rnode "Set.n10" 0 233.524 68944 -27358 0
rnode "Set.n11" 0 2298.7 68702 -28562 0
rnode "Set.t83" 0 42.4452 62408 -26596 0
rnode "Set.t123" 0 19.4608 62408 -28090 0
rnode "Set.n12" 0 541.688 62408 -27506 0
rnode "Set.t35" 0 42.3074 53944 -26596 0
rnode "Set.t69" 0 19.6542 53944 -28090 0
rnode "Set.n13" 0 233.524 53944 -27358 0
rnode "Set.n14" 0 1374.84 53702 -28562 0
rnode "Set.n15" 0 5522.48 50492 -30028 0
rnode "Set.t51" 0 42.4452 47408 -26596 0
rnode "Set.t87" 0 19.4608 47408 -28090 0
rnode "Set.n16" 0 541.688 47408 -27506 0
rnode "Set.t131" 0 42.3074 38944 -26596 0
rnode "Set.t44" 0 19.6542 38944 -28090 0
rnode "Set.n17" 0 233.524 38944 -27358 0
rnode "Set.n18" 0 1374.84 38702 -28562 0
rnode "Set.n19" 0 4201.37 35492 -30028 0
rnode "Set.t96" 0 42.4452 32408 -26596 0
rnode "Set.t1" 0 19.4608 32408 -28090 0
rnode "Set.n20" 0 541.688 32408 -27506 0
rnode "Set.t49" 0 42.3074 23944 -26596 0
rnode "Set.t85" 0 19.6542 23944 -28090 0
rnode "Set.n21" 0 233.524 23944 -27358 0
rnode "Set.n22" 0 1374.84 23702 -28562 0
rnode "Set.n23" 0 4201.64 20496 -30028 0
rnode "Set.t67" 0 42.4452 17408 -26596 0
rnode "Set.t102" 0 19.4608 17408 -28090 0
rnode "Set.n24" 0 541.688 17408 -27506 0
rnode "Set.t110" 0 42.3074 8944 -26596 0
rnode "Set.t20" 0 19.6542 8944 -28090 0
rnode "Set.n25" 0 233.524 8944 -27358 0
rnode "Set.n26" 0 1374.84 8702 -28562 0
rnode "Set.n27" 0 4201.9 5494 -30028 0
rnode "Set.t78" 0 42.4452 2408 -26596 0
rnode "Set.t113" 0 19.4608 2408 -28090 0
rnode "Set.n28" 0 541.688 2408 -27506 0
rnode "Set.t12" 0 42.3074 -6056 -26596 0
rnode "Set.t53" 0 19.6542 -6056 -28090 0
rnode "Set.n29" 0 233.524 -6056 -27358 0
rnode "Set.n30" 0 1374.84 -6298 -28562 0
rnode "Set.n31" 0 4201.64 -9504 -30028 0
rnode "Set.t122" 0 42.4452 -12592 -26596 0
rnode "Set.t29" 0 19.4608 -12592 -28090 0
rnode "Set.n32" 0 541.688 -12592 -27506 0
rnode "Set.t45" 0 42.3074 -21056 -26596 0
rnode "Set.t79" 0 19.6542 -21056 -28090 0
rnode "Set.n33" 0 233.524 -21056 -27358 0
rnode "Set.n34" 0 1374.84 -21298 -28562 0
rnode "Set.n35" 0 4201.9 -24504 -30028 0
rnode "Set.t74" 0 42.4452 -27592 -26596 0
rnode "Set.t112" 0 19.4608 -27592 -28090 0
rnode "Set.n36" 0 541.688 -27592 -27506 0
rnode "Set.t126" 0 42.3074 -36056 -26596 0
rnode "Set.t32" 0 19.6542 -36056 -28090 0
rnode "Set.n37" 0 233.524 -36056 -27358 0
rnode "Set.n38" 0 1374.84 -36298 -28562 0
rnode "Set.n39" 0 4202.42 -39504 -30028 0
rnode "Set.t105" 0 42.4452 -42592 -26596 0
rnode "Set.t9" 0 19.4608 -42592 -28090 0
rnode "Set.n40" 0 541.688 -42592 -27506 0
rnode "Set.t28" 0 42.3074 -51056 -26596 0
rnode "Set.t65" 0 19.6542 -51056 -28090 0
rnode "Set.n41" 0 233.524 -51056 -27358 0
rnode "Set.n42" 0 1374.84 -51298 -28562 0
rnode "Set.n43" 0 4202.42 -54508 -30028 0
rnode "Set.t58" 0 42.4452 -57592 -26596 0
rnode "Set.t98" 0 19.4608 -57592 -28090 0
rnode "Set.n44" 0 541.688 -57592 -27506 0
rnode "Set.t109" 0 42.3074 -66056 -26596 0
rnode "Set.t15" 0 19.6542 -66056 -28090 0
rnode "Set.n45" 0 233.524 -66056 -27358 0
rnode "Set.n46" 0 1374.84 -66298 -28562 0
rnode "Set.n47" 0 4201.64 -69508 -30028 0
rnode "Set.t94" 0 42.4452 -72592 -26596 0
rnode "Set.t129" 0 19.4608 -72592 -28090 0
rnode "Set.n48" 0 541.688 -72592 -27506 0
rnode "Set.t8" 0 42.3074 -81056 -26596 0
rnode "Set.t50" 0 19.6542 -81056 -28090 0
rnode "Set.n49" 0 233.524 -81056 -27358 0
rnode "Set.n50" 0 1374.84 -81298 -28562 0
rnode "Set.n51" 0 6170.53 -84506 -30028 0
rnode "Set.n52" 0 21099.5 -86640 1810 0
rnode "Set.t91" 0 42.4452 -56680 8338 0
rnode "Set.t52" 0 19.4608 -56680 6844 0
rnode "Set.n53" 0 272.629 -56680 7428 0
rnode "Set.n54" 0 1265.95 -55564 6372 0
rnode "Set.t76" 0 42.3074 -48216 8338 0
rnode "Set.t40" 0 19.6542 -48216 6844 0
rnode "Set.n55" 0 162.454 -48216 7576 0
rnode "Set.n56" 0 1006.13 -47920 7576 0
rnode "Set.t61" 0 42.4452 -47228 12446 0
rnode "Set.t13" 0 19.4608 -47228 10952 0
rnode "Set.n57" 0 272.615 -47228 11536 0
rnode "Set.n58" 0 756.22 -48344 10480 0
rnode "Set.t4" 0 42.3074 -55692 12446 0
rnode "Set.t92" 0 19.6542 -55692 10952 0
rnode "Set.n59" 0 233.496 -55692 11684 0
rnode "Set.n60" 0 931.647 -55934 10480 0
rnode "Set.n61" 0 1653.97 -59910 8353 0
rnode "Set.n62" 0 19567.3 -65088 1810 0
rnode "Set.t6" 0 42.4452 -45128 -5662 0
rnode "Set.t42" 0 19.4608 -45128 -7156 0
rnode "Set.n63" 0 272.615 -45128 -6572 0
rnode "Set.n64" 0 1265.97 -46244 -7628 0
rnode "Set.t82" 0 42.3074 -53592 -5662 0
rnode "Set.t111" 0 19.6542 -53592 -7156 0
rnode "Set.n65" 0 162.45 -53592 -6424 0
rnode "Set.n66" 0 1006.14 -53888 -6424 0
rnode "Set.t108" 0 42.4452 -54580 -1554 0
rnode "Set.t11" 0 19.4608 -54580 -3048 0
rnode "Set.n67" 0 272.629 -54580 -2464 0
rnode "Set.n68" 0 756.205 -53464 -3520 0
rnode "Set.t36" 0 42.3074 -46116 -1554 0
rnode "Set.t70" 0 19.6542 -46116 -3048 0
rnode "Set.n69" 0 233.507 -46116 -2316 0
rnode "Set.n70" 0 931.635 -45874 -3520 0
rnode "Set.n71" 0 1707.47 -41898 -5647 0
rnode "Set.n72" 0 13313 -36720 1810 0
rnode "Set.t125" 0 42.4452 -24680 8338 0
rnode "Set.t84" 0 19.4608 -24680 6844 0
rnode "Set.n73" 0 272.629 -24680 7428 0
rnode "Set.n74" 0 1265.95 -23564 6372 0
rnode "Set.t107" 0 42.3074 -16216 8338 0
rnode "Set.t68" 0 19.6542 -16216 6844 0
rnode "Set.n75" 0 162.454 -16216 7576 0
rnode "Set.n76" 0 1006.13 -15920 7576 0
rnode "Set.t118" 0 42.4452 -15228 12446 0
rnode "Set.t72" 0 19.4608 -15228 10952 0
rnode "Set.n77" 0 272.615 -15228 11536 0
rnode "Set.n78" 0 756.22 -16344 10480 0
rnode "Set.t62" 0 42.3074 -23692 12446 0
rnode "Set.t14" 0 19.6542 -23692 10952 0
rnode "Set.n79" 0 233.496 -23692 11684 0
rnode "Set.n80" 0 931.647 -23934 10480 0
rnode "Set.n81" 0 1653.97 -27910 8353 0
rnode "Set.n82" 0 13146.7 -33088 1810 0
rnode "Set.t66" 0 42.4452 -13128 -5662 0
rnode "Set.t95" 0 19.4608 -13128 -7156 0
rnode "Set.n83" 0 272.615 -13128 -6572 0
rnode "Set.n84" 0 1265.97 -14244 -7628 0
rnode "Set.t7" 0 42.3074 -21592 -5662 0
rnode "Set.t43" 0 19.6542 -21592 -7156 0
rnode "Set.n85" 0 162.45 -21592 -6424 0
rnode "Set.n86" 0 1006.14 -21888 -6424 0
rnode "Set.t39" 0 42.4452 -22580 -1554 0
rnode "Set.t71" 0 19.4608 -22580 -3048 0
rnode "Set.n87" 0 272.629 -22580 -2464 0
rnode "Set.n88" 0 756.205 -21464 -3520 0
rnode "Set.t90" 0 42.3074 -14116 -1554 0
rnode "Set.t128" 0 19.6542 -14116 -3048 0
rnode "Set.n89" 0 233.507 -14116 -2316 0
rnode "Set.n90" 0 931.635 -13874 -3520 0
rnode "Set.n91" 0 1707.47 -9898 -5647 0
rnode "Set.n92" 0 13313 -4720 1810 0
rnode "Set.t55" 0 42.4452 7320 8338 0
rnode "Set.t18" 0 19.4608 7320 6844 0
rnode "Set.n93" 0 272.629 7320 7428 0
rnode "Set.n94" 0 1265.95 8436 6372 0
rnode "Set.t63" 0 42.3074 15784 8338 0
rnode "Set.t25" 0 19.6542 15784 6844 0
rnode "Set.n95" 0 162.454 15784 7576 0
rnode "Set.n96" 0 1006.13 16080 7576 0
rnode "Set.t80" 0 42.4452 16772 12446 0
rnode "Set.t34" 0 19.4608 16772 10952 0
rnode "Set.n97" 0 272.615 16772 11536 0
rnode "Set.n98" 0 756.22 15656 10480 0
rnode "Set.t38" 0 42.3074 8308 12446 0
rnode "Set.t120" 0 19.6542 8308 10952 0
rnode "Set.n99" 0 233.496 8308 11684 0
rnode "Set.n100" 0 931.647 8066 10480 0
rnode "Set.n101" 0 1653.97 4090 8353 0
rnode "Set.n102" 0 13146.7 -1088 1810 0
rnode "Set.t119" 0 42.4452 18872 -5662 0
rnode "Set.t21" 0 19.4608 18872 -7156 0
rnode "Set.n103" 0 272.615 18872 -6572 0
rnode "Set.n104" 0 1265.97 17756 -7628 0
rnode "Set.t101" 0 42.3074 10408 -5662 0
rnode "Set.t130" 0 19.6542 10408 -7156 0
rnode "Set.n105" 0 162.45 10408 -6424 0
rnode "Set.n106" 0 1006.14 10112 -6424 0
rnode "Set.t17" 0 42.4452 9420 -1554 0
rnode "Set.t54" 0 19.4608 9420 -3048 0
rnode "Set.n107" 0 272.629 9420 -2464 0
rnode "Set.n108" 0 756.205 10536 -3520 0
rnode "Set.t64" 0 42.3074 17884 -1554 0
rnode "Set.t100" 0 19.6542 17884 -3048 0
rnode "Set.n109" 0 233.507 17884 -2316 0
rnode "Set.n110" 0 931.635 18126 -3520 0
rnode "Set.n111" 0 1707.47 22102 -5647 0
rnode "Set.n112" 0 13313 27280 1810 0
rnode "Set.t10" 0 42.4452 39320 8338 0
rnode "Set.t104" 0 19.4608 39320 6844 0
rnode "Set.n113" 0 272.629 39320 7428 0
rnode "Set.n114" 0 1265.95 40436 6372 0
rnode "Set.t31" 0 42.3074 47784 8338 0
rnode "Set.t124" 0 19.6542 47784 6844 0
rnode "Set.n115" 0 162.454 47784 7576 0
rnode "Set.n116" 0 1006.13 48080 7576 0
rnode "Set.t24" 0 42.4452 48772 12446 0
rnode "Set.t106" 0 19.4608 48772 10952 0
rnode "Set.n117" 0 272.615 48772 11536 0
rnode "Set.n118" 0 756.22 47656 10480 0
rnode "Set.t0" 0 42.3074 40308 12446 0
rnode "Set.t86" 0 19.6542 40308 10952 0
rnode "Set.n119" 0 233.496 40308 11684 0
rnode "Set.n120" 0 931.647 40066 10480 0
rnode "Set.n121" 0 1653.97 36090 8353 0
rnode "Set.n122" 0 13146.7 30912 1810 0
rnode "Set.t116" 0 42.4452 50872 -5662 0
rnode "Set.t19" 0 19.4608 50872 -7156 0
rnode "Set.n123" 0 272.615 50872 -6572 0
rnode "Set.n124" 0 1265.97 49756 -7628 0
rnode "Set.t48" 0 42.3074 42408 -5662 0
rnode "Set.t73" 0 19.6542 42408 -7156 0
rnode "Set.n125" 0 162.45 42408 -6424 0
rnode "Set.n126" 0 1006.14 42112 -6424 0
rnode "Set.t115" 0 42.4452 41420 -1554 0
rnode "Set.t26" 0 19.4608 41420 -3048 0
rnode "Set.n127" 0 272.629 41420 -2464 0
rnode "Set.n128" 0 756.205 42536 -3520 0
rnode "Set.t5" 0 42.3074 49884 -1554 0
rnode "Set.t47" 0 19.6542 49884 -3048 0
rnode "Set.n129" 0 233.507 49884 -2316 0
rnode "Set.n130" 0 931.635 50126 -3520 0
rnode "Set.n131" 0 1707.47 54102 -5647 0
rnode "Set.n132" 0 13313 59280 1810 0
rnode "Set.t97" 0 42.4452 71320 8338 0
rnode "Set.t57" 0 19.4608 71320 6844 0
rnode "Set.n133" 0 272.629 71320 7428 0
rnode "Set.n134" 0 1265.95 72436 6372 0
rnode "Set.t127" 0 42.3074 79784 8338 0
rnode "Set.t88" 0 19.6542 79784 6844 0
rnode "Set.n135" 0 162.454 79784 7576 0
rnode "Set.n136" 0 1006.13 80080 7576 0
rnode "Set.t23" 0 42.4452 80772 12446 0
rnode "Set.t103" 0 19.4608 80772 10952 0
rnode "Set.n137" 0 272.615 80772 11536 0
rnode "Set.n138" 0 756.22 79656 10480 0
rnode "Set.t77" 0 42.3074 72308 12446 0
rnode "Set.t33" 0 19.6542 72308 10952 0
rnode "Set.n139" 0 233.496 72308 11684 0
rnode "Set.n140" 0 931.647 72066 10480 0
rnode "Set.n141" 0 1653.97 68090 8353 0
rnode "Set.n142" 0 13146.7 62912 1810 0
rnode "Set.t60" 0 42.4452 82872 -5662 0
rnode "Set.t93" 0 19.4608 82872 -7156 0
rnode "Set.n143" 0 272.615 82872 -6572 0
rnode "Set.n144" 0 1265.97 81756 -7628 0
rnode "Set.t114" 0 42.3074 74408 -5662 0
rnode "Set.t16" 0 19.6542 74408 -7156 0
rnode "Set.n145" 0 162.45 74408 -6424 0
rnode "Set.n146" 0 1006.14 74112 -6424 0
rnode "Set.t59" 0 42.4452 73420 -1554 0
rnode "Set.t99" 0 19.4608 73420 -3048 0
rnode "Set.n147" 0 272.629 73420 -2464 0
rnode "Set.n148" 0 756.205 74536 -3520 0
rnode "Set.t2" 0 42.3074 81884 -1554 0
rnode "Set.t46" 0 19.6542 81884 -3048 0
rnode "Set.n149" 0 233.507 81884 -2316 0
rnode "Set.n150" 0 931.635 82126 -3520 0
rnode "Set.n151" 0 1707.47 86102 -5647 0
rnode "Set.n152" 0 22129.7 91280 1810 0
rnode "Set" 0 11322.1 120630 1776 0
resist "Set.n82" "Set.n72" 0.5448
resist "Set.n102" "Set.n92" 0.5448
resist "Set.n122" "Set.n112" 0.5448
resist "Set.n142" "Set.n132" 0.5448
resist "Set.n62" "Set.n52" 3.2328
resist "Set.n72" "Set.n62" 4.2552
resist "Set.n92" "Set.n82" 4.2552
resist "Set.n112" "Set.n102" 4.2552
resist "Set.n132" "Set.n122" 4.2552
resist "Set.n152" "Set.n142" 4.2552
resist "Set.n136" "Set.n135" 4.8249
resist "Set.n116" "Set.n115" 4.8249
resist "Set.n96" "Set.n95" 4.8249
resist "Set.n76" "Set.n75" 4.8249
resist "Set.n56" "Set.n55" 4.8249
resist "Set.n3" "Set.n2" 4.8249
resist "Set.n146" "Set.n145" 4.8259
resist "Set.n126" "Set.n125" 4.8259
resist "Set.n106" "Set.n105" 4.8259
resist "Set.n86" "Set.n85" 4.8259
resist "Set.n66" "Set.n65" 4.8259
resist "Set.n148" "Set.n146" 4.96811
resist "Set.n138" "Set.n136" 4.96811
resist "Set.n128" "Set.n126" 4.96811
resist "Set.n118" "Set.n116" 4.96811
resist "Set.n108" "Set.n106" 4.96811
resist "Set.n98" "Set.n96" 4.96811
resist "Set.n88" "Set.n86" 4.96811
resist "Set.n78" "Set.n76" 4.96811
resist "Set.n68" "Set.n66" 4.96811
resist "Set.n58" "Set.n56" 4.96811
resist "Set.n5" "Set.n3" 4.96811
resist "Set.n23" "Set.n19" 6.13473
resist "Set.n51" "Set.n47" 6.13555
resist "Set.n31" "Set.n27" 6.13555
resist "Set.n47" "Set.n43" 6.13636
resist "Set.n39" "Set.n35" 6.13636
resist "Set.n35" "Set.n31" 6.13636
resist "Set.n19" "Set.n15" 6.13636
resist "Set.n27" "Set.n23" 6.13718
resist "Set.n43" "Set.n39" 6.138
resist "Set" "Set.n152" 6.2223
resist "Set.n150" "Set.n148" 6.831
resist "Set.n140" "Set.n138" 6.831
resist "Set.n130" "Set.n128" 6.831
resist "Set.n120" "Set.n118" 6.831
resist "Set.n110" "Set.n108" 6.831
resist "Set.n100" "Set.n98" 6.831
resist "Set.n90" "Set.n88" 6.831
resist "Set.n80" "Set.n78" 6.831
resist "Set.n70" "Set.n68" 6.831
resist "Set.n60" "Set.n58" 6.831
resist "Set.n7" "Set.n5" 6.831
resist "Set.n151" "Set.n150" 7.40355
resist "Set.n141" "Set.n140" 7.40355
resist "Set.n131" "Set.n130" 7.40355
resist "Set.n121" "Set.n120" 7.40355
resist "Set.n111" "Set.n110" 7.40355
resist "Set.n101" "Set.n100" 7.40355
resist "Set.n91" "Set.n90" 7.40355
resist "Set.n81" "Set.n80" 7.40355
resist "Set.n71" "Set.n70" 7.40355
resist "Set.n61" "Set.n60" 7.40355
resist "Set.n8" "Set.n7" 7.40355
resist "Set.n151" "Set.n144" 7.55105
resist "Set.n141" "Set.n134" 7.55105
resist "Set.n131" "Set.n124" 7.55105
resist "Set.n121" "Set.n114" 7.55105
resist "Set.n111" "Set.n104" 7.55105
resist "Set.n101" "Set.n94" 7.55105
resist "Set.n91" "Set.n84" 7.55105
resist "Set.n81" "Set.n74" 7.55105
resist "Set.n71" "Set.n64" 7.55105
resist "Set.n61" "Set.n54" 7.55105
resist "Set.n8" "Set.n1" 7.55105
resist "Set.n150" "Set.n149" 8.00133
resist "Set.n130" "Set.n129" 8.00133
resist "Set.n110" "Set.n109" 8.00133
resist "Set.n90" "Set.n89" 8.00133
resist "Set.n70" "Set.n69" 8.00133
resist "Set.n11" "Set.n10" 8.00171
resist "Set.n14" "Set.n13" 8.00171
resist "Set.n18" "Set.n17" 8.00171
resist "Set.n22" "Set.n21" 8.00171
resist "Set.n26" "Set.n25" 8.00171
resist "Set.n30" "Set.n29" 8.00171
resist "Set.n34" "Set.n33" 8.00171
resist "Set.n38" "Set.n37" 8.00171
resist "Set.n42" "Set.n41" 8.00171
resist "Set.n46" "Set.n45" 8.00171
resist "Set.n50" "Set.n49" 8.00171
resist "Set.n140" "Set.n139" 8.00233
resist "Set.n120" "Set.n119" 8.00233
resist "Set.n100" "Set.n99" 8.00233
resist "Set.n80" "Set.n79" 8.00233
resist "Set.n60" "Set.n59" 8.00233
resist "Set.n7" "Set.n6" 8.00233
resist "Set.n15" "Set.n14" 8.7714
resist "Set.n19" "Set.n18" 8.7714
resist "Set.n23" "Set.n22" 8.7714
resist "Set.n27" "Set.n26" 8.7714
resist "Set.n31" "Set.n30" 8.7714
resist "Set.n35" "Set.n34" 8.7714
resist "Set.n39" "Set.n38" 8.7714
resist "Set.n43" "Set.n42" 8.7714
resist "Set.n47" "Set.n46" 8.7714
resist "Set.n51" "Set.n50" 8.7714
resist "Set.n148" "Set.n147" 8.77852
resist "Set.n134" "Set.n133" 8.77852
resist "Set.n128" "Set.n127" 8.77852
resist "Set.n114" "Set.n113" 8.77852
resist "Set.n108" "Set.n107" 8.77852
resist "Set.n94" "Set.n93" 8.77852
resist "Set.n88" "Set.n87" 8.77852
resist "Set.n74" "Set.n73" 8.77852
resist "Set.n68" "Set.n67" 8.77852
resist "Set.n54" "Set.n53" 8.77852
resist "Set.n1" "Set.n0" 8.77852
resist "Set.n144" "Set.n143" 8.77952
resist "Set.n138" "Set.n137" 8.77952
resist "Set.n124" "Set.n123" 8.77952
resist "Set.n118" "Set.n117" 8.77952
resist "Set.n104" "Set.n103" 8.77952
resist "Set.n98" "Set.n97" 8.77952
resist "Set.n84" "Set.n83" 8.77952
resist "Set.n78" "Set.n77" 8.77952
resist "Set.n64" "Set.n63" 8.77952
resist "Set.n58" "Set.n57" 8.77952
resist "Set.n5" "Set.n4" 8.77952
resist "Set.n146" "Set.n144" 10.0032
resist "Set.n136" "Set.n134" 10.0032
resist "Set.n126" "Set.n124" 10.0032
resist "Set.n116" "Set.n114" 10.0032
resist "Set.n106" "Set.n104" 10.0032
resist "Set.n96" "Set.n94" 10.0032
resist "Set.n86" "Set.n84" 10.0032
resist "Set.n76" "Set.n74" 10.0032
resist "Set.n66" "Set.n64" 10.0032
resist "Set.n56" "Set.n54" 10.0032
resist "Set.n3" "Set.n1" 10.0032
resist "Set.n15" "Set.n11" 14.9078
resist "Set.n11" "Set.n9" 15.6105
resist "Set.n14" "Set.n12" 15.6105
resist "Set.n18" "Set.n16" 15.6105
resist "Set.n22" "Set.n20" 15.6105
resist "Set.n26" "Set.n24" 15.6105
resist "Set.n30" "Set.n28" 15.6105
resist "Set.n34" "Set.n32" 15.6105
resist "Set.n38" "Set.n36" 15.6105
resist "Set.n42" "Set.n40" 15.6105
resist "Set.n46" "Set.n44" 15.6105
resist "Set.n50" "Set.n48" 15.6105
resist "Set.n142" "Set.n141" 16.5904
resist "Set.n122" "Set.n121" 16.5904
resist "Set.n102" "Set.n101" 16.5904
resist "Set.n82" "Set.n81" 16.5904
resist "Set.n62" "Set.n61" 16.5904
resist "Set.n152" "Set.n151" 17.0044
resist "Set.n132" "Set.n131" 17.0044
resist "Set.n112" "Set.n111" 17.0044
resist "Set.n92" "Set.n91" 17.0044
resist "Set.n72" "Set.n71" 17.0044
resist "Set.n52" "Set.n8" 18.1576
resist "Set.n52" "Set.n51" 18.3501
resist "Set.n143" "Set.t93" 44.0692
resist "Set.n147" "Set.t99" 44.0692
resist "Set.n133" "Set.t57" 44.0692
resist "Set.n137" "Set.t103" 44.0692
resist "Set.n123" "Set.t19" 44.0692
resist "Set.n127" "Set.t26" 44.0692
resist "Set.n113" "Set.t104" 44.0692
resist "Set.n117" "Set.t106" 44.0692
resist "Set.n103" "Set.t21" 44.0692
resist "Set.n107" "Set.t54" 44.0692
resist "Set.n93" "Set.t18" 44.0692
resist "Set.n97" "Set.t34" 44.0692
resist "Set.n83" "Set.t95" 44.0692
resist "Set.n87" "Set.t71" 44.0692
resist "Set.n73" "Set.t84" 44.0692
resist "Set.n77" "Set.t72" 44.0692
resist "Set.n63" "Set.t42" 44.0692
resist "Set.n67" "Set.t11" 44.0692
resist "Set.n53" "Set.t52" 44.0692
resist "Set.n57" "Set.t13" 44.0692
resist "Set.n9" "Set.t75" 44.0692
resist "Set.n12" "Set.t123" 44.0692
resist "Set.n16" "Set.t87" 44.0692
resist "Set.n20" "Set.t1" 44.0692
resist "Set.n24" "Set.t102" 44.0692
resist "Set.n28" "Set.t113" 44.0692
resist "Set.n32" "Set.t29" 44.0692
resist "Set.n36" "Set.t112" 44.0692
resist "Set.n40" "Set.t9" 44.0692
resist "Set.n44" "Set.t98" 44.0692
resist "Set.n48" "Set.t129" 44.0692
resist "Set.n0" "Set.t22" 44.0692
resist "Set.n4" "Set.t89" 44.0692
resist "Set.n145" "Set.t16" 44.2357
resist "Set.n149" "Set.t46" 44.2357
resist "Set.n135" "Set.t88" 44.2357
resist "Set.n139" "Set.t33" 44.2357
resist "Set.n125" "Set.t73" 44.2357
resist "Set.n129" "Set.t47" 44.2357
resist "Set.n115" "Set.t124" 44.2357
resist "Set.n119" "Set.t86" 44.2357
resist "Set.n105" "Set.t130" 44.2357
resist "Set.n109" "Set.t100" 44.2357
resist "Set.n95" "Set.t25" 44.2357
resist "Set.n99" "Set.t120" 44.2357
resist "Set.n85" "Set.t43" 44.2357
resist "Set.n89" "Set.t128" 44.2357
resist "Set.n75" "Set.t68" 44.2357
resist "Set.n79" "Set.t14" 44.2357
resist "Set.n65" "Set.t111" 44.2357
resist "Set.n69" "Set.t70" 44.2357
resist "Set.n55" "Set.t40" 44.2357
resist "Set.n59" "Set.t92" 44.2357
resist "Set.n10" "Set.t27" 44.2357
resist "Set.n13" "Set.t69" 44.2357
resist "Set.n17" "Set.t44" 44.2357
resist "Set.n21" "Set.t85" 44.2357
resist "Set.n25" "Set.t20" 44.2357
resist "Set.n29" "Set.t53" 44.2357
resist "Set.n33" "Set.t79" 44.2357
resist "Set.n37" "Set.t32" 44.2357
resist "Set.n41" "Set.t65" 44.2357
resist "Set.n45" "Set.t15" 44.2357
resist "Set.n49" "Set.t50" 44.2357
resist "Set.n2" "Set.t121" 44.2357
resist "Set.n6" "Set.t37" 44.2357
resist "Set.n145" "Set.t114" 74.8583
resist "Set.n149" "Set.t2" 74.8583
resist "Set.n135" "Set.t127" 74.8583
resist "Set.n139" "Set.t77" 74.8583
resist "Set.n125" "Set.t48" 74.8583
resist "Set.n129" "Set.t5" 74.8583
resist "Set.n115" "Set.t31" 74.8583
resist "Set.n119" "Set.t0" 74.8583
resist "Set.n105" "Set.t101" 74.8583
resist "Set.n109" "Set.t64" 74.8583
resist "Set.n95" "Set.t63" 74.8583
resist "Set.n99" "Set.t38" 74.8583
resist "Set.n85" "Set.t7" 74.8583
resist "Set.n89" "Set.t90" 74.8583
resist "Set.n75" "Set.t107" 74.8583
resist "Set.n79" "Set.t62" 74.8583
resist "Set.n65" "Set.t82" 74.8583
resist "Set.n69" "Set.t36" 74.8583
resist "Set.n55" "Set.t76" 74.8583
resist "Set.n59" "Set.t4" 74.8583
resist "Set.n10" "Set.t117" 74.8583
resist "Set.n13" "Set.t35" 74.8583
resist "Set.n17" "Set.t131" 74.8583
resist "Set.n21" "Set.t49" 74.8583
resist "Set.n25" "Set.t110" 74.8583
resist "Set.n29" "Set.t12" 74.8583
resist "Set.n33" "Set.t45" 74.8583
resist "Set.n37" "Set.t126" 74.8583
resist "Set.n41" "Set.t28" 74.8583
resist "Set.n45" "Set.t109" 74.8583
resist "Set.n49" "Set.t8" 74.8583
resist "Set.n2" "Set.t30" 74.8583
resist "Set.n6" "Set.t81" 74.8583
resist "Set.n143" "Set.t60" 75.0247
resist "Set.n147" "Set.t59" 75.0247
resist "Set.n133" "Set.t97" 75.0247
resist "Set.n137" "Set.t23" 75.0247
resist "Set.n123" "Set.t116" 75.0247
resist "Set.n127" "Set.t115" 75.0247
resist "Set.n113" "Set.t10" 75.0247
resist "Set.n117" "Set.t24" 75.0247
resist "Set.n103" "Set.t119" 75.0247
resist "Set.n107" "Set.t17" 75.0247
resist "Set.n93" "Set.t55" 75.0247
resist "Set.n97" "Set.t80" 75.0247
resist "Set.n83" "Set.t66" 75.0247
resist "Set.n87" "Set.t39" 75.0247
resist "Set.n73" "Set.t125" 75.0247
resist "Set.n77" "Set.t118" 75.0247
resist "Set.n63" "Set.t6" 75.0247
resist "Set.n67" "Set.t108" 75.0247
resist "Set.n53" "Set.t91" 75.0247
resist "Set.n57" "Set.t61" 75.0247
resist "Set.n9" "Set.t41" 75.0247
resist "Set.n12" "Set.t83" 75.0247
resist "Set.n16" "Set.t51" 75.0247
resist "Set.n20" "Set.t96" 75.0247
resist "Set.n24" "Set.t67" 75.0247
resist "Set.n28" "Set.t78" 75.0247
resist "Set.n32" "Set.t122" 75.0247
resist "Set.n36" "Set.t74" 75.0247
resist "Set.n40" "Set.t105" 75.0247
resist "Set.n44" "Set.t58" 75.0247
resist "Set.n48" "Set.t94" 75.0247
resist "Set.n0" "Set.t56" 75.0247
resist "Set.n4" "Set.t3" 75.0247
killnode "a_78304_n3204#"
rnode "a_78304_n3204.t0" 0 146.586 78304 -3048 0
rnode "a_78304_n3204.t1" 0 44.6696 80228 -3048 0
rnode "a_78304_n3204.t3" 0 44.796 79668 -3048 0
rnode "a_78304_n3204.n0" 0 285.375 79954 -2995 0
rnode "a_78304_n3204.t4" 0 500.537 79612 -1554 0
rnode "a_78304_n3204.n1" 0 553.13 79366 -2356 0
rnode "a_78304_n3204.n2" 0 1131.18 78670 -2408 0
rnode "a_78304_n3204.t2" 0 393.726 78304 -1554 0
resist "a_78304_n3204.n0" "a_78304_n3204.t1" 3.77774
resist "a_78304_n3204.n0" "a_78304_n3204.t3" 3.7816
resist "a_78304_n3204.t2" "a_78304_n3204.n2" 4.12451
resist "a_78304_n3204.n1" "a_78304_n3204.t4" 4.91231
resist "a_78304_n3204.n1" "a_78304_n3204.n0" 5.39524
resist "a_78304_n3204.n2" "a_78304_n3204.n1" 7.51274
resist "a_78304_n3204.n2" "a_78304_n3204.t0" 11.0078
killnode "a_76828_n3204#"
rnode "a_76828_n3204.n0" 0 1458.9 80486 -2316 0
rnode "a_76828_n3204.t0" 0 75.1686 81856 -3048 0
rnode "a_76828_n3204.t3" 0 75.3812 81296 -3048 0
rnode "a_76828_n3204.n1" 0 480.219 81582 -2995 0
rnode "a_76828_n3204.t6" 0 95.9633 80256 -1554 0
rnode "a_76828_n3204.t5" 0 44.5805 80256 -3048 0
rnode "a_76828_n3204.t4" 0 658.513 76828 -1554 0
rnode "a_76828_n3204.t2" 0 246.654 76828 -3048 0
rnode "a_76828_n3204.n2" 0 2449.52 77194 -2408 0
rnode "a_76828_n3204.n3" 0 872.815 80991 -2356 0
rnode "a_76828_n3204.t1" 0 842.287 81240 -1554 0
resist "a_76828_n3204.n3" "a_76828_n3204.n0" 1.83091
resist "a_76828_n3204.n1" "a_76828_n3204.t0" 3.77774
resist "a_76828_n3204.n1" "a_76828_n3204.t3" 3.7816
resist "a_76828_n3204.n2" "a_76828_n3204.t4" 4.12411
resist "a_76828_n3204.t1" "a_76828_n3204.n3" 4.91231
resist "a_76828_n3204.n3" "a_76828_n3204.n1" 5.39524
resist "a_76828_n3204.n2" "a_76828_n3204.t2" 11.0084
resist "a_76828_n3204.n0" "a_76828_n3204.n2" 14.5237
resist "a_76828_n3204.n0" "a_76828_n3204.t5" 44.2357
resist "a_76828_n3204.n0" "a_76828_n3204.t6" 74.8583
rnode "VDDA.n0" 0 7.93694 1112 -78080 0
rnode "VDDA.n1" 0 9.19795 864 -78080 0
rnode "VDDA.n2" 0 9.19795 1112 -78080 0
rnode "VDDA.n3" 0 13.7133 988 -78080 0
rnode "VDDA.n4" 0 13.7133 864 -78080 0
rnode "VDDA.n5" 0 13.7133 740 -78080 0
rnode "VDDA.n6" 0 9.19795 616 -78080 0
rnode "VDDA.n7" 0 29.1024 368 -78080 0
rnode "VDDA.n8" 0 13.7133 616 -78080 0
rnode "VDDA.n9" 0 13.7133 492 -78080 0
rnode "VDDA.n10" 0 13.7133 368 -78080 0
rnode "VDDA.n11" 0 13.7133 244 -78080 0
rnode "VDDA.t6" 0 11.6301 2726 -68966 0
rnode "VDDA.t5" 0 77.4432 2754 -68966 0
rnode "VDDA.n12" 0 69.1736 2496 -68966 0
rnode "VDDA.t10" 0 5.10419 5406 -71244 0
rnode "VDDA.n13" 0 56.9517 6978 -70371 0
rnode "VDDA.t3" 0 11.2661 8246 -70498 0
rnode "VDDA.t2" 0 75.6606 8274 -70498 0
rnode "VDDA.t1" 0 11.2661 7246 -70498 0
rnode "VDDA.n14" 0 57.2653 7016 -70498 0
rnode "VDDA.t0" 0 89.3497 7274 -70498 0
rnode "VDDA.n15" 0 79.4132 8016 -70498 0
rnode "VDDA.n16" 0 11.6324 8016 -70498 0
rnode "VDDA.t11" 0 9.95614 9914 -71244 0
rnode "VDDA.n17" 0 59.0923 8018 -70390 0
rnode "VDDA.n18" 0 86.5089 7458 -69872 0
rnode "VDDA.t7" 0 77.4432 12566 -68966 0
rnode "VDDA.t8" 0 11.6301 12594 -68966 0
rnode "VDDA.n19" 0 69.1736 12678 -68966 0
rnode "VDDA.n20" 0 13.7133 1608 -78080 0
rnode "VDDA.n21" 0 9.19795 1608 -78080 0
rnode "VDDA.n22" 0 9.19795 1360 -78080 0
rnode "VDDA.n23" 0 13.7133 1484 -78080 0
rnode "VDDA.n24" 0 13.7133 1360 -78080 0
rnode "VDDA.n25" 0 13.7133 1112 -78080 0
rnode "VDDA.n26" 0 13.7133 1236 -78080 0
rnode "VDDA.n27" 0 9.19795 1236 -78080 0
rnode "VDDA.n28" 0 9.19795 1236 -78080 0
rnode "VDDA.n29" 0 9.19795 1360 -78080 0
rnode "VDDA.n30" 0 9.19795 1484 -78080 0
rnode "VDDA.n31" 0 29.1024 1484 -78080 0
rnode "VDDA.n32" 0 12.3342 1608 -78080 0
rnode "VDDA.n33" 0 3649.34 1732 -77956 0
rnode "VDDA.n34" 0 2755.84 12768 -68232 0
rnode "VDDA.t4" 0 32.0738 9998 -69060 0
rnode "VDDA.n35" 0 157.815 9868 -68178 0
rnode "VDDA.n36" 0 185.862 7862 -68065 0
rnode "VDDA.t9" 0 32.0738 5322 -69060 0
rnode "VDDA.n37" 0 157.815 5452 -68178 0
rnode "VDDA.n38" 0 1744.55 2552 -68232 0
rnode "VDDA.n39" 0 3483.28 120 -78080 0
rnode "VDDA.n40" 0 12.3342 244 -78080 0
rnode "VDDA.n41" 0 9.19795 244 -78080 0
rnode "VDDA.n42" 0 9.19795 368 -78080 0
rnode "VDDA.n43" 0 9.19795 492 -78080 0
rnode "VDDA.n44" 0 9.19795 492 -78080 0
rnode "VDDA.n45" 0 9.19795 616 -78080 0
rnode "VDDA.n46" 0 9.19795 740 -78080 0
rnode "VDDA.n47" 0 9.19795 740 -78080 0
rnode "VDDA.n48" 0 9.19795 864 -78080 0
rnode "VDDA.n49" 0 9.19795 988 -78080 0
rnode "VDDA.n50" 0 5.85998 988 -78080 0
rnode "VDDA" 0 4.59898 1022 -77944 0
resist "VDDA" "VDDA.n50" 0.00695455
resist "VDDA.n32" "VDDA.n21" 0.0129709
resist "VDDA.n41" "VDDA.n40" 0.0129709
resist "VDDA.n39" "VDDA.n11" 0.0170122
resist "VDDA.n11" "VDDA.n10" 0.0170122
resist "VDDA.n10" "VDDA.n9" 0.0170122
resist "VDDA.n9" "VDDA.n8" 0.0170122
resist "VDDA.n8" "VDDA.n5" 0.0170122
resist "VDDA.n5" "VDDA.n4" 0.0170122
resist "VDDA.n4" "VDDA.n3" 0.0170122
resist "VDDA.n25" "VDDA.n3" 0.0170122
resist "VDDA.n26" "VDDA.n25" 0.0170122
resist "VDDA.n26" "VDDA.n24" 0.0170122
resist "VDDA.n24" "VDDA.n23" 0.0170122
resist "VDDA.n23" "VDDA.n20" 0.0170122
resist "VDDA.n33" "VDDA.n20" 0.0170122
resist "VDDA" "VDDA.n0" 0.0184091
resist "VDDA.n44" "VDDA.n7" 0.0253636
resist "VDDA.n45" "VDDA.n44" 0.0253636
resist "VDDA.n46" "VDDA.n45" 0.0253636
resist "VDDA.n46" "VDDA.n1" 0.0253636
resist "VDDA.n50" "VDDA.n1" 0.0253636
resist "VDDA.n27" "VDDA.n0" 0.0253636
resist "VDDA.n27" "VDDA.n22" 0.0253636
resist "VDDA.n31" "VDDA.n22" 0.0253636
resist "VDDA.n42" "VDDA.n41" 0.0253636
resist "VDDA.n43" "VDDA.n42" 0.0253636
resist "VDDA.n43" "VDDA.n6" 0.0253636
resist "VDDA.n47" "VDDA.n6" 0.0253636
resist "VDDA.n48" "VDDA.n47" 0.0253636
resist "VDDA.n49" "VDDA.n48" 0.0253636
resist "VDDA.n49" "VDDA.n2" 0.0253636
resist "VDDA.n28" "VDDA.n2" 0.0253636
resist "VDDA.n29" "VDDA.n28" 0.0253636
resist "VDDA.n30" "VDDA.n29" 0.0253636
resist "VDDA.n30" "VDDA.n21" 0.0253636
resist "VDDA.n17" "VDDA.n16" 0.044183
resist "VDDA.n14" "VDDA.n13" 0.0514865
resist "VDDA.n34" "VDDA.n19" 0.326162
resist "VDDA.n38" "VDDA.n12" 0.326162
resist "VDDA.n36" "VDDA.n18" 0.40255
resist "VDDA.n18" "VDDA.n17" 0.487456
resist "VDDA.n36" "VDDA.n35" 0.540539
resist "VDDA.n37" "VDDA.n36" 0.540539
resist "VDDA.n18" "VDDA.n13" 0.710783
resist "VDDA.n40" "VDDA.n7" 0.775864
resist "VDDA.n32" "VDDA.n31" 0.775864
resist "VDDA.n35" "VDDA.n34" 0.781437
resist "VDDA.n38" "VDDA.n37" 0.781437
resist "VDDA.n19" "VDDA.t8" 1.47786
resist "VDDA.n12" "VDDA.t6" 1.47786
resist "VDDA.n14" "VDDA.t1" 1.4967
resist "VDDA.n16" "VDDA.t3" 1.4967
resist "VDDA.n31" "VDDA.n30" 1.5
resist "VDDA.n29" "VDDA.n22" 1.5
resist "VDDA.n28" "VDDA.n27" 1.5
resist "VDDA.n2" "VDDA.n0" 1.5
resist "VDDA.n50" "VDDA.n49" 1.5
resist "VDDA.n48" "VDDA.n1" 1.5
resist "VDDA.n47" "VDDA.n46" 1.5
resist "VDDA.n45" "VDDA.n6" 1.5
resist "VDDA.n44" "VDDA.n43" 1.5
resist "VDDA.n42" "VDDA.n7" 1.5
resist "VDDA.n41" "VDDA.n11" 1.5
resist "VDDA.n42" "VDDA.n10" 1.5
resist "VDDA.n43" "VDDA.n9" 1.5
resist "VDDA.n8" "VDDA.n6" 1.5
resist "VDDA.n47" "VDDA.n5" 1.5
resist "VDDA.n48" "VDDA.n4" 1.5
resist "VDDA.n49" "VDDA.n3" 1.5
resist "VDDA.n25" "VDDA.n2" 1.5
resist "VDDA.n28" "VDDA.n26" 1.5
resist "VDDA.n29" "VDDA.n24" 1.5
resist "VDDA.n30" "VDDA.n23" 1.5
resist "VDDA.n21" "VDDA.n20" 1.5
resist "VDDA.n40" "VDDA.n39" 1.51318
resist "VDDA.n33" "VDDA.n32" 1.51318
resist "VDDA.n16" "VDDA.n15" 1.8
resist "VDDA.n37" "VDDA.t9" 4.76064
resist "VDDA.n35" "VDDA.t4" 4.76064
resist "VDDA.n39" "VDDA.n38" 5.4993
resist "VDDA.n34" "VDDA.n33" 6.58784
resist "VDDA.n13" "VDDA.t10" 46.4285
resist "VDDA.n17" "VDDA.t11" 51.3047
resist "VDDA.n19" "VDDA.t7" 241.577
resist "VDDA.n12" "VDDA.t5" 241.577
resist "VDDA.n15" "VDDA.t2" 244.318
resist "VDDA.t0" "VDDA.n14" 246.118
resist "VDDA.n15" "VDDA.t0" 702.651
killnode "a_14304_n3204#"
rnode "a_14304_n3204.t2" 0 146.586 14304 -3048 0
rnode "a_14304_n3204.t1" 0 44.6696 16228 -3048 0
rnode "a_14304_n3204.t3" 0 44.796 15668 -3048 0
rnode "a_14304_n3204.n0" 0 285.375 15954 -2995 0
rnode "a_14304_n3204.t4" 0 500.537 15612 -1554 0
rnode "a_14304_n3204.n1" 0 553.13 15366 -2356 0
rnode "a_14304_n3204.n2" 0 1131.18 14670 -2408 0
rnode "a_14304_n3204.t0" 0 393.726 14304 -1554 0
resist "a_14304_n3204.n0" "a_14304_n3204.t1" 3.77774
resist "a_14304_n3204.n0" "a_14304_n3204.t3" 3.7816
resist "a_14304_n3204.t0" "a_14304_n3204.n2" 4.12451
resist "a_14304_n3204.n1" "a_14304_n3204.t4" 4.91231
resist "a_14304_n3204.n1" "a_14304_n3204.n0" 5.39524
resist "a_14304_n3204.n2" "a_14304_n3204.n1" 7.51274
resist "a_14304_n3204.n2" "a_14304_n3204.t2" 11.0078
killnode "a_14118_n1944#"
rnode "a_14118_n1944.n0" 0 1620.09 18507 -2494 0
rnode "a_14118_n1944.t4" 0 58.7635 17268 -1554 0
rnode "a_14118_n1944.t5" 0 26.9426 17268 -3048 0
rnode "a_14118_n1944.n1" 0 285.443 17268 -2464 0
rnode "a_14118_n1944.t2" 0 411.624 18840 -1554 0
rnode "a_14118_n1944.t3" 0 140.55 18840 -3048 0
rnode "a_14118_n1944.t1" 0 140.55 14248 -3048 0
rnode "a_14118_n1944.n2" 0 1442.71 13892 -3048 0
rnode "a_14118_n1944.t0" 0 473.328 14248 -1554 0
resist "a_14118_n1944.n0" "a_14118_n1944.t2" 4.52991
resist "a_14118_n1944.t0" "a_14118_n1944.n2" 4.53126
resist "a_14118_n1944.n0" "a_14118_n1944.n1" 5.7946
resist "a_14118_n1944.n2" "a_14118_n1944.n0" 8.89741
resist "a_14118_n1944.n0" "a_14118_n1944.t3" 10.605
resist "a_14118_n1944.n2" "a_14118_n1944.t1" 10.605
resist "a_14118_n1944.n1" "a_14118_n1944.t5" 44.0692
resist "a_14118_n1944.n1" "a_14118_n1944.t4" 75.0247
killnode "a_8208_n2082#"
rnode "a_8208_n2082.t3" 0 150.297 18868 -1554 0
rnode "a_8208_n2082.t5" 0 111.359 12800 -3048 0
rnode "a_8208_n2082.t4" 0 210.813 8248 -1554 0
rnode "a_8208_n2082.n0" 0 2803.78 13366 -2136 0
rnode "a_8208_n2082.t2" 0 113.401 14276 -3048 0
rnode "a_8208_n2082.n1" 0 1568.11 14896 -2086 0
rnode "a_8208_n2082.n2" 0 1469.86 19470 -2136 0
rnode "a_8208_n2082.t0" 0 198.092 20084 -2816 0
rnode "a_8208_n2082.n3" 0 1466.3 19938 -2094 0
rnode "a_8208_n2082.t1" 0 407.992 20084 -1882 0
resist "a_8208_n2082.n1" "a_8208_n2082.n0" 1.377
resist "a_8208_n2082.t1" "a_8208_n2082.n3" 2.21088
resist "a_8208_n2082.n3" "a_8208_n2082.n2" 2.66204
resist "a_8208_n2082.n2" "a_8208_n2082.n1" 4.1166
resist "a_8208_n2082.n3" "a_8208_n2082.t0" 6.28407
resist "a_8208_n2082.n0" "a_8208_n2082.t5" 51.8057
resist "a_8208_n2082.n1" "a_8208_n2082.t2" 51.8529
resist "a_8208_n2082.n2" "a_8208_n2082.t3" 82.4145
resist "a_8208_n2082.n0" "a_8208_n2082.t4" 86.4189
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n0" 0 1021.6 10529 -2360 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t12" 0 62.0547 10036 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t10" 0 28.828 10036 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n1" 0 207.197 10036 -2316 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t7" 0 48.6078 11648 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t1" 0 48.7453 11088 -3048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n2" 0 310.534 11374 -2995 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t0" 0 544.665 11032 -1554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t9" 0 25.173 7232 -2816 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t11" 0 59.3861 7232 -1882 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n3" 0 193.874 7232 -2370 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n4" 0 702.13 7698 -2122 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t8" 0 425.781 9396 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t6" 0 159.509 9396 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n5" 0 1431.47 9030 -6516 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t5" 0 425.987 4688 -5700 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t2" 0 162.054 4688 -7194 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n6" 0 1311.58 4332 -6554 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t4" 0 425.987 4688 -1458 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t3" 0 162.054 4688 -2952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n7" 0 1284.7 4332 -2312 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n8" 0 1126.16 4106 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n9" 0 1202.47 6772 -4111 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 0 229.449 6922 -2130 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n1" 3.04136
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t7" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t1" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t8" 4.12375
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t4" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t5" 4.12428
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n9" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t0" 4.91231
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n2" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n8" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n7" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n6" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n5" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t6" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t3" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t2" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t9" 39.8543
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t10" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t11" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t12" 74.8583
killnode "a_10462_n71400#"
rnode "a_10462_n71400.n0" 0 1159.27 11655 -70274 0
rnode "a_10462_n71400.t5" 0 75.072 12542 -71244 0
rnode "a_10462_n71400.t4" 0 71.7717 12022 -71244 0
rnode "a_10462_n71400.t3" 0 81.1697 10462 -71244 0
rnode "a_10462_n71400.t2" 0 1280.55 18580 -67200 0
rnode "a_10462_n71400.t1" 0 3260.39 12930 -67418 0
rnode "a_10462_n71400.t0" 0 71.7717 11502 -71244 0
resist "a_10462_n71400.t1" "a_10462_n71400.t2" 2.58368
resist "a_10462_n71400.n0" "a_10462_n71400.t1" 3.23913
resist "a_10462_n71400.t0" "a_10462_n71400.n0" 8.99968
resist "a_10462_n71400.n0" "a_10462_n71400.t4" 8.99968
resist "a_10462_n71400.n0" "a_10462_n71400.t5" 9.21241
resist "a_10462_n71400.n0" "a_10462_n71400.t3" 9.25868
killnode "a_9346_n69460#"
rnode "a_9346_n69460.t2" 0 4866.12 15780 -66200 0
rnode "a_9346_n69460.n0" 0 916.768 10218 -66280 0
rnode "a_9346_n69460.t1" 0 108.05 10054 -69060 0
rnode "a_9346_n69460.t0" 0 109.061 9346 -69060 0
resist "a_9346_n69460.n0" "a_9346_n69460.t2" 0.570375
resist "a_9346_n69460.n0" "a_9346_n69460.t1" 9.4225
resist "a_9346_n69460.t0" "a_9346_n69460.n0" 9.55525
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n0" 0 1021.67 -16231 11640 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t6" 0 425.788 -15204 8338 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t8" 0 159.509 -15204 6844 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n1" 0 1431.46 -14838 7484 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t0" 0 425.957 -10496 8300 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t4" 0 162.054 -10496 6806 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n2" 0 1311.61 -10140 7446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t1" 0 425.995 -10496 12542 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t5" 0 162.054 -10496 11048 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n3" 0 1284.69 -10140 11688 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n4" 0 1126.16 -9914 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n5" 0 1202.47 -12580 9889 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t2" 0 48.7453 -16896 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t7" 0 48.6078 -17456 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n6" 0 310.534 -17182 11005 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t3" 0 544.596 -16840 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t9" 0 62.0547 -15844 12446 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t10" 0 28.828 -15844 10952 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n7" 0 207.197 -15844 11684 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t12" 0 25.1724 -13040 11184 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t11" 0 59.3861 -13040 12118 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n8" 0 193.875 -13040 11630 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n9" 0 702.129 -13506 11878 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 0 229.449 -12730 11870 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n8" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n9" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n7" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t7" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n6" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t2" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t6" 4.12358
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t1" 4.12411
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t0" 4.12504
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n5" 4.59554
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t3" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n6" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n4" 5.53279
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n3" 6.65672
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n2" 7.28447
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n5" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n1" 9.49878
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t8" 11.0078
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t4" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t5" 11.0107
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n9" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t12" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t10" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n8" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t11" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.n7" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t9" 74.8583
killnode "a_n31752_n40600#"
rnode "a_n31752_n40600.t4" 0 48.2307 -31752 -40444 0
rnode "a_n31752_n40600.t2" 0 307.648 34620 -68998 0
rnode "a_n31752_n40600.t1" 0 305.6 34620 -68318 0
rnode "a_n31752_n40600.n0" 0 110.124 34620 -68318 0
rnode "a_n31752_n40600.t0" 0 305.6 34620 -66638 0
rnode "a_n31752_n40600.n1" 0 70.5487 34620 -66638 0
rnode "a_n31752_n40600.t3" 0 295.228 34620 -64958 0
rnode "a_n31752_n40600.n2" 0 7504.99 34620 -65124 0
rnode "a_n31752_n40600.t7" 0 128.872 -28082 -38950 0
rnode "a_n31752_n40600.t5" 0 48.581 -28082 -40444 0
rnode "a_n31752_n40600.n3" 0 338.591 -27726 -39804 0
rnode "a_n31752_n40600.n4" 0 8492.16 -27574 -39959 0
rnode "a_n31752_n40600.n5" 0 413.159 -31396 -39857 0
rnode "a_n31752_n40600.t6" 0 130.666 -31752 -38950 0
resist "a_n31752_n40600.n2" "a_n31752_n40600.n1" 0.72476
resist "a_n31752_n40600.n0" "a_n31752_n40600.t1" 0.924682
resist "a_n31752_n40600.n1" "a_n31752_n40600.t0" 0.924682
resist "a_n31752_n40600.n1" "a_n31752_n40600.n0" 1.18561
resist "a_n31752_n40600.n2" "a_n31752_n40600.t3" 2.30911
resist "a_n31752_n40600.n4" "a_n31752_n40600.n3" 2.37062
resist "a_n31752_n40600.n0" "a_n31752_n40600.t2" 3.03407
resist "a_n31752_n40600.n3" "a_n31752_n40600.t7" 4.12411
resist "a_n31752_n40600.t6" "a_n31752_n40600.n5" 4.15863
resist "a_n31752_n40600.n5" "a_n31752_n40600.n4" 5.26559
resist "a_n31752_n40600.n5" "a_n31752_n40600.t4" 10.9771
resist "a_n31752_n40600.n3" "a_n31752_n40600.t5" 11.0107
resist "a_n31752_n40600.n4" "a_n31752_n40600.n2" 33.7208
killnode "a_n32888_n40380#"
rnode "a_n32888_n40380.t2" 0 185.496 -28110 -40444 0
rnode "a_n32888_n40380.t4" 0 139.325 -30450 -40444 0
rnode "a_n32888_n40380.n0" 0 3036.62 -31170 -38148 0
rnode "a_n32888_n40380.t3" 0 134.442 -31780 -38950 0
rnode "a_n32888_n40380.n1" 0 1306.14 -32558 -38148 0
rnode "a_n32888_n40380.t0" 0 192.677 -32888 -40224 0
rnode "a_n32888_n40380.n2" 0 1452.82 -32804 -39290 0
rnode "a_n32888_n40380.t1" 0 352.488 -32888 -39290 0
resist "a_n32888_n40380.n2" "a_n32888_n40380.n1" 0.813263
resist "a_n32888_n40380.t1" "a_n32888_n40380.n2" 2.11585
resist "a_n32888_n40380.n1" "a_n32888_n40380.n0" 3.35893
resist "a_n32888_n40380.n2" "a_n32888_n40380.t0" 6.37942
resist "a_n32888_n40380.n0" "a_n32888_n40380.t4" 52.9134
resist "a_n32888_n40380.n0" "a_n32888_n40380.t2" 54.7745
resist "a_n32888_n40380.n1" "a_n32888_n40380.t3" 81.2815
killnode "a_n29810_n3108#"
rnode "a_n29810_n3108.t4" 0 49.738 74522 -40444 0
rnode "a_n29810_n3108.t3" 0 142.597 -28428 -7214 0
rnode "a_n29810_n3108.t6" 0 73.5909 -28602 -1424 0
rnode "a_n29810_n3108.t5" 0 68.1255 -29810 -1458 0
rnode "a_n29810_n3108.n0" 0 577.136 -29454 -1458 0
rnode "a_n29810_n3108.t8" 0 47.8509 -29810 -2952 0
rnode "a_n29810_n3108.n1" 0 186.595 -29444 -2612 0
rnode "a_n29810_n3108.n2" 0 8465.56 -29444 -2612 0
rnode "a_n29810_n3108.t2" 0 10860.2 -26300 -64958 0
rnode "a_n29810_n3108.n3" 0 21580.4 67830 -39750 0
rnode "a_n29810_n3108.t7" 0 132.788 73192 -38950 0
rnode "a_n29810_n3108.t1" 0 49.738 73192 -40444 0
rnode "a_n29810_n3108.n4" 0 347.356 72826 -39804 0
rnode "a_n29810_n3108.n5" 0 213.748 72616 -39822 0
rnode "a_n29810_n3108.n6" 0 371.8 74156 -39804 0
rnode "a_n29810_n3108.t0" 0 132.77 74522 -38950 0
resist "a_n29810_n3108.n1" "a_n29810_n3108.n0" 1.37271
resist "a_n29810_n3108.n2" "a_n29810_n3108.n1" 2.25
resist "a_n29810_n3108.n5" "a_n29810_n3108.n4" 2.33368
resist "a_n29810_n3108.n0" "a_n29810_n3108.t5" 2.94138
resist "a_n29810_n3108.n0" "a_n29810_n3108.t6" 3.00139
resist "a_n29810_n3108.n4" "a_n29810_n3108.t7" 4.12428
resist "a_n29810_n3108.t0" "a_n29810_n3108.n6" 4.12562
resist "a_n29810_n3108.n6" "a_n29810_n3108.n5" 4.15864
resist "a_n29810_n3108.n5" "a_n29810_n3108.n3" 7.84012
resist "a_n29810_n3108.n1" "a_n29810_n3108.t8" 10.8177
resist "a_n29810_n3108.n6" "a_n29810_n3108.t4" 11.0084
resist "a_n29810_n3108.n4" "a_n29810_n3108.t1" 11.0084
resist "a_n29810_n3108.n2" "a_n29810_n3108.t3" 12.5326
resist "a_n29810_n3108.n3" "a_n29810_n3108.t2" 41.8286
resist "a_n29810_n3108.n3" "a_n29810_n3108.n2" 75.8683
rnode "VCM.t7" 0 169.797 -71942 12542 0
rnode "VCM.t2" 0 64.5928 -71942 11048 0
rnode "VCM.n0" 0 1143.27 -71586 11688 0
rnode "VCM.t13" 0 169.794 -61866 -1458 0
rnode "VCM.t9" 0 64.5928 -61866 -2952 0
rnode "VCM.n1" 0 875.977 -62222 -2312 0
rnode "VCM.n2" 0 9140.83 -65422 2688 0
rnode "VCM.t8" 0 169.797 -39942 12542 0
rnode "VCM.t20" 0 64.5928 -39942 11048 0
rnode "VCM.n3" 0 1037.26 -39586 11688 0
rnode "VCM.n4" 0 7862.44 -37006 2688 0
rnode "VCM.t15" 0 169.794 -29866 -1458 0
rnode "VCM.t21" 0 64.5928 -29866 -2952 0
rnode "VCM.n5" 0 875.977 -30222 -2312 0
rnode "VCM.n6" 0 7480.77 -33422 2688 0
rnode "VCM.t4" 0 169.797 -7942 12542 0
rnode "VCM.t0" 0 64.5928 -7942 11048 0
rnode "VCM.n7" 0 1037.26 -7586 11688 0
rnode "VCM.n8" 0 7862.44 -5006 2688 0
rnode "VCM.t3" 0 169.794 2134 -1458 0
rnode "VCM.t12" 0 64.5928 2134 -2952 0
rnode "VCM.n9" 0 875.977 1778 -2312 0
rnode "VCM.n10" 0 7480.77 -1422 2688 0
rnode "VCM.t17" 0 169.797 24058 12542 0
rnode "VCM.t16" 0 64.5928 24058 11048 0
rnode "VCM.n11" 0 1037.26 24414 11688 0
rnode "VCM.n12" 0 7862.44 26994 2688 0
rnode "VCM.t19" 0 169.794 34134 -1458 0
rnode "VCM.t6" 0 64.5928 34134 -2952 0
rnode "VCM.n13" 0 875.977 33778 -2312 0
rnode "VCM.n14" 0 7480.77 30578 2688 0
rnode "VCM.t14" 0 169.797 56058 12542 0
rnode "VCM.t11" 0 64.5928 56058 11048 0
rnode "VCM.n15" 0 1037.26 56414 11688 0
rnode "VCM.n16" 0 7862.44 58994 2688 0
rnode "VCM.t18" 0 169.794 66134 -1458 0
rnode "VCM.t10" 0 64.5928 66134 -2952 0
rnode "VCM.n17" 0 875.977 65778 -2312 0
rnode "VCM.n18" 0 7480.77 62578 2688 0
rnode "VCM.t5" 0 169.797 88058 12542 0
rnode "VCM.t1" 0 64.5928 88058 11048 0
rnode "VCM.n19" 0 1037.26 88414 11688 0
rnode "VCM.n20" 0 13319.5 90994 2688 0
rnode "VCM" 0 6279.03 120630 2824 0
resist "VCM.n6" "VCM.n4" 0.5376
resist "VCM.n10" "VCM.n8" 0.5376
resist "VCM.n14" "VCM.n12" 0.5376
resist "VCM.n18" "VCM.n16" 0.5376
resist "VCM.n0" "VCM.t7" 4.12411
resist "VCM.n3" "VCM.t8" 4.12411
resist "VCM.n7" "VCM.t4" 4.12411
resist "VCM.n11" "VCM.t17" 4.12411
resist "VCM.n15" "VCM.t14" 4.12411
resist "VCM.n19" "VCM.t5" 4.12411
resist "VCM.n1" "VCM.t13" 4.12428
resist "VCM.n5" "VCM.t15" 4.12428
resist "VCM.n9" "VCM.t3" 4.12428
resist "VCM.n13" "VCM.t19" 4.12428
resist "VCM.n17" "VCM.t18" 4.12428
resist "VCM.n4" "VCM.n2" 4.2624
resist "VCM.n8" "VCM.n6" 4.2624
resist "VCM.n12" "VCM.n10" 4.2624
resist "VCM.n16" "VCM.n14" 4.2624
resist "VCM.n20" "VCM.n18" 4.2624
resist "VCM" "VCM.n20" 4.4454
resist "VCM.n2" "VCM.n1" 9.51299
resist "VCM.n6" "VCM.n5" 9.51299
resist "VCM.n10" "VCM.n9" 9.51299
resist "VCM.n14" "VCM.n13" 9.51299
resist "VCM.n18" "VCM.n17" 9.51299
resist "VCM.n20" "VCM.n19" 10.4518
resist "VCM.n16" "VCM.n15" 10.4518
resist "VCM.n12" "VCM.n11" 10.4518
resist "VCM.n8" "VCM.n7" 10.4518
resist "VCM.n4" "VCM.n3" 10.4518
resist "VCM.n0" "VCM.t2" 11.0107
resist "VCM.n1" "VCM.t9" 11.0107
resist "VCM.n3" "VCM.t20" 11.0107
resist "VCM.n5" "VCM.t21" 11.0107
resist "VCM.n7" "VCM.t0" 11.0107
resist "VCM.n9" "VCM.t12" 11.0107
resist "VCM.n11" "VCM.t16" 11.0107
resist "VCM.n13" "VCM.t6" 11.0107
resist "VCM.n15" "VCM.t11" 11.0107
resist "VCM.n17" "VCM.t10" 11.0107
resist "VCM.n19" "VCM.t1" 11.0107
resist "VCM.n2" "VCM.n0" 11.2455
killnode "a_n29878_n2740#"
rnode "a_n29878_n2740.n0" 0 8274.6 -26584 -4450 0
rnode "a_n29878_n2740.n1" 0 4397.94 -9550 -2464 0
rnode "a_n29878_n2740.t3" 0 30.514 -10168 -2814 0
rnode "a_n29878_n2740.t5" 0 71.986 -10168 -1880 0
rnode "a_n29878_n2740.n2" 0 235.314 -10168 -2368 0
rnode "a_n29878_n2740.t2" 0 125.18 -29838 -2952 0
rnode "a_n29878_n2740.t6" 0 98.4098 -27284 -1458 0
rnode "a_n29878_n2740.t4" 0 97.4381 -27284 -5700 0
rnode "a_n29878_n2740.n3" 0 2564.72 -26584 -4450 0
rnode "a_n29878_n2740.t7" 0 270.804 -26136 -7194 0
rnode "a_n29878_n2740.t0" 0 115.882 -9304 -2814 0
rnode "a_n29878_n2740.t1" 0 317.217 -9304 -1880 0
resist "a_n29878_n2740.n0" "a_n29878_n2740.n3" 1.30827
resist "a_n29878_n2740.t1" "a_n29878_n2740.n1" 2.52872
resist "a_n29878_n2740.n1" "a_n29878_n2740.n2" 2.6984
resist "a_n29878_n2740.n1" "a_n29878_n2740.t0" 5.96595
resist "a_n29878_n2740.n1" "a_n29878_n2740.n0" 9.8143
resist "a_n29878_n2740.n0" "a_n29878_n2740.t7" 16.7879
resist "a_n29878_n2740.n2" "a_n29878_n2740.t3" 39.8543
resist "a_n29878_n2740.n0" "a_n29878_n2740.t2" 54.8871
resist "a_n29878_n2740.n2" "a_n29878_n2740.t5" 70.3148
resist "a_n29878_n2740.n3" "a_n29878_n2740.t4" 80.9464
resist "a_n29878_n2740.n3" "a_n29878_n2740.t6" 81.0078
killnode "a_n60504_11030#"
rnode "a_n60504_11030.n0" 0 8274.6 -43224 9550 0
rnode "a_n60504_11030.n1" 0 4398.21 -60258 11536 0
rnode "a_n60504_11030.t7" 0 30.5132 -59640 11186 0
rnode "a_n60504_11030.t5" 0 71.986 -59640 12120 0
rnode "a_n60504_11030.n2" 0 235.316 -59640 11632 0
rnode "a_n60504_11030.t6" 0 125.181 -39970 11048 0
rnode "a_n60504_11030.t4" 0 98.4081 -42524 12542 0
rnode "a_n60504_11030.t3" 0 97.4364 -42524 8300 0
rnode "a_n60504_11030.n3" 0 2564.72 -43224 9550 0
rnode "a_n60504_11030.t2" 0 270.804 -43672 6806 0
rnode "a_n60504_11030.t0" 0 115.882 -60504 11186 0
rnode "a_n60504_11030.t1" 0 316.938 -60504 12120 0
resist "a_n60504_11030.n0" "a_n60504_11030.n3" 1.30827
resist "a_n60504_11030.t1" "a_n60504_11030.n1" 2.52892
resist "a_n60504_11030.n1" "a_n60504_11030.n2" 2.69739
resist "a_n60504_11030.n1" "a_n60504_11030.t0" 5.96595
resist "a_n60504_11030.n1" "a_n60504_11030.n0" 9.8143
resist "a_n60504_11030.n0" "a_n60504_11030.t2" 16.7879
resist "a_n60504_11030.n2" "a_n60504_11030.t7" 39.8535
resist "a_n60504_11030.n0" "a_n60504_11030.t6" 54.8881
resist "a_n60504_11030.n2" "a_n60504_11030.t5" 70.3148
resist "a_n60504_11030.n3" "a_n60504_11030.t3" 80.9464
resist "a_n60504_11030.n3" "a_n60504_11030.t4" 81.0078
killnode "a_n60570_11594#"
rnode "a_n60570_11594.n0" 0 380.107 -58595 -27402 0
rnode "a_n60570_11594.t2" 0 18.1354 -59260 -28090 0
rnode "a_n60570_11594.t0" 0 18.0842 -59820 -28090 0
rnode "a_n60570_11594.n1" 0 115.532 -59546 -28037 0
rnode "a_n60570_11594.t12" 0 9.36524 -55404 -27858 0
rnode "a_n60570_11594.t6" 0 22.0942 -55404 -26924 0
rnode "a_n60570_11594.n2" 0 72.1299 -55404 -27412 0
rnode "a_n60570_11594.t3" 0 158.424 -52068 -26596 0
rnode "a_n60570_11594.t4" 0 59.3405 -52068 -28090 0
rnode "a_n60570_11594.n3" 0 459.279 -52434 -27450 0
rnode "a_n60570_11594.t7" 0 9.36524 -60532 11186 0
rnode "a_n60570_11594.t5" 0 22.0942 -60532 12120 0
rnode "a_n60570_11594.n4" 0 4873.51 -60532 11632 0
rnode "a_n60570_11594.t10" 0 9.36524 -48666 -40224 0
rnode "a_n60570_11594.t8" 0 22.0942 -48666 -39290 0
rnode "a_n60570_11594.n5" 0 777.776 -48666 -39778 0
rnode "a_n60570_11594.n6" 0 5386.5 -54948 -27166 0
rnode "a_n60570_11594.n7" 0 210.037 -54948 -27166 0
rnode "a_n60570_11594.n8" 0 263.256 -55870 -27164 0
rnode "a_n60570_11594.t9" 0 23.0871 -58208 -26596 0
rnode "a_n60570_11594.t11" 0 10.7253 -58208 -28090 0
rnode "a_n60570_11594.n9" 0 77.0863 -58208 -27358 0
rnode "a_n60570_11594.t1" 0 202.613 -59204 -26596 0
resist "a_n60570_11594.n7" "a_n60570_11594.n6" 2.25
resist "a_n60570_11594.n8" "a_n60570_11594.n2" 2.84295
resist "a_n60570_11594.n8" "a_n60570_11594.n7" 2.97355
resist "a_n60570_11594.n0" "a_n60570_11594.n9" 3.04236
resist "a_n60570_11594.n1" "a_n60570_11594.t0" 3.77774
resist "a_n60570_11594.n1" "a_n60570_11594.t2" 3.7816
resist "a_n60570_11594.n3" "a_n60570_11594.t3" 4.12428
resist "a_n60570_11594.t1" "a_n60570_11594.n0" 4.91198
resist "a_n60570_11594.n7" "a_n60570_11594.n3" 5.1753
resist "a_n60570_11594.n0" "a_n60570_11594.n1" 5.39524
resist "a_n60570_11594.n3" "a_n60570_11594.t4" 11.0084
resist "a_n60570_11594.n0" "a_n60570_11594.n8" 11.6195
resist "a_n60570_11594.n6" "a_n60570_11594.n5" 16.1772
resist "a_n60570_11594.n5" "a_n60570_11594.t10" 39.8535
resist "a_n60570_11594.n4" "a_n60570_11594.t7" 39.8535
resist "a_n60570_11594.n2" "a_n60570_11594.t12" 39.8535
resist "a_n60570_11594.n9" "a_n60570_11594.t11" 44.2357
resist "a_n60570_11594.n6" "a_n60570_11594.n4" 50.3262
resist "a_n60570_11594.n5" "a_n60570_11594.t8" 70.3148
resist "a_n60570_11594.n4" "a_n60570_11594.t5" 70.3148
resist "a_n60570_11594.n2" "a_n60570_11594.t6" 70.3148
resist "a_n60570_11594.n9" "a_n60570_11594.t9" 74.8583
killnode "a_39352_10796#"
rnode "a_39352_10796.n0" 0 1620.08 39685 11506 0
rnode "a_39352_10796.t5" 0 58.7635 40924 12446 0
rnode "a_39352_10796.t4" 0 26.9426 40924 10952 0
rnode "a_39352_10796.n1" 0 285.443 40924 11536 0
rnode "a_39352_10796.t2" 0 411.632 39352 12446 0
rnode "a_39352_10796.t1" 0 140.55 39352 10952 0
rnode "a_39352_10796.t3" 0 140.55 43944 10952 0
rnode "a_39352_10796.n2" 0 1442.68 44300 10952 0
rnode "a_39352_10796.t0" 0 473.359 43944 12446 0
resist "a_39352_10796.n0" "a_39352_10796.t2" 4.52974
resist "a_39352_10796.t0" "a_39352_10796.n2" 4.53067
resist "a_39352_10796.n0" "a_39352_10796.n1" 5.7946
resist "a_39352_10796.n2" "a_39352_10796.n0" 8.89741
resist "a_39352_10796.n0" "a_39352_10796.t1" 10.605
resist "a_39352_10796.n2" "a_39352_10796.t3" 10.605
resist "a_39352_10796.n1" "a_39352_10796.t4" 44.0692
resist "a_39352_10796.n1" "a_39352_10796.t5" 75.0247
killnode "a_41964_10796#"
rnode "a_41964_10796.t2" 0 146.586 43888 10952 0
rnode "a_41964_10796.t3" 0 44.796 42524 10952 0
rnode "a_41964_10796.t1" 0 44.6696 41964 10952 0
rnode "a_41964_10796.n0" 0 285.375 42238 11005 0
rnode "a_41964_10796.t4" 0 500.473 42580 12446 0
rnode "a_41964_10796.n1" 0 553.195 42723 11644 0
rnode "a_41964_10796.n2" 0 1131.2 43522 11592 0
rnode "a_41964_10796.t0" 0 393.702 43888 12446 0
resist "a_41964_10796.n0" "a_41964_10796.t1" 3.77774
resist "a_41964_10796.n0" "a_41964_10796.t3" 3.7816
resist "a_41964_10796.t0" "a_41964_10796.n2" 4.12509
resist "a_41964_10796.n1" "a_41964_10796.t4" 4.91198
resist "a_41964_10796.n1" "a_41964_10796.n0" 5.39524
resist "a_41964_10796.n2" "a_41964_10796.n1" 7.51274
resist "a_41964_10796.n2" "a_41964_10796.t2" 11.0078
killnode "a_37288_11028#"
rnode "a_37288_11028.n0" 0 1293.27 37433 11528 0
rnode "a_37288_11028.t6" 0 38.174 38080 11184 0
rnode "a_37288_11028.t5" 0 90.0591 38080 12118 0
rnode "a_37288_11028.n1" 0 298.372 38080 11630 0
rnode "a_37288_11028.t1" 0 147.143 37288 11184 0
rnode "a_37288_11028.t7" 0 163.6 49944 10952 0
rnode "a_37288_11028.t3" 0 130.517 45392 12446 0
rnode "a_37288_11028.n2" 0 2298.06 44588 11310 0
rnode "a_37288_11028.t2" 0 128.166 43916 12446 0
rnode "a_37288_11028.n3" 0 1283.95 43136 11310 0
rnode "a_37288_11028.t4" 0 88.6965 39324 10952 0
rnode "a_37288_11028.n4" 0 1242.58 38726 11322 0
rnode "a_37288_11028.t0" 0 397.411 37288 12118 0
resist "a_37288_11028.n3" "a_37288_11028.n2" 1.3068
resist "a_37288_11028.t0" "a_37288_11028.n0" 2.47158
resist "a_37288_11028.n0" "a_37288_11028.n1" 2.70674
resist "a_37288_11028.n0" "a_37288_11028.n4" 3.3948
resist "a_37288_11028.n4" "a_37288_11028.n3" 3.969
resist "a_37288_11028.n0" "a_37288_11028.t1" 6.02258
resist "a_37288_11028.n1" "a_37288_11028.t6" 39.8535
resist "a_37288_11028.n4" "a_37288_11028.t4" 51.5653
resist "a_37288_11028.n2" "a_37288_11028.t7" 55.8259
resist "a_37288_11028.n1" "a_37288_11028.t5" 70.3148
resist "a_37288_11028.n3" "a_37288_11028.t2" 82.6419
resist "a_37288_11028.n2" "a_37288_11028.t3" 82.7752
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n0" 0 1068.97 17869 -6468 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t1" 0 51.0019 17204 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t2" 0 50.858 16644 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n1" 0 324.91 16918 -7103 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t0" 0 569.808 17260 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t4" 0 64.9275 18256 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t6" 0 30.1626 18256 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n2" 0 216.789 18256 -6424 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t5" 0 26.3378 21060 -6924 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t3" 0 62.1354 21060 -5990 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n3" 0 202.85 21060 -6478 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n4" 0 734.634 20594 -6230 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 0 1496.61 21370 -6238 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n2" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t1" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t0" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n1" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t5" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t6" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t3" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t4" 74.8583
rnode "VDDD.n0" 0 1346.69 -102950 13496 0
rnode "VDDD.n1" 0 326.47 -117290 13840 0
rnode "VDDD.n2" 0 326.47 -117290 14088 0
rnode "VDDD.n3" 0 326.47 -117290 14336 0
rnode "VDDD.n4" 0 0 -117290 14584 0
rnode "VDDD.n5" 0 326.47 -117290 14460 0
rnode "VDDD.n6" 0 326.47 -117290 14212 0
rnode "VDDD.n7" 0 326.47 -117290 13964 0
rnode "VDDD.n8" 0 0 -117290 13840 0
rnode "VDDD.n9" 0 0 -116918 13716 0
rnode "VDDD.n10" 0 81.6174 -116670 13716 0
rnode "VDDD.n11" 0 81.6174 -116422 13716 0
rnode "VDDD.n12" 0 81.6174 -116174 13716 0
rnode "VDDD.n13" 0 81.6174 -115926 13716 0
rnode "VDDD.n14" 0 81.6174 -115678 13716 0
rnode "VDDD.n15" 0 81.6174 -115430 13716 0
rnode "VDDD.n16" 0 81.6174 -115182 13716 0
rnode "VDDD.n17" 0 81.6174 -114934 13716 0
rnode "VDDD.n18" 0 81.6174 -114686 13716 0
rnode "VDDD.n19" 0 81.6174 -114438 13716 0
rnode "VDDD.n20" 0 81.6174 -114190 13716 0
rnode "VDDD.n21" 0 81.6174 -113942 13716 0
rnode "VDDD.n22" 0 81.6174 -113694 13716 0
rnode "VDDD.n23" 0 81.6174 -113446 13716 0
rnode "VDDD.n24" 0 81.6174 -113198 13716 0
rnode "VDDD.n25" 0 81.6174 -112950 13716 0
rnode "VDDD.n26" 0 81.6174 -112702 13716 0
rnode "VDDD.n27" 0 81.6174 -112454 13716 0
rnode "VDDD.n28" 0 81.6174 -112206 13716 0
rnode "VDDD.n29" 0 81.6174 -111958 13716 0
rnode "VDDD.n30" 0 81.6174 -111710 13716 0
rnode "VDDD.n31" 0 81.6174 -111462 13716 0
rnode "VDDD.n32" 0 81.6174 -111214 13716 0
rnode "VDDD.n33" 0 81.6174 -110966 13716 0
rnode "VDDD.n34" 0 81.6174 -110718 13716 0
rnode "VDDD.n35" 0 81.6174 -110470 13716 0
rnode "VDDD.n36" 0 81.6174 -110222 13716 0
rnode "VDDD.n37" 0 81.6174 -109974 13716 0
rnode "VDDD.n38" 0 0 -117352 720 0
rnode "VDDD.n39" 0 0 -117352 720 0
rnode "VDDD.n40" 0 0 -117352 720 0
rnode "VDDD.n41" 0 0 -117352 720 0
rnode "VDDD.n42" 0 0 -117352 720 0
rnode "VDDD.n43" 0 0 -117352 720 0
rnode "VDDD.n44" 0 0 -117352 720 0
rnode "VDDD.n45" 0 0 -117352 720 0
rnode "VDDD.n46" 0 0 -117352 720 0
rnode "VDDD.n47" 0 0 -117352 720 0
rnode "VDDD.n48" 0 0 -117352 720 0
rnode "VDDD.n49" 0 0 -117352 720 0
rnode "VDDD.n50" 0 0 -117352 720 0
rnode "VDDD.n51" 0 0 -117352 720 0
rnode "VDDD.n52" 0 0 -117352 720 0
rnode "VDDD.n53" 0 0 -117352 720 0
rnode "VDDD.n54" 0 0 -117352 720 0
rnode "VDDD.n55" 0 0 -117352 720 0
rnode "VDDD.n56" 0 0 -117352 720 0
rnode "VDDD.n57" 0 0 -117352 720 0
rnode "VDDD.n58" 0 0 -117352 720 0
rnode "VDDD.n59" 0 0 -117352 720 0
rnode "VDDD.n60" 0 0 -117352 720 0
rnode "VDDD.n61" 0 0 -117352 720 0
rnode "VDDD.n62" 0 0 -117352 720 0
rnode "VDDD.n63" 0 0 -117352 720 0
rnode "VDDD.n64" 0 0 -117352 720 0
rnode "VDDD.n65" 0 0 -117352 720 0
rnode "VDDD.n66" 0 0 -117352 720 0
rnode "VDDD.n67" 0 0 -117352 720 0
rnode "VDDD.n68" 0 81.6174 -117104 -520 0
rnode "VDDD.n69" 0 81.6174 -117228 -520 0
rnode "VDDD.n70" 0 29413.9 -117352 -644 0
rnode "VDDD.n71" 0 326.47 -117352 -272 0
rnode "VDDD.n72" 0 326.47 -117352 -24 0
rnode "VDDD.n73" 0 326.47 -117352 224 0
rnode "VDDD.n74" 0 326.47 -117352 472 0
rnode "VDDD.n75" 0 326.47 -117352 596 0
rnode "VDDD.n76" 0 0 -117352 472 0
rnode "VDDD.n77" 0 326.47 -117352 348 0
rnode "VDDD.n78" 0 0 -117352 224 0
rnode "VDDD.n79" 0 326.47 -117352 100 0
rnode "VDDD.n80" 0 0 -117352 -24 0
rnode "VDDD.n81" 0 326.47 -117352 -148 0
rnode "VDDD.n82" 0 0 -117352 -272 0
rnode "VDDD.n83" 0 326.47 -117352 -396 0
rnode "VDDD.n84" 0 0 -117352 -148 0
rnode "VDDD.n85" 0 0 -117352 100 0
rnode "VDDD.n86" 0 0 -117352 348 0
rnode "VDDD.n87" 0 0 -117352 596 0
rnode "VDDD.n88" 0 0 -117352 -644 0
rnode "VDDD.n89" 0 81.6174 -116980 -520 0
rnode "VDDD.n90" 0 0 -117352 -396 0
rnode "VDDD.n91" 0 0 -117352 -644 0
rnode "VDDD.n92" 0 81.6174 -116732 -520 0
rnode "VDDD.n93" 0 81.6174 -116484 -520 0
rnode "VDDD.n94" 0 81.6174 -116236 -520 0
rnode "VDDD.n95" 0 81.6174 -115988 -520 0
rnode "VDDD.n96" 0 81.6174 -115740 -520 0
rnode "VDDD.n97" 0 81.6174 -115492 -520 0
rnode "VDDD.n98" 0 81.6174 -115244 -520 0
rnode "VDDD.n99" 0 81.6174 -114996 -520 0
rnode "VDDD.n100" 0 81.6174 -114748 -520 0
rnode "VDDD.n101" 0 81.6174 -114500 -520 0
rnode "VDDD.n102" 0 81.6174 -114252 -520 0
rnode "VDDD.n103" 0 81.6174 -114004 -520 0
rnode "VDDD.n104" 0 81.6174 -113756 -520 0
rnode "VDDD.n105" 0 81.6174 -113508 -520 0
rnode "VDDD.n106" 0 81.6174 -113260 -520 0
rnode "VDDD.n107" 0 81.6174 -113012 -520 0
rnode "VDDD.n108" 0 81.6174 -112764 -520 0
rnode "VDDD.n109" 0 81.6174 -112516 -520 0
rnode "VDDD.n110" 0 81.6174 -112268 -520 0
rnode "VDDD.n111" 0 81.6174 -112020 -520 0
rnode "VDDD.n112" 0 81.6174 -111772 -520 0
rnode "VDDD.n113" 0 81.6174 -111524 -520 0
rnode "VDDD.n114" 0 81.6174 -111276 -520 0
rnode "VDDD.n115" 0 81.6174 -111028 -520 0
rnode "VDDD.n116" 0 81.6174 -110780 -520 0
rnode "VDDD.n117" 0 81.6174 -110532 -520 0
rnode "VDDD.n118" 0 81.6174 -110284 -520 0
rnode "VDDD.n119" 0 81.6174 -110036 -520 0
rnode "VDDD.n120" 0 0 -102950 816 0
rnode "VDDD.n121" 0 0 -102950 816 0
rnode "VDDD.n122" 0 0 -102950 816 0
rnode "VDDD.n123" 0 0 -102950 816 0
rnode "VDDD.n124" 0 0 -102950 816 0
rnode "VDDD.n125" 0 0 -102950 816 0
rnode "VDDD.n126" 0 0 -102950 816 0
rnode "VDDD.n127" 0 8264.42 -102950 13248 0
rnode "VDDD.n128" 0 0 -99478 816 0
rnode "VDDD.n129" 0 0 -99478 816 0
rnode "VDDD.n130" 0 0 -99478 816 0
rnode "VDDD.n131" 0 0 -99478 816 0
rnode "VDDD.n132" 0 0 -99478 816 0
rnode "VDDD.n133" 0 0 -99478 816 0
rnode "VDDD.n134" 0 0 -99478 816 0
rnode "VDDD.n135" 0 0 -99478 816 0
rnode "VDDD.n136" 0 0 -99478 816 0
rnode "VDDD.n137" 0 0 -99478 816 0
rnode "VDDD.n138" 0 0 -99478 816 0
rnode "VDDD.n139" 0 0 -99478 816 0
rnode "VDDD.n140" 0 0 -99478 816 0
rnode "VDDD.n141" 0 81.6174 -102826 -796 0
rnode "VDDD.n142" 0 81.6174 -99726 -796 0
rnode "VDDD.n143" 0 11595.6 -64368 -922 0
rnode "VDDD.n144" 0 163.235 -102950 -548 0
rnode "VDDD.n145" 0 0 -102950 -424 0
rnode "VDDD.n146" 0 163.235 -102950 -424 0
rnode "VDDD.n147" 0 163.235 -102950 -176 0
rnode "VDDD.n148" 0 163.235 -102950 72 0
rnode "VDDD.n149" 0 163.235 -102950 320 0
rnode "VDDD.n150" 0 0 -102950 568 0
rnode "VDDD.n151" 0 163.235 -102950 692 0
rnode "VDDD.n152" 0 163.235 -102950 444 0
rnode "VDDD.n153" 0 0 -102950 320 0
rnode "VDDD.n154" 0 163.235 -102950 196 0
rnode "VDDD.n155" 0 0 -102950 72 0
rnode "VDDD.n156" 0 163.235 -102950 -52 0
rnode "VDDD.n157" 0 0 -102950 -176 0
rnode "VDDD.n158" 0 163.235 -102950 -300 0
rnode "VDDD.n159" 0 163.235 -102950 -672 0
rnode "VDDD.n160" 0 0 -102950 -672 0
rnode "VDDD.n161" 0 0 -102950 444 0
rnode "VDDD.n162" 0 81.6174 -99602 -796 0
rnode "VDDD.n163" 0 0 -102950 692 0
rnode "VDDD.n164" 0 81.6174 -99850 -796 0
rnode "VDDD.n165" 0 81.6174 -100098 -796 0
rnode "VDDD.n166" 0 81.6174 -100346 -796 0
rnode "VDDD.n167" 0 81.6174 -100594 -796 0
rnode "VDDD.n168" 0 81.6174 -100842 -796 0
rnode "VDDD.n169" 0 81.6174 -101090 -796 0
rnode "VDDD.n170" 0 81.6174 -101338 -796 0
rnode "VDDD.n171" 0 81.6174 -101586 -796 0
rnode "VDDD.n172" 0 81.6174 -101834 -796 0
rnode "VDDD.n173" 0 81.6174 -102082 -796 0
rnode "VDDD.n174" 0 81.6174 -102330 -796 0
rnode "VDDD.n175" 0 0 -99426 -22092 0
rnode "VDDD.n176" 0 0 -99426 -22092 0
rnode "VDDD.n177" 0 0 -99426 -22092 0
rnode "VDDD.n178" 0 0 -99426 -22092 0
rnode "VDDD.n179" 0 0 -99426 -22092 0
rnode "VDDD.n180" 0 0 -99426 -22092 0
rnode "VDDD.n181" 0 0 -99426 -22092 0
rnode "VDDD.n182" 0 0 -99426 -22092 0
rnode "VDDD.n183" 0 0 -99426 -22092 0
rnode "VDDD.n184" 0 0 -99426 -22092 0
rnode "VDDD.n185" 0 0 -99426 -22092 0
rnode "VDDD.n186" 0 0 -99426 -22092 0
rnode "VDDD.n187" 0 0 -99426 -22092 0
rnode "VDDD.n188" 0 0 -99426 -22092 0
rnode "VDDD.n189" 0 0 -99426 -22092 0
rnode "VDDD.n190" 0 12242.5 -83808 -25926 0
rnode "VDDD.n191" 0 163.235 -103022 -25564 0
rnode "VDDD.n192" 0 163.235 -103022 -25316 0
rnode "VDDD.n193" 0 163.235 -103022 -25068 0
rnode "VDDD.n194" 0 163.235 -103022 -24820 0
rnode "VDDD.n195" 0 163.235 -103022 -24572 0
rnode "VDDD.n196" 0 163.235 -103022 -24324 0
rnode "VDDD.n197" 0 163.235 -103022 -24076 0
rnode "VDDD.n198" 0 163.235 -103022 -23828 0
rnode "VDDD.n199" 0 163.235 -103022 -23580 0
rnode "VDDD.n200" 0 163.235 -103022 -23332 0
rnode "VDDD.n201" 0 163.235 -103022 -23084 0
rnode "VDDD.n202" 0 163.235 -103022 -22836 0
rnode "VDDD.n203" 0 163.235 -103022 -22588 0
rnode "VDDD.n204" 0 163.235 -103022 -22340 0
rnode "VDDD.n205" 0 0 -103022 -22464 0
rnode "VDDD.n206" 0 163.235 -103022 -22216 0
rnode "VDDD.n207" 0 163.235 -103022 -22712 0
rnode "VDDD.n208" 0 163.235 -103022 -22960 0
rnode "VDDD.n209" 0 163.235 -103022 -23208 0
rnode "VDDD.n210" 0 163.235 -103022 -23456 0
rnode "VDDD.n211" 0 163.235 -103022 -23704 0
rnode "VDDD.n212" 0 163.235 -103022 -23952 0
rnode "VDDD.n213" 0 163.235 -103022 -24200 0
rnode "VDDD.n214" 0 163.235 -103022 -24448 0
rnode "VDDD.n215" 0 163.235 -103022 -24696 0
rnode "VDDD.n216" 0 163.235 -103022 -24944 0
rnode "VDDD.n217" 0 163.235 -103022 -25192 0
rnode "VDDD.n218" 0 163.235 -103022 -25440 0
rnode "VDDD.n219" 0 0 -103022 -25564 0
rnode "VDDD.n220" 0 163.235 -102402 -25688 0
rnode "VDDD.n221" 0 163.235 -102154 -25688 0
rnode "VDDD.n222" 0 163.235 -101906 -25688 0
rnode "VDDD.n223" 0 163.235 -101658 -25688 0
rnode "VDDD.n224" 0 163.235 -101410 -25688 0
rnode "VDDD.n225" 0 163.235 -101162 -25688 0
rnode "VDDD.n226" 0 163.235 -100914 -25688 0
rnode "VDDD.n227" 0 163.235 -100666 -25688 0
rnode "VDDD.n228" 0 163.235 -100418 -25688 0
rnode "VDDD.n229" 0 163.235 -100170 -25688 0
rnode "VDDD.n230" 0 163.235 -99922 -25688 0
rnode "VDDD.n231" 0 163.235 -99674 -25688 0
rnode "VDDD.n232" 0 0 -103022 -22340 0
rnode "VDDD.n233" 0 163.235 -99550 -25688 0
rnode "VDDD.n234" 0 0 -103022 -22216 0
rnode "VDDD.n235" 0 163.235 -99798 -25688 0
rnode "VDDD.n236" 0 0 -103022 -22216 0
rnode "VDDD.n237" 0 163.235 -100046 -25688 0
rnode "VDDD.n238" 0 0 -103022 -22216 0
rnode "VDDD.n239" 0 163.235 -100294 -25688 0
rnode "VDDD.n240" 0 0 -103022 -22216 0
rnode "VDDD.n241" 0 163.235 -100542 -25688 0
rnode "VDDD.n242" 0 0 -103022 -22216 0
rnode "VDDD.n243" 0 163.235 -100790 -25688 0
rnode "VDDD.n244" 0 0 -103022 -22216 0
rnode "VDDD.n245" 0 163.235 -101038 -25688 0
rnode "VDDD.n246" 0 0 -103022 -22216 0
rnode "VDDD.n247" 0 163.235 -101286 -25688 0
rnode "VDDD.n248" 0 0 -103022 -22216 0
rnode "VDDD.n249" 0 163.235 -101534 -25688 0
rnode "VDDD.n250" 0 0 -103022 -22216 0
rnode "VDDD.n251" 0 163.235 -101782 -25688 0
rnode "VDDD.n252" 0 0 -103022 -22216 0
rnode "VDDD.n253" 0 163.235 -102030 -25688 0
rnode "VDDD.n254" 0 0 -103022 -22216 0
rnode "VDDD.n255" 0 163.235 -102278 -25688 0
rnode "VDDD.n256" 0 163.235 -102526 -25688 0
rnode "VDDD.n257" 0 0 -102774 -25688 0
rnode "VDDD.n258" 0 326.47 -117278 -24972 0
rnode "VDDD.n259" 0 326.47 -117278 -24724 0
rnode "VDDD.n260" 0 326.47 -117278 -24476 0
rnode "VDDD.n261" 0 326.47 -117278 -24228 0
rnode "VDDD.n262" 0 326.47 -117278 -23980 0
rnode "VDDD.n263" 0 326.47 -117278 -23732 0
rnode "VDDD.n264" 0 326.47 -117278 -23484 0
rnode "VDDD.n265" 0 326.47 -117278 -23236 0
rnode "VDDD.n266" 0 326.47 -117278 -22988 0
rnode "VDDD.n267" 0 0 -117278 -22864 0
rnode "VDDD.n268" 0 326.47 -117278 -23112 0
rnode "VDDD.n269" 0 326.47 -117278 -23360 0
rnode "VDDD.n270" 0 326.47 -117278 -23608 0
rnode "VDDD.n271" 0 326.47 -117278 -23856 0
rnode "VDDD.n272" 0 326.47 -117278 -24104 0
rnode "VDDD.n273" 0 326.47 -117278 -24352 0
rnode "VDDD.n274" 0 326.47 -117278 -24600 0
rnode "VDDD.n275" 0 326.47 -117278 -24848 0
rnode "VDDD.n276" 0 0 -117278 -24972 0
rnode "VDDD.n277" 0 163.235 -116658 -25096 0
rnode "VDDD.n278" 0 163.235 -116410 -25096 0
rnode "VDDD.n279" 0 163.235 -116162 -25096 0
rnode "VDDD.n280" 0 163.235 -115914 -25096 0
rnode "VDDD.n281" 0 163.235 -115666 -25096 0
rnode "VDDD.n282" 0 163.235 -115418 -25096 0
rnode "VDDD.n283" 0 163.235 -115170 -25096 0
rnode "VDDD.n284" 0 163.235 -114922 -25096 0
rnode "VDDD.n285" 0 163.235 -114674 -25096 0
rnode "VDDD.n286" 0 163.235 -114426 -25096 0
rnode "VDDD.n287" 0 163.235 -114178 -25096 0
rnode "VDDD.n288" 0 163.235 -113930 -25096 0
rnode "VDDD.n289" 0 163.235 -113682 -25096 0
rnode "VDDD.n290" 0 163.235 -113434 -25096 0
rnode "VDDD.n291" 0 163.235 -113186 -25096 0
rnode "VDDD.n292" 0 163.235 -112938 -25096 0
rnode "VDDD.n293" 0 163.235 -112690 -25096 0
rnode "VDDD.n294" 0 163.235 -112442 -25096 0
rnode "VDDD.n295" 0 163.235 -112194 -25096 0
rnode "VDDD.n296" 0 163.235 -111946 -25096 0
rnode "VDDD.n297" 0 163.235 -111698 -25096 0
rnode "VDDD.n298" 0 163.235 -111450 -25096 0
rnode "VDDD.n299" 0 163.235 -111202 -25096 0
rnode "VDDD.n300" 0 163.235 -110954 -25096 0
rnode "VDDD.n301" 0 163.235 -110706 -25096 0
rnode "VDDD.n302" 0 163.235 -110458 -25096 0
rnode "VDDD.n303" 0 163.235 -110210 -25096 0
rnode "VDDD.n304" 0 163.235 -109962 -25096 0
rnode "VDDD.n305" 0 0 -117266 -36890 0
rnode "VDDD.n306" 0 0 -117266 -36890 0
rnode "VDDD.n307" 0 0 -117266 -36890 0
rnode "VDDD.n308" 0 0 -117266 -36890 0
rnode "VDDD.n309" 0 0 -117266 -36890 0
rnode "VDDD.n310" 0 0 -117266 -36890 0
rnode "VDDD.n311" 0 0 -117266 -36890 0
rnode "VDDD.n312" 0 0 -117266 -36890 0
rnode "VDDD.n313" 0 0 -117266 -36890 0
rnode "VDDD.n314" 0 0 -117266 -36890 0
rnode "VDDD.n315" 0 0 -117266 -36890 0
rnode "VDDD.n316" 0 0 -117266 -36890 0
rnode "VDDD.n317" 0 0 -117266 -36890 0
rnode "VDDD.n318" 0 0 -117266 -36890 0
rnode "VDDD.n319" 0 0 -117266 -36890 0
rnode "VDDD.n320" 0 0 -117266 -36890 0
rnode "VDDD.n321" 0 0 -117266 -36890 0
rnode "VDDD.n322" 0 0 -117266 -36890 0
rnode "VDDD.n323" 0 0 -117266 -36890 0
rnode "VDDD.n324" 0 0 -117266 -36890 0
rnode "VDDD.n325" 0 0 -117266 -36890 0
rnode "VDDD.n326" 0 0 -117266 -36890 0
rnode "VDDD.n327" 0 0 -117266 -36890 0
rnode "VDDD.n328" 0 0 -117266 -36890 0
rnode "VDDD.n329" 0 0 -117266 -36890 0
rnode "VDDD.n330" 0 0 -117266 -36890 0
rnode "VDDD.n331" 0 0 -117266 -36890 0
rnode "VDDD.n332" 0 0 -117266 -36890 0
rnode "VDDD.n333" 0 0 -117266 -36890 0
rnode "VDDD.n334" 0 49.705 -109950 -37758 0
rnode "VDDD.n335" 0 9294.24 -109826 -36890 0
rnode "VDDD.n336" 0 49.705 -117018 -37758 0
rnode "VDDD.n337" 0 326.47 -117266 -37634 0
rnode "VDDD.n338" 0 326.47 -117266 -37386 0
rnode "VDDD.n339" 0 326.47 -117266 -37138 0
rnode "VDDD.n340" 0 0 -109826 -36890 0
rnode "VDDD.n341" 0 326.47 -117266 -37014 0
rnode "VDDD.n342" 0 0 -109826 -36890 0
rnode "VDDD.n343" 0 326.47 -117266 -37262 0
rnode "VDDD.n344" 0 0 -109826 -36890 0
rnode "VDDD.n345" 0 326.47 -117266 -37510 0
rnode "VDDD.n346" 0 0 -109826 -36890 0
rnode "VDDD.n347" 0 0 -117266 -37014 0
rnode "VDDD.n348" 0 0 -117266 -37262 0
rnode "VDDD.n349" 0 49.705 -116894 -37758 0
rnode "VDDD.n350" 0 49.705 -116646 -37758 0
rnode "VDDD.n351" 0 49.705 -116398 -37758 0
rnode "VDDD.n352" 0 49.705 -116150 -37758 0
rnode "VDDD.n353" 0 49.705 -115902 -37758 0
rnode "VDDD.n354" 0 49.705 -115654 -37758 0
rnode "VDDD.n355" 0 49.705 -115406 -37758 0
rnode "VDDD.n356" 0 49.705 -115158 -37758 0
rnode "VDDD.n357" 0 49.705 -114910 -37758 0
rnode "VDDD.n358" 0 49.705 -114662 -37758 0
rnode "VDDD.n359" 0 49.705 -114414 -37758 0
rnode "VDDD.n360" 0 49.705 -114166 -37758 0
rnode "VDDD.n361" 0 49.705 -113918 -37758 0
rnode "VDDD.n362" 0 49.705 -113670 -37758 0
rnode "VDDD.n363" 0 49.705 -113422 -37758 0
rnode "VDDD.n364" 0 49.705 -113174 -37758 0
rnode "VDDD.n365" 0 49.705 -112926 -37758 0
rnode "VDDD.n366" 0 49.705 -112678 -37758 0
rnode "VDDD.n367" 0 49.705 -112430 -37758 0
rnode "VDDD.n368" 0 49.705 -112182 -37758 0
rnode "VDDD.n369" 0 49.705 -111934 -37758 0
rnode "VDDD.n370" 0 49.705 -111686 -37758 0
rnode "VDDD.n371" 0 49.705 -111438 -37758 0
rnode "VDDD.n372" 0 49.705 -111190 -37758 0
rnode "VDDD.n373" 0 49.705 -110942 -37758 0
rnode "VDDD.n374" 0 49.705 -110694 -37758 0
rnode "VDDD.n375" 0 49.705 -110446 -37758 0
rnode "VDDD.n376" 0 49.705 -110198 -37758 0
rnode "VDDD.n377" 0 0 -116650 -58750 0
rnode "VDDD.n378" 0 0 -116650 -58750 0
rnode "VDDD.n379" 0 0 -116650 -58750 0
rnode "VDDD.n380" 0 0 -116650 -58750 0
rnode "VDDD.n381" 0 0 -116650 -58750 0
rnode "VDDD.n382" 0 0 -116650 -58750 0
rnode "VDDD.n383" 0 0 -116650 -58750 0
rnode "VDDD.n384" 0 0 -116650 -58750 0
rnode "VDDD.n385" 0 0 -116650 -58750 0
rnode "VDDD.n386" 0 0 -116650 -58750 0
rnode "VDDD.n387" 0 0 -116650 -58750 0
rnode "VDDD.n388" 0 0 -116650 -58750 0
rnode "VDDD.n389" 0 0 -116650 -58750 0
rnode "VDDD.n390" 0 0 -116650 -58750 0
rnode "VDDD.n391" 0 0 -116650 -58750 0
rnode "VDDD.n392" 0 0 -116650 -58750 0
rnode "VDDD.n393" 0 0 -116650 -58750 0
rnode "VDDD.n394" 0 0 -116650 -58750 0
rnode "VDDD.n395" 0 0 -116650 -58750 0
rnode "VDDD.n396" 0 0 -116650 -58750 0
rnode "VDDD.n397" 0 0 -116650 -58750 0
rnode "VDDD.n398" 0 0 -116650 -58750 0
rnode "VDDD.n399" 0 0 -116650 -58750 0
rnode "VDDD.n400" 0 0 -116650 -58750 0
rnode "VDDD.n401" 0 0 -110822 -59122 0
rnode "VDDD.n402" 0 326.47 -110822 -59494 0
rnode "VDDD.n403" 0 326.47 -110822 -59246 0
rnode "VDDD.n404" 0 326.47 -110822 -58998 0
rnode "VDDD.n405" 0 326.47 -110822 -58874 0
rnode "VDDD.n406" 0 326.47 -110822 -59370 0
rnode "VDDD.n407" 0 0 -110822 -59494 0
rnode "VDDD.n408" 0 67.3344 -111442 -59618 0
rnode "VDDD.n409" 0 67.3344 -111690 -59618 0
rnode "VDDD.n410" 0 67.3344 -111938 -59618 0
rnode "VDDD.n411" 0 67.3344 -112186 -59618 0
rnode "VDDD.n412" 0 67.3344 -112434 -59618 0
rnode "VDDD.n413" 0 67.3344 -112682 -59618 0
rnode "VDDD.n414" 0 67.3344 -112930 -59618 0
rnode "VDDD.n415" 0 67.3344 -113178 -59618 0
rnode "VDDD.n416" 0 67.3344 -113426 -59618 0
rnode "VDDD.n417" 0 67.3344 -113674 -59618 0
rnode "VDDD.n418" 0 67.3344 -113922 -59618 0
rnode "VDDD.n419" 0 67.3344 -114170 -59618 0
rnode "VDDD.n420" 0 67.3344 -114418 -59618 0
rnode "VDDD.n421" 0 67.3344 -114666 -59618 0
rnode "VDDD.n422" 0 67.3344 -114914 -59618 0
rnode "VDDD.n423" 0 67.3344 -115162 -59618 0
rnode "VDDD.n424" 0 67.3344 -115410 -59618 0
rnode "VDDD.n425" 0 67.3344 -115658 -59618 0
rnode "VDDD.n426" 0 67.3344 -115906 -59618 0
rnode "VDDD.n427" 0 67.3344 -116154 -59618 0
rnode "VDDD.n428" 0 67.3344 -116402 -59618 0
rnode "VDDD.n429" 0 0 -110822 -58998 0
rnode "VDDD.n430" 0 67.3344 -116526 -59618 0
rnode "VDDD.n431" 0 0 -110822 -58874 0
rnode "VDDD.n432" 0 67.3344 -116278 -59618 0
rnode "VDDD.n433" 0 0 -110822 -58874 0
rnode "VDDD.n434" 0 67.3344 -116030 -59618 0
rnode "VDDD.n435" 0 0 -110822 -58874 0
rnode "VDDD.n436" 0 67.3344 -115782 -59618 0
rnode "VDDD.n437" 0 0 -110822 -58874 0
rnode "VDDD.n438" 0 67.3344 -115534 -59618 0
rnode "VDDD.n439" 0 0 -110822 -58874 0
rnode "VDDD.n440" 0 67.3344 -115286 -59618 0
rnode "VDDD.n441" 0 0 -110822 -58874 0
rnode "VDDD.n442" 0 67.3344 -115038 -59618 0
rnode "VDDD.n443" 0 0 -110822 -58874 0
rnode "VDDD.n444" 0 67.3344 -114790 -59618 0
rnode "VDDD.n445" 0 0 -110822 -58874 0
rnode "VDDD.n446" 0 67.3344 -114542 -59618 0
rnode "VDDD.n447" 0 0 -110822 -58874 0
rnode "VDDD.n448" 0 67.3344 -114294 -59618 0
rnode "VDDD.n449" 0 0 -110822 -58874 0
rnode "VDDD.n450" 0 67.3344 -114046 -59618 0
rnode "VDDD.n451" 0 0 -110822 -58874 0
rnode "VDDD.n452" 0 67.3344 -113798 -59618 0
rnode "VDDD.n453" 0 0 -110822 -58874 0
rnode "VDDD.n454" 0 67.3344 -113550 -59618 0
rnode "VDDD.n455" 0 0 -110822 -58874 0
rnode "VDDD.n456" 0 67.3344 -113302 -59618 0
rnode "VDDD.n457" 0 0 -110822 -58874 0
rnode "VDDD.n458" 0 67.3344 -113054 -59618 0
rnode "VDDD.n459" 0 0 -110822 -58874 0
rnode "VDDD.n460" 0 67.3344 -112806 -59618 0
rnode "VDDD.n461" 0 0 -110822 -58874 0
rnode "VDDD.n462" 0 67.3344 -112558 -59618 0
rnode "VDDD.n463" 0 0 -110822 -58874 0
rnode "VDDD.n464" 0 67.3344 -112310 -59618 0
rnode "VDDD.n465" 0 0 -110822 -58874 0
rnode "VDDD.n466" 0 67.3344 -112062 -59618 0
rnode "VDDD.n467" 0 0 -110822 -58874 0
rnode "VDDD.n468" 0 67.3344 -111814 -59618 0
rnode "VDDD.n469" 0 0 -110822 -58874 0
rnode "VDDD.n470" 0 67.3344 -111566 -59618 0
rnode "VDDD.n471" 0 67.3344 -111318 -59618 0
rnode "VDDD.n472" 0 0 -111070 -59618 0
rnode "VDDD.n473" 0 12.2426 -4260 -59138 0
rnode "VDDD.n474" 0 16.3235 -4260 -59386 0
rnode "VDDD.n475" 0 0 -4012 -59138 0
rnode "VDDD.n476" 0 0 -4012 -59262 0
rnode "VDDD.t28" 0 43.144 -3954 -62556 0
rnode "VDDD.t484" 0 21.9933 -1680 -62627 0
rnode "VDDD.t483" 0 147.701 -1652 -62627 0
rnode "VDDD.t27" 0 380.521 -3926 -62556 0
rnode "VDDD.t536" 0 302.063 -3310 -62556 0
rnode "VDDD.t403" 0 348.66 -2694 -62556 0
rnode "VDDD.n477" 0 168.06 -1910 -62627 0
rnode "VDDD.n478" 0 214.541 -1910 -62627 0
rnode "VDDD.n479" 0 192.299 -1910 -62627 0
rnode "VDDD.t367" 0 21.9933 2682 -62042 0
rnode "VDDD.t366" 0 148.36 2710 -62042 0
rnode "VDDD.n480" 0 129.838 2452 -62042 0
rnode "VDDD.t728" 0 21.9933 14161 -60724 0
rnode "VDDD.t725" 0 21.9933 13803 -60724 0
rnode "VDDD.n481" 0 90.8214 13887 -60724 0
rnode "VDDD.t726" 0 21.9933 13333 -60724 0
rnode "VDDD.t727" 0 21.9933 12975 -60724 0
rnode "VDDD.n482" 0 90.5586 13059 -60724 0
rnode "VDDD.n483" 0 70.3097 13567 -60196 0
rnode "VDDD.n484" 0 1040.27 13401 -60085 0
rnode "VDDD.t619" 0 21.9933 17058 -62097 0
rnode "VDDD.n485" 0 227.183 16828 -62097 0
rnode "VDDD.t681" 0 21.9933 12070 -62097 0
rnode "VDDD.t337" 0 381.502 19216 -61845 0
rnode "VDDD.t715" 0 344.143 18600 -61845 0
rnode "VDDD.t729" 0 184.08 17836 -62097 0
rnode "VDDD.n486" 0 184.836 19544 -59882 0
rnode "VDDD.t716" 0 31.1141 18572 -61845 0
rnode "VDDD.t338" 0 31.1141 19244 -61845 0
rnode "VDDD.n487" 0 108.852 19416 -61305 0
rnode "VDDD.n488" 0 0 19296 -58518 0
rnode "VDDD.n489" 0 0 19296 -58518 0
rnode "VDDD.n490" 0 0 19296 -58518 0
rnode "VDDD.n491" 0 0 19296 -58518 0
rnode "VDDD.n492" 0 0 19296 -58518 0
rnode "VDDD.n493" 0 16.3235 19296 -58642 0
rnode "VDDD.n494" 0 62.2398 19420 -59882 0
rnode "VDDD.n495" 0 0 113632 -58592 0
rnode "VDDD.n496" 0 0 113632 -58592 0
rnode "VDDD.n497" 0 0 113632 -58592 0
rnode "VDDD.n498" 0 0 113632 -58592 0
rnode "VDDD.n499" 0 0 120104 -37616 0
rnode "VDDD.n500" 0 40.8087 112912 -37740 0
rnode "VDDD.n501" 0 40.8087 113160 -37740 0
rnode "VDDD.n502" 0 40.8087 113408 -37740 0
rnode "VDDD.n503" 0 40.8087 113656 -37740 0
rnode "VDDD.n504" 0 40.8087 113904 -37740 0
rnode "VDDD.n505" 0 40.8087 114152 -37740 0
rnode "VDDD.n506" 0 40.8087 114400 -37740 0
rnode "VDDD.n507" 0 40.8087 114648 -37740 0
rnode "VDDD.n508" 0 40.8087 114896 -37740 0
rnode "VDDD.n509" 0 40.8087 115144 -37740 0
rnode "VDDD.n510" 0 40.8087 115392 -37740 0
rnode "VDDD.n511" 0 40.8087 115640 -37740 0
rnode "VDDD.n512" 0 40.8087 115888 -37740 0
rnode "VDDD.n513" 0 40.8087 116136 -37740 0
rnode "VDDD.n514" 0 40.8087 116384 -37740 0
rnode "VDDD.n515" 0 40.8087 116632 -37740 0
rnode "VDDD.n516" 0 40.8087 116880 -37740 0
rnode "VDDD.n517" 0 40.8087 117128 -37740 0
rnode "VDDD.n518" 0 40.8087 117376 -37740 0
rnode "VDDD.n519" 0 40.8087 117624 -37740 0
rnode "VDDD.n520" 0 40.8087 117872 -37740 0
rnode "VDDD.n521" 0 40.8087 118120 -37740 0
rnode "VDDD.n522" 0 40.8087 118368 -37740 0
rnode "VDDD.n523" 0 40.8087 118616 -37740 0
rnode "VDDD.n524" 0 40.8087 118864 -37740 0
rnode "VDDD.n525" 0 40.8087 119112 -37740 0
rnode "VDDD.n526" 0 40.8087 119360 -37740 0
rnode "VDDD.n527" 0 40.8087 119608 -37740 0
rnode "VDDD.n528" 0 40.8087 119856 -37740 0
rnode "VDDD.n529" 0 40.8087 119980 -37740 0
rnode "VDDD.n530" 0 40.8087 119732 -37740 0
rnode "VDDD.n531" 0 40.8087 119484 -37740 0
rnode "VDDD.n532" 0 40.8087 119236 -37740 0
rnode "VDDD.n533" 0 40.8087 118988 -37740 0
rnode "VDDD.n534" 0 40.8087 118740 -37740 0
rnode "VDDD.n535" 0 40.8087 118492 -37740 0
rnode "VDDD.n536" 0 40.8087 118244 -37740 0
rnode "VDDD.n537" 0 40.8087 117996 -37740 0
rnode "VDDD.n538" 0 40.8087 117748 -37740 0
rnode "VDDD.n539" 0 40.8087 117500 -37740 0
rnode "VDDD.n540" 0 40.8087 117252 -37740 0
rnode "VDDD.n541" 0 40.8087 117004 -37740 0
rnode "VDDD.n542" 0 40.8087 116756 -37740 0
rnode "VDDD.n543" 0 40.8087 116508 -37740 0
rnode "VDDD.n544" 0 40.8087 116260 -37740 0
rnode "VDDD.n545" 0 40.8087 116012 -37740 0
rnode "VDDD.n546" 0 40.8087 115764 -37740 0
rnode "VDDD.n547" 0 40.8087 115516 -37740 0
rnode "VDDD.n548" 0 40.8087 115268 -37740 0
rnode "VDDD.n549" 0 40.8087 115020 -37740 0
rnode "VDDD.n550" 0 40.8087 114772 -37740 0
rnode "VDDD.n551" 0 40.8087 114524 -37740 0
rnode "VDDD.n552" 0 40.8087 114276 -37740 0
rnode "VDDD.n553" 0 40.8087 114028 -37740 0
rnode "VDDD.n554" 0 40.8087 113780 -37740 0
rnode "VDDD.n555" 0 40.8087 113532 -37740 0
rnode "VDDD.n556" 0 40.8087 113284 -37740 0
rnode "VDDD.n557" 0 40.8087 113036 -37740 0
rnode "VDDD.n558" 0 46.7325 112664 -37740 0
rnode "VDDD.n559" 0 0 112664 -36872 0
rnode "VDDD.n560" 0 0 112664 -37120 0
rnode "VDDD.n561" 0 0 112664 -37368 0
rnode "VDDD.n562" 0 0 112664 -37616 0
rnode "VDDD.n563" 0 0 112664 -37616 0
rnode "VDDD.n564" 0 0 112664 -37616 0
rnode "VDDD.n565" 0 0 112664 -37616 0
rnode "VDDD.n566" 0 0 112664 -37616 0
rnode "VDDD.n567" 0 0 112664 -37616 0
rnode "VDDD.n568" 0 0 112664 -37616 0
rnode "VDDD.n569" 0 0 112664 -37616 0
rnode "VDDD.n570" 0 0 112664 -37616 0
rnode "VDDD.n571" 0 0 112664 -37616 0
rnode "VDDD.n572" 0 0 112664 -37616 0
rnode "VDDD.n573" 0 0 112664 -37616 0
rnode "VDDD.n574" 0 0 112664 -37616 0
rnode "VDDD.n575" 0 0 112664 -37616 0
rnode "VDDD.n576" 0 0 112664 -37616 0
rnode "VDDD.n577" 0 0 112664 -37616 0
rnode "VDDD.n578" 0 0 112664 -37616 0
rnode "VDDD.n579" 0 0 112664 -37616 0
rnode "VDDD.n580" 0 0 112664 -37616 0
rnode "VDDD.n581" 0 0 112664 -37616 0
rnode "VDDD.n582" 0 0 112664 -37616 0
rnode "VDDD.n583" 0 0 112664 -37616 0
rnode "VDDD.n584" 0 0 112664 -37616 0
rnode "VDDD.n585" 0 0 112664 -37616 0
rnode "VDDD.n586" 0 0 112664 -37616 0
rnode "VDDD.n587" 0 0 112664 -37616 0
rnode "VDDD.n588" 0 0 112664 -37616 0
rnode "VDDD.n589" 0 0 112664 -37616 0
rnode "VDDD.n590" 0 326.47 112664 -37616 0
rnode "VDDD.n591" 0 0 112664 -37616 0
rnode "VDDD.n592" 0 40.8087 112912 -37740 0
rnode "VDDD.n593" 0 46.7325 112664 -36872 0
rnode "VDDD.n594" 0 49.705 113160 -37740 0
rnode "VDDD.n595" 0 40.8087 113408 -37740 0
rnode "VDDD.n596" 0 49.705 113656 -37740 0
rnode "VDDD.n597" 0 40.8087 113904 -37740 0
rnode "VDDD.n598" 0 49.705 114152 -37740 0
rnode "VDDD.n599" 0 40.8087 114400 -37740 0
rnode "VDDD.n600" 0 49.705 114648 -37740 0
rnode "VDDD.n601" 0 40.8087 114896 -37740 0
rnode "VDDD.n602" 0 49.705 115144 -37740 0
rnode "VDDD.n603" 0 40.8087 115392 -37740 0
rnode "VDDD.n604" 0 49.705 115640 -37740 0
rnode "VDDD.n605" 0 40.8087 115888 -37740 0
rnode "VDDD.n606" 0 49.705 116136 -37740 0
rnode "VDDD.n607" 0 40.8087 116384 -37740 0
rnode "VDDD.n608" 0 49.705 116632 -37740 0
rnode "VDDD.n609" 0 40.8087 116880 -37740 0
rnode "VDDD.n610" 0 49.705 117128 -37740 0
rnode "VDDD.n611" 0 40.8087 117376 -37740 0
rnode "VDDD.n612" 0 49.705 117624 -37740 0
rnode "VDDD.n613" 0 40.8087 117872 -37740 0
rnode "VDDD.n614" 0 49.705 118120 -37740 0
rnode "VDDD.n615" 0 40.8087 118368 -37740 0
rnode "VDDD.n616" 0 49.705 118616 -37740 0
rnode "VDDD.n617" 0 40.8087 118864 -37740 0
rnode "VDDD.n618" 0 49.705 119112 -37740 0
rnode "VDDD.n619" 0 40.8087 119360 -37740 0
rnode "VDDD.n620" 0 49.705 119608 -37740 0
rnode "VDDD.n621" 0 40.8087 119856 -37740 0
rnode "VDDD.n622" 0 0 112688 -24890 0
rnode "VDDD.n623" 0 112.158 112688 -25014 0
rnode "VDDD.n624" 0 97.9409 112936 -25014 0
rnode "VDDD.n625" 0 97.9409 113184 -25014 0
rnode "VDDD.n626" 0 97.9409 113432 -25014 0
rnode "VDDD.n627" 0 97.9409 113680 -25014 0
rnode "VDDD.n628" 0 97.9409 113928 -25014 0
rnode "VDDD.n629" 0 97.9409 114176 -25014 0
rnode "VDDD.n630" 0 97.9409 114424 -25014 0
rnode "VDDD.n631" 0 97.9409 114672 -25014 0
rnode "VDDD.n632" 0 97.9409 114920 -25014 0
rnode "VDDD.n633" 0 97.9409 115168 -25014 0
rnode "VDDD.n634" 0 97.9409 115416 -25014 0
rnode "VDDD.n635" 0 97.9409 115664 -25014 0
rnode "VDDD.n636" 0 97.9409 115912 -25014 0
rnode "VDDD.n637" 0 97.9409 116160 -25014 0
rnode "VDDD.n638" 0 97.9409 116408 -25014 0
rnode "VDDD.n639" 0 97.9409 116656 -25014 0
rnode "VDDD.n640" 0 97.9409 116904 -25014 0
rnode "VDDD.n641" 0 97.9409 117152 -25014 0
rnode "VDDD.n642" 0 97.9409 117400 -25014 0
rnode "VDDD.n643" 0 97.9409 117648 -25014 0
rnode "VDDD.n644" 0 97.9409 117896 -25014 0
rnode "VDDD.n645" 0 97.9409 118144 -25014 0
rnode "VDDD.n646" 0 97.9409 118392 -25014 0
rnode "VDDD.n647" 0 97.9409 118640 -25014 0
rnode "VDDD.n648" 0 97.9409 118888 -25014 0
rnode "VDDD.n649" 0 97.9409 119136 -25014 0
rnode "VDDD.n650" 0 97.9409 119384 -25014 0
rnode "VDDD.n651" 0 97.9409 119632 -25014 0
rnode "VDDD.n652" 0 97.9409 119880 -25014 0
rnode "VDDD.n653" 0 0 120128 -24890 0
rnode "VDDD.n654" 0 97.9409 119756 -25014 0
rnode "VDDD.n655" 0 97.9409 119508 -25014 0
rnode "VDDD.n656" 0 97.9409 119260 -25014 0
rnode "VDDD.n657" 0 97.9409 119012 -25014 0
rnode "VDDD.n658" 0 97.9409 118764 -25014 0
rnode "VDDD.n659" 0 97.9409 118516 -25014 0
rnode "VDDD.n660" 0 97.9409 118268 -25014 0
rnode "VDDD.n661" 0 97.9409 118020 -25014 0
rnode "VDDD.n662" 0 97.9409 117772 -25014 0
rnode "VDDD.n663" 0 97.9409 117524 -25014 0
rnode "VDDD.n664" 0 97.9409 117276 -25014 0
rnode "VDDD.n665" 0 97.9409 117028 -25014 0
rnode "VDDD.n666" 0 97.9409 116780 -25014 0
rnode "VDDD.n667" 0 97.9409 116532 -25014 0
rnode "VDDD.n668" 0 97.9409 116284 -25014 0
rnode "VDDD.n669" 0 97.9409 116036 -25014 0
rnode "VDDD.n670" 0 97.9409 115788 -25014 0
rnode "VDDD.n671" 0 97.9409 115540 -25014 0
rnode "VDDD.n672" 0 97.9409 115292 -25014 0
rnode "VDDD.n673" 0 97.9409 115044 -25014 0
rnode "VDDD.n674" 0 97.9409 114796 -25014 0
rnode "VDDD.n675" 0 97.9409 114548 -25014 0
rnode "VDDD.n676" 0 97.9409 114300 -25014 0
rnode "VDDD.n677" 0 97.9409 114052 -25014 0
rnode "VDDD.n678" 0 97.9409 113804 -25014 0
rnode "VDDD.n679" 0 97.9409 113556 -25014 0
rnode "VDDD.n680" 0 97.9409 113308 -25014 0
rnode "VDDD.n681" 0 0 112688 -24890 0
rnode "VDDD.n682" 0 29303.3 112688 -22782 0
rnode "VDDD.n683" 0 326.47 112688 -23030 0
rnode "VDDD.n684" 0 326.47 112688 -23278 0
rnode "VDDD.n685" 0 326.47 112688 -23526 0
rnode "VDDD.n686" 0 326.47 112688 -23774 0
rnode "VDDD.n687" 0 326.47 112688 -24022 0
rnode "VDDD.n688" 0 326.47 112688 -24270 0
rnode "VDDD.n689" 0 326.47 112688 -24518 0
rnode "VDDD.n690" 0 0 112688 -24766 0
rnode "VDDD.n691" 0 97.9409 113060 -25014 0
rnode "VDDD.n692" 0 326.47 112688 -24642 0
rnode "VDDD.n693" 0 326.47 112688 -24394 0
rnode "VDDD.n694" 0 326.47 112688 -24146 0
rnode "VDDD.n695" 0 326.47 112688 -23898 0
rnode "VDDD.n696" 0 326.47 112688 -23650 0
rnode "VDDD.n697" 0 326.47 112688 -23402 0
rnode "VDDD.n698" 0 326.47 112688 -23154 0
rnode "VDDD.n699" 0 0 112688 -23030 0
rnode "VDDD.n700" 0 97.9409 120004 -25014 0
rnode "VDDD.n701" 0 0 120128 -24890 0
rnode "VDDD.n702" 0 0 120128 -24890 0
rnode "VDDD.n703" 0 0 120128 -24890 0
rnode "VDDD.n704" 0 0 120128 -24890 0
rnode "VDDD.n705" 0 0 120128 -24890 0
rnode "VDDD.n706" 0 0 120128 -24890 0
rnode "VDDD.n707" 0 0 120128 -24890 0
rnode "VDDD.n708" 0 0 112688 -24890 0
rnode "VDDD.n709" 0 0 112688 -24890 0
rnode "VDDD.n710" 0 0 112688 -24890 0
rnode "VDDD.n711" 0 0 112688 -24890 0
rnode "VDDD.n712" 0 0 112688 -24890 0
rnode "VDDD.n713" 0 0 112688 -24890 0
rnode "VDDD.n714" 0 0 112688 -24890 0
rnode "VDDD.n715" 0 0 112688 -24890 0
rnode "VDDD.n716" 0 0 112688 -24890 0
rnode "VDDD.n717" 0 0 112688 -24890 0
rnode "VDDD.n718" 0 0 112688 -24890 0
rnode "VDDD.n719" 0 0 112688 -24890 0
rnode "VDDD.n720" 0 0 112688 -24890 0
rnode "VDDD.n721" 0 0 112688 -24890 0
rnode "VDDD.n722" 0 0 112688 -24890 0
rnode "VDDD.n723" 0 0 112688 -24890 0
rnode "VDDD.n724" 0 0 112688 -24890 0
rnode "VDDD.n725" 0 0 112688 -24890 0
rnode "VDDD.n726" 0 0 112688 -24890 0
rnode "VDDD.n727" 0 0 112688 -24890 0
rnode "VDDD.n728" 0 0 112688 -24890 0
rnode "VDDD.n729" 0 0 112688 -24890 0
rnode "VDDD.n730" 0 0 112688 -24890 0
rnode "VDDD.n731" 0 0 112688 -24890 0
rnode "VDDD.n732" 0 0 112688 -24890 0
rnode "VDDD.n733" 0 0 112688 -24890 0
rnode "VDDD.n734" 0 0 112688 -24890 0
rnode "VDDD.n735" 0 326.47 112688 -24890 0
rnode "VDDD.n736" 0 0 120128 -24890 0
rnode "VDDD.n737" 0 97.9409 120004 -25014 0
rnode "VDDD.n738" 0 163.235 119756 -25014 0
rnode "VDDD.n739" 0 97.9409 119508 -25014 0
rnode "VDDD.n740" 0 163.235 119260 -25014 0
rnode "VDDD.n741" 0 97.9409 119012 -25014 0
rnode "VDDD.n742" 0 163.235 118764 -25014 0
rnode "VDDD.n743" 0 97.9409 118516 -25014 0
rnode "VDDD.n744" 0 163.235 118268 -25014 0
rnode "VDDD.n745" 0 97.9409 118020 -25014 0
rnode "VDDD.n746" 0 163.235 117772 -25014 0
rnode "VDDD.n747" 0 97.9409 117524 -25014 0
rnode "VDDD.n748" 0 163.235 117276 -25014 0
rnode "VDDD.n749" 0 97.9409 117028 -25014 0
rnode "VDDD.n750" 0 163.235 116780 -25014 0
rnode "VDDD.n751" 0 97.9409 116532 -25014 0
rnode "VDDD.n752" 0 163.235 116284 -25014 0
rnode "VDDD.n753" 0 97.9409 116036 -25014 0
rnode "VDDD.n754" 0 163.235 115788 -25014 0
rnode "VDDD.n755" 0 97.9409 115540 -25014 0
rnode "VDDD.n756" 0 163.235 115292 -25014 0
rnode "VDDD.n757" 0 97.9409 115044 -25014 0
rnode "VDDD.n758" 0 163.235 114796 -25014 0
rnode "VDDD.n759" 0 97.9409 114548 -25014 0
rnode "VDDD.n760" 0 163.235 114300 -25014 0
rnode "VDDD.n761" 0 97.9409 114052 -25014 0
rnode "VDDD.n762" 0 163.235 113804 -25014 0
rnode "VDDD.n763" 0 97.9409 113556 -25014 0
rnode "VDDD.n764" 0 163.235 113308 -25014 0
rnode "VDDD.n765" 0 163.235 112812 -25014 0
rnode "VDDD.n766" 0 163.235 102382 -25686 0
rnode "VDDD.n767" 0 155.073 102382 -25686 0
rnode "VDDD.n768" 0 0 102506 -25562 0
rnode "VDDD.n769" 0 0 102506 -25562 0
rnode "VDDD.n770" 0 0 102506 -25562 0
rnode "VDDD.n771" 0 0 102506 -25562 0
rnode "VDDD.n772" 0 0 102506 -25562 0
rnode "VDDD.n773" 0 0 102506 -25562 0
rnode "VDDD.n774" 0 0 102506 -25562 0
rnode "VDDD.n775" 0 0 102506 -25562 0
rnode "VDDD.n776" 0 0 102506 -25562 0
rnode "VDDD.n777" 0 0 102506 -25562 0
rnode "VDDD.n778" 0 0 102506 -25562 0
rnode "VDDD.n779" 0 0 102506 -25562 0
rnode "VDDD.n780" 0 0 102506 -25562 0
rnode "VDDD.n781" 0 0 102506 -25562 0
rnode "VDDD.n782" 0 0 102506 -25562 0
rnode "VDDD.n783" 0 0 98910 -25562 0
rnode "VDDD.n784" 0 0 98910 -25562 0
rnode "VDDD.n785" 0 0 98910 -25562 0
rnode "VDDD.n786" 0 0 98910 -25562 0
rnode "VDDD.n787" 0 0 98910 -25562 0
rnode "VDDD.n788" 0 0 98910 -25562 0
rnode "VDDD.n789" 0 0 98910 -25562 0
rnode "VDDD.n790" 0 0 98910 -25562 0
rnode "VDDD.n791" 0 0 98910 -25562 0
rnode "VDDD.n792" 0 0 98910 -25562 0
rnode "VDDD.n793" 0 0 98910 -25562 0
rnode "VDDD.n794" 0 0 98910 -25562 0
rnode "VDDD.n795" 0 0 98910 -25562 0
rnode "VDDD.n796" 0 0 98910 -25562 0
rnode "VDDD.n797" 0 155.073 99406 -25686 0
rnode "VDDD.n798" 0 155.073 99158 -25686 0
rnode "VDDD.n799" 0 0 102422 -606 0
rnode "VDDD.n800" 0 73.4557 99198 -730 0
rnode "VDDD.n801" 0 73.4557 99446 -730 0
rnode "VDDD.n802" 0 73.4557 99694 -730 0
rnode "VDDD.n803" 0 73.4557 99942 -730 0
rnode "VDDD.n804" 0 73.4557 100190 -730 0
rnode "VDDD.n805" 0 73.4557 100438 -730 0
rnode "VDDD.n806" 0 73.4557 100686 -730 0
rnode "VDDD.n807" 0 73.4557 100934 -730 0
rnode "VDDD.n808" 0 73.4557 101182 -730 0
rnode "VDDD.n809" 0 73.4557 101430 -730 0
rnode "VDDD.n810" 0 73.4557 101678 -730 0
rnode "VDDD.n811" 0 73.4557 101926 -730 0
rnode "VDDD.n812" 0 73.4557 102174 -730 0
rnode "VDDD.n813" 0 73.4557 102298 -730 0
rnode "VDDD.n814" 0 73.4557 102050 -730 0
rnode "VDDD.n815" 0 73.4557 101802 -730 0
rnode "VDDD.n816" 0 73.4557 101554 -730 0
rnode "VDDD.n817" 0 73.4557 101306 -730 0
rnode "VDDD.n818" 0 73.4557 101058 -730 0
rnode "VDDD.n819" 0 73.4557 100810 -730 0
rnode "VDDD.n820" 0 73.4557 100562 -730 0
rnode "VDDD.n821" 0 73.4557 100314 -730 0
rnode "VDDD.n822" 0 73.4557 100066 -730 0
rnode "VDDD.n823" 0 73.4557 99818 -730 0
rnode "VDDD.n824" 0 73.4557 99570 -730 0
rnode "VDDD.n825" 0 73.4557 99322 -730 0
rnode "VDDD.n826" 0 74.6404 98950 -730 0
rnode "VDDD.n827" 0 0 98950 882 0
rnode "VDDD.n828" 0 0 98950 634 0
rnode "VDDD.n829" 0 0 98950 386 0
rnode "VDDD.n830" 0 0 98950 138 0
rnode "VDDD.n831" 0 0 98950 -110 0
rnode "VDDD.n832" 0 0 98950 -358 0
rnode "VDDD.n833" 0 0 98950 -606 0
rnode "VDDD.n834" 0 0 98950 -606 0
rnode "VDDD.n835" 0 0 98950 -606 0
rnode "VDDD.n836" 0 0 98950 -606 0
rnode "VDDD.n837" 0 0 98950 -606 0
rnode "VDDD.n838" 0 0 98950 -606 0
rnode "VDDD.n839" 0 0 98950 -606 0
rnode "VDDD.n840" 0 0 98950 -606 0
rnode "VDDD.n841" 0 0 98950 -606 0
rnode "VDDD.n842" 0 0 98950 -606 0
rnode "VDDD.n843" 0 0 98950 -606 0
rnode "VDDD.n844" 0 0 98950 -606 0
rnode "VDDD.n845" 0 163.235 98950 -606 0
rnode "VDDD.n846" 0 0 98950 -606 0
rnode "VDDD.n847" 0 73.4557 99198 -730 0
rnode "VDDD.n848" 0 74.6404 98950 882 0
rnode "VDDD.n849" 0 81.6174 99446 -730 0
rnode "VDDD.n850" 0 73.4557 99694 -730 0
rnode "VDDD.n851" 0 81.6174 99942 -730 0
rnode "VDDD.n852" 0 73.4557 100190 -730 0
rnode "VDDD.n853" 0 81.6174 100438 -730 0
rnode "VDDD.n854" 0 73.4557 100686 -730 0
rnode "VDDD.n855" 0 81.6174 100934 -730 0
rnode "VDDD.n856" 0 73.4557 101182 -730 0
rnode "VDDD.n857" 0 81.6174 101430 -730 0
rnode "VDDD.n858" 0 73.4557 101678 -730 0
rnode "VDDD.n859" 0 81.6174 101926 -730 0
rnode "VDDD.n860" 0 73.4557 102174 -730 0
rnode "VDDD.n861" 0 3425.96 102422 -730 0
rnode "VDDD.n862" 0 0 102422 13388 0
rnode "VDDD.n863" 0 0 102422 13264 0
rnode "VDDD.n864" 0 73.4557 99198 13264 0
rnode "VDDD.n865" 0 73.4557 99446 13264 0
rnode "VDDD.n866" 0 73.4557 99694 13264 0
rnode "VDDD.n867" 0 73.4557 99942 13264 0
rnode "VDDD.n868" 0 73.4557 100190 13264 0
rnode "VDDD.n869" 0 73.4557 100438 13264 0
rnode "VDDD.n870" 0 73.4557 100686 13264 0
rnode "VDDD.n871" 0 73.4557 100934 13264 0
rnode "VDDD.n872" 0 73.4557 101182 13264 0
rnode "VDDD.n873" 0 73.4557 101430 13264 0
rnode "VDDD.n874" 0 73.4557 101678 13264 0
rnode "VDDD.n875" 0 73.4557 101926 13264 0
rnode "VDDD.n876" 0 73.4557 102174 13264 0
rnode "VDDD.n877" 0 73.4557 102050 13264 0
rnode "VDDD.n878" 0 73.4557 101802 13264 0
rnode "VDDD.n879" 0 73.4557 101554 13264 0
rnode "VDDD.n880" 0 73.4557 101306 13264 0
rnode "VDDD.n881" 0 73.4557 101058 13264 0
rnode "VDDD.n882" 0 73.4557 100810 13264 0
rnode "VDDD.n883" 0 73.4557 100562 13264 0
rnode "VDDD.n884" 0 73.4557 100314 13264 0
rnode "VDDD.n885" 0 73.4557 100066 13264 0
rnode "VDDD.n886" 0 73.4557 99818 13264 0
rnode "VDDD.n887" 0 73.4557 99570 13264 0
rnode "VDDD.n888" 0 73.4557 99322 13264 0
rnode "VDDD.n889" 0 163.235 98950 14752 0
rnode "VDDD.n890" 0 163.235 98950 14504 0
rnode "VDDD.n891" 0 163.235 98950 14256 0
rnode "VDDD.n892" 0 163.235 98950 14008 0
rnode "VDDD.n893" 0 163.235 98950 13760 0
rnode "VDDD.n894" 0 0 98950 13512 0
rnode "VDDD.n895" 0 0 102422 13388 0
rnode "VDDD.n896" 0 0 102422 13388 0
rnode "VDDD.n897" 0 0 102422 13388 0
rnode "VDDD.n898" 0 0 102422 13388 0
rnode "VDDD.n899" 0 0 102422 13388 0
rnode "VDDD.n900" 0 0 102422 13388 0
rnode "VDDD.n901" 0 0 102422 13388 0
rnode "VDDD.n902" 0 0 102422 13388 0
rnode "VDDD.n903" 0 0 102422 13388 0
rnode "VDDD.n904" 0 0 102422 13388 0
rnode "VDDD.n905" 0 0 102422 13388 0
rnode "VDDD.n906" 0 0 102422 13388 0
rnode "VDDD.n907" 0 163.235 102422 13388 0
rnode "VDDD.n908" 0 0 98950 13636 0
rnode "VDDD.n909" 0 163.235 98950 13636 0
rnode "VDDD.n910" 0 0 98950 13884 0
rnode "VDDD.n911" 0 163.235 98950 13884 0
rnode "VDDD.n912" 0 0 98950 14132 0
rnode "VDDD.n913" 0 163.235 98950 14132 0
rnode "VDDD.n914" 0 0 98950 14380 0
rnode "VDDD.n915" 0 163.235 98950 14380 0
rnode "VDDD.n916" 0 0 98950 14628 0
rnode "VDDD.n917" 0 163.235 98950 14628 0
rnode "VDDD.n918" 0 339.634 98950 14876 0
rnode "VDDD.n919" 0 0 98950 13636 0
rnode "VDDD.n920" 0 73.4557 102298 13264 0
rnode "VDDD.n921" 0 73.4557 102298 13264 0
rnode "VDDD.n922" 0 81.6174 112874 13452 0
rnode "VDDD.n923" 0 65.2939 112874 13452 0
rnode "VDDD.n924" 0 837.237 112750 14816 0
rnode "VDDD.n925" 0 326.47 112750 14568 0
rnode "VDDD.n926" 0 326.47 112750 14320 0
rnode "VDDD.n927" 0 326.47 112750 14072 0
rnode "VDDD.n928" 0 326.47 112750 13824 0
rnode "VDDD.n929" 0 326.47 112750 13576 0
rnode "VDDD.n930" 0 326.47 112750 13700 0
rnode "VDDD.n931" 0 326.47 112750 13948 0
rnode "VDDD.n932" 0 326.47 112750 14196 0
rnode "VDDD.n933" 0 326.47 112750 14444 0
rnode "VDDD.n934" 0 326.47 112750 14692 0
rnode "VDDD.n935" 0 0 112708 594 0
rnode "VDDD.n936" 0 65.2939 113080 -646 0
rnode "VDDD.n937" 0 65.2939 113328 -646 0
rnode "VDDD.n938" 0 65.2939 113576 -646 0
rnode "VDDD.n939" 0 65.2939 113824 -646 0
rnode "VDDD.n940" 0 65.2939 114072 -646 0
rnode "VDDD.n941" 0 65.2939 114320 -646 0
rnode "VDDD.n942" 0 65.2939 114568 -646 0
rnode "VDDD.n943" 0 65.2939 114816 -646 0
rnode "VDDD.n944" 0 65.2939 115064 -646 0
rnode "VDDD.n945" 0 65.2939 115312 -646 0
rnode "VDDD.n946" 0 65.2939 115560 -646 0
rnode "VDDD.n947" 0 65.2939 115808 -646 0
rnode "VDDD.n948" 0 65.2939 116056 -646 0
rnode "VDDD.n949" 0 65.2939 116304 -646 0
rnode "VDDD.n950" 0 65.2939 116552 -646 0
rnode "VDDD.n951" 0 65.2939 116800 -646 0
rnode "VDDD.n952" 0 65.2939 117048 -646 0
rnode "VDDD.n953" 0 65.2939 117296 -646 0
rnode "VDDD.n954" 0 65.2939 117544 -646 0
rnode "VDDD.n955" 0 65.2939 117792 -646 0
rnode "VDDD.n956" 0 65.2939 118040 -646 0
rnode "VDDD.n957" 0 65.2939 118288 -646 0
rnode "VDDD.n958" 0 65.2939 118536 -646 0
rnode "VDDD.n959" 0 65.2939 118784 -646 0
rnode "VDDD.n960" 0 65.2939 119032 -646 0
rnode "VDDD.n961" 0 65.2939 119280 -646 0
rnode "VDDD.n962" 0 65.2939 119528 -646 0
rnode "VDDD.n963" 0 65.2939 119776 -646 0
rnode "VDDD.n964" 0 65.2939 120024 -646 0
rnode "VDDD.n965" 0 75.5894 120148 -522 0
rnode "VDDD.n966" 0 65.2939 119900 -646 0
rnode "VDDD.n967" 0 65.2939 119652 -646 0
rnode "VDDD.n968" 0 65.2939 119404 -646 0
rnode "VDDD.n969" 0 65.2939 119156 -646 0
rnode "VDDD.n970" 0 65.2939 118908 -646 0
rnode "VDDD.n971" 0 65.2939 118660 -646 0
rnode "VDDD.n972" 0 65.2939 118412 -646 0
rnode "VDDD.n973" 0 65.2939 118164 -646 0
rnode "VDDD.n974" 0 65.2939 117916 -646 0
rnode "VDDD.n975" 0 65.2939 117668 -646 0
rnode "VDDD.n976" 0 65.2939 117420 -646 0
rnode "VDDD.n977" 0 65.2939 117172 -646 0
rnode "VDDD.n978" 0 65.2939 116924 -646 0
rnode "VDDD.n979" 0 65.2939 116676 -646 0
rnode "VDDD.n980" 0 65.2939 116428 -646 0
rnode "VDDD.n981" 0 65.2939 116180 -646 0
rnode "VDDD.n982" 0 65.2939 115932 -646 0
rnode "VDDD.n983" 0 65.2939 115684 -646 0
rnode "VDDD.n984" 0 65.2939 115436 -646 0
rnode "VDDD.n985" 0 65.2939 115188 -646 0
rnode "VDDD.n986" 0 65.2939 114940 -646 0
rnode "VDDD.n987" 0 65.2939 114692 -646 0
rnode "VDDD.n988" 0 65.2939 114444 -646 0
rnode "VDDD.n989" 0 65.2939 114196 -646 0
rnode "VDDD.n990" 0 65.2939 113948 -646 0
rnode "VDDD.n991" 0 65.2939 113700 -646 0
rnode "VDDD.n992" 0 65.2939 113452 -646 0
rnode "VDDD.n993" 0 65.2939 113204 -646 0
rnode "VDDD.n994" 0 65.2939 112956 -646 0
rnode "VDDD.n995" 0 0 120148 -646 0
rnode "VDDD.n996" 0 326.47 112708 470 0
rnode "VDDD.n997" 0 326.47 112708 222 0
rnode "VDDD.n998" 0 326.47 112708 -26 0
rnode "VDDD.n999" 0 0 112708 -274 0
rnode "VDDD.n1000" 0 326.47 112708 -274 0
rnode "VDDD.n1001" 0 0 120148 -522 0
rnode "VDDD.n1002" 0 0 112708 -274 0
rnode "VDDD.n1003" 0 326.47 112708 -150 0
rnode "VDDD.n1004" 0 0 112708 -26 0
rnode "VDDD.n1005" 0 326.47 112708 98 0
rnode "VDDD.n1006" 0 0 112708 222 0
rnode "VDDD.n1007" 0 326.47 112708 346 0
rnode "VDDD.n1008" 0 0 112708 470 0
rnode "VDDD.n1009" 0 326.47 112708 594 0
rnode "VDDD.n1010" 0 0 120148 -522 0
rnode "VDDD.n1011" 0 0 120148 -522 0
rnode "VDDD.n1012" 0 0 120148 -522 0
rnode "VDDD.n1013" 0 0 120148 -522 0
rnode "VDDD.n1014" 0 0 120148 -522 0
rnode "VDDD.n1015" 0 0 120148 -522 0
rnode "VDDD.n1016" 0 0 120148 -522 0
rnode "VDDD.n1017" 0 0 120148 -522 0
rnode "VDDD.n1018" 0 0 120148 -522 0
rnode "VDDD.n1019" 0 0 120148 -522 0
rnode "VDDD.n1020" 0 0 120148 -522 0
rnode "VDDD.n1021" 0 0 120148 -522 0
rnode "VDDD.n1022" 0 0 120148 -522 0
rnode "VDDD.n1023" 0 0 120148 -522 0
rnode "VDDD.n1024" 0 0 120148 -522 0
rnode "VDDD.n1025" 0 0 120148 -522 0
rnode "VDDD.n1026" 0 0 120148 -522 0
rnode "VDDD.n1027" 0 0 120148 -522 0
rnode "VDDD.n1028" 0 0 120148 -522 0
rnode "VDDD.n1029" 0 0 120148 -522 0
rnode "VDDD.n1030" 0 0 120148 -522 0
rnode "VDDD.n1031" 0 0 120148 -522 0
rnode "VDDD.n1032" 0 0 120148 -522 0
rnode "VDDD.n1033" 0 0 120148 -522 0
rnode "VDDD.n1034" 0 0 120148 -522 0
rnode "VDDD.n1035" 0 0 120148 -522 0
rnode "VDDD.n1036" 0 0 120148 -522 0
rnode "VDDD.n1037" 0 0 120148 -522 0
rnode "VDDD.n1038" 0 29303.3 120148 -646 0
rnode "VDDD.n1039" 0 0 120148 -522 0
rnode "VDDD.n1040" 0 326.47 120148 -522 0
rnode "VDDD.n1041" 0 0 120148 -522 0
rnode "VDDD.n1042" 0 0 112708 -398 0
rnode "VDDD.n1043" 0 0 112708 -398 0
rnode "VDDD.n1044" 0 0 112708 -398 0
rnode "VDDD.n1045" 0 0 112708 -398 0
rnode "VDDD.n1046" 0 0 112708 -398 0
rnode "VDDD.n1047" 0 0 112708 -398 0
rnode "VDDD.n1048" 0 0 112708 -398 0
rnode "VDDD.n1049" 0 0 112708 -398 0
rnode "VDDD.n1050" 0 0 112708 -398 0
rnode "VDDD.n1051" 0 0 112708 -398 0
rnode "VDDD.n1052" 0 0 112708 -398 0
rnode "VDDD.n1053" 0 0 112708 -398 0
rnode "VDDD.n1054" 0 0 112708 -398 0
rnode "VDDD.n1055" 0 0 112708 -398 0
rnode "VDDD.n1056" 0 0 112708 -398 0
rnode "VDDD.n1057" 0 0 112708 -398 0
rnode "VDDD.n1058" 0 0 112708 -398 0
rnode "VDDD.n1059" 0 0 112708 -398 0
rnode "VDDD.n1060" 0 0 112708 -398 0
rnode "VDDD.n1061" 0 0 112708 -398 0
rnode "VDDD.n1062" 0 0 112708 -398 0
rnode "VDDD.n1063" 0 0 112708 -398 0
rnode "VDDD.n1064" 0 0 112708 -398 0
rnode "VDDD.n1065" 0 0 112708 -398 0
rnode "VDDD.n1066" 0 0 112708 -398 0
rnode "VDDD.n1067" 0 0 112708 -398 0
rnode "VDDD.n1068" 0 0 112708 -398 0
rnode "VDDD.n1069" 0 0 112708 -398 0
rnode "VDDD.n1070" 0 0 112708 -398 0
rnode "VDDD.n1071" 0 326.47 112708 -398 0
rnode "VDDD.n1072" 0 0 112708 -398 0
rnode "VDDD.n1073" 0 0 112708 -150 0
rnode "VDDD.n1074" 0 0 112708 98 0
rnode "VDDD.n1075" 0 0 112708 346 0
rnode "VDDD.n1076" 0 65.2939 112832 -646 0
rnode "VDDD.n1077" 0 65.2939 112832 -646 0
rnode "VDDD.n1078" 0 81.6174 113080 -646 0
rnode "VDDD.n1079" 0 65.2939 113328 -646 0
rnode "VDDD.n1080" 0 81.6174 113576 -646 0
rnode "VDDD.n1081" 0 65.2939 113824 -646 0
rnode "VDDD.n1082" 0 81.6174 114072 -646 0
rnode "VDDD.n1083" 0 65.2939 114320 -646 0
rnode "VDDD.n1084" 0 81.6174 114568 -646 0
rnode "VDDD.n1085" 0 65.2939 114816 -646 0
rnode "VDDD.n1086" 0 81.6174 115064 -646 0
rnode "VDDD.n1087" 0 65.2939 115312 -646 0
rnode "VDDD.n1088" 0 81.6174 115560 -646 0
rnode "VDDD.n1089" 0 65.2939 115808 -646 0
rnode "VDDD.n1090" 0 81.6174 116056 -646 0
rnode "VDDD.n1091" 0 65.2939 116304 -646 0
rnode "VDDD.n1092" 0 81.6174 116552 -646 0
rnode "VDDD.n1093" 0 65.2939 116800 -646 0
rnode "VDDD.n1094" 0 81.6174 117048 -646 0
rnode "VDDD.n1095" 0 65.2939 117296 -646 0
rnode "VDDD.n1096" 0 81.6174 117544 -646 0
rnode "VDDD.n1097" 0 65.2939 117792 -646 0
rnode "VDDD.n1098" 0 81.6174 118040 -646 0
rnode "VDDD.n1099" 0 65.2939 118288 -646 0
rnode "VDDD.n1100" 0 81.6174 118536 -646 0
rnode "VDDD.n1101" 0 65.2939 118784 -646 0
rnode "VDDD.n1102" 0 81.6174 119032 -646 0
rnode "VDDD.n1103" 0 65.2939 119280 -646 0
rnode "VDDD.n1104" 0 81.6174 119528 -646 0
rnode "VDDD.n1105" 0 65.2939 119776 -646 0
rnode "VDDD.n1106" 0 85.2224 120024 -646 0
rnode "VDDD.n1107" 0 65.2939 120024 -646 0
rnode "VDDD.n1108" 0 65.2939 119900 -646 0
rnode "VDDD.n1109" 0 358.643 119900 -646 0
rnode "VDDD.n1110" 0 81.6174 119776 -646 0
rnode "VDDD.n1111" 0 81.6174 119652 -646 0
rnode "VDDD.n1112" 0 65.2939 119652 -646 0
rnode "VDDD.n1113" 0 65.2939 119528 -646 0
rnode "VDDD.n1114" 0 65.2939 119404 -646 0
rnode "VDDD.n1115" 0 81.6174 119404 -646 0
rnode "VDDD.n1116" 0 81.6174 119280 -646 0
rnode "VDDD.n1117" 0 81.6174 119156 -646 0
rnode "VDDD.n1118" 0 65.2939 119156 -646 0
rnode "VDDD.n1119" 0 65.2939 119032 -646 0
rnode "VDDD.n1120" 0 65.2939 118908 -646 0
rnode "VDDD.n1121" 0 81.6174 118908 -646 0
rnode "VDDD.n1122" 0 81.6174 118784 -646 0
rnode "VDDD.n1123" 0 81.6174 118660 -646 0
rnode "VDDD.n1124" 0 65.2939 118660 -646 0
rnode "VDDD.n1125" 0 65.2939 118536 -646 0
rnode "VDDD.n1126" 0 65.2939 118412 -646 0
rnode "VDDD.n1127" 0 81.6174 118412 -646 0
rnode "VDDD.n1128" 0 81.6174 118288 -646 0
rnode "VDDD.n1129" 0 81.6174 118164 -646 0
rnode "VDDD.n1130" 0 65.2939 118164 -646 0
rnode "VDDD.n1131" 0 65.2939 118040 -646 0
rnode "VDDD.n1132" 0 65.2939 117916 -646 0
rnode "VDDD.n1133" 0 81.6174 117916 -646 0
rnode "VDDD.n1134" 0 81.6174 117792 -646 0
rnode "VDDD.n1135" 0 81.6174 117668 -646 0
rnode "VDDD.n1136" 0 65.2939 117668 -646 0
rnode "VDDD.n1137" 0 65.2939 117544 -646 0
rnode "VDDD.n1138" 0 65.2939 117420 -646 0
rnode "VDDD.n1139" 0 81.6174 117420 -646 0
rnode "VDDD.n1140" 0 81.6174 117296 -646 0
rnode "VDDD.n1141" 0 81.6174 117172 -646 0
rnode "VDDD.n1142" 0 65.2939 117172 -646 0
rnode "VDDD.n1143" 0 65.2939 117048 -646 0
rnode "VDDD.n1144" 0 65.2939 116924 -646 0
rnode "VDDD.n1145" 0 81.6174 116924 -646 0
rnode "VDDD.n1146" 0 81.6174 116800 -646 0
rnode "VDDD.n1147" 0 81.6174 116676 -646 0
rnode "VDDD.n1148" 0 65.2939 116676 -646 0
rnode "VDDD.n1149" 0 65.2939 116552 -646 0
rnode "VDDD.n1150" 0 65.2939 116428 -646 0
rnode "VDDD.n1151" 0 81.6174 116428 -646 0
rnode "VDDD.n1152" 0 81.6174 116304 -646 0
rnode "VDDD.n1153" 0 81.6174 116180 -646 0
rnode "VDDD.n1154" 0 65.2939 116180 -646 0
rnode "VDDD.n1155" 0 65.2939 116056 -646 0
rnode "VDDD.n1156" 0 65.2939 115932 -646 0
rnode "VDDD.n1157" 0 81.6174 115932 -646 0
rnode "VDDD.n1158" 0 81.6174 115808 -646 0
rnode "VDDD.n1159" 0 81.6174 115684 -646 0
rnode "VDDD.n1160" 0 65.2939 115684 -646 0
rnode "VDDD.n1161" 0 65.2939 115560 -646 0
rnode "VDDD.n1162" 0 65.2939 115436 -646 0
rnode "VDDD.n1163" 0 81.6174 115436 -646 0
rnode "VDDD.n1164" 0 81.6174 115312 -646 0
rnode "VDDD.n1165" 0 81.6174 115188 -646 0
rnode "VDDD.n1166" 0 65.2939 115188 -646 0
rnode "VDDD.n1167" 0 65.2939 115064 -646 0
rnode "VDDD.n1168" 0 65.2939 114940 -646 0
rnode "VDDD.n1169" 0 81.6174 114940 -646 0
rnode "VDDD.n1170" 0 81.6174 114816 -646 0
rnode "VDDD.n1171" 0 81.6174 114692 -646 0
rnode "VDDD.n1172" 0 65.2939 114692 -646 0
rnode "VDDD.n1173" 0 65.2939 114568 -646 0
rnode "VDDD.n1174" 0 65.2939 114444 -646 0
rnode "VDDD.n1175" 0 81.6174 114444 -646 0
rnode "VDDD.n1176" 0 81.6174 114320 -646 0
rnode "VDDD.n1177" 0 81.6174 114196 -646 0
rnode "VDDD.n1178" 0 65.2939 114196 -646 0
rnode "VDDD.n1179" 0 65.2939 114072 -646 0
rnode "VDDD.n1180" 0 65.2939 113948 -646 0
rnode "VDDD.n1181" 0 81.6174 113948 -646 0
rnode "VDDD.n1182" 0 81.6174 113824 -646 0
rnode "VDDD.n1183" 0 81.6174 113700 -646 0
rnode "VDDD.n1184" 0 65.2939 113700 -646 0
rnode "VDDD.n1185" 0 65.2939 113576 -646 0
rnode "VDDD.n1186" 0 65.2939 113452 -646 0
rnode "VDDD.n1187" 0 81.6174 113452 -646 0
rnode "VDDD.n1188" 0 81.6174 113328 -646 0
rnode "VDDD.n1189" 0 81.6174 113204 -646 0
rnode "VDDD.n1190" 0 65.2939 113204 -646 0
rnode "VDDD.n1191" 0 65.2939 113080 -646 0
rnode "VDDD.n1192" 0 65.2939 112956 -646 0
rnode "VDDD.n1193" 0 81.6174 112956 -646 0
rnode "VDDD.n1194" 0 81.6174 112832 -646 0
rnode "VDDD.n1195" 0 3425.96 112708 -646 0
rnode "VDDD.n1196" 0 74.7721 112708 718 0
rnode "VDDD.n1197" 0 74.7721 112708 -646 0
rnode "VDDD.n1198" 0 16926.4 112708 718 0
rnode "VDDD.n1199" 0 16926.4 120190 13452 0
rnode "VDDD.n1200" 0 0 112750 13824 0
rnode "VDDD.n1201" 0 65.2939 113122 13452 0
rnode "VDDD.n1202" 0 81.6174 113370 13452 0
rnode "VDDD.n1203" 0 65.2939 113370 13452 0
rnode "VDDD.n1204" 0 65.2939 113494 13452 0
rnode "VDDD.n1205" 0 0 112750 13576 0
rnode "VDDD.n1206" 0 65.2939 113742 13452 0
rnode "VDDD.n1207" 0 81.6174 113990 13452 0
rnode "VDDD.n1208" 0 65.2939 113990 13452 0
rnode "VDDD.n1209" 0 0 112750 13576 0
rnode "VDDD.n1210" 0 65.2939 114238 13452 0
rnode "VDDD.n1211" 0 81.6174 114486 13452 0
rnode "VDDD.n1212" 0 65.2939 114486 13452 0
rnode "VDDD.n1213" 0 0 112750 13576 0
rnode "VDDD.n1214" 0 65.2939 114734 13452 0
rnode "VDDD.n1215" 0 81.6174 114982 13452 0
rnode "VDDD.n1216" 0 65.2939 114982 13452 0
rnode "VDDD.n1217" 0 0 112750 13576 0
rnode "VDDD.n1218" 0 65.2939 115230 13452 0
rnode "VDDD.n1219" 0 81.6174 115478 13452 0
rnode "VDDD.n1220" 0 65.2939 115478 13452 0
rnode "VDDD.n1221" 0 0 112750 13576 0
rnode "VDDD.n1222" 0 65.2939 115726 13452 0
rnode "VDDD.n1223" 0 81.6174 115974 13452 0
rnode "VDDD.n1224" 0 65.2939 115974 13452 0
rnode "VDDD.n1225" 0 0 112750 13576 0
rnode "VDDD.n1226" 0 65.2939 116222 13452 0
rnode "VDDD.n1227" 0 81.6174 116470 13452 0
rnode "VDDD.n1228" 0 65.2939 116470 13452 0
rnode "VDDD.n1229" 0 0 112750 13576 0
rnode "VDDD.n1230" 0 65.2939 116718 13452 0
rnode "VDDD.n1231" 0 81.6174 116966 13452 0
rnode "VDDD.n1232" 0 65.2939 116966 13452 0
rnode "VDDD.n1233" 0 0 112750 13576 0
rnode "VDDD.n1234" 0 65.2939 117214 13452 0
rnode "VDDD.n1235" 0 81.6174 117462 13452 0
rnode "VDDD.n1236" 0 65.2939 117462 13452 0
rnode "VDDD.n1237" 0 0 112750 13576 0
rnode "VDDD.n1238" 0 65.2939 117710 13452 0
rnode "VDDD.n1239" 0 81.6174 117958 13452 0
rnode "VDDD.n1240" 0 65.2939 117958 13452 0
rnode "VDDD.n1241" 0 0 112750 13576 0
rnode "VDDD.n1242" 0 65.2939 118206 13452 0
rnode "VDDD.n1243" 0 81.6174 118454 13452 0
rnode "VDDD.n1244" 0 65.2939 118454 13452 0
rnode "VDDD.n1245" 0 0 112750 13576 0
rnode "VDDD.n1246" 0 65.2939 118702 13452 0
rnode "VDDD.n1247" 0 81.6174 118950 13452 0
rnode "VDDD.n1248" 0 65.2939 118950 13452 0
rnode "VDDD.n1249" 0 0 112750 13576 0
rnode "VDDD.n1250" 0 65.2939 119198 13452 0
rnode "VDDD.n1251" 0 81.6174 119446 13452 0
rnode "VDDD.n1252" 0 65.2939 119446 13452 0
rnode "VDDD.n1253" 0 0 112750 13576 0
rnode "VDDD.n1254" 0 65.2939 119694 13452 0
rnode "VDDD.n1255" 0 332.191 119942 13452 0
rnode "VDDD.n1256" 0 65.2939 119942 13452 0
rnode "VDDD.n1257" 0 0 120190 13576 0
rnode "VDDD.n1258" 0 0 120190 13576 0
rnode "VDDD.n1259" 0 0 120190 13576 0
rnode "VDDD.n1260" 0 0 120190 13576 0
rnode "VDDD.n1261" 0 0 120190 13576 0
rnode "VDDD.n1262" 0 0 120190 13576 0
rnode "VDDD.n1263" 0 75.5851 120190 13576 0
rnode "VDDD.n1264" 0 84.0348 120190 13576 0
rnode "VDDD.n1265" 0 65.2939 120066 13452 0
rnode "VDDD.n1266" 0 65.2939 120066 13452 0
rnode "VDDD.n1267" 0 0 112750 13700 0
rnode "VDDD.n1268" 0 65.2939 119942 13452 0
rnode "VDDD.n1269" 0 0 112750 13576 0
rnode "VDDD.n1270" 0 65.2939 119694 13452 0
rnode "VDDD.n1271" 0 0 112750 13700 0
rnode "VDDD.n1272" 0 65.2939 119818 13452 0
rnode "VDDD.n1273" 0 65.2939 119818 13452 0
rnode "VDDD.n1274" 0 81.6174 119818 13452 0
rnode "VDDD.n1275" 0 81.6174 119694 13452 0
rnode "VDDD.n1276" 0 81.6174 119570 13452 0
rnode "VDDD.n1277" 0 65.2939 119570 13452 0
rnode "VDDD.n1278" 0 65.2939 119570 13452 0
rnode "VDDD.n1279" 0 0 112750 13700 0
rnode "VDDD.n1280" 0 65.2939 119446 13452 0
rnode "VDDD.n1281" 0 0 112750 13576 0
rnode "VDDD.n1282" 0 65.2939 119198 13452 0
rnode "VDDD.n1283" 0 0 112750 13700 0
rnode "VDDD.n1284" 0 65.2939 119322 13452 0
rnode "VDDD.n1285" 0 65.2939 119322 13452 0
rnode "VDDD.n1286" 0 81.6174 119322 13452 0
rnode "VDDD.n1287" 0 81.6174 119198 13452 0
rnode "VDDD.n1288" 0 81.6174 119074 13452 0
rnode "VDDD.n1289" 0 65.2939 119074 13452 0
rnode "VDDD.n1290" 0 65.2939 119074 13452 0
rnode "VDDD.n1291" 0 0 112750 13700 0
rnode "VDDD.n1292" 0 65.2939 118950 13452 0
rnode "VDDD.n1293" 0 0 112750 13576 0
rnode "VDDD.n1294" 0 65.2939 118702 13452 0
rnode "VDDD.n1295" 0 0 112750 13700 0
rnode "VDDD.n1296" 0 65.2939 118826 13452 0
rnode "VDDD.n1297" 0 65.2939 118826 13452 0
rnode "VDDD.n1298" 0 81.6174 118826 13452 0
rnode "VDDD.n1299" 0 81.6174 118702 13452 0
rnode "VDDD.n1300" 0 81.6174 118578 13452 0
rnode "VDDD.n1301" 0 65.2939 118578 13452 0
rnode "VDDD.n1302" 0 65.2939 118578 13452 0
rnode "VDDD.n1303" 0 0 112750 13700 0
rnode "VDDD.n1304" 0 65.2939 118454 13452 0
rnode "VDDD.n1305" 0 0 112750 13576 0
rnode "VDDD.n1306" 0 65.2939 118206 13452 0
rnode "VDDD.n1307" 0 0 112750 13700 0
rnode "VDDD.n1308" 0 65.2939 118330 13452 0
rnode "VDDD.n1309" 0 65.2939 118330 13452 0
rnode "VDDD.n1310" 0 81.6174 118330 13452 0
rnode "VDDD.n1311" 0 81.6174 118206 13452 0
rnode "VDDD.n1312" 0 81.6174 118082 13452 0
rnode "VDDD.n1313" 0 65.2939 118082 13452 0
rnode "VDDD.n1314" 0 65.2939 118082 13452 0
rnode "VDDD.n1315" 0 0 112750 13700 0
rnode "VDDD.n1316" 0 65.2939 117958 13452 0
rnode "VDDD.n1317" 0 0 112750 13576 0
rnode "VDDD.n1318" 0 65.2939 117710 13452 0
rnode "VDDD.n1319" 0 0 112750 13700 0
rnode "VDDD.n1320" 0 65.2939 117834 13452 0
rnode "VDDD.n1321" 0 65.2939 117834 13452 0
rnode "VDDD.n1322" 0 81.6174 117834 13452 0
rnode "VDDD.n1323" 0 81.6174 117710 13452 0
rnode "VDDD.n1324" 0 81.6174 117586 13452 0
rnode "VDDD.n1325" 0 65.2939 117586 13452 0
rnode "VDDD.n1326" 0 65.2939 117586 13452 0
rnode "VDDD.n1327" 0 0 112750 13700 0
rnode "VDDD.n1328" 0 65.2939 117462 13452 0
rnode "VDDD.n1329" 0 0 112750 13576 0
rnode "VDDD.n1330" 0 65.2939 117214 13452 0
rnode "VDDD.n1331" 0 0 112750 13700 0
rnode "VDDD.n1332" 0 65.2939 117338 13452 0
rnode "VDDD.n1333" 0 65.2939 117338 13452 0
rnode "VDDD.n1334" 0 81.6174 117338 13452 0
rnode "VDDD.n1335" 0 81.6174 117214 13452 0
rnode "VDDD.n1336" 0 81.6174 117090 13452 0
rnode "VDDD.n1337" 0 65.2939 117090 13452 0
rnode "VDDD.n1338" 0 65.2939 117090 13452 0
rnode "VDDD.n1339" 0 0 112750 13700 0
rnode "VDDD.n1340" 0 65.2939 116966 13452 0
rnode "VDDD.n1341" 0 0 112750 13576 0
rnode "VDDD.n1342" 0 65.2939 116718 13452 0
rnode "VDDD.n1343" 0 0 112750 13700 0
rnode "VDDD.n1344" 0 65.2939 116842 13452 0
rnode "VDDD.n1345" 0 65.2939 116842 13452 0
rnode "VDDD.n1346" 0 81.6174 116842 13452 0
rnode "VDDD.n1347" 0 81.6174 116718 13452 0
rnode "VDDD.n1348" 0 81.6174 116594 13452 0
rnode "VDDD.n1349" 0 65.2939 116594 13452 0
rnode "VDDD.n1350" 0 65.2939 116594 13452 0
rnode "VDDD.n1351" 0 0 112750 13700 0
rnode "VDDD.n1352" 0 65.2939 116470 13452 0
rnode "VDDD.n1353" 0 0 112750 13576 0
rnode "VDDD.n1354" 0 65.2939 116222 13452 0
rnode "VDDD.n1355" 0 0 112750 13700 0
rnode "VDDD.n1356" 0 65.2939 116346 13452 0
rnode "VDDD.n1357" 0 65.2939 116346 13452 0
rnode "VDDD.n1358" 0 81.6174 116346 13452 0
rnode "VDDD.n1359" 0 81.6174 116222 13452 0
rnode "VDDD.n1360" 0 81.6174 116098 13452 0
rnode "VDDD.n1361" 0 65.2939 116098 13452 0
rnode "VDDD.n1362" 0 65.2939 116098 13452 0
rnode "VDDD.n1363" 0 0 112750 13700 0
rnode "VDDD.n1364" 0 65.2939 115974 13452 0
rnode "VDDD.n1365" 0 0 112750 13576 0
rnode "VDDD.n1366" 0 65.2939 115726 13452 0
rnode "VDDD.n1367" 0 0 112750 13700 0
rnode "VDDD.n1368" 0 65.2939 115850 13452 0
rnode "VDDD.n1369" 0 65.2939 115850 13452 0
rnode "VDDD.n1370" 0 81.6174 115850 13452 0
rnode "VDDD.n1371" 0 81.6174 115726 13452 0
rnode "VDDD.n1372" 0 81.6174 115602 13452 0
rnode "VDDD.n1373" 0 65.2939 115602 13452 0
rnode "VDDD.n1374" 0 65.2939 115602 13452 0
rnode "VDDD.n1375" 0 0 112750 13700 0
rnode "VDDD.n1376" 0 65.2939 115478 13452 0
rnode "VDDD.n1377" 0 0 112750 13576 0
rnode "VDDD.n1378" 0 65.2939 115230 13452 0
rnode "VDDD.n1379" 0 0 112750 13700 0
rnode "VDDD.n1380" 0 65.2939 115354 13452 0
rnode "VDDD.n1381" 0 65.2939 115354 13452 0
rnode "VDDD.n1382" 0 81.6174 115354 13452 0
rnode "VDDD.n1383" 0 81.6174 115230 13452 0
rnode "VDDD.n1384" 0 81.6174 115106 13452 0
rnode "VDDD.n1385" 0 65.2939 115106 13452 0
rnode "VDDD.n1386" 0 65.2939 115106 13452 0
rnode "VDDD.n1387" 0 0 112750 13700 0
rnode "VDDD.n1388" 0 65.2939 114982 13452 0
rnode "VDDD.n1389" 0 0 112750 13576 0
rnode "VDDD.n1390" 0 65.2939 114734 13452 0
rnode "VDDD.n1391" 0 0 112750 13700 0
rnode "VDDD.n1392" 0 65.2939 114858 13452 0
rnode "VDDD.n1393" 0 65.2939 114858 13452 0
rnode "VDDD.n1394" 0 81.6174 114858 13452 0
rnode "VDDD.n1395" 0 81.6174 114734 13452 0
rnode "VDDD.n1396" 0 81.6174 114610 13452 0
rnode "VDDD.n1397" 0 65.2939 114610 13452 0
rnode "VDDD.n1398" 0 65.2939 114610 13452 0
rnode "VDDD.n1399" 0 0 112750 13700 0
rnode "VDDD.n1400" 0 65.2939 114486 13452 0
rnode "VDDD.n1401" 0 0 112750 13576 0
rnode "VDDD.n1402" 0 65.2939 114238 13452 0
rnode "VDDD.n1403" 0 0 112750 13700 0
rnode "VDDD.n1404" 0 65.2939 114362 13452 0
rnode "VDDD.n1405" 0 65.2939 114362 13452 0
rnode "VDDD.n1406" 0 81.6174 114362 13452 0
rnode "VDDD.n1407" 0 81.6174 114238 13452 0
rnode "VDDD.n1408" 0 81.6174 114114 13452 0
rnode "VDDD.n1409" 0 65.2939 114114 13452 0
rnode "VDDD.n1410" 0 65.2939 114114 13452 0
rnode "VDDD.n1411" 0 0 112750 13700 0
rnode "VDDD.n1412" 0 65.2939 113990 13452 0
rnode "VDDD.n1413" 0 0 112750 13576 0
rnode "VDDD.n1414" 0 65.2939 113742 13452 0
rnode "VDDD.n1415" 0 0 112750 13700 0
rnode "VDDD.n1416" 0 65.2939 113866 13452 0
rnode "VDDD.n1417" 0 65.2939 113866 13452 0
rnode "VDDD.n1418" 0 81.6174 113866 13452 0
rnode "VDDD.n1419" 0 81.6174 113742 13452 0
rnode "VDDD.n1420" 0 81.6174 113494 13452 0
rnode "VDDD.n1421" 0 81.6174 113618 13452 0
rnode "VDDD.n1422" 0 65.2939 113618 13452 0
rnode "VDDD.n1423" 0 65.2939 113618 13452 0
rnode "VDDD.n1424" 0 0 112750 13700 0
rnode "VDDD.n1425" 0 65.2939 113494 13452 0
rnode "VDDD.n1426" 0 0 112750 13576 0
rnode "VDDD.n1427" 0 65.2939 113370 13452 0
rnode "VDDD.n1428" 0 0 112750 13824 0
rnode "VDDD.n1429" 0 0 112750 13576 0
rnode "VDDD.n1430" 0 65.2939 113122 13452 0
rnode "VDDD.n1431" 0 0 112750 13700 0
rnode "VDDD.n1432" 0 65.2939 113246 13452 0
rnode "VDDD.n1433" 0 65.2939 113246 13452 0
rnode "VDDD.n1434" 0 81.6174 113246 13452 0
rnode "VDDD.n1435" 0 81.6174 113122 13452 0
rnode "VDDD.n1436" 0 81.6174 112998 13452 0
rnode "VDDD.n1437" 0 65.2939 112998 13452 0
rnode "VDDD.n1438" 0 65.2939 112998 13452 0
rnode "VDDD.n1439" 0 0 112750 14816 0
rnode "VDDD.n1440" 0 0 112750 14568 0
rnode "VDDD.n1441" 0 0 112750 14320 0
rnode "VDDD.n1442" 0 0 112750 14072 0
rnode "VDDD.n1443" 0 0 112750 13824 0
rnode "VDDD.n1444" 0 0 112750 13576 0
rnode "VDDD.n1445" 0 65.2939 112874 13452 0
rnode "VDDD.n1446" 0 0 112874 13452 0
rnode "VDDD.n1447" 0 74.7721 112750 13452 0
rnode "VDDD.n1448" 0 74.7721 112750 13452 0
rnode "VDDD.n1449" 0 3439.78 112750 13452 0
rnode "VDDD.n1450" 0 81.6174 102050 13264 0
rnode "VDDD.n1451" 0 73.4557 101802 13264 0
rnode "VDDD.n1452" 0 81.6174 101554 13264 0
rnode "VDDD.n1453" 0 73.4557 101306 13264 0
rnode "VDDD.n1454" 0 81.6174 101058 13264 0
rnode "VDDD.n1455" 0 73.4557 100810 13264 0
rnode "VDDD.n1456" 0 81.6174 100562 13264 0
rnode "VDDD.n1457" 0 73.4557 100314 13264 0
rnode "VDDD.n1458" 0 81.6174 100066 13264 0
rnode "VDDD.n1459" 0 73.4557 99818 13264 0
rnode "VDDD.n1460" 0 81.6174 99570 13264 0
rnode "VDDD.n1461" 0 73.4557 99322 13264 0
rnode "VDDD.n1462" 0 81.6174 99074 13264 0
rnode "VDDD.n1463" 0 81.6174 90436 13078 0
rnode "VDDD.n1464" 0 35.4772 90560 13078 0
rnode "VDDD.n1465" 0 28.5661 90436 13078 0
rnode "VDDD.n1466" 0 8.97791 90188 12954 0
rnode "VDDD.n1467" 0 28.5661 90312 12954 0
rnode "VDDD.n1468" 0 28.5661 90188 13078 0
rnode "VDDD.n1469" 0 45.2977 90002 13072 0
rnode "VDDD.n1470" 0 28.5661 90064 12954 0
rnode "VDDD.n1471" 0 28.5661 89940 12954 0
rnode "VDDD.n1472" 0 28.5661 89816 13078 0
rnode "VDDD.n1473" 0 6.73344 89940 12954 0
rnode "VDDD.n1474" 0 81.6174 89568 13078 0
rnode "VDDD.n1475" 0 28.5661 89692 12954 0
rnode "VDDD.n1476" 0 28.5661 89568 13078 0
rnode "VDDD.n1477" 0 8.97791 89816 12954 0
rnode "VDDD.n1478" 0 858.99 89444 13078 0
rnode "VDDD.n1479" 0 0 89430 9442 0
rnode "VDDD.n1480" 0 28.5661 89802 8946 0
rnode "VDDD.n1481" 0 28.5661 90050 8946 0
rnode "VDDD.n1482" 0 28.5661 90298 8946 0
rnode "VDDD.n1483" 0 0 90546 9070 0
rnode "VDDD.n1484" 0 28.5661 90422 8946 0
rnode "VDDD.n1485" 0 28.5661 90174 8946 0
rnode "VDDD.n1486" 0 28.5661 89926 8946 0
rnode "VDDD.n1487" 0 28.5661 89554 8946 0
rnode "VDDD.n1488" 0 0 89430 9194 0
rnode "VDDD.n1489" 0 0 89430 9194 0
rnode "VDDD.n1490" 0 57.1322 89430 9194 0
rnode "VDDD.n1491" 0 35.4772 89430 8946 0
rnode "VDDD.n1492" 0 0 89430 9070 0
rnode "VDDD.n1493" 0 0 89430 9070 0
rnode "VDDD.n1494" 0 0 89430 9070 0
rnode "VDDD.n1495" 0 57.1322 89430 9070 0
rnode "VDDD.n1496" 0 0 89430 9194 0
rnode "VDDD.n1497" 0 57.1322 89430 9318 0
rnode "VDDD.n1498" 0 0 89430 9070 0
rnode "VDDD.n1499" 0 0 89430 9194 0
rnode "VDDD.n1500" 0 28.5661 89678 8946 0
rnode "VDDD.n1501" 0 0 90546 9070 0
rnode "VDDD.n1502" 0 28.5661 90422 8946 0
rnode "VDDD.n1503" 0 29.1374 90174 8946 0
rnode "VDDD.n1504" 0 29.1374 90050 8946 0
rnode "VDDD.n1505" 0 29.1374 89926 8946 0
rnode "VDDD.n1506" 0 29.1374 89802 8946 0
rnode "VDDD.n1507" 0 29.1374 89678 8946 0
rnode "VDDD.t2" 0 21.9933 82860 8010 0
rnode "VDDD.n1508" 0 40.4576 82944 8010 0
rnode "VDDD.t673" 0 21.9933 82040 8010 0
rnode "VDDD.n1509" 0 40.4576 82270 8010 0
rnode "VDDD.t927" 0 31.2671 73604 8338 0
rnode "VDDD.n1510" 0 57.1322 66290 8956 0
rnode "VDDD.n1511" 0 57.1322 66290 9204 0
rnode "VDDD.n1512" 0 0 65174 9328 0
rnode "VDDD.n1513" 0 57.1322 66290 9080 0
rnode "VDDD.n1514" 0 0 66290 8956 0
rnode "VDDD.n1515" 0 0 66290 9080 0
rnode "VDDD.n1516" 0 29.9536 65918 8832 0
rnode "VDDD.n1517" 0 29.9536 65670 8832 0
rnode "VDDD.n1518" 0 29.9536 65422 8832 0
rnode "VDDD.n1519" 0 50.7278 65174 8832 0
rnode "VDDD.n1520" 0 0 66290 8956 0
rnode "VDDD.n1521" 0 0 66290 9080 0
rnode "VDDD.n1522" 0 29.9536 65298 8832 0
rnode "VDDD.n1523" 0 0 66290 9204 0
rnode "VDDD.n1524" 0 29.9536 65546 8832 0
rnode "VDDD.n1525" 0 0 66290 9204 0
rnode "VDDD.n1526" 0 29.9536 65794 8832 0
rnode "VDDD.n1527" 0 0 66290 9204 0
rnode "VDDD.n1528" 0 29.9536 66166 8832 0
rnode "VDDD.n1529" 0 0 65166 13062 0
rnode "VDDD.n1530" 0 92.6357 66158 12938 0
rnode "VDDD.n1531" 0 92.6357 65910 12938 0
rnode "VDDD.n1532" 0 92.6357 65662 12938 0
rnode "VDDD.n1533" 0 0 65414 12938 0
rnode "VDDD.n1534" 0 81.6174 58436 13078 0
rnode "VDDD.n1535" 0 35.4772 58560 13078 0
rnode "VDDD.n1536" 0 28.5661 58436 13078 0
rnode "VDDD.n1537" 0 8.97791 58188 12954 0
rnode "VDDD.n1538" 0 28.5661 58312 12954 0
rnode "VDDD.n1539" 0 28.5661 58188 13078 0
rnode "VDDD.n1540" 0 45.2977 58002 13072 0
rnode "VDDD.n1541" 0 28.5661 58064 12954 0
rnode "VDDD.n1542" 0 28.5661 57940 12954 0
rnode "VDDD.n1543" 0 28.5661 57816 13078 0
rnode "VDDD.n1544" 0 6.73344 57940 12954 0
rnode "VDDD.n1545" 0 81.6174 57568 13078 0
rnode "VDDD.n1546" 0 28.5661 57692 12954 0
rnode "VDDD.n1547" 0 28.5661 57568 13078 0
rnode "VDDD.n1548" 0 8.97791 57816 12954 0
rnode "VDDD.n1549" 0 858.99 57444 13078 0
rnode "VDDD.n1550" 0 0 57430 9442 0
rnode "VDDD.n1551" 0 28.5661 57802 8946 0
rnode "VDDD.n1552" 0 28.5661 58050 8946 0
rnode "VDDD.n1553" 0 28.5661 58298 8946 0
rnode "VDDD.n1554" 0 0 58546 9070 0
rnode "VDDD.n1555" 0 28.5661 58422 8946 0
rnode "VDDD.n1556" 0 28.5661 58174 8946 0
rnode "VDDD.n1557" 0 28.5661 57926 8946 0
rnode "VDDD.n1558" 0 28.5661 57554 8946 0
rnode "VDDD.n1559" 0 0 57430 9194 0
rnode "VDDD.n1560" 0 0 57430 9194 0
rnode "VDDD.n1561" 0 57.1322 57430 9194 0
rnode "VDDD.n1562" 0 35.4772 57430 8946 0
rnode "VDDD.n1563" 0 0 57430 9070 0
rnode "VDDD.n1564" 0 0 57430 9070 0
rnode "VDDD.n1565" 0 0 57430 9070 0
rnode "VDDD.n1566" 0 57.1322 57430 9070 0
rnode "VDDD.n1567" 0 0 57430 9194 0
rnode "VDDD.n1568" 0 57.1322 57430 9318 0
rnode "VDDD.n1569" 0 0 57430 9070 0
rnode "VDDD.n1570" 0 0 57430 9194 0
rnode "VDDD.n1571" 0 28.5661 57678 8946 0
rnode "VDDD.n1572" 0 0 58546 9070 0
rnode "VDDD.n1573" 0 28.5661 58422 8946 0
rnode "VDDD.n1574" 0 29.1374 58174 8946 0
rnode "VDDD.n1575" 0 29.1374 58050 8946 0
rnode "VDDD.n1576" 0 29.1374 57926 8946 0
rnode "VDDD.n1577" 0 29.1374 57802 8946 0
rnode "VDDD.n1578" 0 29.1374 57678 8946 0
rnode "VDDD.t11" 0 21.9933 50860 8010 0
rnode "VDDD.n1579" 0 40.4576 50944 8010 0
rnode "VDDD.t789" 0 21.9933 50040 8010 0
rnode "VDDD.n1580" 0 40.4576 50270 8010 0
rnode "VDDD.t878" 0 31.2671 41604 8338 0
rnode "VDDD.n1581" 0 57.1322 34290 8956 0
rnode "VDDD.n1582" 0 57.1322 34290 9204 0
rnode "VDDD.n1583" 0 0 33174 9328 0
rnode "VDDD.n1584" 0 57.1322 34290 9080 0
rnode "VDDD.n1585" 0 0 34290 8956 0
rnode "VDDD.n1586" 0 0 34290 9080 0
rnode "VDDD.n1587" 0 29.9536 33918 8832 0
rnode "VDDD.n1588" 0 29.9536 33670 8832 0
rnode "VDDD.n1589" 0 29.9536 33422 8832 0
rnode "VDDD.n1590" 0 50.7278 33174 8832 0
rnode "VDDD.n1591" 0 0 34290 8956 0
rnode "VDDD.n1592" 0 0 34290 9080 0
rnode "VDDD.n1593" 0 29.9536 33298 8832 0
rnode "VDDD.n1594" 0 0 34290 9204 0
rnode "VDDD.n1595" 0 29.9536 33546 8832 0
rnode "VDDD.n1596" 0 0 34290 9204 0
rnode "VDDD.n1597" 0 29.9536 33794 8832 0
rnode "VDDD.n1598" 0 0 34290 9204 0
rnode "VDDD.n1599" 0 29.9536 34166 8832 0
rnode "VDDD.n1600" 0 0 33166 13062 0
rnode "VDDD.n1601" 0 92.6357 34158 12938 0
rnode "VDDD.n1602" 0 92.6357 33910 12938 0
rnode "VDDD.n1603" 0 92.6357 33662 12938 0
rnode "VDDD.n1604" 0 0 33414 12938 0
rnode "VDDD.n1605" 0 81.6174 26436 13078 0
rnode "VDDD.n1606" 0 35.4772 26560 13078 0
rnode "VDDD.n1607" 0 28.5661 26436 13078 0
rnode "VDDD.n1608" 0 8.97791 26188 12954 0
rnode "VDDD.n1609" 0 28.5661 26312 12954 0
rnode "VDDD.n1610" 0 28.5661 26188 13078 0
rnode "VDDD.n1611" 0 45.2977 26002 13072 0
rnode "VDDD.n1612" 0 28.5661 26064 12954 0
rnode "VDDD.n1613" 0 28.5661 25940 12954 0
rnode "VDDD.n1614" 0 28.5661 25816 13078 0
rnode "VDDD.n1615" 0 6.73344 25940 12954 0
rnode "VDDD.n1616" 0 81.6174 25568 13078 0
rnode "VDDD.n1617" 0 28.5661 25692 12954 0
rnode "VDDD.n1618" 0 28.5661 25568 13078 0
rnode "VDDD.n1619" 0 8.97791 25816 12954 0
rnode "VDDD.n1620" 0 858.99 25444 13078 0
rnode "VDDD.n1621" 0 0 25430 9442 0
rnode "VDDD.n1622" 0 28.5661 25802 8946 0
rnode "VDDD.n1623" 0 28.5661 26050 8946 0
rnode "VDDD.n1624" 0 28.5661 26298 8946 0
rnode "VDDD.n1625" 0 0 26546 9070 0
rnode "VDDD.n1626" 0 28.5661 26422 8946 0
rnode "VDDD.n1627" 0 28.5661 26174 8946 0
rnode "VDDD.n1628" 0 28.5661 25926 8946 0
rnode "VDDD.n1629" 0 28.5661 25554 8946 0
rnode "VDDD.n1630" 0 0 25430 9194 0
rnode "VDDD.n1631" 0 0 25430 9194 0
rnode "VDDD.n1632" 0 57.1322 25430 9194 0
rnode "VDDD.n1633" 0 35.4772 25430 8946 0
rnode "VDDD.n1634" 0 0 25430 9070 0
rnode "VDDD.n1635" 0 0 25430 9070 0
rnode "VDDD.n1636" 0 0 25430 9070 0
rnode "VDDD.n1637" 0 57.1322 25430 9070 0
rnode "VDDD.n1638" 0 0 25430 9194 0
rnode "VDDD.n1639" 0 57.1322 25430 9318 0
rnode "VDDD.n1640" 0 0 25430 9070 0
rnode "VDDD.n1641" 0 0 25430 9194 0
rnode "VDDD.n1642" 0 28.5661 25678 8946 0
rnode "VDDD.n1643" 0 0 26546 9070 0
rnode "VDDD.n1644" 0 28.5661 26422 8946 0
rnode "VDDD.n1645" 0 29.1374 26174 8946 0
rnode "VDDD.n1646" 0 29.1374 26050 8946 0
rnode "VDDD.n1647" 0 29.1374 25926 8946 0
rnode "VDDD.n1648" 0 29.1374 25802 8946 0
rnode "VDDD.n1649" 0 29.1374 25678 8946 0
rnode "VDDD.t39" 0 21.9933 18860 8010 0
rnode "VDDD.n1650" 0 40.4576 18944 8010 0
rnode "VDDD.t706" 0 21.9933 18040 8010 0
rnode "VDDD.n1651" 0 40.4576 18270 8010 0
rnode "VDDD.t904" 0 31.2671 9604 8338 0
rnode "VDDD.n1652" 0 57.1322 2290 8956 0
rnode "VDDD.n1653" 0 57.1322 2290 9204 0
rnode "VDDD.n1654" 0 0 1174 9328 0
rnode "VDDD.n1655" 0 57.1322 2290 9080 0
rnode "VDDD.n1656" 0 0 2290 8956 0
rnode "VDDD.n1657" 0 0 2290 9080 0
rnode "VDDD.n1658" 0 29.9536 1918 8832 0
rnode "VDDD.n1659" 0 29.9536 1670 8832 0
rnode "VDDD.n1660" 0 29.9536 1422 8832 0
rnode "VDDD.n1661" 0 50.7278 1174 8832 0
rnode "VDDD.n1662" 0 0 2290 8956 0
rnode "VDDD.n1663" 0 0 2290 9080 0
rnode "VDDD.n1664" 0 29.9536 1298 8832 0
rnode "VDDD.n1665" 0 0 2290 9204 0
rnode "VDDD.n1666" 0 29.9536 1546 8832 0
rnode "VDDD.n1667" 0 0 2290 9204 0
rnode "VDDD.n1668" 0 29.9536 1794 8832 0
rnode "VDDD.n1669" 0 0 2290 9204 0
rnode "VDDD.n1670" 0 29.9536 2166 8832 0
rnode "VDDD.n1671" 0 0 1166 13062 0
rnode "VDDD.n1672" 0 92.6357 2158 12938 0
rnode "VDDD.n1673" 0 92.6357 1910 12938 0
rnode "VDDD.n1674" 0 92.6357 1662 12938 0
rnode "VDDD.n1675" 0 0 1414 12938 0
rnode "VDDD.n1676" 0 81.6174 -5564 13078 0
rnode "VDDD.n1677" 0 35.4772 -5440 13078 0
rnode "VDDD.n1678" 0 28.5661 -5564 13078 0
rnode "VDDD.n1679" 0 8.97791 -5812 12954 0
rnode "VDDD.n1680" 0 28.5661 -5688 12954 0
rnode "VDDD.n1681" 0 28.5661 -5812 13078 0
rnode "VDDD.n1682" 0 45.2977 -5998 13072 0
rnode "VDDD.n1683" 0 28.5661 -5936 12954 0
rnode "VDDD.n1684" 0 28.5661 -6060 12954 0
rnode "VDDD.n1685" 0 28.5661 -6184 13078 0
rnode "VDDD.n1686" 0 6.73344 -6060 12954 0
rnode "VDDD.n1687" 0 81.6174 -6432 13078 0
rnode "VDDD.n1688" 0 28.5661 -6308 12954 0
rnode "VDDD.n1689" 0 28.5661 -6432 13078 0
rnode "VDDD.n1690" 0 8.97791 -6184 12954 0
rnode "VDDD.n1691" 0 858.99 -6556 13078 0
rnode "VDDD.n1692" 0 0 -6570 9442 0
rnode "VDDD.n1693" 0 28.5661 -6198 8946 0
rnode "VDDD.n1694" 0 28.5661 -5950 8946 0
rnode "VDDD.n1695" 0 28.5661 -5702 8946 0
rnode "VDDD.n1696" 0 0 -5454 9070 0
rnode "VDDD.n1697" 0 28.5661 -5578 8946 0
rnode "VDDD.n1698" 0 28.5661 -5826 8946 0
rnode "VDDD.n1699" 0 28.5661 -6074 8946 0
rnode "VDDD.n1700" 0 28.5661 -6446 8946 0
rnode "VDDD.n1701" 0 0 -6570 9194 0
rnode "VDDD.n1702" 0 0 -6570 9194 0
rnode "VDDD.n1703" 0 57.1322 -6570 9194 0
rnode "VDDD.n1704" 0 35.4772 -6570 8946 0
rnode "VDDD.n1705" 0 0 -6570 9070 0
rnode "VDDD.n1706" 0 0 -6570 9070 0
rnode "VDDD.n1707" 0 0 -6570 9070 0
rnode "VDDD.n1708" 0 57.1322 -6570 9070 0
rnode "VDDD.n1709" 0 0 -6570 9194 0
rnode "VDDD.n1710" 0 57.1322 -6570 9318 0
rnode "VDDD.n1711" 0 0 -6570 9070 0
rnode "VDDD.n1712" 0 0 -6570 9194 0
rnode "VDDD.n1713" 0 28.5661 -6322 8946 0
rnode "VDDD.n1714" 0 0 -5454 9070 0
rnode "VDDD.n1715" 0 28.5661 -5578 8946 0
rnode "VDDD.n1716" 0 29.1374 -5826 8946 0
rnode "VDDD.n1717" 0 29.1374 -5950 8946 0
rnode "VDDD.n1718" 0 29.1374 -6074 8946 0
rnode "VDDD.n1719" 0 29.1374 -6198 8946 0
rnode "VDDD.n1720" 0 29.1374 -6322 8946 0
rnode "VDDD.t265" 0 21.9933 -13140 8010 0
rnode "VDDD.n1721" 0 40.4576 -13056 8010 0
rnode "VDDD.t963" 0 21.9933 -13960 8010 0
rnode "VDDD.n1722" 0 40.4576 -13730 8010 0
rnode "VDDD.t935" 0 31.2671 -22396 8338 0
rnode "VDDD.n1723" 0 57.1322 -29710 8956 0
rnode "VDDD.n1724" 0 57.1322 -29710 9204 0
rnode "VDDD.n1725" 0 0 -30826 9328 0
rnode "VDDD.n1726" 0 57.1322 -29710 9080 0
rnode "VDDD.n1727" 0 0 -29710 8956 0
rnode "VDDD.n1728" 0 0 -29710 9080 0
rnode "VDDD.n1729" 0 29.9536 -30082 8832 0
rnode "VDDD.n1730" 0 29.9536 -30330 8832 0
rnode "VDDD.n1731" 0 29.9536 -30578 8832 0
rnode "VDDD.n1732" 0 50.7278 -30826 8832 0
rnode "VDDD.n1733" 0 0 -29710 8956 0
rnode "VDDD.n1734" 0 0 -29710 9080 0
rnode "VDDD.n1735" 0 29.9536 -30702 8832 0
rnode "VDDD.n1736" 0 0 -29710 9204 0
rnode "VDDD.n1737" 0 29.9536 -30454 8832 0
rnode "VDDD.n1738" 0 0 -29710 9204 0
rnode "VDDD.n1739" 0 29.9536 -30206 8832 0
rnode "VDDD.n1740" 0 0 -29710 9204 0
rnode "VDDD.n1741" 0 29.9536 -29834 8832 0
rnode "VDDD.n1742" 0 0 -30834 13062 0
rnode "VDDD.n1743" 0 92.6357 -29842 12938 0
rnode "VDDD.n1744" 0 92.6357 -30090 12938 0
rnode "VDDD.n1745" 0 92.6357 -30338 12938 0
rnode "VDDD.n1746" 0 0 -30586 12938 0
rnode "VDDD.n1747" 0 81.6174 -37564 13078 0
rnode "VDDD.n1748" 0 35.4772 -37440 13078 0
rnode "VDDD.n1749" 0 28.5661 -37564 13078 0
rnode "VDDD.n1750" 0 8.97791 -37812 12954 0
rnode "VDDD.n1751" 0 28.5661 -37688 12954 0
rnode "VDDD.n1752" 0 28.5661 -37812 13078 0
rnode "VDDD.n1753" 0 45.2977 -37998 13072 0
rnode "VDDD.n1754" 0 28.5661 -37936 12954 0
rnode "VDDD.n1755" 0 28.5661 -38060 12954 0
rnode "VDDD.n1756" 0 28.5661 -38184 13078 0
rnode "VDDD.n1757" 0 6.73344 -38060 12954 0
rnode "VDDD.n1758" 0 81.6174 -38432 13078 0
rnode "VDDD.n1759" 0 28.5661 -38308 12954 0
rnode "VDDD.n1760" 0 28.5661 -38432 13078 0
rnode "VDDD.n1761" 0 8.97791 -38184 12954 0
rnode "VDDD.n1762" 0 858.99 -38556 13078 0
rnode "VDDD.n1763" 0 0 -38570 9442 0
rnode "VDDD.n1764" 0 28.5661 -38198 8946 0
rnode "VDDD.n1765" 0 28.5661 -37950 8946 0
rnode "VDDD.n1766" 0 28.5661 -37702 8946 0
rnode "VDDD.n1767" 0 0 -37454 9070 0
rnode "VDDD.n1768" 0 28.5661 -37578 8946 0
rnode "VDDD.n1769" 0 28.5661 -37826 8946 0
rnode "VDDD.n1770" 0 28.5661 -38074 8946 0
rnode "VDDD.n1771" 0 28.5661 -38446 8946 0
rnode "VDDD.n1772" 0 0 -38570 9194 0
rnode "VDDD.n1773" 0 0 -38570 9194 0
rnode "VDDD.n1774" 0 57.1322 -38570 9194 0
rnode "VDDD.n1775" 0 35.4772 -38570 8946 0
rnode "VDDD.n1776" 0 0 -38570 9070 0
rnode "VDDD.n1777" 0 0 -38570 9070 0
rnode "VDDD.n1778" 0 0 -38570 9070 0
rnode "VDDD.n1779" 0 57.1322 -38570 9070 0
rnode "VDDD.n1780" 0 0 -38570 9194 0
rnode "VDDD.n1781" 0 57.1322 -38570 9318 0
rnode "VDDD.n1782" 0 0 -38570 9070 0
rnode "VDDD.n1783" 0 0 -38570 9194 0
rnode "VDDD.n1784" 0 28.5661 -38322 8946 0
rnode "VDDD.n1785" 0 0 -37454 9070 0
rnode "VDDD.n1786" 0 28.5661 -37578 8946 0
rnode "VDDD.n1787" 0 29.1374 -37826 8946 0
rnode "VDDD.n1788" 0 29.1374 -37950 8946 0
rnode "VDDD.n1789" 0 29.1374 -38074 8946 0
rnode "VDDD.n1790" 0 29.1374 -38198 8946 0
rnode "VDDD.n1791" 0 29.1374 -38322 8946 0
rnode "VDDD.t44" 0 21.9933 -45140 8010 0
rnode "VDDD.n1792" 0 40.4576 -45056 8010 0
rnode "VDDD.t851" 0 21.9933 -45960 8010 0
rnode "VDDD.n1793" 0 40.4576 -45730 8010 0
rnode "VDDD.t915" 0 31.2671 -54396 8338 0
rnode "VDDD.n1794" 0 57.1322 -61710 8956 0
rnode "VDDD.n1795" 0 57.1322 -61710 9204 0
rnode "VDDD.n1796" 0 0 -62826 9328 0
rnode "VDDD.n1797" 0 57.1322 -61710 9080 0
rnode "VDDD.n1798" 0 0 -61710 8956 0
rnode "VDDD.n1799" 0 0 -61710 9080 0
rnode "VDDD.n1800" 0 29.9536 -62082 8832 0
rnode "VDDD.n1801" 0 29.9536 -62330 8832 0
rnode "VDDD.n1802" 0 29.9536 -62578 8832 0
rnode "VDDD.n1803" 0 50.7278 -62826 8832 0
rnode "VDDD.n1804" 0 0 -61710 8956 0
rnode "VDDD.n1805" 0 0 -61710 9080 0
rnode "VDDD.n1806" 0 29.9536 -62702 8832 0
rnode "VDDD.n1807" 0 0 -61710 9204 0
rnode "VDDD.n1808" 0 29.9536 -62454 8832 0
rnode "VDDD.n1809" 0 0 -61710 9204 0
rnode "VDDD.n1810" 0 29.9536 -62206 8832 0
rnode "VDDD.n1811" 0 0 -61710 9204 0
rnode "VDDD.n1812" 0 29.9536 -61834 8832 0
rnode "VDDD.n1813" 0 0 -62834 13062 0
rnode "VDDD.n1814" 0 92.6357 -61842 12938 0
rnode "VDDD.n1815" 0 92.6357 -62090 12938 0
rnode "VDDD.n1816" 0 92.6357 -62338 12938 0
rnode "VDDD.n1817" 0 0 -62586 12938 0
rnode "VDDD.n1818" 0 81.6174 -69564 13078 0
rnode "VDDD.n1819" 0 35.4772 -69440 13078 0
rnode "VDDD.n1820" 0 28.5661 -69564 13078 0
rnode "VDDD.n1821" 0 8.97791 -69812 12954 0
rnode "VDDD.n1822" 0 28.5661 -69688 12954 0
rnode "VDDD.n1823" 0 28.5661 -69812 13078 0
rnode "VDDD.n1824" 0 45.2977 -69998 13072 0
rnode "VDDD.n1825" 0 28.5661 -69936 12954 0
rnode "VDDD.n1826" 0 28.5661 -70060 12954 0
rnode "VDDD.n1827" 0 28.5661 -70184 13078 0
rnode "VDDD.n1828" 0 6.73344 -70060 12954 0
rnode "VDDD.n1829" 0 81.6174 -70432 13078 0
rnode "VDDD.n1830" 0 28.5661 -70308 12954 0
rnode "VDDD.n1831" 0 28.5661 -70432 13078 0
rnode "VDDD.n1832" 0 8.97791 -70184 12954 0
rnode "VDDD.n1833" 0 858.99 -70556 13078 0
rnode "VDDD.n1834" 0 0 -70570 9442 0
rnode "VDDD.n1835" 0 28.5661 -70198 8946 0
rnode "VDDD.n1836" 0 28.5661 -69950 8946 0
rnode "VDDD.n1837" 0 28.5661 -69702 8946 0
rnode "VDDD.n1838" 0 0 -69454 9070 0
rnode "VDDD.n1839" 0 28.5661 -69578 8946 0
rnode "VDDD.n1840" 0 28.5661 -69826 8946 0
rnode "VDDD.n1841" 0 28.5661 -70074 8946 0
rnode "VDDD.n1842" 0 28.5661 -70446 8946 0
rnode "VDDD.n1843" 0 0 -70570 9194 0
rnode "VDDD.n1844" 0 0 -70570 9194 0
rnode "VDDD.n1845" 0 57.1322 -70570 9194 0
rnode "VDDD.n1846" 0 35.4772 -70570 8946 0
rnode "VDDD.n1847" 0 0 -70570 9070 0
rnode "VDDD.n1848" 0 0 -70570 9070 0
rnode "VDDD.n1849" 0 0 -70570 9070 0
rnode "VDDD.n1850" 0 57.1322 -70570 9070 0
rnode "VDDD.n1851" 0 0 -70570 9194 0
rnode "VDDD.n1852" 0 57.1322 -70570 9318 0
rnode "VDDD.n1853" 0 0 -70570 9070 0
rnode "VDDD.n1854" 0 0 -70570 9194 0
rnode "VDDD.n1855" 0 28.5661 -70322 8946 0
rnode "VDDD.n1856" 0 0 -69454 9070 0
rnode "VDDD.n1857" 0 28.5661 -69578 8946 0
rnode "VDDD.n1858" 0 29.1374 -69826 8946 0
rnode "VDDD.n1859" 0 29.1374 -69950 8946 0
rnode "VDDD.n1860" 0 29.1374 -70074 8946 0
rnode "VDDD.n1861" 0 29.1374 -70198 8946 0
rnode "VDDD.n1862" 0 29.1374 -70322 8946 0
rnode "VDDD.t26" 0 21.9933 -77140 8010 0
rnode "VDDD.n1863" 0 40.4576 -77056 8010 0
rnode "VDDD.t630" 0 21.9933 -77960 8010 0
rnode "VDDD.n1864" 0 40.4576 -77730 8010 0
rnode "VDDD.t898" 0 31.2671 -86396 8338 0
rnode "VDDD.n1865" 0 57.1322 -93710 8956 0
rnode "VDDD.n1866" 0 57.1322 -93710 9204 0
rnode "VDDD.n1867" 0 0 -94826 9328 0
rnode "VDDD.n1868" 0 57.1322 -93710 9080 0
rnode "VDDD.n1869" 0 0 -93710 8956 0
rnode "VDDD.n1870" 0 0 -93710 9080 0
rnode "VDDD.n1871" 0 29.9536 -94082 8832 0
rnode "VDDD.n1872" 0 29.9536 -94330 8832 0
rnode "VDDD.n1873" 0 29.9536 -94578 8832 0
rnode "VDDD.n1874" 0 50.7278 -94826 8832 0
rnode "VDDD.n1875" 0 0 -93710 8956 0
rnode "VDDD.n1876" 0 0 -93710 9080 0
rnode "VDDD.n1877" 0 29.9536 -94702 8832 0
rnode "VDDD.n1878" 0 0 -93710 9204 0
rnode "VDDD.n1879" 0 29.9536 -94454 8832 0
rnode "VDDD.n1880" 0 0 -93710 9204 0
rnode "VDDD.n1881" 0 29.9536 -94206 8832 0
rnode "VDDD.n1882" 0 0 -93710 9204 0
rnode "VDDD.n1883" 0 29.9536 -93834 8832 0
rnode "VDDD.n1884" 0 0 -94834 13062 0
rnode "VDDD.n1885" 0 92.6357 -93842 12938 0
rnode "VDDD.n1886" 0 92.6357 -94090 12938 0
rnode "VDDD.n1887" 0 92.6357 -94338 12938 0
rnode "VDDD.n1888" 0 0 -94586 12938 0
rnode "VDDD.n1889" 0 0 -99478 13248 0
rnode "VDDD.n1890" 0 163.235 -102950 13620 0
rnode "VDDD.n1891" 0 163.235 -102950 13868 0
rnode "VDDD.n1892" 0 163.235 -102950 14116 0
rnode "VDDD.n1893" 0 163.235 -102950 14364 0
rnode "VDDD.n1894" 0 163.235 -102950 14612 0
rnode "VDDD.n1895" 0 0 -102950 14860 0
rnode "VDDD.n1896" 0 163.235 -102950 14736 0
rnode "VDDD.n1897" 0 163.235 -102950 14488 0
rnode "VDDD.n1898" 0 163.235 -102950 14240 0
rnode "VDDD.n1899" 0 163.235 -102950 13992 0
rnode "VDDD.n1900" 0 0 -102950 13868 0
rnode "VDDD.n1901" 0 0 -102950 13744 0
rnode "VDDD.n1902" 0 81.6174 -102330 13496 0
rnode "VDDD.n1903" 0 81.6174 -102082 13496 0
rnode "VDDD.n1904" 0 81.6174 -101834 13496 0
rnode "VDDD.n1905" 0 81.6174 -101586 13496 0
rnode "VDDD.n1906" 0 81.6174 -101338 13496 0
rnode "VDDD.n1907" 0 81.6174 -101090 13496 0
rnode "VDDD.n1908" 0 81.6174 -100842 13496 0
rnode "VDDD.n1909" 0 81.6174 -100594 13496 0
rnode "VDDD.n1910" 0 81.6174 -100346 13496 0
rnode "VDDD.n1911" 0 81.6174 -100098 13496 0
rnode "VDDD.n1912" 0 81.6174 -99850 13496 0
rnode "VDDD.n1913" 0 81.6174 -99602 13496 0
rnode "VDDD.n1914" 0 0 -102950 14736 0
rnode "VDDD.n1915" 0 81.6174 -99726 13496 0
rnode "VDDD.n1916" 0 0 -102950 14736 0
rnode "VDDD.n1917" 0 81.6174 -99974 13496 0
rnode "VDDD.n1918" 0 0 -102950 14736 0
rnode "VDDD.n1919" 0 81.6174 -100222 13496 0
rnode "VDDD.n1920" 0 0 -102950 14736 0
rnode "VDDD.n1921" 0 81.6174 -100470 13496 0
rnode "VDDD.n1922" 0 0 -102950 14736 0
rnode "VDDD.n1923" 0 81.6174 -100718 13496 0
rnode "VDDD.n1924" 0 0 -102950 14736 0
rnode "VDDD.n1925" 0 81.6174 -100966 13496 0
rnode "VDDD.n1926" 0 0 -102950 14736 0
rnode "VDDD.n1927" 0 81.6174 -101214 13496 0
rnode "VDDD.n1928" 0 0 -102950 14736 0
rnode "VDDD.n1929" 0 81.6174 -101462 13496 0
rnode "VDDD.n1930" 0 0 -102950 14736 0
rnode "VDDD.n1931" 0 81.6174 -101710 13496 0
rnode "VDDD.n1932" 0 0 -102950 14736 0
rnode "VDDD.n1933" 0 81.6174 -101958 13496 0
rnode "VDDD.n1934" 0 0 -102950 14736 0
rnode "VDDD.n1935" 0 81.6174 -102206 13496 0
rnode "VDDD.n1936" 0 0 -102950 14736 0
rnode "VDDD.n1937" 0 81.6174 -102454 13496 0
rnode "VDDD.n1938" 0 163.235 -102950 13372 0
rnode "VDDD.n1939" 0 0 -102950 14860 0
rnode "VDDD.n1940" 0 0 -102950 14860 0
rnode "VDDD.n1941" 0 0 -102950 14860 0
rnode "VDDD.n1942" 0 0 -102950 14860 0
rnode "VDDD.n1943" 0 0 -102950 14860 0
rnode "VDDD.n1944" 0 0 -102950 14860 0
rnode "VDDD.n1945" 0 0 -102950 14860 0
rnode "VDDD.n1946" 0 0 -102950 14860 0
rnode "VDDD.n1947" 0 0 -102950 14860 0
rnode "VDDD.n1948" 0 0 -102950 14860 0
rnode "VDDD.n1949" 0 0 -102950 14860 0
rnode "VDDD.n1950" 0 360.696 -102950 14860 0
rnode "VDDD.n1951" 0 0 -102950 14860 0
rnode "VDDD.n1952" 0 0 -102950 14612 0
rnode "VDDD.n1953" 0 0 -102950 14364 0
rnode "VDDD.n1954" 0 0 -102950 14116 0
rnode "VDDD.n1955" 0 0 -102950 13248 0
rnode "VDDD.n1956" 0 81.6174 -102826 13496 0
rnode "VDDD.n1957" 0 0 -102950 13248 0
rnode "VDDD.n1958" 0 0 -102950 13620 0
rnode "VDDD.n1959" 0 0 -102950 14860 0
rnode "VDDD.n1960" 0 0 -102950 13992 0
rnode "VDDD.n1961" 0 0 -102950 14240 0
rnode "VDDD.n1962" 0 0 -102950 14488 0
rnode "VDDD.n1963" 0 0 -102950 14736 0
rnode "VDDD.n1964" 0 81.6174 -102578 13496 0
rnode "VDDD.n1965" 0 163.235 -102950 13496 0
rnode "VDDD.n1966" 0 81.6174 -102702 13496 0
rnode "VDDD.n1967" 0 163.235 -102950 13744 0
rnode "VDDD.n1968" 0 1563.99 -99478 13248 0
rnode "VDDD.n1969" 0 1592.28 -94834 12938 0
rnode "VDDD.n1970" 0 92.6357 -94214 12938 0
rnode "VDDD.n1971" 0 92.6357 -93966 12938 0
rnode "VDDD.t817" 0 21.9933 -92560 12120 0
rnode "VDDD.n1972" 0 181.288 -92790 12120 0
rnode "VDDD.t336" 0 21.9933 -91668 12120 0
rnode "VDDD.n1973" 0 40.4576 -91898 12120 0
rnode "VDDD.t452" 0 21.9933 -89948 12118 0
rnode "VDDD.n1974" 0 48.6834 -90178 12118 0
rnode "VDDD.t544" 0 21.9933 -90768 12118 0
rnode "VDDD.n1975" 0 48.7333 -90998 12118 0
rnode "VDDD.t890" 0 31.2771 -81512 12446 0
rnode "VDDD.t245" 0 21.9933 -77068 12118 0
rnode "VDDD.n1976" 0 46.1255 -77298 12118 0
rnode "VDDD.t542" 0 21.9933 -75980 12576 0
rnode "VDDD.n1977" 0 34.7992 -76064 12576 0
rnode "VDDD.n1978" 0 780.653 -75496 13072 0
rnode "VDDD.n1979" 0 23.8803 -75496 12538 0
rnode "VDDD.n1980" 0 23.8803 -76244 12538 0
rnode "VDDD.t658" 0 175.764 -73316 13126 0
rnode "VDDD.n1981" 0 24.2424 -73316 13126 0
rnode "VDDD.n1982" 0 24.2424 -73316 11950 0
rnode "VDDD.t659" 0 21.9933 -73426 12576 0
rnode "VDDD.n1983" 0 34.7992 -73510 12576 0
rnode "VDDD.n1984" 0 776.598 -73638 13072 0
rnode "VDDD.n1985" 0 229.055 -73316 13126 0
rnode "VDDD.n1986" 0 964.466 -72942 13072 0
rnode "VDDD.t540" 0 447.061 -71970 12542 0
rnode "VDDD.n1987" 0 316.282 -72942 12538 0
rnode "VDDD.n1988" 0 23.8803 -72942 12538 0
rnode "VDDD.n1989" 0 18.6183 -72942 12538 0
rnode "VDDD.n1990" 0 22.9413 -73316 11950 0
rnode "VDDD.n1991" 0 32.969 -73690 12538 0
rnode "VDDD.n1992" 0 23.8803 -73690 12538 0
rnode "VDDD.n1993" 0 283.483 -73690 12538 0
rnode "VDDD.t316" 0 371.336 -74524 12542 0
rnode "VDDD.n1994" 0 18.6183 -75496 12538 0
rnode "VDDD.n1995" 0 32.969 -76244 12538 0
rnode "VDDD.n1996" 0 22.9413 -75870 11950 0
rnode "VDDD.n1997" 0 154.264 -75870 11950 0
rnode "VDDD.t451" 0 164.861 -89920 12118 0
rnode "VDDD.n1998" 0 53.2652 -90998 12118 0
rnode "VDDD.t816" 0 231.1 -92532 12120 0
rnode "VDDD.n1999" 0 210.824 -91898 12120 0
rnode "VDDD.t335" 0 184.261 -91640 12120 0
rnode "VDDD.n2000" 0 37.1376 -90178 12118 0
rnode "VDDD.t543" 0 119.736 -90740 12118 0
rnode "VDDD.n2001" 0 121.495 -90263 11656 0
rnode "VDDD.n2002" 0 326.461 -91182 11591 0
rnode "VDDD.n2003" 0 412.298 -89166 12902 0
rnode "VDDD.t608" 0 363.823 -88676 12446 0
rnode "VDDD.t141" 0 394.923 -87692 12446 0
rnode "VDDD.t303" 0 401.834 -87076 12446 0
rnode "VDDD.t304" 0 401.834 -86064 12446 0
rnode "VDDD.t916" 0 488.717 -85448 12446 0
rnode "VDDD.t450" 0 700.988 -84084 12446 0
rnode "VDDD.t449" 0 641.75 -82608 12446 0
rnode "VDDD.t889" 0 429.479 -81484 12446 0
rnode "VDDD.t822" 0 404.796 -80868 12446 0
rnode "VDDD.t346" 0 404.796 -79844 12446 0
rnode "VDDD.t83" 0 441.326 -79228 12446 0
rnode "VDDD.t607" 0 476.376 -78056 12446 0
rnode "VDDD.n2004" 0 227.501 -77298 12118 0
rnode "VDDD.t244" 0 216.295 -77040 12118 0
rnode "VDDD.n2005" 0 243.022 -76370 12490 0
rnode "VDDD.n2006" 0 8.22756 -75496 12538 0
rnode "VDDD.n2007" 0 204.539 -75370 12540 0
rnode "VDDD.t541" 0 96.7287 -75870 12576 0
rnode "VDDD.n2008" 0 155.911 -75870 13126 0
rnode "VDDD.n2009" 0 229.055 -75870 13126 0
rnode "VDDD.n2010" 0 438.733 -76192 13072 0
rnode "VDDD.n2011" 0 1456.2 -77154 13072 0
rnode "VDDD.t347" 0 31.277 -79872 12446 0
rnode "VDDD.n2012" 0 1742.1 -80044 12986 0
rnode "VDDD.n2013" 0 2375.87 -81854 12976 0
rnode "VDDD.t305" 0 31.277 -86092 12446 0
rnode "VDDD.n2014" 0 2359.23 -86264 12986 0
rnode "VDDD.t142" 0 31.277 -87720 12446 0
rnode "VDDD.n2015" 0 1594.79 -87892 12986 0
rnode "VDDD.n2016" 0 1567.49 -90444 12690 0
rnode "VDDD.n2017" 0 927.64 -91898 12690 0
rnode "VDDD.n2018" 0 713.598 -92790 12690 0
rnode "VDDD.n2019" 0 57.1322 -94834 13062 0
rnode "VDDD.n2020" 0 0 -94834 13310 0
rnode "VDDD.n2021" 0 0 -94834 13186 0
rnode "VDDD.n2022" 0 0 -94834 13186 0
rnode "VDDD.n2023" 0 57.1322 -94834 13186 0
rnode "VDDD.n2024" 0 0 -94834 13434 0
rnode "VDDD.n2025" 0 0 -94834 13186 0
rnode "VDDD.n2026" 0 92.6357 -94462 12938 0
rnode "VDDD.n2027" 0 92.6357 -94710 12938 0
rnode "VDDD.n2028" 0 0 -94834 13186 0
rnode "VDDD.n2029" 0 0 -94834 13310 0
rnode "VDDD.n2030" 0 0 -94834 13310 0
rnode "VDDD.n2031" 0 92.6357 -94586 12938 0
rnode "VDDD.n2032" 0 57.1322 -94834 13310 0
rnode "VDDD.n2033" 0 0 -94834 13310 0
rnode "VDDD.n2034" 0 92.1487 -94834 13434 0
rnode "VDDD.n2035" 0 390.947 -93718 12938 0
rnode "VDDD.n2036" 0 860.208 -93718 12938 0
rnode "VDDD.n2037" 0 0 -94826 9328 0
rnode "VDDD.n2038" 0 0 -94826 9328 0
rnode "VDDD.n2039" 0 0 -94826 9328 0
rnode "VDDD.n2040" 0 860.208 -94826 9328 0
rnode "VDDD.n2041" 0 0 -94826 9328 0
rnode "VDDD.n2042" 0 29.9536 -93958 8832 0
rnode "VDDD.n2043" 0 75.5619 -93710 8832 0
rnode "VDDD.n2044" 0 372.004 -93710 8832 0
rnode "VDDD.t563" 0 21.9933 -90840 8010 0
rnode "VDDD.t317" 0 848.782 -74524 8300 0
rnode "VDDD.n2045" 0 647.403 -76910 8010 0
rnode "VDDD.t25" 0 206.176 -77168 8010 0
rnode "VDDD.n2046" 0 187.437 -77730 8010 0
rnode "VDDD.t629" 0 376.458 -77988 8010 0
rnode "VDDD.t300" 0 548.476 -79232 8338 0
rnode "VDDD.t101" 0 394.923 -80216 8338 0
rnode "VDDD.t323" 0 401.834 -80832 8338 0
rnode "VDDD.t776" 0 401.834 -81844 8338 0
rnode "VDDD.t893" 0 488.717 -82460 8338 0
rnode "VDDD.t631" 0 700.988 -83824 8338 0
rnode "VDDD.t628" 0 641.75 -85300 8338 0
rnode "VDDD.t897" 0 429.479 -86424 8338 0
rnode "VDDD.t724" 0 404.796 -87040 8338 0
rnode "VDDD.t652" 0 404.796 -88064 8338 0
rnode "VDDD.t121" 0 441.326 -88680 8338 0
rnode "VDDD.t299" 0 482.442 -89852 8338 0
rnode "VDDD.t562" 0 126.976 -90868 8010 0
rnode "VDDD.n2047" 0 148.088 -90610 8010 0
rnode "VDDD.n2048" 0 41.6147 -90610 8010 0
rnode "VDDD.n2049" 0 767.994 -90754 8730 0
rnode "VDDD.t653" 0 31.2672 -88036 8338 0
rnode "VDDD.n2050" 0 618.117 -87864 8878 0
rnode "VDDD.n2051" 0 839.117 -86054 8868 0
rnode "VDDD.t777" 0 31.2672 -81816 8338 0
rnode "VDDD.n2052" 0 828.463 -81644 8878 0
rnode "VDDD.t102" 0 31.2672 -80188 8338 0
rnode "VDDD.n2053" 0 538.342 -80016 8878 0
rnode "VDDD.n2054" 0 413.649 -77730 8580 0
rnode "VDDD.n2055" 0 748.169 -76910 8580 0
rnode "VDDD.n2056" 0 728.25 -70570 9442 0
rnode "VDDD.n2057" 0 29.1374 -70446 8946 0
rnode "VDDD.n2058" 0 28.5661 -70446 8946 0
rnode "VDDD.n2059" 0 28.5661 -70322 8946 0
rnode "VDDD.n2060" 0 28.5661 -70198 8946 0
rnode "VDDD.n2061" 0 28.5661 -70074 8946 0
rnode "VDDD.n2062" 0 28.5661 -69950 8946 0
rnode "VDDD.n2063" 0 28.5661 -69826 8946 0
rnode "VDDD.n2064" 0 28.5661 -69702 8946 0
rnode "VDDD.n2065" 0 82.9525 -69702 8946 0
rnode "VDDD.n2066" 0 37.4706 -69578 8946 0
rnode "VDDD.n2067" 0 35.8123 -69454 9070 0
rnode "VDDD.n2068" 0 0 -69454 9070 0
rnode "VDDD.n2069" 0 82.0123 -69454 8946 0
rnode "VDDD.n2070" 0 35.4772 -70570 8946 0
rnode "VDDD.n2071" 0 837.631 -70570 9442 0
rnode "VDDD.n2072" 0 837.631 -69440 12954 0
rnode "VDDD.n2073" 0 57.1322 -70556 13326 0
rnode "VDDD.n2074" 0 0 -69440 13078 0
rnode "VDDD.n2075" 0 28.5661 -70432 12954 0
rnode "VDDD.n2076" 0 0 -70556 13326 0
rnode "VDDD.n2077" 0 28.5661 -69564 12954 0
rnode "VDDD.n2078" 0 0 -69440 13078 0
rnode "VDDD.n2079" 0 0 -70556 13202 0
rnode "VDDD.n2080" 0 0 -69440 13078 0
rnode "VDDD.n2081" 0 0 -69440 13078 0
rnode "VDDD.n2082" 0 0 -69440 13078 0
rnode "VDDD.n2083" 0 57.1322 -69440 13078 0
rnode "VDDD.n2084" 0 0 -69440 13078 0
rnode "VDDD.n2085" 0 28.5661 -70184 12954 0
rnode "VDDD.n2086" 0 0 -70556 13202 0
rnode "VDDD.n2087" 0 0 -70556 13202 0
rnode "VDDD.n2088" 0 0 -70556 13202 0
rnode "VDDD.n2089" 0 57.1322 -70556 13202 0
rnode "VDDD.n2090" 0 0 -70556 13202 0
rnode "VDDD.n2091" 0 28.5661 -69812 12954 0
rnode "VDDD.n2092" 0 84.7768 -70556 13450 0
rnode "VDDD.n2093" 0 0 -70556 13450 0
rnode "VDDD.n2094" 0 35.4772 -70556 12954 0
rnode "VDDD.n2095" 0 35.6015 -70556 12954 0
rnode "VDDD.n2096" 0 0.439303 -70432 12954 0
rnode "VDDD.n2097" 0 28.5422 -70308 12954 0
rnode "VDDD.n2098" 0 28.5661 -70308 13078 0
rnode "VDDD.n2099" 0 81.6174 -70308 13078 0
rnode "VDDD.n2100" 0 81.6174 -70184 13078 0
rnode "VDDD.n2101" 0 61.2131 -70060 13078 0
rnode "VDDD.n2102" 0 28.5661 -70060 13078 0
rnode "VDDD.n2103" 0 6.73344 -69936 12954 0
rnode "VDDD.n2104" 0 28.5661 -69936 13078 0
rnode "VDDD.n2105" 0 61.2131 -69936 13078 0
rnode "VDDD.n2106" 0 81.6174 -69812 13078 0
rnode "VDDD.n2107" 0 81.6174 -69688 13078 0
rnode "VDDD.n2108" 0 28.5661 -69688 13078 0
rnode "VDDD.n2109" 0 28.5422 -69688 12954 0
rnode "VDDD.n2110" 0 0.439303 -69564 12954 0
rnode "VDDD.n2111" 0 35.6015 -69440 13078 0
rnode "VDDD.n2112" 0 2209.6 -69440 13078 0
rnode "VDDD.n2113" 0 2238.07 -62834 12938 0
rnode "VDDD.n2114" 0 92.6357 -62214 12938 0
rnode "VDDD.n2115" 0 92.6357 -61966 12938 0
rnode "VDDD.t61" 0 21.9933 -60560 12120 0
rnode "VDDD.n2116" 0 181.288 -60790 12120 0
rnode "VDDD.t66" 0 21.9933 -59668 12120 0
rnode "VDDD.n2117" 0 40.4576 -59898 12120 0
rnode "VDDD.t231" 0 21.9933 -57948 12118 0
rnode "VDDD.n2118" 0 48.6834 -58178 12118 0
rnode "VDDD.t557" 0 21.9933 -58768 12118 0
rnode "VDDD.n2119" 0 48.7333 -58998 12118 0
rnode "VDDD.t892" 0 31.2771 -49512 12446 0
rnode "VDDD.t700" 0 21.9933 -45068 12118 0
rnode "VDDD.n2120" 0 46.1255 -45298 12118 0
rnode "VDDD.t559" 0 21.9933 -43980 12576 0
rnode "VDDD.n2121" 0 34.7992 -44064 12576 0
rnode "VDDD.n2122" 0 780.653 -43496 13072 0
rnode "VDDD.n2123" 0 23.8803 -43496 12538 0
rnode "VDDD.n2124" 0 23.8803 -44244 12538 0
rnode "VDDD.t325" 0 175.764 -41316 13126 0
rnode "VDDD.n2125" 0 24.2424 -41316 13126 0
rnode "VDDD.n2126" 0 24.2424 -41316 11950 0
rnode "VDDD.t326" 0 21.9933 -41426 12576 0
rnode "VDDD.n2127" 0 34.7992 -41510 12576 0
rnode "VDDD.n2128" 0 776.598 -41638 13072 0
rnode "VDDD.n2129" 0 229.055 -41316 13126 0
rnode "VDDD.n2130" 0 964.466 -40942 13072 0
rnode "VDDD.t555" 0 447.061 -39970 12542 0
rnode "VDDD.n2131" 0 316.282 -40942 12538 0
rnode "VDDD.n2132" 0 23.8803 -40942 12538 0
rnode "VDDD.n2133" 0 18.6183 -40942 12538 0
rnode "VDDD.n2134" 0 22.9413 -41316 11950 0
rnode "VDDD.n2135" 0 32.969 -41690 12538 0
rnode "VDDD.n2136" 0 23.8803 -41690 12538 0
rnode "VDDD.n2137" 0 283.483 -41690 12538 0
rnode "VDDD.t67" 0 371.336 -42524 12542 0
rnode "VDDD.n2138" 0 18.6183 -43496 12538 0
rnode "VDDD.n2139" 0 32.969 -44244 12538 0
rnode "VDDD.n2140" 0 22.9413 -43870 11950 0
rnode "VDDD.n2141" 0 154.264 -43870 11950 0
rnode "VDDD.t230" 0 164.861 -57920 12118 0
rnode "VDDD.n2142" 0 53.2652 -58998 12118 0
rnode "VDDD.t60" 0 231.1 -60532 12120 0
rnode "VDDD.n2143" 0 210.824 -59898 12120 0
rnode "VDDD.t65" 0 184.261 -59640 12120 0
rnode "VDDD.n2144" 0 37.1376 -58178 12118 0
rnode "VDDD.t556" 0 119.736 -58740 12118 0
rnode "VDDD.n2145" 0 121.495 -58263 11656 0
rnode "VDDD.n2146" 0 326.461 -59182 11591 0
rnode "VDDD.n2147" 0 412.298 -57166 12902 0
rnode "VDDD.t379" 0 363.823 -56676 12446 0
rnode "VDDD.t84" 0 394.923 -55692 12446 0
rnode "VDDD.t369" 0 401.834 -55076 12446 0
rnode "VDDD.t610" 0 401.834 -54064 12446 0
rnode "VDDD.t881" 0 488.717 -53448 12446 0
rnode "VDDD.t229" 0 700.988 -52084 12446 0
rnode "VDDD.t232" 0 641.75 -50608 12446 0
rnode "VDDD.t891" 0 429.479 -49484 12446 0
rnode "VDDD.t356" 0 404.796 -48868 12446 0
rnode "VDDD.t964" 0 404.796 -47844 12446 0
rnode "VDDD.t125" 0 441.326 -47228 12446 0
rnode "VDDD.t380" 0 476.376 -46056 12446 0
rnode "VDDD.n2148" 0 227.501 -45298 12118 0
rnode "VDDD.t699" 0 216.295 -45040 12118 0
rnode "VDDD.n2149" 0 243.022 -44370 12490 0
rnode "VDDD.n2150" 0 8.22756 -43496 12538 0
rnode "VDDD.n2151" 0 204.539 -43370 12540 0
rnode "VDDD.t558" 0 96.7287 -43870 12576 0
rnode "VDDD.n2152" 0 155.911 -43870 13126 0
rnode "VDDD.n2153" 0 229.055 -43870 13126 0
rnode "VDDD.n2154" 0 438.733 -44192 13072 0
rnode "VDDD.n2155" 0 1456.2 -45154 13072 0
rnode "VDDD.t965" 0 31.277 -47872 12446 0
rnode "VDDD.n2156" 0 1742.1 -48044 12986 0
rnode "VDDD.n2157" 0 2375.87 -49854 12976 0
rnode "VDDD.t611" 0 31.277 -54092 12446 0
rnode "VDDD.n2158" 0 2359.23 -54264 12986 0
rnode "VDDD.t85" 0 31.277 -55720 12446 0
rnode "VDDD.n2159" 0 1594.79 -55892 12986 0
rnode "VDDD.n2160" 0 1567.49 -58444 12690 0
rnode "VDDD.n2161" 0 927.64 -59898 12690 0
rnode "VDDD.n2162" 0 713.598 -60790 12690 0
rnode "VDDD.n2163" 0 57.1322 -62834 13062 0
rnode "VDDD.n2164" 0 0 -62834 13310 0
rnode "VDDD.n2165" 0 0 -62834 13186 0
rnode "VDDD.n2166" 0 0 -62834 13186 0
rnode "VDDD.n2167" 0 57.1322 -62834 13186 0
rnode "VDDD.n2168" 0 0 -62834 13434 0
rnode "VDDD.n2169" 0 0 -62834 13186 0
rnode "VDDD.n2170" 0 92.6357 -62462 12938 0
rnode "VDDD.n2171" 0 92.6357 -62710 12938 0
rnode "VDDD.n2172" 0 0 -62834 13186 0
rnode "VDDD.n2173" 0 0 -62834 13310 0
rnode "VDDD.n2174" 0 0 -62834 13310 0
rnode "VDDD.n2175" 0 92.6357 -62586 12938 0
rnode "VDDD.n2176" 0 57.1322 -62834 13310 0
rnode "VDDD.n2177" 0 0 -62834 13310 0
rnode "VDDD.n2178" 0 92.1487 -62834 13434 0
rnode "VDDD.n2179" 0 390.947 -61718 12938 0
rnode "VDDD.n2180" 0 860.208 -61718 12938 0
rnode "VDDD.n2181" 0 0 -62826 9328 0
rnode "VDDD.n2182" 0 0 -62826 9328 0
rnode "VDDD.n2183" 0 0 -62826 9328 0
rnode "VDDD.n2184" 0 860.208 -62826 9328 0
rnode "VDDD.n2185" 0 0 -62826 9328 0
rnode "VDDD.n2186" 0 29.9536 -61958 8832 0
rnode "VDDD.n2187" 0 75.5619 -61710 8832 0
rnode "VDDD.n2188" 0 372.004 -61710 8832 0
rnode "VDDD.t465" 0 21.9933 -58840 8010 0
rnode "VDDD.t68" 0 848.782 -42524 8300 0
rnode "VDDD.n2189" 0 647.403 -44910 8010 0
rnode "VDDD.t43" 0 206.176 -45168 8010 0
rnode "VDDD.n2190" 0 187.437 -45730 8010 0
rnode "VDDD.t850" 0 376.458 -45988 8010 0
rnode "VDDD.t292" 0 548.476 -47232 8338 0
rnode "VDDD.t135" 0 394.923 -48216 8338 0
rnode "VDDD.t781" 0 401.834 -48832 8338 0
rnode "VDDD.t180" 0 401.834 -49844 8338 0
rnode "VDDD.t909" 0 488.717 -50460 8338 0
rnode "VDDD.t971" 0 700.988 -51824 8338 0
rnode "VDDD.t849" 0 641.75 -53300 8338 0
rnode "VDDD.t914" 0 429.479 -54424 8338 0
rnode "VDDD.t290" 0 404.796 -55040 8338 0
rnode "VDDD.t343" 0 404.796 -56064 8338 0
rnode "VDDD.t148" 0 441.326 -56680 8338 0
rnode "VDDD.t291" 0 482.442 -57852 8338 0
rnode "VDDD.t464" 0 126.976 -58868 8010 0
rnode "VDDD.n2191" 0 148.088 -58610 8010 0
rnode "VDDD.n2192" 0 41.6147 -58610 8010 0
rnode "VDDD.n2193" 0 767.994 -58754 8730 0
rnode "VDDD.t344" 0 31.2672 -56036 8338 0
rnode "VDDD.n2194" 0 618.117 -55864 8878 0
rnode "VDDD.n2195" 0 839.117 -54054 8868 0
rnode "VDDD.t181" 0 31.2672 -49816 8338 0
rnode "VDDD.n2196" 0 828.463 -49644 8878 0
rnode "VDDD.t136" 0 31.2672 -48188 8338 0
rnode "VDDD.n2197" 0 538.342 -48016 8878 0
rnode "VDDD.n2198" 0 413.649 -45730 8580 0
rnode "VDDD.n2199" 0 748.169 -44910 8580 0
rnode "VDDD.n2200" 0 728.25 -38570 9442 0
rnode "VDDD.n2201" 0 29.1374 -38446 8946 0
rnode "VDDD.n2202" 0 28.5661 -38446 8946 0
rnode "VDDD.n2203" 0 28.5661 -38322 8946 0
rnode "VDDD.n2204" 0 28.5661 -38198 8946 0
rnode "VDDD.n2205" 0 28.5661 -38074 8946 0
rnode "VDDD.n2206" 0 28.5661 -37950 8946 0
rnode "VDDD.n2207" 0 28.5661 -37826 8946 0
rnode "VDDD.n2208" 0 28.5661 -37702 8946 0
rnode "VDDD.n2209" 0 82.9525 -37702 8946 0
rnode "VDDD.n2210" 0 37.4706 -37578 8946 0
rnode "VDDD.n2211" 0 35.8123 -37454 9070 0
rnode "VDDD.n2212" 0 0 -37454 9070 0
rnode "VDDD.n2213" 0 82.0123 -37454 8946 0
rnode "VDDD.n2214" 0 35.4772 -38570 8946 0
rnode "VDDD.n2215" 0 837.631 -38570 9442 0
rnode "VDDD.n2216" 0 837.631 -37440 12954 0
rnode "VDDD.n2217" 0 57.1322 -38556 13326 0
rnode "VDDD.n2218" 0 0 -37440 13078 0
rnode "VDDD.n2219" 0 28.5661 -38432 12954 0
rnode "VDDD.n2220" 0 0 -38556 13326 0
rnode "VDDD.n2221" 0 28.5661 -37564 12954 0
rnode "VDDD.n2222" 0 0 -37440 13078 0
rnode "VDDD.n2223" 0 0 -38556 13202 0
rnode "VDDD.n2224" 0 0 -37440 13078 0
rnode "VDDD.n2225" 0 0 -37440 13078 0
rnode "VDDD.n2226" 0 0 -37440 13078 0
rnode "VDDD.n2227" 0 57.1322 -37440 13078 0
rnode "VDDD.n2228" 0 0 -37440 13078 0
rnode "VDDD.n2229" 0 28.5661 -38184 12954 0
rnode "VDDD.n2230" 0 0 -38556 13202 0
rnode "VDDD.n2231" 0 0 -38556 13202 0
rnode "VDDD.n2232" 0 0 -38556 13202 0
rnode "VDDD.n2233" 0 57.1322 -38556 13202 0
rnode "VDDD.n2234" 0 0 -38556 13202 0
rnode "VDDD.n2235" 0 28.5661 -37812 12954 0
rnode "VDDD.n2236" 0 84.7768 -38556 13450 0
rnode "VDDD.n2237" 0 0 -38556 13450 0
rnode "VDDD.n2238" 0 35.4772 -38556 12954 0
rnode "VDDD.n2239" 0 35.6015 -38556 12954 0
rnode "VDDD.n2240" 0 0.439303 -38432 12954 0
rnode "VDDD.n2241" 0 28.5422 -38308 12954 0
rnode "VDDD.n2242" 0 28.5661 -38308 13078 0
rnode "VDDD.n2243" 0 81.6174 -38308 13078 0
rnode "VDDD.n2244" 0 81.6174 -38184 13078 0
rnode "VDDD.n2245" 0 61.2131 -38060 13078 0
rnode "VDDD.n2246" 0 28.5661 -38060 13078 0
rnode "VDDD.n2247" 0 6.73344 -37936 12954 0
rnode "VDDD.n2248" 0 28.5661 -37936 13078 0
rnode "VDDD.n2249" 0 61.2131 -37936 13078 0
rnode "VDDD.n2250" 0 81.6174 -37812 13078 0
rnode "VDDD.n2251" 0 81.6174 -37688 13078 0
rnode "VDDD.n2252" 0 28.5661 -37688 13078 0
rnode "VDDD.n2253" 0 28.5422 -37688 12954 0
rnode "VDDD.n2254" 0 0.439303 -37564 12954 0
rnode "VDDD.n2255" 0 35.6015 -37440 13078 0
rnode "VDDD.n2256" 0 2209.6 -37440 13078 0
rnode "VDDD.n2257" 0 2238.07 -30834 12938 0
rnode "VDDD.n2258" 0 92.6357 -30214 12938 0
rnode "VDDD.n2259" 0 92.6357 -29966 12938 0
rnode "VDDD.t217" 0 21.9933 -28560 12120 0
rnode "VDDD.n2260" 0 181.288 -28790 12120 0
rnode "VDDD.t213" 0 21.9933 -27668 12120 0
rnode "VDDD.n2261" 0 40.4576 -27898 12120 0
rnode "VDDD.t572" 0 21.9933 -25948 12118 0
rnode "VDDD.n2262" 0 48.6834 -26178 12118 0
rnode "VDDD.t456" 0 21.9933 -26768 12118 0
rnode "VDDD.n2263" 0 48.7333 -26998 12118 0
rnode "VDDD.t925" 0 31.2771 -17512 12446 0
rnode "VDDD.t78" 0 21.9933 -13068 12118 0
rnode "VDDD.n2264" 0 46.1255 -13298 12118 0
rnode "VDDD.t458" 0 21.9933 -11980 12576 0
rnode "VDDD.n2265" 0 34.7992 -12064 12576 0
rnode "VDDD.n2266" 0 780.653 -11496 13072 0
rnode "VDDD.n2267" 0 23.8803 -11496 12538 0
rnode "VDDD.n2268" 0 23.8803 -12244 12538 0
rnode "VDDD.t859" 0 175.764 -9316 13126 0
rnode "VDDD.n2269" 0 24.2424 -9316 13126 0
rnode "VDDD.n2270" 0 24.2424 -9316 11950 0
rnode "VDDD.t860" 0 21.9933 -9426 12576 0
rnode "VDDD.n2271" 0 34.7992 -9510 12576 0
rnode "VDDD.n2272" 0 776.598 -9638 13072 0
rnode "VDDD.n2273" 0 229.055 -9316 13126 0
rnode "VDDD.n2274" 0 964.466 -8942 13072 0
rnode "VDDD.t397" 0 447.061 -7970 12542 0
rnode "VDDD.n2275" 0 316.282 -8942 12538 0
rnode "VDDD.n2276" 0 23.8803 -8942 12538 0
rnode "VDDD.n2277" 0 18.6183 -8942 12538 0
rnode "VDDD.n2278" 0 22.9413 -9316 11950 0
rnode "VDDD.n2279" 0 32.969 -9690 12538 0
rnode "VDDD.n2280" 0 23.8803 -9690 12538 0
rnode "VDDD.n2281" 0 283.483 -9690 12538 0
rnode "VDDD.t211" 0 371.336 -10524 12542 0
rnode "VDDD.n2282" 0 18.6183 -11496 12538 0
rnode "VDDD.n2283" 0 32.969 -12244 12538 0
rnode "VDDD.n2284" 0 22.9413 -11870 11950 0
rnode "VDDD.n2285" 0 154.264 -11870 11950 0
rnode "VDDD.t571" 0 164.861 -25920 12118 0
rnode "VDDD.n2286" 0 53.2652 -26998 12118 0
rnode "VDDD.t216" 0 231.1 -28532 12120 0
rnode "VDDD.n2287" 0 210.824 -27898 12120 0
rnode "VDDD.t212" 0 184.261 -27640 12120 0
rnode "VDDD.n2288" 0 37.1376 -26178 12118 0
rnode "VDDD.t455" 0 119.736 -26740 12118 0
rnode "VDDD.n2289" 0 121.495 -26263 11656 0
rnode "VDDD.n2290" 0 326.461 -27182 11591 0
rnode "VDDD.n2291" 0 412.298 -25166 12902 0
rnode "VDDD.t943" 0 363.823 -24676 12446 0
rnode "VDDD.t126" 0 394.923 -23692 12446 0
rnode "VDDD.t319" 0 401.834 -23076 12446 0
rnode "VDDD.t320" 0 401.834 -22064 12446 0
rnode "VDDD.t905" 0 488.717 -21448 12446 0
rnode "VDDD.t570" 0 700.988 -20084 12446 0
rnode "VDDD.t573" 0 641.75 -18608 12446 0
rnode "VDDD.t924" 0 429.479 -17484 12446 0
rnode "VDDD.t274" 0 404.796 -16868 12446 0
rnode "VDDD.t75" 0 404.796 -15844 12446 0
rnode "VDDD.t168" 0 441.326 -15228 12446 0
rnode "VDDD.t944" 0 476.376 -14056 12446 0
rnode "VDDD.n2292" 0 227.501 -13298 12118 0
rnode "VDDD.t77" 0 216.295 -13040 12118 0
rnode "VDDD.n2293" 0 243.022 -12370 12490 0
rnode "VDDD.n2294" 0 8.22756 -11496 12538 0
rnode "VDDD.n2295" 0 204.539 -11370 12540 0
rnode "VDDD.t457" 0 96.7287 -11870 12576 0
rnode "VDDD.n2296" 0 155.911 -11870 13126 0
rnode "VDDD.n2297" 0 229.055 -11870 13126 0
rnode "VDDD.n2298" 0 438.733 -12192 13072 0
rnode "VDDD.n2299" 0 1456.2 -13154 13072 0
rnode "VDDD.t76" 0 31.277 -15872 12446 0
rnode "VDDD.n2300" 0 1742.1 -16044 12986 0
rnode "VDDD.n2301" 0 2375.87 -17854 12976 0
rnode "VDDD.t321" 0 31.277 -22092 12446 0
rnode "VDDD.n2302" 0 2359.23 -22264 12986 0
rnode "VDDD.t127" 0 31.277 -23720 12446 0
rnode "VDDD.n2303" 0 1594.79 -23892 12986 0
rnode "VDDD.n2304" 0 1567.49 -26444 12690 0
rnode "VDDD.n2305" 0 927.64 -27898 12690 0
rnode "VDDD.n2306" 0 713.598 -28790 12690 0
rnode "VDDD.n2307" 0 57.1322 -30834 13062 0
rnode "VDDD.n2308" 0 0 -30834 13310 0
rnode "VDDD.n2309" 0 0 -30834 13186 0
rnode "VDDD.n2310" 0 0 -30834 13186 0
rnode "VDDD.n2311" 0 57.1322 -30834 13186 0
rnode "VDDD.n2312" 0 0 -30834 13434 0
rnode "VDDD.n2313" 0 0 -30834 13186 0
rnode "VDDD.n2314" 0 92.6357 -30462 12938 0
rnode "VDDD.n2315" 0 92.6357 -30710 12938 0
rnode "VDDD.n2316" 0 0 -30834 13186 0
rnode "VDDD.n2317" 0 0 -30834 13310 0
rnode "VDDD.n2318" 0 0 -30834 13310 0
rnode "VDDD.n2319" 0 92.6357 -30586 12938 0
rnode "VDDD.n2320" 0 57.1322 -30834 13310 0
rnode "VDDD.n2321" 0 0 -30834 13310 0
rnode "VDDD.n2322" 0 92.1487 -30834 13434 0
rnode "VDDD.n2323" 0 390.947 -29718 12938 0
rnode "VDDD.n2324" 0 860.208 -29718 12938 0
rnode "VDDD.n2325" 0 0 -30826 9328 0
rnode "VDDD.n2326" 0 0 -30826 9328 0
rnode "VDDD.n2327" 0 0 -30826 9328 0
rnode "VDDD.n2328" 0 860.208 -30826 9328 0
rnode "VDDD.n2329" 0 0 -30826 9328 0
rnode "VDDD.n2330" 0 29.9536 -29958 8832 0
rnode "VDDD.n2331" 0 75.5619 -29710 8832 0
rnode "VDDD.n2332" 0 372.004 -29710 8832 0
rnode "VDDD.t468" 0 21.9933 -26840 8010 0
rnode "VDDD.t210" 0 848.782 -10524 8300 0
rnode "VDDD.n2333" 0 647.403 -12910 8010 0
rnode "VDDD.t264" 0 206.176 -13168 8010 0
rnode "VDDD.n2334" 0 187.437 -13730 8010 0
rnode "VDDD.t962" 0 376.458 -13988 8010 0
rnode "VDDD.t579" 0 548.476 -15232 8338 0
rnode "VDDD.t155" 0 394.923 -16216 8338 0
rnode "VDDD.t961" 0 401.834 -16832 8338 0
rnode "VDDD.t507" 0 401.834 -17844 8338 0
rnode "VDDD.t938" 0 488.717 -18460 8338 0
rnode "VDDD.t178" 0 700.988 -19824 8338 0
rnode "VDDD.t179" 0 641.75 -21300 8338 0
rnode "VDDD.t934" 0 429.479 -22424 8338 0
rnode "VDDD.t322" 0 404.796 -23040 8338 0
rnode "VDDD.t424" 0 404.796 -24064 8338 0
rnode "VDDD.t171" 0 441.326 -24680 8338 0
rnode "VDDD.t784" 0 482.442 -25852 8338 0
rnode "VDDD.t467" 0 126.976 -26868 8010 0
rnode "VDDD.n2335" 0 148.088 -26610 8010 0
rnode "VDDD.n2336" 0 41.6147 -26610 8010 0
rnode "VDDD.n2337" 0 767.994 -26754 8730 0
rnode "VDDD.t425" 0 31.2672 -24036 8338 0
rnode "VDDD.n2338" 0 618.117 -23864 8878 0
rnode "VDDD.n2339" 0 839.117 -22054 8868 0
rnode "VDDD.t508" 0 31.2672 -17816 8338 0
rnode "VDDD.n2340" 0 828.463 -17644 8878 0
rnode "VDDD.t156" 0 31.2672 -16188 8338 0
rnode "VDDD.n2341" 0 538.342 -16016 8878 0
rnode "VDDD.n2342" 0 413.649 -13730 8580 0
rnode "VDDD.n2343" 0 748.169 -12910 8580 0
rnode "VDDD.n2344" 0 728.25 -6570 9442 0
rnode "VDDD.n2345" 0 29.1374 -6446 8946 0
rnode "VDDD.n2346" 0 28.5661 -6446 8946 0
rnode "VDDD.n2347" 0 28.5661 -6322 8946 0
rnode "VDDD.n2348" 0 28.5661 -6198 8946 0
rnode "VDDD.n2349" 0 28.5661 -6074 8946 0
rnode "VDDD.n2350" 0 28.5661 -5950 8946 0
rnode "VDDD.n2351" 0 28.5661 -5826 8946 0
rnode "VDDD.n2352" 0 28.5661 -5702 8946 0
rnode "VDDD.n2353" 0 82.9525 -5702 8946 0
rnode "VDDD.n2354" 0 37.4706 -5578 8946 0
rnode "VDDD.n2355" 0 35.8123 -5454 9070 0
rnode "VDDD.n2356" 0 0 -5454 9070 0
rnode "VDDD.n2357" 0 82.0123 -5454 8946 0
rnode "VDDD.n2358" 0 35.4772 -6570 8946 0
rnode "VDDD.n2359" 0 837.631 -6570 9442 0
rnode "VDDD.n2360" 0 837.631 -5440 12954 0
rnode "VDDD.n2361" 0 57.1322 -6556 13326 0
rnode "VDDD.n2362" 0 0 -5440 13078 0
rnode "VDDD.n2363" 0 28.5661 -6432 12954 0
rnode "VDDD.n2364" 0 0 -6556 13326 0
rnode "VDDD.n2365" 0 28.5661 -5564 12954 0
rnode "VDDD.n2366" 0 0 -5440 13078 0
rnode "VDDD.n2367" 0 0 -6556 13202 0
rnode "VDDD.n2368" 0 0 -5440 13078 0
rnode "VDDD.n2369" 0 0 -5440 13078 0
rnode "VDDD.n2370" 0 0 -5440 13078 0
rnode "VDDD.n2371" 0 57.1322 -5440 13078 0
rnode "VDDD.n2372" 0 0 -5440 13078 0
rnode "VDDD.n2373" 0 28.5661 -6184 12954 0
rnode "VDDD.n2374" 0 0 -6556 13202 0
rnode "VDDD.n2375" 0 0 -6556 13202 0
rnode "VDDD.n2376" 0 0 -6556 13202 0
rnode "VDDD.n2377" 0 57.1322 -6556 13202 0
rnode "VDDD.n2378" 0 0 -6556 13202 0
rnode "VDDD.n2379" 0 28.5661 -5812 12954 0
rnode "VDDD.n2380" 0 84.7768 -6556 13450 0
rnode "VDDD.n2381" 0 0 -6556 13450 0
rnode "VDDD.n2382" 0 35.4772 -6556 12954 0
rnode "VDDD.n2383" 0 35.6015 -6556 12954 0
rnode "VDDD.n2384" 0 0.439303 -6432 12954 0
rnode "VDDD.n2385" 0 28.5422 -6308 12954 0
rnode "VDDD.n2386" 0 28.5661 -6308 13078 0
rnode "VDDD.n2387" 0 81.6174 -6308 13078 0
rnode "VDDD.n2388" 0 81.6174 -6184 13078 0
rnode "VDDD.n2389" 0 61.2131 -6060 13078 0
rnode "VDDD.n2390" 0 28.5661 -6060 13078 0
rnode "VDDD.n2391" 0 6.73344 -5936 12954 0
rnode "VDDD.n2392" 0 28.5661 -5936 13078 0
rnode "VDDD.n2393" 0 61.2131 -5936 13078 0
rnode "VDDD.n2394" 0 81.6174 -5812 13078 0
rnode "VDDD.n2395" 0 81.6174 -5688 13078 0
rnode "VDDD.n2396" 0 28.5661 -5688 13078 0
rnode "VDDD.n2397" 0 28.5422 -5688 12954 0
rnode "VDDD.n2398" 0 0.439303 -5564 12954 0
rnode "VDDD.n2399" 0 35.6015 -5440 13078 0
rnode "VDDD.n2400" 0 2209.6 -5440 13078 0
rnode "VDDD.n2401" 0 2238.07 1166 12938 0
rnode "VDDD.n2402" 0 92.6357 1786 12938 0
rnode "VDDD.n2403" 0 92.6357 2034 12938 0
rnode "VDDD.t591" 0 21.9933 3440 12120 0
rnode "VDDD.n2404" 0 181.288 3210 12120 0
rnode "VDDD.t187" 0 21.9933 4332 12120 0
rnode "VDDD.n2405" 0 40.4576 4102 12120 0
rnode "VDDD.t515" 0 21.9933 6052 12118 0
rnode "VDDD.n2406" 0 48.6834 5822 12118 0
rnode "VDDD.t332" 0 21.9933 5232 12118 0
rnode "VDDD.n2407" 0 48.7333 5002 12118 0
rnode "VDDD.t923" 0 31.2771 14488 12446 0
rnode "VDDD.t704" 0 21.9933 18932 12118 0
rnode "VDDD.n2408" 0 46.1255 18702 12118 0
rnode "VDDD.t205" 0 21.9933 20020 12576 0
rnode "VDDD.n2409" 0 34.7992 19936 12576 0
rnode "VDDD.n2410" 0 780.653 20504 13072 0
rnode "VDDD.n2411" 0 23.8803 20504 12538 0
rnode "VDDD.n2412" 0 23.8803 19756 12538 0
rnode "VDDD.t446" 0 175.764 22684 13126 0
rnode "VDDD.n2413" 0 24.2424 22684 13126 0
rnode "VDDD.n2414" 0 24.2424 22684 11950 0
rnode "VDDD.t447" 0 21.9933 22574 12576 0
rnode "VDDD.n2415" 0 34.7992 22490 12576 0
rnode "VDDD.n2416" 0 776.598 22362 13072 0
rnode "VDDD.n2417" 0 229.055 22684 13126 0
rnode "VDDD.n2418" 0 964.466 23058 13072 0
rnode "VDDD.t868" 0 447.061 24030 12542 0
rnode "VDDD.n2419" 0 316.282 23058 12538 0
rnode "VDDD.n2420" 0 23.8803 23058 12538 0
rnode "VDDD.n2421" 0 18.6183 23058 12538 0
rnode "VDDD.n2422" 0 22.9413 22684 11950 0
rnode "VDDD.n2423" 0 32.969 22310 12538 0
rnode "VDDD.n2424" 0 23.8803 22310 12538 0
rnode "VDDD.n2425" 0 283.483 22310 12538 0
rnode "VDDD.t640" 0 371.336 21476 12542 0
rnode "VDDD.n2426" 0 18.6183 20504 12538 0
rnode "VDDD.n2427" 0 32.969 19756 12538 0
rnode "VDDD.n2428" 0 22.9413 20130 11950 0
rnode "VDDD.n2429" 0 154.264 20130 11950 0
rnode "VDDD.t514" 0 164.861 6080 12118 0
rnode "VDDD.n2430" 0 53.2652 5002 12118 0
rnode "VDDD.t590" 0 231.1 3468 12120 0
rnode "VDDD.n2431" 0 210.824 4102 12120 0
rnode "VDDD.t186" 0 184.261 4360 12120 0
rnode "VDDD.n2432" 0 37.1376 5822 12118 0
rnode "VDDD.t331" 0 119.736 5260 12118 0
rnode "VDDD.n2433" 0 121.495 5737 11656 0
rnode "VDDD.n2434" 0 326.461 4818 11591 0
rnode "VDDD.n2435" 0 412.298 6834 12902 0
rnode "VDDD.t538" 0 363.823 7324 12446 0
rnode "VDDD.t109" 0 394.923 8308 12446 0
rnode "VDDD.t780" 0 401.834 8924 12446 0
rnode "VDDD.t967" 0 401.834 9936 12446 0
rnode "VDDD.t899" 0 488.717 10552 12446 0
rnode "VDDD.t516" 0 700.988 11916 12446 0
rnode "VDDD.t517" 0 641.75 13392 12446 0
rnode "VDDD.t922" 0 429.479 14516 12446 0
rnode "VDDD.t757" 0 404.796 15132 12446 0
rnode "VDDD.t701" 0 404.796 16156 12446 0
rnode "VDDD.t140" 0 441.326 16772 12446 0
rnode "VDDD.t539" 0 476.376 17944 12446 0
rnode "VDDD.n2436" 0 227.501 18702 12118 0
rnode "VDDD.t703" 0 216.295 18960 12118 0
rnode "VDDD.n2437" 0 243.022 19630 12490 0
rnode "VDDD.n2438" 0 8.22756 20504 12538 0
rnode "VDDD.n2439" 0 204.539 20630 12540 0
rnode "VDDD.t204" 0 96.7287 20130 12576 0
rnode "VDDD.n2440" 0 155.911 20130 13126 0
rnode "VDDD.n2441" 0 229.055 20130 13126 0
rnode "VDDD.n2442" 0 438.733 19808 13072 0
rnode "VDDD.n2443" 0 1456.2 18846 13072 0
rnode "VDDD.t702" 0 31.277 16128 12446 0
rnode "VDDD.n2444" 0 1742.1 15956 12986 0
rnode "VDDD.n2445" 0 2375.87 14146 12976 0
rnode "VDDD.t968" 0 31.277 9908 12446 0
rnode "VDDD.n2446" 0 2359.23 9736 12986 0
rnode "VDDD.t110" 0 31.277 8280 12446 0
rnode "VDDD.n2447" 0 1594.79 8108 12986 0
rnode "VDDD.n2448" 0 1567.49 5556 12690 0
rnode "VDDD.n2449" 0 927.64 4102 12690 0
rnode "VDDD.n2450" 0 713.598 3210 12690 0
rnode "VDDD.n2451" 0 57.1322 1166 13062 0
rnode "VDDD.n2452" 0 0 1166 13310 0
rnode "VDDD.n2453" 0 0 1166 13186 0
rnode "VDDD.n2454" 0 0 1166 13186 0
rnode "VDDD.n2455" 0 57.1322 1166 13186 0
rnode "VDDD.n2456" 0 0 1166 13434 0
rnode "VDDD.n2457" 0 0 1166 13186 0
rnode "VDDD.n2458" 0 92.6357 1538 12938 0
rnode "VDDD.n2459" 0 92.6357 1290 12938 0
rnode "VDDD.n2460" 0 0 1166 13186 0
rnode "VDDD.n2461" 0 0 1166 13310 0
rnode "VDDD.n2462" 0 0 1166 13310 0
rnode "VDDD.n2463" 0 92.6357 1414 12938 0
rnode "VDDD.n2464" 0 57.1322 1166 13310 0
rnode "VDDD.n2465" 0 0 1166 13310 0
rnode "VDDD.n2466" 0 92.1487 1166 13434 0
rnode "VDDD.n2467" 0 390.947 2282 12938 0
rnode "VDDD.n2468" 0 860.208 2282 12938 0
rnode "VDDD.n2469" 0 0 1174 9328 0
rnode "VDDD.n2470" 0 0 1174 9328 0
rnode "VDDD.n2471" 0 0 1174 9328 0
rnode "VDDD.n2472" 0 860.208 1174 9328 0
rnode "VDDD.n2473" 0 0 1174 9328 0
rnode "VDDD.n2474" 0 29.9536 2042 8832 0
rnode "VDDD.n2475" 0 75.5619 2290 8832 0
rnode "VDDD.n2476" 0 372.004 2290 8832 0
rnode "VDDD.t801" 0 21.9933 5160 8010 0
rnode "VDDD.t302" 0 848.782 21476 8300 0
rnode "VDDD.n2477" 0 647.403 19090 8010 0
rnode "VDDD.t38" 0 206.176 18832 8010 0
rnode "VDDD.n2478" 0 187.437 18270 8010 0
rnode "VDDD.t705" 0 376.458 18012 8010 0
rnode "VDDD.t364" 0 548.476 16768 8338 0
rnode "VDDD.t128" 0 394.923 15784 8338 0
rnode "VDDD.t966" 0 401.834 15168 8338 0
rnode "VDDD.t526" 0 401.834 14156 8338 0
rnode "VDDD.t896" 0 488.717 13540 8338 0
rnode "VDDD.t708" 0 700.988 12176 8338 0
rnode "VDDD.t707" 0 641.75 10700 8338 0
rnode "VDDD.t903" 0 429.479 9576 8338 0
rnode "VDDD.t651" 0 404.796 8960 8338 0
rnode "VDDD.t520" 0 404.796 7936 8338 0
rnode "VDDD.t120" 0 441.326 7320 8338 0
rnode "VDDD.t365" 0 482.442 6148 8338 0
rnode "VDDD.t800" 0 126.976 5132 8010 0
rnode "VDDD.n2479" 0 148.088 5390 8010 0
rnode "VDDD.n2480" 0 41.6147 5390 8010 0
rnode "VDDD.n2481" 0 767.994 5246 8730 0
rnode "VDDD.t521" 0 31.2672 7964 8338 0
rnode "VDDD.n2482" 0 618.117 8136 8878 0
rnode "VDDD.n2483" 0 839.117 9946 8868 0
rnode "VDDD.t527" 0 31.2672 14184 8338 0
rnode "VDDD.n2484" 0 828.463 14356 8878 0
rnode "VDDD.t129" 0 31.2672 15812 8338 0
rnode "VDDD.n2485" 0 538.342 15984 8878 0
rnode "VDDD.n2486" 0 413.649 18270 8580 0
rnode "VDDD.n2487" 0 748.169 19090 8580 0
rnode "VDDD.n2488" 0 728.25 25430 9442 0
rnode "VDDD.n2489" 0 29.1374 25554 8946 0
rnode "VDDD.n2490" 0 28.5661 25554 8946 0
rnode "VDDD.n2491" 0 28.5661 25678 8946 0
rnode "VDDD.n2492" 0 28.5661 25802 8946 0
rnode "VDDD.n2493" 0 28.5661 25926 8946 0
rnode "VDDD.n2494" 0 28.5661 26050 8946 0
rnode "VDDD.n2495" 0 28.5661 26174 8946 0
rnode "VDDD.n2496" 0 28.5661 26298 8946 0
rnode "VDDD.n2497" 0 82.9525 26298 8946 0
rnode "VDDD.n2498" 0 37.4706 26422 8946 0
rnode "VDDD.n2499" 0 35.8123 26546 9070 0
rnode "VDDD.n2500" 0 0 26546 9070 0
rnode "VDDD.n2501" 0 82.0123 26546 8946 0
rnode "VDDD.n2502" 0 35.4772 25430 8946 0
rnode "VDDD.n2503" 0 837.631 25430 9442 0
rnode "VDDD.n2504" 0 837.631 26560 12954 0
rnode "VDDD.n2505" 0 57.1322 25444 13326 0
rnode "VDDD.n2506" 0 0 26560 13078 0
rnode "VDDD.n2507" 0 28.5661 25568 12954 0
rnode "VDDD.n2508" 0 0 25444 13326 0
rnode "VDDD.n2509" 0 28.5661 26436 12954 0
rnode "VDDD.n2510" 0 0 26560 13078 0
rnode "VDDD.n2511" 0 0 25444 13202 0
rnode "VDDD.n2512" 0 0 26560 13078 0
rnode "VDDD.n2513" 0 0 26560 13078 0
rnode "VDDD.n2514" 0 0 26560 13078 0
rnode "VDDD.n2515" 0 57.1322 26560 13078 0
rnode "VDDD.n2516" 0 0 26560 13078 0
rnode "VDDD.n2517" 0 28.5661 25816 12954 0
rnode "VDDD.n2518" 0 0 25444 13202 0
rnode "VDDD.n2519" 0 0 25444 13202 0
rnode "VDDD.n2520" 0 0 25444 13202 0
rnode "VDDD.n2521" 0 57.1322 25444 13202 0
rnode "VDDD.n2522" 0 0 25444 13202 0
rnode "VDDD.n2523" 0 28.5661 26188 12954 0
rnode "VDDD.n2524" 0 84.7768 25444 13450 0
rnode "VDDD.n2525" 0 0 25444 13450 0
rnode "VDDD.n2526" 0 35.4772 25444 12954 0
rnode "VDDD.n2527" 0 35.6015 25444 12954 0
rnode "VDDD.n2528" 0 0.439303 25568 12954 0
rnode "VDDD.n2529" 0 28.5422 25692 12954 0
rnode "VDDD.n2530" 0 28.5661 25692 13078 0
rnode "VDDD.n2531" 0 81.6174 25692 13078 0
rnode "VDDD.n2532" 0 81.6174 25816 13078 0
rnode "VDDD.n2533" 0 61.2131 25940 13078 0
rnode "VDDD.n2534" 0 28.5661 25940 13078 0
rnode "VDDD.n2535" 0 6.73344 26064 12954 0
rnode "VDDD.n2536" 0 28.5661 26064 13078 0
rnode "VDDD.n2537" 0 61.2131 26064 13078 0
rnode "VDDD.n2538" 0 81.6174 26188 13078 0
rnode "VDDD.n2539" 0 81.6174 26312 13078 0
rnode "VDDD.n2540" 0 28.5661 26312 13078 0
rnode "VDDD.n2541" 0 28.5422 26312 12954 0
rnode "VDDD.n2542" 0 0.439303 26436 12954 0
rnode "VDDD.n2543" 0 35.6015 26560 13078 0
rnode "VDDD.n2544" 0 2209.6 26560 13078 0
rnode "VDDD.n2545" 0 2238.07 33166 12938 0
rnode "VDDD.n2546" 0 92.6357 33786 12938 0
rnode "VDDD.n2547" 0 92.6357 34034 12938 0
rnode "VDDD.t386" 0 21.9933 35440 12120 0
rnode "VDDD.n2548" 0 181.288 35210 12120 0
rnode "VDDD.t697" 0 21.9933 36332 12120 0
rnode "VDDD.n2549" 0 40.4576 36102 12120 0
rnode "VDDD.t53" 0 21.9933 38052 12118 0
rnode "VDDD.n2550" 0 48.6834 37822 12118 0
rnode "VDDD.t798" 0 21.9933 37232 12118 0
rnode "VDDD.n2551" 0 48.7333 37002 12118 0
rnode "VDDD.t888" 0 31.2771 46488 12446 0
rnode "VDDD.t463" 0 21.9933 50932 12118 0
rnode "VDDD.n2552" 0 46.1255 50702 12118 0
rnode "VDDD.t796" 0 21.9933 52020 12576 0
rnode "VDDD.n2553" 0 34.7992 51936 12576 0
rnode "VDDD.n2554" 0 780.653 52504 13072 0
rnode "VDDD.n2555" 0 23.8803 52504 12538 0
rnode "VDDD.n2556" 0 23.8803 51756 12538 0
rnode "VDDD.t852" 0 175.764 54684 13126 0
rnode "VDDD.n2557" 0 24.2424 54684 13126 0
rnode "VDDD.n2558" 0 24.2424 54684 11950 0
rnode "VDDD.t853" 0 21.9933 54574 12576 0
rnode "VDDD.n2559" 0 34.7992 54490 12576 0
rnode "VDDD.n2560" 0 776.598 54362 13072 0
rnode "VDDD.n2561" 0 229.055 54684 13126 0
rnode "VDDD.n2562" 0 964.466 55058 13072 0
rnode "VDDD.t799" 0 447.061 56030 12542 0
rnode "VDDD.n2563" 0 316.282 55058 12538 0
rnode "VDDD.n2564" 0 23.8803 55058 12538 0
rnode "VDDD.n2565" 0 18.6183 55058 12538 0
rnode "VDDD.n2566" 0 22.9413 54684 11950 0
rnode "VDDD.n2567" 0 32.969 54310 12538 0
rnode "VDDD.n2568" 0 23.8803 54310 12538 0
rnode "VDDD.n2569" 0 283.483 54310 12538 0
rnode "VDDD.t698" 0 371.336 53476 12542 0
rnode "VDDD.n2570" 0 18.6183 52504 12538 0
rnode "VDDD.n2571" 0 32.969 51756 12538 0
rnode "VDDD.n2572" 0 22.9413 52130 11950 0
rnode "VDDD.n2573" 0 154.264 52130 11950 0
rnode "VDDD.t52" 0 164.861 38080 12118 0
rnode "VDDD.n2574" 0 53.2652 37002 12118 0
rnode "VDDD.t385" 0 231.1 35468 12120 0
rnode "VDDD.n2575" 0 210.824 36102 12120 0
rnode "VDDD.t696" 0 184.261 36360 12120 0
rnode "VDDD.n2576" 0 37.1376 37822 12118 0
rnode "VDDD.t797" 0 119.736 37260 12118 0
rnode "VDDD.n2577" 0 121.495 37737 11656 0
rnode "VDDD.n2578" 0 326.461 36818 11591 0
rnode "VDDD.n2579" 0 412.298 38834 12902 0
rnode "VDDD.t710" 0 363.823 39324 12446 0
rnode "VDDD.t79" 0 394.923 40308 12446 0
rnode "VDDD.t64" 0 401.834 40924 12446 0
rnode "VDDD.t528" 0 401.834 41936 12446 0
rnode "VDDD.t939" 0 488.717 42552 12446 0
rnode "VDDD.t54" 0 700.988 43916 12446 0
rnode "VDDD.t55" 0 641.75 45392 12446 0
rnode "VDDD.t887" 0 429.479 46516 12446 0
rnode "VDDD.t239" 0 404.796 47132 12446 0
rnode "VDDD.t393" 0 404.796 48156 12446 0
rnode "VDDD.t98" 0 441.326 48772 12446 0
rnode "VDDD.t709" 0 476.376 49944 12446 0
rnode "VDDD.n2580" 0 227.501 50702 12118 0
rnode "VDDD.t462" 0 216.295 50960 12118 0
rnode "VDDD.n2581" 0 243.022 51630 12490 0
rnode "VDDD.n2582" 0 8.22756 52504 12538 0
rnode "VDDD.n2583" 0 204.539 52630 12540 0
rnode "VDDD.t795" 0 96.7287 52130 12576 0
rnode "VDDD.n2584" 0 155.911 52130 13126 0
rnode "VDDD.n2585" 0 229.055 52130 13126 0
rnode "VDDD.n2586" 0 438.733 51808 13072 0
rnode "VDDD.n2587" 0 1456.2 50846 13072 0
rnode "VDDD.t394" 0 31.277 48128 12446 0
rnode "VDDD.n2588" 0 1742.1 47956 12986 0
rnode "VDDD.n2589" 0 2375.87 46146 12976 0
rnode "VDDD.t529" 0 31.277 41908 12446 0
rnode "VDDD.n2590" 0 2359.23 41736 12986 0
rnode "VDDD.t80" 0 31.277 40280 12446 0
rnode "VDDD.n2591" 0 1594.79 40108 12986 0
rnode "VDDD.n2592" 0 1567.49 37556 12690 0
rnode "VDDD.n2593" 0 927.64 36102 12690 0
rnode "VDDD.n2594" 0 713.598 35210 12690 0
rnode "VDDD.n2595" 0 57.1322 33166 13062 0
rnode "VDDD.n2596" 0 0 33166 13310 0
rnode "VDDD.n2597" 0 0 33166 13186 0
rnode "VDDD.n2598" 0 0 33166 13186 0
rnode "VDDD.n2599" 0 57.1322 33166 13186 0
rnode "VDDD.n2600" 0 0 33166 13434 0
rnode "VDDD.n2601" 0 0 33166 13186 0
rnode "VDDD.n2602" 0 92.6357 33538 12938 0
rnode "VDDD.n2603" 0 92.6357 33290 12938 0
rnode "VDDD.n2604" 0 0 33166 13186 0
rnode "VDDD.n2605" 0 0 33166 13310 0
rnode "VDDD.n2606" 0 0 33166 13310 0
rnode "VDDD.n2607" 0 92.6357 33414 12938 0
rnode "VDDD.n2608" 0 57.1322 33166 13310 0
rnode "VDDD.n2609" 0 0 33166 13310 0
rnode "VDDD.n2610" 0 92.1487 33166 13434 0
rnode "VDDD.n2611" 0 390.947 34282 12938 0
rnode "VDDD.n2612" 0 860.208 34282 12938 0
rnode "VDDD.n2613" 0 0 33174 9328 0
rnode "VDDD.n2614" 0 0 33174 9328 0
rnode "VDDD.n2615" 0 0 33174 9328 0
rnode "VDDD.n2616" 0 860.208 33174 9328 0
rnode "VDDD.n2617" 0 0 33174 9328 0
rnode "VDDD.n2618" 0 29.9536 34042 8832 0
rnode "VDDD.n2619" 0 75.5619 34290 8832 0
rnode "VDDD.n2620" 0 372.004 34290 8832 0
rnode "VDDD.t666" 0 21.9933 37160 8010 0
rnode "VDDD.t695" 0 848.782 53476 8300 0
rnode "VDDD.n2621" 0 647.403 51090 8010 0
rnode "VDDD.t10" 0 206.176 50832 8010 0
rnode "VDDD.n2622" 0 187.437 50270 8010 0
rnode "VDDD.t788" 0 376.458 50012 8010 0
rnode "VDDD.t718" 0 548.476 48768 8338 0
rnode "VDDD.t103" 0 394.923 47784 8338 0
rnode "VDDD.t855" 0 401.834 47168 8338 0
rnode "VDDD.t306" 0 401.834 46156 8338 0
rnode "VDDD.t882" 0 488.717 45540 8338 0
rnode "VDDD.t787" 0 700.988 44176 8338 0
rnode "VDDD.t786" 0 641.75 42700 8338 0
rnode "VDDD.t877" 0 429.479 41576 8338 0
rnode "VDDD.t293" 0 404.796 40960 8338 0
rnode "VDDD.t667" 0 404.796 39936 8338 0
rnode "VDDD.t93" 0 441.326 39320 8338 0
rnode "VDDD.t717" 0 482.442 38148 8338 0
rnode "VDDD.t665" 0 126.976 37132 8010 0
rnode "VDDD.n2623" 0 148.088 37390 8010 0
rnode "VDDD.n2624" 0 41.6147 37390 8010 0
rnode "VDDD.n2625" 0 767.994 37246 8730 0
rnode "VDDD.t668" 0 31.2672 39964 8338 0
rnode "VDDD.n2626" 0 618.117 40136 8878 0
rnode "VDDD.n2627" 0 839.117 41946 8868 0
rnode "VDDD.t307" 0 31.2672 46184 8338 0
rnode "VDDD.n2628" 0 828.463 46356 8878 0
rnode "VDDD.t104" 0 31.2672 47812 8338 0
rnode "VDDD.n2629" 0 538.342 47984 8878 0
rnode "VDDD.n2630" 0 413.649 50270 8580 0
rnode "VDDD.n2631" 0 748.169 51090 8580 0
rnode "VDDD.n2632" 0 728.25 57430 9442 0
rnode "VDDD.n2633" 0 29.1374 57554 8946 0
rnode "VDDD.n2634" 0 28.5661 57554 8946 0
rnode "VDDD.n2635" 0 28.5661 57678 8946 0
rnode "VDDD.n2636" 0 28.5661 57802 8946 0
rnode "VDDD.n2637" 0 28.5661 57926 8946 0
rnode "VDDD.n2638" 0 28.5661 58050 8946 0
rnode "VDDD.n2639" 0 28.5661 58174 8946 0
rnode "VDDD.n2640" 0 28.5661 58298 8946 0
rnode "VDDD.n2641" 0 82.9525 58298 8946 0
rnode "VDDD.n2642" 0 37.4706 58422 8946 0
rnode "VDDD.n2643" 0 35.8123 58546 9070 0
rnode "VDDD.n2644" 0 0 58546 9070 0
rnode "VDDD.n2645" 0 82.0123 58546 8946 0
rnode "VDDD.n2646" 0 35.4772 57430 8946 0
rnode "VDDD.n2647" 0 837.631 57430 9442 0
rnode "VDDD.n2648" 0 837.631 58560 12954 0
rnode "VDDD.n2649" 0 57.1322 57444 13326 0
rnode "VDDD.n2650" 0 0 58560 13078 0
rnode "VDDD.n2651" 0 28.5661 57568 12954 0
rnode "VDDD.n2652" 0 0 57444 13326 0
rnode "VDDD.n2653" 0 28.5661 58436 12954 0
rnode "VDDD.n2654" 0 0 58560 13078 0
rnode "VDDD.n2655" 0 0 57444 13202 0
rnode "VDDD.n2656" 0 0 58560 13078 0
rnode "VDDD.n2657" 0 0 58560 13078 0
rnode "VDDD.n2658" 0 0 58560 13078 0
rnode "VDDD.n2659" 0 57.1322 58560 13078 0
rnode "VDDD.n2660" 0 0 58560 13078 0
rnode "VDDD.n2661" 0 28.5661 57816 12954 0
rnode "VDDD.n2662" 0 0 57444 13202 0
rnode "VDDD.n2663" 0 0 57444 13202 0
rnode "VDDD.n2664" 0 0 57444 13202 0
rnode "VDDD.n2665" 0 57.1322 57444 13202 0
rnode "VDDD.n2666" 0 0 57444 13202 0
rnode "VDDD.n2667" 0 28.5661 58188 12954 0
rnode "VDDD.n2668" 0 84.7768 57444 13450 0
rnode "VDDD.n2669" 0 0 57444 13450 0
rnode "VDDD.n2670" 0 35.4772 57444 12954 0
rnode "VDDD.n2671" 0 35.6015 57444 12954 0
rnode "VDDD.n2672" 0 0.439303 57568 12954 0
rnode "VDDD.n2673" 0 28.5422 57692 12954 0
rnode "VDDD.n2674" 0 28.5661 57692 13078 0
rnode "VDDD.n2675" 0 81.6174 57692 13078 0
rnode "VDDD.n2676" 0 81.6174 57816 13078 0
rnode "VDDD.n2677" 0 61.2131 57940 13078 0
rnode "VDDD.n2678" 0 28.5661 57940 13078 0
rnode "VDDD.n2679" 0 6.73344 58064 12954 0
rnode "VDDD.n2680" 0 28.5661 58064 13078 0
rnode "VDDD.n2681" 0 61.2131 58064 13078 0
rnode "VDDD.n2682" 0 81.6174 58188 13078 0
rnode "VDDD.n2683" 0 81.6174 58312 13078 0
rnode "VDDD.n2684" 0 28.5661 58312 13078 0
rnode "VDDD.n2685" 0 28.5422 58312 12954 0
rnode "VDDD.n2686" 0 0.439303 58436 12954 0
rnode "VDDD.n2687" 0 35.6015 58560 13078 0
rnode "VDDD.n2688" 0 2209.6 58560 13078 0
rnode "VDDD.n2689" 0 2238.07 65166 12938 0
rnode "VDDD.n2690" 0 92.6357 65786 12938 0
rnode "VDDD.n2691" 0 92.6357 66034 12938 0
rnode "VDDD.t834" 0 21.9933 67440 12120 0
rnode "VDDD.n2692" 0 181.288 67210 12120 0
rnode "VDDD.t298" 0 21.9933 68332 12120 0
rnode "VDDD.n2693" 0 40.4576 68102 12120 0
rnode "VDDD.t351" 0 21.9933 70052 12118 0
rnode "VDDD.n2694" 0 48.6834 69822 12118 0
rnode "VDDD.t477" 0 21.9933 69232 12118 0
rnode "VDDD.n2695" 0 48.7333 69002 12118 0
rnode "VDDD.t933" 0 31.2771 78488 12446 0
rnode "VDDD.t281" 0 21.9933 82932 12118 0
rnode "VDDD.n2696" 0 46.1255 82702 12118 0
rnode "VDDD.t475" 0 21.9933 84020 12576 0
rnode "VDDD.n2697" 0 34.7992 83936 12576 0
rnode "VDDD.n2698" 0 780.653 84504 13072 0
rnode "VDDD.n2699" 0 23.8803 84504 12538 0
rnode "VDDD.n2700" 0 23.8803 83756 12538 0
rnode "VDDD.t594" 0 175.764 86684 13126 0
rnode "VDDD.n2701" 0 24.2424 86684 13126 0
rnode "VDDD.n2702" 0 24.2424 86684 11950 0
rnode "VDDD.t595" 0 21.9933 86574 12576 0
rnode "VDDD.n2703" 0 34.7992 86490 12576 0
rnode "VDDD.n2704" 0 776.598 86362 13072 0
rnode "VDDD.n2705" 0 229.055 86684 13126 0
rnode "VDDD.n2706" 0 964.466 87058 13072 0
rnode "VDDD.t478" 0 447.061 88030 12542 0
rnode "VDDD.n2707" 0 316.282 87058 12538 0
rnode "VDDD.n2708" 0 23.8803 87058 12538 0
rnode "VDDD.n2709" 0 18.6183 87058 12538 0
rnode "VDDD.n2710" 0 22.9413 86684 11950 0
rnode "VDDD.n2711" 0 32.969 86310 12538 0
rnode "VDDD.n2712" 0 23.8803 86310 12538 0
rnode "VDDD.n2713" 0 283.483 86310 12538 0
rnode "VDDD.t294" 0 371.336 85476 12542 0
rnode "VDDD.n2714" 0 18.6183 84504 12538 0
rnode "VDDD.n2715" 0 32.969 83756 12538 0
rnode "VDDD.n2716" 0 22.9413 84130 11950 0
rnode "VDDD.n2717" 0 154.264 84130 11950 0
rnode "VDDD.t833" 0 231.1 67468 12120 0
rnode "VDDD.n2718" 0 210.824 68102 12120 0
rnode "VDDD.t297" 0 142.576 68360 12120 0
rnode "VDDD.n2719" 0 211.419 68656 12374 0
rnode "VDDD.n2720" 0 118.364 69002 12118 0
rnode "VDDD.t476" 0 142.488 69260 12118 0
rnode "VDDD.n2721" 0 123.749 69822 12118 0
rnode "VDDD.t350" 0 176.923 70080 12118 0
rnode "VDDD.n2722" 0 503.994 70834 12151 0
rnode "VDDD.t650" 0 363.823 71324 12446 0
rnode "VDDD.t137" 0 394.923 72308 12446 0
rnode "VDDD.t794" 0 401.834 72924 12446 0
rnode "VDDD.t711" 0 401.834 73936 12446 0
rnode "VDDD.t906" 0 488.717 74552 12446 0
rnode "VDDD.t352" 0 700.988 75916 12446 0
rnode "VDDD.t353" 0 641.75 77392 12446 0
rnode "VDDD.t932" 0 429.479 78516 12446 0
rnode "VDDD.t978" 0 404.796 79132 12446 0
rnode "VDDD.t282" 0 404.796 80156 12446 0
rnode "VDDD.t97" 0 441.326 80772 12446 0
rnode "VDDD.t649" 0 476.376 81944 12446 0
rnode "VDDD.n2723" 0 227.501 82702 12118 0
rnode "VDDD.t280" 0 216.295 82960 12118 0
rnode "VDDD.n2724" 0 243.022 83630 12490 0
rnode "VDDD.n2725" 0 8.22756 84504 12538 0
rnode "VDDD.n2726" 0 204.539 84630 12540 0
rnode "VDDD.t474" 0 96.7287 84130 12576 0
rnode "VDDD.n2727" 0 155.911 84130 13126 0
rnode "VDDD.n2728" 0 229.055 84130 13126 0
rnode "VDDD.n2729" 0 438.733 83808 13072 0
rnode "VDDD.n2730" 0 1456.2 82846 13072 0
rnode "VDDD.t283" 0 31.277 80128 12446 0
rnode "VDDD.n2731" 0 1742.1 79956 12986 0
rnode "VDDD.n2732" 0 2375.87 78146 12976 0
rnode "VDDD.t712" 0 31.277 73908 12446 0
rnode "VDDD.n2733" 0 2359.23 73736 12986 0
rnode "VDDD.t138" 0 31.277 72280 12446 0
rnode "VDDD.n2734" 0 1594.79 72108 12986 0
rnode "VDDD.n2735" 0 1567.49 69556 12690 0
rnode "VDDD.n2736" 0 927.64 68102 12690 0
rnode "VDDD.n2737" 0 713.598 67210 12690 0
rnode "VDDD.n2738" 0 57.1322 65166 13062 0
rnode "VDDD.n2739" 0 0 65166 13310 0
rnode "VDDD.n2740" 0 92.1487 65166 13434 0
rnode "VDDD.n2741" 0 0 65166 13186 0
rnode "VDDD.n2742" 0 0 65166 13186 0
rnode "VDDD.n2743" 0 0 65166 13186 0
rnode "VDDD.n2744" 0 0 65166 13186 0
rnode "VDDD.n2745" 0 92.6357 65538 12938 0
rnode "VDDD.n2746" 0 0 65166 13310 0
rnode "VDDD.n2747" 0 0 65166 13310 0
rnode "VDDD.n2748" 0 0 65166 13310 0
rnode "VDDD.n2749" 0 57.1322 65166 13310 0
rnode "VDDD.n2750" 0 92.6357 65290 12938 0
rnode "VDDD.n2751" 0 0 65166 13434 0
rnode "VDDD.n2752" 0 92.6357 65414 12938 0
rnode "VDDD.n2753" 0 57.1322 65166 13186 0
rnode "VDDD.n2754" 0 390.947 66282 12938 0
rnode "VDDD.n2755" 0 860.208 66282 12938 0
rnode "VDDD.n2756" 0 0 65174 9328 0
rnode "VDDD.n2757" 0 0 65174 9328 0
rnode "VDDD.n2758" 0 0 65174 9328 0
rnode "VDDD.n2759" 0 860.208 65174 9328 0
rnode "VDDD.n2760" 0 0 65174 9328 0
rnode "VDDD.n2761" 0 29.9536 66042 8832 0
rnode "VDDD.n2762" 0 75.5619 66290 8832 0
rnode "VDDD.n2763" 0 372.004 66290 8832 0
rnode "VDDD.t956" 0 21.9933 69160 8010 0
rnode "VDDD.t296" 0 848.782 85476 8300 0
rnode "VDDD.n2764" 0 647.403 83090 8010 0
rnode "VDDD.t1" 0 206.176 82832 8010 0
rnode "VDDD.n2765" 0 187.437 82270 8010 0
rnode "VDDD.t672" 0 376.458 82012 8010 0
rnode "VDDD.t324" 0 548.476 80768 8338 0
rnode "VDDD.t174" 0 394.923 79784 8338 0
rnode "VDDD.t471" 0 401.834 79168 8338 0
rnode "VDDD.t429" 0 401.834 78156 8338 0
rnode "VDDD.t930" 0 488.717 77540 8338 0
rnode "VDDD.t671" 0 700.988 76176 8338 0
rnode "VDDD.t670" 0 641.75 74700 8338 0
rnode "VDDD.t926" 0 429.479 73576 8338 0
rnode "VDDD.t428" 0 404.796 72960 8338 0
rnode "VDDD.t953" 0 404.796 71936 8338 0
rnode "VDDD.t151" 0 441.326 71320 8338 0
rnode "VDDD.t473" 0 482.442 70148 8338 0
rnode "VDDD.t955" 0 126.976 69132 8010 0
rnode "VDDD.n2766" 0 148.088 69390 8010 0
rnode "VDDD.n2767" 0 41.6147 69390 8010 0
rnode "VDDD.n2768" 0 767.994 69246 8730 0
rnode "VDDD.t954" 0 31.2672 71964 8338 0
rnode "VDDD.n2769" 0 618.117 72136 8878 0
rnode "VDDD.n2770" 0 839.117 73946 8868 0
rnode "VDDD.t430" 0 31.2672 78184 8338 0
rnode "VDDD.n2771" 0 828.463 78356 8878 0
rnode "VDDD.t175" 0 31.2672 79812 8338 0
rnode "VDDD.n2772" 0 538.342 79984 8878 0
rnode "VDDD.n2773" 0 413.649 82270 8580 0
rnode "VDDD.n2774" 0 748.169 83090 8580 0
rnode "VDDD.n2775" 0 728.25 89430 9442 0
rnode "VDDD.n2776" 0 29.1374 89554 8946 0
rnode "VDDD.n2777" 0 28.5661 89554 8946 0
rnode "VDDD.n2778" 0 28.5661 89678 8946 0
rnode "VDDD.n2779" 0 28.5661 89802 8946 0
rnode "VDDD.n2780" 0 28.5661 89926 8946 0
rnode "VDDD.n2781" 0 28.5661 90050 8946 0
rnode "VDDD.n2782" 0 28.5661 90174 8946 0
rnode "VDDD.n2783" 0 28.5661 90298 8946 0
rnode "VDDD.n2784" 0 82.9525 90298 8946 0
rnode "VDDD.n2785" 0 37.4706 90422 8946 0
rnode "VDDD.n2786" 0 35.8123 90546 9070 0
rnode "VDDD.n2787" 0 0 90546 9070 0
rnode "VDDD.n2788" 0 82.0123 90546 8946 0
rnode "VDDD.n2789" 0 35.4772 89430 8946 0
rnode "VDDD.n2790" 0 837.631 89430 9442 0
rnode "VDDD.n2791" 0 837.631 90560 12954 0
rnode "VDDD.n2792" 0 57.1322 89444 13326 0
rnode "VDDD.n2793" 0 0 90560 13078 0
rnode "VDDD.n2794" 0 28.5661 89568 12954 0
rnode "VDDD.n2795" 0 0 89444 13326 0
rnode "VDDD.n2796" 0 28.5661 90436 12954 0
rnode "VDDD.n2797" 0 0 90560 13078 0
rnode "VDDD.n2798" 0 0 89444 13202 0
rnode "VDDD.n2799" 0 0 90560 13078 0
rnode "VDDD.n2800" 0 0 90560 13078 0
rnode "VDDD.n2801" 0 0 90560 13078 0
rnode "VDDD.n2802" 0 57.1322 90560 13078 0
rnode "VDDD.n2803" 0 0 90560 13078 0
rnode "VDDD.n2804" 0 28.5661 89816 12954 0
rnode "VDDD.n2805" 0 0 89444 13202 0
rnode "VDDD.n2806" 0 0 89444 13202 0
rnode "VDDD.n2807" 0 0 89444 13202 0
rnode "VDDD.n2808" 0 57.1322 89444 13202 0
rnode "VDDD.n2809" 0 0 89444 13202 0
rnode "VDDD.n2810" 0 28.5661 90188 12954 0
rnode "VDDD.n2811" 0 84.7768 89444 13450 0
rnode "VDDD.n2812" 0 0 89444 13450 0
rnode "VDDD.n2813" 0 35.4772 89444 12954 0
rnode "VDDD.n2814" 0 35.6015 89444 12954 0
rnode "VDDD.n2815" 0 0.439303 89568 12954 0
rnode "VDDD.n2816" 0 28.5422 89692 12954 0
rnode "VDDD.n2817" 0 28.5661 89692 13078 0
rnode "VDDD.n2818" 0 81.6174 89692 13078 0
rnode "VDDD.n2819" 0 81.6174 89816 13078 0
rnode "VDDD.n2820" 0 61.2131 89940 13078 0
rnode "VDDD.n2821" 0 28.5661 89940 13078 0
rnode "VDDD.n2822" 0 6.73344 90064 12954 0
rnode "VDDD.n2823" 0 28.5661 90064 13078 0
rnode "VDDD.n2824" 0 61.2131 90064 13078 0
rnode "VDDD.n2825" 0 81.6174 90188 13078 0
rnode "VDDD.n2826" 0 81.6174 90312 13078 0
rnode "VDDD.n2827" 0 28.5661 90312 13078 0
rnode "VDDD.n2828" 0 28.5422 90312 12954 0
rnode "VDDD.n2829" 0 0.439303 90436 12954 0
rnode "VDDD.n2830" 0 35.6015 90560 13078 0
rnode "VDDD.n2831" 0 2801.98 90560 13078 0
rnode "VDDD.n2832" 0 2801.98 98950 13264 0
rnode "VDDD.n2833" 0 74.6404 98950 14876 0
rnode "VDDD.n2834" 0 0 102422 13388 0
rnode "VDDD.n2835" 0 0 98950 13512 0
rnode "VDDD.n2836" 0 0 98950 13512 0
rnode "VDDD.n2837" 0 0 98950 13512 0
rnode "VDDD.n2838" 0 0 98950 13512 0
rnode "VDDD.n2839" 0 0 98950 13512 0
rnode "VDDD.n2840" 0 0 98950 13512 0
rnode "VDDD.n2841" 0 0 98950 13512 0
rnode "VDDD.n2842" 0 0 98950 13512 0
rnode "VDDD.n2843" 0 0 98950 13512 0
rnode "VDDD.n2844" 0 0 98950 13512 0
rnode "VDDD.n2845" 0 0 98950 13512 0
rnode "VDDD.n2846" 0 0 98950 13512 0
rnode "VDDD.n2847" 0 74.6404 98950 13264 0
rnode "VDDD.n2848" 0 0 102422 13388 0
rnode "VDDD.n2849" 0 163.235 98950 13512 0
rnode "VDDD.n2850" 0 0 98950 13512 0
rnode "VDDD.n2851" 0 0 98950 13760 0
rnode "VDDD.n2852" 0 0 98950 14008 0
rnode "VDDD.n2853" 0 0 98950 14256 0
rnode "VDDD.n2854" 0 0 98950 14504 0
rnode "VDDD.n2855" 0 0 98950 14752 0
rnode "VDDD.n2856" 0 73.4557 99074 13264 0
rnode "VDDD.n2857" 0 73.4557 99074 13264 0
rnode "VDDD.n2858" 0 73.4557 99198 13264 0
rnode "VDDD.n2859" 0 81.6174 99198 13264 0
rnode "VDDD.n2860" 0 81.6174 99322 13264 0
rnode "VDDD.n2861" 0 81.6174 99446 13264 0
rnode "VDDD.n2862" 0 73.4557 99446 13264 0
rnode "VDDD.n2863" 0 73.4557 99570 13264 0
rnode "VDDD.n2864" 0 73.4557 99694 13264 0
rnode "VDDD.n2865" 0 81.6174 99694 13264 0
rnode "VDDD.n2866" 0 81.6174 99818 13264 0
rnode "VDDD.n2867" 0 81.6174 99942 13264 0
rnode "VDDD.n2868" 0 73.4557 99942 13264 0
rnode "VDDD.n2869" 0 73.4557 100066 13264 0
rnode "VDDD.n2870" 0 73.4557 100190 13264 0
rnode "VDDD.n2871" 0 81.6174 100190 13264 0
rnode "VDDD.n2872" 0 81.6174 100314 13264 0
rnode "VDDD.n2873" 0 81.6174 100438 13264 0
rnode "VDDD.n2874" 0 73.4557 100438 13264 0
rnode "VDDD.n2875" 0 73.4557 100562 13264 0
rnode "VDDD.n2876" 0 73.4557 100686 13264 0
rnode "VDDD.n2877" 0 81.6174 100686 13264 0
rnode "VDDD.n2878" 0 81.6174 100810 13264 0
rnode "VDDD.n2879" 0 81.6174 100934 13264 0
rnode "VDDD.n2880" 0 73.4557 100934 13264 0
rnode "VDDD.n2881" 0 73.4557 101058 13264 0
rnode "VDDD.n2882" 0 73.4557 101182 13264 0
rnode "VDDD.n2883" 0 81.6174 101182 13264 0
rnode "VDDD.n2884" 0 81.6174 101306 13264 0
rnode "VDDD.n2885" 0 81.6174 101430 13264 0
rnode "VDDD.n2886" 0 73.4557 101430 13264 0
rnode "VDDD.n2887" 0 73.4557 101554 13264 0
rnode "VDDD.n2888" 0 73.4557 101678 13264 0
rnode "VDDD.n2889" 0 81.6174 101678 13264 0
rnode "VDDD.n2890" 0 81.6174 101802 13264 0
rnode "VDDD.n2891" 0 81.6174 101926 13264 0
rnode "VDDD.n2892" 0 73.4557 101926 13264 0
rnode "VDDD.n2893" 0 73.4557 102050 13264 0
rnode "VDDD.n2894" 0 73.4557 102174 13264 0
rnode "VDDD.n2895" 0 81.6174 102174 13264 0
rnode "VDDD.n2896" 0 81.6174 102298 13264 0
rnode "VDDD.n2897" 0 3439.78 102422 13264 0
rnode "VDDD.n2898" 0 74.6404 102422 13264 0
rnode "VDDD.n2899" 0 74.6404 102422 13388 0
rnode "VDDD.n2900" 0 8231.51 102422 13264 0
rnode "VDDD.n2901" 0 8231.51 98950 882 0
rnode "VDDD.n2902" 0 163.235 98950 758 0
rnode "VDDD.n2903" 0 0 102422 -606 0
rnode "VDDD.n2904" 0 163.235 98950 634 0
rnode "VDDD.n2905" 0 163.235 98950 510 0
rnode "VDDD.n2906" 0 0 102422 -606 0
rnode "VDDD.n2907" 0 163.235 98950 386 0
rnode "VDDD.n2908" 0 163.235 98950 262 0
rnode "VDDD.n2909" 0 0 102422 -606 0
rnode "VDDD.n2910" 0 163.235 98950 138 0
rnode "VDDD.n2911" 0 163.235 98950 14 0
rnode "VDDD.n2912" 0 0 102422 -606 0
rnode "VDDD.n2913" 0 163.235 98950 -110 0
rnode "VDDD.n2914" 0 163.235 98950 -234 0
rnode "VDDD.n2915" 0 0 102422 -606 0
rnode "VDDD.n2916" 0 163.235 98950 -358 0
rnode "VDDD.n2917" 0 0 98950 -482 0
rnode "VDDD.n2918" 0 0 98950 -482 0
rnode "VDDD.n2919" 0 0 98950 -482 0
rnode "VDDD.n2920" 0 0 98950 -482 0
rnode "VDDD.n2921" 0 0 98950 -482 0
rnode "VDDD.n2922" 0 0 98950 -482 0
rnode "VDDD.n2923" 0 0 98950 -482 0
rnode "VDDD.n2924" 0 0 98950 -482 0
rnode "VDDD.n2925" 0 0 98950 -482 0
rnode "VDDD.n2926" 0 0 98950 -482 0
rnode "VDDD.n2927" 0 0 98950 -482 0
rnode "VDDD.n2928" 0 0 98950 -482 0
rnode "VDDD.n2929" 0 0 98950 -482 0
rnode "VDDD.n2930" 0 163.235 98950 -482 0
rnode "VDDD.n2931" 0 0 102422 -606 0
rnode "VDDD.n2932" 0 74.6404 102422 -606 0
rnode "VDDD.n2933" 0 74.6404 102422 -730 0
rnode "VDDD.n2934" 0 73.4557 102298 -730 0
rnode "VDDD.n2935" 0 81.6174 102298 -730 0
rnode "VDDD.n2936" 0 81.6174 102174 -730 0
rnode "VDDD.n2937" 0 81.6174 102050 -730 0
rnode "VDDD.n2938" 0 73.4557 102050 -730 0
rnode "VDDD.n2939" 0 73.4557 101926 -730 0
rnode "VDDD.n2940" 0 73.4557 101802 -730 0
rnode "VDDD.n2941" 0 81.6174 101802 -730 0
rnode "VDDD.n2942" 0 81.6174 101678 -730 0
rnode "VDDD.n2943" 0 81.6174 101554 -730 0
rnode "VDDD.n2944" 0 73.4557 101554 -730 0
rnode "VDDD.n2945" 0 73.4557 101430 -730 0
rnode "VDDD.n2946" 0 73.4557 101306 -730 0
rnode "VDDD.n2947" 0 81.6174 101306 -730 0
rnode "VDDD.n2948" 0 81.6174 101182 -730 0
rnode "VDDD.n2949" 0 81.6174 101058 -730 0
rnode "VDDD.n2950" 0 73.4557 101058 -730 0
rnode "VDDD.n2951" 0 73.4557 100934 -730 0
rnode "VDDD.n2952" 0 73.4557 100810 -730 0
rnode "VDDD.n2953" 0 81.6174 100810 -730 0
rnode "VDDD.n2954" 0 81.6174 100686 -730 0
rnode "VDDD.n2955" 0 81.6174 100562 -730 0
rnode "VDDD.n2956" 0 73.4557 100562 -730 0
rnode "VDDD.n2957" 0 73.4557 100438 -730 0
rnode "VDDD.n2958" 0 73.4557 100314 -730 0
rnode "VDDD.n2959" 0 81.6174 100314 -730 0
rnode "VDDD.n2960" 0 81.6174 100190 -730 0
rnode "VDDD.n2961" 0 81.6174 100066 -730 0
rnode "VDDD.n2962" 0 73.4557 100066 -730 0
rnode "VDDD.n2963" 0 73.4557 99942 -730 0
rnode "VDDD.n2964" 0 73.4557 99818 -730 0
rnode "VDDD.n2965" 0 81.6174 99818 -730 0
rnode "VDDD.n2966" 0 81.6174 99694 -730 0
rnode "VDDD.n2967" 0 81.6174 99570 -730 0
rnode "VDDD.n2968" 0 73.4557 99570 -730 0
rnode "VDDD.n2969" 0 73.4557 99446 -730 0
rnode "VDDD.n2970" 0 73.4557 99322 -730 0
rnode "VDDD.n2971" 0 81.6174 99322 -730 0
rnode "VDDD.n2972" 0 81.6174 99198 -730 0
rnode "VDDD.n2973" 0 57.1322 89026 -938 0
rnode "VDDD.n2974" 0 57.1322 87910 -690 0
rnode "VDDD.n2975" 0 92.6357 88902 -1062 0
rnode "VDDD.n2976" 0 0 89026 -566 0
rnode "VDDD.n2977" 0 92.1487 89026 -566 0
rnode "VDDD.n2978" 0 0 89026 -814 0
rnode "VDDD.n2979" 0 57.1322 89026 -814 0
rnode "VDDD.n2980" 0 0 89026 -938 0
rnode "VDDD.n2981" 0 92.6357 88406 -1062 0
rnode "VDDD.n2982" 0 92.6357 88158 -1062 0
rnode "VDDD.n2983" 0 390.947 87910 -1062 0
rnode "VDDD.n2984" 0 0 89018 -4672 0
rnode "VDDD.n2985" 0 0 89018 -4672 0
rnode "VDDD.n2986" 0 0 89018 -4672 0
rnode "VDDD.n2987" 0 0 89018 -4672 0
rnode "VDDD.n2988" 0 0 87902 -4672 0
rnode "VDDD.n2989" 0 57.1322 89018 -5044 0
rnode "VDDD.n2990" 0 57.1322 89018 -4796 0
rnode "VDDD.n2991" 0 29.9536 88894 -5168 0
rnode "VDDD.n2992" 0 0 89018 -4796 0
rnode "VDDD.n2993" 0 57.1322 89018 -4920 0
rnode "VDDD.n2994" 0 0 89018 -5044 0
rnode "VDDD.n2995" 0 29.9536 88646 -5168 0
rnode "VDDD.n2996" 0 29.9536 88398 -5168 0
rnode "VDDD.n2997" 0 29.9536 88150 -5168 0
rnode "VDDD.n2998" 0 29.9536 88026 -5168 0
rnode "VDDD.n2999" 0 0 87902 -4672 0
rnode "VDDD.t583" 0 21.9933 85032 -5990 0
rnode "VDDD.n3000" 0 41.6147 84802 -5990 0
rnode "VDDD.n3001" 0 29.1374 64638 -5054 0
rnode "VDDD.n3002" 0 35.4772 64762 -4930 0
rnode "VDDD.n3003" 0 28.5661 64638 -5054 0
rnode "VDDD.n3004" 0 28.5661 64514 -5054 0
rnode "VDDD.n3005" 0 28.5661 64390 -5054 0
rnode "VDDD.n3006" 0 29.1374 64142 -5054 0
rnode "VDDD.n3007" 0 28.5661 64266 -5054 0
rnode "VDDD.n3008" 0 28.5661 64142 -5054 0
rnode "VDDD.n3009" 0 28.5661 64018 -5054 0
rnode "VDDD.n3010" 0 28.5661 63894 -5054 0
rnode "VDDD.n3011" 0 35.8123 63646 -5054 0
rnode "VDDD.n3012" 0 0 64762 -4930 0
rnode "VDDD.n3013" 0 82.0123 64762 -5054 0
rnode "VDDD.n3014" 0 0 63646 -4558 0
rnode "VDDD.n3015" 0 57.1322 63646 -4682 0
rnode "VDDD.n3016" 0 0 63646 -4806 0
rnode "VDDD.n3017" 0 0 63646 -4806 0
rnode "VDDD.n3018" 0 0 63646 -4806 0
rnode "VDDD.n3019" 0 0 63646 -4806 0
rnode "VDDD.n3020" 0 0 64762 -4930 0
rnode "VDDD.n3021" 0 0 63632 -922 0
rnode "VDDD.n3022" 0 35.4772 63632 -1046 0
rnode "VDDD.n3023" 0 28.5661 63880 -1046 0
rnode "VDDD.n3024" 0 28.5661 64128 -1046 0
rnode "VDDD.n3025" 0 28.5661 64376 -1046 0
rnode "VDDD.n3026" 0 0 64748 -922 0
rnode "VDDD.n3027" 0 28.5661 64500 -1046 0
rnode "VDDD.n3028" 0 28.5661 64252 -1046 0
rnode "VDDD.n3029" 0 0 63632 -922 0
rnode "VDDD.n3030" 0 84.7768 63632 -550 0
rnode "VDDD.n3031" 0 0 63632 -798 0
rnode "VDDD.n3032" 0 28.5661 64004 -922 0
rnode "VDDD.n3033" 0 0 63632 -798 0
rnode "VDDD.n3034" 0 0 64748 -922 0
rnode "VDDD.n3035" 0 0 63632 -798 0
rnode "VDDD.n3036" 0 0 63632 -798 0
rnode "VDDD.n3037" 0 57.1322 63632 -798 0
rnode "VDDD.n3038" 0 28.5661 64624 -922 0
rnode "VDDD.n3039" 0 0 63632 -922 0
rnode "VDDD.n3040" 0 18.6183 67134 -1462 0
rnode "VDDD.n3041" 0 776.598 67830 -928 0
rnode "VDDD.n3042" 0 23.8803 67882 -1462 0
rnode "VDDD.n3043" 0 23.8803 67134 -1462 0
rnode "VDDD.t869" 0 96.7287 70062 -1424 0
rnode "VDDD.n3044" 0 23.8803 69688 -1462 0
rnode "VDDD.n3045" 0 243.022 70562 -1510 0
rnode "VDDD.n3046" 0 155.911 70062 -874 0
rnode "VDDD.n3047" 0 154.264 70062 -2050 0
rnode "VDDD.t870" 0 21.9933 70172 -1424 0
rnode "VDDD.n3048" 0 34.7992 70256 -1424 0
rnode "VDDD.t552" 0 21.9933 71260 -1882 0
rnode "VDDD.n3049" 0 46.1255 71344 -1882 0
rnode "VDDD.t247" 0 21.9933 84960 -1882 0
rnode "VDDD.n3050" 0 48.7333 85044 -1882 0
rnode "VDDD.t285" 0 21.9933 84140 -1882 0
rnode "VDDD.n3051" 0 48.6834 84370 -1882 0
rnode "VDDD.t576" 0 21.9933 85860 -1880 0
rnode "VDDD.n3052" 0 40.4576 86090 -1880 0
rnode "VDDD.t975" 0 21.9933 86752 -1880 0
rnode "VDDD.t551" 0 216.295 71232 -1882 0
rnode "VDDD.n3053" 0 227.501 71490 -1882 0
rnode "VDDD.t313" 0 476.376 72248 -1554 0
rnode "VDDD.t123" 0 441.326 73420 -1554 0
rnode "VDDD.t549" 0 404.796 74036 -1554 0
rnode "VDDD.t472" 0 404.796 75060 -1554 0
rnode "VDDD.t907" 0 429.479 75676 -1554 0
rnode "VDDD.t866" 0 641.75 76800 -1554 0
rnode "VDDD.t867" 0 700.988 78276 -1554 0
rnode "VDDD.t940" 0 488.717 79640 -1554 0
rnode "VDDD.t214" 0 401.834 80256 -1554 0
rnode "VDDD.t295" 0 401.834 81268 -1554 0
rnode "VDDD.t81" 0 394.923 81884 -1554 0
rnode "VDDD.t312" 0 363.823 82868 -1554 0
rnode "VDDD.n3054" 0 503.994 83358 -1098 0
rnode "VDDD.t284" 0 176.923 84112 -1882 0
rnode "VDDD.n3055" 0 123.749 84370 -1882 0
rnode "VDDD.t246" 0 142.488 84932 -1882 0
rnode "VDDD.n3056" 0 118.364 85190 -1882 0
rnode "VDDD.n3057" 0 211.419 85536 -1626 0
rnode "VDDD.t575" 0 142.576 85832 -1880 0
rnode "VDDD.n3058" 0 210.824 86090 -1880 0
rnode "VDDD.t974" 0 231.1 86724 -1880 0
rnode "VDDD.n3059" 0 181.288 86982 -1880 0
rnode "VDDD.n3060" 0 713.598 86982 -1310 0
rnode "VDDD.n3061" 0 927.64 86090 -1310 0
rnode "VDDD.n3062" 0 1567.49 84636 -1310 0
rnode "VDDD.t82" 0 31.277 81912 -1554 0
rnode "VDDD.n3063" 0 1594.79 82084 -1014 0
rnode "VDDD.t215" 0 31.277 80284 -1554 0
rnode "VDDD.n3064" 0 2359.23 80456 -1014 0
rnode "VDDD.t908" 0 31.2771 75704 -1554 0
rnode "VDDD.n3065" 0 2375.87 75876 -1014 0
rnode "VDDD.t550" 0 31.277 74064 -1554 0
rnode "VDDD.n3066" 0 1742.1 74236 -1014 0
rnode "VDDD.n3067" 0 1456.2 71346 -928 0
rnode "VDDD.n3068" 0 438.733 70384 -928 0
rnode "VDDD.n3069" 0 229.055 70062 -874 0
rnode "VDDD.n3070" 0 780.653 69688 -928 0
rnode "VDDD.n3071" 0 18.6183 69688 -1462 0
rnode "VDDD.n3072" 0 22.9413 70062 -2050 0
rnode "VDDD.n3073" 0 32.969 70436 -1462 0
rnode "VDDD.n3074" 0 23.8803 70436 -1462 0
rnode "VDDD.n3075" 0 8.22756 70436 -1462 0
rnode "VDDD.n3076" 0 204.539 69562 -1460 0
rnode "VDDD.t578" 0 371.336 68716 -1458 0
rnode "VDDD.n3077" 0 283.483 67882 -1462 0
rnode "VDDD.t871" 0 447.061 66162 -1458 0
rnode "VDDD.n3078" 0 316.282 67134 -1462 0
rnode "VDDD.t461" 0 21.9933 67618 -1424 0
rnode "VDDD.n3079" 0 34.7992 67702 -1424 0
rnode "VDDD.n3080" 0 32.969 67882 -1462 0
rnode "VDDD.n3081" 0 22.9413 67508 -2050 0
rnode "VDDD.n3082" 0 24.2424 67508 -2050 0
rnode "VDDD.t460" 0 175.764 67508 -874 0
rnode "VDDD.n3083" 0 24.2424 67508 -874 0
rnode "VDDD.n3084" 0 229.055 67508 -874 0
rnode "VDDD.n3085" 0 964.466 67134 -928 0
rnode "VDDD.n3086" 0 858.99 64748 -922 0
rnode "VDDD.n3087" 0 8.97791 64376 -1046 0
rnode "VDDD.n3088" 0 28.5661 64376 -922 0
rnode "VDDD.n3089" 0 81.6174 64624 -922 0
rnode "VDDD.n3090" 0 45.2977 64190 -928 0
rnode "VDDD.n3091" 0 6.73344 64252 -1046 0
rnode "VDDD.n3092" 0 6.73344 64128 -1046 0
rnode "VDDD.n3093" 0 81.6174 63756 -922 0
rnode "VDDD.n3094" 0 8.97791 64004 -1046 0
rnode "VDDD.n3095" 0 28.5422 63880 -1046 0
rnode "VDDD.n3096" 0 0 63632 -550 0
rnode "VDDD.n3097" 0 28.5661 63756 -1046 0
rnode "VDDD.n3098" 0 57.1322 55910 -938 0
rnode "VDDD.n3099" 0 0 55910 -566 0
rnode "VDDD.n3100" 0 0 57026 -690 0
rnode "VDDD.n3101" 0 0 55910 -938 0
rnode "VDDD.n3102" 0 92.6357 56902 -1062 0
rnode "VDDD.n3103" 0 92.6357 56654 -1062 0
rnode "VDDD.n3104" 0 92.6357 56406 -1062 0
rnode "VDDD.n3105" 0 92.6357 56158 -1062 0
rnode "VDDD.n3106" 0 0 55910 -1062 0
rnode "VDDD.n3107" 0 860.208 57018 -4672 0
rnode "VDDD.n3108" 0 92.6357 56530 -1062 0
rnode "VDDD.n3109" 0 0 57026 -690 0
rnode "VDDD.n3110" 0 0 55910 -566 0
rnode "VDDD.n3111" 0 0 55910 -814 0
rnode "VDDD.n3112" 0 92.6357 56282 -1062 0
rnode "VDDD.n3113" 0 927.64 54090 -1310 0
rnode "VDDD.t738" 0 21.9933 54752 -1880 0
rnode "VDDD.n3114" 0 503.994 51358 -1098 0
rnode "VDDD.t614" 0 142.488 52932 -1882 0
rnode "VDDD.t949" 0 21.9933 52140 -1882 0
rnode "VDDD.t948" 0 176.923 52112 -1882 0
rnode "VDDD.n3115" 0 123.749 52370 -1882 0
rnode "VDDD.n3116" 0 48.6834 52370 -1882 0
rnode "VDDD.t761" 0 21.9933 39260 -1882 0
rnode "VDDD.n3117" 0 46.1255 39344 -1882 0
rnode "VDDD.t873" 0 21.9933 38172 -1424 0
rnode "VDDD.n3118" 0 34.7992 38256 -1424 0
rnode "VDDD.n3119" 0 780.653 37688 -928 0
rnode "VDDD.n3120" 0 23.8803 38436 -1462 0
rnode "VDDD.n3121" 0 23.8803 37688 -1462 0
rnode "VDDD.t271" 0 175.764 35508 -874 0
rnode "VDDD.n3122" 0 24.2424 35508 -874 0
rnode "VDDD.n3123" 0 24.2424 35508 -2050 0
rnode "VDDD.t272" 0 21.9933 35618 -1424 0
rnode "VDDD.n3124" 0 34.7992 35702 -1424 0
rnode "VDDD.n3125" 0 776.598 35830 -928 0
rnode "VDDD.n3126" 0 229.055 35508 -874 0
rnode "VDDD.n3127" 0 35.6015 32748 -922 0
rnode "VDDD.n3128" 0 81.6174 32500 -922 0
rnode "VDDD.n3129" 0 28.5661 32624 -1046 0
rnode "VDDD.n3130" 0 0.439303 32624 -1046 0
rnode "VDDD.n3131" 0 28.5661 32500 -1046 0
rnode "VDDD.n3132" 0 28.5422 32500 -1046 0
rnode "VDDD.n3133" 0 28.5661 32376 -1046 0
rnode "VDDD.n3134" 0 8.97791 32376 -1046 0
rnode "VDDD.n3135" 0 28.5661 32252 -922 0
rnode "VDDD.n3136" 0 6.73344 32252 -1046 0
rnode "VDDD.n3137" 0 6.73344 32128 -1046 0
rnode "VDDD.n3138" 0 81.6174 32004 -922 0
rnode "VDDD.n3139" 0 28.5661 32128 -1046 0
rnode "VDDD.n3140" 0 28.5661 32004 -1046 0
rnode "VDDD.n3141" 0 8.97791 32004 -1046 0
rnode "VDDD.n3142" 0 28.5661 31880 -1046 0
rnode "VDDD.n3143" 0 28.5422 31880 -1046 0
rnode "VDDD.n3144" 0 28.5661 31756 -922 0
rnode "VDDD.n3145" 0 57.1322 23910 -938 0
rnode "VDDD.n3146" 0 0 23910 -566 0
rnode "VDDD.n3147" 0 0 25026 -690 0
rnode "VDDD.n3148" 0 0 23910 -938 0
rnode "VDDD.n3149" 0 92.6357 24902 -1062 0
rnode "VDDD.n3150" 0 92.6357 24654 -1062 0
rnode "VDDD.n3151" 0 92.6357 24406 -1062 0
rnode "VDDD.n3152" 0 92.6357 24158 -1062 0
rnode "VDDD.n3153" 0 0 23910 -1062 0
rnode "VDDD.n3154" 0 860.208 25018 -4672 0
rnode "VDDD.n3155" 0 92.6357 24530 -1062 0
rnode "VDDD.n3156" 0 0 25026 -690 0
rnode "VDDD.n3157" 0 0 23910 -566 0
rnode "VDDD.n3158" 0 0 23910 -814 0
rnode "VDDD.n3159" 0 92.6357 24282 -1062 0
rnode "VDDD.n3160" 0 927.64 22090 -1310 0
rnode "VDDD.t602" 0 21.9933 22752 -1880 0
rnode "VDDD.n3161" 0 503.994 19358 -1098 0
rnode "VDDD.t370" 0 142.488 20932 -1882 0
rnode "VDDD.t765" 0 21.9933 20140 -1882 0
rnode "VDDD.t764" 0 176.923 20112 -1882 0
rnode "VDDD.n3162" 0 123.749 20370 -1882 0
rnode "VDDD.n3163" 0 48.6834 20370 -1882 0
rnode "VDDD.t207" 0 21.9933 7260 -1882 0
rnode "VDDD.n3164" 0 46.1255 7344 -1882 0
rnode "VDDD.t373" 0 21.9933 6172 -1424 0
rnode "VDDD.n3165" 0 34.7992 6256 -1424 0
rnode "VDDD.n3166" 0 780.653 5688 -928 0
rnode "VDDD.n3167" 0 23.8803 6436 -1462 0
rnode "VDDD.n3168" 0 23.8803 5688 -1462 0
rnode "VDDD.t518" 0 175.764 3508 -874 0
rnode "VDDD.n3169" 0 24.2424 3508 -874 0
rnode "VDDD.n3170" 0 24.2424 3508 -2050 0
rnode "VDDD.t519" 0 21.9933 3618 -1424 0
rnode "VDDD.n3171" 0 34.7992 3702 -1424 0
rnode "VDDD.n3172" 0 776.598 3830 -928 0
rnode "VDDD.n3173" 0 229.055 3508 -874 0
rnode "VDDD.n3174" 0 35.6015 748 -922 0
rnode "VDDD.n3175" 0 81.6174 500 -922 0
rnode "VDDD.n3176" 0 28.5661 624 -1046 0
rnode "VDDD.n3177" 0 0.439303 624 -1046 0
rnode "VDDD.n3178" 0 28.5661 500 -1046 0
rnode "VDDD.n3179" 0 28.5422 500 -1046 0
rnode "VDDD.n3180" 0 28.5661 376 -1046 0
rnode "VDDD.n3181" 0 8.97791 376 -1046 0
rnode "VDDD.n3182" 0 28.5661 252 -922 0
rnode "VDDD.n3183" 0 6.73344 252 -1046 0
rnode "VDDD.n3184" 0 6.73344 128 -1046 0
rnode "VDDD.n3185" 0 81.6174 4 -922 0
rnode "VDDD.n3186" 0 28.5661 128 -1046 0
rnode "VDDD.n3187" 0 28.5661 4 -1046 0
rnode "VDDD.n3188" 0 8.97791 4 -1046 0
rnode "VDDD.n3189" 0 28.5661 -120 -1046 0
rnode "VDDD.n3190" 0 28.5422 -120 -1046 0
rnode "VDDD.n3191" 0 28.5661 -244 -922 0
rnode "VDDD.n3192" 0 57.1322 -8090 -938 0
rnode "VDDD.n3193" 0 0 -8090 -566 0
rnode "VDDD.n3194" 0 0 -6974 -690 0
rnode "VDDD.n3195" 0 0 -8090 -938 0
rnode "VDDD.n3196" 0 92.6357 -7098 -1062 0
rnode "VDDD.n3197" 0 92.6357 -7346 -1062 0
rnode "VDDD.n3198" 0 92.6357 -7594 -1062 0
rnode "VDDD.n3199" 0 92.6357 -7842 -1062 0
rnode "VDDD.n3200" 0 0 -8090 -1062 0
rnode "VDDD.n3201" 0 860.208 -6982 -4672 0
rnode "VDDD.n3202" 0 92.6357 -7470 -1062 0
rnode "VDDD.n3203" 0 0 -6974 -690 0
rnode "VDDD.n3204" 0 0 -8090 -566 0
rnode "VDDD.n3205" 0 0 -8090 -814 0
rnode "VDDD.n3206" 0 92.6357 -7718 -1062 0
rnode "VDDD.n3207" 0 927.64 -9910 -1310 0
rnode "VDDD.t504" 0 21.9933 -9248 -1880 0
rnode "VDDD.n3208" 0 503.994 -12642 -1098 0
rnode "VDDD.t840" 0 142.488 -11068 -1882 0
rnode "VDDD.t524" 0 21.9933 -11860 -1882 0
rnode "VDDD.t523" 0 176.923 -11888 -1882 0
rnode "VDDD.n3209" 0 123.749 -11630 -1882 0
rnode "VDDD.n3210" 0 48.6834 -11630 -1882 0
rnode "VDDD.t253" 0 21.9933 -24740 -1882 0
rnode "VDDD.n3211" 0 46.1255 -24656 -1882 0
rnode "VDDD.t839" 0 21.9933 -25828 -1424 0
rnode "VDDD.n3212" 0 34.7992 -25744 -1424 0
rnode "VDDD.n3213" 0 780.653 -26312 -928 0
rnode "VDDD.n3214" 0 23.8803 -25564 -1462 0
rnode "VDDD.n3215" 0 23.8803 -26312 -1462 0
rnode "VDDD.t945" 0 175.764 -28492 -874 0
rnode "VDDD.n3216" 0 24.2424 -28492 -874 0
rnode "VDDD.n3217" 0 24.2424 -28492 -2050 0
rnode "VDDD.t946" 0 21.9933 -28382 -1424 0
rnode "VDDD.n3218" 0 34.7992 -28298 -1424 0
rnode "VDDD.n3219" 0 776.598 -28170 -928 0
rnode "VDDD.n3220" 0 229.055 -28492 -874 0
rnode "VDDD.n3221" 0 35.6015 -31252 -922 0
rnode "VDDD.n3222" 0 81.6174 -31500 -922 0
rnode "VDDD.n3223" 0 28.5661 -31376 -1046 0
rnode "VDDD.n3224" 0 0.439303 -31376 -1046 0
rnode "VDDD.n3225" 0 28.5661 -31500 -1046 0
rnode "VDDD.n3226" 0 28.5422 -31500 -1046 0
rnode "VDDD.n3227" 0 28.5661 -31624 -1046 0
rnode "VDDD.n3228" 0 8.97791 -31624 -1046 0
rnode "VDDD.n3229" 0 28.5661 -31748 -922 0
rnode "VDDD.n3230" 0 6.73344 -31748 -1046 0
rnode "VDDD.n3231" 0 6.73344 -31872 -1046 0
rnode "VDDD.n3232" 0 81.6174 -31996 -922 0
rnode "VDDD.n3233" 0 28.5661 -31872 -1046 0
rnode "VDDD.n3234" 0 28.5661 -31996 -1046 0
rnode "VDDD.n3235" 0 8.97791 -31996 -1046 0
rnode "VDDD.n3236" 0 28.5661 -32120 -1046 0
rnode "VDDD.n3237" 0 28.5422 -32120 -1046 0
rnode "VDDD.n3238" 0 28.5661 -32244 -922 0
rnode "VDDD.n3239" 0 57.1322 -40090 -938 0
rnode "VDDD.n3240" 0 0 -40090 -566 0
rnode "VDDD.n3241" 0 0 -38974 -690 0
rnode "VDDD.n3242" 0 0 -40090 -938 0
rnode "VDDD.n3243" 0 92.6357 -39098 -1062 0
rnode "VDDD.n3244" 0 92.6357 -39346 -1062 0
rnode "VDDD.n3245" 0 92.6357 -39594 -1062 0
rnode "VDDD.n3246" 0 92.6357 -39842 -1062 0
rnode "VDDD.n3247" 0 0 -40090 -1062 0
rnode "VDDD.n3248" 0 860.208 -38982 -4672 0
rnode "VDDD.n3249" 0 92.6357 -39470 -1062 0
rnode "VDDD.n3250" 0 0 -38974 -690 0
rnode "VDDD.n3251" 0 0 -40090 -566 0
rnode "VDDD.n3252" 0 0 -40090 -814 0
rnode "VDDD.n3253" 0 92.6357 -39718 -1062 0
rnode "VDDD.n3254" 0 927.64 -41910 -1310 0
rnode "VDDD.t535" 0 21.9933 -41248 -1880 0
rnode "VDDD.n3255" 0 503.994 -44642 -1098 0
rnode "VDDD.t766" 0 142.488 -43068 -1882 0
rnode "VDDD.t547" 0 21.9933 -43860 -1882 0
rnode "VDDD.t546" 0 176.923 -43888 -1882 0
rnode "VDDD.n3256" 0 123.749 -43630 -1882 0
rnode "VDDD.n3257" 0 48.6834 -43630 -1882 0
rnode "VDDD.t723" 0 21.9933 -56740 -1882 0
rnode "VDDD.n3258" 0 46.1255 -56656 -1882 0
rnode "VDDD.t769" 0 21.9933 -57828 -1424 0
rnode "VDDD.n3259" 0 34.7992 -57744 -1424 0
rnode "VDDD.n3260" 0 780.653 -58312 -928 0
rnode "VDDD.n3261" 0 23.8803 -57564 -1462 0
rnode "VDDD.n3262" 0 23.8803 -58312 -1462 0
rnode "VDDD.t509" 0 175.764 -60492 -874 0
rnode "VDDD.n3263" 0 24.2424 -60492 -874 0
rnode "VDDD.n3264" 0 24.2424 -60492 -2050 0
rnode "VDDD.t510" 0 21.9933 -60382 -1424 0
rnode "VDDD.n3265" 0 34.7992 -60298 -1424 0
rnode "VDDD.n3266" 0 776.598 -60170 -928 0
rnode "VDDD.n3267" 0 229.055 -60492 -874 0
rnode "VDDD.n3268" 0 35.6015 -63252 -922 0
rnode "VDDD.n3269" 0 81.6174 -63500 -922 0
rnode "VDDD.n3270" 0 28.5661 -63376 -1046 0
rnode "VDDD.n3271" 0 0.439303 -63376 -1046 0
rnode "VDDD.n3272" 0 28.5661 -63500 -1046 0
rnode "VDDD.n3273" 0 28.5422 -63500 -1046 0
rnode "VDDD.n3274" 0 28.5661 -63624 -1046 0
rnode "VDDD.n3275" 0 8.97791 -63624 -1046 0
rnode "VDDD.n3276" 0 28.5661 -63748 -922 0
rnode "VDDD.n3277" 0 6.73344 -63748 -1046 0
rnode "VDDD.n3278" 0 6.73344 -63872 -1046 0
rnode "VDDD.n3279" 0 81.6174 -63996 -922 0
rnode "VDDD.n3280" 0 28.5661 -63872 -1046 0
rnode "VDDD.n3281" 0 28.5661 -63996 -1046 0
rnode "VDDD.n3282" 0 8.97791 -63996 -1046 0
rnode "VDDD.n3283" 0 28.5661 -64120 -1046 0
rnode "VDDD.n3284" 0 28.5422 -64120 -1046 0
rnode "VDDD.n3285" 0 28.5661 -64244 -1046 0
rnode "VDDD.n3286" 0 0 -64368 -550 0
rnode "VDDD.n3287" 0 84.7768 -64368 -550 0
rnode "VDDD.n3288" 0 0 -64368 -798 0
rnode "VDDD.n3289" 0 0 -64368 -798 0
rnode "VDDD.n3290" 0 57.1322 -64368 -798 0
rnode "VDDD.n3291" 0 0 -64368 -922 0
rnode "VDDD.n3292" 0 0 -64368 -922 0
rnode "VDDD.n3293" 0 57.1322 -64368 -922 0
rnode "VDDD.n3294" 0 0 -64368 -798 0
rnode "VDDD.n3295" 0 57.1322 -64368 -674 0
rnode "VDDD.n3296" 0 0 -64368 -922 0
rnode "VDDD.n3297" 0 0 -63252 -922 0
rnode "VDDD.n3298" 0 0 -63252 -922 0
rnode "VDDD.n3299" 0 35.4772 -63252 -922 0
rnode "VDDD.n3300" 0 0 -63252 -922 0
rnode "VDDD.n3301" 0 0 -64354 -4558 0
rnode "VDDD.n3302" 0 0 -64354 -4682 0
rnode "VDDD.n3303" 0 28.5661 -63734 -5054 0
rnode "VDDD.n3304" 0 28.5661 -63486 -5054 0
rnode "VDDD.n3305" 0 35.4772 -63238 -4930 0
rnode "VDDD.n3306" 0 28.5661 -63362 -5054 0
rnode "VDDD.n3307" 0 28.5661 -63610 -5054 0
rnode "VDDD.n3308" 0 28.5661 -63858 -5054 0
rnode "VDDD.n3309" 0 82.0123 -63238 -5054 0
rnode "VDDD.n3310" 0 57.1322 -64354 -4682 0
rnode "VDDD.n3311" 0 0 -63238 -4930 0
rnode "VDDD.n3312" 0 0 -64354 -4806 0
rnode "VDDD.n3313" 0 28.5661 -63982 -5054 0
rnode "VDDD.n3314" 0 28.5661 -64230 -5054 0
rnode "VDDD.n3315" 0 29.1374 -63734 -5054 0
rnode "VDDD.n3316" 0 28.5661 -63486 -5054 0
rnode "VDDD.t263" 0 21.9933 -56668 -5990 0
rnode "VDDD.n3317" 0 40.4576 -56898 -5990 0
rnode "VDDD.t144" 0 31.2672 -53620 -5662 0
rnode "VDDD.n3318" 0 538.342 -53792 -5122 0
rnode "VDDD.t753" 0 21.9933 -55848 -5990 0
rnode "VDDD.t431" 0 126.976 -42940 -5990 0
rnode "VDDD.n3319" 0 0 -40098 -4672 0
rnode "VDDD.n3320" 0 0 -40098 -4672 0
rnode "VDDD.n3321" 0 0 -38982 -4796 0
rnode "VDDD.n3322" 0 0 -38982 -4796 0
rnode "VDDD.n3323" 0 0 -38982 -4796 0
rnode "VDDD.n3324" 0 0 -38982 -4796 0
rnode "VDDD.n3325" 0 29.9536 -39974 -5168 0
rnode "VDDD.n3326" 0 57.1322 -38982 -5044 0
rnode "VDDD.n3327" 0 29.9536 -39106 -5168 0
rnode "VDDD.n3328" 0 57.1322 -38982 -4920 0
rnode "VDDD.n3329" 0 0 -38982 -5044 0
rnode "VDDD.n3330" 0 29.9536 -39354 -5168 0
rnode "VDDD.n3331" 0 29.9536 -39602 -5168 0
rnode "VDDD.n3332" 0 0 -38982 -4672 0
rnode "VDDD.n3333" 0 29.9536 -39850 -5168 0
rnode "VDDD.n3334" 0 0 -38982 -4672 0
rnode "VDDD.n3335" 0 29.9536 -39726 -5168 0
rnode "VDDD.n3336" 0 0 -38982 -4672 0
rnode "VDDD.n3337" 0 29.9536 -39478 -5168 0
rnode "VDDD.n3338" 0 0 -38982 -4672 0
rnode "VDDD.n3339" 0 29.9536 -39230 -5168 0
rnode "VDDD.n3340" 0 75.5619 -38982 -5168 0
rnode "VDDD.n3341" 0 50.7278 -38982 -5168 0
rnode "VDDD.n3342" 0 57.1322 -38982 -4796 0
rnode "VDDD.n3343" 0 0 -40098 -4672 0
rnode "VDDD.n3344" 0 372.004 -40098 -4672 0
rnode "VDDD.t664" 0 31.2672 -51992 -5662 0
rnode "VDDD.n3345" 0 828.463 -52164 -5122 0
rnode "VDDD.t937" 0 31.2671 -47412 -5662 0
rnode "VDDD.n3346" 0 839.117 -47584 -5122 0
rnode "VDDD.t435" 0 31.2672 -45772 -5662 0
rnode "VDDD.n3347" 0 618.117 -45944 -5122 0
rnode "VDDD.n3348" 0 767.994 -43054 -5270 0
rnode "VDDD.t432" 0 21.9933 -42968 -5990 0
rnode "VDDD.n3349" 0 41.6147 -43198 -5990 0
rnode "VDDD.n3350" 0 142.238 -43198 -5990 0
rnode "VDDD.t339" 0 488.293 -43956 -5662 0
rnode "VDDD.t88" 0 441.326 -45128 -5662 0
rnode "VDDD.t434" 0 404.796 -45744 -5662 0
rnode "VDDD.t811" 0 404.796 -46768 -5662 0
rnode "VDDD.t936" 0 429.479 -47384 -5662 0
rnode "VDDD.t751" 0 641.75 -48508 -5662 0
rnode "VDDD.t754" 0 700.988 -49984 -5662 0
rnode "VDDD.t917" 0 488.717 -51348 -5662 0
rnode "VDDD.t663" 0 401.834 -51964 -5662 0
rnode "VDDD.t951" 0 401.834 -52976 -5662 0
rnode "VDDD.t143" 0 394.923 -53592 -5662 0
rnode "VDDD.t340" 0 548.919 -54576 -5662 0
rnode "VDDD.t752" 0 360.702 -55820 -5990 0
rnode "VDDD.t639" 0 828.627 -59284 -5700 0
rnode "VDDD.n3351" 0 635.257 -56898 -5990 0
rnode "VDDD.t262" 0 197.271 -56640 -5990 0
rnode "VDDD.n3352" 0 178.531 -56078 -5990 0
rnode "VDDD.n3353" 0 40.4576 -56078 -5990 0
rnode "VDDD.n3354" 0 413.649 -56078 -5420 0
rnode "VDDD.n3355" 0 748.169 -56898 -5420 0
rnode "VDDD.n3356" 0 728.25 -63238 -5054 0
rnode "VDDD.n3357" 0 35.4772 -63238 -5054 0
rnode "VDDD.n3358" 0 28.5661 -63362 -5054 0
rnode "VDDD.n3359" 0 29.1374 -63362 -5054 0
rnode "VDDD.n3360" 0 29.1374 -63486 -5054 0
rnode "VDDD.n3361" 0 29.1374 -63610 -5054 0
rnode "VDDD.n3362" 0 28.5661 -63610 -5054 0
rnode "VDDD.n3363" 0 28.5661 -63734 -5054 0
rnode "VDDD.n3364" 0 28.5661 -63858 -5054 0
rnode "VDDD.n3365" 0 29.1374 -63858 -5054 0
rnode "VDDD.n3366" 0 29.1374 -63982 -5054 0
rnode "VDDD.n3367" 0 28.5661 -64230 -5054 0
rnode "VDDD.n3368" 0 0 -64354 -4806 0
rnode "VDDD.n3369" 0 0 -64354 -4806 0
rnode "VDDD.n3370" 0 0 -64354 -4806 0
rnode "VDDD.n3371" 0 0 -64354 -4806 0
rnode "VDDD.n3372" 0 57.1322 -64354 -4806 0
rnode "VDDD.n3373" 0 28.5661 -63982 -5054 0
rnode "VDDD.n3374" 0 0 -63238 -4930 0
rnode "VDDD.n3375" 0 0 -63238 -4930 0
rnode "VDDD.n3376" 0 0 -63238 -4930 0
rnode "VDDD.n3377" 0 0 -63238 -4930 0
rnode "VDDD.n3378" 0 57.1322 -63238 -4930 0
rnode "VDDD.n3379" 0 0 -63238 -4930 0
rnode "VDDD.n3380" 0 35.8123 -64354 -5054 0
rnode "VDDD.n3381" 0 37.4706 -64230 -5054 0
rnode "VDDD.n3382" 0 82.9525 -64106 -5054 0
rnode "VDDD.n3383" 0 28.5661 -64106 -5054 0
rnode "VDDD.n3384" 0 28.5661 -64106 -5054 0
rnode "VDDD.n3385" 0 837.631 -64354 -4558 0
rnode "VDDD.n3386" 0 0 -64368 -922 0
rnode "VDDD.n3387" 0 0 -64368 -798 0
rnode "VDDD.n3388" 0 28.5661 -63748 -1046 0
rnode "VDDD.n3389" 0 837.631 -63252 -1046 0
rnode "VDDD.n3390" 0 35.4772 -64368 -1046 0
rnode "VDDD.n3391" 0 35.6015 -64368 -922 0
rnode "VDDD.n3392" 0 0.439303 -64244 -1046 0
rnode "VDDD.n3393" 0 28.5661 -64244 -922 0
rnode "VDDD.n3394" 0 81.6174 -64244 -922 0
rnode "VDDD.n3395" 0 81.6174 -64120 -922 0
rnode "VDDD.n3396" 0 28.5661 -64120 -922 0
rnode "VDDD.n3397" 0 28.5661 -63996 -922 0
rnode "VDDD.n3398" 0 28.5661 -63872 -922 0
rnode "VDDD.n3399" 0 61.2131 -63872 -922 0
rnode "VDDD.n3400" 0 45.2977 -63810 -928 0
rnode "VDDD.n3401" 0 61.2131 -63748 -922 0
rnode "VDDD.n3402" 0 81.6174 -63624 -922 0
rnode "VDDD.n3403" 0 28.5661 -63624 -922 0
rnode "VDDD.n3404" 0 28.5661 -63500 -922 0
rnode "VDDD.n3405" 0 28.5661 -63376 -922 0
rnode "VDDD.n3406" 0 81.6174 -63376 -922 0
rnode "VDDD.n3407" 0 858.99 -63252 -922 0
rnode "VDDD.n3408" 0 964.466 -60866 -928 0
rnode "VDDD.t770" 0 447.061 -61838 -1458 0
rnode "VDDD.n3409" 0 316.282 -60866 -1462 0
rnode "VDDD.n3410" 0 23.8803 -60866 -1462 0
rnode "VDDD.n3411" 0 18.6183 -60866 -1462 0
rnode "VDDD.n3412" 0 22.9413 -60492 -2050 0
rnode "VDDD.n3413" 0 32.969 -60118 -1462 0
rnode "VDDD.n3414" 0 23.8803 -60118 -1462 0
rnode "VDDD.n3415" 0 283.483 -60118 -1462 0
rnode "VDDD.t638" 0 371.336 -59284 -1458 0
rnode "VDDD.n3416" 0 32.969 -57564 -1462 0
rnode "VDDD.n3417" 0 18.6183 -58312 -1462 0
rnode "VDDD.n3418" 0 22.9413 -57938 -2050 0
rnode "VDDD.n3419" 0 154.264 -57938 -2050 0
rnode "VDDD.t545" 0 363.823 -45132 -1554 0
rnode "VDDD.t107" 0 394.923 -46116 -1554 0
rnode "VDDD.t422" 0 401.834 -46732 -1554 0
rnode "VDDD.t242" 0 401.834 -47744 -1554 0
rnode "VDDD.t929" 0 488.717 -48360 -1554 0
rnode "VDDD.t196" 0 700.988 -49724 -1554 0
rnode "VDDD.t195" 0 641.75 -51200 -1554 0
rnode "VDDD.t920" 0 429.479 -52324 -1554 0
rnode "VDDD.t531" 0 404.796 -52940 -1554 0
rnode "VDDD.t720" 0 404.796 -53964 -1554 0
rnode "VDDD.t157" 0 441.326 -54580 -1554 0
rnode "VDDD.t813" 0 476.376 -55752 -1554 0
rnode "VDDD.n3420" 0 227.501 -56510 -1882 0
rnode "VDDD.t722" 0 216.295 -56768 -1882 0
rnode "VDDD.n3421" 0 243.022 -57438 -1510 0
rnode "VDDD.n3422" 0 8.22756 -57564 -1462 0
rnode "VDDD.n3423" 0 204.539 -58438 -1460 0
rnode "VDDD.t768" 0 96.7287 -57938 -1424 0
rnode "VDDD.n3424" 0 155.911 -57938 -874 0
rnode "VDDD.n3425" 0 229.055 -57938 -874 0
rnode "VDDD.n3426" 0 438.733 -57616 -928 0
rnode "VDDD.n3427" 0 1456.2 -56654 -928 0
rnode "VDDD.t721" 0 31.277 -53936 -1554 0
rnode "VDDD.n3428" 0 1742.1 -53764 -1014 0
rnode "VDDD.t921" 0 31.2771 -52296 -1554 0
rnode "VDDD.n3429" 0 2375.87 -52124 -1014 0
rnode "VDDD.t243" 0 31.277 -47716 -1554 0
rnode "VDDD.n3430" 0 2359.23 -47544 -1014 0
rnode "VDDD.t108" 0 31.277 -46088 -1554 0
rnode "VDDD.n3431" 0 1594.79 -45916 -1014 0
rnode "VDDD.n3432" 0 1567.49 -43364 -1310 0
rnode "VDDD.t767" 0 21.9933 -43040 -1882 0
rnode "VDDD.n3433" 0 48.7333 -42956 -1882 0
rnode "VDDD.n3434" 0 118.364 -42810 -1882 0
rnode "VDDD.n3435" 0 211.419 -42464 -1626 0
rnode "VDDD.t636" 0 142.576 -42168 -1880 0
rnode "VDDD.t637" 0 21.9933 -42140 -1880 0
rnode "VDDD.n3436" 0 40.4576 -41910 -1880 0
rnode "VDDD.n3437" 0 210.824 -41910 -1880 0
rnode "VDDD.t534" 0 231.1 -41276 -1880 0
rnode "VDDD.n3438" 0 181.288 -41018 -1880 0
rnode "VDDD.n3439" 0 713.598 -41018 -1310 0
rnode "VDDD.n3440" 0 0 -40090 -566 0
rnode "VDDD.n3441" 0 0 -40090 -566 0
rnode "VDDD.n3442" 0 92.1487 -40090 -566 0
rnode "VDDD.n3443" 0 92.6357 -39966 -1062 0
rnode "VDDD.n3444" 0 0 -38974 -690 0
rnode "VDDD.n3445" 0 0 -38974 -690 0
rnode "VDDD.n3446" 0 0 -38974 -690 0
rnode "VDDD.n3447" 0 57.1322 -38974 -690 0
rnode "VDDD.n3448" 0 0 -38974 -690 0
rnode "VDDD.n3449" 0 390.947 -40090 -1062 0
rnode "VDDD.n3450" 0 57.1322 -40090 -814 0
rnode "VDDD.n3451" 0 92.6357 -39222 -1062 0
rnode "VDDD.n3452" 0 860.208 -38974 -1062 0
rnode "VDDD.n3453" 0 2238.07 -38974 -1062 0
rnode "VDDD.n3454" 0 0.439303 -32244 -1046 0
rnode "VDDD.n3455" 0 28.5661 -32244 -1046 0
rnode "VDDD.n3456" 0 0 -32368 -550 0
rnode "VDDD.n3457" 0 84.7768 -32368 -550 0
rnode "VDDD.n3458" 0 0 -32368 -798 0
rnode "VDDD.n3459" 0 0 -32368 -798 0
rnode "VDDD.n3460" 0 57.1322 -32368 -798 0
rnode "VDDD.n3461" 0 0 -32368 -922 0
rnode "VDDD.n3462" 0 0 -32368 -922 0
rnode "VDDD.n3463" 0 57.1322 -32368 -922 0
rnode "VDDD.n3464" 0 0 -32368 -798 0
rnode "VDDD.n3465" 0 57.1322 -32368 -674 0
rnode "VDDD.n3466" 0 0 -32368 -922 0
rnode "VDDD.n3467" 0 0 -31252 -922 0
rnode "VDDD.n3468" 0 0 -31252 -922 0
rnode "VDDD.n3469" 0 35.4772 -31252 -922 0
rnode "VDDD.n3470" 0 0 -31252 -922 0
rnode "VDDD.n3471" 0 0 -32354 -4558 0
rnode "VDDD.n3472" 0 0 -32354 -4682 0
rnode "VDDD.n3473" 0 28.5661 -31734 -5054 0
rnode "VDDD.n3474" 0 28.5661 -31486 -5054 0
rnode "VDDD.n3475" 0 35.4772 -31238 -4930 0
rnode "VDDD.n3476" 0 28.5661 -31362 -5054 0
rnode "VDDD.n3477" 0 28.5661 -31610 -5054 0
rnode "VDDD.n3478" 0 28.5661 -31858 -5054 0
rnode "VDDD.n3479" 0 82.0123 -31238 -5054 0
rnode "VDDD.n3480" 0 57.1322 -32354 -4682 0
rnode "VDDD.n3481" 0 0 -31238 -4930 0
rnode "VDDD.n3482" 0 0 -32354 -4806 0
rnode "VDDD.n3483" 0 28.5661 -31982 -5054 0
rnode "VDDD.n3484" 0 28.5661 -32230 -5054 0
rnode "VDDD.n3485" 0 29.1374 -31734 -5054 0
rnode "VDDD.n3486" 0 28.5661 -31486 -5054 0
rnode "VDDD.t20" 0 21.9933 -24668 -5990 0
rnode "VDDD.n3487" 0 40.4576 -24898 -5990 0
rnode "VDDD.t90" 0 31.2672 -21620 -5662 0
rnode "VDDD.n3488" 0 538.342 -21792 -5122 0
rnode "VDDD.t806" 0 21.9933 -23848 -5990 0
rnode "VDDD.t190" 0 126.976 -10940 -5990 0
rnode "VDDD.n3489" 0 0 -8098 -4672 0
rnode "VDDD.n3490" 0 0 -8098 -4672 0
rnode "VDDD.n3491" 0 0 -6982 -4796 0
rnode "VDDD.n3492" 0 0 -6982 -4796 0
rnode "VDDD.n3493" 0 0 -6982 -4796 0
rnode "VDDD.n3494" 0 0 -6982 -4796 0
rnode "VDDD.n3495" 0 29.9536 -7974 -5168 0
rnode "VDDD.n3496" 0 57.1322 -6982 -5044 0
rnode "VDDD.n3497" 0 29.9536 -7106 -5168 0
rnode "VDDD.n3498" 0 57.1322 -6982 -4920 0
rnode "VDDD.n3499" 0 0 -6982 -5044 0
rnode "VDDD.n3500" 0 29.9536 -7354 -5168 0
rnode "VDDD.n3501" 0 29.9536 -7602 -5168 0
rnode "VDDD.n3502" 0 0 -6982 -4672 0
rnode "VDDD.n3503" 0 29.9536 -7850 -5168 0
rnode "VDDD.n3504" 0 0 -6982 -4672 0
rnode "VDDD.n3505" 0 29.9536 -7726 -5168 0
rnode "VDDD.n3506" 0 0 -6982 -4672 0
rnode "VDDD.n3507" 0 29.9536 -7478 -5168 0
rnode "VDDD.n3508" 0 0 -6982 -4672 0
rnode "VDDD.n3509" 0 29.9536 -7230 -5168 0
rnode "VDDD.n3510" 0 75.5619 -6982 -5168 0
rnode "VDDD.n3511" 0 50.7278 -6982 -5168 0
rnode "VDDD.n3512" 0 57.1322 -6982 -4796 0
rnode "VDDD.n3513" 0 0 -8098 -4672 0
rnode "VDDD.n3514" 0 372.004 -8098 -4672 0
rnode "VDDD.t763" 0 31.2672 -19992 -5662 0
rnode "VDDD.n3515" 0 828.463 -20164 -5122 0
rnode "VDDD.t895" 0 31.2671 -15412 -5662 0
rnode "VDDD.n3516" 0 839.117 -15584 -5122 0
rnode "VDDD.t193" 0 31.2672 -13772 -5662 0
rnode "VDDD.n3517" 0 618.117 -13944 -5122 0
rnode "VDDD.n3518" 0 767.994 -11054 -5270 0
rnode "VDDD.t191" 0 21.9933 -10968 -5990 0
rnode "VDDD.n3519" 0 41.6147 -11198 -5990 0
rnode "VDDD.n3520" 0 142.238 -11198 -5990 0
rnode "VDDD.t226" 0 488.293 -11956 -5662 0
rnode "VDDD.t132" 0 441.326 -13128 -5662 0
rnode "VDDD.t192" 0 404.796 -13744 -5662 0
rnode "VDDD.t560" 0 404.796 -14768 -5662 0
rnode "VDDD.t894" 0 429.479 -15384 -5662 0
rnode "VDDD.t803" 0 641.75 -16508 -5662 0
rnode "VDDD.t804" 0 700.988 -17984 -5662 0
rnode "VDDD.t918" 0 488.717 -19348 -5662 0
rnode "VDDD.t762" 0 401.834 -19964 -5662 0
rnode "VDDD.t224" 0 401.834 -20976 -5662 0
rnode "VDDD.t89" 0 394.923 -21592 -5662 0
rnode "VDDD.t225" 0 548.919 -22576 -5662 0
rnode "VDDD.t805" 0 360.702 -23820 -5990 0
rnode "VDDD.t70" 0 828.627 -27284 -5700 0
rnode "VDDD.n3521" 0 635.257 -24898 -5990 0
rnode "VDDD.t19" 0 197.271 -24640 -5990 0
rnode "VDDD.n3522" 0 178.531 -24078 -5990 0
rnode "VDDD.n3523" 0 40.4576 -24078 -5990 0
rnode "VDDD.n3524" 0 413.649 -24078 -5420 0
rnode "VDDD.n3525" 0 748.169 -24898 -5420 0
rnode "VDDD.n3526" 0 728.25 -31238 -5054 0
rnode "VDDD.n3527" 0 35.4772 -31238 -5054 0
rnode "VDDD.n3528" 0 28.5661 -31362 -5054 0
rnode "VDDD.n3529" 0 29.1374 -31362 -5054 0
rnode "VDDD.n3530" 0 29.1374 -31486 -5054 0
rnode "VDDD.n3531" 0 29.1374 -31610 -5054 0
rnode "VDDD.n3532" 0 28.5661 -31610 -5054 0
rnode "VDDD.n3533" 0 28.5661 -31734 -5054 0
rnode "VDDD.n3534" 0 28.5661 -31858 -5054 0
rnode "VDDD.n3535" 0 29.1374 -31858 -5054 0
rnode "VDDD.n3536" 0 29.1374 -31982 -5054 0
rnode "VDDD.n3537" 0 28.5661 -32230 -5054 0
rnode "VDDD.n3538" 0 0 -32354 -4806 0
rnode "VDDD.n3539" 0 0 -32354 -4806 0
rnode "VDDD.n3540" 0 0 -32354 -4806 0
rnode "VDDD.n3541" 0 0 -32354 -4806 0
rnode "VDDD.n3542" 0 57.1322 -32354 -4806 0
rnode "VDDD.n3543" 0 28.5661 -31982 -5054 0
rnode "VDDD.n3544" 0 0 -31238 -4930 0
rnode "VDDD.n3545" 0 0 -31238 -4930 0
rnode "VDDD.n3546" 0 0 -31238 -4930 0
rnode "VDDD.n3547" 0 0 -31238 -4930 0
rnode "VDDD.n3548" 0 57.1322 -31238 -4930 0
rnode "VDDD.n3549" 0 0 -31238 -4930 0
rnode "VDDD.n3550" 0 35.8123 -32354 -5054 0
rnode "VDDD.n3551" 0 37.4706 -32230 -5054 0
rnode "VDDD.n3552" 0 82.9525 -32106 -5054 0
rnode "VDDD.n3553" 0 28.5661 -32106 -5054 0
rnode "VDDD.n3554" 0 28.5661 -32106 -5054 0
rnode "VDDD.n3555" 0 837.631 -32354 -4558 0
rnode "VDDD.n3556" 0 0 -32368 -922 0
rnode "VDDD.n3557" 0 0 -32368 -798 0
rnode "VDDD.n3558" 0 28.5661 -31748 -1046 0
rnode "VDDD.n3559" 0 837.631 -31252 -1046 0
rnode "VDDD.n3560" 0 35.4772 -32368 -1046 0
rnode "VDDD.n3561" 0 35.6015 -32368 -922 0
rnode "VDDD.n3562" 0 2209.6 -32368 -922 0
rnode "VDDD.n3563" 0 81.6174 -32244 -922 0
rnode "VDDD.n3564" 0 81.6174 -32120 -922 0
rnode "VDDD.n3565" 0 28.5661 -32120 -922 0
rnode "VDDD.n3566" 0 28.5661 -31996 -922 0
rnode "VDDD.n3567" 0 28.5661 -31872 -922 0
rnode "VDDD.n3568" 0 61.2131 -31872 -922 0
rnode "VDDD.n3569" 0 45.2977 -31810 -928 0
rnode "VDDD.n3570" 0 61.2131 -31748 -922 0
rnode "VDDD.n3571" 0 81.6174 -31624 -922 0
rnode "VDDD.n3572" 0 28.5661 -31624 -922 0
rnode "VDDD.n3573" 0 28.5661 -31500 -922 0
rnode "VDDD.n3574" 0 28.5661 -31376 -922 0
rnode "VDDD.n3575" 0 81.6174 -31376 -922 0
rnode "VDDD.n3576" 0 858.99 -31252 -922 0
rnode "VDDD.n3577" 0 964.466 -28866 -928 0
rnode "VDDD.t837" 0 447.061 -29838 -1458 0
rnode "VDDD.n3578" 0 316.282 -28866 -1462 0
rnode "VDDD.n3579" 0 23.8803 -28866 -1462 0
rnode "VDDD.n3580" 0 18.6183 -28866 -1462 0
rnode "VDDD.n3581" 0 22.9413 -28492 -2050 0
rnode "VDDD.n3582" 0 32.969 -28118 -1462 0
rnode "VDDD.n3583" 0 23.8803 -28118 -1462 0
rnode "VDDD.n3584" 0 283.483 -28118 -1462 0
rnode "VDDD.t69" 0 371.336 -27284 -1458 0
rnode "VDDD.n3585" 0 32.969 -25564 -1462 0
rnode "VDDD.n3586" 0 18.6183 -26312 -1462 0
rnode "VDDD.n3587" 0 22.9413 -25938 -2050 0
rnode "VDDD.n3588" 0 154.264 -25938 -2050 0
rnode "VDDD.t662" 0 363.823 -13132 -1554 0
rnode "VDDD.t146" 0 394.923 -14116 -1554 0
rnode "VDDD.t580" 0 401.834 -14732 -1554 0
rnode "VDDD.t660" 0 401.834 -15744 -1554 0
rnode "VDDD.t886" 0 488.717 -16360 -1554 0
rnode "VDDD.t522" 0 700.988 -17724 -1554 0
rnode "VDDD.t600" 0 641.75 -19200 -1554 0
rnode "VDDD.t883" 0 429.479 -20324 -1554 0
rnode "VDDD.t842" 0 404.796 -20940 -1554 0
rnode "VDDD.t254" 0 404.796 -21964 -1554 0
rnode "VDDD.t111" 0 441.326 -22580 -1554 0
rnode "VDDD.t812" 0 476.376 -23752 -1554 0
rnode "VDDD.n3589" 0 227.501 -24510 -1882 0
rnode "VDDD.t252" 0 216.295 -24768 -1882 0
rnode "VDDD.n3590" 0 243.022 -25438 -1510 0
rnode "VDDD.n3591" 0 8.22756 -25564 -1462 0
rnode "VDDD.n3592" 0 204.539 -26438 -1460 0
rnode "VDDD.t838" 0 96.7287 -25938 -1424 0
rnode "VDDD.n3593" 0 155.911 -25938 -874 0
rnode "VDDD.n3594" 0 229.055 -25938 -874 0
rnode "VDDD.n3595" 0 438.733 -25616 -928 0
rnode "VDDD.n3596" 0 1456.2 -24654 -928 0
rnode "VDDD.t255" 0 31.277 -21936 -1554 0
rnode "VDDD.n3597" 0 1742.1 -21764 -1014 0
rnode "VDDD.t884" 0 31.2771 -20296 -1554 0
rnode "VDDD.n3598" 0 2375.87 -20124 -1014 0
rnode "VDDD.t661" 0 31.277 -15716 -1554 0
rnode "VDDD.n3599" 0 2359.23 -15544 -1014 0
rnode "VDDD.t147" 0 31.277 -14088 -1554 0
rnode "VDDD.n3600" 0 1594.79 -13916 -1014 0
rnode "VDDD.n3601" 0 1567.49 -11364 -1310 0
rnode "VDDD.t841" 0 21.9933 -11040 -1882 0
rnode "VDDD.n3602" 0 48.7333 -10956 -1882 0
rnode "VDDD.n3603" 0 118.364 -10810 -1882 0
rnode "VDDD.n3604" 0 211.419 -10464 -1626 0
rnode "VDDD.t71" 0 142.576 -10168 -1880 0
rnode "VDDD.t72" 0 21.9933 -10140 -1880 0
rnode "VDDD.n3605" 0 40.4576 -9910 -1880 0
rnode "VDDD.n3606" 0 210.824 -9910 -1880 0
rnode "VDDD.t503" 0 231.1 -9276 -1880 0
rnode "VDDD.n3607" 0 181.288 -9018 -1880 0
rnode "VDDD.n3608" 0 713.598 -9018 -1310 0
rnode "VDDD.n3609" 0 0 -8090 -566 0
rnode "VDDD.n3610" 0 0 -8090 -566 0
rnode "VDDD.n3611" 0 92.1487 -8090 -566 0
rnode "VDDD.n3612" 0 92.6357 -7966 -1062 0
rnode "VDDD.n3613" 0 0 -6974 -690 0
rnode "VDDD.n3614" 0 0 -6974 -690 0
rnode "VDDD.n3615" 0 0 -6974 -690 0
rnode "VDDD.n3616" 0 57.1322 -6974 -690 0
rnode "VDDD.n3617" 0 0 -6974 -690 0
rnode "VDDD.n3618" 0 390.947 -8090 -1062 0
rnode "VDDD.n3619" 0 57.1322 -8090 -814 0
rnode "VDDD.n3620" 0 92.6357 -7222 -1062 0
rnode "VDDD.n3621" 0 860.208 -6974 -1062 0
rnode "VDDD.n3622" 0 2238.07 -6974 -1062 0
rnode "VDDD.n3623" 0 0.439303 -244 -1046 0
rnode "VDDD.n3624" 0 28.5661 -244 -1046 0
rnode "VDDD.n3625" 0 0 -368 -550 0
rnode "VDDD.n3626" 0 84.7768 -368 -550 0
rnode "VDDD.n3627" 0 0 -368 -798 0
rnode "VDDD.n3628" 0 0 -368 -798 0
rnode "VDDD.n3629" 0 57.1322 -368 -798 0
rnode "VDDD.n3630" 0 0 -368 -922 0
rnode "VDDD.n3631" 0 0 -368 -922 0
rnode "VDDD.n3632" 0 57.1322 -368 -922 0
rnode "VDDD.n3633" 0 0 -368 -798 0
rnode "VDDD.n3634" 0 57.1322 -368 -674 0
rnode "VDDD.n3635" 0 0 -368 -922 0
rnode "VDDD.n3636" 0 0 748 -922 0
rnode "VDDD.n3637" 0 0 748 -922 0
rnode "VDDD.n3638" 0 35.4772 748 -922 0
rnode "VDDD.n3639" 0 0 748 -922 0
rnode "VDDD.n3640" 0 0 -354 -4558 0
rnode "VDDD.n3641" 0 0 -354 -4682 0
rnode "VDDD.n3642" 0 28.5661 266 -5054 0
rnode "VDDD.n3643" 0 28.5661 514 -5054 0
rnode "VDDD.n3644" 0 35.4772 762 -4930 0
rnode "VDDD.n3645" 0 28.5661 638 -5054 0
rnode "VDDD.n3646" 0 28.5661 390 -5054 0
rnode "VDDD.n3647" 0 28.5661 142 -5054 0
rnode "VDDD.n3648" 0 82.0123 762 -5054 0
rnode "VDDD.n3649" 0 57.1322 -354 -4682 0
rnode "VDDD.n3650" 0 0 762 -4930 0
rnode "VDDD.n3651" 0 0 -354 -4806 0
rnode "VDDD.n3652" 0 28.5661 18 -5054 0
rnode "VDDD.n3653" 0 28.5661 -230 -5054 0
rnode "VDDD.n3654" 0 29.1374 266 -5054 0
rnode "VDDD.n3655" 0 28.5661 514 -5054 0
rnode "VDDD.t13" 0 21.9933 7332 -5990 0
rnode "VDDD.n3656" 0 40.4576 7102 -5990 0
rnode "VDDD.t153" 0 31.2672 10380 -5662 0
rnode "VDDD.n3657" 0 538.342 10208 -5122 0
rnode "VDDD.t748" 0 21.9933 8152 -5990 0
rnode "VDDD.t56" 0 126.976 21060 -5990 0
rnode "VDDD.n3658" 0 0 23902 -4672 0
rnode "VDDD.n3659" 0 0 23902 -4672 0
rnode "VDDD.n3660" 0 0 25018 -4796 0
rnode "VDDD.n3661" 0 0 25018 -4796 0
rnode "VDDD.n3662" 0 0 25018 -4796 0
rnode "VDDD.n3663" 0 0 25018 -4796 0
rnode "VDDD.n3664" 0 29.9536 24026 -5168 0
rnode "VDDD.n3665" 0 57.1322 25018 -5044 0
rnode "VDDD.n3666" 0 29.9536 24894 -5168 0
rnode "VDDD.n3667" 0 57.1322 25018 -4920 0
rnode "VDDD.n3668" 0 0 25018 -5044 0
rnode "VDDD.n3669" 0 29.9536 24646 -5168 0
rnode "VDDD.n3670" 0 29.9536 24398 -5168 0
rnode "VDDD.n3671" 0 0 25018 -4672 0
rnode "VDDD.n3672" 0 29.9536 24150 -5168 0
rnode "VDDD.n3673" 0 0 25018 -4672 0
rnode "VDDD.n3674" 0 29.9536 24274 -5168 0
rnode "VDDD.n3675" 0 0 25018 -4672 0
rnode "VDDD.n3676" 0 29.9536 24522 -5168 0
rnode "VDDD.n3677" 0 0 25018 -4672 0
rnode "VDDD.n3678" 0 29.9536 24770 -5168 0
rnode "VDDD.n3679" 0 75.5619 25018 -5168 0
rnode "VDDD.n3680" 0 50.7278 25018 -5168 0
rnode "VDDD.n3681" 0 57.1322 25018 -4796 0
rnode "VDDD.n3682" 0 0 23902 -4672 0
rnode "VDDD.n3683" 0 372.004 23902 -4672 0
rnode "VDDD.t779" 0 31.2672 12008 -5662 0
rnode "VDDD.n3684" 0 828.463 11836 -5122 0
rnode "VDDD.t880" 0 31.2671 16588 -5662 0
rnode "VDDD.n3685" 0 839.117 16416 -5122 0
rnode "VDDD.t59" 0 31.2672 18228 -5662 0
rnode "VDDD.n3686" 0 618.117 18056 -5122 0
rnode "VDDD.n3687" 0 767.994 20946 -5270 0
rnode "VDDD.t57" 0 21.9933 21032 -5990 0
rnode "VDDD.n3688" 0 41.6147 20802 -5990 0
rnode "VDDD.n3689" 0 142.238 20802 -5990 0
rnode "VDDD.t492" 0 488.293 20044 -5662 0
rnode "VDDD.t169" 0 441.326 18872 -5662 0
rnode "VDDD.t58" 0 404.796 18256 -5662 0
rnode "VDDD.t486" 0 404.796 17232 -5662 0
rnode "VDDD.t879" 0 429.479 16616 -5662 0
rnode "VDDD.t750" 0 641.75 15492 -5662 0
rnode "VDDD.t749" 0 700.988 14016 -5662 0
rnode "VDDD.t919" 0 488.717 12652 -5662 0
rnode "VDDD.t778" 0 401.834 12036 -5662 0
rnode "VDDD.t318" 0 401.834 11024 -5662 0
rnode "VDDD.t152" 0 394.923 10408 -5662 0
rnode "VDDD.t960" 0 548.919 9424 -5662 0
rnode "VDDD.t747" 0 360.702 8180 -5990 0
rnode "VDDD.t734" 0 828.627 4716 -5700 0
rnode "VDDD.n3690" 0 635.257 7102 -5990 0
rnode "VDDD.t12" 0 197.271 7360 -5990 0
rnode "VDDD.n3691" 0 178.531 7922 -5990 0
rnode "VDDD.n3692" 0 40.4576 7922 -5990 0
rnode "VDDD.n3693" 0 413.649 7922 -5420 0
rnode "VDDD.n3694" 0 748.169 7102 -5420 0
rnode "VDDD.n3695" 0 728.25 762 -5054 0
rnode "VDDD.n3696" 0 35.4772 762 -5054 0
rnode "VDDD.n3697" 0 28.5661 638 -5054 0
rnode "VDDD.n3698" 0 29.1374 638 -5054 0
rnode "VDDD.n3699" 0 29.1374 514 -5054 0
rnode "VDDD.n3700" 0 29.1374 390 -5054 0
rnode "VDDD.n3701" 0 28.5661 390 -5054 0
rnode "VDDD.n3702" 0 28.5661 266 -5054 0
rnode "VDDD.n3703" 0 28.5661 142 -5054 0
rnode "VDDD.n3704" 0 29.1374 142 -5054 0
rnode "VDDD.n3705" 0 29.1374 18 -5054 0
rnode "VDDD.n3706" 0 28.5661 -230 -5054 0
rnode "VDDD.n3707" 0 0 -354 -4806 0
rnode "VDDD.n3708" 0 0 -354 -4806 0
rnode "VDDD.n3709" 0 0 -354 -4806 0
rnode "VDDD.n3710" 0 0 -354 -4806 0
rnode "VDDD.n3711" 0 57.1322 -354 -4806 0
rnode "VDDD.n3712" 0 28.5661 18 -5054 0
rnode "VDDD.n3713" 0 0 762 -4930 0
rnode "VDDD.n3714" 0 0 762 -4930 0
rnode "VDDD.n3715" 0 0 762 -4930 0
rnode "VDDD.n3716" 0 0 762 -4930 0
rnode "VDDD.n3717" 0 57.1322 762 -4930 0
rnode "VDDD.n3718" 0 0 762 -4930 0
rnode "VDDD.n3719" 0 35.8123 -354 -5054 0
rnode "VDDD.n3720" 0 37.4706 -230 -5054 0
rnode "VDDD.n3721" 0 82.9525 -106 -5054 0
rnode "VDDD.n3722" 0 28.5661 -106 -5054 0
rnode "VDDD.n3723" 0 28.5661 -106 -5054 0
rnode "VDDD.n3724" 0 837.631 -354 -4558 0
rnode "VDDD.n3725" 0 0 -368 -922 0
rnode "VDDD.n3726" 0 0 -368 -798 0
rnode "VDDD.n3727" 0 28.5661 252 -1046 0
rnode "VDDD.n3728" 0 837.631 748 -1046 0
rnode "VDDD.n3729" 0 35.4772 -368 -1046 0
rnode "VDDD.n3730" 0 35.6015 -368 -922 0
rnode "VDDD.n3731" 0 2209.6 -368 -922 0
rnode "VDDD.n3732" 0 81.6174 -244 -922 0
rnode "VDDD.n3733" 0 81.6174 -120 -922 0
rnode "VDDD.n3734" 0 28.5661 -120 -922 0
rnode "VDDD.n3735" 0 28.5661 4 -922 0
rnode "VDDD.n3736" 0 28.5661 128 -922 0
rnode "VDDD.n3737" 0 61.2131 128 -922 0
rnode "VDDD.n3738" 0 45.2977 190 -928 0
rnode "VDDD.n3739" 0 61.2131 252 -922 0
rnode "VDDD.n3740" 0 81.6174 376 -922 0
rnode "VDDD.n3741" 0 28.5661 376 -922 0
rnode "VDDD.n3742" 0 28.5661 500 -922 0
rnode "VDDD.n3743" 0 28.5661 624 -922 0
rnode "VDDD.n3744" 0 81.6174 624 -922 0
rnode "VDDD.n3745" 0 858.99 748 -922 0
rnode "VDDD.n3746" 0 964.466 3134 -928 0
rnode "VDDD.t374" 0 447.061 2162 -1458 0
rnode "VDDD.n3747" 0 316.282 3134 -1462 0
rnode "VDDD.n3748" 0 23.8803 3134 -1462 0
rnode "VDDD.n3749" 0 18.6183 3134 -1462 0
rnode "VDDD.n3750" 0 22.9413 3508 -2050 0
rnode "VDDD.n3751" 0 32.969 3882 -1462 0
rnode "VDDD.n3752" 0 23.8803 3882 -1462 0
rnode "VDDD.n3753" 0 283.483 3882 -1462 0
rnode "VDDD.t731" 0 371.336 4716 -1458 0
rnode "VDDD.n3754" 0 32.969 6436 -1462 0
rnode "VDDD.n3755" 0 18.6183 5688 -1462 0
rnode "VDDD.n3756" 0 22.9413 6062 -2050 0
rnode "VDDD.n3757" 0 154.264 6062 -2050 0
rnode "VDDD.t73" 0 363.823 18868 -1554 0
rnode "VDDD.t130" 0 394.923 17884 -1554 0
rnode "VDDD.t74" 0 401.834 17268 -1554 0
rnode "VDDD.t240" 0 401.834 16256 -1554 0
rnode "VDDD.t931" 0 488.717 15640 -1554 0
rnode "VDDD.t238" 0 700.988 14276 -1554 0
rnode "VDDD.t237" 0 641.75 12800 -1554 0
rnode "VDDD.t900" 0 429.479 11676 -1554 0
rnode "VDDD.t301" 0 404.796 11060 -1554 0
rnode "VDDD.t208" 0 404.796 10036 -1554 0
rnode "VDDD.t96" 0 441.326 9420 -1554 0
rnode "VDDD.t448" 0 476.376 8248 -1554 0
rnode "VDDD.n3758" 0 227.501 7490 -1882 0
rnode "VDDD.t206" 0 216.295 7232 -1882 0
rnode "VDDD.n3759" 0 243.022 6562 -1510 0
rnode "VDDD.n3760" 0 8.22756 6436 -1462 0
rnode "VDDD.n3761" 0 204.539 5562 -1460 0
rnode "VDDD.t372" 0 96.7287 6062 -1424 0
rnode "VDDD.n3762" 0 155.911 6062 -874 0
rnode "VDDD.n3763" 0 229.055 6062 -874 0
rnode "VDDD.n3764" 0 438.733 6384 -928 0
rnode "VDDD.n3765" 0 1456.2 7346 -928 0
rnode "VDDD.t209" 0 31.277 10064 -1554 0
rnode "VDDD.n3766" 0 1742.1 10236 -1014 0
rnode "VDDD.t901" 0 31.2771 11704 -1554 0
rnode "VDDD.n3767" 0 2375.87 11876 -1014 0
rnode "VDDD.t241" 0 31.277 16284 -1554 0
rnode "VDDD.n3768" 0 2359.23 16456 -1014 0
rnode "VDDD.t131" 0 31.277 17912 -1554 0
rnode "VDDD.n3769" 0 1594.79 18084 -1014 0
rnode "VDDD.n3770" 0 1567.49 20636 -1310 0
rnode "VDDD.t371" 0 21.9933 20960 -1882 0
rnode "VDDD.n3771" 0 48.7333 21044 -1882 0
rnode "VDDD.n3772" 0 118.364 21190 -1882 0
rnode "VDDD.n3773" 0 211.419 21536 -1626 0
rnode "VDDD.t732" 0 142.576 21832 -1880 0
rnode "VDDD.t733" 0 21.9933 21860 -1880 0
rnode "VDDD.n3774" 0 40.4576 22090 -1880 0
rnode "VDDD.n3775" 0 210.824 22090 -1880 0
rnode "VDDD.t601" 0 231.1 22724 -1880 0
rnode "VDDD.n3776" 0 181.288 22982 -1880 0
rnode "VDDD.n3777" 0 713.598 22982 -1310 0
rnode "VDDD.n3778" 0 0 23910 -566 0
rnode "VDDD.n3779" 0 0 23910 -566 0
rnode "VDDD.n3780" 0 92.1487 23910 -566 0
rnode "VDDD.n3781" 0 92.6357 24034 -1062 0
rnode "VDDD.n3782" 0 0 25026 -690 0
rnode "VDDD.n3783" 0 0 25026 -690 0
rnode "VDDD.n3784" 0 0 25026 -690 0
rnode "VDDD.n3785" 0 57.1322 25026 -690 0
rnode "VDDD.n3786" 0 0 25026 -690 0
rnode "VDDD.n3787" 0 390.947 23910 -1062 0
rnode "VDDD.n3788" 0 57.1322 23910 -814 0
rnode "VDDD.n3789" 0 92.6357 24778 -1062 0
rnode "VDDD.n3790" 0 860.208 25026 -1062 0
rnode "VDDD.n3791" 0 2238.07 25026 -1062 0
rnode "VDDD.n3792" 0 0.439303 31756 -1046 0
rnode "VDDD.n3793" 0 28.5661 31756 -1046 0
rnode "VDDD.n3794" 0 0 31632 -550 0
rnode "VDDD.n3795" 0 84.7768 31632 -550 0
rnode "VDDD.n3796" 0 0 31632 -798 0
rnode "VDDD.n3797" 0 0 31632 -798 0
rnode "VDDD.n3798" 0 57.1322 31632 -798 0
rnode "VDDD.n3799" 0 0 31632 -922 0
rnode "VDDD.n3800" 0 0 31632 -922 0
rnode "VDDD.n3801" 0 57.1322 31632 -922 0
rnode "VDDD.n3802" 0 0 31632 -798 0
rnode "VDDD.n3803" 0 57.1322 31632 -674 0
rnode "VDDD.n3804" 0 0 31632 -922 0
rnode "VDDD.n3805" 0 0 32748 -922 0
rnode "VDDD.n3806" 0 0 32748 -922 0
rnode "VDDD.n3807" 0 35.4772 32748 -922 0
rnode "VDDD.n3808" 0 0 32748 -922 0
rnode "VDDD.n3809" 0 0 31646 -4558 0
rnode "VDDD.n3810" 0 0 31646 -4682 0
rnode "VDDD.n3811" 0 28.5661 32266 -5054 0
rnode "VDDD.n3812" 0 28.5661 32514 -5054 0
rnode "VDDD.n3813" 0 35.4772 32762 -4930 0
rnode "VDDD.n3814" 0 28.5661 32638 -5054 0
rnode "VDDD.n3815" 0 28.5661 32390 -5054 0
rnode "VDDD.n3816" 0 28.5661 32142 -5054 0
rnode "VDDD.n3817" 0 82.0123 32762 -5054 0
rnode "VDDD.n3818" 0 57.1322 31646 -4682 0
rnode "VDDD.n3819" 0 0 32762 -4930 0
rnode "VDDD.n3820" 0 0 31646 -4806 0
rnode "VDDD.n3821" 0 28.5661 32018 -5054 0
rnode "VDDD.n3822" 0 28.5661 31770 -5054 0
rnode "VDDD.n3823" 0 29.1374 32266 -5054 0
rnode "VDDD.n3824" 0 28.5661 32514 -5054 0
rnode "VDDD.t37" 0 21.9933 39332 -5990 0
rnode "VDDD.n3825" 0 40.4576 39102 -5990 0
rnode "VDDD.t116" 0 31.2672 42380 -5662 0
rnode "VDDD.n3826" 0 538.342 42208 -5122 0
rnode "VDDD.t848" 0 21.9933 40152 -5990 0
rnode "VDDD.t489" 0 126.976 53060 -5990 0
rnode "VDDD.n3827" 0 0 55902 -4672 0
rnode "VDDD.n3828" 0 0 55902 -4672 0
rnode "VDDD.n3829" 0 0 57018 -4796 0
rnode "VDDD.n3830" 0 0 57018 -4796 0
rnode "VDDD.n3831" 0 0 57018 -4796 0
rnode "VDDD.n3832" 0 0 57018 -4796 0
rnode "VDDD.n3833" 0 29.9536 56026 -5168 0
rnode "VDDD.n3834" 0 57.1322 57018 -5044 0
rnode "VDDD.n3835" 0 29.9536 56894 -5168 0
rnode "VDDD.n3836" 0 57.1322 57018 -4920 0
rnode "VDDD.n3837" 0 0 57018 -5044 0
rnode "VDDD.n3838" 0 29.9536 56646 -5168 0
rnode "VDDD.n3839" 0 29.9536 56398 -5168 0
rnode "VDDD.n3840" 0 0 57018 -4672 0
rnode "VDDD.n3841" 0 29.9536 56150 -5168 0
rnode "VDDD.n3842" 0 0 57018 -4672 0
rnode "VDDD.n3843" 0 29.9536 56274 -5168 0
rnode "VDDD.n3844" 0 0 57018 -4672 0
rnode "VDDD.n3845" 0 29.9536 56522 -5168 0
rnode "VDDD.n3846" 0 0 57018 -4672 0
rnode "VDDD.n3847" 0 29.9536 56770 -5168 0
rnode "VDDD.n3848" 0 75.5619 57018 -5168 0
rnode "VDDD.n3849" 0 50.7278 57018 -5168 0
rnode "VDDD.n3850" 0 57.1322 57018 -4796 0
rnode "VDDD.n3851" 0 0 55902 -4672 0
rnode "VDDD.n3852" 0 372.004 55902 -4672 0
rnode "VDDD.t597" 0 31.2672 44008 -5662 0
rnode "VDDD.n3853" 0 828.463 43836 -5122 0
rnode "VDDD.t913" 0 31.2671 48588 -5662 0
rnode "VDDD.n3854" 0 839.117 48416 -5122 0
rnode "VDDD.t488" 0 31.2672 50228 -5662 0
rnode "VDDD.n3855" 0 618.117 50056 -5122 0
rnode "VDDD.n3856" 0 767.994 52946 -5270 0
rnode "VDDD.t490" 0 21.9933 53032 -5990 0
rnode "VDDD.n3857" 0 41.6147 52802 -5990 0
rnode "VDDD.n3858" 0 142.238 52802 -5990 0
rnode "VDDD.t807" 0 488.293 52044 -5662 0
rnode "VDDD.t165" 0 441.326 50872 -5662 0
rnode "VDDD.t487" 0 404.796 50256 -5662 0
rnode "VDDD.t398" 0 404.796 49232 -5662 0
rnode "VDDD.t912" 0 429.479 48616 -5662 0
rnode "VDDD.t846" 0 641.75 47492 -5662 0
rnode "VDDD.t845" 0 700.988 46016 -5662 0
rnode "VDDD.t885" 0 488.717 44652 -5662 0
rnode "VDDD.t596" 0 401.834 44036 -5662 0
rnode "VDDD.t809" 0 401.834 43024 -5662 0
rnode "VDDD.t115" 0 394.923 42408 -5662 0
rnode "VDDD.t808" 0 548.919 41424 -5662 0
rnode "VDDD.t847" 0 360.702 40180 -5990 0
rnode "VDDD.t491" 0 828.627 36716 -5700 0
rnode "VDDD.n3859" 0 635.257 39102 -5990 0
rnode "VDDD.t36" 0 197.271 39360 -5990 0
rnode "VDDD.n3860" 0 178.531 39922 -5990 0
rnode "VDDD.n3861" 0 40.4576 39922 -5990 0
rnode "VDDD.n3862" 0 413.649 39922 -5420 0
rnode "VDDD.n3863" 0 748.169 39102 -5420 0
rnode "VDDD.n3864" 0 728.25 32762 -5054 0
rnode "VDDD.n3865" 0 35.4772 32762 -5054 0
rnode "VDDD.n3866" 0 28.5661 32638 -5054 0
rnode "VDDD.n3867" 0 29.1374 32638 -5054 0
rnode "VDDD.n3868" 0 29.1374 32514 -5054 0
rnode "VDDD.n3869" 0 29.1374 32390 -5054 0
rnode "VDDD.n3870" 0 28.5661 32390 -5054 0
rnode "VDDD.n3871" 0 28.5661 32266 -5054 0
rnode "VDDD.n3872" 0 28.5661 32142 -5054 0
rnode "VDDD.n3873" 0 29.1374 32142 -5054 0
rnode "VDDD.n3874" 0 29.1374 32018 -5054 0
rnode "VDDD.n3875" 0 28.5661 31770 -5054 0
rnode "VDDD.n3876" 0 0 31646 -4806 0
rnode "VDDD.n3877" 0 0 31646 -4806 0
rnode "VDDD.n3878" 0 0 31646 -4806 0
rnode "VDDD.n3879" 0 0 31646 -4806 0
rnode "VDDD.n3880" 0 57.1322 31646 -4806 0
rnode "VDDD.n3881" 0 28.5661 32018 -5054 0
rnode "VDDD.n3882" 0 0 32762 -4930 0
rnode "VDDD.n3883" 0 0 32762 -4930 0
rnode "VDDD.n3884" 0 0 32762 -4930 0
rnode "VDDD.n3885" 0 0 32762 -4930 0
rnode "VDDD.n3886" 0 57.1322 32762 -4930 0
rnode "VDDD.n3887" 0 0 32762 -4930 0
rnode "VDDD.n3888" 0 35.8123 31646 -5054 0
rnode "VDDD.n3889" 0 37.4706 31770 -5054 0
rnode "VDDD.n3890" 0 82.9525 31894 -5054 0
rnode "VDDD.n3891" 0 28.5661 31894 -5054 0
rnode "VDDD.n3892" 0 28.5661 31894 -5054 0
rnode "VDDD.n3893" 0 837.631 31646 -4558 0
rnode "VDDD.n3894" 0 0 31632 -922 0
rnode "VDDD.n3895" 0 0 31632 -798 0
rnode "VDDD.n3896" 0 28.5661 32252 -1046 0
rnode "VDDD.n3897" 0 837.631 32748 -1046 0
rnode "VDDD.n3898" 0 35.4772 31632 -1046 0
rnode "VDDD.n3899" 0 35.6015 31632 -922 0
rnode "VDDD.n3900" 0 2209.6 31632 -922 0
rnode "VDDD.n3901" 0 81.6174 31756 -922 0
rnode "VDDD.n3902" 0 81.6174 31880 -922 0
rnode "VDDD.n3903" 0 28.5661 31880 -922 0
rnode "VDDD.n3904" 0 28.5661 32004 -922 0
rnode "VDDD.n3905" 0 28.5661 32128 -922 0
rnode "VDDD.n3906" 0 61.2131 32128 -922 0
rnode "VDDD.n3907" 0 45.2977 32190 -928 0
rnode "VDDD.n3908" 0 61.2131 32252 -922 0
rnode "VDDD.n3909" 0 81.6174 32376 -922 0
rnode "VDDD.n3910" 0 28.5661 32376 -922 0
rnode "VDDD.n3911" 0 28.5661 32500 -922 0
rnode "VDDD.n3912" 0 28.5661 32624 -922 0
rnode "VDDD.n3913" 0 81.6174 32624 -922 0
rnode "VDDD.n3914" 0 858.99 32748 -922 0
rnode "VDDD.n3915" 0 964.466 35134 -928 0
rnode "VDDD.t874" 0 447.061 34162 -1458 0
rnode "VDDD.n3916" 0 316.282 35134 -1462 0
rnode "VDDD.n3917" 0 23.8803 35134 -1462 0
rnode "VDDD.n3918" 0 18.6183 35134 -1462 0
rnode "VDDD.n3919" 0 22.9413 35508 -2050 0
rnode "VDDD.n3920" 0 32.969 35882 -1462 0
rnode "VDDD.n3921" 0 23.8803 35882 -1462 0
rnode "VDDD.n3922" 0 283.483 35882 -1462 0
rnode "VDDD.t511" 0 371.336 36716 -1458 0
rnode "VDDD.n3923" 0 32.969 38436 -1462 0
rnode "VDDD.n3924" 0 18.6183 37688 -1462 0
rnode "VDDD.n3925" 0 22.9413 38062 -2050 0
rnode "VDDD.n3926" 0 154.264 38062 -2050 0
rnode "VDDD.t685" 0 363.823 50868 -1554 0
rnode "VDDD.t86" 0 394.923 49884 -1554 0
rnode "VDDD.t445" 0 401.834 49268 -1554 0
rnode "VDDD.t864" 0 401.834 48256 -1554 0
rnode "VDDD.t902" 0 488.717 47640 -1554 0
rnode "VDDD.t947" 0 700.988 46276 -1554 0
rnode "VDDD.t950" 0 641.75 44800 -1554 0
rnode "VDDD.t941" 0 429.479 43676 -1554 0
rnode "VDDD.t270" 0 404.796 43060 -1554 0
rnode "VDDD.t758" 0 404.796 42036 -1554 0
rnode "VDDD.t164" 0 441.326 41420 -1554 0
rnode "VDDD.t684" 0 476.376 40248 -1554 0
rnode "VDDD.n3927" 0 227.501 39490 -1882 0
rnode "VDDD.t760" 0 216.295 39232 -1882 0
rnode "VDDD.n3928" 0 243.022 38562 -1510 0
rnode "VDDD.n3929" 0 8.22756 38436 -1462 0
rnode "VDDD.n3930" 0 204.539 37562 -1460 0
rnode "VDDD.t872" 0 96.7287 38062 -1424 0
rnode "VDDD.n3931" 0 155.911 38062 -874 0
rnode "VDDD.n3932" 0 229.055 38062 -874 0
rnode "VDDD.n3933" 0 438.733 38384 -928 0
rnode "VDDD.n3934" 0 1456.2 39346 -928 0
rnode "VDDD.t759" 0 31.277 42064 -1554 0
rnode "VDDD.n3935" 0 1742.1 42236 -1014 0
rnode "VDDD.t942" 0 31.2771 43704 -1554 0
rnode "VDDD.n3936" 0 2375.87 43876 -1014 0
rnode "VDDD.t865" 0 31.277 48284 -1554 0
rnode "VDDD.n3937" 0 2359.23 48456 -1014 0
rnode "VDDD.t87" 0 31.277 49912 -1554 0
rnode "VDDD.n3938" 0 1594.79 50084 -1014 0
rnode "VDDD.n3939" 0 1567.49 52636 -1310 0
rnode "VDDD.t615" 0 21.9933 52960 -1882 0
rnode "VDDD.n3940" 0 48.7333 53044 -1882 0
rnode "VDDD.n3941" 0 118.364 53190 -1882 0
rnode "VDDD.n3942" 0 211.419 53536 -1626 0
rnode "VDDD.t512" 0 142.576 53832 -1880 0
rnode "VDDD.t513" 0 21.9933 53860 -1880 0
rnode "VDDD.n3943" 0 40.4576 54090 -1880 0
rnode "VDDD.n3944" 0 210.824 54090 -1880 0
rnode "VDDD.t737" 0 231.1 54724 -1880 0
rnode "VDDD.n3945" 0 181.288 54982 -1880 0
rnode "VDDD.n3946" 0 713.598 54982 -1310 0
rnode "VDDD.n3947" 0 0 55910 -566 0
rnode "VDDD.n3948" 0 0 55910 -566 0
rnode "VDDD.n3949" 0 92.1487 55910 -566 0
rnode "VDDD.n3950" 0 92.6357 56034 -1062 0
rnode "VDDD.n3951" 0 0 57026 -690 0
rnode "VDDD.n3952" 0 0 57026 -690 0
rnode "VDDD.n3953" 0 0 57026 -690 0
rnode "VDDD.n3954" 0 57.1322 57026 -690 0
rnode "VDDD.n3955" 0 0 57026 -690 0
rnode "VDDD.n3956" 0 390.947 55910 -1062 0
rnode "VDDD.n3957" 0 57.1322 55910 -814 0
rnode "VDDD.n3958" 0 92.6357 56778 -1062 0
rnode "VDDD.n3959" 0 860.208 57026 -1062 0
rnode "VDDD.n3960" 0 2238.07 57026 -1062 0
rnode "VDDD.n3961" 0 2209.6 63632 -922 0
rnode "VDDD.n3962" 0 35.6015 63632 -922 0
rnode "VDDD.n3963" 0 0.439303 63756 -1046 0
rnode "VDDD.n3964" 0 28.5661 63756 -922 0
rnode "VDDD.n3965" 0 28.5661 63880 -922 0
rnode "VDDD.n3966" 0 81.6174 63880 -922 0
rnode "VDDD.n3967" 0 81.6174 64004 -922 0
rnode "VDDD.n3968" 0 61.2131 64128 -922 0
rnode "VDDD.n3969" 0 28.5661 64128 -922 0
rnode "VDDD.n3970" 0 28.5661 64252 -922 0
rnode "VDDD.n3971" 0 61.2131 64252 -922 0
rnode "VDDD.n3972" 0 81.6174 64376 -922 0
rnode "VDDD.n3973" 0 81.6174 64500 -922 0
rnode "VDDD.n3974" 0 28.5661 64500 -922 0
rnode "VDDD.n3975" 0 28.5422 64500 -1046 0
rnode "VDDD.n3976" 0 0.439303 64624 -1046 0
rnode "VDDD.n3977" 0 35.6015 64748 -922 0
rnode "VDDD.n3978" 0 35.4772 64748 -922 0
rnode "VDDD.n3979" 0 0 64748 -922 0
rnode "VDDD.n3980" 0 57.1322 63632 -922 0
rnode "VDDD.n3981" 0 0 63632 -922 0
rnode "VDDD.n3982" 0 28.5661 64624 -1046 0
rnode "VDDD.n3983" 0 57.1322 63632 -674 0
rnode "VDDD.n3984" 0 28.5661 64004 -1046 0
rnode "VDDD.n3985" 0 837.631 64748 -1046 0
rnode "VDDD.n3986" 0 0 63646 -4682 0
rnode "VDDD.n3987" 0 28.5661 63894 -5054 0
rnode "VDDD.n3988" 0 837.631 63646 -4558 0
rnode "VDDD.n3989" 0 28.5661 64390 -5054 0
rnode "VDDD.n3990" 0 0 64762 -4930 0
rnode "VDDD.n3991" 0 0 64762 -4930 0
rnode "VDDD.n3992" 0 0 64762 -4930 0
rnode "VDDD.n3993" 0 57.1322 64762 -4930 0
rnode "VDDD.n3994" 0 0 64762 -4930 0
rnode "VDDD.n3995" 0 57.1322 63646 -4806 0
rnode "VDDD.n3996" 0 0 63646 -4806 0
rnode "VDDD.n3997" 0 28.5661 63770 -5054 0
rnode "VDDD.n3998" 0 28.5661 63770 -5054 0
rnode "VDDD.n3999" 0 37.4706 63770 -5054 0
rnode "VDDD.n4000" 0 82.9525 63894 -5054 0
rnode "VDDD.n4001" 0 29.1374 64018 -5054 0
rnode "VDDD.n4002" 0 28.5661 64018 -5054 0
rnode "VDDD.n4003" 0 28.5661 64142 -5054 0
rnode "VDDD.n4004" 0 28.5661 64266 -5054 0
rnode "VDDD.n4005" 0 29.1374 64266 -5054 0
rnode "VDDD.n4006" 0 29.1374 64390 -5054 0
rnode "VDDD.n4007" 0 29.1374 64514 -5054 0
rnode "VDDD.n4008" 0 28.5661 64514 -5054 0
rnode "VDDD.n4009" 0 28.5661 64638 -5054 0
rnode "VDDD.n4010" 0 35.4772 64762 -5054 0
rnode "VDDD.n4011" 0 728.25 64762 -5054 0
rnode "VDDD.n4012" 0 748.169 71102 -5420 0
rnode "VDDD.t480" 0 21.9933 72152 -5990 0
rnode "VDDD.t582" 0 126.976 85060 -5990 0
rnode "VDDD.n4013" 0 148.088 84802 -5990 0
rnode "VDDD.t609" 0 482.442 84044 -5662 0
rnode "VDDD.t124" 0 441.326 82872 -5662 0
rnode "VDDD.t584" 0 404.796 82256 -5662 0
rnode "VDDD.t844" 0 404.796 81232 -5662 0
rnode "VDDD.t910" 0 429.479 80616 -5662 0
rnode "VDDD.t482" 0 641.75 79492 -5662 0
rnode "VDDD.t481" 0 700.988 78016 -5662 0
rnode "VDDD.t928" 0 488.717 76652 -5662 0
rnode "VDDD.t861" 0 401.834 76036 -5662 0
rnode "VDDD.t548" 0 401.834 75024 -5662 0
rnode "VDDD.t162" 0 394.923 74408 -5662 0
rnode "VDDD.t257" 0 548.476 73424 -5662 0
rnode "VDDD.t479" 0 376.458 72180 -5990 0
rnode "VDDD.t577" 0 848.782 68716 -5700 0
rnode "VDDD.t35" 0 21.9933 71332 -5990 0
rnode "VDDD.n4014" 0 40.4576 71102 -5990 0
rnode "VDDD.n4015" 0 647.403 71102 -5990 0
rnode "VDDD.t34" 0 206.176 71360 -5990 0
rnode "VDDD.n4016" 0 187.437 71922 -5990 0
rnode "VDDD.n4017" 0 40.4576 71922 -5990 0
rnode "VDDD.n4018" 0 413.649 71922 -5420 0
rnode "VDDD.t163" 0 31.2672 74380 -5662 0
rnode "VDDD.n4019" 0 538.342 74208 -5122 0
rnode "VDDD.t862" 0 31.2672 76008 -5662 0
rnode "VDDD.n4020" 0 828.463 75836 -5122 0
rnode "VDDD.t911" 0 31.2671 80588 -5662 0
rnode "VDDD.n4021" 0 839.117 80416 -5122 0
rnode "VDDD.t585" 0 31.2672 82228 -5662 0
rnode "VDDD.n4022" 0 618.117 82056 -5122 0
rnode "VDDD.n4023" 0 767.994 84946 -5270 0
rnode "VDDD.n4024" 0 372.004 87902 -4672 0
rnode "VDDD.n4025" 0 0 87902 -4672 0
rnode "VDDD.n4026" 0 0 89018 -4796 0
rnode "VDDD.n4027" 0 29.9536 88274 -5168 0
rnode "VDDD.n4028" 0 0 89018 -4796 0
rnode "VDDD.n4029" 0 29.9536 88522 -5168 0
rnode "VDDD.n4030" 0 0 89018 -4796 0
rnode "VDDD.n4031" 0 29.9536 88770 -5168 0
rnode "VDDD.n4032" 0 75.5619 89018 -5168 0
rnode "VDDD.n4033" 0 50.7278 89018 -5168 0
rnode "VDDD.n4034" 0 860.208 89018 -4672 0
rnode "VDDD.n4035" 0 0 89026 -938 0
rnode "VDDD.n4036" 0 0 89026 -566 0
rnode "VDDD.n4037" 0 0 87910 -690 0
rnode "VDDD.n4038" 0 92.6357 88034 -1062 0
rnode "VDDD.n4039" 0 0 87910 -690 0
rnode "VDDD.n4040" 0 0 89026 -566 0
rnode "VDDD.n4041" 0 92.6357 88282 -1062 0
rnode "VDDD.n4042" 0 0 89026 -566 0
rnode "VDDD.n4043" 0 92.6357 88530 -1062 0
rnode "VDDD.n4044" 0 0 87910 -690 0
rnode "VDDD.n4045" 0 92.6357 88654 -1062 0
rnode "VDDD.n4046" 0 0 89026 -566 0
rnode "VDDD.n4047" 0 92.6357 88778 -1062 0
rnode "VDDD.n4048" 0 0 88778 -1062 0
rnode "VDDD.n4049" 0 860.208 89026 -1062 0
rnode "VDDD.n4050" 0 3330.1 89026 -1062 0
rnode "VDDD.n4051" 0 3301.49 98950 -730 0
rnode "VDDD.n4052" 0 81.6174 99074 -730 0
rnode "VDDD.n4053" 0 73.4557 99074 -730 0
rnode "VDDD.n4054" 0 73.4557 99074 -730 0
rnode "VDDD.n4055" 0 0 99074 -730 0
rnode "VDDD.n4056" 0 14161.4 102422 -730 0
rnode "VDDD.n4057" 0 14162.3 98910 -22090 0
rnode "VDDD.n4058" 0 163.48 98910 -22338 0
rnode "VDDD.n4059" 0 163.48 98910 -22586 0
rnode "VDDD.n4060" 0 163.48 98910 -22834 0
rnode "VDDD.n4061" 0 163.48 98910 -23082 0
rnode "VDDD.n4062" 0 163.48 98910 -23330 0
rnode "VDDD.n4063" 0 163.48 98910 -23578 0
rnode "VDDD.n4064" 0 163.48 98910 -23826 0
rnode "VDDD.n4065" 0 163.48 98910 -24074 0
rnode "VDDD.n4066" 0 163.48 98910 -24322 0
rnode "VDDD.n4067" 0 163.48 98910 -24570 0
rnode "VDDD.n4068" 0 163.48 98910 -24818 0
rnode "VDDD.n4069" 0 163.48 98910 -25066 0
rnode "VDDD.n4070" 0 163.48 98910 -25314 0
rnode "VDDD.n4071" 0 205.097 98910 -25686 0
rnode "VDDD.n4072" 0 163.48 98910 -25438 0
rnode "VDDD.n4073" 0 163.48 98910 -25190 0
rnode "VDDD.n4074" 0 163.48 98910 -24942 0
rnode "VDDD.n4075" 0 163.48 98910 -24694 0
rnode "VDDD.n4076" 0 163.48 98910 -24446 0
rnode "VDDD.n4077" 0 163.48 98910 -24198 0
rnode "VDDD.n4078" 0 163.48 98910 -23950 0
rnode "VDDD.n4079" 0 163.48 98910 -23702 0
rnode "VDDD.n4080" 0 163.48 98910 -23454 0
rnode "VDDD.n4081" 0 163.48 98910 -23206 0
rnode "VDDD.n4082" 0 163.48 98910 -22958 0
rnode "VDDD.n4083" 0 163.48 98910 -22710 0
rnode "VDDD.n4084" 0 163.48 98910 -22462 0
rnode "VDDD.n4085" 0 155.073 102382 -25686 0
rnode "VDDD.n4086" 0 163.48 98910 -22214 0
rnode "VDDD.n4087" 0 329.596 102506 -25686 0
rnode "VDDD.n4088" 0 0 98910 -22090 0
rnode "VDDD.n4089" 0 0 98910 -22338 0
rnode "VDDD.n4090" 0 0 98910 -22586 0
rnode "VDDD.n4091" 0 0 98910 -22834 0
rnode "VDDD.n4092" 0 0 98910 -23082 0
rnode "VDDD.n4093" 0 0 98910 -23330 0
rnode "VDDD.n4094" 0 0 98910 -23578 0
rnode "VDDD.n4095" 0 0 98910 -23826 0
rnode "VDDD.n4096" 0 0 98910 -24074 0
rnode "VDDD.n4097" 0 0 98910 -24322 0
rnode "VDDD.n4098" 0 0 98910 -24570 0
rnode "VDDD.n4099" 0 0 98910 -24818 0
rnode "VDDD.n4100" 0 0 98910 -25066 0
rnode "VDDD.n4101" 0 0 98910 -25314 0
rnode "VDDD.n4102" 0 155.073 99158 -25686 0
rnode "VDDD.n4103" 0 163.235 99406 -25686 0
rnode "VDDD.n4104" 0 155.073 99654 -25686 0
rnode "VDDD.n4105" 0 163.235 99902 -25686 0
rnode "VDDD.n4106" 0 155.073 100150 -25686 0
rnode "VDDD.n4107" 0 163.235 100398 -25686 0
rnode "VDDD.n4108" 0 155.073 100646 -25686 0
rnode "VDDD.n4109" 0 163.235 100894 -25686 0
rnode "VDDD.n4110" 0 155.073 101142 -25686 0
rnode "VDDD.n4111" 0 163.235 101390 -25686 0
rnode "VDDD.n4112" 0 155.073 101638 -25686 0
rnode "VDDD.n4113" 0 163.235 101886 -25686 0
rnode "VDDD.n4114" 0 155.073 102134 -25686 0
rnode "VDDD.n4115" 0 155.073 102134 -25686 0
rnode "VDDD.n4116" 0 0 98910 -25438 0
rnode "VDDD.n4117" 0 155.073 102258 -25686 0
rnode "VDDD.n4118" 0 155.073 102258 -25686 0
rnode "VDDD.n4119" 0 163.235 102258 -25686 0
rnode "VDDD.n4120" 0 163.235 102134 -25686 0
rnode "VDDD.n4121" 0 163.235 102010 -25686 0
rnode "VDDD.n4122" 0 155.073 102010 -25686 0
rnode "VDDD.n4123" 0 155.073 102010 -25686 0
rnode "VDDD.n4124" 0 0 98910 -25438 0
rnode "VDDD.n4125" 0 155.073 101886 -25686 0
rnode "VDDD.n4126" 0 155.073 101886 -25686 0
rnode "VDDD.n4127" 0 155.073 101638 -25686 0
rnode "VDDD.n4128" 0 0 98910 -25438 0
rnode "VDDD.n4129" 0 155.073 101762 -25686 0
rnode "VDDD.n4130" 0 155.073 101762 -25686 0
rnode "VDDD.n4131" 0 163.235 101762 -25686 0
rnode "VDDD.n4132" 0 163.235 101638 -25686 0
rnode "VDDD.n4133" 0 163.235 101514 -25686 0
rnode "VDDD.n4134" 0 155.073 101514 -25686 0
rnode "VDDD.n4135" 0 155.073 101514 -25686 0
rnode "VDDD.n4136" 0 0 98910 -25438 0
rnode "VDDD.n4137" 0 155.073 101390 -25686 0
rnode "VDDD.n4138" 0 155.073 101390 -25686 0
rnode "VDDD.n4139" 0 155.073 101142 -25686 0
rnode "VDDD.n4140" 0 0 98910 -25438 0
rnode "VDDD.n4141" 0 155.073 101266 -25686 0
rnode "VDDD.n4142" 0 155.073 101266 -25686 0
rnode "VDDD.n4143" 0 163.235 101266 -25686 0
rnode "VDDD.n4144" 0 163.235 101142 -25686 0
rnode "VDDD.n4145" 0 163.235 101018 -25686 0
rnode "VDDD.n4146" 0 155.073 101018 -25686 0
rnode "VDDD.n4147" 0 155.073 101018 -25686 0
rnode "VDDD.n4148" 0 0 98910 -25438 0
rnode "VDDD.n4149" 0 155.073 100894 -25686 0
rnode "VDDD.n4150" 0 155.073 100894 -25686 0
rnode "VDDD.n4151" 0 155.073 100646 -25686 0
rnode "VDDD.n4152" 0 0 98910 -25438 0
rnode "VDDD.n4153" 0 155.073 100770 -25686 0
rnode "VDDD.n4154" 0 155.073 100770 -25686 0
rnode "VDDD.n4155" 0 163.235 100770 -25686 0
rnode "VDDD.n4156" 0 163.235 100646 -25686 0
rnode "VDDD.n4157" 0 163.235 100522 -25686 0
rnode "VDDD.n4158" 0 155.073 100522 -25686 0
rnode "VDDD.n4159" 0 155.073 100522 -25686 0
rnode "VDDD.n4160" 0 0 98910 -25438 0
rnode "VDDD.n4161" 0 155.073 100398 -25686 0
rnode "VDDD.n4162" 0 155.073 100398 -25686 0
rnode "VDDD.n4163" 0 155.073 100150 -25686 0
rnode "VDDD.n4164" 0 0 98910 -25438 0
rnode "VDDD.n4165" 0 155.073 100274 -25686 0
rnode "VDDD.n4166" 0 155.073 100274 -25686 0
rnode "VDDD.n4167" 0 163.235 100274 -25686 0
rnode "VDDD.n4168" 0 163.235 100150 -25686 0
rnode "VDDD.n4169" 0 163.235 100026 -25686 0
rnode "VDDD.n4170" 0 155.073 100026 -25686 0
rnode "VDDD.n4171" 0 155.073 100026 -25686 0
rnode "VDDD.n4172" 0 0 98910 -25438 0
rnode "VDDD.n4173" 0 155.073 99902 -25686 0
rnode "VDDD.n4174" 0 155.073 99902 -25686 0
rnode "VDDD.n4175" 0 155.073 99654 -25686 0
rnode "VDDD.n4176" 0 0 98910 -25438 0
rnode "VDDD.n4177" 0 155.073 99778 -25686 0
rnode "VDDD.n4178" 0 155.073 99778 -25686 0
rnode "VDDD.n4179" 0 163.235 99778 -25686 0
rnode "VDDD.n4180" 0 163.235 99654 -25686 0
rnode "VDDD.n4181" 0 163.235 99530 -25686 0
rnode "VDDD.n4182" 0 0 98910 -25314 0
rnode "VDDD.n4183" 0 155.073 99530 -25686 0
rnode "VDDD.n4184" 0 155.073 99530 -25686 0
rnode "VDDD.n4185" 0 155.073 99406 -25686 0
rnode "VDDD.n4186" 0 0 98910 -25438 0
rnode "VDDD.n4187" 0 0 98910 -25314 0
rnode "VDDD.n4188" 0 155.073 99282 -25686 0
rnode "VDDD.n4189" 0 155.073 99282 -25686 0
rnode "VDDD.n4190" 0 163.235 99282 -25686 0
rnode "VDDD.n4191" 0 163.235 99158 -25686 0
rnode "VDDD.t201" 0 31.3901 76764 -26596 0
rnode "VDDD.n4192" 0 2986.6 76592 -26056 0
rnode "VDDD.t334" 0 21.9933 79568 -26924 0
rnode "VDDD.t333" 0 126.976 79596 -26924 0
rnode "VDDD.t406" 0 143.147 65896 -26924 0
rnode "VDDD.t17" 0 31.6945 75124 -26596 0
rnode "VDDD.n4193" 0 4500.89 76132 -26056 0
rnode "VDDD.t496" 0 31.3901 70544 -26596 0
rnode "VDDD.n4194" 0 4481.23 70372 -26056 0
rnode "VDDD.t167" 0 31.3901 68916 -26596 0
rnode "VDDD.n4195" 0 3045.01 68744 -26056 0
rnode "VDDD.t502" 0 31.3901 61764 -26596 0
rnode "VDDD.n4196" 0 2986.6 61592 -26056 0
rnode "VDDD.t500" 0 21.9933 64568 -26924 0
rnode "VDDD.t499" 0 126.976 64596 -26924 0
rnode "VDDD.t418" 0 143.147 50896 -26924 0
rnode "VDDD.t42" 0 31.6945 60124 -26596 0
rnode "VDDD.n4197" 0 4500.89 61132 -26056 0
rnode "VDDD.t606" 0 31.3901 55544 -26596 0
rnode "VDDD.n4198" 0 4481.23 55372 -26056 0
rnode "VDDD.t106" 0 31.3901 53916 -26596 0
rnode "VDDD.n4199" 0 3045.01 53744 -26056 0
rnode "VDDD.t289" 0 31.3901 46764 -26596 0
rnode "VDDD.n4200" 0 2986.6 46592 -26056 0
rnode "VDDD.t287" 0 21.9933 49568 -26924 0
rnode "VDDD.t286" 0 126.976 49596 -26924 0
rnode "VDDD.t410" 0 143.147 35896 -26924 0
rnode "VDDD.t24" 0 31.6945 45124 -26596 0
rnode "VDDD.n4201" 0 4500.89 46132 -26056 0
rnode "VDDD.t959" 0 31.3901 40544 -26596 0
rnode "VDDD.n4202" 0 4481.23 40372 -26056 0
rnode "VDDD.t177" 0 31.3901 38916 -26596 0
rnode "VDDD.n4203" 0 3045.01 38744 -26056 0
rnode "VDDD.t742" 0 31.3901 31764 -26596 0
rnode "VDDD.n4204" 0 2986.6 31592 -26056 0
rnode "VDDD.t740" 0 21.9933 34568 -26924 0
rnode "VDDD.t739" 0 126.976 34596 -26924 0
rnode "VDDD.t399" 0 143.147 20896 -26924 0
rnode "VDDD.t47" 0 31.6945 30124 -26596 0
rnode "VDDD.n4205" 0 4500.89 31132 -26056 0
rnode "VDDD.t185" 0 31.3901 25544 -26596 0
rnode "VDDD.n4206" 0 4481.23 25372 -26056 0
rnode "VDDD.t118" 0 31.3901 23916 -26596 0
rnode "VDDD.n4207" 0 3045.01 23744 -26056 0
rnode "VDDD.t973" 0 31.3901 16764 -26596 0
rnode "VDDD.n4208" 0 2986.6 16592 -26056 0
rnode "VDDD.t183" 0 21.9933 19568 -26924 0
rnode "VDDD.t182" 0 126.976 19596 -26924 0
rnode "VDDD.t404" 0 143.147 5896 -26924 0
rnode "VDDD.t33" 0 31.6945 15124 -26596 0
rnode "VDDD.n4209" 0 4500.89 16132 -26056 0
rnode "VDDD.t498" 0 31.3901 10544 -26596 0
rnode "VDDD.n4210" 0 4481.23 10372 -26056 0
rnode "VDDD.t161" 0 31.3901 8916 -26596 0
rnode "VDDD.n4211" 0 3045.01 8744 -26056 0
rnode "VDDD.t832" 0 31.3901 1764 -26596 0
rnode "VDDD.n4212" 0 2986.6 1592 -26056 0
rnode "VDDD.t830" 0 21.9933 4568 -26924 0
rnode "VDDD.t829" 0 126.976 4596 -26924 0
rnode "VDDD.t416" 0 143.147 -9104 -26924 0
rnode "VDDD.t259" 0 31.6945 124 -26596 0
rnode "VDDD.n4213" 0 4500.89 1132 -26056 0
rnode "VDDD.t278" 0 31.3901 -4456 -26596 0
rnode "VDDD.n4214" 0 4481.23 -4628 -26056 0
rnode "VDDD.t95" 0 31.3901 -6084 -26596 0
rnode "VDDD.n4215" 0 3045.01 -6256 -26056 0
rnode "VDDD.t388" 0 31.3901 -13236 -26596 0
rnode "VDDD.n4216" 0 2986.6 -13408 -26056 0
rnode "VDDD.t382" 0 21.9933 -10432 -26924 0
rnode "VDDD.t381" 0 126.976 -10404 -26924 0
rnode "VDDD.t401" 0 143.147 -24104 -26924 0
rnode "VDDD.t31" 0 31.6945 -14876 -26596 0
rnode "VDDD.n4217" 0 4500.89 -13868 -26056 0
rnode "VDDD.t533" 0 31.3901 -19456 -26596 0
rnode "VDDD.n4218" 0 4481.23 -19628 -26056 0
rnode "VDDD.t114" 0 31.3901 -21084 -26596 0
rnode "VDDD.n4219" 0 3045.01 -21256 -26056 0
rnode "VDDD.t593" 0 31.3901 -28236 -26596 0
rnode "VDDD.n4220" 0 2986.6 -28408 -26056 0
rnode "VDDD.t587" 0 21.9933 -25432 -26924 0
rnode "VDDD.t586" 0 126.976 -25404 -26924 0
rnode "VDDD.t412" 0 143.147 -39104 -26924 0
rnode "VDDD.t8" 0 31.6945 -29876 -26596 0
rnode "VDDD.n4221" 0 4500.89 -28868 -26056 0
rnode "VDDD.t390" 0 31.3901 -34456 -26596 0
rnode "VDDD.n4222" 0 4481.23 -34628 -26056 0
rnode "VDDD.t173" 0 31.3901 -36084 -26596 0
rnode "VDDD.n4223" 0 3045.01 -36256 -26056 0
rnode "VDDD.t223" 0 31.3901 -43236 -26596 0
rnode "VDDD.n4224" 0 2986.6 -43408 -26056 0
rnode "VDDD.t219" 0 21.9933 -40432 -26924 0
rnode "VDDD.t218" 0 126.976 -40404 -26924 0
rnode "VDDD.t420" 0 143.147 -54104 -26924 0
rnode "VDDD.t22" 0 31.6945 -44876 -26596 0
rnode "VDDD.n4225" 0 4500.89 -43868 -26056 0
rnode "VDDD.t613" 0 31.3901 -49456 -26596 0
rnode "VDDD.n4226" 0 4481.23 -49628 -26056 0
rnode "VDDD.t100" 0 31.3901 -51084 -26596 0
rnode "VDDD.n4227" 0 3045.01 -51256 -26056 0
rnode "VDDD.t51" 0 31.3901 -58236 -26596 0
rnode "VDDD.n4228" 0 2986.6 -58408 -26056 0
rnode "VDDD.t63" 0 21.9933 -55432 -26924 0
rnode "VDDD.t62" 0 126.976 -55404 -26924 0
rnode "VDDD.t408" 0 143.147 -69104 -26924 0
rnode "VDDD.t4" 0 31.6945 -59876 -26596 0
rnode "VDDD.n4229" 0 4500.89 -58868 -26056 0
rnode "VDDD.t444" 0 31.3901 -64456 -26596 0
rnode "VDDD.n4230" 0 4481.23 -64628 -26056 0
rnode "VDDD.t159" 0 31.3901 -66084 -26596 0
rnode "VDDD.n4231" 0 3045.01 -66256 -26056 0
rnode "VDDD.t92" 0 31.3901 -81084 -26596 0
rnode "VDDD.n4232" 0 3045.01 -81256 -26056 0
rnode "VDDD.t228" 0 31.3901 -79456 -26596 0
rnode "VDDD.n4233" 0 4481.23 -79628 -26056 0
rnode "VDDD.t15" 0 31.6945 -74876 -26596 0
rnode "VDDD.n4234" 0 4500.89 -73868 -26056 0
rnode "VDDD.t821" 0 31.3901 -73236 -26596 0
rnode "VDDD.n4235" 0 2986.6 -73408 -26056 0
rnode "VDDD.t815" 0 21.9933 -70432 -26924 0
rnode "VDDD.t814" 0 126.976 -70404 -26924 0
rnode "VDDD.t415" 0 21.9933 -84132 -26924 0
rnode "VDDD.n4236" 0 146.463 -84362 -26924 0
rnode "VDDD.t414" 0 143.147 -84104 -26924 0
rnode "VDDD.t714" 0 21.9933 -83312 -26924 0
rnode "VDDD.n4237" 0 51.9347 -83542 -26924 0
rnode "VDDD.n4238" 0 123.749 -83542 -26924 0
rnode "VDDD.t713" 0 253.635 -83284 -26924 0
rnode "VDDD.t341" 0 534.137 -82040 -26596 0
rnode "VDDD.t91" 0 394.923 -81056 -26596 0
rnode "VDDD.t574" 0 401.834 -80440 -26596 0
rnode "VDDD.t227" 0 401.834 -79428 -26596 0
rnode "VDDD.t29" 0 488.717 -78812 -26596 0
rnode "VDDD.t314" 0 700.988 -77448 -26596 0
rnode "VDDD.t315" 0 641.75 -75972 -26596 0
rnode "VDDD.t14" 0 429.479 -74848 -26596 0
rnode "VDDD.t485" 0 404.796 -74232 -26596 0
rnode "VDDD.t820" 0 404.796 -73208 -26596 0
rnode "VDDD.t149" 0 441.326 -72592 -26596 0
rnode "VDDD.t342" 0 482.442 -71420 -26596 0
rnode "VDDD.n4239" 0 148.088 -70662 -26924 0
rnode "VDDD.n4240" 0 167.238 -70662 -26924 0
rnode "VDDD.n4241" 0 3598.83 -70986 -23900 0
rnode "VDDD.t409" 0 21.9933 -69132 -26924 0
rnode "VDDD.n4242" 0 146.463 -69362 -26924 0
rnode "VDDD.n4243" 0 2982.33 -68808 -25926 0
rnode "VDDD.t858" 0 21.9933 -68312 -26924 0
rnode "VDDD.n4244" 0 51.9347 -68542 -26924 0
rnode "VDDD.n4245" 0 123.749 -68542 -26924 0
rnode "VDDD.t857" 0 253.635 -68284 -26924 0
rnode "VDDD.t835" 0 534.137 -67040 -26596 0
rnode "VDDD.t158" 0 394.923 -66056 -26596 0
rnode "VDDD.t279" 0 401.834 -65440 -26596 0
rnode "VDDD.t443" 0 401.834 -64428 -26596 0
rnode "VDDD.t261" 0 488.717 -63812 -26596 0
rnode "VDDD.t856" 0 700.988 -62448 -26596 0
rnode "VDDD.t626" 0 641.75 -60972 -26596 0
rnode "VDDD.t3" 0 429.479 -59848 -26596 0
rnode "VDDD.t426" 0 404.796 -59232 -26596 0
rnode "VDDD.t50" 0 404.796 -58208 -26596 0
rnode "VDDD.t122" 0 441.326 -57592 -26596 0
rnode "VDDD.t836" 0 482.442 -56420 -26596 0
rnode "VDDD.n4246" 0 148.088 -55662 -26924 0
rnode "VDDD.n4247" 0 167.238 -55662 -26924 0
rnode "VDDD.n4248" 0 3598.83 -55986 -23900 0
rnode "VDDD.t421" 0 21.9933 -54132 -26924 0
rnode "VDDD.n4249" 0 146.463 -54362 -26924 0
rnode "VDDD.n4250" 0 2982.33 -53808 -25926 0
rnode "VDDD.t644" 0 21.9933 -53312 -26924 0
rnode "VDDD.n4251" 0 51.9347 -53542 -26924 0
rnode "VDDD.n4252" 0 123.749 -53542 -26924 0
rnode "VDDD.t643" 0 253.635 -53284 -26924 0
rnode "VDDD.t561" 0 534.137 -52040 -26596 0
rnode "VDDD.t99" 0 394.923 -51056 -26596 0
rnode "VDDD.t469" 0 401.834 -50440 -26596 0
rnode "VDDD.t612" 0 401.834 -49428 -26596 0
rnode "VDDD.t40" 0 488.717 -48812 -26596 0
rnode "VDDD.t470" 0 700.988 -47448 -26596 0
rnode "VDDD.t642" 0 641.75 -45972 -26596 0
rnode "VDDD.t21" 0 429.479 -44848 -26596 0
rnode "VDDD.t969" 0 404.796 -44232 -26596 0
rnode "VDDD.t222" 0 404.796 -43208 -26596 0
rnode "VDDD.t154" 0 441.326 -42592 -26596 0
rnode "VDDD.t641" 0 482.442 -41420 -26596 0
rnode "VDDD.n4253" 0 148.088 -40662 -26924 0
rnode "VDDD.n4254" 0 167.238 -40662 -26924 0
rnode "VDDD.n4255" 0 3598.83 -40986 -23900 0
rnode "VDDD.t413" 0 21.9933 -39132 -26924 0
rnode "VDDD.n4256" 0 146.463 -39362 -26924 0
rnode "VDDD.n4257" 0 2982.33 -38808 -25926 0
rnode "VDDD.t441" 0 21.9933 -38312 -26924 0
rnode "VDDD.n4258" 0 51.9347 -38542 -26924 0
rnode "VDDD.n4259" 0 123.749 -38542 -26924 0
rnode "VDDD.t440" 0 253.635 -38284 -26924 0
rnode "VDDD.t361" 0 534.137 -37040 -26596 0
rnode "VDDD.t172" 0 394.923 -36056 -26596 0
rnode "VDDD.t957" 0 401.834 -35440 -26596 0
rnode "VDDD.t389" 0 401.834 -34428 -26596 0
rnode "VDDD.t0" 0 488.717 -33812 -26596 0
rnode "VDDD.t368" 0 700.988 -32448 -26596 0
rnode "VDDD.t442" 0 641.75 -30972 -26596 0
rnode "VDDD.t7" 0 429.479 -29848 -26596 0
rnode "VDDD.t863" 0 404.796 -29232 -26596 0
rnode "VDDD.t592" 0 404.796 -28208 -26596 0
rnode "VDDD.t134" 0 441.326 -27592 -26596 0
rnode "VDDD.t362" 0 482.442 -26420 -26596 0
rnode "VDDD.n4260" 0 148.088 -25662 -26924 0
rnode "VDDD.n4261" 0 167.238 -25662 -26924 0
rnode "VDDD.n4262" 0 3598.83 -25986 -23900 0
rnode "VDDD.t402" 0 21.9933 -24132 -26924 0
rnode "VDDD.n4263" 0 146.463 -24362 -26924 0
rnode "VDDD.n4264" 0 2982.33 -23808 -25926 0
rnode "VDDD.t309" 0 21.9933 -23312 -26924 0
rnode "VDDD.n4265" 0 51.9347 -23542 -26924 0
rnode "VDDD.n4266" 0 123.749 -23542 -26924 0
rnode "VDDD.t308" 0 253.635 -23284 -26924 0
rnode "VDDD.t202" 0 534.137 -22040 -26596 0
rnode "VDDD.t113" 0 394.923 -21056 -26596 0
rnode "VDDD.t363" 0 401.834 -20440 -26596 0
rnode "VDDD.t532" 0 401.834 -19428 -26596 0
rnode "VDDD.t45" 0 488.717 -18812 -26596 0
rnode "VDDD.t310" 0 700.988 -17448 -26596 0
rnode "VDDD.t311" 0 641.75 -15972 -26596 0
rnode "VDDD.t30" 0 429.479 -14848 -26596 0
rnode "VDDD.t581" 0 404.796 -14232 -26596 0
rnode "VDDD.t387" 0 404.796 -13208 -26596 0
rnode "VDDD.t170" 0 441.326 -12592 -26596 0
rnode "VDDD.t203" 0 482.442 -11420 -26596 0
rnode "VDDD.n4267" 0 148.088 -10662 -26924 0
rnode "VDDD.n4268" 0 167.238 -10662 -26924 0
rnode "VDDD.n4269" 0 3598.83 -10986 -23900 0
rnode "VDDD.t417" 0 21.9933 -9132 -26924 0
rnode "VDDD.n4270" 0 146.463 -9362 -26924 0
rnode "VDDD.n4271" 0 2982.33 -8808 -25926 0
rnode "VDDD.t330" 0 21.9933 -8312 -26924 0
rnode "VDDD.n4272" 0 51.9347 -8542 -26924 0
rnode "VDDD.n4273" 0 123.749 -8542 -26924 0
rnode "VDDD.t329" 0 253.635 -8284 -26924 0
rnode "VDDD.t782" 0 534.137 -7040 -26596 0
rnode "VDDD.t94" 0 394.923 -6056 -26596 0
rnode "VDDD.t843" 0 401.834 -5440 -26596 0
rnode "VDDD.t277" 0 401.834 -4428 -26596 0
rnode "VDDD.t6" 0 488.717 -3812 -26596 0
rnode "VDDD.t328" 0 700.988 -2448 -26596 0
rnode "VDDD.t327" 0 641.75 -972 -26596 0
rnode "VDDD.t258" 0 429.479 152 -26596 0
rnode "VDDD.t197" 0 404.796 768 -26596 0
rnode "VDDD.t831" 0 404.796 1792 -26596 0
rnode "VDDD.t139" 0 441.326 2408 -26596 0
rnode "VDDD.t783" 0 482.442 3580 -26596 0
rnode "VDDD.n4274" 0 148.088 4338 -26924 0
rnode "VDDD.n4275" 0 167.238 4338 -26924 0
rnode "VDDD.n4276" 0 3598.83 4014 -23900 0
rnode "VDDD.t405" 0 21.9933 5868 -26924 0
rnode "VDDD.n4277" 0 146.463 5638 -26924 0
rnode "VDDD.n4278" 0 2982.33 6192 -25926 0
rnode "VDDD.t437" 0 21.9933 6688 -26924 0
rnode "VDDD.n4279" 0 51.9347 6458 -26924 0
rnode "VDDD.n4280" 0 123.749 6458 -26924 0
rnode "VDDD.t436" 0 253.635 6716 -26924 0
rnode "VDDD.t391" 0 534.137 7960 -26596 0
rnode "VDDD.t160" 0 394.923 8944 -26596 0
rnode "VDDD.t854" 0 401.834 9560 -26596 0
rnode "VDDD.t497" 0 401.834 10572 -26596 0
rnode "VDDD.t18" 0 488.717 11188 -26596 0
rnode "VDDD.t439" 0 700.988 12552 -26596 0
rnode "VDDD.t438" 0 641.75 14028 -26596 0
rnode "VDDD.t32" 0 429.479 15152 -26596 0
rnode "VDDD.t273" 0 404.796 15768 -26596 0
rnode "VDDD.t972" 0 404.796 16792 -26596 0
rnode "VDDD.t133" 0 441.326 17408 -26596 0
rnode "VDDD.t392" 0 482.442 18580 -26596 0
rnode "VDDD.n4281" 0 148.088 19338 -26924 0
rnode "VDDD.n4282" 0 167.238 19338 -26924 0
rnode "VDDD.n4283" 0 3598.83 19014 -23900 0
rnode "VDDD.t400" 0 21.9933 20868 -26924 0
rnode "VDDD.n4284" 0 146.463 20638 -26924 0
rnode "VDDD.n4285" 0 2982.33 21192 -25926 0
rnode "VDDD.t376" 0 21.9933 21688 -26924 0
rnode "VDDD.n4286" 0 51.9347 21458 -26924 0
rnode "VDDD.n4287" 0 123.749 21458 -26924 0
rnode "VDDD.t375" 0 253.635 21716 -26924 0
rnode "VDDD.t236" 0 534.137 22960 -26596 0
rnode "VDDD.t117" 0 394.923 23944 -26596 0
rnode "VDDD.t466" 0 401.834 24560 -26596 0
rnode "VDDD.t184" 0 401.834 25572 -26596 0
rnode "VDDD.t266" 0 488.717 26188 -26596 0
rnode "VDDD.t378" 0 700.988 27552 -26596 0
rnode "VDDD.t377" 0 641.75 29028 -26596 0
rnode "VDDD.t46" 0 429.479 30152 -26596 0
rnode "VDDD.t354" 0 404.796 30768 -26596 0
rnode "VDDD.t741" 0 404.796 31792 -26596 0
rnode "VDDD.t150" 0 441.326 32408 -26596 0
rnode "VDDD.t235" 0 482.442 33580 -26596 0
rnode "VDDD.n4288" 0 148.088 34338 -26924 0
rnode "VDDD.n4289" 0 167.238 34338 -26924 0
rnode "VDDD.n4290" 0 3598.83 34014 -23900 0
rnode "VDDD.t411" 0 21.9933 35868 -26924 0
rnode "VDDD.n4291" 0 146.463 35638 -26924 0
rnode "VDDD.n4292" 0 2982.33 36192 -25926 0
rnode "VDDD.t268" 0 21.9933 36688 -26924 0
rnode "VDDD.n4293" 0 51.9347 36458 -26924 0
rnode "VDDD.n4294" 0 123.749 36458 -26924 0
rnode "VDDD.t267" 0 253.635 36716 -26924 0
rnode "VDDD.t565" 0 534.137 37960 -26596 0
rnode "VDDD.t176" 0 394.923 38944 -26596 0
rnode "VDDD.t537" 0 401.834 39560 -26596 0
rnode "VDDD.t958" 0 401.834 40572 -26596 0
rnode "VDDD.t9" 0 488.717 41188 -26596 0
rnode "VDDD.t269" 0 700.988 42552 -26596 0
rnode "VDDD.t256" 0 641.75 44028 -26596 0
rnode "VDDD.t23" 0 429.479 45152 -26596 0
rnode "VDDD.t427" 0 404.796 45768 -26596 0
rnode "VDDD.t288" 0 404.796 46792 -26596 0
rnode "VDDD.t119" 0 441.326 47408 -26596 0
rnode "VDDD.t564" 0 482.442 48580 -26596 0
rnode "VDDD.n4295" 0 148.088 49338 -26924 0
rnode "VDDD.n4296" 0 167.238 49338 -26924 0
rnode "VDDD.n4297" 0 3598.83 49014 -23900 0
rnode "VDDD.t419" 0 21.9933 50868 -26924 0
rnode "VDDD.n4298" 0 146.463 50638 -26924 0
rnode "VDDD.n4299" 0 2982.33 51192 -25926 0
rnode "VDDD.t772" 0 21.9933 51688 -26924 0
rnode "VDDD.n4300" 0 51.9347 51458 -26924 0
rnode "VDDD.n4301" 0 123.749 51458 -26924 0
rnode "VDDD.t771" 0 253.635 51716 -26924 0
rnode "VDDD.t785" 0 534.137 52960 -26596 0
rnode "VDDD.t105" 0 394.923 53944 -26596 0
rnode "VDDD.t719" 0 401.834 54560 -26596 0
rnode "VDDD.t605" 0 401.834 55572 -26596 0
rnode "VDDD.t260" 0 488.717 56188 -26596 0
rnode "VDDD.t774" 0 700.988 57552 -26596 0
rnode "VDDD.t773" 0 641.75 59028 -26596 0
rnode "VDDD.t41" 0 429.479 60152 -26596 0
rnode "VDDD.t433" 0 404.796 60768 -26596 0
rnode "VDDD.t501" 0 404.796 61792 -26596 0
rnode "VDDD.t145" 0 441.326 62408 -26596 0
rnode "VDDD.t775" 0 482.442 63580 -26596 0
rnode "VDDD.n4302" 0 148.088 64338 -26924 0
rnode "VDDD.n4303" 0 167.238 64338 -26924 0
rnode "VDDD.n4304" 0 3598.83 64014 -23900 0
rnode "VDDD.t407" 0 21.9933 65868 -26924 0
rnode "VDDD.n4305" 0 146.463 65638 -26924 0
rnode "VDDD.n4306" 0 2982.33 66192 -25926 0
rnode "VDDD.t694" 0 21.9933 66688 -26924 0
rnode "VDDD.n4307" 0 51.9347 66458 -26924 0
rnode "VDDD.n4308" 0 123.749 66458 -26924 0
rnode "VDDD.t693" 0 253.635 66716 -26924 0
rnode "VDDD.t691" 0 534.137 67960 -26596 0
rnode "VDDD.t166" 0 394.923 68944 -26596 0
rnode "VDDD.t627" 0 401.834 69560 -26596 0
rnode "VDDD.t495" 0 401.834 70572 -26596 0
rnode "VDDD.t5" 0 488.717 71188 -26596 0
rnode "VDDD.t802" 0 700.988 72552 -26596 0
rnode "VDDD.t692" 0 641.75 74028 -26596 0
rnode "VDDD.t16" 0 429.479 75152 -26596 0
rnode "VDDD.t423" 0 404.796 75768 -26596 0
rnode "VDDD.t200" 0 404.796 76792 -26596 0
rnode "VDDD.t112" 0 441.326 77408 -26596 0
rnode "VDDD.t690" 0 482.442 78580 -26596 0
rnode "VDDD.n4309" 0 148.088 79338 -26924 0
rnode "VDDD.n4310" 0 167.238 79338 -26924 0
rnode "VDDD.n4311" 0 15296.8 79014 -23900 0
rnode "VDDD.n4312" 0 12733.2 98910 -22090 0
rnode "VDDD.n4313" 0 163.235 99034 -25686 0
rnode "VDDD.n4314" 0 155.073 99034 -25686 0
rnode "VDDD.n4315" 0 155.073 99034 -25686 0
rnode "VDDD.n4316" 0 0 99034 -25686 0
rnode "VDDD.n4317" 0 205.097 98910 -25686 0
rnode "VDDD.n4318" 0 163.48 98910 -25562 0
rnode "VDDD.n4319" 0 205.097 102506 -25562 0
rnode "VDDD.n4320" 0 205.097 102506 -25562 0
rnode "VDDD.n4321" 0 6783.46 102506 -25686 0
rnode "VDDD.n4322" 0 6783.46 112688 -25014 0
rnode "VDDD.n4323" 0 112.158 112688 -25014 0
rnode "VDDD.n4324" 0 0 112688 -22782 0
rnode "VDDD.n4325" 0 0 112688 -23278 0
rnode "VDDD.n4326" 0 0 112688 -23526 0
rnode "VDDD.n4327" 0 0 112688 -23774 0
rnode "VDDD.n4328" 0 0 112688 -24022 0
rnode "VDDD.n4329" 0 0 112688 -24270 0
rnode "VDDD.n4330" 0 0 112688 -24518 0
rnode "VDDD.n4331" 0 0 112688 -24766 0
rnode "VDDD.n4332" 0 0 112688 -24766 0
rnode "VDDD.n4333" 0 0 112688 -24766 0
rnode "VDDD.n4334" 0 0 112688 -24766 0
rnode "VDDD.n4335" 0 0 112688 -24766 0
rnode "VDDD.n4336" 0 0 112688 -24766 0
rnode "VDDD.n4337" 0 0 112688 -24766 0
rnode "VDDD.n4338" 0 0 112688 -24766 0
rnode "VDDD.n4339" 0 0 112688 -24766 0
rnode "VDDD.n4340" 0 0 112688 -24766 0
rnode "VDDD.n4341" 0 0 112688 -24766 0
rnode "VDDD.n4342" 0 0 112688 -24766 0
rnode "VDDD.n4343" 0 0 112688 -24766 0
rnode "VDDD.n4344" 0 0 112688 -24766 0
rnode "VDDD.n4345" 0 0 112688 -24766 0
rnode "VDDD.n4346" 0 0 112688 -24766 0
rnode "VDDD.n4347" 0 0 112688 -24766 0
rnode "VDDD.n4348" 0 0 112688 -24766 0
rnode "VDDD.n4349" 0 0 112688 -24766 0
rnode "VDDD.n4350" 0 0 112688 -24766 0
rnode "VDDD.n4351" 0 0 112688 -24766 0
rnode "VDDD.n4352" 0 0 112688 -24766 0
rnode "VDDD.n4353" 0 0 112688 -24766 0
rnode "VDDD.n4354" 0 0 112688 -24766 0
rnode "VDDD.n4355" 0 0 112688 -24766 0
rnode "VDDD.n4356" 0 0 112688 -24766 0
rnode "VDDD.n4357" 0 0 112688 -24766 0
rnode "VDDD.n4358" 0 0 112688 -24766 0
rnode "VDDD.n4359" 0 326.47 112688 -24766 0
rnode "VDDD.n4360" 0 0 112688 -24766 0
rnode "VDDD.n4361" 0 97.9409 112812 -25014 0
rnode "VDDD.n4362" 0 97.9409 112812 -25014 0
rnode "VDDD.n4363" 0 97.9409 112936 -25014 0
rnode "VDDD.n4364" 0 163.235 112936 -25014 0
rnode "VDDD.n4365" 0 163.235 113060 -25014 0
rnode "VDDD.n4366" 0 163.235 113184 -25014 0
rnode "VDDD.n4367" 0 97.9409 113184 -25014 0
rnode "VDDD.n4368" 0 97.9409 113308 -25014 0
rnode "VDDD.n4369" 0 97.9409 113432 -25014 0
rnode "VDDD.n4370" 0 163.235 113432 -25014 0
rnode "VDDD.n4371" 0 163.235 113556 -25014 0
rnode "VDDD.n4372" 0 163.235 113680 -25014 0
rnode "VDDD.n4373" 0 97.9409 113680 -25014 0
rnode "VDDD.n4374" 0 97.9409 113804 -25014 0
rnode "VDDD.n4375" 0 97.9409 113928 -25014 0
rnode "VDDD.n4376" 0 163.235 113928 -25014 0
rnode "VDDD.n4377" 0 163.235 114052 -25014 0
rnode "VDDD.n4378" 0 163.235 114176 -25014 0
rnode "VDDD.n4379" 0 97.9409 114176 -25014 0
rnode "VDDD.n4380" 0 97.9409 114300 -25014 0
rnode "VDDD.n4381" 0 97.9409 114424 -25014 0
rnode "VDDD.n4382" 0 163.235 114424 -25014 0
rnode "VDDD.n4383" 0 163.235 114548 -25014 0
rnode "VDDD.n4384" 0 163.235 114672 -25014 0
rnode "VDDD.n4385" 0 97.9409 114672 -25014 0
rnode "VDDD.n4386" 0 97.9409 114796 -25014 0
rnode "VDDD.n4387" 0 97.9409 114920 -25014 0
rnode "VDDD.n4388" 0 163.235 114920 -25014 0
rnode "VDDD.n4389" 0 163.235 115044 -25014 0
rnode "VDDD.n4390" 0 163.235 115168 -25014 0
rnode "VDDD.n4391" 0 97.9409 115168 -25014 0
rnode "VDDD.n4392" 0 97.9409 115292 -25014 0
rnode "VDDD.n4393" 0 97.9409 115416 -25014 0
rnode "VDDD.n4394" 0 163.235 115416 -25014 0
rnode "VDDD.n4395" 0 163.235 115540 -25014 0
rnode "VDDD.n4396" 0 163.235 115664 -25014 0
rnode "VDDD.n4397" 0 97.9409 115664 -25014 0
rnode "VDDD.n4398" 0 97.9409 115788 -25014 0
rnode "VDDD.n4399" 0 97.9409 115912 -25014 0
rnode "VDDD.n4400" 0 163.235 115912 -25014 0
rnode "VDDD.n4401" 0 163.235 116036 -25014 0
rnode "VDDD.n4402" 0 163.235 116160 -25014 0
rnode "VDDD.n4403" 0 97.9409 116160 -25014 0
rnode "VDDD.n4404" 0 97.9409 116284 -25014 0
rnode "VDDD.n4405" 0 97.9409 116408 -25014 0
rnode "VDDD.n4406" 0 163.235 116408 -25014 0
rnode "VDDD.n4407" 0 163.235 116532 -25014 0
rnode "VDDD.n4408" 0 163.235 116656 -25014 0
rnode "VDDD.n4409" 0 97.9409 116656 -25014 0
rnode "VDDD.n4410" 0 97.9409 116780 -25014 0
rnode "VDDD.n4411" 0 97.9409 116904 -25014 0
rnode "VDDD.n4412" 0 163.235 116904 -25014 0
rnode "VDDD.n4413" 0 163.235 117028 -25014 0
rnode "VDDD.n4414" 0 163.235 117152 -25014 0
rnode "VDDD.n4415" 0 97.9409 117152 -25014 0
rnode "VDDD.n4416" 0 97.9409 117276 -25014 0
rnode "VDDD.n4417" 0 97.9409 117400 -25014 0
rnode "VDDD.n4418" 0 163.235 117400 -25014 0
rnode "VDDD.n4419" 0 163.235 117524 -25014 0
rnode "VDDD.n4420" 0 163.235 117648 -25014 0
rnode "VDDD.n4421" 0 97.9409 117648 -25014 0
rnode "VDDD.n4422" 0 97.9409 117772 -25014 0
rnode "VDDD.n4423" 0 97.9409 117896 -25014 0
rnode "VDDD.n4424" 0 163.235 117896 -25014 0
rnode "VDDD.n4425" 0 163.235 118020 -25014 0
rnode "VDDD.n4426" 0 163.235 118144 -25014 0
rnode "VDDD.n4427" 0 97.9409 118144 -25014 0
rnode "VDDD.n4428" 0 97.9409 118268 -25014 0
rnode "VDDD.n4429" 0 97.9409 118392 -25014 0
rnode "VDDD.n4430" 0 163.235 118392 -25014 0
rnode "VDDD.n4431" 0 163.235 118516 -25014 0
rnode "VDDD.n4432" 0 163.235 118640 -25014 0
rnode "VDDD.n4433" 0 97.9409 118640 -25014 0
rnode "VDDD.n4434" 0 97.9409 118764 -25014 0
rnode "VDDD.n4435" 0 97.9409 118888 -25014 0
rnode "VDDD.n4436" 0 163.235 118888 -25014 0
rnode "VDDD.n4437" 0 163.235 119012 -25014 0
rnode "VDDD.n4438" 0 163.235 119136 -25014 0
rnode "VDDD.n4439" 0 97.9409 119136 -25014 0
rnode "VDDD.n4440" 0 97.9409 119260 -25014 0
rnode "VDDD.n4441" 0 97.9409 119384 -25014 0
rnode "VDDD.n4442" 0 163.235 119384 -25014 0
rnode "VDDD.n4443" 0 163.235 119508 -25014 0
rnode "VDDD.n4444" 0 163.235 119632 -25014 0
rnode "VDDD.n4445" 0 97.9409 119632 -25014 0
rnode "VDDD.n4446" 0 97.9409 119756 -25014 0
rnode "VDDD.n4447" 0 97.9409 119880 -25014 0
rnode "VDDD.n4448" 0 747.276 119880 -25014 0
rnode "VDDD.n4449" 0 129.654 120004 -25014 0
rnode "VDDD.n4450" 0 113.536 120128 -24890 0
rnode "VDDD.n4451" 0 0 120128 -24890 0
rnode "VDDD.n4452" 0 326.47 112688 -22906 0
rnode "VDDD.n4453" 0 97.9409 113060 -25014 0
rnode "VDDD.n4454" 0 15773.2 120128 -25014 0
rnode "VDDD.n4455" 0 15773.2 112664 -36872 0
rnode "VDDD.n4456" 0 326.47 112664 -36996 0
rnode "VDDD.n4457" 0 0 120104 -37616 0
rnode "VDDD.n4458" 0 326.47 112664 -37120 0
rnode "VDDD.n4459" 0 326.47 112664 -37244 0
rnode "VDDD.n4460" 0 0 120104 -37616 0
rnode "VDDD.n4461" 0 326.47 112664 -37368 0
rnode "VDDD.n4462" 0 0 112664 -37492 0
rnode "VDDD.n4463" 0 0 112664 -37492 0
rnode "VDDD.n4464" 0 0 112664 -37492 0
rnode "VDDD.n4465" 0 0 112664 -37492 0
rnode "VDDD.n4466" 0 0 112664 -37492 0
rnode "VDDD.n4467" 0 0 112664 -37492 0
rnode "VDDD.n4468" 0 0 112664 -37492 0
rnode "VDDD.n4469" 0 0 112664 -37492 0
rnode "VDDD.n4470" 0 0 112664 -37492 0
rnode "VDDD.n4471" 0 0 112664 -37492 0
rnode "VDDD.n4472" 0 0 112664 -37492 0
rnode "VDDD.n4473" 0 0 112664 -37492 0
rnode "VDDD.n4474" 0 0 112664 -37492 0
rnode "VDDD.n4475" 0 0 112664 -37492 0
rnode "VDDD.n4476" 0 0 112664 -37492 0
rnode "VDDD.n4477" 0 0 112664 -37492 0
rnode "VDDD.n4478" 0 0 112664 -37492 0
rnode "VDDD.n4479" 0 0 112664 -37492 0
rnode "VDDD.n4480" 0 0 112664 -37492 0
rnode "VDDD.n4481" 0 0 112664 -37492 0
rnode "VDDD.n4482" 0 0 112664 -37492 0
rnode "VDDD.n4483" 0 0 112664 -37492 0
rnode "VDDD.n4484" 0 0 112664 -37492 0
rnode "VDDD.n4485" 0 0 112664 -37492 0
rnode "VDDD.n4486" 0 0 112664 -37492 0
rnode "VDDD.n4487" 0 0 112664 -37492 0
rnode "VDDD.n4488" 0 0 112664 -37492 0
rnode "VDDD.n4489" 0 0 112664 -37492 0
rnode "VDDD.n4490" 0 0 112664 -37492 0
rnode "VDDD.n4491" 0 326.47 112664 -37492 0
rnode "VDDD.n4492" 0 0 120104 -37616 0
rnode "VDDD.n4493" 0 47.256 120104 -37616 0
rnode "VDDD.n4494" 0 40.8087 119980 -37740 0
rnode "VDDD.n4495" 0 54.5321 119980 -37740 0
rnode "VDDD.n4496" 0 234.59 119856 -37740 0
rnode "VDDD.n4497" 0 49.705 119732 -37740 0
rnode "VDDD.n4498" 0 40.8087 119732 -37740 0
rnode "VDDD.n4499" 0 40.8087 119608 -37740 0
rnode "VDDD.n4500" 0 40.8087 119484 -37740 0
rnode "VDDD.n4501" 0 49.705 119484 -37740 0
rnode "VDDD.n4502" 0 49.705 119360 -37740 0
rnode "VDDD.n4503" 0 49.705 119236 -37740 0
rnode "VDDD.n4504" 0 40.8087 119236 -37740 0
rnode "VDDD.n4505" 0 40.8087 119112 -37740 0
rnode "VDDD.n4506" 0 40.8087 118988 -37740 0
rnode "VDDD.n4507" 0 49.705 118988 -37740 0
rnode "VDDD.n4508" 0 49.705 118864 -37740 0
rnode "VDDD.n4509" 0 49.705 118740 -37740 0
rnode "VDDD.n4510" 0 40.8087 118740 -37740 0
rnode "VDDD.n4511" 0 40.8087 118616 -37740 0
rnode "VDDD.n4512" 0 40.8087 118492 -37740 0
rnode "VDDD.n4513" 0 49.705 118492 -37740 0
rnode "VDDD.n4514" 0 49.705 118368 -37740 0
rnode "VDDD.n4515" 0 49.705 118244 -37740 0
rnode "VDDD.n4516" 0 40.8087 118244 -37740 0
rnode "VDDD.n4517" 0 40.8087 118120 -37740 0
rnode "VDDD.n4518" 0 40.8087 117996 -37740 0
rnode "VDDD.n4519" 0 49.705 117996 -37740 0
rnode "VDDD.n4520" 0 49.705 117872 -37740 0
rnode "VDDD.n4521" 0 49.705 117748 -37740 0
rnode "VDDD.n4522" 0 40.8087 117748 -37740 0
rnode "VDDD.n4523" 0 40.8087 117624 -37740 0
rnode "VDDD.n4524" 0 40.8087 117500 -37740 0
rnode "VDDD.n4525" 0 49.705 117500 -37740 0
rnode "VDDD.n4526" 0 49.705 117376 -37740 0
rnode "VDDD.n4527" 0 49.705 117252 -37740 0
rnode "VDDD.n4528" 0 40.8087 117252 -37740 0
rnode "VDDD.n4529" 0 40.8087 117128 -37740 0
rnode "VDDD.n4530" 0 40.8087 117004 -37740 0
rnode "VDDD.n4531" 0 49.705 117004 -37740 0
rnode "VDDD.n4532" 0 49.705 116880 -37740 0
rnode "VDDD.n4533" 0 49.705 116756 -37740 0
rnode "VDDD.n4534" 0 40.8087 116756 -37740 0
rnode "VDDD.n4535" 0 40.8087 116632 -37740 0
rnode "VDDD.n4536" 0 40.8087 116508 -37740 0
rnode "VDDD.n4537" 0 49.705 116508 -37740 0
rnode "VDDD.n4538" 0 49.705 116384 -37740 0
rnode "VDDD.n4539" 0 49.705 116260 -37740 0
rnode "VDDD.n4540" 0 40.8087 116260 -37740 0
rnode "VDDD.n4541" 0 40.8087 116136 -37740 0
rnode "VDDD.n4542" 0 40.8087 116012 -37740 0
rnode "VDDD.n4543" 0 49.705 116012 -37740 0
rnode "VDDD.n4544" 0 49.705 115888 -37740 0
rnode "VDDD.n4545" 0 49.705 115764 -37740 0
rnode "VDDD.n4546" 0 40.8087 115764 -37740 0
rnode "VDDD.n4547" 0 40.8087 115640 -37740 0
rnode "VDDD.n4548" 0 40.8087 115516 -37740 0
rnode "VDDD.n4549" 0 49.705 115516 -37740 0
rnode "VDDD.n4550" 0 49.705 115392 -37740 0
rnode "VDDD.n4551" 0 49.705 115268 -37740 0
rnode "VDDD.n4552" 0 40.8087 115268 -37740 0
rnode "VDDD.n4553" 0 40.8087 115144 -37740 0
rnode "VDDD.n4554" 0 40.8087 115020 -37740 0
rnode "VDDD.n4555" 0 49.705 115020 -37740 0
rnode "VDDD.n4556" 0 49.705 114896 -37740 0
rnode "VDDD.n4557" 0 49.705 114772 -37740 0
rnode "VDDD.n4558" 0 40.8087 114772 -37740 0
rnode "VDDD.n4559" 0 40.8087 114648 -37740 0
rnode "VDDD.n4560" 0 40.8087 114524 -37740 0
rnode "VDDD.n4561" 0 49.705 114524 -37740 0
rnode "VDDD.n4562" 0 49.705 114400 -37740 0
rnode "VDDD.n4563" 0 49.705 114276 -37740 0
rnode "VDDD.n4564" 0 40.8087 114276 -37740 0
rnode "VDDD.n4565" 0 40.8087 114152 -37740 0
rnode "VDDD.n4566" 0 40.8087 114028 -37740 0
rnode "VDDD.n4567" 0 49.705 114028 -37740 0
rnode "VDDD.n4568" 0 49.705 113904 -37740 0
rnode "VDDD.n4569" 0 49.705 113780 -37740 0
rnode "VDDD.n4570" 0 40.8087 113780 -37740 0
rnode "VDDD.n4571" 0 40.8087 113656 -37740 0
rnode "VDDD.n4572" 0 40.8087 113532 -37740 0
rnode "VDDD.n4573" 0 49.705 113532 -37740 0
rnode "VDDD.n4574" 0 49.705 113408 -37740 0
rnode "VDDD.n4575" 0 49.705 113284 -37740 0
rnode "VDDD.n4576" 0 40.8087 113284 -37740 0
rnode "VDDD.n4577" 0 40.8087 113160 -37740 0
rnode "VDDD.n4578" 0 40.8087 113036 -37740 0
rnode "VDDD.n4579" 0 49.705 113036 -37740 0
rnode "VDDD.n4580" 0 49.705 112912 -37740 0
rnode "VDDD.t756" 0 21.9933 75606 -39290 0
rnode "VDDD.n4581" 0 46.5405 75376 -39290 0
rnode "VDDD.t251" 0 21.9933 72056 -39290 0
rnode "VDDD.n4582" 0 50.3097 71826 -39290 0
rnode "VDDD.t506" 0 21.9933 71306 -39290 0
rnode "VDDD.t248" 0 505.989 76890 -38950 0
rnode "VDDD.t755" 0 232.528 75634 -39290 0
rnode "VDDD.n4583" 0 153.136 75376 -39290 0
rnode "VDDD.t249" 0 535.729 74550 -38950 0
rnode "VDDD.t970" 0 597.784 73220 -38950 0
rnode "VDDD.t250" 0 232.739 72084 -39290 0
rnode "VDDD.n4584" 0 111.585 71826 -39290 0
rnode "VDDD.t505" 0 130.983 71334 -39290 0
rnode "VDDD.n4585" 0 145.009 71076 -39290 0
rnode "VDDD.t189" 0 21.9933 60606 -39290 0
rnode "VDDD.n4586" 0 46.5405 60376 -39290 0
rnode "VDDD.t792" 0 21.9933 57056 -39290 0
rnode "VDDD.n4587" 0 50.3097 56826 -39290 0
rnode "VDDD.t604" 0 21.9933 56306 -39290 0
rnode "VDDD.t793" 0 505.989 61890 -38950 0
rnode "VDDD.t188" 0 232.528 60634 -39290 0
rnode "VDDD.n4588" 0 153.136 60376 -39290 0
rnode "VDDD.t790" 0 535.729 59550 -38950 0
rnode "VDDD.t459" 0 597.784 58220 -38950 0
rnode "VDDD.t791" 0 232.739 57084 -39290 0
rnode "VDDD.n4589" 0 111.585 56826 -39290 0
rnode "VDDD.t603" 0 130.983 56334 -39290 0
rnode "VDDD.n4590" 0 145.009 56076 -39290 0
rnode "VDDD.t396" 0 21.9933 45606 -39290 0
rnode "VDDD.n4591" 0 46.5405 45376 -39290 0
rnode "VDDD.t746" 0 21.9933 42056 -39290 0
rnode "VDDD.n4592" 0 50.3097 41826 -39290 0
rnode "VDDD.t736" 0 21.9933 41306 -39290 0
rnode "VDDD.t743" 0 505.989 46890 -38950 0
rnode "VDDD.t395" 0 232.528 45634 -39290 0
rnode "VDDD.n4593" 0 153.136 45376 -39290 0
rnode "VDDD.t744" 0 535.729 44550 -38950 0
rnode "VDDD.t810" 0 597.784 43220 -38950 0
rnode "VDDD.t745" 0 232.739 42084 -39290 0
rnode "VDDD.n4594" 0 111.585 41826 -39290 0
rnode "VDDD.t735" 0 130.983 41334 -39290 0
rnode "VDDD.n4595" 0 145.009 41076 -39290 0
rnode "VDDD.t554" 0 21.9933 30606 -39290 0
rnode "VDDD.n4596" 0 46.5405 30376 -39290 0
rnode "VDDD.t656" 0 21.9933 27056 -39290 0
rnode "VDDD.n4597" 0 50.3097 26826 -39290 0
rnode "VDDD.t977" 0 21.9933 26306 -39290 0
rnode "VDDD.t657" 0 505.989 31890 -38950 0
rnode "VDDD.t553" 0 232.528 30634 -39290 0
rnode "VDDD.n4598" 0 153.136 30376 -39290 0
rnode "VDDD.t654" 0 535.729 29550 -38950 0
rnode "VDDD.t525" 0 597.784 28220 -38950 0
rnode "VDDD.t655" 0 232.739 27084 -39290 0
rnode "VDDD.n4599" 0 111.585 26826 -39290 0
rnode "VDDD.t976" 0 130.983 26334 -39290 0
rnode "VDDD.n4600" 0 145.009 26076 -39290 0
rnode "VDDD.t349" 0 21.9933 15606 -39290 0
rnode "VDDD.n4601" 0 46.5405 15376 -39290 0
rnode "VDDD.t276" 0 21.9933 12056 -39290 0
rnode "VDDD.n4602" 0 50.3097 11826 -39290 0
rnode "VDDD.t828" 0 21.9933 11306 -39290 0
rnode "VDDD.t875" 0 505.989 16890 -38950 0
rnode "VDDD.t348" 0 232.528 15634 -39290 0
rnode "VDDD.n4603" 0 153.136 15376 -39290 0
rnode "VDDD.t876" 0 535.729 14550 -38950 0
rnode "VDDD.t345" 0 597.784 13220 -38950 0
rnode "VDDD.t275" 0 232.739 12084 -39290 0
rnode "VDDD.n4604" 0 111.585 11826 -39290 0
rnode "VDDD.t827" 0 130.983 11334 -39290 0
rnode "VDDD.n4605" 0 145.009 11076 -39290 0
rnode "VDDD.t494" 0 21.9933 606 -39290 0
rnode "VDDD.n4606" 0 46.5405 376 -39290 0
rnode "VDDD.t567" 0 21.9933 -2944 -39290 0
rnode "VDDD.n4607" 0 50.3097 -3174 -39290 0
rnode "VDDD.t384" 0 21.9933 -3694 -39290 0
rnode "VDDD.t569" 0 505.989 1890 -38950 0
rnode "VDDD.t493" 0 232.528 634 -39290 0
rnode "VDDD.n4608" 0 153.136 376 -39290 0
rnode "VDDD.t568" 0 535.729 -450 -38950 0
rnode "VDDD.t952" 0 597.784 -1780 -38950 0
rnode "VDDD.t566" 0 232.739 -2916 -39290 0
rnode "VDDD.n4609" 0 111.585 -3174 -39290 0
rnode "VDDD.t383" 0 130.983 -3666 -39290 0
rnode "VDDD.n4610" 0 145.009 -3924 -39290 0
rnode "VDDD.t599" 0 21.9933 -14394 -39290 0
rnode "VDDD.n4611" 0 46.5405 -14624 -39290 0
rnode "VDDD.t635" 0 21.9933 -17944 -39290 0
rnode "VDDD.n4612" 0 50.3097 -18174 -39290 0
rnode "VDDD.t589" 0 21.9933 -18694 -39290 0
rnode "VDDD.t633" 0 505.989 -13110 -38950 0
rnode "VDDD.t598" 0 232.528 -14366 -39290 0
rnode "VDDD.n4613" 0 153.136 -14624 -39290 0
rnode "VDDD.t632" 0 535.729 -15450 -38950 0
rnode "VDDD.t669" 0 597.784 -16780 -38950 0
rnode "VDDD.t634" 0 232.739 -17916 -39290 0
rnode "VDDD.n4614" 0 111.585 -18174 -39290 0
rnode "VDDD.t588" 0 130.983 -18666 -39290 0
rnode "VDDD.n4615" 0 145.009 -18924 -39290 0
rnode "VDDD.t199" 0 21.9933 -29394 -39290 0
rnode "VDDD.n4616" 0 46.5405 -29624 -39290 0
rnode "VDDD.t825" 0 21.9933 -32944 -39290 0
rnode "VDDD.n4617" 0 50.3097 -33174 -39290 0
rnode "VDDD.t221" 0 21.9933 -33694 -39290 0
rnode "VDDD.t826" 0 505.989 -28110 -38950 0
rnode "VDDD.t198" 0 232.528 -29366 -39290 0
rnode "VDDD.n4618" 0 153.136 -29624 -39290 0
rnode "VDDD.t823" 0 535.729 -30450 -38950 0
rnode "VDDD.t194" 0 597.784 -31780 -38950 0
rnode "VDDD.t824" 0 232.739 -32916 -39290 0
rnode "VDDD.n4619" 0 111.585 -33174 -39290 0
rnode "VDDD.t220" 0 130.983 -33666 -39290 0
rnode "VDDD.n4620" 0 145.009 -33924 -39290 0
rnode "VDDD.t234" 0 21.9933 -44394 -39290 0
rnode "VDDD.n4621" 0 46.5405 -44624 -39290 0
rnode "VDDD.t360" 0 21.9933 -47944 -39290 0
rnode "VDDD.n4622" 0 50.3097 -48174 -39290 0
rnode "VDDD.t49" 0 21.9933 -48694 -39290 0
rnode "VDDD.t358" 0 505.989 -43110 -38950 0
rnode "VDDD.t233" 0 232.528 -44366 -39290 0
rnode "VDDD.n4623" 0 153.136 -44624 -39290 0
rnode "VDDD.t357" 0 535.729 -45450 -38950 0
rnode "VDDD.t530" 0 597.784 -46780 -38950 0
rnode "VDDD.t359" 0 232.739 -47916 -39290 0
rnode "VDDD.n4624" 0 111.585 -48174 -39290 0
rnode "VDDD.t48" 0 130.983 -48666 -39290 0
rnode "VDDD.n4625" 0 145.009 -48924 -39290 0
rnode "VDDD.t454" 0 21.9933 -59394 -39290 0
rnode "VDDD.n4626" 0 46.5405 -59624 -39290 0
rnode "VDDD.t688" 0 21.9933 -62944 -39290 0
rnode "VDDD.n4627" 0 50.3097 -63174 -39290 0
rnode "VDDD.t819" 0 21.9933 -63694 -39290 0
rnode "VDDD.t689" 0 505.989 -58110 -38950 0
rnode "VDDD.t453" 0 232.528 -59366 -39290 0
rnode "VDDD.n4628" 0 153.136 -59624 -39290 0
rnode "VDDD.t686" 0 535.729 -60450 -38950 0
rnode "VDDD.t355" 0 597.784 -61780 -38950 0
rnode "VDDD.t687" 0 232.739 -62916 -39290 0
rnode "VDDD.n4629" 0 111.585 -63174 -39290 0
rnode "VDDD.t818" 0 130.983 -63666 -39290 0
rnode "VDDD.n4630" 0 145.009 -63924 -39290 0
rnode "VDDD.n4631" 0 10750.2 -63405 -38320 0
rnode "VDDD.n4632" 0 3855.09 -59480 -38320 0
rnode "VDDD.n4633" 0 3611.36 -48405 -38320 0
rnode "VDDD.n4634" 0 3855.09 -44480 -38320 0
rnode "VDDD.n4635" 0 3611.36 -33405 -38320 0
rnode "VDDD.n4636" 0 3855.09 -29480 -38320 0
rnode "VDDD.n4637" 0 3611.36 -18405 -38320 0
rnode "VDDD.n4638" 0 3855.09 -14480 -38320 0
rnode "VDDD.n4639" 0 3611.36 -3405 -38320 0
rnode "VDDD.n4640" 0 3855.09 520 -38320 0
rnode "VDDD.n4641" 0 3611.36 11595 -38320 0
rnode "VDDD.n4642" 0 3855.09 15520 -38320 0
rnode "VDDD.n4643" 0 3611.36 26595 -38320 0
rnode "VDDD.n4644" 0 3855.09 30520 -38320 0
rnode "VDDD.n4645" 0 3611.36 41595 -38320 0
rnode "VDDD.n4646" 0 3855.09 45520 -38320 0
rnode "VDDD.n4647" 0 3611.36 56595 -38320 0
rnode "VDDD.n4648" 0 3855.09 60520 -38320 0
rnode "VDDD.n4649" 0 3611.36 71595 -38320 0
rnode "VDDD.n4650" 0 9138.27 75520 -38320 0
rnode "VDDD.n4651" 0 7390.81 112664 -37740 0
rnode "VDDD.n4652" 0 49.705 112788 -37740 0
rnode "VDDD.n4653" 0 40.8087 112788 -37740 0
rnode "VDDD.n4654" 0 40.8087 112788 -37740 0
rnode "VDDD.n4655" 0 0 112788 -37740 0
rnode "VDDD.n4656" 0 27613 120104 -37740 0
rnode "VDDD.n4657" 0 0 119460 -58592 0
rnode "VDDD.n4658" 0 0 119460 -58592 0
rnode "VDDD.n4659" 0 0 119460 -58592 0
rnode "VDDD.n4660" 0 0 119460 -58592 0
rnode "VDDD.n4661" 0 0 119460 -58592 0
rnode "VDDD.n4662" 0 0 119460 -58592 0
rnode "VDDD.n4663" 0 0 119460 -58592 0
rnode "VDDD.n4664" 0 0 119460 -58592 0
rnode "VDDD.n4665" 0 0 119460 -58592 0
rnode "VDDD.n4666" 0 0 119460 -58592 0
rnode "VDDD.n4667" 0 0 119460 -58592 0
rnode "VDDD.n4668" 0 0 119460 -58592 0
rnode "VDDD.n4669" 0 0 119460 -58592 0
rnode "VDDD.n4670" 0 0 119460 -58592 0
rnode "VDDD.n4671" 0 0 119460 -58592 0
rnode "VDDD.n4672" 0 0 119460 -58592 0
rnode "VDDD.n4673" 0 0 119460 -58592 0
rnode "VDDD.n4674" 0 0 119460 -58592 0
rnode "VDDD.n4675" 0 0 119460 -58592 0
rnode "VDDD.n4676" 0 0 119460 -58592 0
rnode "VDDD.n4677" 0 0 119460 -58592 0
rnode "VDDD.n4678" 0 0 119460 -58592 0
rnode "VDDD.n4679" 0 0 119460 -58592 0
rnode "VDDD.n4680" 0 67.3344 119212 -59460 0
rnode "VDDD.n4681" 0 326.47 119460 -59336 0
rnode "VDDD.n4682" 0 326.47 119460 -59088 0
rnode "VDDD.n4683" 0 326.47 119460 -58840 0
rnode "VDDD.n4684" 0 67.3344 119336 -59460 0
rnode "VDDD.n4685" 0 326.47 119460 -58716 0
rnode "VDDD.n4686" 0 0 119460 -58840 0
rnode "VDDD.n4687" 0 326.47 119460 -58964 0
rnode "VDDD.n4688" 0 0 119460 -59088 0
rnode "VDDD.n4689" 0 67.3344 113756 -59460 0
rnode "VDDD.n4690" 0 326.47 119460 -59212 0
rnode "VDDD.n4691" 0 0 119460 -59336 0
rnode "VDDD.n4692" 0 0 119460 -58716 0
rnode "VDDD.n4693" 0 67.3344 119088 -59460 0
rnode "VDDD.n4694" 0 67.3344 118840 -59460 0
rnode "VDDD.n4695" 0 67.3344 118592 -59460 0
rnode "VDDD.n4696" 0 67.3344 118344 -59460 0
rnode "VDDD.n4697" 0 67.3344 118096 -59460 0
rnode "VDDD.n4698" 0 67.3344 117848 -59460 0
rnode "VDDD.n4699" 0 67.3344 117600 -59460 0
rnode "VDDD.n4700" 0 67.3344 117352 -59460 0
rnode "VDDD.n4701" 0 67.3344 117104 -59460 0
rnode "VDDD.n4702" 0 67.3344 116856 -59460 0
rnode "VDDD.n4703" 0 67.3344 116608 -59460 0
rnode "VDDD.n4704" 0 67.3344 116360 -59460 0
rnode "VDDD.n4705" 0 67.3344 116112 -59460 0
rnode "VDDD.n4706" 0 67.3344 115864 -59460 0
rnode "VDDD.n4707" 0 67.3344 115616 -59460 0
rnode "VDDD.n4708" 0 67.3344 115368 -59460 0
rnode "VDDD.n4709" 0 67.3344 115120 -59460 0
rnode "VDDD.n4710" 0 67.3344 114872 -59460 0
rnode "VDDD.n4711" 0 67.3344 114624 -59460 0
rnode "VDDD.n4712" 0 67.3344 114376 -59460 0
rnode "VDDD.n4713" 0 67.3344 114128 -59460 0
rnode "VDDD.n4714" 0 67.3344 113880 -59460 0
rnode "VDDD.n4715" 0 0 119460 -58716 0
rnode "VDDD.n4716" 0 67.3344 114004 -59460 0
rnode "VDDD.n4717" 0 0 119460 -58716 0
rnode "VDDD.n4718" 0 67.3344 114252 -59460 0
rnode "VDDD.n4719" 0 0 119460 -58716 0
rnode "VDDD.n4720" 0 67.3344 114500 -59460 0
rnode "VDDD.n4721" 0 0 119460 -58716 0
rnode "VDDD.n4722" 0 67.3344 114748 -59460 0
rnode "VDDD.n4723" 0 0 119460 -58716 0
rnode "VDDD.n4724" 0 67.3344 114996 -59460 0
rnode "VDDD.n4725" 0 0 119460 -58716 0
rnode "VDDD.n4726" 0 67.3344 115244 -59460 0
rnode "VDDD.n4727" 0 0 119460 -58716 0
rnode "VDDD.n4728" 0 67.3344 115492 -59460 0
rnode "VDDD.n4729" 0 0 119460 -58716 0
rnode "VDDD.n4730" 0 67.3344 115740 -59460 0
rnode "VDDD.n4731" 0 0 119460 -58716 0
rnode "VDDD.n4732" 0 67.3344 115988 -59460 0
rnode "VDDD.n4733" 0 0 119460 -58716 0
rnode "VDDD.n4734" 0 67.3344 116236 -59460 0
rnode "VDDD.n4735" 0 0 119460 -58716 0
rnode "VDDD.n4736" 0 67.3344 116484 -59460 0
rnode "VDDD.n4737" 0 0 119460 -58716 0
rnode "VDDD.n4738" 0 67.3344 116732 -59460 0
rnode "VDDD.n4739" 0 0 119460 -58716 0
rnode "VDDD.n4740" 0 67.3344 116980 -59460 0
rnode "VDDD.n4741" 0 0 119460 -58716 0
rnode "VDDD.n4742" 0 67.3344 117228 -59460 0
rnode "VDDD.n4743" 0 0 119460 -58716 0
rnode "VDDD.n4744" 0 67.3344 117476 -59460 0
rnode "VDDD.n4745" 0 0 119460 -58716 0
rnode "VDDD.n4746" 0 67.3344 117724 -59460 0
rnode "VDDD.n4747" 0 0 119460 -58716 0
rnode "VDDD.n4748" 0 67.3344 117972 -59460 0
rnode "VDDD.n4749" 0 0 119460 -58716 0
rnode "VDDD.n4750" 0 67.3344 118220 -59460 0
rnode "VDDD.n4751" 0 0 119460 -58716 0
rnode "VDDD.n4752" 0 67.3344 118468 -59460 0
rnode "VDDD.n4753" 0 0 119460 -58716 0
rnode "VDDD.n4754" 0 67.3344 118716 -59460 0
rnode "VDDD.n4755" 0 0 119460 -58716 0
rnode "VDDD.n4756" 0 67.3344 118964 -59460 0
rnode "VDDD.n4757" 0 1584.96 119460 -59460 0
rnode "VDDD.n4758" 0 544.105 119460 -59460 0
rnode "VDDD.n4759" 0 27613 119460 -58592 0
rnode "VDDD.n4760" 0 25558.8 113632 -58592 0
rnode "VDDD.n4761" 0 25533.3 19620 -59200 0
rnode "VDDD.n4762" 0 24.1281 19544 -59882 0
rnode "VDDD.n4763" 0 39.5862 19296 -59758 0
rnode "VDDD.n4764" 0 0 19420 -59882 0
rnode "VDDD.n4765" 0 16.3235 19544 -59758 0
rnode "VDDD.n4766" 0 16.3235 19296 -59634 0
rnode "VDDD.n4767" 0 16.3235 19296 -59634 0
rnode "VDDD.n4768" 0 16.3235 19296 -59510 0
rnode "VDDD.n4769" 0 16.3235 19296 -59510 0
rnode "VDDD.n4770" 0 0 19420 -59882 0
rnode "VDDD.n4771" 0 16.3235 19296 -59386 0
rnode "VDDD.n4772" 0 16.3235 19296 -59386 0
rnode "VDDD.n4773" 0 12.2426 19296 -59262 0
rnode "VDDD.n4774" 0 16.3235 19296 -59262 0
rnode "VDDD.n4775" 0 0 19420 -59882 0
rnode "VDDD.n4776" 0 16.3235 19296 -59138 0
rnode "VDDD.n4777" 0 12.2426 19296 -59138 0
rnode "VDDD.n4778" 0 16.3235 19296 -59014 0
rnode "VDDD.n4779" 0 16.3235 19296 -59014 0
rnode "VDDD.n4780" 0 0 19420 -59882 0
rnode "VDDD.n4781" 0 16.3235 19296 -58890 0
rnode "VDDD.n4782" 0 16.3235 19296 -58890 0
rnode "VDDD.n4783" 0 0 19420 -59882 0
rnode "VDDD.n4784" 0 16.3235 19296 -58766 0
rnode "VDDD.n4785" 0 16.3235 19296 -58766 0
rnode "VDDD.n4786" 0 39.5862 19296 -58642 0
rnode "VDDD.n4787" 0 24.1281 19296 -58518 0
rnode "VDDD.n4788" 0 0 19296 -58518 0
rnode "VDDD.n4789" 0 494.029 19296 -58518 0
rnode "VDDD.n4790" 0 976.32 18400 -61305 0
rnode "VDDD.t625" 0 21.9933 16108 -60724 0
rnode "VDDD.t621" 0 21.9933 15750 -60724 0
rnode "VDDD.n4791" 0 90.0222 15834 -60724 0
rnode "VDDD.t623" 0 21.9933 15280 -60724 0
rnode "VDDD.t617" 0 21.9933 14922 -60724 0
rnode "VDDD.n4792" 0 90.6301 15006 -60724 0
rnode "VDDD.n4793" 0 67.3253 15511 -60196 0
rnode "VDDD.n4794" 0 1098.61 15345 -60085 0
rnode "VDDD.n4795" 0 1462.79 17388 -61305 0
rnode "VDDD.n4796" 0 118.436 17651 -61527 0
rnode "VDDD.t730" 0 21.9933 17808 -62097 0
rnode "VDDD.n4797" 0 38.5938 17578 -62097 0
rnode "VDDD.n4798" 0 111.585 17578 -62097 0
rnode "VDDD.t618" 0 130.325 17086 -62097 0
rnode "VDDD.n4799" 0 190.638 16828 -62097 0
rnode "VDDD.t624" 0 520.379 16136 -60724 0
rnode "VDDD.t620" 0 359.56 15722 -60724 0
rnode "VDDD.t622" 0 359.56 15308 -60724 0
rnode "VDDD.t616" 0 485.926 14894 -60724 0
rnode "VDDD.t647" 0 485.926 14189 -60724 0
rnode "VDDD.t648" 0 359.56 13775 -60724 0
rnode "VDDD.t645" 0 359.56 13361 -60724 0
rnode "VDDD.t646" 0 548.458 12947 -60724 0
rnode "VDDD.t680" 0 480.715 12098 -62097 0
rnode "VDDD.t676" 0 330.131 9502 -60062 0
rnode "VDDD.t674" 0 173.444 9916 -60062 0
rnode "VDDD.t682" 0 173.444 10330 -60062 0
rnode "VDDD.t678" 0 308.335 10744 -60062 0
rnode "VDDD.n4800" 0 367.008 11840 -62097 0
rnode "VDDD.n4801" 0 38.5938 11840 -62097 0
rnode "VDDD.n4802" 0 255.127 11913 -61527 0
rnode "VDDD.n4803" 0 1115.94 11911 -60125 0
rnode "VDDD.t677" 0 17.5106 9474 -60062 0
rnode "VDDD.t683" 0 13.4329 10302 -60062 0
rnode "VDDD.t675" 0 13.4329 9944 -60062 0
rnode "VDDD.n4804" 0 48.2899 10028 -60062 0
rnode "VDDD.t679" 0 17.2444 10772 -60062 0
rnode "VDDD.n4805" 0 400.011 10889 -59599 0
rnode "VDDD.n4806" 0 324.02 10125 -59599 0
rnode "VDDD.n4807" 0 253.302 9340 -59599 0
rnode "VDDD.n4808" 0 1286.76 9002 -59599 0
rnode "VDDD.n4809" 0 4557.51 2452 -61472 0
rnode "VDDD.n4810" 0 3552.55 -3313 -61472 0
rnode "VDDD.n4811" 0 16.3235 -4012 -59758 0
rnode "VDDD.n4812" 0 16.3235 -4012 -59510 0
rnode "VDDD.n4813" 0 16.3235 -4012 -59014 0
rnode "VDDD.n4814" 0 16.3235 -4012 -58766 0
rnode "VDDD.n4815" 0 0 -4260 -58518 0
rnode "VDDD.n4816" 0 16.3235 -4012 -58642 0
rnode "VDDD.n4817" 0 16.3235 -4012 -58890 0
rnode "VDDD.n4818" 0 16.3235 -4012 -59138 0
rnode "VDDD.n4819" 0 16.3235 -4012 -59386 0
rnode "VDDD.n4820" 0 16.3235 -4012 -59634 0
rnode "VDDD.n4821" 0 16.3235 -4260 -59510 0
rnode "VDDD.n4822" 0 54.4908 -4260 -59634 0
rnode "VDDD.n4823" 0 1.41888 -4012 -59758 0
rnode "VDDD.n4824" 0 0 -4012 -59634 0
rnode "VDDD.n4825" 0 0 -4012 -59386 0
rnode "VDDD.n4826" 0 0 -4012 -58890 0
rnode "VDDD.n4827" 0 0 -4012 -58642 0
rnode "VDDD.n4828" 0 127.405 -4136 -59882 0
rnode "VDDD.n4829" 0 0 -4012 -59510 0
rnode "VDDD.n4830" 0 0 -4012 -59014 0
rnode "VDDD.n4831" 0 0 -4012 -58766 0
rnode "VDDD.n4832" 0 16.3235 -4260 -59014 0
rnode "VDDD.n4833" 0 16.3235 -4260 -58890 0
rnode "VDDD.n4834" 0 54.4908 -4260 -58766 0
rnode "VDDD.n4835" 0 1.41888 -4260 -58642 0
rnode "VDDD.n4836" 0 24.1281 -4260 -58518 0
rnode "VDDD.n4837" 0 141.789 -4260 -59882 0
rnode "VDDD.n4838" 0 0 -4260 -59882 0
rnode "VDDD.n4839" 0 24.1281 -4012 -59882 0
rnode "VDDD.n4840" 0 422.799 -4012 -59882 0
rnode "VDDD.n4841" 0 16.3235 -4012 -59262 0
rnode "VDDD.n4842" 0 12.2426 -4260 -59262 0
rnode "VDDD.n4843" 0 28920.1 -4336 -59200 0
rnode "VDDD.n4844" 0 0 -110822 -58874 0
rnode "VDDD.n4845" 0 0 -110822 -59246 0
rnode "VDDD.n4846" 0 67.3344 -111194 -59618 0
rnode "VDDD.n4847" 0 0 -110822 -58998 0
rnode "VDDD.n4848" 0 0 -110822 -59370 0
rnode "VDDD.n4849" 0 0 -110822 -58874 0
rnode "VDDD.n4850" 0 67.3344 -110946 -59618 0
rnode "VDDD.n4851" 0 0 -110822 -59122 0
rnode "VDDD.n4852" 0 67.3344 -111070 -59618 0
rnode "VDDD.n4853" 0 326.47 -110822 -59122 0
rnode "VDDD.n4854" 0 28945.6 -110822 -59618 0
rnode "VDDD.n4855" 0 1168.97 -110822 -59618 0
rnode "VDDD.n4856" 0 549.535 -116650 -59618 0
rnode "VDDD.n4857" 0 27797.3 -116650 -58750 0
rnode "VDDD.n4858" 0 0 -117266 -37138 0
rnode "VDDD.n4859" 0 49.705 -110074 -37758 0
rnode "VDDD.n4860" 0 0 -117266 -37014 0
rnode "VDDD.n4861" 0 49.705 -110322 -37758 0
rnode "VDDD.n4862" 0 0 -117266 -37014 0
rnode "VDDD.n4863" 0 49.705 -110570 -37758 0
rnode "VDDD.n4864" 0 0 -117266 -37014 0
rnode "VDDD.n4865" 0 49.705 -110818 -37758 0
rnode "VDDD.n4866" 0 0 -117266 -37014 0
rnode "VDDD.n4867" 0 49.705 -111066 -37758 0
rnode "VDDD.n4868" 0 0 -117266 -37014 0
rnode "VDDD.n4869" 0 49.705 -111314 -37758 0
rnode "VDDD.n4870" 0 0 -117266 -37014 0
rnode "VDDD.n4871" 0 49.705 -111562 -37758 0
rnode "VDDD.n4872" 0 0 -117266 -37014 0
rnode "VDDD.n4873" 0 49.705 -111810 -37758 0
rnode "VDDD.n4874" 0 0 -117266 -37014 0
rnode "VDDD.n4875" 0 49.705 -112058 -37758 0
rnode "VDDD.n4876" 0 0 -117266 -37014 0
rnode "VDDD.n4877" 0 49.705 -112306 -37758 0
rnode "VDDD.n4878" 0 0 -117266 -37014 0
rnode "VDDD.n4879" 0 49.705 -112554 -37758 0
rnode "VDDD.n4880" 0 0 -117266 -37014 0
rnode "VDDD.n4881" 0 49.705 -112802 -37758 0
rnode "VDDD.n4882" 0 0 -117266 -37014 0
rnode "VDDD.n4883" 0 49.705 -113050 -37758 0
rnode "VDDD.n4884" 0 0 -117266 -37014 0
rnode "VDDD.n4885" 0 49.705 -113298 -37758 0
rnode "VDDD.n4886" 0 0 -117266 -37014 0
rnode "VDDD.n4887" 0 49.705 -113546 -37758 0
rnode "VDDD.n4888" 0 0 -117266 -37014 0
rnode "VDDD.n4889" 0 49.705 -113794 -37758 0
rnode "VDDD.n4890" 0 0 -117266 -37014 0
rnode "VDDD.n4891" 0 49.705 -114042 -37758 0
rnode "VDDD.n4892" 0 0 -117266 -37014 0
rnode "VDDD.n4893" 0 49.705 -114290 -37758 0
rnode "VDDD.n4894" 0 0 -117266 -37014 0
rnode "VDDD.n4895" 0 49.705 -114538 -37758 0
rnode "VDDD.n4896" 0 0 -117266 -37014 0
rnode "VDDD.n4897" 0 49.705 -114786 -37758 0
rnode "VDDD.n4898" 0 0 -117266 -37014 0
rnode "VDDD.n4899" 0 49.705 -115034 -37758 0
rnode "VDDD.n4900" 0 0 -117266 -37014 0
rnode "VDDD.n4901" 0 49.705 -115282 -37758 0
rnode "VDDD.n4902" 0 0 -117266 -37014 0
rnode "VDDD.n4903" 0 49.705 -115530 -37758 0
rnode "VDDD.n4904" 0 0 -117266 -37014 0
rnode "VDDD.n4905" 0 49.705 -115778 -37758 0
rnode "VDDD.n4906" 0 0 -117266 -37014 0
rnode "VDDD.n4907" 0 49.705 -116026 -37758 0
rnode "VDDD.n4908" 0 0 -117266 -37014 0
rnode "VDDD.n4909" 0 49.705 -116274 -37758 0
rnode "VDDD.n4910" 0 0 -117266 -37014 0
rnode "VDDD.n4911" 0 49.705 -116522 -37758 0
rnode "VDDD.n4912" 0 0 -117266 -37014 0
rnode "VDDD.n4913" 0 49.705 -116770 -37758 0
rnode "VDDD.n4914" 0 27797.3 -117266 -37758 0
rnode "VDDD.n4915" 0 0 -117266 -37138 0
rnode "VDDD.n4916" 0 0 -117266 -37510 0
rnode "VDDD.n4917" 0 0 -117266 -37262 0
rnode "VDDD.n4918" 0 49.705 -117142 -37758 0
rnode "VDDD.n4919" 0 0 -117142 -37758 0
rnode "VDDD.n4920" 0 158.735 -117266 -37758 0
rnode "VDDD.n4921" 0 15689 -117266 -36890 0
rnode "VDDD.n4922" 0 0 -117278 -22988 0
rnode "VDDD.n4923" 0 163.235 -110086 -25096 0
rnode "VDDD.n4924" 0 0 -117278 -22988 0
rnode "VDDD.n4925" 0 163.235 -110334 -25096 0
rnode "VDDD.n4926" 0 0 -117278 -22988 0
rnode "VDDD.n4927" 0 163.235 -110582 -25096 0
rnode "VDDD.n4928" 0 0 -117278 -22988 0
rnode "VDDD.n4929" 0 163.235 -110830 -25096 0
rnode "VDDD.n4930" 0 0 -117278 -22988 0
rnode "VDDD.n4931" 0 163.235 -111078 -25096 0
rnode "VDDD.n4932" 0 0 -117278 -22988 0
rnode "VDDD.n4933" 0 163.235 -111326 -25096 0
rnode "VDDD.n4934" 0 0 -117278 -22988 0
rnode "VDDD.n4935" 0 163.235 -111574 -25096 0
rnode "VDDD.n4936" 0 0 -117278 -22988 0
rnode "VDDD.n4937" 0 163.235 -111822 -25096 0
rnode "VDDD.n4938" 0 0 -117278 -22988 0
rnode "VDDD.n4939" 0 163.235 -112070 -25096 0
rnode "VDDD.n4940" 0 0 -117278 -22988 0
rnode "VDDD.n4941" 0 163.235 -112318 -25096 0
rnode "VDDD.n4942" 0 0 -117278 -22988 0
rnode "VDDD.n4943" 0 163.235 -112566 -25096 0
rnode "VDDD.n4944" 0 0 -117278 -22988 0
rnode "VDDD.n4945" 0 163.235 -112814 -25096 0
rnode "VDDD.n4946" 0 0 -117278 -22988 0
rnode "VDDD.n4947" 0 163.235 -113062 -25096 0
rnode "VDDD.n4948" 0 0 -117278 -22988 0
rnode "VDDD.n4949" 0 163.235 -113310 -25096 0
rnode "VDDD.n4950" 0 0 -117278 -22988 0
rnode "VDDD.n4951" 0 163.235 -113558 -25096 0
rnode "VDDD.n4952" 0 0 -117278 -22988 0
rnode "VDDD.n4953" 0 163.235 -113806 -25096 0
rnode "VDDD.n4954" 0 0 -117278 -22988 0
rnode "VDDD.n4955" 0 163.235 -114054 -25096 0
rnode "VDDD.n4956" 0 0 -117278 -22988 0
rnode "VDDD.n4957" 0 163.235 -114302 -25096 0
rnode "VDDD.n4958" 0 0 -117278 -22988 0
rnode "VDDD.n4959" 0 163.235 -114550 -25096 0
rnode "VDDD.n4960" 0 0 -117278 -22988 0
rnode "VDDD.n4961" 0 163.235 -114798 -25096 0
rnode "VDDD.n4962" 0 0 -117278 -22988 0
rnode "VDDD.n4963" 0 163.235 -115046 -25096 0
rnode "VDDD.n4964" 0 0 -117278 -22988 0
rnode "VDDD.n4965" 0 163.235 -115294 -25096 0
rnode "VDDD.n4966" 0 0 -117278 -22988 0
rnode "VDDD.n4967" 0 163.235 -115542 -25096 0
rnode "VDDD.n4968" 0 0 -117278 -22988 0
rnode "VDDD.n4969" 0 163.235 -115790 -25096 0
rnode "VDDD.n4970" 0 0 -117278 -22988 0
rnode "VDDD.n4971" 0 163.235 -116038 -25096 0
rnode "VDDD.n4972" 0 0 -117278 -22988 0
rnode "VDDD.n4973" 0 163.235 -116286 -25096 0
rnode "VDDD.n4974" 0 0 -117278 -22988 0
rnode "VDDD.n4975" 0 163.235 -116534 -25096 0
rnode "VDDD.n4976" 0 0 -117278 -22988 0
rnode "VDDD.n4977" 0 163.235 -116782 -25096 0
rnode "VDDD.n4978" 0 0 -117030 -25096 0
rnode "VDDD.n4979" 0 0 -117278 -24848 0
rnode "VDDD.n4980" 0 0 -117278 -24600 0
rnode "VDDD.n4981" 0 0 -117278 -24352 0
rnode "VDDD.n4982" 0 0 -117278 -24104 0
rnode "VDDD.n4983" 0 0 -117278 -23856 0
rnode "VDDD.n4984" 0 0 -117278 -23608 0
rnode "VDDD.n4985" 0 0 -117278 -23360 0
rnode "VDDD.n4986" 0 0 -117278 -23112 0
rnode "VDDD.n4987" 0 163.235 -117154 -25096 0
rnode "VDDD.n4988" 0 0 -117278 -22864 0
rnode "VDDD.n4989" 0 0 -117278 -22864 0
rnode "VDDD.n4990" 0 0 -117278 -22864 0
rnode "VDDD.n4991" 0 0 -117278 -22864 0
rnode "VDDD.n4992" 0 0 -117278 -22864 0
rnode "VDDD.n4993" 0 0 -117278 -22864 0
rnode "VDDD.n4994" 0 0 -117278 -22864 0
rnode "VDDD.n4995" 0 0 -117278 -22864 0
rnode "VDDD.n4996" 0 0 -117278 -22864 0
rnode "VDDD.n4997" 0 0 -117278 -22864 0
rnode "VDDD.n4998" 0 0 -117278 -22864 0
rnode "VDDD.n4999" 0 0 -117278 -22864 0
rnode "VDDD.n5000" 0 0 -117278 -22864 0
rnode "VDDD.n5001" 0 0 -117278 -22864 0
rnode "VDDD.n5002" 0 0 -117278 -22864 0
rnode "VDDD.n5003" 0 0 -117278 -22864 0
rnode "VDDD.n5004" 0 0 -117278 -22864 0
rnode "VDDD.n5005" 0 0 -117278 -22864 0
rnode "VDDD.n5006" 0 0 -117278 -22864 0
rnode "VDDD.n5007" 0 0 -117278 -22864 0
rnode "VDDD.n5008" 0 0 -117278 -22864 0
rnode "VDDD.n5009" 0 0 -117278 -22864 0
rnode "VDDD.n5010" 0 0 -117278 -22864 0
rnode "VDDD.n5011" 0 0 -117278 -22864 0
rnode "VDDD.n5012" 0 0 -117278 -22864 0
rnode "VDDD.n5013" 0 0 -117278 -22864 0
rnode "VDDD.n5014" 0 0 -117278 -22864 0
rnode "VDDD.n5015" 0 0 -117278 -22864 0
rnode "VDDD.n5016" 0 0 -117278 -22864 0
rnode "VDDD.n5017" 0 0 -117278 -22988 0
rnode "VDDD.n5018" 0 0 -117278 -23236 0
rnode "VDDD.n5019" 0 0 -117278 -23484 0
rnode "VDDD.n5020" 0 0 -117278 -23732 0
rnode "VDDD.n5021" 0 0 -117278 -23980 0
rnode "VDDD.n5022" 0 0 -117278 -24228 0
rnode "VDDD.n5023" 0 0 -117278 -24476 0
rnode "VDDD.n5024" 0 0 -117278 -24724 0
rnode "VDDD.n5025" 0 163.235 -116906 -25096 0
rnode "VDDD.n5026" 0 163.235 -117030 -25096 0
rnode "VDDD.n5027" 0 29413.9 -117278 -22864 0
rnode "VDDD.n5028" 0 505.501 -117278 -25096 0
rnode "VDDD.n5029" 0 15689 -117278 -25096 0
rnode "VDDD.n5030" 0 4567.94 -109838 -25096 0
rnode "VDDD.n5031" 0 0 -103022 -22216 0
rnode "VDDD.n5032" 0 0 -103022 -22588 0
rnode "VDDD.n5033" 0 0 -103022 -22836 0
rnode "VDDD.n5034" 0 0 -103022 -23084 0
rnode "VDDD.n5035" 0 0 -103022 -23332 0
rnode "VDDD.n5036" 0 0 -103022 -23580 0
rnode "VDDD.n5037" 0 0 -103022 -23828 0
rnode "VDDD.n5038" 0 0 -103022 -24076 0
rnode "VDDD.n5039" 0 0 -103022 -24324 0
rnode "VDDD.n5040" 0 0 -103022 -24572 0
rnode "VDDD.n5041" 0 0 -103022 -24820 0
rnode "VDDD.n5042" 0 0 -103022 -25068 0
rnode "VDDD.n5043" 0 0 -103022 -25316 0
rnode "VDDD.n5044" 0 163.235 -102650 -25688 0
rnode "VDDD.n5045" 0 0 -103022 -22340 0
rnode "VDDD.n5046" 0 0 -103022 -25440 0
rnode "VDDD.n5047" 0 0 -103022 -25192 0
rnode "VDDD.n5048" 0 0 -103022 -24944 0
rnode "VDDD.n5049" 0 0 -103022 -24696 0
rnode "VDDD.n5050" 0 0 -103022 -24448 0
rnode "VDDD.n5051" 0 0 -103022 -24200 0
rnode "VDDD.n5052" 0 0 -103022 -23952 0
rnode "VDDD.n5053" 0 0 -103022 -23704 0
rnode "VDDD.n5054" 0 0 -103022 -23456 0
rnode "VDDD.n5055" 0 0 -103022 -23208 0
rnode "VDDD.n5056" 0 0 -103022 -22960 0
rnode "VDDD.n5057" 0 0 -103022 -22712 0
rnode "VDDD.n5058" 0 0 -103022 -22216 0
rnode "VDDD.n5059" 0 163.235 -102898 -25688 0
rnode "VDDD.n5060" 0 0 -103022 -22464 0
rnode "VDDD.n5061" 0 163.235 -102774 -25688 0
rnode "VDDD.n5062" 0 163.235 -103022 -22464 0
rnode "VDDD.n5063" 0 4567.94 -103022 -25688 0
rnode "VDDD.n5064" 0 326.47 -103022 -25688 0
rnode "VDDD.n5065" 0 10355.7 -99426 -25688 0
rnode "VDDD.n5066" 0 14098.7 -99426 -22092 0
rnode "VDDD.n5067" 0 0 -102950 692 0
rnode "VDDD.n5068" 0 81.6174 -102702 -796 0
rnode "VDDD.n5069" 0 81.6174 -102454 -796 0
rnode "VDDD.n5070" 0 0 -102950 692 0
rnode "VDDD.n5071" 0 81.6174 -102206 -796 0
rnode "VDDD.n5072" 0 0 -102950 692 0
rnode "VDDD.n5073" 0 81.6174 -101958 -796 0
rnode "VDDD.n5074" 0 0 -102950 692 0
rnode "VDDD.n5075" 0 81.6174 -101710 -796 0
rnode "VDDD.n5076" 0 0 -102950 692 0
rnode "VDDD.n5077" 0 81.6174 -101462 -796 0
rnode "VDDD.n5078" 0 0 -102950 692 0
rnode "VDDD.n5079" 0 81.6174 -101214 -796 0
rnode "VDDD.n5080" 0 0 -102950 692 0
rnode "VDDD.n5081" 0 81.6174 -100966 -796 0
rnode "VDDD.n5082" 0 0 -102950 692 0
rnode "VDDD.n5083" 0 81.6174 -100718 -796 0
rnode "VDDD.n5084" 0 0 -102950 692 0
rnode "VDDD.n5085" 0 81.6174 -100470 -796 0
rnode "VDDD.n5086" 0 0 -102950 692 0
rnode "VDDD.n5087" 0 81.6174 -100222 -796 0
rnode "VDDD.n5088" 0 0 -102950 568 0
rnode "VDDD.n5089" 0 0 -102950 692 0
rnode "VDDD.n5090" 0 81.6174 -102578 -796 0
rnode "VDDD.n5091" 0 163.235 -102950 568 0
rnode "VDDD.n5092" 0 0 -102950 692 0
rnode "VDDD.n5093" 0 81.6174 -99974 -796 0
rnode "VDDD.n5094" 0 14098.7 -99478 -796 0
rnode "VDDD.n5095" 0 11595.6 -99478 -796 0
rnode "VDDD.n5096" 0 8264.42 -99478 816 0
rnode "VDDD.n5097" 0 2332.02 -102950 816 0
rnode "VDDD.n5098" 0 2332.02 -109912 -520 0
rnode "VDDD.n5099" 0 0 -117352 596 0
rnode "VDDD.n5100" 0 81.6174 -110160 -520 0
rnode "VDDD.n5101" 0 0 -117352 596 0
rnode "VDDD.n5102" 0 81.6174 -110408 -520 0
rnode "VDDD.n5103" 0 0 -117352 596 0
rnode "VDDD.n5104" 0 81.6174 -110656 -520 0
rnode "VDDD.n5105" 0 0 -117352 596 0
rnode "VDDD.n5106" 0 81.6174 -110904 -520 0
rnode "VDDD.n5107" 0 0 -117352 596 0
rnode "VDDD.n5108" 0 81.6174 -111152 -520 0
rnode "VDDD.n5109" 0 0 -117352 596 0
rnode "VDDD.n5110" 0 81.6174 -111400 -520 0
rnode "VDDD.n5111" 0 0 -117352 596 0
rnode "VDDD.n5112" 0 81.6174 -111648 -520 0
rnode "VDDD.n5113" 0 0 -117352 596 0
rnode "VDDD.n5114" 0 81.6174 -111896 -520 0
rnode "VDDD.n5115" 0 0 -117352 596 0
rnode "VDDD.n5116" 0 81.6174 -112144 -520 0
rnode "VDDD.n5117" 0 0 -117352 596 0
rnode "VDDD.n5118" 0 81.6174 -112392 -520 0
rnode "VDDD.n5119" 0 0 -117352 596 0
rnode "VDDD.n5120" 0 81.6174 -112640 -520 0
rnode "VDDD.n5121" 0 0 -117352 596 0
rnode "VDDD.n5122" 0 81.6174 -112888 -520 0
rnode "VDDD.n5123" 0 0 -117352 596 0
rnode "VDDD.n5124" 0 81.6174 -113136 -520 0
rnode "VDDD.n5125" 0 0 -117352 596 0
rnode "VDDD.n5126" 0 81.6174 -113384 -520 0
rnode "VDDD.n5127" 0 0 -117352 596 0
rnode "VDDD.n5128" 0 81.6174 -113632 -520 0
rnode "VDDD.n5129" 0 0 -117352 596 0
rnode "VDDD.n5130" 0 81.6174 -113880 -520 0
rnode "VDDD.n5131" 0 0 -117352 596 0
rnode "VDDD.n5132" 0 81.6174 -114128 -520 0
rnode "VDDD.n5133" 0 0 -117352 596 0
rnode "VDDD.n5134" 0 81.6174 -114376 -520 0
rnode "VDDD.n5135" 0 0 -117352 596 0
rnode "VDDD.n5136" 0 81.6174 -114624 -520 0
rnode "VDDD.n5137" 0 0 -117352 596 0
rnode "VDDD.n5138" 0 81.6174 -114872 -520 0
rnode "VDDD.n5139" 0 0 -117352 596 0
rnode "VDDD.n5140" 0 81.6174 -115120 -520 0
rnode "VDDD.n5141" 0 0 -117352 596 0
rnode "VDDD.n5142" 0 81.6174 -115368 -520 0
rnode "VDDD.n5143" 0 0 -117352 596 0
rnode "VDDD.n5144" 0 81.6174 -115616 -520 0
rnode "VDDD.n5145" 0 0 -117352 596 0
rnode "VDDD.n5146" 0 81.6174 -115864 -520 0
rnode "VDDD.n5147" 0 0 -117352 596 0
rnode "VDDD.n5148" 0 81.6174 -116112 -520 0
rnode "VDDD.n5149" 0 0 -117352 596 0
rnode "VDDD.n5150" 0 81.6174 -116360 -520 0
rnode "VDDD.n5151" 0 0 -117352 596 0
rnode "VDDD.n5152" 0 81.6174 -116608 -520 0
rnode "VDDD.n5153" 0 0 -117352 596 0
rnode "VDDD.n5154" 0 81.6174 -116856 -520 0
rnode "VDDD.n5155" 0 326.47 -117352 -520 0
rnode "VDDD.n5156" 0 204.044 -117352 -520 0
rnode "VDDD.n5157" 0 17271.3 -117352 720 0
rnode "VDDD.n5158" 0 0 -117290 14460 0
rnode "VDDD.n5159" 0 81.6174 -110098 13716 0
rnode "VDDD.n5160" 0 0 -117290 14460 0
rnode "VDDD.n5161" 0 81.6174 -110346 13716 0
rnode "VDDD.n5162" 0 0 -117290 14460 0
rnode "VDDD.n5163" 0 81.6174 -110594 13716 0
rnode "VDDD.n5164" 0 0 -117290 14460 0
rnode "VDDD.n5165" 0 81.6174 -110842 13716 0
rnode "VDDD.n5166" 0 0 -117290 14460 0
rnode "VDDD.n5167" 0 81.6174 -111090 13716 0
rnode "VDDD.n5168" 0 0 -117290 14460 0
rnode "VDDD.n5169" 0 81.6174 -111338 13716 0
rnode "VDDD.n5170" 0 0 -117290 14460 0
rnode "VDDD.n5171" 0 81.6174 -111586 13716 0
rnode "VDDD.n5172" 0 0 -117290 14460 0
rnode "VDDD.n5173" 0 81.6174 -111834 13716 0
rnode "VDDD.n5174" 0 0 -117290 14460 0
rnode "VDDD.n5175" 0 81.6174 -112082 13716 0
rnode "VDDD.n5176" 0 0 -117290 14460 0
rnode "VDDD.n5177" 0 81.6174 -112330 13716 0
rnode "VDDD.n5178" 0 0 -117290 14460 0
rnode "VDDD.n5179" 0 81.6174 -112578 13716 0
rnode "VDDD.n5180" 0 0 -117290 14460 0
rnode "VDDD.n5181" 0 81.6174 -112826 13716 0
rnode "VDDD.n5182" 0 0 -117290 14460 0
rnode "VDDD.n5183" 0 81.6174 -113074 13716 0
rnode "VDDD.n5184" 0 0 -117290 14460 0
rnode "VDDD.n5185" 0 81.6174 -113322 13716 0
rnode "VDDD.n5186" 0 0 -117290 14460 0
rnode "VDDD.n5187" 0 81.6174 -113570 13716 0
rnode "VDDD.n5188" 0 0 -117290 14460 0
rnode "VDDD.n5189" 0 81.6174 -113818 13716 0
rnode "VDDD.n5190" 0 0 -117290 14460 0
rnode "VDDD.n5191" 0 81.6174 -114066 13716 0
rnode "VDDD.n5192" 0 0 -117290 14460 0
rnode "VDDD.n5193" 0 81.6174 -114314 13716 0
rnode "VDDD.n5194" 0 0 -117290 14460 0
rnode "VDDD.n5195" 0 81.6174 -114562 13716 0
rnode "VDDD.n5196" 0 0 -117290 14460 0
rnode "VDDD.n5197" 0 81.6174 -114810 13716 0
rnode "VDDD.n5198" 0 0 -117290 14460 0
rnode "VDDD.n5199" 0 81.6174 -115058 13716 0
rnode "VDDD.n5200" 0 0 -117290 14460 0
rnode "VDDD.n5201" 0 81.6174 -115306 13716 0
rnode "VDDD.n5202" 0 0 -117290 14460 0
rnode "VDDD.n5203" 0 81.6174 -115554 13716 0
rnode "VDDD.n5204" 0 0 -117290 14460 0
rnode "VDDD.n5205" 0 81.6174 -115802 13716 0
rnode "VDDD.n5206" 0 0 -117290 14460 0
rnode "VDDD.n5207" 0 81.6174 -116050 13716 0
rnode "VDDD.n5208" 0 0 -117290 14460 0
rnode "VDDD.n5209" 0 81.6174 -116298 13716 0
rnode "VDDD.n5210" 0 0 -117290 14460 0
rnode "VDDD.n5211" 0 81.6174 -116546 13716 0
rnode "VDDD.n5212" 0 0 -117290 14460 0
rnode "VDDD.n5213" 0 81.6174 -116794 13716 0
rnode "VDDD.n5214" 0 0 -117290 14336 0
rnode "VDDD.n5215" 0 0 -117290 14088 0
rnode "VDDD.n5216" 0 81.6174 -117166 13716 0
rnode "VDDD.n5217" 0 0 -117290 14584 0
rnode "VDDD.n5218" 0 0 -117290 13964 0
rnode "VDDD.n5219" 0 0 -117290 14212 0
rnode "VDDD.n5220" 0 0 -117290 14460 0
rnode "VDDD.n5221" 0 81.6174 -116918 13716 0
rnode "VDDD.n5222" 0 0 -117290 14584 0
rnode "VDDD.n5223" 0 0 -117290 14584 0
rnode "VDDD.n5224" 0 0 -117290 14584 0
rnode "VDDD.n5225" 0 0 -117290 14584 0
rnode "VDDD.n5226" 0 0 -117290 14584 0
rnode "VDDD.n5227" 0 0 -117290 14584 0
rnode "VDDD.n5228" 0 0 -117290 14584 0
rnode "VDDD.n5229" 0 0 -117290 14584 0
rnode "VDDD.n5230" 0 0 -117290 14584 0
rnode "VDDD.n5231" 0 0 -117290 14584 0
rnode "VDDD.n5232" 0 0 -117290 14584 0
rnode "VDDD.n5233" 0 0 -117290 14584 0
rnode "VDDD.n5234" 0 0 -117290 14584 0
rnode "VDDD.n5235" 0 0 -117290 14584 0
rnode "VDDD.n5236" 0 0 -117290 14584 0
rnode "VDDD.n5237" 0 0 -117290 14584 0
rnode "VDDD.n5238" 0 0 -117290 14584 0
rnode "VDDD.n5239" 0 0 -117290 14584 0
rnode "VDDD.n5240" 0 0 -117290 14584 0
rnode "VDDD.n5241" 0 0 -117290 14584 0
rnode "VDDD.n5242" 0 0 -117290 14584 0
rnode "VDDD.n5243" 0 0 -117290 14584 0
rnode "VDDD.n5244" 0 0 -117290 14584 0
rnode "VDDD.n5245" 0 0 -117290 14584 0
rnode "VDDD.n5246" 0 0 -117290 14584 0
rnode "VDDD.n5247" 0 0 -117290 14584 0
rnode "VDDD.n5248" 0 0 -117290 14584 0
rnode "VDDD.n5249" 0 0 -117290 14584 0
rnode "VDDD.n5250" 0 81.6174 -117042 13716 0
rnode "VDDD.n5251" 0 1448.05 -117290 14584 0
rnode "VDDD.n5252" 0 244.852 -117290 13716 0
rnode "VDDD.n5253" 0 17271.3 -117290 13716 0
rnode "VDDD.n5254" 0 1005.74 -109850 13716 0
rnode "VDDD" 0 2270.81 -106918 13884 0
resist "VDDD.n494" "VDDD.n487" 0.000121827
resist "VDDD.n8" "VDDD.n1" 0.00119739
resist "VDDD.n5218" "VDDD.n7" 0.00119739
resist "VDDD.n5215" "VDDD.n2" 0.00119739
resist "VDDD.n5219" "VDDD.n6" 0.00119739
resist "VDDD.n5214" "VDDD.n3" 0.00119739
resist "VDDD.n5220" "VDDD.n5" 0.00119739
resist "VDDD.n5251" "VDDD.n5217" 0.00119739
resist "VDDD.n276" "VDDD.n258" 0.00119739
resist "VDDD.n4979" "VDDD.n275" 0.00119739
resist "VDDD.n5024" "VDDD.n259" 0.00119739
resist "VDDD.n4980" "VDDD.n274" 0.00119739
resist "VDDD.n5023" "VDDD.n260" 0.00119739
resist "VDDD.n4981" "VDDD.n273" 0.00119739
resist "VDDD.n5022" "VDDD.n261" 0.00119739
resist "VDDD.n4982" "VDDD.n272" 0.00119739
resist "VDDD.n5021" "VDDD.n262" 0.00119739
resist "VDDD.n4983" "VDDD.n271" 0.00119739
resist "VDDD.n5020" "VDDD.n263" 0.00119739
resist "VDDD.n4984" "VDDD.n270" 0.00119739
resist "VDDD.n5019" "VDDD.n264" 0.00119739
resist "VDDD.n4985" "VDDD.n269" 0.00119739
resist "VDDD.n5018" "VDDD.n265" 0.00119739
resist "VDDD.n4986" "VDDD.n268" 0.00119739
resist "VDDD.n5017" "VDDD.n266" 0.00119739
resist "VDDD.n5027" "VDDD.n4988" 0.00119739
resist "VDDD.n5155" "VDDD.n91" 0.00119739
resist "VDDD.n90" "VDDD.n83" 0.00119739
resist "VDDD.n82" "VDDD.n71" 0.00119739
resist "VDDD.n84" "VDDD.n81" 0.00119739
resist "VDDD.n80" "VDDD.n72" 0.00119739
resist "VDDD.n85" "VDDD.n79" 0.00119739
resist "VDDD.n78" "VDDD.n73" 0.00119739
resist "VDDD.n86" "VDDD.n77" 0.00119739
resist "VDDD.n76" "VDDD.n74" 0.00119739
resist "VDDD.n87" "VDDD.n75" 0.00119739
resist "VDDD.n5157" "VDDD.n38" 0.00119739
resist "VDDD.n1198" "VDDD.n935" 0.00119739
resist "VDDD.n1009" "VDDD.n1008" 0.00119739
resist "VDDD.n1075" "VDDD.n996" 0.00119739
resist "VDDD.n1007" "VDDD.n1006" 0.00119739
resist "VDDD.n1074" "VDDD.n997" 0.00119739
resist "VDDD.n1005" "VDDD.n1004" 0.00119739
resist "VDDD.n1073" "VDDD.n998" 0.00119739
resist "VDDD.n1003" "VDDD.n1002" 0.00119739
resist "VDDD.n1072" "VDDD.n1000" 0.00119739
resist "VDDD.n1071" "VDDD.n1001" 0.00119739
resist "VDDD.n1040" "VDDD.n1039" 0.00119739
resist "VDDD.n1440" "VDDD.n934" 0.00119739
resist "VDDD.n1258" "VDDD.n934" 0.00119739
resist "VDDD.n1441" "VDDD.n933" 0.00119739
resist "VDDD.n1259" "VDDD.n933" 0.00119739
resist "VDDD.n1442" "VDDD.n932" 0.00119739
resist "VDDD.n1260" "VDDD.n932" 0.00119739
resist "VDDD.n1443" "VDDD.n931" 0.00119739
resist "VDDD.n1261" "VDDD.n931" 0.00119739
resist "VDDD.n1444" "VDDD.n930" 0.00119739
resist "VDDD.n1262" "VDDD.n930" 0.00119739
resist "VDDD.n1429" "VDDD.n929" 0.00119739
resist "VDDD.n4452" "VDDD.n699" 0.00119739
resist "VDDD.n4452" "VDDD.n4451" 0.00119739
resist "VDDD.n4325" "VDDD.n698" 0.00119739
resist "VDDD.n701" "VDDD.n698" 0.00119739
resist "VDDD.n4326" "VDDD.n697" 0.00119739
resist "VDDD.n702" "VDDD.n697" 0.00119739
resist "VDDD.n4327" "VDDD.n696" 0.00119739
resist "VDDD.n703" "VDDD.n696" 0.00119739
resist "VDDD.n4328" "VDDD.n695" 0.00119739
resist "VDDD.n704" "VDDD.n695" 0.00119739
resist "VDDD.n4329" "VDDD.n694" 0.00119739
resist "VDDD.n705" "VDDD.n694" 0.00119739
resist "VDDD.n4330" "VDDD.n693" 0.00119739
resist "VDDD.n706" "VDDD.n693" 0.00119739
resist "VDDD.n4360" "VDDD.n692" 0.00119739
resist "VDDD.n707" "VDDD.n692" 0.00119739
resist "VDDD.n735" "VDDD.n622" 0.00119739
resist "VDDD.n736" "VDDD.n735" 0.00119739
resist "VDDD.n4456" "VDDD.n560" 0.00119739
resist "VDDD.n4457" "VDDD.n4456" 0.00119739
resist "VDDD.n4459" "VDDD.n561" 0.00119739
resist "VDDD.n4460" "VDDD.n4459" 0.00119739
resist "VDDD.n4491" "VDDD.n591" 0.00119739
resist "VDDD.n4492" "VDDD.n4491" 0.00119739
resist "VDDD.n590" "VDDD.n499" 0.00119739
resist "VDDD.n4691" "VDDD.n4681" 0.00119739
resist "VDDD.n4690" "VDDD.n496" 0.00119739
resist "VDDD.n4688" "VDDD.n4682" 0.00119739
resist "VDDD.n4687" "VDDD.n497" 0.00119739
resist "VDDD.n4686" "VDDD.n4683" 0.00119739
resist "VDDD.n4685" "VDDD.n498" 0.00119739
resist "VDDD.n4759" "VDDD.n4657" 0.00119739
resist "VDDD.n4757" "VDDD.n4691" 0.00119739
resist "VDDD.n4681" "VDDD.n496" 0.00119739
resist "VDDD.n4690" "VDDD.n4688" 0.00119739
resist "VDDD.n4682" "VDDD.n497" 0.00119739
resist "VDDD.n4687" "VDDD.n4686" 0.00119739
resist "VDDD.n4683" "VDDD.n498" 0.00119739
resist "VDDD.n4685" "VDDD.n4657" 0.00119739
resist "VDDD.n4656" "VDDD.n499" 0.00119739
resist "VDDD.n591" "VDDD.n590" 0.00119739
resist "VDDD.n4492" "VDDD.n4461" 0.00119739
resist "VDDD.n4461" "VDDD.n561" 0.00119739
resist "VDDD.n4460" "VDDD.n4458" 0.00119739
resist "VDDD.n4458" "VDDD.n560" 0.00119739
resist "VDDD.n4457" "VDDD.n4455" 0.00119739
resist "VDDD.n4454" "VDDD.n622" 0.00119739
resist "VDDD.n4359" "VDDD.n736" 0.00119739
resist "VDDD.n4360" "VDDD.n4359" 0.00119739
resist "VDDD.n707" "VDDD.n689" 0.00119739
resist "VDDD.n4330" "VDDD.n689" 0.00119739
resist "VDDD.n706" "VDDD.n688" 0.00119739
resist "VDDD.n4329" "VDDD.n688" 0.00119739
resist "VDDD.n705" "VDDD.n687" 0.00119739
resist "VDDD.n4328" "VDDD.n687" 0.00119739
resist "VDDD.n704" "VDDD.n686" 0.00119739
resist "VDDD.n4327" "VDDD.n686" 0.00119739
resist "VDDD.n703" "VDDD.n685" 0.00119739
resist "VDDD.n4326" "VDDD.n685" 0.00119739
resist "VDDD.n702" "VDDD.n684" 0.00119739
resist "VDDD.n4325" "VDDD.n684" 0.00119739
resist "VDDD.n701" "VDDD.n683" 0.00119739
resist "VDDD.n699" "VDDD.n683" 0.00119739
resist "VDDD.n4451" "VDDD.n682" 0.00119739
resist "VDDD.n1039" "VDDD.n1038" 0.00119739
resist "VDDD.n1040" "VDDD.n1001" 0.00119739
resist "VDDD.n1072" "VDDD.n1071" 0.00119739
resist "VDDD.n1002" "VDDD.n1000" 0.00119739
resist "VDDD.n1073" "VDDD.n1003" 0.00119739
resist "VDDD.n1004" "VDDD.n998" 0.00119739
resist "VDDD.n1074" "VDDD.n1005" 0.00119739
resist "VDDD.n1006" "VDDD.n997" 0.00119739
resist "VDDD.n1075" "VDDD.n1007" 0.00119739
resist "VDDD.n1008" "VDDD.n996" 0.00119739
resist "VDDD.n1009" "VDDD.n935" 0.00119739
resist "VDDD.n1429" "VDDD.n1199" 0.00119739
resist "VDDD.n1444" "VDDD.n929" 0.00119739
resist "VDDD.n1262" "VDDD.n928" 0.00119739
resist "VDDD.n1443" "VDDD.n928" 0.00119739
resist "VDDD.n1261" "VDDD.n927" 0.00119739
resist "VDDD.n1442" "VDDD.n927" 0.00119739
resist "VDDD.n1260" "VDDD.n926" 0.00119739
resist "VDDD.n1441" "VDDD.n926" 0.00119739
resist "VDDD.n1259" "VDDD.n925" 0.00119739
resist "VDDD.n1440" "VDDD.n925" 0.00119739
resist "VDDD.n1258" "VDDD.n924" 0.00119739
resist "VDDD.n407" "VDDD.n402" 0.00119739
resist "VDDD.n4848" "VDDD.n406" 0.00119739
resist "VDDD.n4845" "VDDD.n403" 0.00119739
resist "VDDD.n4853" "VDDD.n4851" 0.00119739
resist "VDDD.n4847" "VDDD.n404" 0.00119739
resist "VDDD.n4849" "VDDD.n405" 0.00119739
resist "VDDD.n4857" "VDDD.n400" 0.00119739
resist "VDDD.n346" "VDDD.n337" 0.00119739
resist "VDDD.n4916" "VDDD.n345" 0.00119739
resist "VDDD.n344" "VDDD.n338" 0.00119739
resist "VDDD.n4917" "VDDD.n343" 0.00119739
resist "VDDD.n342" "VDDD.n339" 0.00119739
resist "VDDD.n347" "VDDD.n341" 0.00119739
resist "VDDD.n4921" "VDDD.n305" 0.00119739
resist "VDDD.n4855" "VDDD.n407" 0.00119739
resist "VDDD.n4848" "VDDD.n402" 0.00119739
resist "VDDD.n4845" "VDDD.n406" 0.00119739
resist "VDDD.n4851" "VDDD.n403" 0.00119739
resist "VDDD.n4853" "VDDD.n4847" 0.00119739
resist "VDDD.n4849" "VDDD.n404" 0.00119739
resist "VDDD.n405" "VDDD.n400" 0.00119739
resist "VDDD.n4914" "VDDD.n346" 0.00119739
resist "VDDD.n4916" "VDDD.n337" 0.00119739
resist "VDDD.n345" "VDDD.n344" 0.00119739
resist "VDDD.n4917" "VDDD.n338" 0.00119739
resist "VDDD.n343" "VDDD.n342" 0.00119739
resist "VDDD.n347" "VDDD.n339" 0.00119739
resist "VDDD.n341" "VDDD.n305" 0.00119739
resist "VDDD.n5029" "VDDD.n276" 0.00119739
resist "VDDD.n4979" "VDDD.n258" 0.00119739
resist "VDDD.n5024" "VDDD.n275" 0.00119739
resist "VDDD.n4980" "VDDD.n259" 0.00119739
resist "VDDD.n5023" "VDDD.n274" 0.00119739
resist "VDDD.n4981" "VDDD.n260" 0.00119739
resist "VDDD.n5022" "VDDD.n273" 0.00119739
resist "VDDD.n4982" "VDDD.n261" 0.00119739
resist "VDDD.n5021" "VDDD.n272" 0.00119739
resist "VDDD.n4983" "VDDD.n262" 0.00119739
resist "VDDD.n5020" "VDDD.n271" 0.00119739
resist "VDDD.n4984" "VDDD.n263" 0.00119739
resist "VDDD.n5019" "VDDD.n270" 0.00119739
resist "VDDD.n4985" "VDDD.n264" 0.00119739
resist "VDDD.n5018" "VDDD.n269" 0.00119739
resist "VDDD.n4986" "VDDD.n265" 0.00119739
resist "VDDD.n5017" "VDDD.n268" 0.00119739
resist "VDDD.n4988" "VDDD.n266" 0.00119739
resist "VDDD.n91" "VDDD.n70" 0.00119739
resist "VDDD.n5155" "VDDD.n90" 0.00119739
resist "VDDD.n83" "VDDD.n82" 0.00119739
resist "VDDD.n84" "VDDD.n71" 0.00119739
resist "VDDD.n81" "VDDD.n80" 0.00119739
resist "VDDD.n85" "VDDD.n72" 0.00119739
resist "VDDD.n79" "VDDD.n78" 0.00119739
resist "VDDD.n86" "VDDD.n73" 0.00119739
resist "VDDD.n77" "VDDD.n76" 0.00119739
resist "VDDD.n87" "VDDD.n74" 0.00119739
resist "VDDD.n75" "VDDD.n38" 0.00119739
resist "VDDD.n5253" "VDDD.n8" 0.00119739
resist "VDDD.n5218" "VDDD.n1" 0.00119739
resist "VDDD.n5215" "VDDD.n7" 0.00119739
resist "VDDD.n5219" "VDDD.n2" 0.00119739
resist "VDDD.n5214" "VDDD.n6" 0.00119739
resist "VDDD.n5220" "VDDD.n3" 0.00119739
resist "VDDD.n5217" "VDDD.n5" 0.00119739
resist "VDDD.n4086" "VDDD.n769" 0.00189248
resist "VDDD.n4084" "VDDD.n770" 0.00189248
resist "VDDD.n4083" "VDDD.n771" 0.00189248
resist "VDDD.n4082" "VDDD.n772" 0.00189248
resist "VDDD.n4081" "VDDD.n773" 0.00189248
resist "VDDD.n4080" "VDDD.n774" 0.00189248
resist "VDDD.n4079" "VDDD.n775" 0.00189248
resist "VDDD.n4078" "VDDD.n776" 0.00189248
resist "VDDD.n4077" "VDDD.n777" 0.00189248
resist "VDDD.n4076" "VDDD.n778" 0.00189248
resist "VDDD.n4075" "VDDD.n779" 0.00189248
resist "VDDD.n4074" "VDDD.n780" 0.00189248
resist "VDDD.n4073" "VDDD.n781" 0.00189248
resist "VDDD.n4072" "VDDD.n782" 0.00189248
resist "VDDD.n4070" "VDDD.n782" 0.00189248
resist "VDDD.n4069" "VDDD.n781" 0.00189248
resist "VDDD.n4068" "VDDD.n780" 0.00189248
resist "VDDD.n4067" "VDDD.n779" 0.00189248
resist "VDDD.n4066" "VDDD.n778" 0.00189248
resist "VDDD.n4065" "VDDD.n777" 0.00189248
resist "VDDD.n4064" "VDDD.n776" 0.00189248
resist "VDDD.n4063" "VDDD.n775" 0.00189248
resist "VDDD.n4062" "VDDD.n774" 0.00189248
resist "VDDD.n4061" "VDDD.n773" 0.00189248
resist "VDDD.n4060" "VDDD.n772" 0.00189248
resist "VDDD.n4059" "VDDD.n771" 0.00189248
resist "VDDD.n4058" "VDDD.n770" 0.00189248
resist "VDDD.n4057" "VDDD.n769" 0.00189248
resist "VDDD.n4089" "VDDD.n4086" 0.00189248
resist "VDDD.n4090" "VDDD.n4084" 0.00189248
resist "VDDD.n4091" "VDDD.n4083" 0.00189248
resist "VDDD.n4092" "VDDD.n4082" 0.00189248
resist "VDDD.n4093" "VDDD.n4081" 0.00189248
resist "VDDD.n4094" "VDDD.n4080" 0.00189248
resist "VDDD.n4095" "VDDD.n4079" 0.00189248
resist "VDDD.n4096" "VDDD.n4078" 0.00189248
resist "VDDD.n4097" "VDDD.n4077" 0.00189248
resist "VDDD.n4098" "VDDD.n4076" 0.00189248
resist "VDDD.n4099" "VDDD.n4075" 0.00189248
resist "VDDD.n4100" "VDDD.n4074" 0.00189248
resist "VDDD.n4101" "VDDD.n4073" 0.00189248
resist "VDDD.n4072" "VDDD.n783" 0.00189248
resist "VDDD.n4318" "VDDD.n784" 0.00189248
resist "VDDD.n4087" "VDDD.n784" 0.00189248
resist "VDDD.n4318" "VDDD.n783" 0.00189248
resist "VDDD.n4101" "VDDD.n4070" 0.00189248
resist "VDDD.n4100" "VDDD.n4069" 0.00189248
resist "VDDD.n4099" "VDDD.n4068" 0.00189248
resist "VDDD.n4098" "VDDD.n4067" 0.00189248
resist "VDDD.n4097" "VDDD.n4066" 0.00189248
resist "VDDD.n4096" "VDDD.n4065" 0.00189248
resist "VDDD.n4095" "VDDD.n4064" 0.00189248
resist "VDDD.n4094" "VDDD.n4063" 0.00189248
resist "VDDD.n4093" "VDDD.n4062" 0.00189248
resist "VDDD.n4092" "VDDD.n4061" 0.00189248
resist "VDDD.n4091" "VDDD.n4060" 0.00189248
resist "VDDD.n4090" "VDDD.n4059" 0.00189248
resist "VDDD.n4089" "VDDD.n4058" 0.00189248
resist "VDDD.n1955" "VDDD.n1938" 0.00189457
resist "VDDD.n1965" "VDDD.n1889" 0.00189457
resist "VDDD.n1958" "VDDD.n1890" 0.00189457
resist "VDDD.n1967" "VDDD.n1901" 0.00189457
resist "VDDD.n1900" "VDDD.n1891" 0.00189457
resist "VDDD.n1960" "VDDD.n1899" 0.00189457
resist "VDDD.n1954" "VDDD.n1892" 0.00189457
resist "VDDD.n1961" "VDDD.n1898" 0.00189457
resist "VDDD.n1953" "VDDD.n1893" 0.00189457
resist "VDDD.n1962" "VDDD.n1897" 0.00189457
resist "VDDD.n1952" "VDDD.n1894" 0.00189457
resist "VDDD.n1963" "VDDD.n1896" 0.00189457
resist "VDDD.n1951" "VDDD.n1950" 0.00189457
resist "VDDD.n2855" "VDDD.n918" 0.00189457
resist "VDDD.n916" "VDDD.n889" 0.00189457
resist "VDDD.n2854" "VDDD.n917" 0.00189457
resist "VDDD.n914" "VDDD.n890" 0.00189457
resist "VDDD.n2853" "VDDD.n915" 0.00189457
resist "VDDD.n912" "VDDD.n891" 0.00189457
resist "VDDD.n2852" "VDDD.n913" 0.00189457
resist "VDDD.n910" "VDDD.n892" 0.00189457
resist "VDDD.n2851" "VDDD.n911" 0.00189457
resist "VDDD.n908" "VDDD.n893" 0.00189457
resist "VDDD.n2850" "VDDD.n909" 0.00189457
resist "VDDD.n2849" "VDDD.n2848" 0.00189457
resist "VDDD.n907" "VDDD.n862" 0.00189457
resist "VDDD.n2902" "VDDD.n828" 0.00189457
resist "VDDD.n2903" "VDDD.n2902" 0.00189457
resist "VDDD.n2905" "VDDD.n829" 0.00189457
resist "VDDD.n2906" "VDDD.n2905" 0.00189457
resist "VDDD.n2908" "VDDD.n830" 0.00189457
resist "VDDD.n2909" "VDDD.n2908" 0.00189457
resist "VDDD.n2911" "VDDD.n831" 0.00189457
resist "VDDD.n2912" "VDDD.n2911" 0.00189457
resist "VDDD.n2914" "VDDD.n832" 0.00189457
resist "VDDD.n2915" "VDDD.n2914" 0.00189457
resist "VDDD.n2930" "VDDD.n846" 0.00189457
resist "VDDD.n2931" "VDDD.n2930" 0.00189457
resist "VDDD.n845" "VDDD.n799" 0.00189457
resist "VDDD.n4056" "VDDD.n799" 0.00189457
resist "VDDD.n846" "VDDD.n845" 0.00189457
resist "VDDD.n2931" "VDDD.n2916" 0.00189457
resist "VDDD.n2916" "VDDD.n832" 0.00189457
resist "VDDD.n2915" "VDDD.n2913" 0.00189457
resist "VDDD.n2913" "VDDD.n831" 0.00189457
resist "VDDD.n2912" "VDDD.n2910" 0.00189457
resist "VDDD.n2910" "VDDD.n830" 0.00189457
resist "VDDD.n2909" "VDDD.n2907" 0.00189457
resist "VDDD.n2907" "VDDD.n829" 0.00189457
resist "VDDD.n2906" "VDDD.n2904" 0.00189457
resist "VDDD.n2904" "VDDD.n828" 0.00189457
resist "VDDD.n2903" "VDDD.n2901" 0.00189457
resist "VDDD.n2900" "VDDD.n862" 0.00189457
resist "VDDD.n2848" "VDDD.n907" 0.00189457
resist "VDDD.n2850" "VDDD.n2849" 0.00189457
resist "VDDD.n909" "VDDD.n908" 0.00189457
resist "VDDD.n2851" "VDDD.n893" 0.00189457
resist "VDDD.n911" "VDDD.n910" 0.00189457
resist "VDDD.n2852" "VDDD.n892" 0.00189457
resist "VDDD.n913" "VDDD.n912" 0.00189457
resist "VDDD.n2853" "VDDD.n891" 0.00189457
resist "VDDD.n915" "VDDD.n914" 0.00189457
resist "VDDD.n2854" "VDDD.n890" 0.00189457
resist "VDDD.n917" "VDDD.n916" 0.00189457
resist "VDDD.n2855" "VDDD.n889" 0.00189457
resist "VDDD.n5059" "VDDD.n257" 0.00189457
resist "VDDD.n219" "VDDD.n191" 0.00189457
resist "VDDD.n5046" "VDDD.n218" 0.00189457
resist "VDDD.n5043" "VDDD.n192" 0.00189457
resist "VDDD.n5047" "VDDD.n217" 0.00189457
resist "VDDD.n4987" "VDDD.n4978" 0.00189457
resist "VDDD.n5042" "VDDD.n193" 0.00189457
resist "VDDD.n5048" "VDDD.n216" 0.00189457
resist "VDDD.n5041" "VDDD.n194" 0.00189457
resist "VDDD.n5049" "VDDD.n215" 0.00189457
resist "VDDD.n5040" "VDDD.n195" 0.00189457
resist "VDDD.n5050" "VDDD.n214" 0.00189457
resist "VDDD.n5039" "VDDD.n196" 0.00189457
resist "VDDD.n5051" "VDDD.n213" 0.00189457
resist "VDDD.n5038" "VDDD.n197" 0.00189457
resist "VDDD.n5052" "VDDD.n212" 0.00189457
resist "VDDD.n5037" "VDDD.n198" 0.00189457
resist "VDDD.n5053" "VDDD.n211" 0.00189457
resist "VDDD.n5036" "VDDD.n199" 0.00189457
resist "VDDD.n5054" "VDDD.n210" 0.00189457
resist "VDDD.n5035" "VDDD.n200" 0.00189457
resist "VDDD.n5055" "VDDD.n209" 0.00189457
resist "VDDD.n5034" "VDDD.n201" 0.00189457
resist "VDDD.n4977" "VDDD.n4976" 0.00189457
resist "VDDD.n4975" "VDDD.n4974" 0.00189457
resist "VDDD.n4973" "VDDD.n4972" 0.00189457
resist "VDDD.n4971" "VDDD.n4970" 0.00189457
resist "VDDD.n4969" "VDDD.n4968" 0.00189457
resist "VDDD.n4967" "VDDD.n4966" 0.00189457
resist "VDDD.n4965" "VDDD.n4964" 0.00189457
resist "VDDD.n4963" "VDDD.n4962" 0.00189457
resist "VDDD.n4961" "VDDD.n4960" 0.00189457
resist "VDDD.n4959" "VDDD.n4958" 0.00189457
resist "VDDD.n4957" "VDDD.n4956" 0.00189457
resist "VDDD.n4955" "VDDD.n4954" 0.00189457
resist "VDDD.n4953" "VDDD.n4952" 0.00189457
resist "VDDD.n4951" "VDDD.n4950" 0.00189457
resist "VDDD.n4949" "VDDD.n4948" 0.00189457
resist "VDDD.n4947" "VDDD.n4946" 0.00189457
resist "VDDD.n4945" "VDDD.n4944" 0.00189457
resist "VDDD.n4943" "VDDD.n4942" 0.00189457
resist "VDDD.n4941" "VDDD.n4940" 0.00189457
resist "VDDD.n4939" "VDDD.n4938" 0.00189457
resist "VDDD.n4937" "VDDD.n4936" 0.00189457
resist "VDDD.n4935" "VDDD.n4934" 0.00189457
resist "VDDD.n4933" "VDDD.n4932" 0.00189457
resist "VDDD.n4931" "VDDD.n4930" 0.00189457
resist "VDDD.n4929" "VDDD.n4928" 0.00189457
resist "VDDD.n4927" "VDDD.n4926" 0.00189457
resist "VDDD.n4925" "VDDD.n4924" 0.00189457
resist "VDDD.n4923" "VDDD.n4922" 0.00189457
resist "VDDD.n5056" "VDDD.n208" 0.00189457
resist "VDDD.n4989" "VDDD.n4977" 0.00189457
resist "VDDD.n4990" "VDDD.n4975" 0.00189457
resist "VDDD.n4991" "VDDD.n4973" 0.00189457
resist "VDDD.n4992" "VDDD.n4971" 0.00189457
resist "VDDD.n4993" "VDDD.n4969" 0.00189457
resist "VDDD.n4994" "VDDD.n4967" 0.00189457
resist "VDDD.n4995" "VDDD.n4965" 0.00189457
resist "VDDD.n4996" "VDDD.n4963" 0.00189457
resist "VDDD.n4997" "VDDD.n4961" 0.00189457
resist "VDDD.n4998" "VDDD.n4959" 0.00189457
resist "VDDD.n4999" "VDDD.n4957" 0.00189457
resist "VDDD.n5000" "VDDD.n4955" 0.00189457
resist "VDDD.n5001" "VDDD.n4953" 0.00189457
resist "VDDD.n5002" "VDDD.n4951" 0.00189457
resist "VDDD.n5003" "VDDD.n4949" 0.00189457
resist "VDDD.n5004" "VDDD.n4947" 0.00189457
resist "VDDD.n5005" "VDDD.n4945" 0.00189457
resist "VDDD.n5006" "VDDD.n4943" 0.00189457
resist "VDDD.n5007" "VDDD.n4941" 0.00189457
resist "VDDD.n5008" "VDDD.n4939" 0.00189457
resist "VDDD.n5009" "VDDD.n4937" 0.00189457
resist "VDDD.n5010" "VDDD.n4935" 0.00189457
resist "VDDD.n5011" "VDDD.n4933" 0.00189457
resist "VDDD.n5012" "VDDD.n4931" 0.00189457
resist "VDDD.n5013" "VDDD.n4929" 0.00189457
resist "VDDD.n5014" "VDDD.n4927" 0.00189457
resist "VDDD.n5015" "VDDD.n4925" 0.00189457
resist "VDDD.n5016" "VDDD.n4923" 0.00189457
resist "VDDD.n5030" "VDDD.n267" 0.00189457
resist "VDDD.n5033" "VDDD.n202" 0.00189457
resist "VDDD.n5057" "VDDD.n207" 0.00189457
resist "VDDD.n5032" "VDDD.n203" 0.00189457
resist "VDDD.n5062" "VDDD.n5060" 0.00189457
resist "VDDD.n233" "VDDD.n205" 0.00189457
resist "VDDD.n5045" "VDDD.n204" 0.00189457
resist "VDDD.n233" "VDDD.n232" 0.00189457
resist "VDDD.n5058" "VDDD.n206" 0.00189457
resist "VDDD.n5031" "VDDD.n256" 0.00189457
resist "VDDD.n255" "VDDD.n254" 0.00189457
resist "VDDD.n253" "VDDD.n252" 0.00189457
resist "VDDD.n251" "VDDD.n250" 0.00189457
resist "VDDD.n249" "VDDD.n248" 0.00189457
resist "VDDD.n247" "VDDD.n246" 0.00189457
resist "VDDD.n245" "VDDD.n244" 0.00189457
resist "VDDD.n243" "VDDD.n242" 0.00189457
resist "VDDD.n241" "VDDD.n240" 0.00189457
resist "VDDD.n239" "VDDD.n238" 0.00189457
resist "VDDD.n237" "VDDD.n236" 0.00189457
resist "VDDD.n235" "VDDD.n234" 0.00189457
resist "VDDD.n5059" "VDDD.n175" 0.00189457
resist "VDDD.n5044" "VDDD.n176" 0.00189457
resist "VDDD.n220" "VDDD.n177" 0.00189457
resist "VDDD.n221" "VDDD.n178" 0.00189457
resist "VDDD.n222" "VDDD.n179" 0.00189457
resist "VDDD.n223" "VDDD.n180" 0.00189457
resist "VDDD.n224" "VDDD.n181" 0.00189457
resist "VDDD.n225" "VDDD.n182" 0.00189457
resist "VDDD.n226" "VDDD.n183" 0.00189457
resist "VDDD.n227" "VDDD.n184" 0.00189457
resist "VDDD.n228" "VDDD.n185" 0.00189457
resist "VDDD.n229" "VDDD.n186" 0.00189457
resist "VDDD.n230" "VDDD.n187" 0.00189457
resist "VDDD.n231" "VDDD.n188" 0.00189457
resist "VDDD.n5066" "VDDD.n189" 0.00189457
resist "VDDD.n5026" "VDDD.n4978" 0.00189457
resist "VDDD.n5025" "VDDD.n4989" 0.00189457
resist "VDDD.n4976" "VDDD.n277" 0.00189457
resist "VDDD.n4990" "VDDD.n277" 0.00189457
resist "VDDD.n4974" "VDDD.n278" 0.00189457
resist "VDDD.n4991" "VDDD.n278" 0.00189457
resist "VDDD.n4972" "VDDD.n279" 0.00189457
resist "VDDD.n4992" "VDDD.n279" 0.00189457
resist "VDDD.n4970" "VDDD.n280" 0.00189457
resist "VDDD.n4993" "VDDD.n280" 0.00189457
resist "VDDD.n4968" "VDDD.n281" 0.00189457
resist "VDDD.n4994" "VDDD.n281" 0.00189457
resist "VDDD.n4966" "VDDD.n282" 0.00189457
resist "VDDD.n4995" "VDDD.n282" 0.00189457
resist "VDDD.n4964" "VDDD.n283" 0.00189457
resist "VDDD.n4996" "VDDD.n283" 0.00189457
resist "VDDD.n4962" "VDDD.n284" 0.00189457
resist "VDDD.n4997" "VDDD.n284" 0.00189457
resist "VDDD.n4960" "VDDD.n285" 0.00189457
resist "VDDD.n4998" "VDDD.n285" 0.00189457
resist "VDDD.n4958" "VDDD.n286" 0.00189457
resist "VDDD.n4999" "VDDD.n286" 0.00189457
resist "VDDD.n4956" "VDDD.n287" 0.00189457
resist "VDDD.n5000" "VDDD.n287" 0.00189457
resist "VDDD.n4954" "VDDD.n288" 0.00189457
resist "VDDD.n5001" "VDDD.n288" 0.00189457
resist "VDDD.n4952" "VDDD.n289" 0.00189457
resist "VDDD.n5002" "VDDD.n289" 0.00189457
resist "VDDD.n4950" "VDDD.n290" 0.00189457
resist "VDDD.n5003" "VDDD.n290" 0.00189457
resist "VDDD.n4948" "VDDD.n291" 0.00189457
resist "VDDD.n5004" "VDDD.n291" 0.00189457
resist "VDDD.n4946" "VDDD.n292" 0.00189457
resist "VDDD.n5005" "VDDD.n292" 0.00189457
resist "VDDD.n4944" "VDDD.n293" 0.00189457
resist "VDDD.n5006" "VDDD.n293" 0.00189457
resist "VDDD.n4942" "VDDD.n294" 0.00189457
resist "VDDD.n5007" "VDDD.n294" 0.00189457
resist "VDDD.n4940" "VDDD.n295" 0.00189457
resist "VDDD.n5008" "VDDD.n295" 0.00189457
resist "VDDD.n4938" "VDDD.n296" 0.00189457
resist "VDDD.n5009" "VDDD.n296" 0.00189457
resist "VDDD.n4936" "VDDD.n297" 0.00189457
resist "VDDD.n5010" "VDDD.n297" 0.00189457
resist "VDDD.n4934" "VDDD.n298" 0.00189457
resist "VDDD.n5011" "VDDD.n298" 0.00189457
resist "VDDD.n4932" "VDDD.n299" 0.00189457
resist "VDDD.n5012" "VDDD.n299" 0.00189457
resist "VDDD.n4930" "VDDD.n300" 0.00189457
resist "VDDD.n5013" "VDDD.n300" 0.00189457
resist "VDDD.n4928" "VDDD.n301" 0.00189457
resist "VDDD.n5014" "VDDD.n301" 0.00189457
resist "VDDD.n4926" "VDDD.n302" 0.00189457
resist "VDDD.n5015" "VDDD.n302" 0.00189457
resist "VDDD.n4924" "VDDD.n303" 0.00189457
resist "VDDD.n5016" "VDDD.n303" 0.00189457
resist "VDDD.n4922" "VDDD.n304" 0.00189457
resist "VDDD.n304" "VDDD.n267" 0.00189457
resist "VDDD.n5063" "VDDD.n175" 0.00189457
resist "VDDD.n5061" "VDDD.n257" 0.00189457
resist "VDDD.n5061" "VDDD.n176" 0.00189457
resist "VDDD.n5044" "VDDD.n5031" 0.00189457
resist "VDDD.n256" "VDDD.n177" 0.00189457
resist "VDDD.n254" "VDDD.n220" 0.00189457
resist "VDDD.n255" "VDDD.n178" 0.00189457
resist "VDDD.n252" "VDDD.n221" 0.00189457
resist "VDDD.n253" "VDDD.n179" 0.00189457
resist "VDDD.n250" "VDDD.n222" 0.00189457
resist "VDDD.n251" "VDDD.n180" 0.00189457
resist "VDDD.n248" "VDDD.n223" 0.00189457
resist "VDDD.n249" "VDDD.n181" 0.00189457
resist "VDDD.n246" "VDDD.n224" 0.00189457
resist "VDDD.n247" "VDDD.n182" 0.00189457
resist "VDDD.n244" "VDDD.n225" 0.00189457
resist "VDDD.n245" "VDDD.n183" 0.00189457
resist "VDDD.n242" "VDDD.n226" 0.00189457
resist "VDDD.n243" "VDDD.n184" 0.00189457
resist "VDDD.n240" "VDDD.n227" 0.00189457
resist "VDDD.n241" "VDDD.n185" 0.00189457
resist "VDDD.n238" "VDDD.n228" 0.00189457
resist "VDDD.n239" "VDDD.n186" 0.00189457
resist "VDDD.n236" "VDDD.n229" 0.00189457
resist "VDDD.n237" "VDDD.n187" 0.00189457
resist "VDDD.n234" "VDDD.n230" 0.00189457
resist "VDDD.n235" "VDDD.n188" 0.00189457
resist "VDDD.n232" "VDDD.n231" 0.00189457
resist "VDDD.n5065" "VDDD.n205" 0.00189457
resist "VDDD.n159" "VDDD.n121" 0.00189457
resist "VDDD.n160" "VDDD.n159" 0.00189457
resist "VDDD.n146" "VDDD.n145" 0.00189457
resist "VDDD.n158" "VDDD.n122" 0.00189457
resist "VDDD.n157" "VDDD.n147" 0.00189457
resist "VDDD.n156" "VDDD.n123" 0.00189457
resist "VDDD.n155" "VDDD.n148" 0.00189457
resist "VDDD.n154" "VDDD.n124" 0.00189457
resist "VDDD.n153" "VDDD.n149" 0.00189457
resist "VDDD.n152" "VDDD.n125" 0.00189457
resist "VDDD.n5091" "VDDD.n5088" 0.00189457
resist "VDDD.n151" "VDDD.n126" 0.00189457
resist "VDDD.n5096" "VDDD.n128" 0.00189457
resist "VDDD.n5064" "VDDD.n219" 0.00189457
resist "VDDD.n5046" "VDDD.n191" 0.00189457
resist "VDDD.n5043" "VDDD.n218" 0.00189457
resist "VDDD.n5047" "VDDD.n192" 0.00189457
resist "VDDD.n5042" "VDDD.n217" 0.00189457
resist "VDDD.n5048" "VDDD.n193" 0.00189457
resist "VDDD.n5041" "VDDD.n216" 0.00189457
resist "VDDD.n5049" "VDDD.n194" 0.00189457
resist "VDDD.n5040" "VDDD.n215" 0.00189457
resist "VDDD.n5050" "VDDD.n195" 0.00189457
resist "VDDD.n5039" "VDDD.n214" 0.00189457
resist "VDDD.n5051" "VDDD.n196" 0.00189457
resist "VDDD.n5038" "VDDD.n213" 0.00189457
resist "VDDD.n5052" "VDDD.n197" 0.00189457
resist "VDDD.n5037" "VDDD.n212" 0.00189457
resist "VDDD.n5053" "VDDD.n198" 0.00189457
resist "VDDD.n5036" "VDDD.n211" 0.00189457
resist "VDDD.n5054" "VDDD.n199" 0.00189457
resist "VDDD.n5035" "VDDD.n210" 0.00189457
resist "VDDD.n5055" "VDDD.n200" 0.00189457
resist "VDDD.n5034" "VDDD.n209" 0.00189457
resist "VDDD.n5056" "VDDD.n201" 0.00189457
resist "VDDD.n5033" "VDDD.n208" 0.00189457
resist "VDDD.n5057" "VDDD.n202" 0.00189457
resist "VDDD.n5032" "VDDD.n207" 0.00189457
resist "VDDD.n5060" "VDDD.n203" 0.00189457
resist "VDDD.n5062" "VDDD.n5045" 0.00189457
resist "VDDD.n5058" "VDDD.n204" 0.00189457
resist "VDDD.n206" "VDDD.n189" 0.00189457
resist "VDDD.n5094" "VDDD.n160" 0.00189457
resist "VDDD.n144" "VDDD.n121" 0.00189457
resist "VDDD.n145" "VDDD.n144" 0.00189457
resist "VDDD.n146" "VDDD.n122" 0.00189457
resist "VDDD.n158" "VDDD.n157" 0.00189457
resist "VDDD.n147" "VDDD.n123" 0.00189457
resist "VDDD.n156" "VDDD.n155" 0.00189457
resist "VDDD.n148" "VDDD.n124" 0.00189457
resist "VDDD.n154" "VDDD.n153" 0.00189457
resist "VDDD.n149" "VDDD.n125" 0.00189457
resist "VDDD.n5088" "VDDD.n152" 0.00189457
resist "VDDD.n5091" "VDDD.n126" 0.00189457
resist "VDDD.n151" "VDDD.n128" 0.00189457
resist "VDDD.n1955" "VDDD.n127" 0.00189457
resist "VDDD.n1938" "VDDD.n1889" 0.00189457
resist "VDDD.n1965" "VDDD.n1958" 0.00189457
resist "VDDD.n1901" "VDDD.n1890" 0.00189457
resist "VDDD.n1967" "VDDD.n1900" 0.00189457
resist "VDDD.n1960" "VDDD.n1891" 0.00189457
resist "VDDD.n1954" "VDDD.n1899" 0.00189457
resist "VDDD.n1961" "VDDD.n1892" 0.00189457
resist "VDDD.n1953" "VDDD.n1898" 0.00189457
resist "VDDD.n1962" "VDDD.n1893" 0.00189457
resist "VDDD.n1952" "VDDD.n1897" 0.00189457
resist "VDDD.n1963" "VDDD.n1894" 0.00189457
resist "VDDD.n1951" "VDDD.n1896" 0.00189457
resist "VDDD.n4319" "VDDD.n768" 0.00196794
resist "VDDD.n4317" "VDDD.n4316" 0.00196794
resist "VDDD.n4316" "VDDD.n4315" 0.00196794
resist "VDDD.n4085" "VDDD.n768" 0.00196794
resist "VDDD.n4088" "VDDD.n798" 0.00196794
resist "VDDD.n4187" "VDDD.n798" 0.00196794
resist "VDDD.n4182" "VDDD.n797" 0.00196794
resist "VDDD.n4186" "VDDD.n797" 0.00196794
resist "VDDD.n4176" "VDDD.n4175" 0.00196794
resist "VDDD.n4173" "VDDD.n4172" 0.00196794
resist "VDDD.n4164" "VDDD.n4163" 0.00196794
resist "VDDD.n4161" "VDDD.n4160" 0.00196794
resist "VDDD.n4152" "VDDD.n4151" 0.00196794
resist "VDDD.n4149" "VDDD.n4148" 0.00196794
resist "VDDD.n4140" "VDDD.n4139" 0.00196794
resist "VDDD.n4137" "VDDD.n4136" 0.00196794
resist "VDDD.n4128" "VDDD.n4127" 0.00196794
resist "VDDD.n4125" "VDDD.n4124" 0.00196794
resist "VDDD.n4116" "VDDD.n4115" 0.00196794
resist "VDDD.n4175" "VDDD.n785" 0.00196794
resist "VDDD.n4173" "VDDD.n786" 0.00196794
resist "VDDD.n4163" "VDDD.n787" 0.00196794
resist "VDDD.n4161" "VDDD.n788" 0.00196794
resist "VDDD.n4151" "VDDD.n789" 0.00196794
resist "VDDD.n4149" "VDDD.n790" 0.00196794
resist "VDDD.n4139" "VDDD.n791" 0.00196794
resist "VDDD.n4137" "VDDD.n792" 0.00196794
resist "VDDD.n4127" "VDDD.n793" 0.00196794
resist "VDDD.n4125" "VDDD.n794" 0.00196794
resist "VDDD.n4115" "VDDD.n795" 0.00196794
resist "VDDD.n4085" "VDDD.n796" 0.00196794
resist "VDDD.n4315" "VDDD.n4088" 0.00196794
resist "VDDD.n4188" "VDDD.n4187" 0.00196794
resist "VDDD.n4188" "VDDD.n4186" 0.00196794
resist "VDDD.n4183" "VDDD.n4182" 0.00196794
resist "VDDD.n4183" "VDDD.n785" 0.00196794
resist "VDDD.n4177" "VDDD.n4176" 0.00196794
resist "VDDD.n4177" "VDDD.n786" 0.00196794
resist "VDDD.n4172" "VDDD.n4171" 0.00196794
resist "VDDD.n4171" "VDDD.n787" 0.00196794
resist "VDDD.n4165" "VDDD.n4164" 0.00196794
resist "VDDD.n4165" "VDDD.n788" 0.00196794
resist "VDDD.n4160" "VDDD.n4159" 0.00196794
resist "VDDD.n4159" "VDDD.n789" 0.00196794
resist "VDDD.n4153" "VDDD.n4152" 0.00196794
resist "VDDD.n4153" "VDDD.n790" 0.00196794
resist "VDDD.n4148" "VDDD.n4147" 0.00196794
resist "VDDD.n4147" "VDDD.n791" 0.00196794
resist "VDDD.n4141" "VDDD.n4140" 0.00196794
resist "VDDD.n4141" "VDDD.n792" 0.00196794
resist "VDDD.n4136" "VDDD.n4135" 0.00196794
resist "VDDD.n4135" "VDDD.n793" 0.00196794
resist "VDDD.n4129" "VDDD.n4128" 0.00196794
resist "VDDD.n4129" "VDDD.n794" 0.00196794
resist "VDDD.n4124" "VDDD.n4123" 0.00196794
resist "VDDD.n4123" "VDDD.n795" 0.00196794
resist "VDDD.n4117" "VDDD.n4116" 0.00196794
resist "VDDD.n4117" "VDDD.n796" 0.00196794
resist "VDDD.n4838" "VDDD.n4828" 0.00228661
resist "VDDD.n4828" "VDDD.n4815" 0.00228661
resist "VDDD.n4838" "VDDD.n4837" 0.00228661
resist "VDDD.n4840" "VDDD.n4815" 0.00228661
resist "VDDD.n4764" "VDDD.n486" 0.00238753
resist "VDDD.n4764" "VDDD.n494" 0.00238753
resist "VDDD.n4449" "VDDD.n737" 0.00278905
resist "VDDD.n2101" "VDDD.n1824" 0.00279
resist "VDDD.n2105" "VDDD.n1824" 0.00279
resist "VDDD.n2245" "VDDD.n1753" 0.00279
resist "VDDD.n2249" "VDDD.n1753" 0.00279
resist "VDDD.n2389" "VDDD.n1682" 0.00279
resist "VDDD.n2393" "VDDD.n1682" 0.00279
resist "VDDD.n2533" "VDDD.n1611" 0.00279
resist "VDDD.n2537" "VDDD.n1611" 0.00279
resist "VDDD.n2677" "VDDD.n1540" 0.00279
resist "VDDD.n2681" "VDDD.n1540" 0.00279
resist "VDDD.n2820" "VDDD.n1469" 0.00279
resist "VDDD.n2824" "VDDD.n1469" 0.00279
resist "VDDD.n4313" "VDDD.n4312" 0.00279
resist "VDDD.n4313" "VDDD.n4191" 0.00279
resist "VDDD.n4191" "VDDD.n4190" 0.00279
resist "VDDD.n4190" "VDDD.n4103" 0.00279
resist "VDDD.n4181" "VDDD.n4103" 0.00279
resist "VDDD.n4181" "VDDD.n4180" 0.00279
resist "VDDD.n4180" "VDDD.n4179" 0.00279
resist "VDDD.n4179" "VDDD.n4105" 0.00279
resist "VDDD.n4169" "VDDD.n4105" 0.00279
resist "VDDD.n4169" "VDDD.n4168" 0.00279
resist "VDDD.n4168" "VDDD.n4167" 0.00279
resist "VDDD.n4167" "VDDD.n4107" 0.00279
resist "VDDD.n4157" "VDDD.n4107" 0.00279
resist "VDDD.n4157" "VDDD.n4156" 0.00279
resist "VDDD.n4156" "VDDD.n4155" 0.00279
resist "VDDD.n4155" "VDDD.n4109" 0.00279
resist "VDDD.n4145" "VDDD.n4109" 0.00279
resist "VDDD.n4145" "VDDD.n4144" 0.00279
resist "VDDD.n4144" "VDDD.n4143" 0.00279
resist "VDDD.n4143" "VDDD.n4111" 0.00279
resist "VDDD.n4133" "VDDD.n4111" 0.00279
resist "VDDD.n4133" "VDDD.n4132" 0.00279
resist "VDDD.n4132" "VDDD.n4131" 0.00279
resist "VDDD.n4131" "VDDD.n4113" 0.00279
resist "VDDD.n4121" "VDDD.n4113" 0.00279
resist "VDDD.n4121" "VDDD.n4120" 0.00279
resist "VDDD.n4120" "VDDD.n4119" 0.00279
resist "VDDD.n4119" "VDDD.n766" 0.00279
resist "VDDD.n4321" "VDDD.n766" 0.00279
resist "VDDD.n4322" "VDDD.n765" 0.00279
resist "VDDD.n4364" "VDDD.n765" 0.00279
resist "VDDD.n4365" "VDDD.n4364" 0.00279
resist "VDDD.n4366" "VDDD.n4365" 0.00279
resist "VDDD.n4366" "VDDD.n764" 0.00279
resist "VDDD.n4370" "VDDD.n764" 0.00279
resist "VDDD.n4371" "VDDD.n4370" 0.00279
resist "VDDD.n4372" "VDDD.n4371" 0.00279
resist "VDDD.n4372" "VDDD.n762" 0.00279
resist "VDDD.n4376" "VDDD.n762" 0.00279
resist "VDDD.n4377" "VDDD.n4376" 0.00279
resist "VDDD.n4378" "VDDD.n4377" 0.00279
resist "VDDD.n4378" "VDDD.n760" 0.00279
resist "VDDD.n4382" "VDDD.n760" 0.00279
resist "VDDD.n4383" "VDDD.n4382" 0.00279
resist "VDDD.n4384" "VDDD.n4383" 0.00279
resist "VDDD.n4384" "VDDD.n758" 0.00279
resist "VDDD.n4388" "VDDD.n758" 0.00279
resist "VDDD.n4389" "VDDD.n4388" 0.00279
resist "VDDD.n4390" "VDDD.n4389" 0.00279
resist "VDDD.n4390" "VDDD.n756" 0.00279
resist "VDDD.n4394" "VDDD.n756" 0.00279
resist "VDDD.n4395" "VDDD.n4394" 0.00279
resist "VDDD.n4396" "VDDD.n4395" 0.00279
resist "VDDD.n4396" "VDDD.n754" 0.00279
resist "VDDD.n4400" "VDDD.n754" 0.00279
resist "VDDD.n4401" "VDDD.n4400" 0.00279
resist "VDDD.n4402" "VDDD.n4401" 0.00279
resist "VDDD.n4402" "VDDD.n752" 0.00279
resist "VDDD.n4406" "VDDD.n752" 0.00279
resist "VDDD.n4407" "VDDD.n4406" 0.00279
resist "VDDD.n4408" "VDDD.n4407" 0.00279
resist "VDDD.n4408" "VDDD.n750" 0.00279
resist "VDDD.n4412" "VDDD.n750" 0.00279
resist "VDDD.n4413" "VDDD.n4412" 0.00279
resist "VDDD.n4414" "VDDD.n4413" 0.00279
resist "VDDD.n4414" "VDDD.n748" 0.00279
resist "VDDD.n4418" "VDDD.n748" 0.00279
resist "VDDD.n4419" "VDDD.n4418" 0.00279
resist "VDDD.n4420" "VDDD.n4419" 0.00279
resist "VDDD.n4420" "VDDD.n746" 0.00279
resist "VDDD.n4424" "VDDD.n746" 0.00279
resist "VDDD.n4425" "VDDD.n4424" 0.00279
resist "VDDD.n4426" "VDDD.n4425" 0.00279
resist "VDDD.n4426" "VDDD.n744" 0.00279
resist "VDDD.n4430" "VDDD.n744" 0.00279
resist "VDDD.n4431" "VDDD.n4430" 0.00279
resist "VDDD.n4432" "VDDD.n4431" 0.00279
resist "VDDD.n4432" "VDDD.n742" 0.00279
resist "VDDD.n4436" "VDDD.n742" 0.00279
resist "VDDD.n4437" "VDDD.n4436" 0.00279
resist "VDDD.n4438" "VDDD.n4437" 0.00279
resist "VDDD.n4438" "VDDD.n740" 0.00279
resist "VDDD.n4442" "VDDD.n740" 0.00279
resist "VDDD.n4443" "VDDD.n4442" 0.00279
resist "VDDD.n4444" "VDDD.n4443" 0.00279
resist "VDDD.n4444" "VDDD.n738" 0.00279
resist "VDDD.n4448" "VDDD.n738" 0.00279
resist "VDDD.n5028" "VDDD.n4987" 0.00279
resist "VDDD.n5026" "VDDD.n5025" 0.00279
resist "VDDD.n3400" "VDDD.n3399" 0.00279
resist "VDDD.n3401" "VDDD.n3400" 0.00279
resist "VDDD.n3569" "VDDD.n3568" 0.00279
resist "VDDD.n3570" "VDDD.n3569" 0.00279
resist "VDDD.n3738" "VDDD.n3737" 0.00279
resist "VDDD.n3739" "VDDD.n3738" 0.00279
resist "VDDD.n3907" "VDDD.n3906" 0.00279
resist "VDDD.n3908" "VDDD.n3907" 0.00279
resist "VDDD.n3968" "VDDD.n3090" 0.00279
resist "VDDD.n3971" "VDDD.n3090" 0.00279
resist "VDDD.n4450" "VDDD.n653" 0.0028238
resist "VDDD.n4324" "VDDD.n624" 0.0028238
resist "VDDD.n690" "VDDD.n624" 0.0028238
resist "VDDD.n4331" "VDDD.n625" 0.0028238
resist "VDDD.n4332" "VDDD.n626" 0.0028238
resist "VDDD.n4333" "VDDD.n627" 0.0028238
resist "VDDD.n4334" "VDDD.n628" 0.0028238
resist "VDDD.n4335" "VDDD.n629" 0.0028238
resist "VDDD.n4336" "VDDD.n630" 0.0028238
resist "VDDD.n4337" "VDDD.n631" 0.0028238
resist "VDDD.n4338" "VDDD.n632" 0.0028238
resist "VDDD.n4339" "VDDD.n633" 0.0028238
resist "VDDD.n4340" "VDDD.n634" 0.0028238
resist "VDDD.n4341" "VDDD.n635" 0.0028238
resist "VDDD.n4342" "VDDD.n636" 0.0028238
resist "VDDD.n4343" "VDDD.n637" 0.0028238
resist "VDDD.n4344" "VDDD.n638" 0.0028238
resist "VDDD.n4345" "VDDD.n639" 0.0028238
resist "VDDD.n4346" "VDDD.n640" 0.0028238
resist "VDDD.n4347" "VDDD.n641" 0.0028238
resist "VDDD.n4348" "VDDD.n642" 0.0028238
resist "VDDD.n4349" "VDDD.n643" 0.0028238
resist "VDDD.n4350" "VDDD.n644" 0.0028238
resist "VDDD.n4351" "VDDD.n645" 0.0028238
resist "VDDD.n4352" "VDDD.n646" 0.0028238
resist "VDDD.n4353" "VDDD.n647" 0.0028238
resist "VDDD.n4354" "VDDD.n648" 0.0028238
resist "VDDD.n4355" "VDDD.n649" 0.0028238
resist "VDDD.n4356" "VDDD.n650" 0.0028238
resist "VDDD.n4357" "VDDD.n651" 0.0028238
resist "VDDD.n4358" "VDDD.n652" 0.0028238
resist "VDDD.n681" "VDDD.n625" 0.0028238
resist "VDDD.n708" "VDDD.n626" 0.0028238
resist "VDDD.n709" "VDDD.n627" 0.0028238
resist "VDDD.n710" "VDDD.n628" 0.0028238
resist "VDDD.n711" "VDDD.n629" 0.0028238
resist "VDDD.n712" "VDDD.n630" 0.0028238
resist "VDDD.n713" "VDDD.n631" 0.0028238
resist "VDDD.n714" "VDDD.n632" 0.0028238
resist "VDDD.n715" "VDDD.n633" 0.0028238
resist "VDDD.n716" "VDDD.n634" 0.0028238
resist "VDDD.n717" "VDDD.n635" 0.0028238
resist "VDDD.n718" "VDDD.n636" 0.0028238
resist "VDDD.n719" "VDDD.n637" 0.0028238
resist "VDDD.n720" "VDDD.n638" 0.0028238
resist "VDDD.n721" "VDDD.n639" 0.0028238
resist "VDDD.n722" "VDDD.n640" 0.0028238
resist "VDDD.n723" "VDDD.n641" 0.0028238
resist "VDDD.n724" "VDDD.n642" 0.0028238
resist "VDDD.n725" "VDDD.n643" 0.0028238
resist "VDDD.n726" "VDDD.n644" 0.0028238
resist "VDDD.n727" "VDDD.n645" 0.0028238
resist "VDDD.n728" "VDDD.n646" 0.0028238
resist "VDDD.n729" "VDDD.n647" 0.0028238
resist "VDDD.n730" "VDDD.n648" 0.0028238
resist "VDDD.n731" "VDDD.n649" 0.0028238
resist "VDDD.n732" "VDDD.n650" 0.0028238
resist "VDDD.n733" "VDDD.n651" 0.0028238
resist "VDDD.n734" "VDDD.n652" 0.0028238
resist "VDDD.n4361" "VDDD.n4324" 0.0028238
resist "VDDD.n4453" "VDDD.n690" 0.0028238
resist "VDDD.n4453" "VDDD.n681" 0.0028238
resist "VDDD.n4331" "VDDD.n680" 0.0028238
resist "VDDD.n708" "VDDD.n680" 0.0028238
resist "VDDD.n4332" "VDDD.n679" 0.0028238
resist "VDDD.n709" "VDDD.n679" 0.0028238
resist "VDDD.n4333" "VDDD.n678" 0.0028238
resist "VDDD.n710" "VDDD.n678" 0.0028238
resist "VDDD.n4334" "VDDD.n677" 0.0028238
resist "VDDD.n711" "VDDD.n677" 0.0028238
resist "VDDD.n4335" "VDDD.n676" 0.0028238
resist "VDDD.n712" "VDDD.n676" 0.0028238
resist "VDDD.n4336" "VDDD.n675" 0.0028238
resist "VDDD.n713" "VDDD.n675" 0.0028238
resist "VDDD.n4337" "VDDD.n674" 0.0028238
resist "VDDD.n714" "VDDD.n674" 0.0028238
resist "VDDD.n4338" "VDDD.n673" 0.0028238
resist "VDDD.n715" "VDDD.n673" 0.0028238
resist "VDDD.n4339" "VDDD.n672" 0.0028238
resist "VDDD.n716" "VDDD.n672" 0.0028238
resist "VDDD.n4340" "VDDD.n671" 0.0028238
resist "VDDD.n717" "VDDD.n671" 0.0028238
resist "VDDD.n4341" "VDDD.n670" 0.0028238
resist "VDDD.n718" "VDDD.n670" 0.0028238
resist "VDDD.n4342" "VDDD.n669" 0.0028238
resist "VDDD.n719" "VDDD.n669" 0.0028238
resist "VDDD.n4343" "VDDD.n668" 0.0028238
resist "VDDD.n720" "VDDD.n668" 0.0028238
resist "VDDD.n4344" "VDDD.n667" 0.0028238
resist "VDDD.n721" "VDDD.n667" 0.0028238
resist "VDDD.n4345" "VDDD.n666" 0.0028238
resist "VDDD.n722" "VDDD.n666" 0.0028238
resist "VDDD.n4346" "VDDD.n665" 0.0028238
resist "VDDD.n723" "VDDD.n665" 0.0028238
resist "VDDD.n4347" "VDDD.n664" 0.0028238
resist "VDDD.n724" "VDDD.n664" 0.0028238
resist "VDDD.n4348" "VDDD.n663" 0.0028238
resist "VDDD.n725" "VDDD.n663" 0.0028238
resist "VDDD.n4349" "VDDD.n662" 0.0028238
resist "VDDD.n726" "VDDD.n662" 0.0028238
resist "VDDD.n4350" "VDDD.n661" 0.0028238
resist "VDDD.n727" "VDDD.n661" 0.0028238
resist "VDDD.n4351" "VDDD.n660" 0.0028238
resist "VDDD.n728" "VDDD.n660" 0.0028238
resist "VDDD.n4352" "VDDD.n659" 0.0028238
resist "VDDD.n729" "VDDD.n659" 0.0028238
resist "VDDD.n4353" "VDDD.n658" 0.0028238
resist "VDDD.n730" "VDDD.n658" 0.0028238
resist "VDDD.n4354" "VDDD.n657" 0.0028238
resist "VDDD.n731" "VDDD.n657" 0.0028238
resist "VDDD.n4355" "VDDD.n656" 0.0028238
resist "VDDD.n732" "VDDD.n656" 0.0028238
resist "VDDD.n4356" "VDDD.n655" 0.0028238
resist "VDDD.n733" "VDDD.n655" 0.0028238
resist "VDDD.n4357" "VDDD.n654" 0.0028238
resist "VDDD.n734" "VDDD.n654" 0.0028238
resist "VDDD.n4358" "VDDD.n700" 0.0028238
resist "VDDD.n700" "VDDD.n653" 0.0028238
resist "VDDD.n4314" "VDDD.n4071" 0.00293684
resist "VDDD.n4314" "VDDD.n4102" 0.00293684
resist "VDDD.n4189" "VDDD.n4102" 0.00293684
resist "VDDD.n4189" "VDDD.n4185" 0.00293684
resist "VDDD.n4185" "VDDD.n4184" 0.00293684
resist "VDDD.n4184" "VDDD.n4104" 0.00293684
resist "VDDD.n4178" "VDDD.n4104" 0.00293684
resist "VDDD.n4178" "VDDD.n4174" 0.00293684
resist "VDDD.n4174" "VDDD.n4170" 0.00293684
resist "VDDD.n4170" "VDDD.n4106" 0.00293684
resist "VDDD.n4166" "VDDD.n4106" 0.00293684
resist "VDDD.n4166" "VDDD.n4162" 0.00293684
resist "VDDD.n4162" "VDDD.n4158" 0.00293684
resist "VDDD.n4158" "VDDD.n4108" 0.00293684
resist "VDDD.n4154" "VDDD.n4108" 0.00293684
resist "VDDD.n4154" "VDDD.n4150" 0.00293684
resist "VDDD.n4150" "VDDD.n4146" 0.00293684
resist "VDDD.n4146" "VDDD.n4110" 0.00293684
resist "VDDD.n4142" "VDDD.n4110" 0.00293684
resist "VDDD.n4142" "VDDD.n4138" 0.00293684
resist "VDDD.n4138" "VDDD.n4134" 0.00293684
resist "VDDD.n4134" "VDDD.n4112" 0.00293684
resist "VDDD.n4130" "VDDD.n4112" 0.00293684
resist "VDDD.n4130" "VDDD.n4126" 0.00293684
resist "VDDD.n4126" "VDDD.n4122" 0.00293684
resist "VDDD.n4122" "VDDD.n4114" 0.00293684
resist "VDDD.n4118" "VDDD.n4114" 0.00293684
resist "VDDD.n4118" "VDDD.n767" 0.00293684
resist "VDDD.n4320" "VDDD.n767" 0.00293684
resist "VDDD.n2026" "VDDD.n1888" 0.00295681
resist "VDDD.n2031" "VDDD.n2024" 0.00295681
resist "VDDD.n2029" "VDDD.n1887" 0.00295681
resist "VDDD.n2030" "VDDD.n1886" 0.00295681
resist "VDDD.n2020" "VDDD.n1885" 0.00295681
resist "VDDD.n2021" "VDDD.n1886" 0.00295681
resist "VDDD.n2022" "VDDD.n1885" 0.00295681
resist "VDDD.n2027" "VDDD.n2024" 0.00295681
resist "VDDD.n2031" "VDDD.n1888" 0.00295681
resist "VDDD.n2029" "VDDD.n1970" 0.00295681
resist "VDDD.n2021" "VDDD.n1970" 0.00295681
resist "VDDD.n2030" "VDDD.n1971" 0.00295681
resist "VDDD.n2022" "VDDD.n1971" 0.00295681
resist "VDDD.n2035" "VDDD.n2020" 0.00295681
resist "VDDD.n2170" "VDDD.n1817" 0.00295681
resist "VDDD.n2175" "VDDD.n2168" 0.00295681
resist "VDDD.n2173" "VDDD.n1816" 0.00295681
resist "VDDD.n2174" "VDDD.n1815" 0.00295681
resist "VDDD.n2164" "VDDD.n1814" 0.00295681
resist "VDDD.n2165" "VDDD.n1815" 0.00295681
resist "VDDD.n2166" "VDDD.n1814" 0.00295681
resist "VDDD.n2171" "VDDD.n2168" 0.00295681
resist "VDDD.n2175" "VDDD.n1817" 0.00295681
resist "VDDD.n2173" "VDDD.n2114" 0.00295681
resist "VDDD.n2165" "VDDD.n2114" 0.00295681
resist "VDDD.n2174" "VDDD.n2115" 0.00295681
resist "VDDD.n2166" "VDDD.n2115" 0.00295681
resist "VDDD.n2179" "VDDD.n2164" 0.00295681
resist "VDDD.n2314" "VDDD.n1746" 0.00295681
resist "VDDD.n2319" "VDDD.n2312" 0.00295681
resist "VDDD.n2317" "VDDD.n1745" 0.00295681
resist "VDDD.n2318" "VDDD.n1744" 0.00295681
resist "VDDD.n2308" "VDDD.n1743" 0.00295681
resist "VDDD.n2309" "VDDD.n1744" 0.00295681
resist "VDDD.n2310" "VDDD.n1743" 0.00295681
resist "VDDD.n2315" "VDDD.n2312" 0.00295681
resist "VDDD.n2319" "VDDD.n1746" 0.00295681
resist "VDDD.n2317" "VDDD.n2258" 0.00295681
resist "VDDD.n2309" "VDDD.n2258" 0.00295681
resist "VDDD.n2318" "VDDD.n2259" 0.00295681
resist "VDDD.n2310" "VDDD.n2259" 0.00295681
resist "VDDD.n2323" "VDDD.n2308" 0.00295681
resist "VDDD.n2458" "VDDD.n1675" 0.00295681
resist "VDDD.n2463" "VDDD.n2456" 0.00295681
resist "VDDD.n2461" "VDDD.n1674" 0.00295681
resist "VDDD.n2462" "VDDD.n1673" 0.00295681
resist "VDDD.n2452" "VDDD.n1672" 0.00295681
resist "VDDD.n2453" "VDDD.n1673" 0.00295681
resist "VDDD.n2454" "VDDD.n1672" 0.00295681
resist "VDDD.n2459" "VDDD.n2456" 0.00295681
resist "VDDD.n2463" "VDDD.n1675" 0.00295681
resist "VDDD.n2461" "VDDD.n2402" 0.00295681
resist "VDDD.n2453" "VDDD.n2402" 0.00295681
resist "VDDD.n2462" "VDDD.n2403" 0.00295681
resist "VDDD.n2454" "VDDD.n2403" 0.00295681
resist "VDDD.n2467" "VDDD.n2452" 0.00295681
resist "VDDD.n2602" "VDDD.n1604" 0.00295681
resist "VDDD.n2607" "VDDD.n2600" 0.00295681
resist "VDDD.n2605" "VDDD.n1603" 0.00295681
resist "VDDD.n2606" "VDDD.n1602" 0.00295681
resist "VDDD.n2596" "VDDD.n1601" 0.00295681
resist "VDDD.n2597" "VDDD.n1602" 0.00295681
resist "VDDD.n2598" "VDDD.n1601" 0.00295681
resist "VDDD.n2603" "VDDD.n2600" 0.00295681
resist "VDDD.n2607" "VDDD.n1604" 0.00295681
resist "VDDD.n2605" "VDDD.n2546" 0.00295681
resist "VDDD.n2597" "VDDD.n2546" 0.00295681
resist "VDDD.n2606" "VDDD.n2547" 0.00295681
resist "VDDD.n2598" "VDDD.n2547" 0.00295681
resist "VDDD.n2611" "VDDD.n2596" 0.00295681
resist "VDDD.n2745" "VDDD.n1533" 0.00295681
resist "VDDD.n2752" "VDDD.n2751" 0.00295681
resist "VDDD.n2747" "VDDD.n1532" 0.00295681
resist "VDDD.n2748" "VDDD.n1531" 0.00295681
resist "VDDD.n2739" "VDDD.n1530" 0.00295681
resist "VDDD.n2743" "VDDD.n1531" 0.00295681
resist "VDDD.n2744" "VDDD.n1530" 0.00295681
resist "VDDD.n2751" "VDDD.n2750" 0.00295681
resist "VDDD.n2752" "VDDD.n1533" 0.00295681
resist "VDDD.n2747" "VDDD.n2690" 0.00295681
resist "VDDD.n2743" "VDDD.n2690" 0.00295681
resist "VDDD.n2748" "VDDD.n2691" 0.00295681
resist "VDDD.n2744" "VDDD.n2691" 0.00295681
resist "VDDD.n2754" "VDDD.n2739" 0.00295681
resist "VDDD.n3443" "VDDD.n3247" 0.00295681
resist "VDDD.n3440" "VDDD.n3246" 0.00295681
resist "VDDD.n3441" "VDDD.n3245" 0.00295681
resist "VDDD.n3251" "VDDD.n3244" 0.00295681
resist "VDDD.n3243" "VDDD.n3240" 0.00295681
resist "VDDD.n3444" "VDDD.n3246" 0.00295681
resist "VDDD.n3445" "VDDD.n3245" 0.00295681
resist "VDDD.n3446" "VDDD.n3244" 0.00295681
resist "VDDD.n3250" "VDDD.n3243" 0.00295681
resist "VDDD.n3449" "VDDD.n3247" 0.00295681
resist "VDDD.n3444" "VDDD.n3443" 0.00295681
resist "VDDD.n3440" "VDDD.n3253" 0.00295681
resist "VDDD.n3445" "VDDD.n3253" 0.00295681
resist "VDDD.n3441" "VDDD.n3249" 0.00295681
resist "VDDD.n3446" "VDDD.n3249" 0.00295681
resist "VDDD.n3451" "VDDD.n3251" 0.00295681
resist "VDDD.n3451" "VDDD.n3250" 0.00295681
resist "VDDD.n3453" "VDDD.n3240" 0.00295681
resist "VDDD.n3612" "VDDD.n3200" 0.00295681
resist "VDDD.n3609" "VDDD.n3199" 0.00295681
resist "VDDD.n3610" "VDDD.n3198" 0.00295681
resist "VDDD.n3204" "VDDD.n3197" 0.00295681
resist "VDDD.n3196" "VDDD.n3193" 0.00295681
resist "VDDD.n3613" "VDDD.n3199" 0.00295681
resist "VDDD.n3614" "VDDD.n3198" 0.00295681
resist "VDDD.n3615" "VDDD.n3197" 0.00295681
resist "VDDD.n3203" "VDDD.n3196" 0.00295681
resist "VDDD.n3618" "VDDD.n3200" 0.00295681
resist "VDDD.n3613" "VDDD.n3612" 0.00295681
resist "VDDD.n3609" "VDDD.n3206" 0.00295681
resist "VDDD.n3614" "VDDD.n3206" 0.00295681
resist "VDDD.n3610" "VDDD.n3202" 0.00295681
resist "VDDD.n3615" "VDDD.n3202" 0.00295681
resist "VDDD.n3620" "VDDD.n3204" 0.00295681
resist "VDDD.n3620" "VDDD.n3203" 0.00295681
resist "VDDD.n3622" "VDDD.n3193" 0.00295681
resist "VDDD.n3781" "VDDD.n3153" 0.00295681
resist "VDDD.n3778" "VDDD.n3152" 0.00295681
resist "VDDD.n3779" "VDDD.n3151" 0.00295681
resist "VDDD.n3157" "VDDD.n3150" 0.00295681
resist "VDDD.n3149" "VDDD.n3146" 0.00295681
resist "VDDD.n3782" "VDDD.n3152" 0.00295681
resist "VDDD.n3783" "VDDD.n3151" 0.00295681
resist "VDDD.n3784" "VDDD.n3150" 0.00295681
resist "VDDD.n3156" "VDDD.n3149" 0.00295681
resist "VDDD.n3787" "VDDD.n3153" 0.00295681
resist "VDDD.n3782" "VDDD.n3781" 0.00295681
resist "VDDD.n3778" "VDDD.n3159" 0.00295681
resist "VDDD.n3783" "VDDD.n3159" 0.00295681
resist "VDDD.n3779" "VDDD.n3155" 0.00295681
resist "VDDD.n3784" "VDDD.n3155" 0.00295681
resist "VDDD.n3789" "VDDD.n3157" 0.00295681
resist "VDDD.n3789" "VDDD.n3156" 0.00295681
resist "VDDD.n3791" "VDDD.n3146" 0.00295681
resist "VDDD.n3950" "VDDD.n3106" 0.00295681
resist "VDDD.n3947" "VDDD.n3105" 0.00295681
resist "VDDD.n3948" "VDDD.n3104" 0.00295681
resist "VDDD.n3110" "VDDD.n3103" 0.00295681
resist "VDDD.n3102" "VDDD.n3099" 0.00295681
resist "VDDD.n3951" "VDDD.n3105" 0.00295681
resist "VDDD.n3952" "VDDD.n3104" 0.00295681
resist "VDDD.n3953" "VDDD.n3103" 0.00295681
resist "VDDD.n3109" "VDDD.n3102" 0.00295681
resist "VDDD.n3956" "VDDD.n3106" 0.00295681
resist "VDDD.n3951" "VDDD.n3950" 0.00295681
resist "VDDD.n3947" "VDDD.n3112" 0.00295681
resist "VDDD.n3952" "VDDD.n3112" 0.00295681
resist "VDDD.n3948" "VDDD.n3108" 0.00295681
resist "VDDD.n3953" "VDDD.n3108" 0.00295681
resist "VDDD.n3958" "VDDD.n3110" 0.00295681
resist "VDDD.n3958" "VDDD.n3109" 0.00295681
resist "VDDD.n3960" "VDDD.n3099" 0.00295681
resist "VDDD.n4048" "VDDD.n2975" 0.00295681
resist "VDDD.n4038" "VDDD.n4035" 0.00295681
resist "VDDD.n4038" "VDDD.n4036" 0.00295681
resist "VDDD.n4041" "VDDD.n4040" 0.00295681
resist "VDDD.n4043" "VDDD.n4042" 0.00295681
resist "VDDD.n4047" "VDDD.n4046" 0.00295681
resist "VDDD.n4039" "VDDD.n2981" 0.00295681
resist "VDDD.n4045" "VDDD.n4044" 0.00295681
resist "VDDD.n4036" "VDDD.n2983" 0.00295681
resist "VDDD.n4035" "VDDD.n2982" 0.00295681
resist "VDDD.n4040" "VDDD.n2982" 0.00295681
resist "VDDD.n4041" "VDDD.n4039" 0.00295681
resist "VDDD.n4042" "VDDD.n2981" 0.00295681
resist "VDDD.n4044" "VDDD.n4043" 0.00295681
resist "VDDD.n4046" "VDDD.n4045" 0.00295681
resist "VDDD.n4048" "VDDD.n4047" 0.00295681
resist "VDDD.n1966" "VDDD.n1957" 0.00328827
resist "VDDD.n5250" "VDDD.n9" 0.00328827
resist "VDDD.n5213" "VDDD.n5212" 0.00328827
resist "VDDD.n5211" "VDDD.n5210" 0.00328827
resist "VDDD.n5209" "VDDD.n5208" 0.00328827
resist "VDDD.n5207" "VDDD.n5206" 0.00328827
resist "VDDD.n5205" "VDDD.n5204" 0.00328827
resist "VDDD.n5203" "VDDD.n5202" 0.00328827
resist "VDDD.n5201" "VDDD.n5200" 0.00328827
resist "VDDD.n5199" "VDDD.n5198" 0.00328827
resist "VDDD.n5197" "VDDD.n5196" 0.00328827
resist "VDDD.n5195" "VDDD.n5194" 0.00328827
resist "VDDD.n5193" "VDDD.n5192" 0.00328827
resist "VDDD.n5191" "VDDD.n5190" 0.00328827
resist "VDDD.n5189" "VDDD.n5188" 0.00328827
resist "VDDD.n5187" "VDDD.n5186" 0.00328827
resist "VDDD.n5185" "VDDD.n5184" 0.00328827
resist "VDDD.n5183" "VDDD.n5182" 0.00328827
resist "VDDD.n5181" "VDDD.n5180" 0.00328827
resist "VDDD.n5179" "VDDD.n5178" 0.00328827
resist "VDDD.n5177" "VDDD.n5176" 0.00328827
resist "VDDD.n5175" "VDDD.n5174" 0.00328827
resist "VDDD.n5173" "VDDD.n5172" 0.00328827
resist "VDDD.n5171" "VDDD.n5170" 0.00328827
resist "VDDD.n5169" "VDDD.n5168" 0.00328827
resist "VDDD.n5167" "VDDD.n5166" 0.00328827
resist "VDDD.n5165" "VDDD.n5164" 0.00328827
resist "VDDD.n5163" "VDDD.n5162" 0.00328827
resist "VDDD.n5161" "VDDD.n5160" 0.00328827
resist "VDDD.n5159" "VDDD.n5158" 0.00328827
resist "VDDD.n5222" "VDDD.n5213" 0.00328827
resist "VDDD.n5223" "VDDD.n5211" 0.00328827
resist "VDDD.n5224" "VDDD.n5209" 0.00328827
resist "VDDD.n5225" "VDDD.n5207" 0.00328827
resist "VDDD.n5226" "VDDD.n5205" 0.00328827
resist "VDDD.n5227" "VDDD.n5203" 0.00328827
resist "VDDD.n5228" "VDDD.n5201" 0.00328827
resist "VDDD.n5229" "VDDD.n5199" 0.00328827
resist "VDDD.n5230" "VDDD.n5197" 0.00328827
resist "VDDD.n5231" "VDDD.n5195" 0.00328827
resist "VDDD.n5232" "VDDD.n5193" 0.00328827
resist "VDDD.n5233" "VDDD.n5191" 0.00328827
resist "VDDD.n5234" "VDDD.n5189" 0.00328827
resist "VDDD.n5235" "VDDD.n5187" 0.00328827
resist "VDDD.n5236" "VDDD.n5185" 0.00328827
resist "VDDD.n5237" "VDDD.n5183" 0.00328827
resist "VDDD.n5238" "VDDD.n5181" 0.00328827
resist "VDDD.n5239" "VDDD.n5179" 0.00328827
resist "VDDD.n5240" "VDDD.n5177" 0.00328827
resist "VDDD.n5241" "VDDD.n5175" 0.00328827
resist "VDDD.n5242" "VDDD.n5173" 0.00328827
resist "VDDD.n5243" "VDDD.n5171" 0.00328827
resist "VDDD.n5244" "VDDD.n5169" 0.00328827
resist "VDDD.n5245" "VDDD.n5167" 0.00328827
resist "VDDD.n5246" "VDDD.n5165" 0.00328827
resist "VDDD.n5247" "VDDD.n5163" 0.00328827
resist "VDDD.n5248" "VDDD.n5161" 0.00328827
resist "VDDD.n5249" "VDDD.n5159" 0.00328827
resist "VDDD.n5254" "VDDD.n4" 0.00328827
resist "VDDD.n1937" "VDDD.n1936" 0.00328827
resist "VDDD.n1935" "VDDD.n1934" 0.00328827
resist "VDDD.n1933" "VDDD.n1932" 0.00328827
resist "VDDD.n1931" "VDDD.n1930" 0.00328827
resist "VDDD.n1929" "VDDD.n1928" 0.00328827
resist "VDDD.n1927" "VDDD.n1926" 0.00328827
resist "VDDD.n1925" "VDDD.n1924" 0.00328827
resist "VDDD.n1923" "VDDD.n1922" 0.00328827
resist "VDDD.n1921" "VDDD.n1920" 0.00328827
resist "VDDD.n1919" "VDDD.n1918" 0.00328827
resist "VDDD.n1917" "VDDD.n1916" 0.00328827
resist "VDDD.n1915" "VDDD.n1914" 0.00328827
resist "VDDD.n1959" "VDDD.n1937" 0.00328827
resist "VDDD.n1939" "VDDD.n1935" 0.00328827
resist "VDDD.n1940" "VDDD.n1933" 0.00328827
resist "VDDD.n1941" "VDDD.n1931" 0.00328827
resist "VDDD.n1942" "VDDD.n1929" 0.00328827
resist "VDDD.n1943" "VDDD.n1927" 0.00328827
resist "VDDD.n1944" "VDDD.n1925" 0.00328827
resist "VDDD.n1945" "VDDD.n1923" 0.00328827
resist "VDDD.n1946" "VDDD.n1921" 0.00328827
resist "VDDD.n1947" "VDDD.n1919" 0.00328827
resist "VDDD.n1948" "VDDD.n1917" 0.00328827
resist "VDDD.n1949" "VDDD.n1915" 0.00328827
resist "VDDD.n1968" "VDDD.n1895" 0.00328827
resist "VDDD.n5221" "VDDD.n9" 0.00328827
resist "VDDD.n5222" "VDDD.n5221" 0.00328827
resist "VDDD.n5212" "VDDD.n10" 0.00328827
resist "VDDD.n5223" "VDDD.n10" 0.00328827
resist "VDDD.n5210" "VDDD.n11" 0.00328827
resist "VDDD.n5224" "VDDD.n11" 0.00328827
resist "VDDD.n5208" "VDDD.n12" 0.00328827
resist "VDDD.n5225" "VDDD.n12" 0.00328827
resist "VDDD.n5206" "VDDD.n13" 0.00328827
resist "VDDD.n5226" "VDDD.n13" 0.00328827
resist "VDDD.n5204" "VDDD.n14" 0.00328827
resist "VDDD.n5227" "VDDD.n14" 0.00328827
resist "VDDD.n5202" "VDDD.n15" 0.00328827
resist "VDDD.n5228" "VDDD.n15" 0.00328827
resist "VDDD.n5200" "VDDD.n16" 0.00328827
resist "VDDD.n5229" "VDDD.n16" 0.00328827
resist "VDDD.n5198" "VDDD.n17" 0.00328827
resist "VDDD.n5230" "VDDD.n17" 0.00328827
resist "VDDD.n5196" "VDDD.n18" 0.00328827
resist "VDDD.n5231" "VDDD.n18" 0.00328827
resist "VDDD.n5194" "VDDD.n19" 0.00328827
resist "VDDD.n5232" "VDDD.n19" 0.00328827
resist "VDDD.n5192" "VDDD.n20" 0.00328827
resist "VDDD.n5233" "VDDD.n20" 0.00328827
resist "VDDD.n5190" "VDDD.n21" 0.00328827
resist "VDDD.n5234" "VDDD.n21" 0.00328827
resist "VDDD.n5188" "VDDD.n22" 0.00328827
resist "VDDD.n5235" "VDDD.n22" 0.00328827
resist "VDDD.n5186" "VDDD.n23" 0.00328827
resist "VDDD.n5236" "VDDD.n23" 0.00328827
resist "VDDD.n5184" "VDDD.n24" 0.00328827
resist "VDDD.n5237" "VDDD.n24" 0.00328827
resist "VDDD.n5182" "VDDD.n25" 0.00328827
resist "VDDD.n5238" "VDDD.n25" 0.00328827
resist "VDDD.n5180" "VDDD.n26" 0.00328827
resist "VDDD.n5239" "VDDD.n26" 0.00328827
resist "VDDD.n5178" "VDDD.n27" 0.00328827
resist "VDDD.n5240" "VDDD.n27" 0.00328827
resist "VDDD.n5176" "VDDD.n28" 0.00328827
resist "VDDD.n5241" "VDDD.n28" 0.00328827
resist "VDDD.n5174" "VDDD.n29" 0.00328827
resist "VDDD.n5242" "VDDD.n29" 0.00328827
resist "VDDD.n5172" "VDDD.n30" 0.00328827
resist "VDDD.n5243" "VDDD.n30" 0.00328827
resist "VDDD.n5170" "VDDD.n31" 0.00328827
resist "VDDD.n5244" "VDDD.n31" 0.00328827
resist "VDDD.n5168" "VDDD.n32" 0.00328827
resist "VDDD.n5245" "VDDD.n32" 0.00328827
resist "VDDD.n5166" "VDDD.n33" 0.00328827
resist "VDDD.n5246" "VDDD.n33" 0.00328827
resist "VDDD.n5164" "VDDD.n34" 0.00328827
resist "VDDD.n5247" "VDDD.n34" 0.00328827
resist "VDDD.n5162" "VDDD.n35" 0.00328827
resist "VDDD.n5248" "VDDD.n35" 0.00328827
resist "VDDD.n5160" "VDDD.n36" 0.00328827
resist "VDDD.n5249" "VDDD.n36" 0.00328827
resist "VDDD.n5158" "VDDD.n37" 0.00328827
resist "VDDD.n37" "VDDD.n4" 0.00328827
resist "VDDD.n1964" "VDDD.n1957" 0.00328827
resist "VDDD.n1964" "VDDD.n1959" 0.00328827
resist "VDDD.n1936" "VDDD.n1902" 0.00328827
resist "VDDD.n1939" "VDDD.n1902" 0.00328827
resist "VDDD.n1934" "VDDD.n1903" 0.00328827
resist "VDDD.n1940" "VDDD.n1903" 0.00328827
resist "VDDD.n1932" "VDDD.n1904" 0.00328827
resist "VDDD.n1941" "VDDD.n1904" 0.00328827
resist "VDDD.n1930" "VDDD.n1905" 0.00328827
resist "VDDD.n1942" "VDDD.n1905" 0.00328827
resist "VDDD.n1928" "VDDD.n1906" 0.00328827
resist "VDDD.n1943" "VDDD.n1906" 0.00328827
resist "VDDD.n1926" "VDDD.n1907" 0.00328827
resist "VDDD.n1944" "VDDD.n1907" 0.00328827
resist "VDDD.n1924" "VDDD.n1908" 0.00328827
resist "VDDD.n1945" "VDDD.n1908" 0.00328827
resist "VDDD.n1922" "VDDD.n1909" 0.00328827
resist "VDDD.n1946" "VDDD.n1909" 0.00328827
resist "VDDD.n1920" "VDDD.n1910" 0.00328827
resist "VDDD.n1947" "VDDD.n1910" 0.00328827
resist "VDDD.n1918" "VDDD.n1911" 0.00328827
resist "VDDD.n1948" "VDDD.n1911" 0.00328827
resist "VDDD.n1916" "VDDD.n1912" 0.00328827
resist "VDDD.n1949" "VDDD.n1912" 0.00328827
resist "VDDD.n1914" "VDDD.n1913" 0.00328827
resist "VDDD.n1913" "VDDD.n1895" 0.00328827
resist "VDDD.n141" "VDDD.n120" 0.00328827
resist "VDDD.n161" "VDDD.n142" 0.00328827
resist "VDDD.n5095" "VDDD.n150" 0.00328827
resist "VDDD.n5068" "VDDD.n5067" 0.00328827
resist "VDDD.n5089" "VDDD.n5069" 0.00328827
resist "VDDD.n5071" "VDDD.n5070" 0.00328827
resist "VDDD.n5073" "VDDD.n5072" 0.00328827
resist "VDDD.n5075" "VDDD.n5074" 0.00328827
resist "VDDD.n5077" "VDDD.n5076" 0.00328827
resist "VDDD.n5079" "VDDD.n5078" 0.00328827
resist "VDDD.n5081" "VDDD.n5080" 0.00328827
resist "VDDD.n5083" "VDDD.n5082" 0.00328827
resist "VDDD.n5085" "VDDD.n5084" 0.00328827
resist "VDDD.n5087" "VDDD.n5086" 0.00328827
resist "VDDD.n5093" "VDDD.n5092" 0.00328827
resist "VDDD.n163" "VDDD.n142" 0.00328827
resist "VDDD.n5093" "VDDD.n129" 0.00328827
resist "VDDD.n5087" "VDDD.n130" 0.00328827
resist "VDDD.n5085" "VDDD.n131" 0.00328827
resist "VDDD.n5083" "VDDD.n132" 0.00328827
resist "VDDD.n5081" "VDDD.n133" 0.00328827
resist "VDDD.n5079" "VDDD.n134" 0.00328827
resist "VDDD.n5077" "VDDD.n135" 0.00328827
resist "VDDD.n5075" "VDDD.n136" 0.00328827
resist "VDDD.n5073" "VDDD.n137" 0.00328827
resist "VDDD.n5071" "VDDD.n138" 0.00328827
resist "VDDD.n5069" "VDDD.n139" 0.00328827
resist "VDDD.n5068" "VDDD.n140" 0.00328827
resist "VDDD.n88" "VDDD.n68" 0.00328827
resist "VDDD.n5154" "VDDD.n5153" 0.00328827
resist "VDDD.n5152" "VDDD.n5151" 0.00328827
resist "VDDD.n5150" "VDDD.n5149" 0.00328827
resist "VDDD.n5148" "VDDD.n5147" 0.00328827
resist "VDDD.n5146" "VDDD.n5145" 0.00328827
resist "VDDD.n5144" "VDDD.n5143" 0.00328827
resist "VDDD.n5142" "VDDD.n5141" 0.00328827
resist "VDDD.n5140" "VDDD.n5139" 0.00328827
resist "VDDD.n5138" "VDDD.n5137" 0.00328827
resist "VDDD.n5136" "VDDD.n5135" 0.00328827
resist "VDDD.n5134" "VDDD.n5133" 0.00328827
resist "VDDD.n5132" "VDDD.n5131" 0.00328827
resist "VDDD.n5130" "VDDD.n5129" 0.00328827
resist "VDDD.n5128" "VDDD.n5127" 0.00328827
resist "VDDD.n5126" "VDDD.n5125" 0.00328827
resist "VDDD.n5124" "VDDD.n5123" 0.00328827
resist "VDDD.n5122" "VDDD.n5121" 0.00328827
resist "VDDD.n5120" "VDDD.n5119" 0.00328827
resist "VDDD.n5118" "VDDD.n5117" 0.00328827
resist "VDDD.n5116" "VDDD.n5115" 0.00328827
resist "VDDD.n5114" "VDDD.n5113" 0.00328827
resist "VDDD.n5112" "VDDD.n5111" 0.00328827
resist "VDDD.n5110" "VDDD.n5109" 0.00328827
resist "VDDD.n5108" "VDDD.n5107" 0.00328827
resist "VDDD.n5106" "VDDD.n5105" 0.00328827
resist "VDDD.n5104" "VDDD.n5103" 0.00328827
resist "VDDD.n5102" "VDDD.n5101" 0.00328827
resist "VDDD.n5100" "VDDD.n5099" 0.00328827
resist "VDDD.n5154" "VDDD.n39" 0.00328827
resist "VDDD.n5152" "VDDD.n40" 0.00328827
resist "VDDD.n5150" "VDDD.n41" 0.00328827
resist "VDDD.n5148" "VDDD.n42" 0.00328827
resist "VDDD.n5146" "VDDD.n43" 0.00328827
resist "VDDD.n5144" "VDDD.n44" 0.00328827
resist "VDDD.n5142" "VDDD.n45" 0.00328827
resist "VDDD.n5140" "VDDD.n46" 0.00328827
resist "VDDD.n5138" "VDDD.n47" 0.00328827
resist "VDDD.n5136" "VDDD.n48" 0.00328827
resist "VDDD.n5134" "VDDD.n49" 0.00328827
resist "VDDD.n5132" "VDDD.n50" 0.00328827
resist "VDDD.n5130" "VDDD.n51" 0.00328827
resist "VDDD.n5128" "VDDD.n52" 0.00328827
resist "VDDD.n5126" "VDDD.n53" 0.00328827
resist "VDDD.n5124" "VDDD.n54" 0.00328827
resist "VDDD.n5122" "VDDD.n55" 0.00328827
resist "VDDD.n5120" "VDDD.n56" 0.00328827
resist "VDDD.n5118" "VDDD.n57" 0.00328827
resist "VDDD.n5116" "VDDD.n58" 0.00328827
resist "VDDD.n5114" "VDDD.n59" 0.00328827
resist "VDDD.n5112" "VDDD.n60" 0.00328827
resist "VDDD.n5110" "VDDD.n61" 0.00328827
resist "VDDD.n5108" "VDDD.n62" 0.00328827
resist "VDDD.n5106" "VDDD.n63" 0.00328827
resist "VDDD.n5104" "VDDD.n64" 0.00328827
resist "VDDD.n5102" "VDDD.n65" 0.00328827
resist "VDDD.n5100" "VDDD.n66" 0.00328827
resist "VDDD.n5098" "VDDD.n67" 0.00328827
resist "VDDD.n89" "VDDD.n88" 0.00328827
resist "VDDD.n89" "VDDD.n39" 0.00328827
resist "VDDD.n5153" "VDDD.n92" 0.00328827
resist "VDDD.n92" "VDDD.n40" 0.00328827
resist "VDDD.n5151" "VDDD.n93" 0.00328827
resist "VDDD.n93" "VDDD.n41" 0.00328827
resist "VDDD.n5149" "VDDD.n94" 0.00328827
resist "VDDD.n94" "VDDD.n42" 0.00328827
resist "VDDD.n5147" "VDDD.n95" 0.00328827
resist "VDDD.n95" "VDDD.n43" 0.00328827
resist "VDDD.n5145" "VDDD.n96" 0.00328827
resist "VDDD.n96" "VDDD.n44" 0.00328827
resist "VDDD.n5143" "VDDD.n97" 0.00328827
resist "VDDD.n97" "VDDD.n45" 0.00328827
resist "VDDD.n5141" "VDDD.n98" 0.00328827
resist "VDDD.n98" "VDDD.n46" 0.00328827
resist "VDDD.n5139" "VDDD.n99" 0.00328827
resist "VDDD.n99" "VDDD.n47" 0.00328827
resist "VDDD.n5137" "VDDD.n100" 0.00328827
resist "VDDD.n100" "VDDD.n48" 0.00328827
resist "VDDD.n5135" "VDDD.n101" 0.00328827
resist "VDDD.n101" "VDDD.n49" 0.00328827
resist "VDDD.n5133" "VDDD.n102" 0.00328827
resist "VDDD.n102" "VDDD.n50" 0.00328827
resist "VDDD.n5131" "VDDD.n103" 0.00328827
resist "VDDD.n103" "VDDD.n51" 0.00328827
resist "VDDD.n5129" "VDDD.n104" 0.00328827
resist "VDDD.n104" "VDDD.n52" 0.00328827
resist "VDDD.n5127" "VDDD.n105" 0.00328827
resist "VDDD.n105" "VDDD.n53" 0.00328827
resist "VDDD.n5125" "VDDD.n106" 0.00328827
resist "VDDD.n106" "VDDD.n54" 0.00328827
resist "VDDD.n5123" "VDDD.n107" 0.00328827
resist "VDDD.n107" "VDDD.n55" 0.00328827
resist "VDDD.n5121" "VDDD.n108" 0.00328827
resist "VDDD.n108" "VDDD.n56" 0.00328827
resist "VDDD.n5119" "VDDD.n109" 0.00328827
resist "VDDD.n109" "VDDD.n57" 0.00328827
resist "VDDD.n5117" "VDDD.n110" 0.00328827
resist "VDDD.n110" "VDDD.n58" 0.00328827
resist "VDDD.n5115" "VDDD.n111" 0.00328827
resist "VDDD.n111" "VDDD.n59" 0.00328827
resist "VDDD.n5113" "VDDD.n112" 0.00328827
resist "VDDD.n112" "VDDD.n60" 0.00328827
resist "VDDD.n5111" "VDDD.n113" 0.00328827
resist "VDDD.n113" "VDDD.n61" 0.00328827
resist "VDDD.n5109" "VDDD.n114" 0.00328827
resist "VDDD.n114" "VDDD.n62" 0.00328827
resist "VDDD.n5107" "VDDD.n115" 0.00328827
resist "VDDD.n115" "VDDD.n63" 0.00328827
resist "VDDD.n5105" "VDDD.n116" 0.00328827
resist "VDDD.n116" "VDDD.n64" 0.00328827
resist "VDDD.n5103" "VDDD.n117" 0.00328827
resist "VDDD.n117" "VDDD.n65" 0.00328827
resist "VDDD.n5101" "VDDD.n118" 0.00328827
resist "VDDD.n118" "VDDD.n66" 0.00328827
resist "VDDD.n5099" "VDDD.n119" 0.00328827
resist "VDDD.n119" "VDDD.n67" 0.00328827
resist "VDDD.n5097" "VDDD.n120" 0.00328827
resist "VDDD.n5067" "VDDD.n141" 0.00328827
resist "VDDD.n5090" "VDDD.n140" 0.00328827
resist "VDDD.n5090" "VDDD.n5089" 0.00328827
resist "VDDD.n174" "VDDD.n139" 0.00328827
resist "VDDD.n5070" "VDDD.n174" 0.00328827
resist "VDDD.n173" "VDDD.n138" 0.00328827
resist "VDDD.n5072" "VDDD.n173" 0.00328827
resist "VDDD.n172" "VDDD.n137" 0.00328827
resist "VDDD.n5074" "VDDD.n172" 0.00328827
resist "VDDD.n171" "VDDD.n136" 0.00328827
resist "VDDD.n5076" "VDDD.n171" 0.00328827
resist "VDDD.n170" "VDDD.n135" 0.00328827
resist "VDDD.n5078" "VDDD.n170" 0.00328827
resist "VDDD.n169" "VDDD.n134" 0.00328827
resist "VDDD.n5080" "VDDD.n169" 0.00328827
resist "VDDD.n168" "VDDD.n133" 0.00328827
resist "VDDD.n5082" "VDDD.n168" 0.00328827
resist "VDDD.n167" "VDDD.n132" 0.00328827
resist "VDDD.n5084" "VDDD.n167" 0.00328827
resist "VDDD.n166" "VDDD.n131" 0.00328827
resist "VDDD.n5086" "VDDD.n166" 0.00328827
resist "VDDD.n165" "VDDD.n130" 0.00328827
resist "VDDD.n5092" "VDDD.n165" 0.00328827
resist "VDDD.n164" "VDDD.n129" 0.00328827
resist "VDDD.n164" "VDDD.n163" 0.00328827
resist "VDDD.n162" "VDDD.n161" 0.00328827
resist "VDDD.n162" "VDDD.n150" 0.00328827
resist "VDDD.n2856" "VDDD.n863" 0.00359787
resist "VDDD.n919" "VDDD.n876" 0.00359787
resist "VDDD.n2835" "VDDD.n864" 0.00359787
resist "VDDD.n2836" "VDDD.n865" 0.00359787
resist "VDDD.n2837" "VDDD.n866" 0.00359787
resist "VDDD.n2838" "VDDD.n867" 0.00359787
resist "VDDD.n2839" "VDDD.n868" 0.00359787
resist "VDDD.n2840" "VDDD.n869" 0.00359787
resist "VDDD.n2841" "VDDD.n870" 0.00359787
resist "VDDD.n2842" "VDDD.n871" 0.00359787
resist "VDDD.n2843" "VDDD.n872" 0.00359787
resist "VDDD.n2844" "VDDD.n873" 0.00359787
resist "VDDD.n2845" "VDDD.n874" 0.00359787
resist "VDDD.n2846" "VDDD.n875" 0.00359787
resist "VDDD.n2899" "VDDD.n894" 0.00359787
resist "VDDD.n2834" "VDDD.n864" 0.00359787
resist "VDDD.n895" "VDDD.n865" 0.00359787
resist "VDDD.n896" "VDDD.n866" 0.00359787
resist "VDDD.n897" "VDDD.n867" 0.00359787
resist "VDDD.n898" "VDDD.n868" 0.00359787
resist "VDDD.n899" "VDDD.n869" 0.00359787
resist "VDDD.n900" "VDDD.n870" 0.00359787
resist "VDDD.n901" "VDDD.n871" 0.00359787
resist "VDDD.n902" "VDDD.n872" 0.00359787
resist "VDDD.n903" "VDDD.n873" 0.00359787
resist "VDDD.n904" "VDDD.n874" 0.00359787
resist "VDDD.n905" "VDDD.n875" 0.00359787
resist "VDDD.n906" "VDDD.n876" 0.00359787
resist "VDDD.n2847" "VDDD.n863" 0.00359787
resist "VDDD.n2856" "VDDD.n2834" 0.00359787
resist "VDDD.n2835" "VDDD.n888" 0.00359787
resist "VDDD.n895" "VDDD.n888" 0.00359787
resist "VDDD.n2836" "VDDD.n887" 0.00359787
resist "VDDD.n896" "VDDD.n887" 0.00359787
resist "VDDD.n2837" "VDDD.n886" 0.00359787
resist "VDDD.n897" "VDDD.n886" 0.00359787
resist "VDDD.n2838" "VDDD.n885" 0.00359787
resist "VDDD.n898" "VDDD.n885" 0.00359787
resist "VDDD.n2839" "VDDD.n884" 0.00359787
resist "VDDD.n899" "VDDD.n884" 0.00359787
resist "VDDD.n2840" "VDDD.n883" 0.00359787
resist "VDDD.n900" "VDDD.n883" 0.00359787
resist "VDDD.n2841" "VDDD.n882" 0.00359787
resist "VDDD.n901" "VDDD.n882" 0.00359787
resist "VDDD.n2842" "VDDD.n881" 0.00359787
resist "VDDD.n902" "VDDD.n881" 0.00359787
resist "VDDD.n2843" "VDDD.n880" 0.00359787
resist "VDDD.n903" "VDDD.n880" 0.00359787
resist "VDDD.n2844" "VDDD.n879" 0.00359787
resist "VDDD.n904" "VDDD.n879" 0.00359787
resist "VDDD.n2845" "VDDD.n878" 0.00359787
resist "VDDD.n905" "VDDD.n878" 0.00359787
resist "VDDD.n2846" "VDDD.n877" 0.00359787
resist "VDDD.n906" "VDDD.n877" 0.00359787
resist "VDDD.n920" "VDDD.n919" 0.00359787
resist "VDDD.n920" "VDDD.n894" 0.00359787
resist "VDDD.n4055" "VDDD.n826" 0.00359787
resist "VDDD.n827" "VDDD.n800" 0.00359787
resist "VDDD.n2917" "VDDD.n800" 0.00359787
resist "VDDD.n2918" "VDDD.n801" 0.00359787
resist "VDDD.n2919" "VDDD.n802" 0.00359787
resist "VDDD.n2920" "VDDD.n803" 0.00359787
resist "VDDD.n2921" "VDDD.n804" 0.00359787
resist "VDDD.n2922" "VDDD.n805" 0.00359787
resist "VDDD.n2923" "VDDD.n806" 0.00359787
resist "VDDD.n2924" "VDDD.n807" 0.00359787
resist "VDDD.n2925" "VDDD.n808" 0.00359787
resist "VDDD.n2926" "VDDD.n809" 0.00359787
resist "VDDD.n2927" "VDDD.n810" 0.00359787
resist "VDDD.n2928" "VDDD.n811" 0.00359787
resist "VDDD.n2929" "VDDD.n812" 0.00359787
resist "VDDD.n833" "VDDD.n801" 0.00359787
resist "VDDD.n834" "VDDD.n802" 0.00359787
resist "VDDD.n835" "VDDD.n803" 0.00359787
resist "VDDD.n836" "VDDD.n804" 0.00359787
resist "VDDD.n837" "VDDD.n805" 0.00359787
resist "VDDD.n838" "VDDD.n806" 0.00359787
resist "VDDD.n839" "VDDD.n807" 0.00359787
resist "VDDD.n840" "VDDD.n808" 0.00359787
resist "VDDD.n841" "VDDD.n809" 0.00359787
resist "VDDD.n842" "VDDD.n810" 0.00359787
resist "VDDD.n843" "VDDD.n811" 0.00359787
resist "VDDD.n844" "VDDD.n812" 0.00359787
resist "VDDD.n4055" "VDDD.n4054" 0.00359787
resist "VDDD.n4054" "VDDD.n827" 0.00359787
resist "VDDD.n2917" "VDDD.n825" 0.00359787
resist "VDDD.n833" "VDDD.n825" 0.00359787
resist "VDDD.n2918" "VDDD.n824" 0.00359787
resist "VDDD.n834" "VDDD.n824" 0.00359787
resist "VDDD.n2919" "VDDD.n823" 0.00359787
resist "VDDD.n835" "VDDD.n823" 0.00359787
resist "VDDD.n2920" "VDDD.n822" 0.00359787
resist "VDDD.n836" "VDDD.n822" 0.00359787
resist "VDDD.n2921" "VDDD.n821" 0.00359787
resist "VDDD.n837" "VDDD.n821" 0.00359787
resist "VDDD.n2922" "VDDD.n820" 0.00359787
resist "VDDD.n838" "VDDD.n820" 0.00359787
resist "VDDD.n2923" "VDDD.n819" 0.00359787
resist "VDDD.n839" "VDDD.n819" 0.00359787
resist "VDDD.n2924" "VDDD.n818" 0.00359787
resist "VDDD.n840" "VDDD.n818" 0.00359787
resist "VDDD.n2925" "VDDD.n817" 0.00359787
resist "VDDD.n841" "VDDD.n817" 0.00359787
resist "VDDD.n2926" "VDDD.n816" 0.00359787
resist "VDDD.n842" "VDDD.n816" 0.00359787
resist "VDDD.n2927" "VDDD.n815" 0.00359787
resist "VDDD.n843" "VDDD.n815" 0.00359787
resist "VDDD.n2928" "VDDD.n814" 0.00359787
resist "VDDD.n844" "VDDD.n814" 0.00359787
resist "VDDD.n2929" "VDDD.n813" 0.00359787
resist "VDDD.n4789" "VDDD.n487" 0.00365482
resist "VDDD.n4689" "VDDD.n495" 0.00387928
resist "VDDD.n4692" "VDDD.n4680" 0.00387928
resist "VDDD.n4756" "VDDD.n4755" 0.00387928
resist "VDDD.n4754" "VDDD.n4753" 0.00387928
resist "VDDD.n4752" "VDDD.n4751" 0.00387928
resist "VDDD.n4750" "VDDD.n4749" 0.00387928
resist "VDDD.n4748" "VDDD.n4747" 0.00387928
resist "VDDD.n4746" "VDDD.n4745" 0.00387928
resist "VDDD.n4744" "VDDD.n4743" 0.00387928
resist "VDDD.n4742" "VDDD.n4741" 0.00387928
resist "VDDD.n4740" "VDDD.n4739" 0.00387928
resist "VDDD.n4738" "VDDD.n4737" 0.00387928
resist "VDDD.n4736" "VDDD.n4735" 0.00387928
resist "VDDD.n4734" "VDDD.n4733" 0.00387928
resist "VDDD.n4732" "VDDD.n4731" 0.00387928
resist "VDDD.n4730" "VDDD.n4729" 0.00387928
resist "VDDD.n4728" "VDDD.n4727" 0.00387928
resist "VDDD.n4726" "VDDD.n4725" 0.00387928
resist "VDDD.n4724" "VDDD.n4723" 0.00387928
resist "VDDD.n4722" "VDDD.n4721" 0.00387928
resist "VDDD.n4720" "VDDD.n4719" 0.00387928
resist "VDDD.n4718" "VDDD.n4717" 0.00387928
resist "VDDD.n4716" "VDDD.n4715" 0.00387928
resist "VDDD.n4756" "VDDD.n4658" 0.00387928
resist "VDDD.n4754" "VDDD.n4659" 0.00387928
resist "VDDD.n4752" "VDDD.n4660" 0.00387928
resist "VDDD.n4750" "VDDD.n4661" 0.00387928
resist "VDDD.n4748" "VDDD.n4662" 0.00387928
resist "VDDD.n4746" "VDDD.n4663" 0.00387928
resist "VDDD.n4744" "VDDD.n4664" 0.00387928
resist "VDDD.n4742" "VDDD.n4665" 0.00387928
resist "VDDD.n4740" "VDDD.n4666" 0.00387928
resist "VDDD.n4738" "VDDD.n4667" 0.00387928
resist "VDDD.n4736" "VDDD.n4668" 0.00387928
resist "VDDD.n4734" "VDDD.n4669" 0.00387928
resist "VDDD.n4732" "VDDD.n4670" 0.00387928
resist "VDDD.n4730" "VDDD.n4671" 0.00387928
resist "VDDD.n4728" "VDDD.n4672" 0.00387928
resist "VDDD.n4726" "VDDD.n4673" 0.00387928
resist "VDDD.n4724" "VDDD.n4674" 0.00387928
resist "VDDD.n4722" "VDDD.n4675" 0.00387928
resist "VDDD.n4720" "VDDD.n4676" 0.00387928
resist "VDDD.n4718" "VDDD.n4677" 0.00387928
resist "VDDD.n4716" "VDDD.n4678" 0.00387928
resist "VDDD.n4689" "VDDD.n4679" 0.00387928
resist "VDDD.n4760" "VDDD.n495" 0.00387928
resist "VDDD.n4714" "VDDD.n4679" 0.00387928
resist "VDDD.n4715" "VDDD.n4714" 0.00387928
resist "VDDD.n4713" "VDDD.n4678" 0.00387928
resist "VDDD.n4717" "VDDD.n4713" 0.00387928
resist "VDDD.n4712" "VDDD.n4677" 0.00387928
resist "VDDD.n4719" "VDDD.n4712" 0.00387928
resist "VDDD.n4711" "VDDD.n4676" 0.00387928
resist "VDDD.n4721" "VDDD.n4711" 0.00387928
resist "VDDD.n4710" "VDDD.n4675" 0.00387928
resist "VDDD.n4723" "VDDD.n4710" 0.00387928
resist "VDDD.n4709" "VDDD.n4674" 0.00387928
resist "VDDD.n4725" "VDDD.n4709" 0.00387928
resist "VDDD.n4708" "VDDD.n4673" 0.00387928
resist "VDDD.n4727" "VDDD.n4708" 0.00387928
resist "VDDD.n4707" "VDDD.n4672" 0.00387928
resist "VDDD.n4729" "VDDD.n4707" 0.00387928
resist "VDDD.n4706" "VDDD.n4671" 0.00387928
resist "VDDD.n4731" "VDDD.n4706" 0.00387928
resist "VDDD.n4705" "VDDD.n4670" 0.00387928
resist "VDDD.n4733" "VDDD.n4705" 0.00387928
resist "VDDD.n4704" "VDDD.n4669" 0.00387928
resist "VDDD.n4735" "VDDD.n4704" 0.00387928
resist "VDDD.n4703" "VDDD.n4668" 0.00387928
resist "VDDD.n4737" "VDDD.n4703" 0.00387928
resist "VDDD.n4702" "VDDD.n4667" 0.00387928
resist "VDDD.n4739" "VDDD.n4702" 0.00387928
resist "VDDD.n4701" "VDDD.n4666" 0.00387928
resist "VDDD.n4741" "VDDD.n4701" 0.00387928
resist "VDDD.n4700" "VDDD.n4665" 0.00387928
resist "VDDD.n4743" "VDDD.n4700" 0.00387928
resist "VDDD.n4699" "VDDD.n4664" 0.00387928
resist "VDDD.n4745" "VDDD.n4699" 0.00387928
resist "VDDD.n4698" "VDDD.n4663" 0.00387928
resist "VDDD.n4747" "VDDD.n4698" 0.00387928
resist "VDDD.n4697" "VDDD.n4662" 0.00387928
resist "VDDD.n4749" "VDDD.n4697" 0.00387928
resist "VDDD.n4696" "VDDD.n4661" 0.00387928
resist "VDDD.n4751" "VDDD.n4696" 0.00387928
resist "VDDD.n4695" "VDDD.n4660" 0.00387928
resist "VDDD.n4753" "VDDD.n4695" 0.00387928
resist "VDDD.n4694" "VDDD.n4659" 0.00387928
resist "VDDD.n4755" "VDDD.n4694" 0.00387928
resist "VDDD.n4693" "VDDD.n4658" 0.00387928
resist "VDDD.n4693" "VDDD.n4692" 0.00387928
resist "VDDD.n4850" "VDDD.n472" 0.00387928
resist "VDDD.n430" "VDDD.n401" 0.00387928
resist "VDDD.n430" "VDDD.n429" 0.00387928
resist "VDDD.n4844" "VDDD.n471" 0.00387928
resist "VDDD.n470" "VDDD.n469" 0.00387928
resist "VDDD.n468" "VDDD.n467" 0.00387928
resist "VDDD.n466" "VDDD.n465" 0.00387928
resist "VDDD.n464" "VDDD.n463" 0.00387928
resist "VDDD.n462" "VDDD.n461" 0.00387928
resist "VDDD.n460" "VDDD.n459" 0.00387928
resist "VDDD.n458" "VDDD.n457" 0.00387928
resist "VDDD.n456" "VDDD.n455" 0.00387928
resist "VDDD.n454" "VDDD.n453" 0.00387928
resist "VDDD.n452" "VDDD.n451" 0.00387928
resist "VDDD.n450" "VDDD.n449" 0.00387928
resist "VDDD.n448" "VDDD.n447" 0.00387928
resist "VDDD.n446" "VDDD.n445" 0.00387928
resist "VDDD.n444" "VDDD.n443" 0.00387928
resist "VDDD.n442" "VDDD.n441" 0.00387928
resist "VDDD.n440" "VDDD.n439" 0.00387928
resist "VDDD.n438" "VDDD.n437" 0.00387928
resist "VDDD.n436" "VDDD.n435" 0.00387928
resist "VDDD.n434" "VDDD.n433" 0.00387928
resist "VDDD.n432" "VDDD.n431" 0.00387928
resist "VDDD.n4850" "VDDD.n377" 0.00387928
resist "VDDD.n4846" "VDDD.n378" 0.00387928
resist "VDDD.n408" "VDDD.n379" 0.00387928
resist "VDDD.n409" "VDDD.n380" 0.00387928
resist "VDDD.n410" "VDDD.n381" 0.00387928
resist "VDDD.n411" "VDDD.n382" 0.00387928
resist "VDDD.n412" "VDDD.n383" 0.00387928
resist "VDDD.n413" "VDDD.n384" 0.00387928
resist "VDDD.n414" "VDDD.n385" 0.00387928
resist "VDDD.n415" "VDDD.n386" 0.00387928
resist "VDDD.n416" "VDDD.n387" 0.00387928
resist "VDDD.n417" "VDDD.n388" 0.00387928
resist "VDDD.n418" "VDDD.n389" 0.00387928
resist "VDDD.n419" "VDDD.n390" 0.00387928
resist "VDDD.n420" "VDDD.n391" 0.00387928
resist "VDDD.n421" "VDDD.n392" 0.00387928
resist "VDDD.n422" "VDDD.n393" 0.00387928
resist "VDDD.n423" "VDDD.n394" 0.00387928
resist "VDDD.n424" "VDDD.n395" 0.00387928
resist "VDDD.n425" "VDDD.n396" 0.00387928
resist "VDDD.n426" "VDDD.n397" 0.00387928
resist "VDDD.n427" "VDDD.n398" 0.00387928
resist "VDDD.n428" "VDDD.n399" 0.00387928
resist "VDDD.n4856" "VDDD.n401" 0.00387928
resist "VDDD.n429" "VDDD.n428" 0.00387928
resist "VDDD.n432" "VDDD.n399" 0.00387928
resist "VDDD.n431" "VDDD.n427" 0.00387928
resist "VDDD.n434" "VDDD.n398" 0.00387928
resist "VDDD.n433" "VDDD.n426" 0.00387928
resist "VDDD.n436" "VDDD.n397" 0.00387928
resist "VDDD.n435" "VDDD.n425" 0.00387928
resist "VDDD.n438" "VDDD.n396" 0.00387928
resist "VDDD.n437" "VDDD.n424" 0.00387928
resist "VDDD.n440" "VDDD.n395" 0.00387928
resist "VDDD.n439" "VDDD.n423" 0.00387928
resist "VDDD.n442" "VDDD.n394" 0.00387928
resist "VDDD.n441" "VDDD.n422" 0.00387928
resist "VDDD.n444" "VDDD.n393" 0.00387928
resist "VDDD.n443" "VDDD.n421" 0.00387928
resist "VDDD.n446" "VDDD.n392" 0.00387928
resist "VDDD.n445" "VDDD.n420" 0.00387928
resist "VDDD.n448" "VDDD.n391" 0.00387928
resist "VDDD.n447" "VDDD.n419" 0.00387928
resist "VDDD.n450" "VDDD.n390" 0.00387928
resist "VDDD.n449" "VDDD.n418" 0.00387928
resist "VDDD.n452" "VDDD.n389" 0.00387928
resist "VDDD.n451" "VDDD.n417" 0.00387928
resist "VDDD.n454" "VDDD.n388" 0.00387928
resist "VDDD.n453" "VDDD.n416" 0.00387928
resist "VDDD.n456" "VDDD.n387" 0.00387928
resist "VDDD.n455" "VDDD.n415" 0.00387928
resist "VDDD.n458" "VDDD.n386" 0.00387928
resist "VDDD.n457" "VDDD.n414" 0.00387928
resist "VDDD.n460" "VDDD.n385" 0.00387928
resist "VDDD.n459" "VDDD.n413" 0.00387928
resist "VDDD.n462" "VDDD.n384" 0.00387928
resist "VDDD.n461" "VDDD.n412" 0.00387928
resist "VDDD.n464" "VDDD.n383" 0.00387928
resist "VDDD.n463" "VDDD.n411" 0.00387928
resist "VDDD.n466" "VDDD.n382" 0.00387928
resist "VDDD.n465" "VDDD.n410" 0.00387928
resist "VDDD.n468" "VDDD.n381" 0.00387928
resist "VDDD.n467" "VDDD.n409" 0.00387928
resist "VDDD.n470" "VDDD.n380" 0.00387928
resist "VDDD.n469" "VDDD.n408" 0.00387928
resist "VDDD.n471" "VDDD.n379" 0.00387928
resist "VDDD.n4846" "VDDD.n4844" 0.00387928
resist "VDDD.n4852" "VDDD.n378" 0.00387928
resist "VDDD.n4852" "VDDD.n472" 0.00387928
resist "VDDD.n4854" "VDDD.n377" 0.00387928
resist "VDDD.n1107" "VDDD.n1106" 0.00393008
resist "VDDD.n1265" "VDDD.n1264" 0.00393008
resist "VDDD.n1076" "VDDD.n995" 0.0039848
resist "VDDD.n999" "VDDD.n966" 0.0039848
resist "VDDD.n1042" "VDDD.n994" 0.0039848
resist "VDDD.n1043" "VDDD.n993" 0.0039848
resist "VDDD.n1044" "VDDD.n992" 0.0039848
resist "VDDD.n1045" "VDDD.n991" 0.0039848
resist "VDDD.n1046" "VDDD.n990" 0.0039848
resist "VDDD.n1047" "VDDD.n989" 0.0039848
resist "VDDD.n1048" "VDDD.n988" 0.0039848
resist "VDDD.n1049" "VDDD.n987" 0.0039848
resist "VDDD.n1050" "VDDD.n986" 0.0039848
resist "VDDD.n1051" "VDDD.n985" 0.0039848
resist "VDDD.n1052" "VDDD.n984" 0.0039848
resist "VDDD.n1053" "VDDD.n983" 0.0039848
resist "VDDD.n1054" "VDDD.n982" 0.0039848
resist "VDDD.n1055" "VDDD.n981" 0.0039848
resist "VDDD.n1056" "VDDD.n980" 0.0039848
resist "VDDD.n1057" "VDDD.n979" 0.0039848
resist "VDDD.n1058" "VDDD.n978" 0.0039848
resist "VDDD.n1059" "VDDD.n977" 0.0039848
resist "VDDD.n1060" "VDDD.n976" 0.0039848
resist "VDDD.n1061" "VDDD.n975" 0.0039848
resist "VDDD.n1062" "VDDD.n974" 0.0039848
resist "VDDD.n1063" "VDDD.n973" 0.0039848
resist "VDDD.n1064" "VDDD.n972" 0.0039848
resist "VDDD.n1065" "VDDD.n971" 0.0039848
resist "VDDD.n1066" "VDDD.n970" 0.0039848
resist "VDDD.n1067" "VDDD.n969" 0.0039848
resist "VDDD.n1068" "VDDD.n968" 0.0039848
resist "VDDD.n1069" "VDDD.n967" 0.0039848
resist "VDDD.n1070" "VDDD.n965" 0.0039848
resist "VDDD.n1041" "VDDD.n994" 0.0039848
resist "VDDD.n1010" "VDDD.n993" 0.0039848
resist "VDDD.n1011" "VDDD.n992" 0.0039848
resist "VDDD.n1012" "VDDD.n991" 0.0039848
resist "VDDD.n1013" "VDDD.n990" 0.0039848
resist "VDDD.n1014" "VDDD.n989" 0.0039848
resist "VDDD.n1015" "VDDD.n988" 0.0039848
resist "VDDD.n1016" "VDDD.n987" 0.0039848
resist "VDDD.n1017" "VDDD.n986" 0.0039848
resist "VDDD.n1018" "VDDD.n985" 0.0039848
resist "VDDD.n1019" "VDDD.n984" 0.0039848
resist "VDDD.n1020" "VDDD.n983" 0.0039848
resist "VDDD.n1021" "VDDD.n982" 0.0039848
resist "VDDD.n1022" "VDDD.n981" 0.0039848
resist "VDDD.n1023" "VDDD.n980" 0.0039848
resist "VDDD.n1024" "VDDD.n979" 0.0039848
resist "VDDD.n1025" "VDDD.n978" 0.0039848
resist "VDDD.n1026" "VDDD.n977" 0.0039848
resist "VDDD.n1027" "VDDD.n976" 0.0039848
resist "VDDD.n1028" "VDDD.n975" 0.0039848
resist "VDDD.n1029" "VDDD.n974" 0.0039848
resist "VDDD.n1030" "VDDD.n973" 0.0039848
resist "VDDD.n1031" "VDDD.n972" 0.0039848
resist "VDDD.n1032" "VDDD.n971" 0.0039848
resist "VDDD.n1033" "VDDD.n970" 0.0039848
resist "VDDD.n1034" "VDDD.n969" 0.0039848
resist "VDDD.n1035" "VDDD.n968" 0.0039848
resist "VDDD.n1036" "VDDD.n967" 0.0039848
resist "VDDD.n1037" "VDDD.n966" 0.0039848
resist "VDDD.n1197" "VDDD.n995" 0.0039848
resist "VDDD.n1076" "VDDD.n1041" 0.0039848
resist "VDDD.n1042" "VDDD.n936" 0.0039848
resist "VDDD.n1010" "VDDD.n936" 0.0039848
resist "VDDD.n1043" "VDDD.n937" 0.0039848
resist "VDDD.n1011" "VDDD.n937" 0.0039848
resist "VDDD.n1044" "VDDD.n938" 0.0039848
resist "VDDD.n1012" "VDDD.n938" 0.0039848
resist "VDDD.n1045" "VDDD.n939" 0.0039848
resist "VDDD.n1013" "VDDD.n939" 0.0039848
resist "VDDD.n1046" "VDDD.n940" 0.0039848
resist "VDDD.n1014" "VDDD.n940" 0.0039848
resist "VDDD.n1047" "VDDD.n941" 0.0039848
resist "VDDD.n1015" "VDDD.n941" 0.0039848
resist "VDDD.n1048" "VDDD.n942" 0.0039848
resist "VDDD.n1016" "VDDD.n942" 0.0039848
resist "VDDD.n1049" "VDDD.n943" 0.0039848
resist "VDDD.n1017" "VDDD.n943" 0.0039848
resist "VDDD.n1050" "VDDD.n944" 0.0039848
resist "VDDD.n1018" "VDDD.n944" 0.0039848
resist "VDDD.n1051" "VDDD.n945" 0.0039848
resist "VDDD.n1019" "VDDD.n945" 0.0039848
resist "VDDD.n1052" "VDDD.n946" 0.0039848
resist "VDDD.n1020" "VDDD.n946" 0.0039848
resist "VDDD.n1053" "VDDD.n947" 0.0039848
resist "VDDD.n1021" "VDDD.n947" 0.0039848
resist "VDDD.n1054" "VDDD.n948" 0.0039848
resist "VDDD.n1022" "VDDD.n948" 0.0039848
resist "VDDD.n1055" "VDDD.n949" 0.0039848
resist "VDDD.n1023" "VDDD.n949" 0.0039848
resist "VDDD.n1056" "VDDD.n950" 0.0039848
resist "VDDD.n1024" "VDDD.n950" 0.0039848
resist "VDDD.n1057" "VDDD.n951" 0.0039848
resist "VDDD.n1025" "VDDD.n951" 0.0039848
resist "VDDD.n1058" "VDDD.n952" 0.0039848
resist "VDDD.n1026" "VDDD.n952" 0.0039848
resist "VDDD.n1059" "VDDD.n953" 0.0039848
resist "VDDD.n1027" "VDDD.n953" 0.0039848
resist "VDDD.n1060" "VDDD.n954" 0.0039848
resist "VDDD.n1028" "VDDD.n954" 0.0039848
resist "VDDD.n1061" "VDDD.n955" 0.0039848
resist "VDDD.n1029" "VDDD.n955" 0.0039848
resist "VDDD.n1062" "VDDD.n956" 0.0039848
resist "VDDD.n1030" "VDDD.n956" 0.0039848
resist "VDDD.n1063" "VDDD.n957" 0.0039848
resist "VDDD.n1031" "VDDD.n957" 0.0039848
resist "VDDD.n1064" "VDDD.n958" 0.0039848
resist "VDDD.n1032" "VDDD.n958" 0.0039848
resist "VDDD.n1065" "VDDD.n959" 0.0039848
resist "VDDD.n1033" "VDDD.n959" 0.0039848
resist "VDDD.n1066" "VDDD.n960" 0.0039848
resist "VDDD.n1034" "VDDD.n960" 0.0039848
resist "VDDD.n1067" "VDDD.n961" 0.0039848
resist "VDDD.n1035" "VDDD.n961" 0.0039848
resist "VDDD.n1068" "VDDD.n962" 0.0039848
resist "VDDD.n1036" "VDDD.n962" 0.0039848
resist "VDDD.n1069" "VDDD.n963" 0.0039848
resist "VDDD.n1037" "VDDD.n963" 0.0039848
resist "VDDD.n999" "VDDD.n964" 0.0039848
resist "VDDD.n1070" "VDDD.n964" 0.0039848
resist "VDDD.n1263" "VDDD.n1257" 0.0039848
resist "VDDD.n1447" "VDDD.n1446" 0.0039848
resist "VDDD.n1439" "VDDD.n1438" 0.0039848
resist "VDDD.n1438" "VDDD.n1200" 0.0039848
resist "VDDD.n1432" "VDDD.n1428" 0.0039848
resist "VDDD.n1432" "VDDD.n1431" 0.0039848
resist "VDDD.n1425" "VDDD.n1424" 0.0039848
resist "VDDD.n1415" "VDDD.n1414" 0.0039848
resist "VDDD.n1412" "VDDD.n1411" 0.0039848
resist "VDDD.n1403" "VDDD.n1402" 0.0039848
resist "VDDD.n1400" "VDDD.n1399" 0.0039848
resist "VDDD.n1391" "VDDD.n1390" 0.0039848
resist "VDDD.n1388" "VDDD.n1387" 0.0039848
resist "VDDD.n1379" "VDDD.n1378" 0.0039848
resist "VDDD.n1376" "VDDD.n1375" 0.0039848
resist "VDDD.n1367" "VDDD.n1366" 0.0039848
resist "VDDD.n1364" "VDDD.n1363" 0.0039848
resist "VDDD.n1355" "VDDD.n1354" 0.0039848
resist "VDDD.n1352" "VDDD.n1351" 0.0039848
resist "VDDD.n1343" "VDDD.n1342" 0.0039848
resist "VDDD.n1340" "VDDD.n1339" 0.0039848
resist "VDDD.n1331" "VDDD.n1330" 0.0039848
resist "VDDD.n1328" "VDDD.n1327" 0.0039848
resist "VDDD.n1319" "VDDD.n1318" 0.0039848
resist "VDDD.n1316" "VDDD.n1315" 0.0039848
resist "VDDD.n1307" "VDDD.n1306" 0.0039848
resist "VDDD.n1304" "VDDD.n1303" 0.0039848
resist "VDDD.n1295" "VDDD.n1294" 0.0039848
resist "VDDD.n1292" "VDDD.n1291" 0.0039848
resist "VDDD.n1283" "VDDD.n1282" 0.0039848
resist "VDDD.n1280" "VDDD.n1279" 0.0039848
resist "VDDD.n1271" "VDDD.n1270" 0.0039848
resist "VDDD.n1268" "VDDD.n1267" 0.0039848
resist "VDDD.n1426" "VDDD.n1425" 0.0039848
resist "VDDD.n1414" "VDDD.n1205" 0.0039848
resist "VDDD.n1413" "VDDD.n1412" 0.0039848
resist "VDDD.n1402" "VDDD.n1209" 0.0039848
resist "VDDD.n1401" "VDDD.n1400" 0.0039848
resist "VDDD.n1390" "VDDD.n1213" 0.0039848
resist "VDDD.n1389" "VDDD.n1388" 0.0039848
resist "VDDD.n1378" "VDDD.n1217" 0.0039848
resist "VDDD.n1377" "VDDD.n1376" 0.0039848
resist "VDDD.n1366" "VDDD.n1221" 0.0039848
resist "VDDD.n1365" "VDDD.n1364" 0.0039848
resist "VDDD.n1354" "VDDD.n1225" 0.0039848
resist "VDDD.n1353" "VDDD.n1352" 0.0039848
resist "VDDD.n1342" "VDDD.n1229" 0.0039848
resist "VDDD.n1341" "VDDD.n1340" 0.0039848
resist "VDDD.n1330" "VDDD.n1233" 0.0039848
resist "VDDD.n1329" "VDDD.n1328" 0.0039848
resist "VDDD.n1318" "VDDD.n1237" 0.0039848
resist "VDDD.n1317" "VDDD.n1316" 0.0039848
resist "VDDD.n1306" "VDDD.n1241" 0.0039848
resist "VDDD.n1305" "VDDD.n1304" 0.0039848
resist "VDDD.n1294" "VDDD.n1245" 0.0039848
resist "VDDD.n1293" "VDDD.n1292" 0.0039848
resist "VDDD.n1282" "VDDD.n1249" 0.0039848
resist "VDDD.n1281" "VDDD.n1280" 0.0039848
resist "VDDD.n1270" "VDDD.n1253" 0.0039848
resist "VDDD.n1269" "VDDD.n1268" 0.0039848
resist "VDDD.n1446" "VDDD.n1445" 0.0039848
resist "VDDD.n1445" "VDDD.n1439" 0.0039848
resist "VDDD.n1430" "VDDD.n1200" 0.0039848
resist "VDDD.n1431" "VDDD.n1430" 0.0039848
resist "VDDD.n1428" "VDDD.n1427" 0.0039848
resist "VDDD.n1427" "VDDD.n1426" 0.0039848
resist "VDDD.n1424" "VDDD.n1423" 0.0039848
resist "VDDD.n1423" "VDDD.n1205" 0.0039848
resist "VDDD.n1416" "VDDD.n1415" 0.0039848
resist "VDDD.n1416" "VDDD.n1413" 0.0039848
resist "VDDD.n1411" "VDDD.n1410" 0.0039848
resist "VDDD.n1410" "VDDD.n1209" 0.0039848
resist "VDDD.n1404" "VDDD.n1403" 0.0039848
resist "VDDD.n1404" "VDDD.n1401" 0.0039848
resist "VDDD.n1399" "VDDD.n1398" 0.0039848
resist "VDDD.n1398" "VDDD.n1213" 0.0039848
resist "VDDD.n1392" "VDDD.n1391" 0.0039848
resist "VDDD.n1392" "VDDD.n1389" 0.0039848
resist "VDDD.n1387" "VDDD.n1386" 0.0039848
resist "VDDD.n1386" "VDDD.n1217" 0.0039848
resist "VDDD.n1380" "VDDD.n1379" 0.0039848
resist "VDDD.n1380" "VDDD.n1377" 0.0039848
resist "VDDD.n1375" "VDDD.n1374" 0.0039848
resist "VDDD.n1374" "VDDD.n1221" 0.0039848
resist "VDDD.n1368" "VDDD.n1367" 0.0039848
resist "VDDD.n1368" "VDDD.n1365" 0.0039848
resist "VDDD.n1363" "VDDD.n1362" 0.0039848
resist "VDDD.n1362" "VDDD.n1225" 0.0039848
resist "VDDD.n1356" "VDDD.n1355" 0.0039848
resist "VDDD.n1356" "VDDD.n1353" 0.0039848
resist "VDDD.n1351" "VDDD.n1350" 0.0039848
resist "VDDD.n1350" "VDDD.n1229" 0.0039848
resist "VDDD.n1344" "VDDD.n1343" 0.0039848
resist "VDDD.n1344" "VDDD.n1341" 0.0039848
resist "VDDD.n1339" "VDDD.n1338" 0.0039848
resist "VDDD.n1338" "VDDD.n1233" 0.0039848
resist "VDDD.n1332" "VDDD.n1331" 0.0039848
resist "VDDD.n1332" "VDDD.n1329" 0.0039848
resist "VDDD.n1327" "VDDD.n1326" 0.0039848
resist "VDDD.n1326" "VDDD.n1237" 0.0039848
resist "VDDD.n1320" "VDDD.n1319" 0.0039848
resist "VDDD.n1320" "VDDD.n1317" 0.0039848
resist "VDDD.n1315" "VDDD.n1314" 0.0039848
resist "VDDD.n1314" "VDDD.n1241" 0.0039848
resist "VDDD.n1308" "VDDD.n1307" 0.0039848
resist "VDDD.n1308" "VDDD.n1305" 0.0039848
resist "VDDD.n1303" "VDDD.n1302" 0.0039848
resist "VDDD.n1302" "VDDD.n1245" 0.0039848
resist "VDDD.n1296" "VDDD.n1295" 0.0039848
resist "VDDD.n1296" "VDDD.n1293" 0.0039848
resist "VDDD.n1291" "VDDD.n1290" 0.0039848
resist "VDDD.n1290" "VDDD.n1249" 0.0039848
resist "VDDD.n1284" "VDDD.n1283" 0.0039848
resist "VDDD.n1284" "VDDD.n1281" 0.0039848
resist "VDDD.n1279" "VDDD.n1278" 0.0039848
resist "VDDD.n1278" "VDDD.n1253" 0.0039848
resist "VDDD.n1272" "VDDD.n1271" 0.0039848
resist "VDDD.n1272" "VDDD.n1269" 0.0039848
resist "VDDD.n1267" "VDDD.n1266" 0.0039848
resist "VDDD.n1266" "VDDD.n1257" 0.0039848
resist "VDDD.n2019" "VDDD.n1884" 0.00448219
resist "VDDD.n2034" "VDDD.n2033" 0.00448219
resist "VDDD.n2032" "VDDD.n2028" 0.00448219
resist "VDDD.n2025" "VDDD.n2023" 0.00448219
resist "VDDD.n2082" "VDDD.n2072" 0.00448219
resist "VDDD.n2092" "VDDD.n2076" 0.00448219
resist "VDDD.n2079" "VDDD.n2073" 0.00448219
resist "VDDD.n2089" "VDDD.n2074" 0.00448219
resist "VDDD.n1852" "VDDD.n1851" 0.00448219
resist "VDDD.n1852" "VDDD.n1838" 0.00448219
resist "VDDD.n1853" "VDDD.n1850" 0.00448219
resist "VDDD.n1856" "VDDD.n1850" 0.00448219
resist "VDDD.n2069" "VDDD.n1853" 0.00448219
resist "VDDD.n1856" "VDDD.n1845" 0.00448219
resist "VDDD.n1851" "VDDD.n1845" 0.00448219
resist "VDDD.n2071" "VDDD.n1838" 0.00448219
resist "VDDD.n2083" "VDDD.n2082" 0.00448219
resist "VDDD.n2083" "VDDD.n2074" 0.00448219
resist "VDDD.n2089" "VDDD.n2079" 0.00448219
resist "VDDD.n2076" "VDDD.n2073" 0.00448219
resist "VDDD.n1869" "VDDD.n1865" 0.00448219
resist "VDDD.n1870" "VDDD.n1868" 0.00448219
resist "VDDD.n1882" "VDDD.n1866" 0.00448219
resist "VDDD.n2040" "VDDD.n2039" 0.00448219
resist "VDDD.n2043" "VDDD.n1869" 0.00448219
resist "VDDD.n1870" "VDDD.n1865" 0.00448219
resist "VDDD.n1882" "VDDD.n1868" 0.00448219
resist "VDDD.n2039" "VDDD.n1866" 0.00448219
resist "VDDD.n2036" "VDDD.n1884" 0.00448219
resist "VDDD.n2025" "VDDD.n2019" 0.00448219
resist "VDDD.n2028" "VDDD.n2023" 0.00448219
resist "VDDD.n2033" "VDDD.n2032" 0.00448219
resist "VDDD.n2163" "VDDD.n1813" 0.00448219
resist "VDDD.n2178" "VDDD.n2177" 0.00448219
resist "VDDD.n2176" "VDDD.n2172" 0.00448219
resist "VDDD.n2169" "VDDD.n2167" 0.00448219
resist "VDDD.n2226" "VDDD.n2216" 0.00448219
resist "VDDD.n2236" "VDDD.n2220" 0.00448219
resist "VDDD.n2223" "VDDD.n2217" 0.00448219
resist "VDDD.n2233" "VDDD.n2218" 0.00448219
resist "VDDD.n1781" "VDDD.n1780" 0.00448219
resist "VDDD.n1781" "VDDD.n1767" 0.00448219
resist "VDDD.n1782" "VDDD.n1779" 0.00448219
resist "VDDD.n1785" "VDDD.n1779" 0.00448219
resist "VDDD.n2213" "VDDD.n1782" 0.00448219
resist "VDDD.n1785" "VDDD.n1774" 0.00448219
resist "VDDD.n1780" "VDDD.n1774" 0.00448219
resist "VDDD.n2215" "VDDD.n1767" 0.00448219
resist "VDDD.n2227" "VDDD.n2226" 0.00448219
resist "VDDD.n2227" "VDDD.n2218" 0.00448219
resist "VDDD.n2233" "VDDD.n2223" 0.00448219
resist "VDDD.n2220" "VDDD.n2217" 0.00448219
resist "VDDD.n1798" "VDDD.n1794" 0.00448219
resist "VDDD.n1799" "VDDD.n1797" 0.00448219
resist "VDDD.n1811" "VDDD.n1795" 0.00448219
resist "VDDD.n2184" "VDDD.n2183" 0.00448219
resist "VDDD.n2187" "VDDD.n1798" 0.00448219
resist "VDDD.n1799" "VDDD.n1794" 0.00448219
resist "VDDD.n1811" "VDDD.n1797" 0.00448219
resist "VDDD.n2183" "VDDD.n1795" 0.00448219
resist "VDDD.n2180" "VDDD.n1813" 0.00448219
resist "VDDD.n2169" "VDDD.n2163" 0.00448219
resist "VDDD.n2172" "VDDD.n2167" 0.00448219
resist "VDDD.n2177" "VDDD.n2176" 0.00448219
resist "VDDD.n2307" "VDDD.n1742" 0.00448219
resist "VDDD.n2322" "VDDD.n2321" 0.00448219
resist "VDDD.n2320" "VDDD.n2316" 0.00448219
resist "VDDD.n2313" "VDDD.n2311" 0.00448219
resist "VDDD.n2370" "VDDD.n2360" 0.00448219
resist "VDDD.n2380" "VDDD.n2364" 0.00448219
resist "VDDD.n2367" "VDDD.n2361" 0.00448219
resist "VDDD.n2377" "VDDD.n2362" 0.00448219
resist "VDDD.n1710" "VDDD.n1709" 0.00448219
resist "VDDD.n1710" "VDDD.n1696" 0.00448219
resist "VDDD.n1711" "VDDD.n1708" 0.00448219
resist "VDDD.n1714" "VDDD.n1708" 0.00448219
resist "VDDD.n2357" "VDDD.n1711" 0.00448219
resist "VDDD.n1714" "VDDD.n1703" 0.00448219
resist "VDDD.n1709" "VDDD.n1703" 0.00448219
resist "VDDD.n2359" "VDDD.n1696" 0.00448219
resist "VDDD.n2371" "VDDD.n2370" 0.00448219
resist "VDDD.n2371" "VDDD.n2362" 0.00448219
resist "VDDD.n2377" "VDDD.n2367" 0.00448219
resist "VDDD.n2364" "VDDD.n2361" 0.00448219
resist "VDDD.n1727" "VDDD.n1723" 0.00448219
resist "VDDD.n1728" "VDDD.n1726" 0.00448219
resist "VDDD.n1740" "VDDD.n1724" 0.00448219
resist "VDDD.n2328" "VDDD.n2327" 0.00448219
resist "VDDD.n2331" "VDDD.n1727" 0.00448219
resist "VDDD.n1728" "VDDD.n1723" 0.00448219
resist "VDDD.n1740" "VDDD.n1726" 0.00448219
resist "VDDD.n2327" "VDDD.n1724" 0.00448219
resist "VDDD.n2324" "VDDD.n1742" 0.00448219
resist "VDDD.n2313" "VDDD.n2307" 0.00448219
resist "VDDD.n2316" "VDDD.n2311" 0.00448219
resist "VDDD.n2321" "VDDD.n2320" 0.00448219
resist "VDDD.n2451" "VDDD.n1671" 0.00448219
resist "VDDD.n2466" "VDDD.n2465" 0.00448219
resist "VDDD.n2464" "VDDD.n2460" 0.00448219
resist "VDDD.n2457" "VDDD.n2455" 0.00448219
resist "VDDD.n2514" "VDDD.n2504" 0.00448219
resist "VDDD.n2524" "VDDD.n2508" 0.00448219
resist "VDDD.n2511" "VDDD.n2505" 0.00448219
resist "VDDD.n2521" "VDDD.n2506" 0.00448219
resist "VDDD.n1639" "VDDD.n1638" 0.00448219
resist "VDDD.n1639" "VDDD.n1625" 0.00448219
resist "VDDD.n1640" "VDDD.n1637" 0.00448219
resist "VDDD.n1643" "VDDD.n1637" 0.00448219
resist "VDDD.n2501" "VDDD.n1640" 0.00448219
resist "VDDD.n1643" "VDDD.n1632" 0.00448219
resist "VDDD.n1638" "VDDD.n1632" 0.00448219
resist "VDDD.n2503" "VDDD.n1625" 0.00448219
resist "VDDD.n2515" "VDDD.n2514" 0.00448219
resist "VDDD.n2515" "VDDD.n2506" 0.00448219
resist "VDDD.n2521" "VDDD.n2511" 0.00448219
resist "VDDD.n2508" "VDDD.n2505" 0.00448219
resist "VDDD.n1656" "VDDD.n1652" 0.00448219
resist "VDDD.n1657" "VDDD.n1655" 0.00448219
resist "VDDD.n1669" "VDDD.n1653" 0.00448219
resist "VDDD.n2472" "VDDD.n2471" 0.00448219
resist "VDDD.n2475" "VDDD.n1656" 0.00448219
resist "VDDD.n1657" "VDDD.n1652" 0.00448219
resist "VDDD.n1669" "VDDD.n1655" 0.00448219
resist "VDDD.n2471" "VDDD.n1653" 0.00448219
resist "VDDD.n2468" "VDDD.n1671" 0.00448219
resist "VDDD.n2457" "VDDD.n2451" 0.00448219
resist "VDDD.n2460" "VDDD.n2455" 0.00448219
resist "VDDD.n2465" "VDDD.n2464" 0.00448219
resist "VDDD.n2595" "VDDD.n1600" 0.00448219
resist "VDDD.n2610" "VDDD.n2609" 0.00448219
resist "VDDD.n2608" "VDDD.n2604" 0.00448219
resist "VDDD.n2601" "VDDD.n2599" 0.00448219
resist "VDDD.n2658" "VDDD.n2648" 0.00448219
resist "VDDD.n2668" "VDDD.n2652" 0.00448219
resist "VDDD.n2655" "VDDD.n2649" 0.00448219
resist "VDDD.n2665" "VDDD.n2650" 0.00448219
resist "VDDD.n1568" "VDDD.n1567" 0.00448219
resist "VDDD.n1568" "VDDD.n1554" 0.00448219
resist "VDDD.n1569" "VDDD.n1566" 0.00448219
resist "VDDD.n1572" "VDDD.n1566" 0.00448219
resist "VDDD.n2645" "VDDD.n1569" 0.00448219
resist "VDDD.n1572" "VDDD.n1561" 0.00448219
resist "VDDD.n1567" "VDDD.n1561" 0.00448219
resist "VDDD.n2647" "VDDD.n1554" 0.00448219
resist "VDDD.n2659" "VDDD.n2658" 0.00448219
resist "VDDD.n2659" "VDDD.n2650" 0.00448219
resist "VDDD.n2665" "VDDD.n2655" 0.00448219
resist "VDDD.n2652" "VDDD.n2649" 0.00448219
resist "VDDD.n1585" "VDDD.n1581" 0.00448219
resist "VDDD.n1586" "VDDD.n1584" 0.00448219
resist "VDDD.n1598" "VDDD.n1582" 0.00448219
resist "VDDD.n2616" "VDDD.n2615" 0.00448219
resist "VDDD.n2619" "VDDD.n1585" 0.00448219
resist "VDDD.n1586" "VDDD.n1581" 0.00448219
resist "VDDD.n1598" "VDDD.n1584" 0.00448219
resist "VDDD.n2615" "VDDD.n1582" 0.00448219
resist "VDDD.n2612" "VDDD.n1600" 0.00448219
resist "VDDD.n2601" "VDDD.n2595" 0.00448219
resist "VDDD.n2604" "VDDD.n2599" 0.00448219
resist "VDDD.n2609" "VDDD.n2608" 0.00448219
resist "VDDD.n2738" "VDDD.n1529" 0.00448219
resist "VDDD.n2746" "VDDD.n2740" 0.00448219
resist "VDDD.n2749" "VDDD.n2741" 0.00448219
resist "VDDD.n2753" "VDDD.n2742" 0.00448219
resist "VDDD.n2801" "VDDD.n2791" 0.00448219
resist "VDDD.n2811" "VDDD.n2795" 0.00448219
resist "VDDD.n2798" "VDDD.n2792" 0.00448219
resist "VDDD.n2808" "VDDD.n2793" 0.00448219
resist "VDDD.n1497" "VDDD.n1496" 0.00448219
resist "VDDD.n1497" "VDDD.n1483" 0.00448219
resist "VDDD.n1498" "VDDD.n1495" 0.00448219
resist "VDDD.n1501" "VDDD.n1495" 0.00448219
resist "VDDD.n2788" "VDDD.n1498" 0.00448219
resist "VDDD.n1501" "VDDD.n1490" 0.00448219
resist "VDDD.n1496" "VDDD.n1490" 0.00448219
resist "VDDD.n2790" "VDDD.n1483" 0.00448219
resist "VDDD.n2802" "VDDD.n2801" 0.00448219
resist "VDDD.n2802" "VDDD.n2793" 0.00448219
resist "VDDD.n2808" "VDDD.n2798" 0.00448219
resist "VDDD.n2795" "VDDD.n2792" 0.00448219
resist "VDDD.n1514" "VDDD.n1510" 0.00448219
resist "VDDD.n1515" "VDDD.n1513" 0.00448219
resist "VDDD.n1527" "VDDD.n1511" 0.00448219
resist "VDDD.n2759" "VDDD.n2758" 0.00448219
resist "VDDD.n2762" "VDDD.n1514" 0.00448219
resist "VDDD.n1515" "VDDD.n1510" 0.00448219
resist "VDDD.n1527" "VDDD.n1513" 0.00448219
resist "VDDD.n2758" "VDDD.n1511" 0.00448219
resist "VDDD.n2755" "VDDD.n1529" 0.00448219
resist "VDDD.n2742" "VDDD.n2738" 0.00448219
resist "VDDD.n2753" "VDDD.n2741" 0.00448219
resist "VDDD.n2749" "VDDD.n2746" 0.00448219
resist "VDDD.n3242" "VDDD.n3239" 0.00448219
resist "VDDD.n3450" "VDDD.n3252" 0.00448219
resist "VDDD.n3450" "VDDD.n3241" 0.00448219
resist "VDDD.n3448" "VDDD.n3442" 0.00448219
resist "VDDD.n3195" "VDDD.n3192" 0.00448219
resist "VDDD.n3619" "VDDD.n3205" 0.00448219
resist "VDDD.n3619" "VDDD.n3194" 0.00448219
resist "VDDD.n3617" "VDDD.n3611" 0.00448219
resist "VDDD.n3148" "VDDD.n3145" 0.00448219
resist "VDDD.n3788" "VDDD.n3158" 0.00448219
resist "VDDD.n3788" "VDDD.n3147" 0.00448219
resist "VDDD.n3786" "VDDD.n3780" 0.00448219
resist "VDDD.n3101" "VDDD.n3098" 0.00448219
resist "VDDD.n3957" "VDDD.n3111" 0.00448219
resist "VDDD.n3957" "VDDD.n3100" 0.00448219
resist "VDDD.n3955" "VDDD.n3949" 0.00448219
resist "VDDD.n2980" "VDDD.n2973" 0.00448219
resist "VDDD.n2979" "VDDD.n2978" 0.00448219
resist "VDDD.n2977" "VDDD.n2976" 0.00448219
resist "VDDD.n4037" "VDDD.n2974" 0.00448219
resist "VDDD.n2994" "VDDD.n2989" 0.00448219
resist "VDDD.n2999" "VDDD.n2993" 0.00448219
resist "VDDD.n2992" "VDDD.n2990" 0.00448219
resist "VDDD.n4034" "VDDD.n2988" 0.00448219
resist "VDDD.n4032" "VDDD.n2994" 0.00448219
resist "VDDD.n2999" "VDDD.n2989" 0.00448219
resist "VDDD.n2993" "VDDD.n2992" 0.00448219
resist "VDDD.n2990" "VDDD.n2988" 0.00448219
resist "VDDD.n4049" "VDDD.n2980" 0.00448219
resist "VDDD.n2978" "VDDD.n2973" 0.00448219
resist "VDDD.n4037" "VDDD.n2979" 0.00448219
resist "VDDD.n2976" "VDDD.n2974" 0.00448219
resist "VDDD.n3992" "VDDD.n3013" 0.00448219
resist "VDDD.n3988" "VDDD.n3986" 0.00448219
resist "VDDD.n3996" "VDDD.n3015" 0.00448219
resist "VDDD.n3995" "VDDD.n3994" 0.00448219
resist "VDDD.n3983" "VDDD.n3033" 0.00448219
resist "VDDD.n3983" "VDDD.n3034" 0.00448219
resist "VDDD.n3980" "VDDD.n3021" 0.00448219
resist "VDDD.n3980" "VDDD.n3979" 0.00448219
resist "VDDD.n3993" "VDDD.n3992" 0.00448219
resist "VDDD.n3994" "VDDD.n3993" 0.00448219
resist "VDDD.n3996" "VDDD.n3995" 0.00448219
resist "VDDD.n3986" "VDDD.n3015" 0.00448219
resist "VDDD.n3985" "VDDD.n3021" 0.00448219
resist "VDDD.n3979" "VDDD.n3037" 0.00448219
resist "VDDD.n3037" "VDDD.n3033" 0.00448219
resist "VDDD.n3034" "VDDD.n3030" 0.00448219
resist "VDDD.n3837" "VDDD.n3834" 0.00448219
resist "VDDD.n3836" "VDDD.n3828" 0.00448219
resist "VDDD.n3850" "VDDD.n3829" 0.00448219
resist "VDDD.n3851" "VDDD.n3107" 0.00448219
resist "VDDD.n3848" "VDDD.n3837" 0.00448219
resist "VDDD.n3834" "VDDD.n3828" 0.00448219
resist "VDDD.n3836" "VDDD.n3829" 0.00448219
resist "VDDD.n3851" "VDDD.n3850" 0.00448219
resist "VDDD.n3959" "VDDD.n3101" 0.00448219
resist "VDDD.n3111" "VDDD.n3098" 0.00448219
resist "VDDD.n3954" "VDDD.n3100" 0.00448219
resist "VDDD.n3955" "VDDD.n3954" 0.00448219
resist "VDDD.n3885" "VDDD.n3817" 0.00448219
resist "VDDD.n3893" "VDDD.n3810" 0.00448219
resist "VDDD.n3876" "VDDD.n3818" 0.00448219
resist "VDDD.n3887" "VDDD.n3880" 0.00448219
resist "VDDD.n3803" "VDDD.n3802" 0.00448219
resist "VDDD.n3805" "VDDD.n3803" 0.00448219
resist "VDDD.n3804" "VDDD.n3801" 0.00448219
resist "VDDD.n3806" "VDDD.n3801" 0.00448219
resist "VDDD.n3886" "VDDD.n3885" 0.00448219
resist "VDDD.n3887" "VDDD.n3886" 0.00448219
resist "VDDD.n3880" "VDDD.n3876" 0.00448219
resist "VDDD.n3818" "VDDD.n3810" 0.00448219
resist "VDDD.n3897" "VDDD.n3804" 0.00448219
resist "VDDD.n3806" "VDDD.n3798" 0.00448219
resist "VDDD.n3802" "VDDD.n3798" 0.00448219
resist "VDDD.n3805" "VDDD.n3795" 0.00448219
resist "VDDD.n3668" "VDDD.n3665" 0.00448219
resist "VDDD.n3667" "VDDD.n3659" 0.00448219
resist "VDDD.n3681" "VDDD.n3660" 0.00448219
resist "VDDD.n3682" "VDDD.n3154" 0.00448219
resist "VDDD.n3679" "VDDD.n3668" 0.00448219
resist "VDDD.n3665" "VDDD.n3659" 0.00448219
resist "VDDD.n3667" "VDDD.n3660" 0.00448219
resist "VDDD.n3682" "VDDD.n3681" 0.00448219
resist "VDDD.n3790" "VDDD.n3148" 0.00448219
resist "VDDD.n3158" "VDDD.n3145" 0.00448219
resist "VDDD.n3785" "VDDD.n3147" 0.00448219
resist "VDDD.n3786" "VDDD.n3785" 0.00448219
resist "VDDD.n3716" "VDDD.n3648" 0.00448219
resist "VDDD.n3724" "VDDD.n3641" 0.00448219
resist "VDDD.n3707" "VDDD.n3649" 0.00448219
resist "VDDD.n3718" "VDDD.n3711" 0.00448219
resist "VDDD.n3634" "VDDD.n3633" 0.00448219
resist "VDDD.n3636" "VDDD.n3634" 0.00448219
resist "VDDD.n3635" "VDDD.n3632" 0.00448219
resist "VDDD.n3637" "VDDD.n3632" 0.00448219
resist "VDDD.n3717" "VDDD.n3716" 0.00448219
resist "VDDD.n3718" "VDDD.n3717" 0.00448219
resist "VDDD.n3711" "VDDD.n3707" 0.00448219
resist "VDDD.n3649" "VDDD.n3641" 0.00448219
resist "VDDD.n3728" "VDDD.n3635" 0.00448219
resist "VDDD.n3637" "VDDD.n3629" 0.00448219
resist "VDDD.n3633" "VDDD.n3629" 0.00448219
resist "VDDD.n3636" "VDDD.n3626" 0.00448219
resist "VDDD.n3499" "VDDD.n3496" 0.00448219
resist "VDDD.n3498" "VDDD.n3490" 0.00448219
resist "VDDD.n3512" "VDDD.n3491" 0.00448219
resist "VDDD.n3513" "VDDD.n3201" 0.00448219
resist "VDDD.n3510" "VDDD.n3499" 0.00448219
resist "VDDD.n3496" "VDDD.n3490" 0.00448219
resist "VDDD.n3498" "VDDD.n3491" 0.00448219
resist "VDDD.n3513" "VDDD.n3512" 0.00448219
resist "VDDD.n3621" "VDDD.n3195" 0.00448219
resist "VDDD.n3205" "VDDD.n3192" 0.00448219
resist "VDDD.n3616" "VDDD.n3194" 0.00448219
resist "VDDD.n3617" "VDDD.n3616" 0.00448219
resist "VDDD.n3547" "VDDD.n3479" 0.00448219
resist "VDDD.n3555" "VDDD.n3472" 0.00448219
resist "VDDD.n3538" "VDDD.n3480" 0.00448219
resist "VDDD.n3549" "VDDD.n3542" 0.00448219
resist "VDDD.n3465" "VDDD.n3464" 0.00448219
resist "VDDD.n3467" "VDDD.n3465" 0.00448219
resist "VDDD.n3466" "VDDD.n3463" 0.00448219
resist "VDDD.n3468" "VDDD.n3463" 0.00448219
resist "VDDD.n3548" "VDDD.n3547" 0.00448219
resist "VDDD.n3549" "VDDD.n3548" 0.00448219
resist "VDDD.n3542" "VDDD.n3538" 0.00448219
resist "VDDD.n3480" "VDDD.n3472" 0.00448219
resist "VDDD.n3559" "VDDD.n3466" 0.00448219
resist "VDDD.n3468" "VDDD.n3460" 0.00448219
resist "VDDD.n3464" "VDDD.n3460" 0.00448219
resist "VDDD.n3467" "VDDD.n3457" 0.00448219
resist "VDDD.n3329" "VDDD.n3326" 0.00448219
resist "VDDD.n3328" "VDDD.n3320" 0.00448219
resist "VDDD.n3342" "VDDD.n3321" 0.00448219
resist "VDDD.n3343" "VDDD.n3248" 0.00448219
resist "VDDD.n3340" "VDDD.n3329" 0.00448219
resist "VDDD.n3326" "VDDD.n3320" 0.00448219
resist "VDDD.n3328" "VDDD.n3321" 0.00448219
resist "VDDD.n3343" "VDDD.n3342" 0.00448219
resist "VDDD.n3452" "VDDD.n3242" 0.00448219
resist "VDDD.n3252" "VDDD.n3239" 0.00448219
resist "VDDD.n3447" "VDDD.n3241" 0.00448219
resist "VDDD.n3448" "VDDD.n3447" 0.00448219
resist "VDDD.n3377" "VDDD.n3309" 0.00448219
resist "VDDD.n3385" "VDDD.n3302" 0.00448219
resist "VDDD.n3368" "VDDD.n3310" 0.00448219
resist "VDDD.n3379" "VDDD.n3372" 0.00448219
resist "VDDD.n3295" "VDDD.n3294" 0.00448219
resist "VDDD.n3297" "VDDD.n3295" 0.00448219
resist "VDDD.n3296" "VDDD.n3293" 0.00448219
resist "VDDD.n3298" "VDDD.n3293" 0.00448219
resist "VDDD.n3378" "VDDD.n3377" 0.00448219
resist "VDDD.n3379" "VDDD.n3378" 0.00448219
resist "VDDD.n3372" "VDDD.n3368" 0.00448219
resist "VDDD.n3310" "VDDD.n3302" 0.00448219
resist "VDDD.n3389" "VDDD.n3296" 0.00448219
resist "VDDD.n3298" "VDDD.n3290" 0.00448219
resist "VDDD.n3294" "VDDD.n3290" 0.00448219
resist "VDDD.n3297" "VDDD.n3287" 0.00448219
resist "VDDD.n4361" "VDDD.n623" 0.00465
resist "VDDD.n4362" "VDDD.n4323" 0.00465
resist "VDDD.n4363" "VDDD.n4362" 0.00465
resist "VDDD.n4363" "VDDD.n691" 0.00465
resist "VDDD.n4367" "VDDD.n691" 0.00465
resist "VDDD.n4368" "VDDD.n4367" 0.00465
resist "VDDD.n4369" "VDDD.n4368" 0.00465
resist "VDDD.n4369" "VDDD.n763" 0.00465
resist "VDDD.n4373" "VDDD.n763" 0.00465
resist "VDDD.n4374" "VDDD.n4373" 0.00465
resist "VDDD.n4375" "VDDD.n4374" 0.00465
resist "VDDD.n4375" "VDDD.n761" 0.00465
resist "VDDD.n4379" "VDDD.n761" 0.00465
resist "VDDD.n4380" "VDDD.n4379" 0.00465
resist "VDDD.n4381" "VDDD.n4380" 0.00465
resist "VDDD.n4381" "VDDD.n759" 0.00465
resist "VDDD.n4385" "VDDD.n759" 0.00465
resist "VDDD.n4386" "VDDD.n4385" 0.00465
resist "VDDD.n4387" "VDDD.n4386" 0.00465
resist "VDDD.n4387" "VDDD.n757" 0.00465
resist "VDDD.n4391" "VDDD.n757" 0.00465
resist "VDDD.n4392" "VDDD.n4391" 0.00465
resist "VDDD.n4393" "VDDD.n4392" 0.00465
resist "VDDD.n4393" "VDDD.n755" 0.00465
resist "VDDD.n4397" "VDDD.n755" 0.00465
resist "VDDD.n4398" "VDDD.n4397" 0.00465
resist "VDDD.n4399" "VDDD.n4398" 0.00465
resist "VDDD.n4399" "VDDD.n753" 0.00465
resist "VDDD.n4403" "VDDD.n753" 0.00465
resist "VDDD.n4404" "VDDD.n4403" 0.00465
resist "VDDD.n4405" "VDDD.n4404" 0.00465
resist "VDDD.n4405" "VDDD.n751" 0.00465
resist "VDDD.n4409" "VDDD.n751" 0.00465
resist "VDDD.n4410" "VDDD.n4409" 0.00465
resist "VDDD.n4411" "VDDD.n4410" 0.00465
resist "VDDD.n4411" "VDDD.n749" 0.00465
resist "VDDD.n4415" "VDDD.n749" 0.00465
resist "VDDD.n4416" "VDDD.n4415" 0.00465
resist "VDDD.n4417" "VDDD.n4416" 0.00465
resist "VDDD.n4417" "VDDD.n747" 0.00465
resist "VDDD.n4421" "VDDD.n747" 0.00465
resist "VDDD.n4422" "VDDD.n4421" 0.00465
resist "VDDD.n4423" "VDDD.n4422" 0.00465
resist "VDDD.n4423" "VDDD.n745" 0.00465
resist "VDDD.n4427" "VDDD.n745" 0.00465
resist "VDDD.n4428" "VDDD.n4427" 0.00465
resist "VDDD.n4429" "VDDD.n4428" 0.00465
resist "VDDD.n4429" "VDDD.n743" 0.00465
resist "VDDD.n4433" "VDDD.n743" 0.00465
resist "VDDD.n4434" "VDDD.n4433" 0.00465
resist "VDDD.n4435" "VDDD.n4434" 0.00465
resist "VDDD.n4435" "VDDD.n741" 0.00465
resist "VDDD.n4439" "VDDD.n741" 0.00465
resist "VDDD.n4440" "VDDD.n4439" 0.00465
resist "VDDD.n4441" "VDDD.n4440" 0.00465
resist "VDDD.n4441" "VDDD.n739" 0.00465
resist "VDDD.n4445" "VDDD.n739" 0.00465
resist "VDDD.n4446" "VDDD.n4445" 0.00465
resist "VDDD.n4447" "VDDD.n4446" 0.00465
resist "VDDD.n4447" "VDDD.n737" 0.00465
resist "VDDD.n2027" "VDDD.n1969" 0.0049163
resist "VDDD.n2026" "VDDD.n1887" 0.0049163
resist "VDDD.n2171" "VDDD.n2113" 0.0049163
resist "VDDD.n2170" "VDDD.n1816" 0.0049163
resist "VDDD.n2315" "VDDD.n2257" 0.0049163
resist "VDDD.n2314" "VDDD.n1745" 0.0049163
resist "VDDD.n2459" "VDDD.n2401" 0.0049163
resist "VDDD.n2458" "VDDD.n1674" 0.0049163
resist "VDDD.n2603" "VDDD.n2545" 0.0049163
resist "VDDD.n2602" "VDDD.n1603" 0.0049163
resist "VDDD.n2750" "VDDD.n2689" 0.0049163
resist "VDDD.n2745" "VDDD.n1532" 0.0049163
resist "VDDD.n4050" "VDDD.n2975" 0.0049163
resist "VDDD.n4920" "VDDD.n4919" 0.00507662
resist "VDDD.n348" "VDDD.n336" 0.00507662
resist "VDDD.n4915" "VDDD.n336" 0.00507662
resist "VDDD.n4859" "VDDD.n4858" 0.00507662
resist "VDDD.n4913" "VDDD.n4912" 0.00507662
resist "VDDD.n4911" "VDDD.n4910" 0.00507662
resist "VDDD.n4909" "VDDD.n4908" 0.00507662
resist "VDDD.n4907" "VDDD.n4906" 0.00507662
resist "VDDD.n4905" "VDDD.n4904" 0.00507662
resist "VDDD.n4903" "VDDD.n4902" 0.00507662
resist "VDDD.n4901" "VDDD.n4900" 0.00507662
resist "VDDD.n4899" "VDDD.n4898" 0.00507662
resist "VDDD.n4897" "VDDD.n4896" 0.00507662
resist "VDDD.n4895" "VDDD.n4894" 0.00507662
resist "VDDD.n4893" "VDDD.n4892" 0.00507662
resist "VDDD.n4891" "VDDD.n4890" 0.00507662
resist "VDDD.n4889" "VDDD.n4888" 0.00507662
resist "VDDD.n4887" "VDDD.n4886" 0.00507662
resist "VDDD.n4885" "VDDD.n4884" 0.00507662
resist "VDDD.n4883" "VDDD.n4882" 0.00507662
resist "VDDD.n4881" "VDDD.n4880" 0.00507662
resist "VDDD.n4879" "VDDD.n4878" 0.00507662
resist "VDDD.n4877" "VDDD.n4876" 0.00507662
resist "VDDD.n4875" "VDDD.n4874" 0.00507662
resist "VDDD.n4873" "VDDD.n4872" 0.00507662
resist "VDDD.n4871" "VDDD.n4870" 0.00507662
resist "VDDD.n4869" "VDDD.n4868" 0.00507662
resist "VDDD.n4867" "VDDD.n4866" 0.00507662
resist "VDDD.n4865" "VDDD.n4864" 0.00507662
resist "VDDD.n4863" "VDDD.n4862" 0.00507662
resist "VDDD.n4861" "VDDD.n4860" 0.00507662
resist "VDDD.n340" "VDDD.n335" 0.00507662
resist "VDDD.n4913" "VDDD.n306" 0.00507662
resist "VDDD.n4911" "VDDD.n307" 0.00507662
resist "VDDD.n4909" "VDDD.n308" 0.00507662
resist "VDDD.n4907" "VDDD.n309" 0.00507662
resist "VDDD.n4905" "VDDD.n310" 0.00507662
resist "VDDD.n4903" "VDDD.n311" 0.00507662
resist "VDDD.n4901" "VDDD.n312" 0.00507662
resist "VDDD.n4899" "VDDD.n313" 0.00507662
resist "VDDD.n4897" "VDDD.n314" 0.00507662
resist "VDDD.n4895" "VDDD.n315" 0.00507662
resist "VDDD.n4893" "VDDD.n316" 0.00507662
resist "VDDD.n4891" "VDDD.n317" 0.00507662
resist "VDDD.n4889" "VDDD.n318" 0.00507662
resist "VDDD.n4887" "VDDD.n319" 0.00507662
resist "VDDD.n4885" "VDDD.n320" 0.00507662
resist "VDDD.n4883" "VDDD.n321" 0.00507662
resist "VDDD.n4881" "VDDD.n322" 0.00507662
resist "VDDD.n4879" "VDDD.n323" 0.00507662
resist "VDDD.n4877" "VDDD.n324" 0.00507662
resist "VDDD.n4875" "VDDD.n325" 0.00507662
resist "VDDD.n4873" "VDDD.n326" 0.00507662
resist "VDDD.n4871" "VDDD.n327" 0.00507662
resist "VDDD.n4869" "VDDD.n328" 0.00507662
resist "VDDD.n4867" "VDDD.n329" 0.00507662
resist "VDDD.n4865" "VDDD.n330" 0.00507662
resist "VDDD.n4863" "VDDD.n331" 0.00507662
resist "VDDD.n4861" "VDDD.n332" 0.00507662
resist "VDDD.n4859" "VDDD.n333" 0.00507662
resist "VDDD.n4919" "VDDD.n4918" 0.00507662
resist "VDDD.n4918" "VDDD.n4915" 0.00507662
resist "VDDD.n349" "VDDD.n348" 0.00507662
resist "VDDD.n349" "VDDD.n306" 0.00507662
resist "VDDD.n4912" "VDDD.n350" 0.00507662
resist "VDDD.n350" "VDDD.n307" 0.00507662
resist "VDDD.n4910" "VDDD.n351" 0.00507662
resist "VDDD.n351" "VDDD.n308" 0.00507662
resist "VDDD.n4908" "VDDD.n352" 0.00507662
resist "VDDD.n352" "VDDD.n309" 0.00507662
resist "VDDD.n4906" "VDDD.n353" 0.00507662
resist "VDDD.n353" "VDDD.n310" 0.00507662
resist "VDDD.n4904" "VDDD.n354" 0.00507662
resist "VDDD.n354" "VDDD.n311" 0.00507662
resist "VDDD.n4902" "VDDD.n355" 0.00507662
resist "VDDD.n355" "VDDD.n312" 0.00507662
resist "VDDD.n4900" "VDDD.n356" 0.00507662
resist "VDDD.n356" "VDDD.n313" 0.00507662
resist "VDDD.n4898" "VDDD.n357" 0.00507662
resist "VDDD.n357" "VDDD.n314" 0.00507662
resist "VDDD.n4896" "VDDD.n358" 0.00507662
resist "VDDD.n358" "VDDD.n315" 0.00507662
resist "VDDD.n4894" "VDDD.n359" 0.00507662
resist "VDDD.n359" "VDDD.n316" 0.00507662
resist "VDDD.n4892" "VDDD.n360" 0.00507662
resist "VDDD.n360" "VDDD.n317" 0.00507662
resist "VDDD.n4890" "VDDD.n361" 0.00507662
resist "VDDD.n361" "VDDD.n318" 0.00507662
resist "VDDD.n4888" "VDDD.n362" 0.00507662
resist "VDDD.n362" "VDDD.n319" 0.00507662
resist "VDDD.n4886" "VDDD.n363" 0.00507662
resist "VDDD.n363" "VDDD.n320" 0.00507662
resist "VDDD.n4884" "VDDD.n364" 0.00507662
resist "VDDD.n364" "VDDD.n321" 0.00507662
resist "VDDD.n4882" "VDDD.n365" 0.00507662
resist "VDDD.n365" "VDDD.n322" 0.00507662
resist "VDDD.n4880" "VDDD.n366" 0.00507662
resist "VDDD.n366" "VDDD.n323" 0.00507662
resist "VDDD.n4878" "VDDD.n367" 0.00507662
resist "VDDD.n367" "VDDD.n324" 0.00507662
resist "VDDD.n4876" "VDDD.n368" 0.00507662
resist "VDDD.n368" "VDDD.n325" 0.00507662
resist "VDDD.n4874" "VDDD.n369" 0.00507662
resist "VDDD.n369" "VDDD.n326" 0.00507662
resist "VDDD.n4872" "VDDD.n370" 0.00507662
resist "VDDD.n370" "VDDD.n327" 0.00507662
resist "VDDD.n4870" "VDDD.n371" 0.00507662
resist "VDDD.n371" "VDDD.n328" 0.00507662
resist "VDDD.n4868" "VDDD.n372" 0.00507662
resist "VDDD.n372" "VDDD.n329" 0.00507662
resist "VDDD.n4866" "VDDD.n373" 0.00507662
resist "VDDD.n373" "VDDD.n330" 0.00507662
resist "VDDD.n4864" "VDDD.n374" 0.00507662
resist "VDDD.n374" "VDDD.n331" 0.00507662
resist "VDDD.n4862" "VDDD.n375" 0.00507662
resist "VDDD.n375" "VDDD.n332" 0.00507662
resist "VDDD.n4860" "VDDD.n376" 0.00507662
resist "VDDD.n376" "VDDD.n333" 0.00507662
resist "VDDD.n4858" "VDDD.n334" 0.00507662
resist "VDDD.n340" "VDDD.n334" 0.00507662
resist "VDDD.n5252" "VDDD.n5216" 0.00558
resist "VDDD.n5250" "VDDD.n5216" 0.00558
resist "VDDD.n1956" "VDDD.n0" 0.00558
resist "VDDD.n1966" "VDDD.n1956" 0.00558
resist "VDDD.n1833" "VDDD.n1829" 0.00558
resist "VDDD.n2099" "VDDD.n1829" 0.00558
resist "VDDD.n2100" "VDDD.n2099" 0.00558
resist "VDDD.n2101" "VDDD.n2100" 0.00558
resist "VDDD.n2106" "VDDD.n2105" 0.00558
resist "VDDD.n2107" "VDDD.n2106" 0.00558
resist "VDDD.n2107" "VDDD.n1818" 0.00558
resist "VDDD.n2112" "VDDD.n1818" 0.00558
resist "VDDD.n1762" "VDDD.n1758" 0.00558
resist "VDDD.n2243" "VDDD.n1758" 0.00558
resist "VDDD.n2244" "VDDD.n2243" 0.00558
resist "VDDD.n2245" "VDDD.n2244" 0.00558
resist "VDDD.n2250" "VDDD.n2249" 0.00558
resist "VDDD.n2251" "VDDD.n2250" 0.00558
resist "VDDD.n2251" "VDDD.n1747" 0.00558
resist "VDDD.n2256" "VDDD.n1747" 0.00558
resist "VDDD.n1691" "VDDD.n1687" 0.00558
resist "VDDD.n2387" "VDDD.n1687" 0.00558
resist "VDDD.n2388" "VDDD.n2387" 0.00558
resist "VDDD.n2389" "VDDD.n2388" 0.00558
resist "VDDD.n2394" "VDDD.n2393" 0.00558
resist "VDDD.n2395" "VDDD.n2394" 0.00558
resist "VDDD.n2395" "VDDD.n1676" 0.00558
resist "VDDD.n2400" "VDDD.n1676" 0.00558
resist "VDDD.n1620" "VDDD.n1616" 0.00558
resist "VDDD.n2531" "VDDD.n1616" 0.00558
resist "VDDD.n2532" "VDDD.n2531" 0.00558
resist "VDDD.n2533" "VDDD.n2532" 0.00558
resist "VDDD.n2538" "VDDD.n2537" 0.00558
resist "VDDD.n2539" "VDDD.n2538" 0.00558
resist "VDDD.n2539" "VDDD.n1605" 0.00558
resist "VDDD.n2544" "VDDD.n1605" 0.00558
resist "VDDD.n1549" "VDDD.n1545" 0.00558
resist "VDDD.n2675" "VDDD.n1545" 0.00558
resist "VDDD.n2676" "VDDD.n2675" 0.00558
resist "VDDD.n2677" "VDDD.n2676" 0.00558
resist "VDDD.n2682" "VDDD.n2681" 0.00558
resist "VDDD.n2683" "VDDD.n2682" 0.00558
resist "VDDD.n2683" "VDDD.n1534" 0.00558
resist "VDDD.n2688" "VDDD.n1534" 0.00558
resist "VDDD.n1478" "VDDD.n1474" 0.00558
resist "VDDD.n2818" "VDDD.n1474" 0.00558
resist "VDDD.n2819" "VDDD.n2818" 0.00558
resist "VDDD.n2820" "VDDD.n2819" 0.00558
resist "VDDD.n2825" "VDDD.n2824" 0.00558
resist "VDDD.n2826" "VDDD.n2825" 0.00558
resist "VDDD.n2826" "VDDD.n1463" 0.00558
resist "VDDD.n2831" "VDDD.n1463" 0.00558
resist "VDDD.n2832" "VDDD.n1462" 0.00558
resist "VDDD.n2859" "VDDD.n1462" 0.00558
resist "VDDD.n2860" "VDDD.n2859" 0.00558
resist "VDDD.n2861" "VDDD.n2860" 0.00558
resist "VDDD.n2861" "VDDD.n1460" 0.00558
resist "VDDD.n2865" "VDDD.n1460" 0.00558
resist "VDDD.n2866" "VDDD.n2865" 0.00558
resist "VDDD.n2867" "VDDD.n2866" 0.00558
resist "VDDD.n2867" "VDDD.n1458" 0.00558
resist "VDDD.n2871" "VDDD.n1458" 0.00558
resist "VDDD.n2872" "VDDD.n2871" 0.00558
resist "VDDD.n2873" "VDDD.n2872" 0.00558
resist "VDDD.n2873" "VDDD.n1456" 0.00558
resist "VDDD.n2877" "VDDD.n1456" 0.00558
resist "VDDD.n2878" "VDDD.n2877" 0.00558
resist "VDDD.n2879" "VDDD.n2878" 0.00558
resist "VDDD.n2879" "VDDD.n1454" 0.00558
resist "VDDD.n2883" "VDDD.n1454" 0.00558
resist "VDDD.n2884" "VDDD.n2883" 0.00558
resist "VDDD.n2885" "VDDD.n2884" 0.00558
resist "VDDD.n2885" "VDDD.n1452" 0.00558
resist "VDDD.n2889" "VDDD.n1452" 0.00558
resist "VDDD.n2890" "VDDD.n2889" 0.00558
resist "VDDD.n2891" "VDDD.n2890" 0.00558
resist "VDDD.n2891" "VDDD.n1450" 0.00558
resist "VDDD.n2895" "VDDD.n1450" 0.00558
resist "VDDD.n2896" "VDDD.n2895" 0.00558
resist "VDDD.n2897" "VDDD.n2896" 0.00558
resist "VDDD.n1449" "VDDD.n922" 0.00558
resist "VDDD.n1436" "VDDD.n922" 0.00558
resist "VDDD.n1436" "VDDD.n1435" 0.00558
resist "VDDD.n1435" "VDDD.n1434" 0.00558
resist "VDDD.n1434" "VDDD.n1202" 0.00558
resist "VDDD.n1420" "VDDD.n1202" 0.00558
resist "VDDD.n1421" "VDDD.n1420" 0.00558
resist "VDDD.n1421" "VDDD.n1419" 0.00558
resist "VDDD.n1419" "VDDD.n1418" 0.00558
resist "VDDD.n1418" "VDDD.n1207" 0.00558
resist "VDDD.n1408" "VDDD.n1207" 0.00558
resist "VDDD.n1408" "VDDD.n1407" 0.00558
resist "VDDD.n1407" "VDDD.n1406" 0.00558
resist "VDDD.n1406" "VDDD.n1211" 0.00558
resist "VDDD.n1396" "VDDD.n1211" 0.00558
resist "VDDD.n1396" "VDDD.n1395" 0.00558
resist "VDDD.n1395" "VDDD.n1394" 0.00558
resist "VDDD.n1394" "VDDD.n1215" 0.00558
resist "VDDD.n1384" "VDDD.n1215" 0.00558
resist "VDDD.n1384" "VDDD.n1383" 0.00558
resist "VDDD.n1383" "VDDD.n1382" 0.00558
resist "VDDD.n1382" "VDDD.n1219" 0.00558
resist "VDDD.n1372" "VDDD.n1219" 0.00558
resist "VDDD.n1372" "VDDD.n1371" 0.00558
resist "VDDD.n1371" "VDDD.n1370" 0.00558
resist "VDDD.n1370" "VDDD.n1223" 0.00558
resist "VDDD.n1360" "VDDD.n1223" 0.00558
resist "VDDD.n1360" "VDDD.n1359" 0.00558
resist "VDDD.n1359" "VDDD.n1358" 0.00558
resist "VDDD.n1358" "VDDD.n1227" 0.00558
resist "VDDD.n1348" "VDDD.n1227" 0.00558
resist "VDDD.n1348" "VDDD.n1347" 0.00558
resist "VDDD.n1347" "VDDD.n1346" 0.00558
resist "VDDD.n1346" "VDDD.n1231" 0.00558
resist "VDDD.n1336" "VDDD.n1231" 0.00558
resist "VDDD.n1336" "VDDD.n1335" 0.00558
resist "VDDD.n1335" "VDDD.n1334" 0.00558
resist "VDDD.n1334" "VDDD.n1235" 0.00558
resist "VDDD.n1324" "VDDD.n1235" 0.00558
resist "VDDD.n1324" "VDDD.n1323" 0.00558
resist "VDDD.n1323" "VDDD.n1322" 0.00558
resist "VDDD.n1322" "VDDD.n1239" 0.00558
resist "VDDD.n1312" "VDDD.n1239" 0.00558
resist "VDDD.n1312" "VDDD.n1311" 0.00558
resist "VDDD.n1311" "VDDD.n1310" 0.00558
resist "VDDD.n1310" "VDDD.n1243" 0.00558
resist "VDDD.n1300" "VDDD.n1243" 0.00558
resist "VDDD.n1300" "VDDD.n1299" 0.00558
resist "VDDD.n1299" "VDDD.n1298" 0.00558
resist "VDDD.n1298" "VDDD.n1247" 0.00558
resist "VDDD.n1288" "VDDD.n1247" 0.00558
resist "VDDD.n1288" "VDDD.n1287" 0.00558
resist "VDDD.n1287" "VDDD.n1286" 0.00558
resist "VDDD.n1286" "VDDD.n1251" 0.00558
resist "VDDD.n1276" "VDDD.n1251" 0.00558
resist "VDDD.n1276" "VDDD.n1275" 0.00558
resist "VDDD.n1275" "VDDD.n1274" 0.00558
resist "VDDD.n1274" "VDDD.n1255" 0.00558
resist "VDDD.n5156" "VDDD.n69" 0.00558
resist "VDDD.n69" "VDDD.n68" 0.00558
resist "VDDD.n3394" "VDDD.n143" 0.00558
resist "VDDD.n3395" "VDDD.n3394" 0.00558
resist "VDDD.n3395" "VDDD.n3279" 0.00558
resist "VDDD.n3399" "VDDD.n3279" 0.00558
resist "VDDD.n3402" "VDDD.n3401" 0.00558
resist "VDDD.n3402" "VDDD.n3269" 0.00558
resist "VDDD.n3406" "VDDD.n3269" 0.00558
resist "VDDD.n3407" "VDDD.n3406" 0.00558
resist "VDDD.n3563" "VDDD.n3562" 0.00558
resist "VDDD.n3564" "VDDD.n3563" 0.00558
resist "VDDD.n3564" "VDDD.n3232" 0.00558
resist "VDDD.n3568" "VDDD.n3232" 0.00558
resist "VDDD.n3571" "VDDD.n3570" 0.00558
resist "VDDD.n3571" "VDDD.n3222" 0.00558
resist "VDDD.n3575" "VDDD.n3222" 0.00558
resist "VDDD.n3576" "VDDD.n3575" 0.00558
resist "VDDD.n3732" "VDDD.n3731" 0.00558
resist "VDDD.n3733" "VDDD.n3732" 0.00558
resist "VDDD.n3733" "VDDD.n3185" 0.00558
resist "VDDD.n3737" "VDDD.n3185" 0.00558
resist "VDDD.n3740" "VDDD.n3739" 0.00558
resist "VDDD.n3740" "VDDD.n3175" 0.00558
resist "VDDD.n3744" "VDDD.n3175" 0.00558
resist "VDDD.n3745" "VDDD.n3744" 0.00558
resist "VDDD.n3901" "VDDD.n3900" 0.00558
resist "VDDD.n3902" "VDDD.n3901" 0.00558
resist "VDDD.n3902" "VDDD.n3138" 0.00558
resist "VDDD.n3906" "VDDD.n3138" 0.00558
resist "VDDD.n3909" "VDDD.n3908" 0.00558
resist "VDDD.n3909" "VDDD.n3128" 0.00558
resist "VDDD.n3913" "VDDD.n3128" 0.00558
resist "VDDD.n3914" "VDDD.n3913" 0.00558
resist "VDDD.n3961" "VDDD.n3093" 0.00558
resist "VDDD.n3966" "VDDD.n3093" 0.00558
resist "VDDD.n3967" "VDDD.n3966" 0.00558
resist "VDDD.n3968" "VDDD.n3967" 0.00558
resist "VDDD.n3972" "VDDD.n3971" 0.00558
resist "VDDD.n3973" "VDDD.n3972" 0.00558
resist "VDDD.n3973" "VDDD.n3089" 0.00558
resist "VDDD.n3089" "VDDD.n3086" 0.00558
resist "VDDD.n4052" "VDDD.n4051" 0.00558
resist "VDDD.n4052" "VDDD.n2972" 0.00558
resist "VDDD.n2972" "VDDD.n2971" 0.00558
resist "VDDD.n2971" "VDDD.n849" 0.00558
resist "VDDD.n2967" "VDDD.n849" 0.00558
resist "VDDD.n2967" "VDDD.n2966" 0.00558
resist "VDDD.n2966" "VDDD.n2965" 0.00558
resist "VDDD.n2965" "VDDD.n851" 0.00558
resist "VDDD.n2961" "VDDD.n851" 0.00558
resist "VDDD.n2961" "VDDD.n2960" 0.00558
resist "VDDD.n2960" "VDDD.n2959" 0.00558
resist "VDDD.n2959" "VDDD.n853" 0.00558
resist "VDDD.n2955" "VDDD.n853" 0.00558
resist "VDDD.n2955" "VDDD.n2954" 0.00558
resist "VDDD.n2954" "VDDD.n2953" 0.00558
resist "VDDD.n2953" "VDDD.n855" 0.00558
resist "VDDD.n2949" "VDDD.n855" 0.00558
resist "VDDD.n2949" "VDDD.n2948" 0.00558
resist "VDDD.n2948" "VDDD.n2947" 0.00558
resist "VDDD.n2947" "VDDD.n857" 0.00558
resist "VDDD.n2943" "VDDD.n857" 0.00558
resist "VDDD.n2943" "VDDD.n2942" 0.00558
resist "VDDD.n2942" "VDDD.n2941" 0.00558
resist "VDDD.n2941" "VDDD.n859" 0.00558
resist "VDDD.n2937" "VDDD.n859" 0.00558
resist "VDDD.n2937" "VDDD.n2936" 0.00558
resist "VDDD.n2936" "VDDD.n2935" 0.00558
resist "VDDD.n2935" "VDDD.n861" 0.00558
resist "VDDD.n1195" "VDDD.n1194" 0.00558
resist "VDDD.n1194" "VDDD.n1193" 0.00558
resist "VDDD.n1193" "VDDD.n1078" 0.00558
resist "VDDD.n1189" "VDDD.n1078" 0.00558
resist "VDDD.n1189" "VDDD.n1188" 0.00558
resist "VDDD.n1188" "VDDD.n1187" 0.00558
resist "VDDD.n1187" "VDDD.n1080" 0.00558
resist "VDDD.n1183" "VDDD.n1080" 0.00558
resist "VDDD.n1183" "VDDD.n1182" 0.00558
resist "VDDD.n1182" "VDDD.n1181" 0.00558
resist "VDDD.n1181" "VDDD.n1082" 0.00558
resist "VDDD.n1177" "VDDD.n1082" 0.00558
resist "VDDD.n1177" "VDDD.n1176" 0.00558
resist "VDDD.n1176" "VDDD.n1175" 0.00558
resist "VDDD.n1175" "VDDD.n1084" 0.00558
resist "VDDD.n1171" "VDDD.n1084" 0.00558
resist "VDDD.n1171" "VDDD.n1170" 0.00558
resist "VDDD.n1170" "VDDD.n1169" 0.00558
resist "VDDD.n1169" "VDDD.n1086" 0.00558
resist "VDDD.n1165" "VDDD.n1086" 0.00558
resist "VDDD.n1165" "VDDD.n1164" 0.00558
resist "VDDD.n1164" "VDDD.n1163" 0.00558
resist "VDDD.n1163" "VDDD.n1088" 0.00558
resist "VDDD.n1159" "VDDD.n1088" 0.00558
resist "VDDD.n1159" "VDDD.n1158" 0.00558
resist "VDDD.n1158" "VDDD.n1157" 0.00558
resist "VDDD.n1157" "VDDD.n1090" 0.00558
resist "VDDD.n1153" "VDDD.n1090" 0.00558
resist "VDDD.n1153" "VDDD.n1152" 0.00558
resist "VDDD.n1152" "VDDD.n1151" 0.00558
resist "VDDD.n1151" "VDDD.n1092" 0.00558
resist "VDDD.n1147" "VDDD.n1092" 0.00558
resist "VDDD.n1147" "VDDD.n1146" 0.00558
resist "VDDD.n1146" "VDDD.n1145" 0.00558
resist "VDDD.n1145" "VDDD.n1094" 0.00558
resist "VDDD.n1141" "VDDD.n1094" 0.00558
resist "VDDD.n1141" "VDDD.n1140" 0.00558
resist "VDDD.n1140" "VDDD.n1139" 0.00558
resist "VDDD.n1139" "VDDD.n1096" 0.00558
resist "VDDD.n1135" "VDDD.n1096" 0.00558
resist "VDDD.n1135" "VDDD.n1134" 0.00558
resist "VDDD.n1134" "VDDD.n1133" 0.00558
resist "VDDD.n1133" "VDDD.n1098" 0.00558
resist "VDDD.n1129" "VDDD.n1098" 0.00558
resist "VDDD.n1129" "VDDD.n1128" 0.00558
resist "VDDD.n1128" "VDDD.n1127" 0.00558
resist "VDDD.n1127" "VDDD.n1100" 0.00558
resist "VDDD.n1123" "VDDD.n1100" 0.00558
resist "VDDD.n1123" "VDDD.n1122" 0.00558
resist "VDDD.n1122" "VDDD.n1121" 0.00558
resist "VDDD.n1121" "VDDD.n1102" 0.00558
resist "VDDD.n1117" "VDDD.n1102" 0.00558
resist "VDDD.n1117" "VDDD.n1116" 0.00558
resist "VDDD.n1116" "VDDD.n1115" 0.00558
resist "VDDD.n1115" "VDDD.n1104" 0.00558
resist "VDDD.n1111" "VDDD.n1104" 0.00558
resist "VDDD.n1111" "VDDD.n1110" 0.00558
resist "VDDD.n1110" "VDDD.n1109" 0.00558
resist "VDDD.n4495" "VDDD.n4494" 0.00598099
resist "VDDD.n4655" "VDDD.n558" 0.00607309
resist "VDDD.n559" "VDDD.n500" 0.00607309
resist "VDDD.n4462" "VDDD.n500" 0.00607309
resist "VDDD.n4463" "VDDD.n501" 0.00607309
resist "VDDD.n4464" "VDDD.n502" 0.00607309
resist "VDDD.n4465" "VDDD.n503" 0.00607309
resist "VDDD.n4466" "VDDD.n504" 0.00607309
resist "VDDD.n4467" "VDDD.n505" 0.00607309
resist "VDDD.n4468" "VDDD.n506" 0.00607309
resist "VDDD.n4469" "VDDD.n507" 0.00607309
resist "VDDD.n4470" "VDDD.n508" 0.00607309
resist "VDDD.n4471" "VDDD.n509" 0.00607309
resist "VDDD.n4472" "VDDD.n510" 0.00607309
resist "VDDD.n4473" "VDDD.n511" 0.00607309
resist "VDDD.n4474" "VDDD.n512" 0.00607309
resist "VDDD.n4475" "VDDD.n513" 0.00607309
resist "VDDD.n4476" "VDDD.n514" 0.00607309
resist "VDDD.n4477" "VDDD.n515" 0.00607309
resist "VDDD.n4478" "VDDD.n516" 0.00607309
resist "VDDD.n4479" "VDDD.n517" 0.00607309
resist "VDDD.n4480" "VDDD.n518" 0.00607309
resist "VDDD.n4481" "VDDD.n519" 0.00607309
resist "VDDD.n4482" "VDDD.n520" 0.00607309
resist "VDDD.n4483" "VDDD.n521" 0.00607309
resist "VDDD.n4484" "VDDD.n522" 0.00607309
resist "VDDD.n4485" "VDDD.n523" 0.00607309
resist "VDDD.n4486" "VDDD.n524" 0.00607309
resist "VDDD.n4487" "VDDD.n525" 0.00607309
resist "VDDD.n4488" "VDDD.n526" 0.00607309
resist "VDDD.n4489" "VDDD.n527" 0.00607309
resist "VDDD.n4490" "VDDD.n528" 0.00607309
resist "VDDD.n562" "VDDD.n501" 0.00607309
resist "VDDD.n563" "VDDD.n502" 0.00607309
resist "VDDD.n564" "VDDD.n503" 0.00607309
resist "VDDD.n565" "VDDD.n504" 0.00607309
resist "VDDD.n566" "VDDD.n505" 0.00607309
resist "VDDD.n567" "VDDD.n506" 0.00607309
resist "VDDD.n568" "VDDD.n507" 0.00607309
resist "VDDD.n569" "VDDD.n508" 0.00607309
resist "VDDD.n570" "VDDD.n509" 0.00607309
resist "VDDD.n571" "VDDD.n510" 0.00607309
resist "VDDD.n572" "VDDD.n511" 0.00607309
resist "VDDD.n573" "VDDD.n512" 0.00607309
resist "VDDD.n574" "VDDD.n513" 0.00607309
resist "VDDD.n575" "VDDD.n514" 0.00607309
resist "VDDD.n576" "VDDD.n515" 0.00607309
resist "VDDD.n577" "VDDD.n516" 0.00607309
resist "VDDD.n578" "VDDD.n517" 0.00607309
resist "VDDD.n579" "VDDD.n518" 0.00607309
resist "VDDD.n580" "VDDD.n519" 0.00607309
resist "VDDD.n581" "VDDD.n520" 0.00607309
resist "VDDD.n582" "VDDD.n521" 0.00607309
resist "VDDD.n583" "VDDD.n522" 0.00607309
resist "VDDD.n584" "VDDD.n523" 0.00607309
resist "VDDD.n585" "VDDD.n524" 0.00607309
resist "VDDD.n586" "VDDD.n525" 0.00607309
resist "VDDD.n587" "VDDD.n526" 0.00607309
resist "VDDD.n588" "VDDD.n527" 0.00607309
resist "VDDD.n589" "VDDD.n528" 0.00607309
resist "VDDD.n4655" "VDDD.n4654" 0.00607309
resist "VDDD.n4654" "VDDD.n559" 0.00607309
resist "VDDD.n4462" "VDDD.n557" 0.00607309
resist "VDDD.n562" "VDDD.n557" 0.00607309
resist "VDDD.n4463" "VDDD.n556" 0.00607309
resist "VDDD.n563" "VDDD.n556" 0.00607309
resist "VDDD.n4464" "VDDD.n555" 0.00607309
resist "VDDD.n564" "VDDD.n555" 0.00607309
resist "VDDD.n4465" "VDDD.n554" 0.00607309
resist "VDDD.n565" "VDDD.n554" 0.00607309
resist "VDDD.n4466" "VDDD.n553" 0.00607309
resist "VDDD.n566" "VDDD.n553" 0.00607309
resist "VDDD.n4467" "VDDD.n552" 0.00607309
resist "VDDD.n567" "VDDD.n552" 0.00607309
resist "VDDD.n4468" "VDDD.n551" 0.00607309
resist "VDDD.n568" "VDDD.n551" 0.00607309
resist "VDDD.n4469" "VDDD.n550" 0.00607309
resist "VDDD.n569" "VDDD.n550" 0.00607309
resist "VDDD.n4470" "VDDD.n549" 0.00607309
resist "VDDD.n570" "VDDD.n549" 0.00607309
resist "VDDD.n4471" "VDDD.n548" 0.00607309
resist "VDDD.n571" "VDDD.n548" 0.00607309
resist "VDDD.n4472" "VDDD.n547" 0.00607309
resist "VDDD.n572" "VDDD.n547" 0.00607309
resist "VDDD.n4473" "VDDD.n546" 0.00607309
resist "VDDD.n573" "VDDD.n546" 0.00607309
resist "VDDD.n4474" "VDDD.n545" 0.00607309
resist "VDDD.n574" "VDDD.n545" 0.00607309
resist "VDDD.n4475" "VDDD.n544" 0.00607309
resist "VDDD.n575" "VDDD.n544" 0.00607309
resist "VDDD.n4476" "VDDD.n543" 0.00607309
resist "VDDD.n576" "VDDD.n543" 0.00607309
resist "VDDD.n4477" "VDDD.n542" 0.00607309
resist "VDDD.n577" "VDDD.n542" 0.00607309
resist "VDDD.n4478" "VDDD.n541" 0.00607309
resist "VDDD.n578" "VDDD.n541" 0.00607309
resist "VDDD.n4479" "VDDD.n540" 0.00607309
resist "VDDD.n579" "VDDD.n540" 0.00607309
resist "VDDD.n4480" "VDDD.n539" 0.00607309
resist "VDDD.n580" "VDDD.n539" 0.00607309
resist "VDDD.n4481" "VDDD.n538" 0.00607309
resist "VDDD.n581" "VDDD.n538" 0.00607309
resist "VDDD.n4482" "VDDD.n537" 0.00607309
resist "VDDD.n582" "VDDD.n537" 0.00607309
resist "VDDD.n4483" "VDDD.n536" 0.00607309
resist "VDDD.n583" "VDDD.n536" 0.00607309
resist "VDDD.n4484" "VDDD.n535" 0.00607309
resist "VDDD.n584" "VDDD.n535" 0.00607309
resist "VDDD.n4485" "VDDD.n534" 0.00607309
resist "VDDD.n585" "VDDD.n534" 0.00607309
resist "VDDD.n4486" "VDDD.n533" 0.00607309
resist "VDDD.n586" "VDDD.n533" 0.00607309
resist "VDDD.n4487" "VDDD.n532" 0.00607309
resist "VDDD.n587" "VDDD.n532" 0.00607309
resist "VDDD.n4488" "VDDD.n531" 0.00607309
resist "VDDD.n588" "VDDD.n531" 0.00607309
resist "VDDD.n4489" "VDDD.n530" 0.00607309
resist "VDDD.n589" "VDDD.n530" 0.00607309
resist "VDDD.n4490" "VDDD.n529" 0.00607309
resist "VDDD.n2857" "VDDD.n2833" 0.0062
resist "VDDD.n2858" "VDDD.n2857" 0.0062
resist "VDDD.n2858" "VDDD.n1461" 0.0062
resist "VDDD.n2862" "VDDD.n1461" 0.0062
resist "VDDD.n2863" "VDDD.n2862" 0.0062
resist "VDDD.n2864" "VDDD.n2863" 0.0062
resist "VDDD.n2864" "VDDD.n1459" 0.0062
resist "VDDD.n2868" "VDDD.n1459" 0.0062
resist "VDDD.n2869" "VDDD.n2868" 0.0062
resist "VDDD.n2870" "VDDD.n2869" 0.0062
resist "VDDD.n2870" "VDDD.n1457" 0.0062
resist "VDDD.n2874" "VDDD.n1457" 0.0062
resist "VDDD.n2875" "VDDD.n2874" 0.0062
resist "VDDD.n2876" "VDDD.n2875" 0.0062
resist "VDDD.n2876" "VDDD.n1455" 0.0062
resist "VDDD.n2880" "VDDD.n1455" 0.0062
resist "VDDD.n2881" "VDDD.n2880" 0.0062
resist "VDDD.n2882" "VDDD.n2881" 0.0062
resist "VDDD.n2882" "VDDD.n1453" 0.0062
resist "VDDD.n2886" "VDDD.n1453" 0.0062
resist "VDDD.n2887" "VDDD.n2886" 0.0062
resist "VDDD.n2888" "VDDD.n2887" 0.0062
resist "VDDD.n2888" "VDDD.n1451" 0.0062
resist "VDDD.n2892" "VDDD.n1451" 0.0062
resist "VDDD.n2893" "VDDD.n2892" 0.0062
resist "VDDD.n2894" "VDDD.n2893" 0.0062
resist "VDDD.n2894" "VDDD.n921" 0.0062
resist "VDDD.n2898" "VDDD.n921" 0.0062
resist "VDDD.n4053" "VDDD.n848" 0.0062
resist "VDDD.n4053" "VDDD.n847" 0.0062
resist "VDDD.n2970" "VDDD.n847" 0.0062
resist "VDDD.n2970" "VDDD.n2969" 0.0062
resist "VDDD.n2969" "VDDD.n2968" 0.0062
resist "VDDD.n2968" "VDDD.n850" 0.0062
resist "VDDD.n2964" "VDDD.n850" 0.0062
resist "VDDD.n2964" "VDDD.n2963" 0.0062
resist "VDDD.n2963" "VDDD.n2962" 0.0062
resist "VDDD.n2962" "VDDD.n852" 0.0062
resist "VDDD.n2958" "VDDD.n852" 0.0062
resist "VDDD.n2958" "VDDD.n2957" 0.0062
resist "VDDD.n2957" "VDDD.n2956" 0.0062
resist "VDDD.n2956" "VDDD.n854" 0.0062
resist "VDDD.n2952" "VDDD.n854" 0.0062
resist "VDDD.n2952" "VDDD.n2951" 0.0062
resist "VDDD.n2951" "VDDD.n2950" 0.0062
resist "VDDD.n2950" "VDDD.n856" 0.0062
resist "VDDD.n2946" "VDDD.n856" 0.0062
resist "VDDD.n2946" "VDDD.n2945" 0.0062
resist "VDDD.n2945" "VDDD.n2944" 0.0062
resist "VDDD.n2944" "VDDD.n858" 0.0062
resist "VDDD.n2940" "VDDD.n858" 0.0062
resist "VDDD.n2940" "VDDD.n2939" 0.0062
resist "VDDD.n2939" "VDDD.n2938" 0.0062
resist "VDDD.n2938" "VDDD.n860" 0.0062
resist "VDDD.n2934" "VDDD.n860" 0.0062
resist "VDDD.n2934" "VDDD.n2933" 0.0062
resist "VDDD.n2932" "VDDD.n813" 0.0062
resist "VDDD.n4684" "VDDD.n4680" 0.00676364
resist "VDDD.n4758" "VDDD.n4684" 0.00676364
resist "VDDD.n1196" "VDDD.n1077" 0.006975
resist "VDDD.n1192" "VDDD.n1077" 0.006975
resist "VDDD.n1192" "VDDD.n1191" 0.006975
resist "VDDD.n1191" "VDDD.n1190" 0.006975
resist "VDDD.n1190" "VDDD.n1079" 0.006975
resist "VDDD.n1186" "VDDD.n1079" 0.006975
resist "VDDD.n1186" "VDDD.n1185" 0.006975
resist "VDDD.n1185" "VDDD.n1184" 0.006975
resist "VDDD.n1184" "VDDD.n1081" 0.006975
resist "VDDD.n1180" "VDDD.n1081" 0.006975
resist "VDDD.n1180" "VDDD.n1179" 0.006975
resist "VDDD.n1179" "VDDD.n1178" 0.006975
resist "VDDD.n1178" "VDDD.n1083" 0.006975
resist "VDDD.n1174" "VDDD.n1083" 0.006975
resist "VDDD.n1174" "VDDD.n1173" 0.006975
resist "VDDD.n1173" "VDDD.n1172" 0.006975
resist "VDDD.n1172" "VDDD.n1085" 0.006975
resist "VDDD.n1168" "VDDD.n1085" 0.006975
resist "VDDD.n1168" "VDDD.n1167" 0.006975
resist "VDDD.n1167" "VDDD.n1166" 0.006975
resist "VDDD.n1166" "VDDD.n1087" 0.006975
resist "VDDD.n1162" "VDDD.n1087" 0.006975
resist "VDDD.n1162" "VDDD.n1161" 0.006975
resist "VDDD.n1161" "VDDD.n1160" 0.006975
resist "VDDD.n1160" "VDDD.n1089" 0.006975
resist "VDDD.n1156" "VDDD.n1089" 0.006975
resist "VDDD.n1156" "VDDD.n1155" 0.006975
resist "VDDD.n1155" "VDDD.n1154" 0.006975
resist "VDDD.n1154" "VDDD.n1091" 0.006975
resist "VDDD.n1150" "VDDD.n1091" 0.006975
resist "VDDD.n1150" "VDDD.n1149" 0.006975
resist "VDDD.n1149" "VDDD.n1148" 0.006975
resist "VDDD.n1148" "VDDD.n1093" 0.006975
resist "VDDD.n1144" "VDDD.n1093" 0.006975
resist "VDDD.n1144" "VDDD.n1143" 0.006975
resist "VDDD.n1143" "VDDD.n1142" 0.006975
resist "VDDD.n1142" "VDDD.n1095" 0.006975
resist "VDDD.n1138" "VDDD.n1095" 0.006975
resist "VDDD.n1138" "VDDD.n1137" 0.006975
resist "VDDD.n1137" "VDDD.n1136" 0.006975
resist "VDDD.n1136" "VDDD.n1097" 0.006975
resist "VDDD.n1132" "VDDD.n1097" 0.006975
resist "VDDD.n1132" "VDDD.n1131" 0.006975
resist "VDDD.n1131" "VDDD.n1130" 0.006975
resist "VDDD.n1130" "VDDD.n1099" 0.006975
resist "VDDD.n1126" "VDDD.n1099" 0.006975
resist "VDDD.n1126" "VDDD.n1125" 0.006975
resist "VDDD.n1125" "VDDD.n1124" 0.006975
resist "VDDD.n1124" "VDDD.n1101" 0.006975
resist "VDDD.n1120" "VDDD.n1101" 0.006975
resist "VDDD.n1120" "VDDD.n1119" 0.006975
resist "VDDD.n1119" "VDDD.n1118" 0.006975
resist "VDDD.n1118" "VDDD.n1103" 0.006975
resist "VDDD.n1114" "VDDD.n1103" 0.006975
resist "VDDD.n1114" "VDDD.n1113" 0.006975
resist "VDDD.n1113" "VDDD.n1112" 0.006975
resist "VDDD.n1112" "VDDD.n1105" 0.006975
resist "VDDD.n1108" "VDDD.n1105" 0.006975
resist "VDDD.n1108" "VDDD.n1107" 0.006975
resist "VDDD.n1448" "VDDD.n923" 0.006975
resist "VDDD.n1437" "VDDD.n923" 0.006975
resist "VDDD.n1437" "VDDD.n1201" 0.006975
resist "VDDD.n1433" "VDDD.n1201" 0.006975
resist "VDDD.n1433" "VDDD.n1203" 0.006975
resist "VDDD.n1204" "VDDD.n1203" 0.006975
resist "VDDD.n1422" "VDDD.n1204" 0.006975
resist "VDDD.n1422" "VDDD.n1206" 0.006975
resist "VDDD.n1417" "VDDD.n1206" 0.006975
resist "VDDD.n1417" "VDDD.n1208" 0.006975
resist "VDDD.n1409" "VDDD.n1208" 0.006975
resist "VDDD.n1409" "VDDD.n1210" 0.006975
resist "VDDD.n1405" "VDDD.n1210" 0.006975
resist "VDDD.n1405" "VDDD.n1212" 0.006975
resist "VDDD.n1397" "VDDD.n1212" 0.006975
resist "VDDD.n1397" "VDDD.n1214" 0.006975
resist "VDDD.n1393" "VDDD.n1214" 0.006975
resist "VDDD.n1393" "VDDD.n1216" 0.006975
resist "VDDD.n1385" "VDDD.n1216" 0.006975
resist "VDDD.n1385" "VDDD.n1218" 0.006975
resist "VDDD.n1381" "VDDD.n1218" 0.006975
resist "VDDD.n1381" "VDDD.n1220" 0.006975
resist "VDDD.n1373" "VDDD.n1220" 0.006975
resist "VDDD.n1373" "VDDD.n1222" 0.006975
resist "VDDD.n1369" "VDDD.n1222" 0.006975
resist "VDDD.n1369" "VDDD.n1224" 0.006975
resist "VDDD.n1361" "VDDD.n1224" 0.006975
resist "VDDD.n1361" "VDDD.n1226" 0.006975
resist "VDDD.n1357" "VDDD.n1226" 0.006975
resist "VDDD.n1357" "VDDD.n1228" 0.006975
resist "VDDD.n1349" "VDDD.n1228" 0.006975
resist "VDDD.n1349" "VDDD.n1230" 0.006975
resist "VDDD.n1345" "VDDD.n1230" 0.006975
resist "VDDD.n1345" "VDDD.n1232" 0.006975
resist "VDDD.n1337" "VDDD.n1232" 0.006975
resist "VDDD.n1337" "VDDD.n1234" 0.006975
resist "VDDD.n1333" "VDDD.n1234" 0.006975
resist "VDDD.n1333" "VDDD.n1236" 0.006975
resist "VDDD.n1325" "VDDD.n1236" 0.006975
resist "VDDD.n1325" "VDDD.n1238" 0.006975
resist "VDDD.n1321" "VDDD.n1238" 0.006975
resist "VDDD.n1321" "VDDD.n1240" 0.006975
resist "VDDD.n1313" "VDDD.n1240" 0.006975
resist "VDDD.n1313" "VDDD.n1242" 0.006975
resist "VDDD.n1309" "VDDD.n1242" 0.006975
resist "VDDD.n1309" "VDDD.n1244" 0.006975
resist "VDDD.n1301" "VDDD.n1244" 0.006975
resist "VDDD.n1301" "VDDD.n1246" 0.006975
resist "VDDD.n1297" "VDDD.n1246" 0.006975
resist "VDDD.n1297" "VDDD.n1248" 0.006975
resist "VDDD.n1289" "VDDD.n1248" 0.006975
resist "VDDD.n1289" "VDDD.n1250" 0.006975
resist "VDDD.n1285" "VDDD.n1250" 0.006975
resist "VDDD.n1285" "VDDD.n1252" 0.006975
resist "VDDD.n1277" "VDDD.n1252" 0.006975
resist "VDDD.n1277" "VDDD.n1254" 0.006975
resist "VDDD.n1273" "VDDD.n1254" 0.006975
resist "VDDD.n1273" "VDDD.n1256" 0.006975
resist "VDDD.n1265" "VDDD.n1256" 0.006975
resist "VDDD.n4025" "VDDD.n2998" 0.00808936
resist "VDDD.n4025" "VDDD.n4024" 0.00808936
resist "VDDD.n3833" "VDDD.n3827" 0.00808936
resist "VDDD.n3852" "VDDD.n3827" 0.00808936
resist "VDDD.n3664" "VDDD.n3658" 0.00808936
resist "VDDD.n3683" "VDDD.n3658" 0.00808936
resist "VDDD.n3495" "VDDD.n3489" 0.00808936
resist "VDDD.n3514" "VDDD.n3489" 0.00808936
resist "VDDD.n3325" "VDDD.n3319" 0.00808936
resist "VDDD.n3344" "VDDD.n3319" 0.00808936
resist "VDDD.n1877" "VDDD.n1875" 0.00808936
resist "VDDD.n1877" "VDDD.n1876" 0.00808936
resist "VDDD.n1881" "VDDD.n1880" 0.00808936
resist "VDDD.n1879" "VDDD.n1878" 0.00808936
resist "VDDD.n1883" "VDDD.n1867" 0.00808936
resist "VDDD.n2041" "VDDD.n1871" 0.00808936
resist "VDDD.n2037" "VDDD.n1872" 0.00808936
resist "VDDD.n2038" "VDDD.n1873" 0.00808936
resist "VDDD.n1875" "VDDD.n1874" 0.00808936
resist "VDDD.n1876" "VDDD.n1873" 0.00808936
resist "VDDD.n2038" "VDDD.n1879" 0.00808936
resist "VDDD.n1878" "VDDD.n1872" 0.00808936
resist "VDDD.n2037" "VDDD.n1881" 0.00808936
resist "VDDD.n1880" "VDDD.n1871" 0.00808936
resist "VDDD.n2042" "VDDD.n2041" 0.00808936
resist "VDDD.n2044" "VDDD.n1867" 0.00808936
resist "VDDD.n1806" "VDDD.n1804" 0.00808936
resist "VDDD.n1806" "VDDD.n1805" 0.00808936
resist "VDDD.n1810" "VDDD.n1809" 0.00808936
resist "VDDD.n1808" "VDDD.n1807" 0.00808936
resist "VDDD.n1812" "VDDD.n1796" 0.00808936
resist "VDDD.n2185" "VDDD.n1800" 0.00808936
resist "VDDD.n2181" "VDDD.n1801" 0.00808936
resist "VDDD.n2182" "VDDD.n1802" 0.00808936
resist "VDDD.n1804" "VDDD.n1803" 0.00808936
resist "VDDD.n1805" "VDDD.n1802" 0.00808936
resist "VDDD.n2182" "VDDD.n1808" 0.00808936
resist "VDDD.n1807" "VDDD.n1801" 0.00808936
resist "VDDD.n2181" "VDDD.n1810" 0.00808936
resist "VDDD.n1809" "VDDD.n1800" 0.00808936
resist "VDDD.n2186" "VDDD.n2185" 0.00808936
resist "VDDD.n2188" "VDDD.n1796" 0.00808936
resist "VDDD.n1735" "VDDD.n1733" 0.00808936
resist "VDDD.n1735" "VDDD.n1734" 0.00808936
resist "VDDD.n1739" "VDDD.n1738" 0.00808936
resist "VDDD.n1737" "VDDD.n1736" 0.00808936
resist "VDDD.n1741" "VDDD.n1725" 0.00808936
resist "VDDD.n2329" "VDDD.n1729" 0.00808936
resist "VDDD.n2325" "VDDD.n1730" 0.00808936
resist "VDDD.n2326" "VDDD.n1731" 0.00808936
resist "VDDD.n1733" "VDDD.n1732" 0.00808936
resist "VDDD.n1734" "VDDD.n1731" 0.00808936
resist "VDDD.n2326" "VDDD.n1737" 0.00808936
resist "VDDD.n1736" "VDDD.n1730" 0.00808936
resist "VDDD.n2325" "VDDD.n1739" 0.00808936
resist "VDDD.n1738" "VDDD.n1729" 0.00808936
resist "VDDD.n2330" "VDDD.n2329" 0.00808936
resist "VDDD.n2332" "VDDD.n1725" 0.00808936
resist "VDDD.n1664" "VDDD.n1662" 0.00808936
resist "VDDD.n1664" "VDDD.n1663" 0.00808936
resist "VDDD.n1668" "VDDD.n1667" 0.00808936
resist "VDDD.n1666" "VDDD.n1665" 0.00808936
resist "VDDD.n1670" "VDDD.n1654" 0.00808936
resist "VDDD.n2473" "VDDD.n1658" 0.00808936
resist "VDDD.n2469" "VDDD.n1659" 0.00808936
resist "VDDD.n2470" "VDDD.n1660" 0.00808936
resist "VDDD.n1662" "VDDD.n1661" 0.00808936
resist "VDDD.n1663" "VDDD.n1660" 0.00808936
resist "VDDD.n2470" "VDDD.n1666" 0.00808936
resist "VDDD.n1665" "VDDD.n1659" 0.00808936
resist "VDDD.n2469" "VDDD.n1668" 0.00808936
resist "VDDD.n1667" "VDDD.n1658" 0.00808936
resist "VDDD.n2474" "VDDD.n2473" 0.00808936
resist "VDDD.n2476" "VDDD.n1654" 0.00808936
resist "VDDD.n1593" "VDDD.n1591" 0.00808936
resist "VDDD.n1593" "VDDD.n1592" 0.00808936
resist "VDDD.n1597" "VDDD.n1596" 0.00808936
resist "VDDD.n1595" "VDDD.n1594" 0.00808936
resist "VDDD.n1599" "VDDD.n1583" 0.00808936
resist "VDDD.n2617" "VDDD.n1587" 0.00808936
resist "VDDD.n2613" "VDDD.n1588" 0.00808936
resist "VDDD.n2614" "VDDD.n1589" 0.00808936
resist "VDDD.n1591" "VDDD.n1590" 0.00808936
resist "VDDD.n1592" "VDDD.n1589" 0.00808936
resist "VDDD.n2614" "VDDD.n1595" 0.00808936
resist "VDDD.n1594" "VDDD.n1588" 0.00808936
resist "VDDD.n2613" "VDDD.n1597" 0.00808936
resist "VDDD.n1596" "VDDD.n1587" 0.00808936
resist "VDDD.n2618" "VDDD.n2617" 0.00808936
resist "VDDD.n2620" "VDDD.n1583" 0.00808936
resist "VDDD.n1522" "VDDD.n1520" 0.00808936
resist "VDDD.n1522" "VDDD.n1521" 0.00808936
resist "VDDD.n1526" "VDDD.n1525" 0.00808936
resist "VDDD.n1524" "VDDD.n1523" 0.00808936
resist "VDDD.n1528" "VDDD.n1512" 0.00808936
resist "VDDD.n2760" "VDDD.n1516" 0.00808936
resist "VDDD.n2756" "VDDD.n1517" 0.00808936
resist "VDDD.n2757" "VDDD.n1518" 0.00808936
resist "VDDD.n1520" "VDDD.n1519" 0.00808936
resist "VDDD.n1521" "VDDD.n1518" 0.00808936
resist "VDDD.n2757" "VDDD.n1524" 0.00808936
resist "VDDD.n1523" "VDDD.n1517" 0.00808936
resist "VDDD.n2756" "VDDD.n1526" 0.00808936
resist "VDDD.n1525" "VDDD.n1516" 0.00808936
resist "VDDD.n2761" "VDDD.n2760" 0.00808936
resist "VDDD.n2763" "VDDD.n1512" 0.00808936
resist "VDDD.n4031" "VDDD.n4030" 0.00808936
resist "VDDD.n4029" "VDDD.n4028" 0.00808936
resist "VDDD.n4027" "VDDD.n4026" 0.00808936
resist "VDDD.n4031" "VDDD.n2984" 0.00808936
resist "VDDD.n4029" "VDDD.n2985" 0.00808936
resist "VDDD.n4027" "VDDD.n2986" 0.00808936
resist "VDDD.n2998" "VDDD.n2987" 0.00808936
resist "VDDD.n2997" "VDDD.n2987" 0.00808936
resist "VDDD.n4026" "VDDD.n2997" 0.00808936
resist "VDDD.n2996" "VDDD.n2986" 0.00808936
resist "VDDD.n4028" "VDDD.n2996" 0.00808936
resist "VDDD.n2995" "VDDD.n2985" 0.00808936
resist "VDDD.n4030" "VDDD.n2995" 0.00808936
resist "VDDD.n2991" "VDDD.n2984" 0.00808936
resist "VDDD.n3847" "VDDD.n3830" 0.00808936
resist "VDDD.n3845" "VDDD.n3831" 0.00808936
resist "VDDD.n3843" "VDDD.n3832" 0.00808936
resist "VDDD.n3847" "VDDD.n3846" 0.00808936
resist "VDDD.n3845" "VDDD.n3844" 0.00808936
resist "VDDD.n3843" "VDDD.n3842" 0.00808936
resist "VDDD.n3840" "VDDD.n3833" 0.00808936
resist "VDDD.n3841" "VDDD.n3840" 0.00808936
resist "VDDD.n3841" "VDDD.n3832" 0.00808936
resist "VDDD.n3842" "VDDD.n3839" 0.00808936
resist "VDDD.n3839" "VDDD.n3831" 0.00808936
resist "VDDD.n3844" "VDDD.n3838" 0.00808936
resist "VDDD.n3838" "VDDD.n3830" 0.00808936
resist "VDDD.n3846" "VDDD.n3835" 0.00808936
resist "VDDD.n3678" "VDDD.n3661" 0.00808936
resist "VDDD.n3676" "VDDD.n3662" 0.00808936
resist "VDDD.n3674" "VDDD.n3663" 0.00808936
resist "VDDD.n3678" "VDDD.n3677" 0.00808936
resist "VDDD.n3676" "VDDD.n3675" 0.00808936
resist "VDDD.n3674" "VDDD.n3673" 0.00808936
resist "VDDD.n3671" "VDDD.n3664" 0.00808936
resist "VDDD.n3672" "VDDD.n3671" 0.00808936
resist "VDDD.n3672" "VDDD.n3663" 0.00808936
resist "VDDD.n3673" "VDDD.n3670" 0.00808936
resist "VDDD.n3670" "VDDD.n3662" 0.00808936
resist "VDDD.n3675" "VDDD.n3669" 0.00808936
resist "VDDD.n3669" "VDDD.n3661" 0.00808936
resist "VDDD.n3677" "VDDD.n3666" 0.00808936
resist "VDDD.n3509" "VDDD.n3492" 0.00808936
resist "VDDD.n3507" "VDDD.n3493" 0.00808936
resist "VDDD.n3505" "VDDD.n3494" 0.00808936
resist "VDDD.n3509" "VDDD.n3508" 0.00808936
resist "VDDD.n3507" "VDDD.n3506" 0.00808936
resist "VDDD.n3505" "VDDD.n3504" 0.00808936
resist "VDDD.n3502" "VDDD.n3495" 0.00808936
resist "VDDD.n3503" "VDDD.n3502" 0.00808936
resist "VDDD.n3503" "VDDD.n3494" 0.00808936
resist "VDDD.n3504" "VDDD.n3501" 0.00808936
resist "VDDD.n3501" "VDDD.n3493" 0.00808936
resist "VDDD.n3506" "VDDD.n3500" 0.00808936
resist "VDDD.n3500" "VDDD.n3492" 0.00808936
resist "VDDD.n3508" "VDDD.n3497" 0.00808936
resist "VDDD.n3339" "VDDD.n3322" 0.00808936
resist "VDDD.n3337" "VDDD.n3323" 0.00808936
resist "VDDD.n3335" "VDDD.n3324" 0.00808936
resist "VDDD.n3339" "VDDD.n3338" 0.00808936
resist "VDDD.n3337" "VDDD.n3336" 0.00808936
resist "VDDD.n3335" "VDDD.n3334" 0.00808936
resist "VDDD.n3332" "VDDD.n3325" 0.00808936
resist "VDDD.n3333" "VDDD.n3332" 0.00808936
resist "VDDD.n3333" "VDDD.n3324" 0.00808936
resist "VDDD.n3334" "VDDD.n3331" 0.00808936
resist "VDDD.n3331" "VDDD.n3323" 0.00808936
resist "VDDD.n3336" "VDDD.n3330" 0.00808936
resist "VDDD.n3330" "VDDD.n3322" 0.00808936
resist "VDDD.n3338" "VDDD.n3327" 0.00808936
resist "VDDD.n2066" "VDDD.n1857" 0.00833401
resist "VDDD.n2210" "VDDD.n1786" 0.00833401
resist "VDDD.n2354" "VDDD.n1715" 0.00833401
resist "VDDD.n2498" "VDDD.n1644" 0.00833401
resist "VDDD.n2642" "VDDD.n1573" 0.00833401
resist "VDDD.n2785" "VDDD.n1502" 0.00833401
resist "VDDD.n3999" "VDDD.n3998" 0.00833401
resist "VDDD.n3889" "VDDD.n3822" 0.00833401
resist "VDDD.n3720" "VDDD.n3653" 0.00833401
resist "VDDD.n3551" "VDDD.n3484" 0.00833401
resist "VDDD.n3381" "VDDD.n3314" 0.00833401
resist "VDDD.n2110" "VDDD.n1820" 0.00841281
resist "VDDD.n2096" "VDDD.n1831" 0.00841281
resist "VDDD.n2254" "VDDD.n1749" 0.00841281
resist "VDDD.n2240" "VDDD.n1760" 0.00841281
resist "VDDD.n2398" "VDDD.n1678" 0.00841281
resist "VDDD.n2384" "VDDD.n1689" 0.00841281
resist "VDDD.n2542" "VDDD.n1607" 0.00841281
resist "VDDD.n2528" "VDDD.n1618" 0.00841281
resist "VDDD.n2686" "VDDD.n1536" 0.00841281
resist "VDDD.n2672" "VDDD.n1547" 0.00841281
resist "VDDD.n2829" "VDDD.n1465" 0.00841281
resist "VDDD.n2815" "VDDD.n1476" 0.00841281
resist "VDDD.n3976" "VDDD.n3038" 0.00841281
resist "VDDD.n3964" "VDDD.n3963" 0.00841281
resist "VDDD.n3912" "VDDD.n3130" 0.00841281
resist "VDDD.n3792" "VDDD.n3144" 0.00841281
resist "VDDD.n3743" "VDDD.n3177" 0.00841281
resist "VDDD.n3623" "VDDD.n3191" 0.00841281
resist "VDDD.n3574" "VDDD.n3224" 0.00841281
resist "VDDD.n3454" "VDDD.n3238" 0.00841281
resist "VDDD.n3405" "VDDD.n3271" 0.00841281
resist "VDDD.n3393" "VDDD.n3392" 0.00841281
resist "VDDD.n2068" "VDDD.n2067" 0.00845733
resist "VDDD.n2068" "VDDD.n1839" 0.00845733
resist "VDDD.n2212" "VDDD.n2211" 0.00845733
resist "VDDD.n2212" "VDDD.n1768" 0.00845733
resist "VDDD.n2356" "VDDD.n2355" 0.00845733
resist "VDDD.n2356" "VDDD.n1697" 0.00845733
resist "VDDD.n2500" "VDDD.n2499" 0.00845733
resist "VDDD.n2500" "VDDD.n1626" 0.00845733
resist "VDDD.n2644" "VDDD.n2643" 0.00845733
resist "VDDD.n2644" "VDDD.n1555" 0.00845733
resist "VDDD.n2787" "VDDD.n2786" 0.00845733
resist "VDDD.n2787" "VDDD.n1484" 0.00845733
resist "VDDD.n3978" "VDDD.n3026" 0.00845733
resist "VDDD.n3982" "VDDD.n3026" 0.00845733
resist "VDDD.n3808" "VDDD.n3807" 0.00845733
resist "VDDD.n3808" "VDDD.n3129" 0.00845733
resist "VDDD.n3639" "VDDD.n3638" 0.00845733
resist "VDDD.n3639" "VDDD.n3176" 0.00845733
resist "VDDD.n3470" "VDDD.n3469" 0.00845733
resist "VDDD.n3470" "VDDD.n3223" 0.00845733
resist "VDDD.n3300" "VDDD.n3299" 0.00845733
resist "VDDD.n3300" "VDDD.n3270" 0.00845733
resist "VDDD.n2094" "VDDD.n2093" 0.00845733
resist "VDDD.n2086" "VDDD.n1830" 0.00845733
resist "VDDD.n2087" "VDDD.n1826" 0.00845733
resist "VDDD.n2091" "VDDD.n2090" 0.00845733
resist "VDDD.n2088" "VDDD.n2077" 0.00845733
resist "VDDD.n2080" "VDDD.n1830" 0.00845733
resist "VDDD.n2084" "VDDD.n1826" 0.00845733
resist "VDDD.n2091" "VDDD.n2078" 0.00845733
resist "VDDD.n2081" "VDDD.n2077" 0.00845733
resist "VDDD.n2093" "VDDD.n2075" 0.00845733
resist "VDDD.n2080" "VDDD.n2075" 0.00845733
resist "VDDD.n2086" "VDDD.n2085" 0.00845733
resist "VDDD.n2085" "VDDD.n2084" 0.00845733
resist "VDDD.n2087" "VDDD.n1825" 0.00845733
resist "VDDD.n2078" "VDDD.n1825" 0.00845733
resist "VDDD.n2090" "VDDD.n1822" 0.00845733
resist "VDDD.n2081" "VDDD.n1822" 0.00845733
resist "VDDD.n2088" "VDDD.n1819" 0.00845733
resist "VDDD.n1855" "VDDD.n1834" 0.00845733
resist "VDDD.n1855" "VDDD.n1854" 0.00845733
resist "VDDD.n1843" "VDDD.n1841" 0.00845733
resist "VDDD.n1844" "VDDD.n1840" 0.00845733
resist "VDDD.n1847" "VDDD.n1841" 0.00845733
resist "VDDD.n1848" "VDDD.n1840" 0.00845733
resist "VDDD.n1849" "VDDD.n1839" 0.00845733
resist "VDDD.n1842" "VDDD.n1834" 0.00845733
resist "VDDD.n1854" "VDDD.n1835" 0.00845733
resist "VDDD.n1847" "VDDD.n1835" 0.00845733
resist "VDDD.n1843" "VDDD.n1836" 0.00845733
resist "VDDD.n1848" "VDDD.n1836" 0.00845733
resist "VDDD.n1844" "VDDD.n1837" 0.00845733
resist "VDDD.n1849" "VDDD.n1837" 0.00845733
resist "VDDD.n2238" "VDDD.n2237" 0.00845733
resist "VDDD.n2230" "VDDD.n1759" 0.00845733
resist "VDDD.n2231" "VDDD.n1755" 0.00845733
resist "VDDD.n2235" "VDDD.n2234" 0.00845733
resist "VDDD.n2232" "VDDD.n2221" 0.00845733
resist "VDDD.n2224" "VDDD.n1759" 0.00845733
resist "VDDD.n2228" "VDDD.n1755" 0.00845733
resist "VDDD.n2235" "VDDD.n2222" 0.00845733
resist "VDDD.n2225" "VDDD.n2221" 0.00845733
resist "VDDD.n2237" "VDDD.n2219" 0.00845733
resist "VDDD.n2224" "VDDD.n2219" 0.00845733
resist "VDDD.n2230" "VDDD.n2229" 0.00845733
resist "VDDD.n2229" "VDDD.n2228" 0.00845733
resist "VDDD.n2231" "VDDD.n1754" 0.00845733
resist "VDDD.n2222" "VDDD.n1754" 0.00845733
resist "VDDD.n2234" "VDDD.n1751" 0.00845733
resist "VDDD.n2225" "VDDD.n1751" 0.00845733
resist "VDDD.n2232" "VDDD.n1748" 0.00845733
resist "VDDD.n1784" "VDDD.n1763" 0.00845733
resist "VDDD.n1784" "VDDD.n1783" 0.00845733
resist "VDDD.n1772" "VDDD.n1770" 0.00845733
resist "VDDD.n1773" "VDDD.n1769" 0.00845733
resist "VDDD.n1776" "VDDD.n1770" 0.00845733
resist "VDDD.n1777" "VDDD.n1769" 0.00845733
resist "VDDD.n1778" "VDDD.n1768" 0.00845733
resist "VDDD.n1771" "VDDD.n1763" 0.00845733
resist "VDDD.n1783" "VDDD.n1764" 0.00845733
resist "VDDD.n1776" "VDDD.n1764" 0.00845733
resist "VDDD.n1772" "VDDD.n1765" 0.00845733
resist "VDDD.n1777" "VDDD.n1765" 0.00845733
resist "VDDD.n1773" "VDDD.n1766" 0.00845733
resist "VDDD.n1778" "VDDD.n1766" 0.00845733
resist "VDDD.n2382" "VDDD.n2381" 0.00845733
resist "VDDD.n2374" "VDDD.n1688" 0.00845733
resist "VDDD.n2375" "VDDD.n1684" 0.00845733
resist "VDDD.n2379" "VDDD.n2378" 0.00845733
resist "VDDD.n2376" "VDDD.n2365" 0.00845733
resist "VDDD.n2368" "VDDD.n1688" 0.00845733
resist "VDDD.n2372" "VDDD.n1684" 0.00845733
resist "VDDD.n2379" "VDDD.n2366" 0.00845733
resist "VDDD.n2369" "VDDD.n2365" 0.00845733
resist "VDDD.n2381" "VDDD.n2363" 0.00845733
resist "VDDD.n2368" "VDDD.n2363" 0.00845733
resist "VDDD.n2374" "VDDD.n2373" 0.00845733
resist "VDDD.n2373" "VDDD.n2372" 0.00845733
resist "VDDD.n2375" "VDDD.n1683" 0.00845733
resist "VDDD.n2366" "VDDD.n1683" 0.00845733
resist "VDDD.n2378" "VDDD.n1680" 0.00845733
resist "VDDD.n2369" "VDDD.n1680" 0.00845733
resist "VDDD.n2376" "VDDD.n1677" 0.00845733
resist "VDDD.n1713" "VDDD.n1692" 0.00845733
resist "VDDD.n1713" "VDDD.n1712" 0.00845733
resist "VDDD.n1701" "VDDD.n1699" 0.00845733
resist "VDDD.n1702" "VDDD.n1698" 0.00845733
resist "VDDD.n1705" "VDDD.n1699" 0.00845733
resist "VDDD.n1706" "VDDD.n1698" 0.00845733
resist "VDDD.n1707" "VDDD.n1697" 0.00845733
resist "VDDD.n1700" "VDDD.n1692" 0.00845733
resist "VDDD.n1712" "VDDD.n1693" 0.00845733
resist "VDDD.n1705" "VDDD.n1693" 0.00845733
resist "VDDD.n1701" "VDDD.n1694" 0.00845733
resist "VDDD.n1706" "VDDD.n1694" 0.00845733
resist "VDDD.n1702" "VDDD.n1695" 0.00845733
resist "VDDD.n1707" "VDDD.n1695" 0.00845733
resist "VDDD.n2526" "VDDD.n2525" 0.00845733
resist "VDDD.n2518" "VDDD.n1617" 0.00845733
resist "VDDD.n2519" "VDDD.n1613" 0.00845733
resist "VDDD.n2523" "VDDD.n2522" 0.00845733
resist "VDDD.n2520" "VDDD.n2509" 0.00845733
resist "VDDD.n2512" "VDDD.n1617" 0.00845733
resist "VDDD.n2516" "VDDD.n1613" 0.00845733
resist "VDDD.n2523" "VDDD.n2510" 0.00845733
resist "VDDD.n2513" "VDDD.n2509" 0.00845733
resist "VDDD.n2525" "VDDD.n2507" 0.00845733
resist "VDDD.n2512" "VDDD.n2507" 0.00845733
resist "VDDD.n2518" "VDDD.n2517" 0.00845733
resist "VDDD.n2517" "VDDD.n2516" 0.00845733
resist "VDDD.n2519" "VDDD.n1612" 0.00845733
resist "VDDD.n2510" "VDDD.n1612" 0.00845733
resist "VDDD.n2522" "VDDD.n1609" 0.00845733
resist "VDDD.n2513" "VDDD.n1609" 0.00845733
resist "VDDD.n2520" "VDDD.n1606" 0.00845733
resist "VDDD.n1642" "VDDD.n1621" 0.00845733
resist "VDDD.n1642" "VDDD.n1641" 0.00845733
resist "VDDD.n1630" "VDDD.n1628" 0.00845733
resist "VDDD.n1631" "VDDD.n1627" 0.00845733
resist "VDDD.n1634" "VDDD.n1628" 0.00845733
resist "VDDD.n1635" "VDDD.n1627" 0.00845733
resist "VDDD.n1636" "VDDD.n1626" 0.00845733
resist "VDDD.n1629" "VDDD.n1621" 0.00845733
resist "VDDD.n1641" "VDDD.n1622" 0.00845733
resist "VDDD.n1634" "VDDD.n1622" 0.00845733
resist "VDDD.n1630" "VDDD.n1623" 0.00845733
resist "VDDD.n1635" "VDDD.n1623" 0.00845733
resist "VDDD.n1631" "VDDD.n1624" 0.00845733
resist "VDDD.n1636" "VDDD.n1624" 0.00845733
resist "VDDD.n2670" "VDDD.n2669" 0.00845733
resist "VDDD.n2662" "VDDD.n1546" 0.00845733
resist "VDDD.n2663" "VDDD.n1542" 0.00845733
resist "VDDD.n2667" "VDDD.n2666" 0.00845733
resist "VDDD.n2664" "VDDD.n2653" 0.00845733
resist "VDDD.n2656" "VDDD.n1546" 0.00845733
resist "VDDD.n2660" "VDDD.n1542" 0.00845733
resist "VDDD.n2667" "VDDD.n2654" 0.00845733
resist "VDDD.n2657" "VDDD.n2653" 0.00845733
resist "VDDD.n2669" "VDDD.n2651" 0.00845733
resist "VDDD.n2656" "VDDD.n2651" 0.00845733
resist "VDDD.n2662" "VDDD.n2661" 0.00845733
resist "VDDD.n2661" "VDDD.n2660" 0.00845733
resist "VDDD.n2663" "VDDD.n1541" 0.00845733
resist "VDDD.n2654" "VDDD.n1541" 0.00845733
resist "VDDD.n2666" "VDDD.n1538" 0.00845733
resist "VDDD.n2657" "VDDD.n1538" 0.00845733
resist "VDDD.n2664" "VDDD.n1535" 0.00845733
resist "VDDD.n1571" "VDDD.n1550" 0.00845733
resist "VDDD.n1571" "VDDD.n1570" 0.00845733
resist "VDDD.n1559" "VDDD.n1557" 0.00845733
resist "VDDD.n1560" "VDDD.n1556" 0.00845733
resist "VDDD.n1563" "VDDD.n1557" 0.00845733
resist "VDDD.n1564" "VDDD.n1556" 0.00845733
resist "VDDD.n1565" "VDDD.n1555" 0.00845733
resist "VDDD.n1558" "VDDD.n1550" 0.00845733
resist "VDDD.n1570" "VDDD.n1551" 0.00845733
resist "VDDD.n1563" "VDDD.n1551" 0.00845733
resist "VDDD.n1559" "VDDD.n1552" 0.00845733
resist "VDDD.n1564" "VDDD.n1552" 0.00845733
resist "VDDD.n1560" "VDDD.n1553" 0.00845733
resist "VDDD.n1565" "VDDD.n1553" 0.00845733
resist "VDDD.n2813" "VDDD.n2812" 0.00845733
resist "VDDD.n2805" "VDDD.n1475" 0.00845733
resist "VDDD.n2806" "VDDD.n1471" 0.00845733
resist "VDDD.n2810" "VDDD.n2809" 0.00845733
resist "VDDD.n2807" "VDDD.n2796" 0.00845733
resist "VDDD.n2799" "VDDD.n1475" 0.00845733
resist "VDDD.n2803" "VDDD.n1471" 0.00845733
resist "VDDD.n2810" "VDDD.n2797" 0.00845733
resist "VDDD.n2800" "VDDD.n2796" 0.00845733
resist "VDDD.n2812" "VDDD.n2794" 0.00845733
resist "VDDD.n2799" "VDDD.n2794" 0.00845733
resist "VDDD.n2805" "VDDD.n2804" 0.00845733
resist "VDDD.n2804" "VDDD.n2803" 0.00845733
resist "VDDD.n2806" "VDDD.n1470" 0.00845733
resist "VDDD.n2797" "VDDD.n1470" 0.00845733
resist "VDDD.n2809" "VDDD.n1467" 0.00845733
resist "VDDD.n2800" "VDDD.n1467" 0.00845733
resist "VDDD.n2807" "VDDD.n1464" 0.00845733
resist "VDDD.n1500" "VDDD.n1479" 0.00845733
resist "VDDD.n1500" "VDDD.n1499" 0.00845733
resist "VDDD.n1488" "VDDD.n1486" 0.00845733
resist "VDDD.n1489" "VDDD.n1485" 0.00845733
resist "VDDD.n1492" "VDDD.n1486" 0.00845733
resist "VDDD.n1493" "VDDD.n1485" 0.00845733
resist "VDDD.n1494" "VDDD.n1484" 0.00845733
resist "VDDD.n1487" "VDDD.n1479" 0.00845733
resist "VDDD.n1499" "VDDD.n1480" 0.00845733
resist "VDDD.n1492" "VDDD.n1480" 0.00845733
resist "VDDD.n1488" "VDDD.n1481" 0.00845733
resist "VDDD.n1493" "VDDD.n1481" 0.00845733
resist "VDDD.n1489" "VDDD.n1482" 0.00845733
resist "VDDD.n1494" "VDDD.n1482" 0.00845733
resist "VDDD.n3014" "VDDD.n3011" 0.00845733
resist "VDDD.n3987" "VDDD.n3016" 0.00845733
resist "VDDD.n3017" "VDDD.n3008" 0.00845733
resist "VDDD.n3989" "VDDD.n3018" 0.00845733
resist "VDDD.n3019" "VDDD.n3003" 0.00845733
resist "VDDD.n3987" "VDDD.n3012" 0.00845733
resist "VDDD.n3020" "VDDD.n3008" 0.00845733
resist "VDDD.n3990" "VDDD.n3989" 0.00845733
resist "VDDD.n3991" "VDDD.n3003" 0.00845733
resist "VDDD.n3997" "VDDD.n3014" 0.00845733
resist "VDDD.n3997" "VDDD.n3012" 0.00845733
resist "VDDD.n3016" "VDDD.n3009" 0.00845733
resist "VDDD.n3020" "VDDD.n3009" 0.00845733
resist "VDDD.n3017" "VDDD.n3007" 0.00845733
resist "VDDD.n3990" "VDDD.n3007" 0.00845733
resist "VDDD.n3018" "VDDD.n3004" 0.00845733
resist "VDDD.n3991" "VDDD.n3004" 0.00845733
resist "VDDD.n3019" "VDDD.n3002" 0.00845733
resist "VDDD.n3096" "VDDD.n3023" 0.00845733
resist "VDDD.n3031" "VDDD.n3023" 0.00845733
resist "VDDD.n3035" "VDDD.n3024" 0.00845733
resist "VDDD.n3036" "VDDD.n3025" 0.00845733
resist "VDDD.n3029" "VDDD.n3024" 0.00845733
resist "VDDD.n3039" "VDDD.n3025" 0.00845733
resist "VDDD.n3982" "VDDD.n3981" 0.00845733
resist "VDDD.n3097" "VDDD.n3096" 0.00845733
resist "VDDD.n3984" "VDDD.n3031" 0.00845733
resist "VDDD.n3984" "VDDD.n3029" 0.00845733
resist "VDDD.n3035" "VDDD.n3028" 0.00845733
resist "VDDD.n3039" "VDDD.n3028" 0.00845733
resist "VDDD.n3036" "VDDD.n3027" 0.00845733
resist "VDDD.n3981" "VDDD.n3027" 0.00845733
resist "VDDD.n3888" "VDDD.n3809" 0.00845733
resist "VDDD.n3892" "VDDD.n3820" 0.00845733
resist "VDDD.n3877" "VDDD.n3816" 0.00845733
resist "VDDD.n3878" "VDDD.n3815" 0.00845733
resist "VDDD.n3879" "VDDD.n3814" 0.00845733
resist "VDDD.n3892" "VDDD.n3819" 0.00845733
resist "VDDD.n3882" "VDDD.n3816" 0.00845733
resist "VDDD.n3883" "VDDD.n3815" 0.00845733
resist "VDDD.n3884" "VDDD.n3814" 0.00845733
resist "VDDD.n3875" "VDDD.n3809" 0.00845733
resist "VDDD.n3875" "VDDD.n3819" 0.00845733
resist "VDDD.n3881" "VDDD.n3820" 0.00845733
resist "VDDD.n3882" "VDDD.n3881" 0.00845733
resist "VDDD.n3877" "VDDD.n3811" 0.00845733
resist "VDDD.n3883" "VDDD.n3811" 0.00845733
resist "VDDD.n3878" "VDDD.n3812" 0.00845733
resist "VDDD.n3884" "VDDD.n3812" 0.00845733
resist "VDDD.n3879" "VDDD.n3813" 0.00845733
resist "VDDD.n3794" "VDDD.n3142" 0.00845733
resist "VDDD.n3796" "VDDD.n3142" 0.00845733
resist "VDDD.n3895" "VDDD.n3139" 0.00845733
resist "VDDD.n3797" "VDDD.n3133" 0.00845733
resist "VDDD.n3799" "VDDD.n3139" 0.00845733
resist "VDDD.n3894" "VDDD.n3133" 0.00845733
resist "VDDD.n3800" "VDDD.n3129" 0.00845733
resist "VDDD.n3794" "VDDD.n3793" 0.00845733
resist "VDDD.n3796" "VDDD.n3140" 0.00845733
resist "VDDD.n3799" "VDDD.n3140" 0.00845733
resist "VDDD.n3896" "VDDD.n3895" 0.00845733
resist "VDDD.n3896" "VDDD.n3894" 0.00845733
resist "VDDD.n3797" "VDDD.n3131" 0.00845733
resist "VDDD.n3800" "VDDD.n3131" 0.00845733
resist "VDDD.n3719" "VDDD.n3640" 0.00845733
resist "VDDD.n3723" "VDDD.n3651" 0.00845733
resist "VDDD.n3708" "VDDD.n3647" 0.00845733
resist "VDDD.n3709" "VDDD.n3646" 0.00845733
resist "VDDD.n3710" "VDDD.n3645" 0.00845733
resist "VDDD.n3723" "VDDD.n3650" 0.00845733
resist "VDDD.n3713" "VDDD.n3647" 0.00845733
resist "VDDD.n3714" "VDDD.n3646" 0.00845733
resist "VDDD.n3715" "VDDD.n3645" 0.00845733
resist "VDDD.n3706" "VDDD.n3640" 0.00845733
resist "VDDD.n3706" "VDDD.n3650" 0.00845733
resist "VDDD.n3712" "VDDD.n3651" 0.00845733
resist "VDDD.n3713" "VDDD.n3712" 0.00845733
resist "VDDD.n3708" "VDDD.n3642" 0.00845733
resist "VDDD.n3714" "VDDD.n3642" 0.00845733
resist "VDDD.n3709" "VDDD.n3643" 0.00845733
resist "VDDD.n3715" "VDDD.n3643" 0.00845733
resist "VDDD.n3710" "VDDD.n3644" 0.00845733
resist "VDDD.n3625" "VDDD.n3189" 0.00845733
resist "VDDD.n3627" "VDDD.n3189" 0.00845733
resist "VDDD.n3726" "VDDD.n3186" 0.00845733
resist "VDDD.n3628" "VDDD.n3180" 0.00845733
resist "VDDD.n3630" "VDDD.n3186" 0.00845733
resist "VDDD.n3725" "VDDD.n3180" 0.00845733
resist "VDDD.n3631" "VDDD.n3176" 0.00845733
resist "VDDD.n3625" "VDDD.n3624" 0.00845733
resist "VDDD.n3627" "VDDD.n3187" 0.00845733
resist "VDDD.n3630" "VDDD.n3187" 0.00845733
resist "VDDD.n3727" "VDDD.n3726" 0.00845733
resist "VDDD.n3727" "VDDD.n3725" 0.00845733
resist "VDDD.n3628" "VDDD.n3178" 0.00845733
resist "VDDD.n3631" "VDDD.n3178" 0.00845733
resist "VDDD.n3550" "VDDD.n3471" 0.00845733
resist "VDDD.n3554" "VDDD.n3482" 0.00845733
resist "VDDD.n3539" "VDDD.n3478" 0.00845733
resist "VDDD.n3540" "VDDD.n3477" 0.00845733
resist "VDDD.n3541" "VDDD.n3476" 0.00845733
resist "VDDD.n3554" "VDDD.n3481" 0.00845733
resist "VDDD.n3544" "VDDD.n3478" 0.00845733
resist "VDDD.n3545" "VDDD.n3477" 0.00845733
resist "VDDD.n3546" "VDDD.n3476" 0.00845733
resist "VDDD.n3537" "VDDD.n3471" 0.00845733
resist "VDDD.n3537" "VDDD.n3481" 0.00845733
resist "VDDD.n3543" "VDDD.n3482" 0.00845733
resist "VDDD.n3544" "VDDD.n3543" 0.00845733
resist "VDDD.n3539" "VDDD.n3473" 0.00845733
resist "VDDD.n3545" "VDDD.n3473" 0.00845733
resist "VDDD.n3540" "VDDD.n3474" 0.00845733
resist "VDDD.n3546" "VDDD.n3474" 0.00845733
resist "VDDD.n3541" "VDDD.n3475" 0.00845733
resist "VDDD.n3456" "VDDD.n3236" 0.00845733
resist "VDDD.n3458" "VDDD.n3236" 0.00845733
resist "VDDD.n3557" "VDDD.n3233" 0.00845733
resist "VDDD.n3459" "VDDD.n3227" 0.00845733
resist "VDDD.n3461" "VDDD.n3233" 0.00845733
resist "VDDD.n3556" "VDDD.n3227" 0.00845733
resist "VDDD.n3462" "VDDD.n3223" 0.00845733
resist "VDDD.n3456" "VDDD.n3455" 0.00845733
resist "VDDD.n3458" "VDDD.n3234" 0.00845733
resist "VDDD.n3461" "VDDD.n3234" 0.00845733
resist "VDDD.n3558" "VDDD.n3557" 0.00845733
resist "VDDD.n3558" "VDDD.n3556" 0.00845733
resist "VDDD.n3459" "VDDD.n3225" 0.00845733
resist "VDDD.n3462" "VDDD.n3225" 0.00845733
resist "VDDD.n3380" "VDDD.n3301" 0.00845733
resist "VDDD.n3384" "VDDD.n3312" 0.00845733
resist "VDDD.n3369" "VDDD.n3308" 0.00845733
resist "VDDD.n3370" "VDDD.n3307" 0.00845733
resist "VDDD.n3371" "VDDD.n3306" 0.00845733
resist "VDDD.n3384" "VDDD.n3311" 0.00845733
resist "VDDD.n3374" "VDDD.n3308" 0.00845733
resist "VDDD.n3375" "VDDD.n3307" 0.00845733
resist "VDDD.n3376" "VDDD.n3306" 0.00845733
resist "VDDD.n3367" "VDDD.n3301" 0.00845733
resist "VDDD.n3367" "VDDD.n3311" 0.00845733
resist "VDDD.n3373" "VDDD.n3312" 0.00845733
resist "VDDD.n3374" "VDDD.n3373" 0.00845733
resist "VDDD.n3369" "VDDD.n3303" 0.00845733
resist "VDDD.n3375" "VDDD.n3303" 0.00845733
resist "VDDD.n3370" "VDDD.n3304" 0.00845733
resist "VDDD.n3376" "VDDD.n3304" 0.00845733
resist "VDDD.n3371" "VDDD.n3305" 0.00845733
resist "VDDD.n3286" "VDDD.n3283" 0.00845733
resist "VDDD.n3288" "VDDD.n3283" 0.00845733
resist "VDDD.n3387" "VDDD.n3280" 0.00845733
resist "VDDD.n3289" "VDDD.n3274" 0.00845733
resist "VDDD.n3291" "VDDD.n3280" 0.00845733
resist "VDDD.n3386" "VDDD.n3274" 0.00845733
resist "VDDD.n3292" "VDDD.n3270" 0.00845733
resist "VDDD.n3286" "VDDD.n3285" 0.00845733
resist "VDDD.n3288" "VDDD.n3281" 0.00845733
resist "VDDD.n3291" "VDDD.n3281" 0.00845733
resist "VDDD.n3388" "VDDD.n3387" 0.00845733
resist "VDDD.n3388" "VDDD.n3386" 0.00845733
resist "VDDD.n3289" "VDDD.n3272" 0.00845733
resist "VDDD.n3292" "VDDD.n3272" 0.00845733
resist "VDDD.n2096" "VDDD.n2095" 0.00850201
resist "VDDD.n2111" "VDDD.n2110" 0.00850201
resist "VDDD.n2240" "VDDD.n2239" 0.00850201
resist "VDDD.n2255" "VDDD.n2254" 0.00850201
resist "VDDD.n2384" "VDDD.n2383" 0.00850201
resist "VDDD.n2399" "VDDD.n2398" 0.00850201
resist "VDDD.n2528" "VDDD.n2527" 0.00850201
resist "VDDD.n2543" "VDDD.n2542" 0.00850201
resist "VDDD.n2672" "VDDD.n2671" 0.00850201
resist "VDDD.n2687" "VDDD.n2686" 0.00850201
resist "VDDD.n2815" "VDDD.n2814" 0.00850201
resist "VDDD.n2830" "VDDD.n2829" 0.00850201
resist "VDDD.n3963" "VDDD.n3962" 0.00850201
resist "VDDD.n3977" "VDDD.n3976" 0.00850201
resist "VDDD.n3899" "VDDD.n3792" 0.00850201
resist "VDDD.n3130" "VDDD.n3127" 0.00850201
resist "VDDD.n3730" "VDDD.n3623" 0.00850201
resist "VDDD.n3177" "VDDD.n3174" 0.00850201
resist "VDDD.n3561" "VDDD.n3454" 0.00850201
resist "VDDD.n3224" "VDDD.n3221" 0.00850201
resist "VDDD.n3392" "VDDD.n3391" 0.00850201
resist "VDDD.n3271" "VDDD.n3268" 0.00850201
resist "VDDD.n4652" "VDDD.n4651" 0.00916256
resist "VDDD.n4652" "VDDD.n4580" 0.00916256
resist "VDDD.n4580" "VDDD.n4579" 0.00916256
resist "VDDD.n4579" "VDDD.n594" 0.00916256
resist "VDDD.n4575" "VDDD.n594" 0.00916256
resist "VDDD.n4575" "VDDD.n4574" 0.00916256
resist "VDDD.n4574" "VDDD.n4573" 0.00916256
resist "VDDD.n4573" "VDDD.n596" 0.00916256
resist "VDDD.n4569" "VDDD.n596" 0.00916256
resist "VDDD.n4569" "VDDD.n4568" 0.00916256
resist "VDDD.n4568" "VDDD.n4567" 0.00916256
resist "VDDD.n4567" "VDDD.n598" 0.00916256
resist "VDDD.n4563" "VDDD.n598" 0.00916256
resist "VDDD.n4563" "VDDD.n4562" 0.00916256
resist "VDDD.n4562" "VDDD.n4561" 0.00916256
resist "VDDD.n4561" "VDDD.n600" 0.00916256
resist "VDDD.n4557" "VDDD.n600" 0.00916256
resist "VDDD.n4557" "VDDD.n4556" 0.00916256
resist "VDDD.n4556" "VDDD.n4555" 0.00916256
resist "VDDD.n4555" "VDDD.n602" 0.00916256
resist "VDDD.n4551" "VDDD.n602" 0.00916256
resist "VDDD.n4551" "VDDD.n4550" 0.00916256
resist "VDDD.n4550" "VDDD.n4549" 0.00916256
resist "VDDD.n4549" "VDDD.n604" 0.00916256
resist "VDDD.n4545" "VDDD.n604" 0.00916256
resist "VDDD.n4545" "VDDD.n4544" 0.00916256
resist "VDDD.n4544" "VDDD.n4543" 0.00916256
resist "VDDD.n4543" "VDDD.n606" 0.00916256
resist "VDDD.n4539" "VDDD.n606" 0.00916256
resist "VDDD.n4539" "VDDD.n4538" 0.00916256
resist "VDDD.n4538" "VDDD.n4537" 0.00916256
resist "VDDD.n4537" "VDDD.n608" 0.00916256
resist "VDDD.n4533" "VDDD.n608" 0.00916256
resist "VDDD.n4533" "VDDD.n4532" 0.00916256
resist "VDDD.n4532" "VDDD.n4531" 0.00916256
resist "VDDD.n4531" "VDDD.n610" 0.00916256
resist "VDDD.n4527" "VDDD.n610" 0.00916256
resist "VDDD.n4527" "VDDD.n4526" 0.00916256
resist "VDDD.n4526" "VDDD.n4525" 0.00916256
resist "VDDD.n4525" "VDDD.n612" 0.00916256
resist "VDDD.n4521" "VDDD.n612" 0.00916256
resist "VDDD.n4521" "VDDD.n4520" 0.00916256
resist "VDDD.n4520" "VDDD.n4519" 0.00916256
resist "VDDD.n4519" "VDDD.n614" 0.00916256
resist "VDDD.n4515" "VDDD.n614" 0.00916256
resist "VDDD.n4515" "VDDD.n4514" 0.00916256
resist "VDDD.n4514" "VDDD.n4513" 0.00916256
resist "VDDD.n4513" "VDDD.n616" 0.00916256
resist "VDDD.n4509" "VDDD.n616" 0.00916256
resist "VDDD.n4509" "VDDD.n4508" 0.00916256
resist "VDDD.n4508" "VDDD.n4507" 0.00916256
resist "VDDD.n4507" "VDDD.n618" 0.00916256
resist "VDDD.n4503" "VDDD.n618" 0.00916256
resist "VDDD.n4503" "VDDD.n4502" 0.00916256
resist "VDDD.n4502" "VDDD.n4501" 0.00916256
resist "VDDD.n4501" "VDDD.n620" 0.00916256
resist "VDDD.n4497" "VDDD.n620" 0.00916256
resist "VDDD.n4497" "VDDD.n4496" 0.00916256
resist "VDDD.n4653" "VDDD.n593" 0.01116
resist "VDDD.n4653" "VDDD.n592" 0.01116
resist "VDDD.n4578" "VDDD.n592" 0.01116
resist "VDDD.n4578" "VDDD.n4577" 0.01116
resist "VDDD.n4577" "VDDD.n4576" 0.01116
resist "VDDD.n4576" "VDDD.n595" 0.01116
resist "VDDD.n4572" "VDDD.n595" 0.01116
resist "VDDD.n4572" "VDDD.n4571" 0.01116
resist "VDDD.n4571" "VDDD.n4570" 0.01116
resist "VDDD.n4570" "VDDD.n597" 0.01116
resist "VDDD.n4566" "VDDD.n597" 0.01116
resist "VDDD.n4566" "VDDD.n4565" 0.01116
resist "VDDD.n4565" "VDDD.n4564" 0.01116
resist "VDDD.n4564" "VDDD.n599" 0.01116
resist "VDDD.n4560" "VDDD.n599" 0.01116
resist "VDDD.n4560" "VDDD.n4559" 0.01116
resist "VDDD.n4559" "VDDD.n4558" 0.01116
resist "VDDD.n4558" "VDDD.n601" 0.01116
resist "VDDD.n4554" "VDDD.n601" 0.01116
resist "VDDD.n4554" "VDDD.n4553" 0.01116
resist "VDDD.n4553" "VDDD.n4552" 0.01116
resist "VDDD.n4552" "VDDD.n603" 0.01116
resist "VDDD.n4548" "VDDD.n603" 0.01116
resist "VDDD.n4548" "VDDD.n4547" 0.01116
resist "VDDD.n4547" "VDDD.n4546" 0.01116
resist "VDDD.n4546" "VDDD.n605" 0.01116
resist "VDDD.n4542" "VDDD.n605" 0.01116
resist "VDDD.n4542" "VDDD.n4541" 0.01116
resist "VDDD.n4541" "VDDD.n4540" 0.01116
resist "VDDD.n4540" "VDDD.n607" 0.01116
resist "VDDD.n4536" "VDDD.n607" 0.01116
resist "VDDD.n4536" "VDDD.n4535" 0.01116
resist "VDDD.n4535" "VDDD.n4534" 0.01116
resist "VDDD.n4534" "VDDD.n609" 0.01116
resist "VDDD.n4530" "VDDD.n609" 0.01116
resist "VDDD.n4530" "VDDD.n4529" 0.01116
resist "VDDD.n4529" "VDDD.n4528" 0.01116
resist "VDDD.n4528" "VDDD.n611" 0.01116
resist "VDDD.n4524" "VDDD.n611" 0.01116
resist "VDDD.n4524" "VDDD.n4523" 0.01116
resist "VDDD.n4523" "VDDD.n4522" 0.01116
resist "VDDD.n4522" "VDDD.n613" 0.01116
resist "VDDD.n4518" "VDDD.n613" 0.01116
resist "VDDD.n4518" "VDDD.n4517" 0.01116
resist "VDDD.n4517" "VDDD.n4516" 0.01116
resist "VDDD.n4516" "VDDD.n615" 0.01116
resist "VDDD.n4512" "VDDD.n615" 0.01116
resist "VDDD.n4512" "VDDD.n4511" 0.01116
resist "VDDD.n4511" "VDDD.n4510" 0.01116
resist "VDDD.n4510" "VDDD.n617" 0.01116
resist "VDDD.n4506" "VDDD.n617" 0.01116
resist "VDDD.n4506" "VDDD.n4505" 0.01116
resist "VDDD.n4505" "VDDD.n4504" 0.01116
resist "VDDD.n4504" "VDDD.n619" 0.01116
resist "VDDD.n4500" "VDDD.n619" 0.01116
resist "VDDD.n4500" "VDDD.n4499" 0.01116
resist "VDDD.n4499" "VDDD.n4498" 0.01116
resist "VDDD.n4498" "VDDD.n621" 0.01116
resist "VDDD.n4494" "VDDD.n621" 0.01116
resist "VDDD.n4493" "VDDD.n529" 0.01116
resist "VDDD.n1991" "VDDD.n1983" 0.0133594
resist "VDDD.n1995" "VDDD.n1977" 0.0133594
resist "VDDD.n2135" "VDDD.n2127" 0.0133594
resist "VDDD.n2139" "VDDD.n2121" 0.0133594
resist "VDDD.n2279" "VDDD.n2271" 0.0133594
resist "VDDD.n2283" "VDDD.n2265" 0.0133594
resist "VDDD.n2423" "VDDD.n2415" 0.0133594
resist "VDDD.n2427" "VDDD.n2409" 0.0133594
resist "VDDD.n2567" "VDDD.n2559" 0.0133594
resist "VDDD.n2571" "VDDD.n2553" 0.0133594
resist "VDDD.n2711" "VDDD.n2703" 0.0133594
resist "VDDD.n2715" "VDDD.n2697" 0.0133594
resist "VDDD.n3080" "VDDD.n3079" 0.0133594
resist "VDDD.n3073" "VDDD.n3048" 0.0133594
resist "VDDD.n3920" "VDDD.n3124" 0.0133594
resist "VDDD.n3923" "VDDD.n3118" 0.0133594
resist "VDDD.n3751" "VDDD.n3171" 0.0133594
resist "VDDD.n3754" "VDDD.n3165" 0.0133594
resist "VDDD.n3582" "VDDD.n3218" 0.0133594
resist "VDDD.n3585" "VDDD.n3212" 0.0133594
resist "VDDD.n3413" "VDDD.n3265" 0.0133594
resist "VDDD.n3416" "VDDD.n3259" 0.0133594
resist "VDDD.n4773" "VDDD.n4761" 0.01395
resist "VDDD.n4777" "VDDD.n4761" 0.01395
resist "VDDD.n4843" "VDDD.n4842" 0.01395
resist "VDDD.n4843" "VDDD.n473" 0.01395
resist "VDDD.n4835" "VDDD.n4816" 0.0141953
resist "VDDD.n4823" "VDDD.n4811" 0.0141953
resist "VDDD.n4765" "VDDD.n488" 0.0144069
resist "VDDD.n4769" "VDDD.n489" 0.0144069
resist "VDDD.n4771" "VDDD.n4770" 0.0144069
resist "VDDD.n4774" "VDDD.n490" 0.0144069
resist "VDDD.n4776" "VDDD.n4775" 0.0144069
resist "VDDD.n4779" "VDDD.n491" 0.0144069
resist "VDDD.n4781" "VDDD.n4780" 0.0144069
resist "VDDD.n4784" "VDDD.n492" 0.0144069
resist "VDDD.n4783" "VDDD.n493" 0.0144069
resist "VDDD.n4788" "VDDD.n4787" 0.0144069
resist "VDDD.n4762" "VDDD.n488" 0.0144069
resist "VDDD.n4766" "VDDD.n489" 0.0144069
resist "VDDD.n4770" "VDDD.n4769" 0.0144069
resist "VDDD.n4771" "VDDD.n490" 0.0144069
resist "VDDD.n4775" "VDDD.n4774" 0.0144069
resist "VDDD.n4776" "VDDD.n491" 0.0144069
resist "VDDD.n4780" "VDDD.n4779" 0.0144069
resist "VDDD.n4781" "VDDD.n492" 0.0144069
resist "VDDD.n4784" "VDDD.n4783" 0.0144069
resist "VDDD.n4788" "VDDD.n493" 0.0144069
resist "VDDD.n4824" "VDDD.n4820" 0.0144069
resist "VDDD.n4829" "VDDD.n4820" 0.0144069
resist "VDDD.n4825" "VDDD.n4819" 0.0144069
resist "VDDD.n4819" "VDDD.n476" 0.0144069
resist "VDDD.n4818" "VDDD.n475" 0.0144069
resist "VDDD.n4830" "VDDD.n4818" 0.0144069
resist "VDDD.n4826" "VDDD.n4817" 0.0144069
resist "VDDD.n4831" "VDDD.n4817" 0.0144069
resist "VDDD.n4827" "VDDD.n4816" 0.0144069
resist "VDDD.n4824" "VDDD.n4811" 0.0144069
resist "VDDD.n4829" "VDDD.n4812" 0.0144069
resist "VDDD.n4825" "VDDD.n4812" 0.0144069
resist "VDDD.n4841" "VDDD.n476" 0.0144069
resist "VDDD.n4841" "VDDD.n475" 0.0144069
resist "VDDD.n4830" "VDDD.n4813" 0.0144069
resist "VDDD.n4826" "VDDD.n4813" 0.0144069
resist "VDDD.n4831" "VDDD.n4814" 0.0144069
resist "VDDD.n4827" "VDDD.n4814" 0.0144069
resist "VDDD.n4839" "VDDD.n4823" 0.01445
resist "VDDD.n4836" "VDDD.n4835" 0.01445
resist "VDDD.n2010" "VDDD.n2009" 0.01449
resist "VDDD.n1985" "VDDD.n1984" 0.01449
resist "VDDD.n2154" "VDDD.n2153" 0.01449
resist "VDDD.n2129" "VDDD.n2128" 0.01449
resist "VDDD.n2298" "VDDD.n2297" 0.01449
resist "VDDD.n2273" "VDDD.n2272" 0.01449
resist "VDDD.n2442" "VDDD.n2441" 0.01449
resist "VDDD.n2417" "VDDD.n2416" 0.01449
resist "VDDD.n2586" "VDDD.n2585" 0.01449
resist "VDDD.n2561" "VDDD.n2560" 0.01449
resist "VDDD.n2729" "VDDD.n2728" 0.01449
resist "VDDD.n2705" "VDDD.n2704" 0.01449
resist "VDDD.n3267" "VDDD.n3266" 0.01449
resist "VDDD.n3426" "VDDD.n3425" 0.01449
resist "VDDD.n3220" "VDDD.n3219" 0.01449
resist "VDDD.n3595" "VDDD.n3594" 0.01449
resist "VDDD.n3173" "VDDD.n3172" 0.01449
resist "VDDD.n3764" "VDDD.n3763" 0.01449
resist "VDDD.n3126" "VDDD.n3125" 0.01449
resist "VDDD.n3933" "VDDD.n3932" 0.01449
resist "VDDD.n3084" "VDDD.n3041" 0.01449
resist "VDDD.n3069" "VDDD.n3068" 0.01449
resist "VDDD.n2042" "VDDD.n1883" 0.0152044
resist "VDDD.n2186" "VDDD.n1812" 0.0152044
resist "VDDD.n2330" "VDDD.n1741" 0.0152044
resist "VDDD.n2474" "VDDD.n1670" 0.0152044
resist "VDDD.n2618" "VDDD.n1599" 0.0152044
resist "VDDD.n2761" "VDDD.n1528" 0.0152044
resist "VDDD.n4033" "VDDD.n2991" 0.0152044
resist "VDDD.n3849" "VDDD.n3835" 0.0152044
resist "VDDD.n3680" "VDDD.n3666" 0.0152044
resist "VDDD.n3511" "VDDD.n3497" 0.0152044
resist "VDDD.n3341" "VDDD.n3327" 0.0152044
resist "VDDD.n2057" "VDDD.n2056" 0.0156303
resist "VDDD.n2057" "VDDD.n1862" 0.0156303
resist "VDDD.n1862" "VDDD.n1861" 0.0156303
resist "VDDD.n1861" "VDDD.n1860" 0.0156303
resist "VDDD.n1860" "VDDD.n1859" 0.0156303
resist "VDDD.n1859" "VDDD.n1858" 0.0156303
resist "VDDD.n2065" "VDDD.n1858" 0.0156303
resist "VDDD.n2201" "VDDD.n2200" 0.0156303
resist "VDDD.n2201" "VDDD.n1791" 0.0156303
resist "VDDD.n1791" "VDDD.n1790" 0.0156303
resist "VDDD.n1790" "VDDD.n1789" 0.0156303
resist "VDDD.n1789" "VDDD.n1788" 0.0156303
resist "VDDD.n1788" "VDDD.n1787" 0.0156303
resist "VDDD.n2209" "VDDD.n1787" 0.0156303
resist "VDDD.n2345" "VDDD.n2344" 0.0156303
resist "VDDD.n2345" "VDDD.n1720" 0.0156303
resist "VDDD.n1720" "VDDD.n1719" 0.0156303
resist "VDDD.n1719" "VDDD.n1718" 0.0156303
resist "VDDD.n1718" "VDDD.n1717" 0.0156303
resist "VDDD.n1717" "VDDD.n1716" 0.0156303
resist "VDDD.n2353" "VDDD.n1716" 0.0156303
resist "VDDD.n2489" "VDDD.n2488" 0.0156303
resist "VDDD.n2489" "VDDD.n1649" 0.0156303
resist "VDDD.n1649" "VDDD.n1648" 0.0156303
resist "VDDD.n1648" "VDDD.n1647" 0.0156303
resist "VDDD.n1647" "VDDD.n1646" 0.0156303
resist "VDDD.n1646" "VDDD.n1645" 0.0156303
resist "VDDD.n2497" "VDDD.n1645" 0.0156303
resist "VDDD.n2633" "VDDD.n2632" 0.0156303
resist "VDDD.n2633" "VDDD.n1578" 0.0156303
resist "VDDD.n1578" "VDDD.n1577" 0.0156303
resist "VDDD.n1577" "VDDD.n1576" 0.0156303
resist "VDDD.n1576" "VDDD.n1575" 0.0156303
resist "VDDD.n1575" "VDDD.n1574" 0.0156303
resist "VDDD.n2641" "VDDD.n1574" 0.0156303
resist "VDDD.n2776" "VDDD.n2775" 0.0156303
resist "VDDD.n2776" "VDDD.n1507" 0.0156303
resist "VDDD.n1507" "VDDD.n1506" 0.0156303
resist "VDDD.n1506" "VDDD.n1505" 0.0156303
resist "VDDD.n1505" "VDDD.n1504" 0.0156303
resist "VDDD.n1504" "VDDD.n1503" 0.0156303
resist "VDDD.n2784" "VDDD.n1503" 0.0156303
resist "VDDD.n4001" "VDDD.n4000" 0.0156303
resist "VDDD.n4001" "VDDD.n3006" 0.0156303
resist "VDDD.n4005" "VDDD.n3006" 0.0156303
resist "VDDD.n4006" "VDDD.n4005" 0.0156303
resist "VDDD.n4007" "VDDD.n4006" 0.0156303
resist "VDDD.n4007" "VDDD.n3001" 0.0156303
resist "VDDD.n4011" "VDDD.n3001" 0.0156303
resist "VDDD.n3890" "VDDD.n3874" 0.0156303
resist "VDDD.n3874" "VDDD.n3873" 0.0156303
resist "VDDD.n3873" "VDDD.n3823" 0.0156303
resist "VDDD.n3869" "VDDD.n3823" 0.0156303
resist "VDDD.n3869" "VDDD.n3868" 0.0156303
resist "VDDD.n3868" "VDDD.n3867" 0.0156303
resist "VDDD.n3867" "VDDD.n3864" 0.0156303
resist "VDDD.n3721" "VDDD.n3705" 0.0156303
resist "VDDD.n3705" "VDDD.n3704" 0.0156303
resist "VDDD.n3704" "VDDD.n3654" 0.0156303
resist "VDDD.n3700" "VDDD.n3654" 0.0156303
resist "VDDD.n3700" "VDDD.n3699" 0.0156303
resist "VDDD.n3699" "VDDD.n3698" 0.0156303
resist "VDDD.n3698" "VDDD.n3695" 0.0156303
resist "VDDD.n3552" "VDDD.n3536" 0.0156303
resist "VDDD.n3536" "VDDD.n3535" 0.0156303
resist "VDDD.n3535" "VDDD.n3485" 0.0156303
resist "VDDD.n3531" "VDDD.n3485" 0.0156303
resist "VDDD.n3531" "VDDD.n3530" 0.0156303
resist "VDDD.n3530" "VDDD.n3529" 0.0156303
resist "VDDD.n3529" "VDDD.n3526" 0.0156303
resist "VDDD.n3382" "VDDD.n3366" 0.0156303
resist "VDDD.n3366" "VDDD.n3365" 0.0156303
resist "VDDD.n3365" "VDDD.n3315" 0.0156303
resist "VDDD.n3361" "VDDD.n3315" 0.0156303
resist "VDDD.n3361" "VDDD.n3360" 0.0156303
resist "VDDD.n3360" "VDDD.n3359" 0.0156303
resist "VDDD.n3359" "VDDD.n3356" 0.0156303
resist "VDDD.n4810" "VDDD.n479" 0.0158044
resist "VDDD.n2098" "VDDD.n1831" 0.0159429
resist "VDDD.n2098" "VDDD.n1827" 0.0159429
resist "VDDD.n2102" "VDDD.n1827" 0.0159429
resist "VDDD.n2104" "VDDD.n2102" 0.0159429
resist "VDDD.n2104" "VDDD.n1823" 0.0159429
resist "VDDD.n2108" "VDDD.n1823" 0.0159429
resist "VDDD.n2108" "VDDD.n1820" 0.0159429
resist "VDDD.n2070" "VDDD.n1842" 0.0159429
resist "VDDD.n2058" "VDDD.n1846" 0.0159429
resist "VDDD.n2059" "VDDD.n2058" 0.0159429
resist "VDDD.n2060" "VDDD.n2059" 0.0159429
resist "VDDD.n2061" "VDDD.n2060" 0.0159429
resist "VDDD.n2062" "VDDD.n2061" 0.0159429
resist "VDDD.n2063" "VDDD.n2062" 0.0159429
resist "VDDD.n2064" "VDDD.n2063" 0.0159429
resist "VDDD.n2064" "VDDD.n1857" 0.0159429
resist "VDDD.n2242" "VDDD.n1760" 0.0159429
resist "VDDD.n2242" "VDDD.n1756" 0.0159429
resist "VDDD.n2246" "VDDD.n1756" 0.0159429
resist "VDDD.n2248" "VDDD.n2246" 0.0159429
resist "VDDD.n2248" "VDDD.n1752" 0.0159429
resist "VDDD.n2252" "VDDD.n1752" 0.0159429
resist "VDDD.n2252" "VDDD.n1749" 0.0159429
resist "VDDD.n2214" "VDDD.n1771" 0.0159429
resist "VDDD.n2202" "VDDD.n1775" 0.0159429
resist "VDDD.n2203" "VDDD.n2202" 0.0159429
resist "VDDD.n2204" "VDDD.n2203" 0.0159429
resist "VDDD.n2205" "VDDD.n2204" 0.0159429
resist "VDDD.n2206" "VDDD.n2205" 0.0159429
resist "VDDD.n2207" "VDDD.n2206" 0.0159429
resist "VDDD.n2208" "VDDD.n2207" 0.0159429
resist "VDDD.n2208" "VDDD.n1786" 0.0159429
resist "VDDD.n2386" "VDDD.n1689" 0.0159429
resist "VDDD.n2386" "VDDD.n1685" 0.0159429
resist "VDDD.n2390" "VDDD.n1685" 0.0159429
resist "VDDD.n2392" "VDDD.n2390" 0.0159429
resist "VDDD.n2392" "VDDD.n1681" 0.0159429
resist "VDDD.n2396" "VDDD.n1681" 0.0159429
resist "VDDD.n2396" "VDDD.n1678" 0.0159429
resist "VDDD.n2358" "VDDD.n1700" 0.0159429
resist "VDDD.n2346" "VDDD.n1704" 0.0159429
resist "VDDD.n2347" "VDDD.n2346" 0.0159429
resist "VDDD.n2348" "VDDD.n2347" 0.0159429
resist "VDDD.n2349" "VDDD.n2348" 0.0159429
resist "VDDD.n2350" "VDDD.n2349" 0.0159429
resist "VDDD.n2351" "VDDD.n2350" 0.0159429
resist "VDDD.n2352" "VDDD.n2351" 0.0159429
resist "VDDD.n2352" "VDDD.n1715" 0.0159429
resist "VDDD.n2530" "VDDD.n1618" 0.0159429
resist "VDDD.n2530" "VDDD.n1614" 0.0159429
resist "VDDD.n2534" "VDDD.n1614" 0.0159429
resist "VDDD.n2536" "VDDD.n2534" 0.0159429
resist "VDDD.n2536" "VDDD.n1610" 0.0159429
resist "VDDD.n2540" "VDDD.n1610" 0.0159429
resist "VDDD.n2540" "VDDD.n1607" 0.0159429
resist "VDDD.n2502" "VDDD.n1629" 0.0159429
resist "VDDD.n2490" "VDDD.n1633" 0.0159429
resist "VDDD.n2491" "VDDD.n2490" 0.0159429
resist "VDDD.n2492" "VDDD.n2491" 0.0159429
resist "VDDD.n2493" "VDDD.n2492" 0.0159429
resist "VDDD.n2494" "VDDD.n2493" 0.0159429
resist "VDDD.n2495" "VDDD.n2494" 0.0159429
resist "VDDD.n2496" "VDDD.n2495" 0.0159429
resist "VDDD.n2496" "VDDD.n1644" 0.0159429
resist "VDDD.n2674" "VDDD.n1547" 0.0159429
resist "VDDD.n2674" "VDDD.n1543" 0.0159429
resist "VDDD.n2678" "VDDD.n1543" 0.0159429
resist "VDDD.n2680" "VDDD.n2678" 0.0159429
resist "VDDD.n2680" "VDDD.n1539" 0.0159429
resist "VDDD.n2684" "VDDD.n1539" 0.0159429
resist "VDDD.n2684" "VDDD.n1536" 0.0159429
resist "VDDD.n2646" "VDDD.n1558" 0.0159429
resist "VDDD.n2634" "VDDD.n1562" 0.0159429
resist "VDDD.n2635" "VDDD.n2634" 0.0159429
resist "VDDD.n2636" "VDDD.n2635" 0.0159429
resist "VDDD.n2637" "VDDD.n2636" 0.0159429
resist "VDDD.n2638" "VDDD.n2637" 0.0159429
resist "VDDD.n2639" "VDDD.n2638" 0.0159429
resist "VDDD.n2640" "VDDD.n2639" 0.0159429
resist "VDDD.n2640" "VDDD.n1573" 0.0159429
resist "VDDD.n2817" "VDDD.n1476" 0.0159429
resist "VDDD.n2817" "VDDD.n1472" 0.0159429
resist "VDDD.n2821" "VDDD.n1472" 0.0159429
resist "VDDD.n2823" "VDDD.n2821" 0.0159429
resist "VDDD.n2823" "VDDD.n1468" 0.0159429
resist "VDDD.n2827" "VDDD.n1468" 0.0159429
resist "VDDD.n2827" "VDDD.n1465" 0.0159429
resist "VDDD.n2789" "VDDD.n1487" 0.0159429
resist "VDDD.n2777" "VDDD.n1491" 0.0159429
resist "VDDD.n2778" "VDDD.n2777" 0.0159429
resist "VDDD.n2779" "VDDD.n2778" 0.0159429
resist "VDDD.n2780" "VDDD.n2779" 0.0159429
resist "VDDD.n2781" "VDDD.n2780" 0.0159429
resist "VDDD.n2782" "VDDD.n2781" 0.0159429
resist "VDDD.n2783" "VDDD.n2782" 0.0159429
resist "VDDD.n2783" "VDDD.n1502" 0.0159429
resist "VDDD.n3998" "VDDD.n3010" 0.0159429
resist "VDDD.n4002" "VDDD.n3010" 0.0159429
resist "VDDD.n4003" "VDDD.n4002" 0.0159429
resist "VDDD.n4004" "VDDD.n4003" 0.0159429
resist "VDDD.n4004" "VDDD.n3005" 0.0159429
resist "VDDD.n4008" "VDDD.n3005" 0.0159429
resist "VDDD.n4009" "VDDD.n4008" 0.0159429
resist "VDDD.n4010" "VDDD.n4009" 0.0159429
resist "VDDD.n3097" "VDDD.n3022" 0.0159429
resist "VDDD.n3965" "VDDD.n3964" 0.0159429
resist "VDDD.n3965" "VDDD.n3032" 0.0159429
resist "VDDD.n3969" "VDDD.n3032" 0.0159429
resist "VDDD.n3970" "VDDD.n3969" 0.0159429
resist "VDDD.n3970" "VDDD.n3088" 0.0159429
resist "VDDD.n3974" "VDDD.n3088" 0.0159429
resist "VDDD.n3974" "VDDD.n3038" 0.0159429
resist "VDDD.n3891" "VDDD.n3822" 0.0159429
resist "VDDD.n3891" "VDDD.n3821" 0.0159429
resist "VDDD.n3872" "VDDD.n3821" 0.0159429
resist "VDDD.n3872" "VDDD.n3871" 0.0159429
resist "VDDD.n3871" "VDDD.n3870" 0.0159429
resist "VDDD.n3870" "VDDD.n3824" 0.0159429
resist "VDDD.n3866" "VDDD.n3824" 0.0159429
resist "VDDD.n3866" "VDDD.n3865" 0.0159429
resist "VDDD.n3898" "VDDD.n3793" 0.0159429
resist "VDDD.n3903" "VDDD.n3144" 0.0159429
resist "VDDD.n3904" "VDDD.n3903" 0.0159429
resist "VDDD.n3905" "VDDD.n3904" 0.0159429
resist "VDDD.n3905" "VDDD.n3135" 0.0159429
resist "VDDD.n3910" "VDDD.n3135" 0.0159429
resist "VDDD.n3911" "VDDD.n3910" 0.0159429
resist "VDDD.n3912" "VDDD.n3911" 0.0159429
resist "VDDD.n3722" "VDDD.n3653" 0.0159429
resist "VDDD.n3722" "VDDD.n3652" 0.0159429
resist "VDDD.n3703" "VDDD.n3652" 0.0159429
resist "VDDD.n3703" "VDDD.n3702" 0.0159429
resist "VDDD.n3702" "VDDD.n3701" 0.0159429
resist "VDDD.n3701" "VDDD.n3655" 0.0159429
resist "VDDD.n3697" "VDDD.n3655" 0.0159429
resist "VDDD.n3697" "VDDD.n3696" 0.0159429
resist "VDDD.n3729" "VDDD.n3624" 0.0159429
resist "VDDD.n3734" "VDDD.n3191" 0.0159429
resist "VDDD.n3735" "VDDD.n3734" 0.0159429
resist "VDDD.n3736" "VDDD.n3735" 0.0159429
resist "VDDD.n3736" "VDDD.n3182" 0.0159429
resist "VDDD.n3741" "VDDD.n3182" 0.0159429
resist "VDDD.n3742" "VDDD.n3741" 0.0159429
resist "VDDD.n3743" "VDDD.n3742" 0.0159429
resist "VDDD.n3553" "VDDD.n3484" 0.0159429
resist "VDDD.n3553" "VDDD.n3483" 0.0159429
resist "VDDD.n3534" "VDDD.n3483" 0.0159429
resist "VDDD.n3534" "VDDD.n3533" 0.0159429
resist "VDDD.n3533" "VDDD.n3532" 0.0159429
resist "VDDD.n3532" "VDDD.n3486" 0.0159429
resist "VDDD.n3528" "VDDD.n3486" 0.0159429
resist "VDDD.n3528" "VDDD.n3527" 0.0159429
resist "VDDD.n3560" "VDDD.n3455" 0.0159429
resist "VDDD.n3565" "VDDD.n3238" 0.0159429
resist "VDDD.n3566" "VDDD.n3565" 0.0159429
resist "VDDD.n3567" "VDDD.n3566" 0.0159429
resist "VDDD.n3567" "VDDD.n3229" 0.0159429
resist "VDDD.n3572" "VDDD.n3229" 0.0159429
resist "VDDD.n3573" "VDDD.n3572" 0.0159429
resist "VDDD.n3574" "VDDD.n3573" 0.0159429
resist "VDDD.n3383" "VDDD.n3314" 0.0159429
resist "VDDD.n3383" "VDDD.n3313" 0.0159429
resist "VDDD.n3364" "VDDD.n3313" 0.0159429
resist "VDDD.n3364" "VDDD.n3363" 0.0159429
resist "VDDD.n3363" "VDDD.n3362" 0.0159429
resist "VDDD.n3362" "VDDD.n3316" 0.0159429
resist "VDDD.n3358" "VDDD.n3316" 0.0159429
resist "VDDD.n3358" "VDDD.n3357" 0.0159429
resist "VDDD.n3390" "VDDD.n3285" 0.0159429
resist "VDDD.n3396" "VDDD.n3393" 0.0159429
resist "VDDD.n3397" "VDDD.n3396" 0.0159429
resist "VDDD.n3398" "VDDD.n3397" 0.0159429
resist "VDDD.n3398" "VDDD.n3276" 0.0159429
resist "VDDD.n3403" "VDDD.n3276" 0.0159429
resist "VDDD.n3404" "VDDD.n3403" 0.0159429
resist "VDDD.n3405" "VDDD.n3404" 0.0159429
resist "VDDD.n2009" "VDDD.n1978" 0.01683
resist "VDDD.n1986" "VDDD.n1985" 0.01683
resist "VDDD.n2153" "VDDD.n2122" 0.01683
resist "VDDD.n2130" "VDDD.n2129" 0.01683
resist "VDDD.n2297" "VDDD.n2266" 0.01683
resist "VDDD.n2274" "VDDD.n2273" 0.01683
resist "VDDD.n2441" "VDDD.n2410" 0.01683
resist "VDDD.n2418" "VDDD.n2417" 0.01683
resist "VDDD.n2585" "VDDD.n2554" 0.01683
resist "VDDD.n2562" "VDDD.n2561" 0.01683
resist "VDDD.n2728" "VDDD.n2698" 0.01683
resist "VDDD.n2706" "VDDD.n2705" 0.01683
resist "VDDD.n3408" "VDDD.n3267" 0.01683
resist "VDDD.n3425" "VDDD.n3260" 0.01683
resist "VDDD.n3577" "VDDD.n3220" 0.01683
resist "VDDD.n3594" "VDDD.n3213" 0.01683
resist "VDDD.n3746" "VDDD.n3173" 0.01683
resist "VDDD.n3763" "VDDD.n3166" 0.01683
resist "VDDD.n3915" "VDDD.n3126" 0.01683
resist "VDDD.n3932" "VDDD.n3119" 0.01683
resist "VDDD.n3085" "VDDD.n3084" 0.01683
resist "VDDD.n3070" "VDDD.n3069" 0.01683
resist "VDDD.n4840" "VDDD.n4810" 0.0201505
resist "VDDD.n4808" "VDDD.n4807" 0.0243555
resist "VDDD.n1828" "VDDD.n1824" 0.0253636
resist "VDDD.n2103" "VDDD.n1824" 0.0253636
resist "VDDD.n1757" "VDDD.n1753" 0.0253636
resist "VDDD.n2247" "VDDD.n1753" 0.0253636
resist "VDDD.n1686" "VDDD.n1682" 0.0253636
resist "VDDD.n2391" "VDDD.n1682" 0.0253636
resist "VDDD.n1615" "VDDD.n1611" 0.0253636
resist "VDDD.n2535" "VDDD.n1611" 0.0253636
resist "VDDD.n1544" "VDDD.n1540" 0.0253636
resist "VDDD.n2679" "VDDD.n1540" 0.0253636
resist "VDDD.n1473" "VDDD.n1469" 0.0253636
resist "VDDD.n2822" "VDDD.n1469" 0.0253636
resist "VDDD.n3092" "VDDD.n3090" 0.0253636
resist "VDDD.n3091" "VDDD.n3090" 0.0253636
resist "VDDD.n3907" "VDDD.n3137" 0.0253636
resist "VDDD.n3907" "VDDD.n3136" 0.0253636
resist "VDDD.n3738" "VDDD.n3184" 0.0253636
resist "VDDD.n3738" "VDDD.n3183" 0.0253636
resist "VDDD.n3569" "VDDD.n3231" 0.0253636
resist "VDDD.n3569" "VDDD.n3230" 0.0253636
resist "VDDD.n3400" "VDDD.n3278" 0.0253636
resist "VDDD.n3400" "VDDD.n3277" 0.0253636
resist "VDDD.n4790" "VDDD.n4789" 0.0272893
resist "VDDD.n4767" "VDDD.n4763" 0.0279
resist "VDDD.n4768" "VDDD.n4767" 0.0279
resist "VDDD.n4772" "VDDD.n4768" 0.0279
resist "VDDD.n4773" "VDDD.n4772" 0.0279
resist "VDDD.n4778" "VDDD.n4777" 0.0279
resist "VDDD.n4782" "VDDD.n4778" 0.0279
resist "VDDD.n4785" "VDDD.n4782" 0.0279
resist "VDDD.n4786" "VDDD.n4785" 0.0279
resist "VDDD.n4766" "VDDD.n4765" 0.0279
resist "VDDD.n4822" "VDDD.n4821" 0.0279
resist "VDDD.n4821" "VDDD.n474" 0.0279
resist "VDDD.n4842" "VDDD.n474" 0.0279
resist "VDDD.n4832" "VDDD.n473" 0.0279
resist "VDDD.n4833" "VDDD.n4832" 0.0279
resist "VDDD.n4834" "VDDD.n4833" 0.0279
resist "VDDD.n4795" "VDDD.n4790" 0.0308223
resist "VDDD.n4306" "VDDD.n4304" 0.0335045
resist "VDDD.n4299" "VDDD.n4297" 0.0335045
resist "VDDD.n4292" "VDDD.n4290" 0.0335045
resist "VDDD.n4285" "VDDD.n4283" 0.0335045
resist "VDDD.n4278" "VDDD.n4276" 0.0335045
resist "VDDD.n4271" "VDDD.n4269" 0.0335045
resist "VDDD.n4264" "VDDD.n4262" 0.0335045
resist "VDDD.n4257" "VDDD.n4255" 0.0335045
resist "VDDD.n4250" "VDDD.n4248" 0.0335045
resist "VDDD.n4243" "VDDD.n4241" 0.0335045
resist "VDDD.n2018" "VDDD.n2017" 0.0337028
resist "VDDD.n2162" "VDDD.n2161" 0.0337028
resist "VDDD.n2306" "VDDD.n2305" 0.0337028
resist "VDDD.n2450" "VDDD.n2449" 0.0337028
resist "VDDD.n2594" "VDDD.n2593" 0.0337028
resist "VDDD.n2737" "VDDD.n2736" 0.0337028
resist "VDDD.n3439" "VDDD.n3254" 0.0337028
resist "VDDD.n3608" "VDDD.n3207" 0.0337028
resist "VDDD.n3777" "VDDD.n3160" 0.0337028
resist "VDDD.n3946" "VDDD.n3113" 0.0337028
resist "VDDD.n3061" "VDDD.n3060" 0.0337028
resist "VDDD.n4195" "VDDD.n4194" 0.035834
resist "VDDD.n4199" "VDDD.n4198" 0.035834
resist "VDDD.n4203" "VDDD.n4202" 0.035834
resist "VDDD.n4207" "VDDD.n4206" 0.035834
resist "VDDD.n4211" "VDDD.n4210" 0.035834
resist "VDDD.n4215" "VDDD.n4214" 0.035834
resist "VDDD.n4219" "VDDD.n4218" 0.035834
resist "VDDD.n4223" "VDDD.n4222" 0.035834
resist "VDDD.n4227" "VDDD.n4226" 0.035834
resist "VDDD.n4231" "VDDD.n4230" 0.035834
resist "VDDD.n4233" "VDDD.n4232" 0.035834
resist "VDDD.n4193" "VDDD.n4192" 0.0361446
resist "VDDD.n4197" "VDDD.n4196" 0.0361446
resist "VDDD.n4201" "VDDD.n4200" 0.0361446
resist "VDDD.n4205" "VDDD.n4204" 0.0361446
resist "VDDD.n4209" "VDDD.n4208" 0.0361446
resist "VDDD.n4213" "VDDD.n4212" 0.0361446
resist "VDDD.n4217" "VDDD.n4216" 0.0361446
resist "VDDD.n4221" "VDDD.n4220" 0.0361446
resist "VDDD.n4225" "VDDD.n4224" 0.0361446
resist "VDDD.n4229" "VDDD.n4228" 0.0361446
resist "VDDD.n4235" "VDDD.n4234" 0.0361446
resist "VDDD.n2035" "VDDD.n2018" 0.0364276
resist "VDDD.n2179" "VDDD.n2162" 0.0364276
resist "VDDD.n2323" "VDDD.n2306" 0.0364276
resist "VDDD.n2467" "VDDD.n2450" 0.0364276
resist "VDDD.n2611" "VDDD.n2594" 0.0364276
resist "VDDD.n2754" "VDDD.n2737" 0.0364276
resist "VDDD.n3449" "VDDD.n3439" 0.0364276
resist "VDDD.n3618" "VDDD.n3608" 0.0364276
resist "VDDD.n3787" "VDDD.n3777" 0.0364276
resist "VDDD.n3956" "VDDD.n3946" 0.0364276
resist "VDDD.n3060" "VDDD.n2983" 0.0364276
resist "VDDD.n2011" "VDDD.n2010" 0.04329
resist "VDDD.n2155" "VDDD.n2154" 0.04329
resist "VDDD.n2299" "VDDD.n2298" 0.04329
resist "VDDD.n2443" "VDDD.n2442" 0.04329
resist "VDDD.n2587" "VDDD.n2586" 0.04329
resist "VDDD.n2730" "VDDD.n2729" 0.04329
resist "VDDD.n3427" "VDDD.n3426" 0.04329
resist "VDDD.n3596" "VDDD.n3595" 0.04329
resist "VDDD.n3765" "VDDD.n3764" 0.04329
resist "VDDD.n3934" "VDDD.n3933" 0.04329
resist "VDDD.n3068" "VDDD.n3067" 0.04329
resist "VDDD.n2097" "VDDD.n1832" 0.0507273
resist "VDDD.n1832" "VDDD.n1828" 0.0507273
resist "VDDD.n2103" "VDDD.n1821" 0.0507273
resist "VDDD.n2109" "VDDD.n1821" 0.0507273
resist "VDDD.n2241" "VDDD.n1761" 0.0507273
resist "VDDD.n1761" "VDDD.n1757" 0.0507273
resist "VDDD.n2247" "VDDD.n1750" 0.0507273
resist "VDDD.n2253" "VDDD.n1750" 0.0507273
resist "VDDD.n2385" "VDDD.n1690" 0.0507273
resist "VDDD.n1690" "VDDD.n1686" 0.0507273
resist "VDDD.n2391" "VDDD.n1679" 0.0507273
resist "VDDD.n2397" "VDDD.n1679" 0.0507273
resist "VDDD.n2529" "VDDD.n1619" 0.0507273
resist "VDDD.n1619" "VDDD.n1615" 0.0507273
resist "VDDD.n2535" "VDDD.n1608" 0.0507273
resist "VDDD.n2541" "VDDD.n1608" 0.0507273
resist "VDDD.n2673" "VDDD.n1548" 0.0507273
resist "VDDD.n1548" "VDDD.n1544" 0.0507273
resist "VDDD.n2679" "VDDD.n1537" 0.0507273
resist "VDDD.n2685" "VDDD.n1537" 0.0507273
resist "VDDD.n2816" "VDDD.n1477" 0.0507273
resist "VDDD.n1477" "VDDD.n1473" 0.0507273
resist "VDDD.n2822" "VDDD.n1466" 0.0507273
resist "VDDD.n2828" "VDDD.n1466" 0.0507273
resist "VDDD.n3095" "VDDD.n3094" 0.0507273
resist "VDDD.n3094" "VDDD.n3092" 0.0507273
resist "VDDD.n3091" "VDDD.n3087" 0.0507273
resist "VDDD.n3975" "VDDD.n3087" 0.0507273
resist "VDDD.n3143" "VDDD.n3141" 0.0507273
resist "VDDD.n3141" "VDDD.n3137" 0.0507273
resist "VDDD.n3136" "VDDD.n3134" 0.0507273
resist "VDDD.n3134" "VDDD.n3132" 0.0507273
resist "VDDD.n3190" "VDDD.n3188" 0.0507273
resist "VDDD.n3188" "VDDD.n3184" 0.0507273
resist "VDDD.n3183" "VDDD.n3181" 0.0507273
resist "VDDD.n3181" "VDDD.n3179" 0.0507273
resist "VDDD.n3237" "VDDD.n3235" 0.0507273
resist "VDDD.n3235" "VDDD.n3231" 0.0507273
resist "VDDD.n3230" "VDDD.n3228" 0.0507273
resist "VDDD.n3228" "VDDD.n3226" 0.0507273
resist "VDDD.n3284" "VDDD.n3282" 0.0507273
resist "VDDD.n3282" "VDDD.n3278" 0.0507273
resist "VDDD.n3277" "VDDD.n3275" 0.0507273
resist "VDDD.n3275" "VDDD.n3273" 0.0507273
resist "VDDD.n4311" "VDDD.n4192" 0.0524469
resist "VDDD.n4304" "VDDD.n4196" 0.0524469
resist "VDDD.n4297" "VDDD.n4200" 0.0524469
resist "VDDD.n4290" "VDDD.n4204" 0.0524469
resist "VDDD.n4283" "VDDD.n4208" 0.0524469
resist "VDDD.n4276" "VDDD.n4212" 0.0524469
resist "VDDD.n4269" "VDDD.n4216" 0.0524469
resist "VDDD.n4262" "VDDD.n4220" 0.0524469
resist "VDDD.n4255" "VDDD.n4224" 0.0524469
resist "VDDD.n4248" "VDDD.n4228" 0.0524469
resist "VDDD.n4241" "VDDD.n4235" 0.0524469
resist "VDDD.n2017" "VDDD.n2016" 0.054937
resist "VDDD.n2161" "VDDD.n2160" 0.054937
resist "VDDD.n2305" "VDDD.n2304" 0.054937
resist "VDDD.n2449" "VDDD.n2448" 0.054937
resist "VDDD.n2593" "VDDD.n2592" 0.054937
resist "VDDD.n2736" "VDDD.n2735" 0.054937
resist "VDDD.n3432" "VDDD.n3254" 0.054937
resist "VDDD.n3601" "VDDD.n3207" 0.054937
resist "VDDD.n3770" "VDDD.n3160" 0.054937
resist "VDDD.n3939" "VDDD.n3113" 0.054937
resist "VDDD.n3062" "VDDD.n3061" 0.054937
resist "VDDD.n4806" "VDDD.n4805" 0.055052
resist "VDDD.n4306" "VDDD.n4195" 0.0563057
resist "VDDD.n4299" "VDDD.n4199" 0.0563057
resist "VDDD.n4292" "VDDD.n4203" 0.0563057
resist "VDDD.n4285" "VDDD.n4207" 0.0563057
resist "VDDD.n4278" "VDDD.n4211" 0.0563057
resist "VDDD.n4271" "VDDD.n4215" 0.0563057
resist "VDDD.n4264" "VDDD.n4219" 0.0563057
resist "VDDD.n4257" "VDDD.n4223" 0.0563057
resist "VDDD.n4250" "VDDD.n4227" 0.0563057
resist "VDDD.n4243" "VDDD.n4231" 0.0563057
resist "VDDD.n4232" "VDDD.n190" 0.0563057
resist "VDDD.n4807" "VDDD.n4806" 0.0565653
resist "VDDD.n4805" "VDDD.n4803" 0.059934
resist "VDDD.n2734" "VDDD.n2733" 0.0704338
resist "VDDD.n3064" "VDDD.n3063" 0.0704338
resist "VDDD.n3938" "VDDD.n3937" 0.0704338
resist "VDDD.n3769" "VDDD.n3768" 0.0704338
resist "VDDD.n3600" "VDDD.n3599" 0.0704338
resist "VDDD.n3431" "VDDD.n3430" 0.0704338
resist "VDDD.n2591" "VDDD.n2590" 0.0704338
resist "VDDD.n2447" "VDDD.n2446" 0.0704338
resist "VDDD.n2303" "VDDD.n2302" 0.0704338
resist "VDDD.n2159" "VDDD.n2158" 0.0704338
resist "VDDD.n2015" "VDDD.n2014" 0.0704338
resist "VDDD.n2732" "VDDD.n2731" 0.0709497
resist "VDDD.n3066" "VDDD.n3065" 0.0709497
resist "VDDD.n3936" "VDDD.n3935" 0.0709497
resist "VDDD.n3767" "VDDD.n3766" 0.0709497
resist "VDDD.n3598" "VDDD.n3597" 0.0709497
resist "VDDD.n3429" "VDDD.n3428" 0.0709497
resist "VDDD.n2589" "VDDD.n2588" 0.0709497
resist "VDDD.n2445" "VDDD.n2444" 0.0709497
resist "VDDD.n2301" "VDDD.n2300" 0.0709497
resist "VDDD.n2157" "VDDD.n2156" 0.0709497
resist "VDDD.n2013" "VDDD.n2012" 0.0709497
resist "VDDD.n4795" "VDDD.n4794" 0.0791515
resist "VDDD.n3266" "VDDD.n3260" 0.0832985
resist "VDDD.n3219" "VDDD.n3213" 0.0832985
resist "VDDD.n3172" "VDDD.n3166" 0.0832985
resist "VDDD.n3125" "VDDD.n3119" 0.0832985
resist "VDDD.n3070" "VDDD.n3041" 0.0832985
resist "VDDD.n1984" "VDDD.n1978" 0.0832985
resist "VDDD.n2128" "VDDD.n2122" 0.0832985
resist "VDDD.n2272" "VDDD.n2266" 0.0832985
resist "VDDD.n2416" "VDDD.n2410" 0.0832985
resist "VDDD.n2560" "VDDD.n2554" 0.0832985
resist "VDDD.n2704" "VDDD.n2698" 0.0832985
resist "VDDD.n2055" "VDDD.n2054" 0.0834842
resist "VDDD.n2199" "VDDD.n2198" 0.0834842
resist "VDDD.n2343" "VDDD.n2342" 0.0834842
resist "VDDD.n2487" "VDDD.n2486" 0.0834842
resist "VDDD.n2631" "VDDD.n2630" 0.0834842
resist "VDDD.n2774" "VDDD.n2773" 0.0834842
resist "VDDD.n4018" "VDDD.n4012" 0.0834842
resist "VDDD.n3863" "VDDD.n3862" 0.0834842
resist "VDDD.n3694" "VDDD.n3693" 0.0834842
resist "VDDD.n3525" "VDDD.n3524" 0.0834842
resist "VDDD.n3355" "VDDD.n3354" 0.0834842
resist "VDDD.n4803" "VDDD.n484" 0.0851132
resist "VDDD.n4194" "VDDD.n4193" 0.0992321
resist "VDDD.n4198" "VDDD.n4197" 0.0992321
resist "VDDD.n4202" "VDDD.n4201" 0.0992321
resist "VDDD.n4206" "VDDD.n4205" 0.0992321
resist "VDDD.n4210" "VDDD.n4209" 0.0992321
resist "VDDD.n4214" "VDDD.n4213" 0.0992321
resist "VDDD.n4218" "VDDD.n4217" 0.0992321
resist "VDDD.n4222" "VDDD.n4221" 0.0992321
resist "VDDD.n4226" "VDDD.n4225" 0.0992321
resist "VDDD.n4230" "VDDD.n4229" 0.0992321
resist "VDDD.n4234" "VDDD.n4233" 0.0992321
resist "VDDD.n4794" "VDDD.n484" 0.101534
resist "VDDD.n2735" "VDDD.n2734" 0.1059
resist "VDDD.n3063" "VDDD.n3062" 0.1059
resist "VDDD.n3939" "VDDD.n3938" 0.1059
resist "VDDD.n3770" "VDDD.n3769" 0.1059
resist "VDDD.n3601" "VDDD.n3600" 0.1059
resist "VDDD.n3432" "VDDD.n3431" 0.1059
resist "VDDD.n2592" "VDDD.n2591" 0.1059
resist "VDDD.n2448" "VDDD.n2447" 0.1059
resist "VDDD.n2304" "VDDD.n2303" 0.1059
resist "VDDD.n2160" "VDDD.n2159" 0.1059
resist "VDDD.n2016" "VDDD.n2015" 0.1059
resist "VDDD.n4796" "VDDD.n4795" 0.106622
resist "VDDD.n1986" "VDDD.n1833" 0.107058
resist "VDDD.n2130" "VDDD.n1762" 0.107058
resist "VDDD.n2274" "VDDD.n1691" 0.107058
resist "VDDD.n2418" "VDDD.n1620" 0.107058
resist "VDDD.n2562" "VDDD.n1549" 0.107058
resist "VDDD.n2706" "VDDD.n1478" 0.107058
resist "VDDD.n3408" "VDDD.n3407" 0.107058
resist "VDDD.n3577" "VDDD.n3576" 0.107058
resist "VDDD.n3746" "VDDD.n3745" 0.107058
resist "VDDD.n3915" "VDDD.n3914" 0.107058
resist "VDDD.n3086" "VDDD.n3085" 0.107058
resist "VDDD.n4449" "VDDD.n4448" 0.121253
resist "VDDD.n3067" "VDDD.n3066" 0.125352
resist "VDDD.n3935" "VDDD.n3934" 0.125352
resist "VDDD.n3766" "VDDD.n3765" 0.125352
resist "VDDD.n3597" "VDDD.n3596" 0.125352
resist "VDDD.n3428" "VDDD.n3427" 0.125352
resist "VDDD.n2731" "VDDD.n2730" 0.125352
resist "VDDD.n2588" "VDDD.n2587" 0.125352
resist "VDDD.n2444" "VDDD.n2443" 0.125352
resist "VDDD.n2300" "VDDD.n2299" 0.125352
resist "VDDD.n2156" "VDDD.n2155" 0.125352
resist "VDDD.n2012" "VDDD.n2011" 0.125352
resist "VDDD" "VDDD.n5254" 0.13194
resist "VDDD.n5029" "VDDD.n4921" 0.132683
resist "VDDD.n4455" "VDDD.n4454" 0.133402
resist "VDDD.n1199" "VDDD.n1198" 0.143258
resist "VDDD.n5253" "VDDD.n5157" 0.146205
resist "VDDD.n4803" "VDDD.n4802" 0.148243
resist "VDDD.n4317" "VDDD.n4071" 0.15
resist "VDDD.n4315" "VDDD.n4314" 0.15
resist "VDDD.n4102" "VDDD.n798" 0.15
resist "VDDD.n4189" "VDDD.n4188" 0.15
resist "VDDD.n4185" "VDDD.n797" 0.15
resist "VDDD.n4184" "VDDD.n4183" 0.15
resist "VDDD.n4175" "VDDD.n4104" 0.15
resist "VDDD.n4178" "VDDD.n4177" 0.15
resist "VDDD.n4174" "VDDD.n4173" 0.15
resist "VDDD.n4171" "VDDD.n4170" 0.15
resist "VDDD.n4163" "VDDD.n4106" 0.15
resist "VDDD.n4166" "VDDD.n4165" 0.15
resist "VDDD.n4162" "VDDD.n4161" 0.15
resist "VDDD.n4159" "VDDD.n4158" 0.15
resist "VDDD.n4151" "VDDD.n4108" 0.15
resist "VDDD.n4154" "VDDD.n4153" 0.15
resist "VDDD.n4150" "VDDD.n4149" 0.15
resist "VDDD.n4147" "VDDD.n4146" 0.15
resist "VDDD.n4139" "VDDD.n4110" 0.15
resist "VDDD.n4142" "VDDD.n4141" 0.15
resist "VDDD.n4138" "VDDD.n4137" 0.15
resist "VDDD.n4135" "VDDD.n4134" 0.15
resist "VDDD.n4127" "VDDD.n4112" 0.15
resist "VDDD.n4130" "VDDD.n4129" 0.15
resist "VDDD.n4126" "VDDD.n4125" 0.15
resist "VDDD.n4123" "VDDD.n4122" 0.15
resist "VDDD.n4115" "VDDD.n4114" 0.15
resist "VDDD.n4118" "VDDD.n4117" 0.15
resist "VDDD.n4085" "VDDD.n767" 0.15
resist "VDDD.n4320" "VDDD.n4319" 0.15
resist "VDDD.n4321" "VDDD.n4320" 0.15
resist "VDDD.n767" "VDDD.n766" 0.15
resist "VDDD.n4119" "VDDD.n4118" 0.15
resist "VDDD.n4120" "VDDD.n4114" 0.15
resist "VDDD.n4122" "VDDD.n4121" 0.15
resist "VDDD.n4126" "VDDD.n4113" 0.15
resist "VDDD.n4131" "VDDD.n4130" 0.15
resist "VDDD.n4132" "VDDD.n4112" 0.15
resist "VDDD.n4134" "VDDD.n4133" 0.15
resist "VDDD.n4138" "VDDD.n4111" 0.15
resist "VDDD.n4143" "VDDD.n4142" 0.15
resist "VDDD.n4144" "VDDD.n4110" 0.15
resist "VDDD.n4146" "VDDD.n4145" 0.15
resist "VDDD.n4150" "VDDD.n4109" 0.15
resist "VDDD.n4155" "VDDD.n4154" 0.15
resist "VDDD.n4156" "VDDD.n4108" 0.15
resist "VDDD.n4158" "VDDD.n4157" 0.15
resist "VDDD.n4162" "VDDD.n4107" 0.15
resist "VDDD.n4167" "VDDD.n4166" 0.15
resist "VDDD.n4168" "VDDD.n4106" 0.15
resist "VDDD.n4170" "VDDD.n4169" 0.15
resist "VDDD.n4174" "VDDD.n4105" 0.15
resist "VDDD.n4179" "VDDD.n4178" 0.15
resist "VDDD.n4180" "VDDD.n4104" 0.15
resist "VDDD.n4184" "VDDD.n4181" 0.15
resist "VDDD.n4185" "VDDD.n4103" 0.15
resist "VDDD.n4190" "VDDD.n4189" 0.15
resist "VDDD.n4191" "VDDD.n4102" 0.15
resist "VDDD.n4314" "VDDD.n4313" 0.15
resist "VDDD.n4312" "VDDD.n4071" 0.15
resist "VDDD.n5063" "VDDD.n5030" 0.15336
resist "VDDD.n4810" "VDDD.n4809" 0.166192
resist "VDDD" "VDDD.n0" 0.17856
resist "VDDD.n1264" "VDDD.n1255" 0.193237
resist "VDDD.n1109" "VDDD.n1106" 0.193237
resist "VDDD.n3065" "VDDD.n3064" 0.19667
resist "VDDD.n3937" "VDDD.n3936" 0.19667
resist "VDDD.n3768" "VDDD.n3767" 0.19667
resist "VDDD.n3599" "VDDD.n3598" 0.19667
resist "VDDD.n3430" "VDDD.n3429" 0.19667
resist "VDDD.n2733" "VDDD.n2732" 0.19667
resist "VDDD.n2590" "VDDD.n2589" 0.19667
resist "VDDD.n2446" "VDDD.n2445" 0.19667
resist "VDDD.n2302" "VDDD.n2301" 0.19667
resist "VDDD.n2158" "VDDD.n2157" 0.19667
resist "VDDD.n2014" "VDDD.n2013" 0.19667
resist "VDDD.n1984" "VDDD.n1983" 0.196938
resist "VDDD.n2010" "VDDD.n1977" 0.196938
resist "VDDD.n2128" "VDDD.n2127" 0.196938
resist "VDDD.n2154" "VDDD.n2121" 0.196938
resist "VDDD.n2272" "VDDD.n2271" 0.196938
resist "VDDD.n2298" "VDDD.n2265" 0.196938
resist "VDDD.n2416" "VDDD.n2415" 0.196938
resist "VDDD.n2442" "VDDD.n2409" 0.196938
resist "VDDD.n2560" "VDDD.n2559" 0.196938
resist "VDDD.n2586" "VDDD.n2553" 0.196938
resist "VDDD.n2704" "VDDD.n2703" 0.196938
resist "VDDD.n2729" "VDDD.n2697" 0.196938
resist "VDDD.n3079" "VDDD.n3041" 0.196938
resist "VDDD.n3068" "VDDD.n3048" 0.196938
resist "VDDD.n3125" "VDDD.n3124" 0.196938
resist "VDDD.n3933" "VDDD.n3118" 0.196938
resist "VDDD.n3172" "VDDD.n3171" 0.196938
resist "VDDD.n3764" "VDDD.n3165" 0.196938
resist "VDDD.n3219" "VDDD.n3218" 0.196938
resist "VDDD.n3595" "VDDD.n3212" 0.196938
resist "VDDD.n3266" "VDDD.n3265" 0.196938
resist "VDDD.n3426" "VDDD.n3259" 0.196938
resist "VDDD.n1969" "VDDD.n1968" 0.208231
resist "VDDD.n4632" "VDDD.n4631" 0.218325
resist "VDDD.n4634" "VDDD.n4633" 0.218325
resist "VDDD.n4636" "VDDD.n4635" 0.218325
resist "VDDD.n4638" "VDDD.n4637" 0.218325
resist "VDDD.n4640" "VDDD.n4639" 0.218325
resist "VDDD.n4642" "VDDD.n4641" 0.218325
resist "VDDD.n4644" "VDDD.n4643" 0.218325
resist "VDDD.n4646" "VDDD.n4645" 0.218325
resist "VDDD.n4648" "VDDD.n4647" 0.218325
resist "VDDD.n4650" "VDDD.n4649" 0.218325
resist "VDDD.n2072" "VDDD.n2071" 0.225771
resist "VDDD.n2216" "VDDD.n2215" 0.225771
resist "VDDD.n2360" "VDDD.n2359" 0.225771
resist "VDDD.n2504" "VDDD.n2503" 0.225771
resist "VDDD.n2648" "VDDD.n2647" 0.225771
resist "VDDD.n2791" "VDDD.n2790" 0.225771
resist "VDDD.n3988" "VDDD.n3985" 0.225771
resist "VDDD.n3897" "VDDD.n3893" 0.225771
resist "VDDD.n3728" "VDDD.n3724" 0.225771
resist "VDDD.n3559" "VDDD.n3555" 0.225771
resist "VDDD.n3389" "VDDD.n3385" 0.225771
resist "VDDD.n4322" "VDDD.n4321" 0.229095
resist "VDDD.n4797" "VDDD.n4796" 0.231081
resist "VDDD.n4802" "VDDD.n4801" 0.231081
resist "VDDD.n2040" "VDDD.n2036" 0.232071
resist "VDDD.n2184" "VDDD.n2180" 0.232071
resist "VDDD.n2328" "VDDD.n2324" 0.232071
resist "VDDD.n2472" "VDDD.n2468" 0.232071
resist "VDDD.n2616" "VDDD.n2612" 0.232071
resist "VDDD.n2759" "VDDD.n2755" 0.232071
resist "VDDD.n4049" "VDDD.n4034" 0.232071
resist "VDDD.n3959" "VDDD.n3107" 0.232071
resist "VDDD.n3790" "VDDD.n3154" 0.232071
resist "VDDD.n3621" "VDDD.n3201" 0.232071
resist "VDDD.n3452" "VDDD.n3248" 0.232071
resist "VDDD.n4759" "VDDD.n4656" 0.234585
resist "VDDD.n4914" "VDDD.n4857" 0.23616
resist "VDDD.n4448" "VDDD.n4447" 0.236842
resist "VDDD.n4446" "VDDD.n738" 0.236842
resist "VDDD.n4445" "VDDD.n4444" 0.236842
resist "VDDD.n4443" "VDDD.n739" 0.236842
resist "VDDD.n4442" "VDDD.n4441" 0.236842
resist "VDDD.n4440" "VDDD.n740" 0.236842
resist "VDDD.n4439" "VDDD.n4438" 0.236842
resist "VDDD.n4437" "VDDD.n741" 0.236842
resist "VDDD.n4436" "VDDD.n4435" 0.236842
resist "VDDD.n4434" "VDDD.n742" 0.236842
resist "VDDD.n4433" "VDDD.n4432" 0.236842
resist "VDDD.n4431" "VDDD.n743" 0.236842
resist "VDDD.n4430" "VDDD.n4429" 0.236842
resist "VDDD.n4428" "VDDD.n744" 0.236842
resist "VDDD.n4427" "VDDD.n4426" 0.236842
resist "VDDD.n4425" "VDDD.n745" 0.236842
resist "VDDD.n4424" "VDDD.n4423" 0.236842
resist "VDDD.n4422" "VDDD.n746" 0.236842
resist "VDDD.n4421" "VDDD.n4420" 0.236842
resist "VDDD.n4419" "VDDD.n747" 0.236842
resist "VDDD.n4418" "VDDD.n4417" 0.236842
resist "VDDD.n4416" "VDDD.n748" 0.236842
resist "VDDD.n4415" "VDDD.n4414" 0.236842
resist "VDDD.n4413" "VDDD.n749" 0.236842
resist "VDDD.n4412" "VDDD.n4411" 0.236842
resist "VDDD.n4410" "VDDD.n750" 0.236842
resist "VDDD.n4409" "VDDD.n4408" 0.236842
resist "VDDD.n4407" "VDDD.n751" 0.236842
resist "VDDD.n4406" "VDDD.n4405" 0.236842
resist "VDDD.n4404" "VDDD.n752" 0.236842
resist "VDDD.n4403" "VDDD.n4402" 0.236842
resist "VDDD.n4401" "VDDD.n753" 0.236842
resist "VDDD.n4400" "VDDD.n4399" 0.236842
resist "VDDD.n4398" "VDDD.n754" 0.236842
resist "VDDD.n4397" "VDDD.n4396" 0.236842
resist "VDDD.n4395" "VDDD.n755" 0.236842
resist "VDDD.n4394" "VDDD.n4393" 0.236842
resist "VDDD.n4392" "VDDD.n756" 0.236842
resist "VDDD.n4391" "VDDD.n4390" 0.236842
resist "VDDD.n4389" "VDDD.n757" 0.236842
resist "VDDD.n4388" "VDDD.n4387" 0.236842
resist "VDDD.n4386" "VDDD.n758" 0.236842
resist "VDDD.n4385" "VDDD.n4384" 0.236842
resist "VDDD.n4383" "VDDD.n759" 0.236842
resist "VDDD.n4382" "VDDD.n4381" 0.236842
resist "VDDD.n4380" "VDDD.n760" 0.236842
resist "VDDD.n4379" "VDDD.n4378" 0.236842
resist "VDDD.n4377" "VDDD.n761" 0.236842
resist "VDDD.n4376" "VDDD.n4375" 0.236842
resist "VDDD.n4374" "VDDD.n762" 0.236842
resist "VDDD.n4373" "VDDD.n4372" 0.236842
resist "VDDD.n4371" "VDDD.n763" 0.236842
resist "VDDD.n4370" "VDDD.n4369" 0.236842
resist "VDDD.n4368" "VDDD.n764" 0.236842
resist "VDDD.n4367" "VDDD.n4366" 0.236842
resist "VDDD.n4365" "VDDD.n691" 0.236842
resist "VDDD.n4364" "VDDD.n4363" 0.236842
resist "VDDD.n4362" "VDDD.n765" 0.236842
resist "VDDD.n4323" "VDDD.n4322" 0.236842
resist "VDDD.n4323" "VDDD.n623" 0.236842
resist "VDDD.n4362" "VDDD.n4361" 0.236842
resist "VDDD.n4363" "VDDD.n624" 0.236842
resist "VDDD.n4453" "VDDD.n691" 0.236842
resist "VDDD.n4367" "VDDD.n625" 0.236842
resist "VDDD.n4368" "VDDD.n680" 0.236842
resist "VDDD.n4369" "VDDD.n626" 0.236842
resist "VDDD.n763" "VDDD.n679" 0.236842
resist "VDDD.n4373" "VDDD.n627" 0.236842
resist "VDDD.n4374" "VDDD.n678" 0.236842
resist "VDDD.n4375" "VDDD.n628" 0.236842
resist "VDDD.n761" "VDDD.n677" 0.236842
resist "VDDD.n4379" "VDDD.n629" 0.236842
resist "VDDD.n4380" "VDDD.n676" 0.236842
resist "VDDD.n4381" "VDDD.n630" 0.236842
resist "VDDD.n759" "VDDD.n675" 0.236842
resist "VDDD.n4385" "VDDD.n631" 0.236842
resist "VDDD.n4386" "VDDD.n674" 0.236842
resist "VDDD.n4387" "VDDD.n632" 0.236842
resist "VDDD.n757" "VDDD.n673" 0.236842
resist "VDDD.n4391" "VDDD.n633" 0.236842
resist "VDDD.n4392" "VDDD.n672" 0.236842
resist "VDDD.n4393" "VDDD.n634" 0.236842
resist "VDDD.n755" "VDDD.n671" 0.236842
resist "VDDD.n4397" "VDDD.n635" 0.236842
resist "VDDD.n4398" "VDDD.n670" 0.236842
resist "VDDD.n4399" "VDDD.n636" 0.236842
resist "VDDD.n753" "VDDD.n669" 0.236842
resist "VDDD.n4403" "VDDD.n637" 0.236842
resist "VDDD.n4404" "VDDD.n668" 0.236842
resist "VDDD.n4405" "VDDD.n638" 0.236842
resist "VDDD.n751" "VDDD.n667" 0.236842
resist "VDDD.n4409" "VDDD.n639" 0.236842
resist "VDDD.n4410" "VDDD.n666" 0.236842
resist "VDDD.n4411" "VDDD.n640" 0.236842
resist "VDDD.n749" "VDDD.n665" 0.236842
resist "VDDD.n4415" "VDDD.n641" 0.236842
resist "VDDD.n4416" "VDDD.n664" 0.236842
resist "VDDD.n4417" "VDDD.n642" 0.236842
resist "VDDD.n747" "VDDD.n663" 0.236842
resist "VDDD.n4421" "VDDD.n643" 0.236842
resist "VDDD.n4422" "VDDD.n662" 0.236842
resist "VDDD.n4423" "VDDD.n644" 0.236842
resist "VDDD.n745" "VDDD.n661" 0.236842
resist "VDDD.n4427" "VDDD.n645" 0.236842
resist "VDDD.n4428" "VDDD.n660" 0.236842
resist "VDDD.n4429" "VDDD.n646" 0.236842
resist "VDDD.n743" "VDDD.n659" 0.236842
resist "VDDD.n4433" "VDDD.n647" 0.236842
resist "VDDD.n4434" "VDDD.n658" 0.236842
resist "VDDD.n4435" "VDDD.n648" 0.236842
resist "VDDD.n741" "VDDD.n657" 0.236842
resist "VDDD.n4439" "VDDD.n649" 0.236842
resist "VDDD.n4440" "VDDD.n656" 0.236842
resist "VDDD.n4441" "VDDD.n650" 0.236842
resist "VDDD.n739" "VDDD.n655" 0.236842
resist "VDDD.n4445" "VDDD.n651" 0.236842
resist "VDDD.n4446" "VDDD.n654" 0.236842
resist "VDDD.n4447" "VDDD.n652" 0.236842
resist "VDDD.n737" "VDDD.n700" 0.236842
resist "VDDD.n4450" "VDDD.n4449" 0.239658
resist "VDDD.n2053" "VDDD.n2052" 0.241171
resist "VDDD.n2197" "VDDD.n2196" 0.241171
resist "VDDD.n2341" "VDDD.n2340" 0.241171
resist "VDDD.n2485" "VDDD.n2484" 0.241171
resist "VDDD.n2629" "VDDD.n2628" 0.241171
resist "VDDD.n2772" "VDDD.n2771" 0.241171
resist "VDDD.n4020" "VDDD.n4019" 0.241171
resist "VDDD.n3853" "VDDD.n3826" 0.241171
resist "VDDD.n3684" "VDDD.n3657" 0.241171
resist "VDDD.n3515" "VDDD.n3488" 0.241171
resist "VDDD.n3345" "VDDD.n3318" 0.241171
resist "VDDD.n2051" "VDDD.n2050" 0.242996
resist "VDDD.n2195" "VDDD.n2194" 0.242996
resist "VDDD.n2339" "VDDD.n2338" 0.242996
resist "VDDD.n2483" "VDDD.n2482" 0.242996
resist "VDDD.n2627" "VDDD.n2626" 0.242996
resist "VDDD.n2770" "VDDD.n2769" 0.242996
resist "VDDD.n4022" "VDDD.n4021" 0.242996
resist "VDDD.n3855" "VDDD.n3854" 0.242996
resist "VDDD.n3686" "VDDD.n3685" 0.242996
resist "VDDD.n3517" "VDDD.n3516" 0.242996
resist "VDDD.n3347" "VDDD.n3346" 0.242996
resist "VDDD.n1038" "VDDD.n682" 0.24903
resist "VDDD.n5027" "VDDD.n70" 0.249975
resist "VDDD.n2901" "VDDD.n2900" 0.278595
resist "VDDD.n5096" "VDDD.n127" 0.27972
resist "VDDD.n4496" "VDDD.n4495" 0.290422
resist "VDDD.n2113" "VDDD.n2112" 0.296521
resist "VDDD.n2257" "VDDD.n2256" 0.296521
resist "VDDD.n2401" "VDDD.n2400" 0.296521
resist "VDDD.n2545" "VDDD.n2544" 0.296521
resist "VDDD.n2689" "VDDD.n2688" 0.296521
resist "VDDD.n3562" "VDDD.n3453" 0.296521
resist "VDDD.n3731" "VDDD.n3622" 0.296521
resist "VDDD.n3900" "VDDD.n3791" 0.296521
resist "VDDD.n3961" "VDDD.n3960" 0.296521
resist "VDDD.n5098" "VDDD.n5097" 0.31329
resist "VDDD.n2898" "VDDD.n2897" 0.321429
resist "VDDD.n2896" "VDDD.n921" 0.321429
resist "VDDD.n2895" "VDDD.n2894" 0.321429
resist "VDDD.n2893" "VDDD.n1450" 0.321429
resist "VDDD.n2892" "VDDD.n2891" 0.321429
resist "VDDD.n2890" "VDDD.n1451" 0.321429
resist "VDDD.n2889" "VDDD.n2888" 0.321429
resist "VDDD.n2887" "VDDD.n1452" 0.321429
resist "VDDD.n2886" "VDDD.n2885" 0.321429
resist "VDDD.n2884" "VDDD.n1453" 0.321429
resist "VDDD.n2883" "VDDD.n2882" 0.321429
resist "VDDD.n2881" "VDDD.n1454" 0.321429
resist "VDDD.n2880" "VDDD.n2879" 0.321429
resist "VDDD.n2878" "VDDD.n1455" 0.321429
resist "VDDD.n2877" "VDDD.n2876" 0.321429
resist "VDDD.n2875" "VDDD.n1456" 0.321429
resist "VDDD.n2874" "VDDD.n2873" 0.321429
resist "VDDD.n2872" "VDDD.n1457" 0.321429
resist "VDDD.n2871" "VDDD.n2870" 0.321429
resist "VDDD.n2869" "VDDD.n1458" 0.321429
resist "VDDD.n2868" "VDDD.n2867" 0.321429
resist "VDDD.n2866" "VDDD.n1459" 0.321429
resist "VDDD.n2865" "VDDD.n2864" 0.321429
resist "VDDD.n2863" "VDDD.n1460" 0.321429
resist "VDDD.n2862" "VDDD.n2861" 0.321429
resist "VDDD.n2860" "VDDD.n1461" 0.321429
resist "VDDD.n2859" "VDDD.n2858" 0.321429
resist "VDDD.n2857" "VDDD.n1462" 0.321429
resist "VDDD.n2833" "VDDD.n2832" 0.321429
resist "VDDD.n2847" "VDDD.n2833" 0.321429
resist "VDDD.n2857" "VDDD.n2856" 0.321429
resist "VDDD.n2858" "VDDD.n864" 0.321429
resist "VDDD.n1461" "VDDD.n888" 0.321429
resist "VDDD.n2862" "VDDD.n865" 0.321429
resist "VDDD.n2863" "VDDD.n887" 0.321429
resist "VDDD.n2864" "VDDD.n866" 0.321429
resist "VDDD.n1459" "VDDD.n886" 0.321429
resist "VDDD.n2868" "VDDD.n867" 0.321429
resist "VDDD.n2869" "VDDD.n885" 0.321429
resist "VDDD.n2870" "VDDD.n868" 0.321429
resist "VDDD.n1457" "VDDD.n884" 0.321429
resist "VDDD.n2874" "VDDD.n869" 0.321429
resist "VDDD.n2875" "VDDD.n883" 0.321429
resist "VDDD.n2876" "VDDD.n870" 0.321429
resist "VDDD.n1455" "VDDD.n882" 0.321429
resist "VDDD.n2880" "VDDD.n871" 0.321429
resist "VDDD.n2881" "VDDD.n881" 0.321429
resist "VDDD.n2882" "VDDD.n872" 0.321429
resist "VDDD.n1453" "VDDD.n880" 0.321429
resist "VDDD.n2886" "VDDD.n873" 0.321429
resist "VDDD.n2887" "VDDD.n879" 0.321429
resist "VDDD.n2888" "VDDD.n874" 0.321429
resist "VDDD.n1451" "VDDD.n878" 0.321429
resist "VDDD.n2892" "VDDD.n875" 0.321429
resist "VDDD.n2893" "VDDD.n877" 0.321429
resist "VDDD.n2894" "VDDD.n876" 0.321429
resist "VDDD.n921" "VDDD.n920" 0.321429
resist "VDDD.n2899" "VDDD.n2898" 0.321429
resist "VDDD.n2933" "VDDD.n861" 0.321429
resist "VDDD.n2935" "VDDD.n2934" 0.321429
resist "VDDD.n2936" "VDDD.n860" 0.321429
resist "VDDD.n2938" "VDDD.n2937" 0.321429
resist "VDDD.n2939" "VDDD.n859" 0.321429
resist "VDDD.n2941" "VDDD.n2940" 0.321429
resist "VDDD.n2942" "VDDD.n858" 0.321429
resist "VDDD.n2944" "VDDD.n2943" 0.321429
resist "VDDD.n2945" "VDDD.n857" 0.321429
resist "VDDD.n2947" "VDDD.n2946" 0.321429
resist "VDDD.n2948" "VDDD.n856" 0.321429
resist "VDDD.n2950" "VDDD.n2949" 0.321429
resist "VDDD.n2951" "VDDD.n855" 0.321429
resist "VDDD.n2953" "VDDD.n2952" 0.321429
resist "VDDD.n2954" "VDDD.n854" 0.321429
resist "VDDD.n2956" "VDDD.n2955" 0.321429
resist "VDDD.n2957" "VDDD.n853" 0.321429
resist "VDDD.n2959" "VDDD.n2958" 0.321429
resist "VDDD.n2960" "VDDD.n852" 0.321429
resist "VDDD.n2962" "VDDD.n2961" 0.321429
resist "VDDD.n2963" "VDDD.n851" 0.321429
resist "VDDD.n2965" "VDDD.n2964" 0.321429
resist "VDDD.n2966" "VDDD.n850" 0.321429
resist "VDDD.n2968" "VDDD.n2967" 0.321429
resist "VDDD.n2969" "VDDD.n849" 0.321429
resist "VDDD.n2971" "VDDD.n2970" 0.321429
resist "VDDD.n2972" "VDDD.n847" 0.321429
resist "VDDD.n4053" "VDDD.n4052" 0.321429
resist "VDDD.n4051" "VDDD.n848" 0.321429
resist "VDDD.n4054" "VDDD.n4053" 0.321429
resist "VDDD.n847" "VDDD.n800" 0.321429
resist "VDDD.n2970" "VDDD.n825" 0.321429
resist "VDDD.n2969" "VDDD.n801" 0.321429
resist "VDDD.n2968" "VDDD.n824" 0.321429
resist "VDDD.n850" "VDDD.n802" 0.321429
resist "VDDD.n2964" "VDDD.n823" 0.321429
resist "VDDD.n2963" "VDDD.n803" 0.321429
resist "VDDD.n2962" "VDDD.n822" 0.321429
resist "VDDD.n852" "VDDD.n804" 0.321429
resist "VDDD.n2958" "VDDD.n821" 0.321429
resist "VDDD.n2957" "VDDD.n805" 0.321429
resist "VDDD.n2956" "VDDD.n820" 0.321429
resist "VDDD.n854" "VDDD.n806" 0.321429
resist "VDDD.n2952" "VDDD.n819" 0.321429
resist "VDDD.n2951" "VDDD.n807" 0.321429
resist "VDDD.n2950" "VDDD.n818" 0.321429
resist "VDDD.n856" "VDDD.n808" 0.321429
resist "VDDD.n2946" "VDDD.n817" 0.321429
resist "VDDD.n2945" "VDDD.n809" 0.321429
resist "VDDD.n2944" "VDDD.n816" 0.321429
resist "VDDD.n858" "VDDD.n810" 0.321429
resist "VDDD.n2940" "VDDD.n815" 0.321429
resist "VDDD.n2939" "VDDD.n811" 0.321429
resist "VDDD.n2938" "VDDD.n814" 0.321429
resist "VDDD.n860" "VDDD.n812" 0.321429
resist "VDDD.n2934" "VDDD.n813" 0.321429
resist "VDDD.n848" "VDDD.n826" 0.321429
resist "VDDD.n2933" "VDDD.n2932" 0.321429
resist "VDDD.n2054" "VDDD.n2053" 0.344452
resist "VDDD.n2198" "VDDD.n2197" 0.344452
resist "VDDD.n2342" "VDDD.n2341" 0.344452
resist "VDDD.n2486" "VDDD.n2485" 0.344452
resist "VDDD.n2630" "VDDD.n2629" 0.344452
resist "VDDD.n2773" "VDDD.n2772" 0.344452
resist "VDDD.n4019" "VDDD.n4018" 0.344452
resist "VDDD.n3862" "VDDD.n3826" 0.344452
resist "VDDD.n3693" "VDDD.n3657" 0.344452
resist "VDDD.n3524" "VDDD.n3488" 0.344452
resist "VDDD.n3354" "VDDD.n3318" 0.344452
resist "VDDD.n5065" "VDDD.n190" 0.351188
resist "VDDD.n4795" "VDDD.n485" 0.356584
resist "VDDD.n2049" "VDDD.n2044" 0.362452
resist "VDDD.n2193" "VDDD.n2188" 0.362452
resist "VDDD.n2337" "VDDD.n2332" 0.362452
resist "VDDD.n2481" "VDDD.n2476" 0.362452
resist "VDDD.n2625" "VDDD.n2620" 0.362452
resist "VDDD.n2768" "VDDD.n2763" 0.362452
resist "VDDD.n4024" "VDDD.n4023" 0.362452
resist "VDDD.n3856" "VDDD.n3852" 0.362452
resist "VDDD.n3687" "VDDD.n3683" 0.362452
resist "VDDD.n3518" "VDDD.n3514" 0.362452
resist "VDDD.n3348" "VDDD.n3344" 0.362452
resist "VDDD.n4806" "VDDD.n4804" 0.370624
resist "VDDD.n1256" "VDDD.n1255" 0.375
resist "VDDD.n1274" "VDDD.n1273" 0.375
resist "VDDD.n1275" "VDDD.n1254" 0.375
resist "VDDD.n1277" "VDDD.n1276" 0.375
resist "VDDD.n1252" "VDDD.n1251" 0.375
resist "VDDD.n1286" "VDDD.n1285" 0.375
resist "VDDD.n1287" "VDDD.n1250" 0.375
resist "VDDD.n1289" "VDDD.n1288" 0.375
resist "VDDD.n1248" "VDDD.n1247" 0.375
resist "VDDD.n1298" "VDDD.n1297" 0.375
resist "VDDD.n1299" "VDDD.n1246" 0.375
resist "VDDD.n1301" "VDDD.n1300" 0.375
resist "VDDD.n1244" "VDDD.n1243" 0.375
resist "VDDD.n1310" "VDDD.n1309" 0.375
resist "VDDD.n1311" "VDDD.n1242" 0.375
resist "VDDD.n1313" "VDDD.n1312" 0.375
resist "VDDD.n1240" "VDDD.n1239" 0.375
resist "VDDD.n1322" "VDDD.n1321" 0.375
resist "VDDD.n1323" "VDDD.n1238" 0.375
resist "VDDD.n1325" "VDDD.n1324" 0.375
resist "VDDD.n1236" "VDDD.n1235" 0.375
resist "VDDD.n1334" "VDDD.n1333" 0.375
resist "VDDD.n1335" "VDDD.n1234" 0.375
resist "VDDD.n1337" "VDDD.n1336" 0.375
resist "VDDD.n1232" "VDDD.n1231" 0.375
resist "VDDD.n1346" "VDDD.n1345" 0.375
resist "VDDD.n1347" "VDDD.n1230" 0.375
resist "VDDD.n1349" "VDDD.n1348" 0.375
resist "VDDD.n1228" "VDDD.n1227" 0.375
resist "VDDD.n1358" "VDDD.n1357" 0.375
resist "VDDD.n1359" "VDDD.n1226" 0.375
resist "VDDD.n1361" "VDDD.n1360" 0.375
resist "VDDD.n1224" "VDDD.n1223" 0.375
resist "VDDD.n1370" "VDDD.n1369" 0.375
resist "VDDD.n1371" "VDDD.n1222" 0.375
resist "VDDD.n1373" "VDDD.n1372" 0.375
resist "VDDD.n1220" "VDDD.n1219" 0.375
resist "VDDD.n1382" "VDDD.n1381" 0.375
resist "VDDD.n1383" "VDDD.n1218" 0.375
resist "VDDD.n1385" "VDDD.n1384" 0.375
resist "VDDD.n1216" "VDDD.n1215" 0.375
resist "VDDD.n1394" "VDDD.n1393" 0.375
resist "VDDD.n1395" "VDDD.n1214" 0.375
resist "VDDD.n1397" "VDDD.n1396" 0.375
resist "VDDD.n1212" "VDDD.n1211" 0.375
resist "VDDD.n1406" "VDDD.n1405" 0.375
resist "VDDD.n1407" "VDDD.n1210" 0.375
resist "VDDD.n1409" "VDDD.n1408" 0.375
resist "VDDD.n1208" "VDDD.n1207" 0.375
resist "VDDD.n1418" "VDDD.n1417" 0.375
resist "VDDD.n1419" "VDDD.n1206" 0.375
resist "VDDD.n1422" "VDDD.n1421" 0.375
resist "VDDD.n1420" "VDDD.n1204" 0.375
resist "VDDD.n1203" "VDDD.n1202" 0.375
resist "VDDD.n1434" "VDDD.n1433" 0.375
resist "VDDD.n1435" "VDDD.n1201" 0.375
resist "VDDD.n1437" "VDDD.n1436" 0.375
resist "VDDD.n923" "VDDD.n922" 0.375
resist "VDDD.n1449" "VDDD.n1448" 0.375
resist "VDDD.n1109" "VDDD.n1108" 0.375
resist "VDDD.n1110" "VDDD.n1105" 0.375
resist "VDDD.n1112" "VDDD.n1111" 0.375
resist "VDDD.n1113" "VDDD.n1104" 0.375
resist "VDDD.n1115" "VDDD.n1114" 0.375
resist "VDDD.n1116" "VDDD.n1103" 0.375
resist "VDDD.n1118" "VDDD.n1117" 0.375
resist "VDDD.n1119" "VDDD.n1102" 0.375
resist "VDDD.n1121" "VDDD.n1120" 0.375
resist "VDDD.n1122" "VDDD.n1101" 0.375
resist "VDDD.n1124" "VDDD.n1123" 0.375
resist "VDDD.n1125" "VDDD.n1100" 0.375
resist "VDDD.n1127" "VDDD.n1126" 0.375
resist "VDDD.n1128" "VDDD.n1099" 0.375
resist "VDDD.n1130" "VDDD.n1129" 0.375
resist "VDDD.n1131" "VDDD.n1098" 0.375
resist "VDDD.n1133" "VDDD.n1132" 0.375
resist "VDDD.n1134" "VDDD.n1097" 0.375
resist "VDDD.n1136" "VDDD.n1135" 0.375
resist "VDDD.n1137" "VDDD.n1096" 0.375
resist "VDDD.n1139" "VDDD.n1138" 0.375
resist "VDDD.n1140" "VDDD.n1095" 0.375
resist "VDDD.n1142" "VDDD.n1141" 0.375
resist "VDDD.n1143" "VDDD.n1094" 0.375
resist "VDDD.n1145" "VDDD.n1144" 0.375
resist "VDDD.n1146" "VDDD.n1093" 0.375
resist "VDDD.n1148" "VDDD.n1147" 0.375
resist "VDDD.n1149" "VDDD.n1092" 0.375
resist "VDDD.n1151" "VDDD.n1150" 0.375
resist "VDDD.n1152" "VDDD.n1091" 0.375
resist "VDDD.n1154" "VDDD.n1153" 0.375
resist "VDDD.n1155" "VDDD.n1090" 0.375
resist "VDDD.n1157" "VDDD.n1156" 0.375
resist "VDDD.n1158" "VDDD.n1089" 0.375
resist "VDDD.n1160" "VDDD.n1159" 0.375
resist "VDDD.n1161" "VDDD.n1088" 0.375
resist "VDDD.n1163" "VDDD.n1162" 0.375
resist "VDDD.n1164" "VDDD.n1087" 0.375
resist "VDDD.n1166" "VDDD.n1165" 0.375
resist "VDDD.n1167" "VDDD.n1086" 0.375
resist "VDDD.n1169" "VDDD.n1168" 0.375
resist "VDDD.n1170" "VDDD.n1085" 0.375
resist "VDDD.n1172" "VDDD.n1171" 0.375
resist "VDDD.n1173" "VDDD.n1084" 0.375
resist "VDDD.n1175" "VDDD.n1174" 0.375
resist "VDDD.n1176" "VDDD.n1083" 0.375
resist "VDDD.n1178" "VDDD.n1177" 0.375
resist "VDDD.n1179" "VDDD.n1082" 0.375
resist "VDDD.n1181" "VDDD.n1180" 0.375
resist "VDDD.n1182" "VDDD.n1081" 0.375
resist "VDDD.n1184" "VDDD.n1183" 0.375
resist "VDDD.n1185" "VDDD.n1080" 0.375
resist "VDDD.n1187" "VDDD.n1186" 0.375
resist "VDDD.n1188" "VDDD.n1079" 0.375
resist "VDDD.n1190" "VDDD.n1189" 0.375
resist "VDDD.n1191" "VDDD.n1078" 0.375
resist "VDDD.n1193" "VDDD.n1192" 0.375
resist "VDDD.n1194" "VDDD.n1077" 0.375
resist "VDDD.n1196" "VDDD.n1195" 0.375
resist "VDDD.n1197" "VDDD.n1196" 0.375
resist "VDDD.n1077" "VDDD.n1076" 0.375
resist "VDDD.n1192" "VDDD.n994" 0.375
resist "VDDD.n1191" "VDDD.n936" 0.375
resist "VDDD.n1190" "VDDD.n993" 0.375
resist "VDDD.n1079" "VDDD.n937" 0.375
resist "VDDD.n1186" "VDDD.n992" 0.375
resist "VDDD.n1185" "VDDD.n938" 0.375
resist "VDDD.n1184" "VDDD.n991" 0.375
resist "VDDD.n1081" "VDDD.n939" 0.375
resist "VDDD.n1180" "VDDD.n990" 0.375
resist "VDDD.n1179" "VDDD.n940" 0.375
resist "VDDD.n1178" "VDDD.n989" 0.375
resist "VDDD.n1083" "VDDD.n941" 0.375
resist "VDDD.n1174" "VDDD.n988" 0.375
resist "VDDD.n1173" "VDDD.n942" 0.375
resist "VDDD.n1172" "VDDD.n987" 0.375
resist "VDDD.n1085" "VDDD.n943" 0.375
resist "VDDD.n1168" "VDDD.n986" 0.375
resist "VDDD.n1167" "VDDD.n944" 0.375
resist "VDDD.n1166" "VDDD.n985" 0.375
resist "VDDD.n1087" "VDDD.n945" 0.375
resist "VDDD.n1162" "VDDD.n984" 0.375
resist "VDDD.n1161" "VDDD.n946" 0.375
resist "VDDD.n1160" "VDDD.n983" 0.375
resist "VDDD.n1089" "VDDD.n947" 0.375
resist "VDDD.n1156" "VDDD.n982" 0.375
resist "VDDD.n1155" "VDDD.n948" 0.375
resist "VDDD.n1154" "VDDD.n981" 0.375
resist "VDDD.n1091" "VDDD.n949" 0.375
resist "VDDD.n1150" "VDDD.n980" 0.375
resist "VDDD.n1149" "VDDD.n950" 0.375
resist "VDDD.n1148" "VDDD.n979" 0.375
resist "VDDD.n1093" "VDDD.n951" 0.375
resist "VDDD.n1144" "VDDD.n978" 0.375
resist "VDDD.n1143" "VDDD.n952" 0.375
resist "VDDD.n1142" "VDDD.n977" 0.375
resist "VDDD.n1095" "VDDD.n953" 0.375
resist "VDDD.n1138" "VDDD.n976" 0.375
resist "VDDD.n1137" "VDDD.n954" 0.375
resist "VDDD.n1136" "VDDD.n975" 0.375
resist "VDDD.n1097" "VDDD.n955" 0.375
resist "VDDD.n1132" "VDDD.n974" 0.375
resist "VDDD.n1131" "VDDD.n956" 0.375
resist "VDDD.n1130" "VDDD.n973" 0.375
resist "VDDD.n1099" "VDDD.n957" 0.375
resist "VDDD.n1126" "VDDD.n972" 0.375
resist "VDDD.n1125" "VDDD.n958" 0.375
resist "VDDD.n1124" "VDDD.n971" 0.375
resist "VDDD.n1101" "VDDD.n959" 0.375
resist "VDDD.n1120" "VDDD.n970" 0.375
resist "VDDD.n1119" "VDDD.n960" 0.375
resist "VDDD.n1118" "VDDD.n969" 0.375
resist "VDDD.n1103" "VDDD.n961" 0.375
resist "VDDD.n1114" "VDDD.n968" 0.375
resist "VDDD.n1113" "VDDD.n962" 0.375
resist "VDDD.n1112" "VDDD.n967" 0.375
resist "VDDD.n1105" "VDDD.n963" 0.375
resist "VDDD.n1108" "VDDD.n966" 0.375
resist "VDDD.n1107" "VDDD.n964" 0.375
resist "VDDD.n1448" "VDDD.n1447" 0.375
resist "VDDD.n1445" "VDDD.n923" 0.375
resist "VDDD.n1438" "VDDD.n1437" 0.375
resist "VDDD.n1430" "VDDD.n1201" 0.375
resist "VDDD.n1433" "VDDD.n1432" 0.375
resist "VDDD.n1427" "VDDD.n1203" 0.375
resist "VDDD.n1425" "VDDD.n1204" 0.375
resist "VDDD.n1423" "VDDD.n1422" 0.375
resist "VDDD.n1414" "VDDD.n1206" 0.375
resist "VDDD.n1417" "VDDD.n1416" 0.375
resist "VDDD.n1412" "VDDD.n1208" 0.375
resist "VDDD.n1410" "VDDD.n1409" 0.375
resist "VDDD.n1402" "VDDD.n1210" 0.375
resist "VDDD.n1405" "VDDD.n1404" 0.375
resist "VDDD.n1400" "VDDD.n1212" 0.375
resist "VDDD.n1398" "VDDD.n1397" 0.375
resist "VDDD.n1390" "VDDD.n1214" 0.375
resist "VDDD.n1393" "VDDD.n1392" 0.375
resist "VDDD.n1388" "VDDD.n1216" 0.375
resist "VDDD.n1386" "VDDD.n1385" 0.375
resist "VDDD.n1378" "VDDD.n1218" 0.375
resist "VDDD.n1381" "VDDD.n1380" 0.375
resist "VDDD.n1376" "VDDD.n1220" 0.375
resist "VDDD.n1374" "VDDD.n1373" 0.375
resist "VDDD.n1366" "VDDD.n1222" 0.375
resist "VDDD.n1369" "VDDD.n1368" 0.375
resist "VDDD.n1364" "VDDD.n1224" 0.375
resist "VDDD.n1362" "VDDD.n1361" 0.375
resist "VDDD.n1354" "VDDD.n1226" 0.375
resist "VDDD.n1357" "VDDD.n1356" 0.375
resist "VDDD.n1352" "VDDD.n1228" 0.375
resist "VDDD.n1350" "VDDD.n1349" 0.375
resist "VDDD.n1342" "VDDD.n1230" 0.375
resist "VDDD.n1345" "VDDD.n1344" 0.375
resist "VDDD.n1340" "VDDD.n1232" 0.375
resist "VDDD.n1338" "VDDD.n1337" 0.375
resist "VDDD.n1330" "VDDD.n1234" 0.375
resist "VDDD.n1333" "VDDD.n1332" 0.375
resist "VDDD.n1328" "VDDD.n1236" 0.375
resist "VDDD.n1326" "VDDD.n1325" 0.375
resist "VDDD.n1318" "VDDD.n1238" 0.375
resist "VDDD.n1321" "VDDD.n1320" 0.375
resist "VDDD.n1316" "VDDD.n1240" 0.375
resist "VDDD.n1314" "VDDD.n1313" 0.375
resist "VDDD.n1306" "VDDD.n1242" 0.375
resist "VDDD.n1309" "VDDD.n1308" 0.375
resist "VDDD.n1304" "VDDD.n1244" 0.375
resist "VDDD.n1302" "VDDD.n1301" 0.375
resist "VDDD.n1294" "VDDD.n1246" 0.375
resist "VDDD.n1297" "VDDD.n1296" 0.375
resist "VDDD.n1292" "VDDD.n1248" 0.375
resist "VDDD.n1290" "VDDD.n1289" 0.375
resist "VDDD.n1282" "VDDD.n1250" 0.375
resist "VDDD.n1285" "VDDD.n1284" 0.375
resist "VDDD.n1280" "VDDD.n1252" 0.375
resist "VDDD.n1278" "VDDD.n1277" 0.375
resist "VDDD.n1270" "VDDD.n1254" 0.375
resist "VDDD.n1273" "VDDD.n1272" 0.375
resist "VDDD.n1268" "VDDD.n1256" 0.375
resist "VDDD.n1266" "VDDD.n1265" 0.375
resist "VDDD.n2832" "VDDD.n2831" 0.37755
resist "VDDD.n1264" "VDDD.n1263" 0.378981
resist "VDDD.n1106" "VDDD.n965" 0.378981
resist "VDDD.n2017" "VDDD.n1973" 0.407091
resist "VDDD.n2018" "VDDD.n1972" 0.407091
resist "VDDD.n2055" "VDDD.n1863" 0.407091
resist "VDDD.n2054" "VDDD.n1864" 0.407091
resist "VDDD.n2161" "VDDD.n2117" 0.407091
resist "VDDD.n2162" "VDDD.n2116" 0.407091
resist "VDDD.n2199" "VDDD.n1792" 0.407091
resist "VDDD.n2198" "VDDD.n1793" 0.407091
resist "VDDD.n2305" "VDDD.n2261" 0.407091
resist "VDDD.n2306" "VDDD.n2260" 0.407091
resist "VDDD.n2343" "VDDD.n1721" 0.407091
resist "VDDD.n2342" "VDDD.n1722" 0.407091
resist "VDDD.n2449" "VDDD.n2405" 0.407091
resist "VDDD.n2450" "VDDD.n2404" 0.407091
resist "VDDD.n2487" "VDDD.n1650" 0.407091
resist "VDDD.n2486" "VDDD.n1651" 0.407091
resist "VDDD.n2593" "VDDD.n2549" 0.407091
resist "VDDD.n2594" "VDDD.n2548" 0.407091
resist "VDDD.n2631" "VDDD.n1579" 0.407091
resist "VDDD.n2630" "VDDD.n1580" 0.407091
resist "VDDD.n2774" "VDDD.n1508" 0.407091
resist "VDDD.n2773" "VDDD.n1509" 0.407091
resist "VDDD.n3439" "VDDD.n3438" 0.407091
resist "VDDD.n3436" "VDDD.n3254" 0.407091
resist "VDDD.n3608" "VDDD.n3607" 0.407091
resist "VDDD.n3605" "VDDD.n3207" 0.407091
resist "VDDD.n3777" "VDDD.n3776" 0.407091
resist "VDDD.n3774" "VDDD.n3160" 0.407091
resist "VDDD.n3946" "VDDD.n3945" 0.407091
resist "VDDD.n3943" "VDDD.n3113" 0.407091
resist "VDDD.n3060" "VDDD.n3059" 0.407091
resist "VDDD.n3061" "VDDD.n3052" 0.407091
resist "VDDD.n4809" "VDDD.n480" 0.407091
resist "VDDD.n4018" "VDDD.n4017" 0.407091
resist "VDDD.n4014" "VDDD.n4012" 0.407091
resist "VDDD.n3862" "VDDD.n3861" 0.407091
resist "VDDD.n3863" "VDDD.n3825" 0.407091
resist "VDDD.n3693" "VDDD.n3692" 0.407091
resist "VDDD.n3694" "VDDD.n3656" 0.407091
resist "VDDD.n3524" "VDDD.n3523" 0.407091
resist "VDDD.n3525" "VDDD.n3487" 0.407091
resist "VDDD.n3354" "VDDD.n3353" 0.407091
resist "VDDD.n3355" "VDDD.n3317" 0.407091
resist "VDDD.n2736" "VDDD.n2693" 0.407091
resist "VDDD.n2737" "VDDD.n2692" 0.407091
resist "VDDD.n4023" "VDDD.n4022" 0.425102
resist "VDDD.n3856" "VDDD.n3855" 0.425102
resist "VDDD.n3687" "VDDD.n3686" 0.425102
resist "VDDD.n3518" "VDDD.n3517" 0.425102
resist "VDDD.n3348" "VDDD.n3347" 0.425102
resist "VDDD.n2050" "VDDD.n2049" 0.425102
resist "VDDD.n2194" "VDDD.n2193" 0.425102
resist "VDDD.n2338" "VDDD.n2337" 0.425102
resist "VDDD.n2482" "VDDD.n2481" 0.425102
resist "VDDD.n2626" "VDDD.n2625" 0.425102
resist "VDDD.n2769" "VDDD.n2768" 0.425102
resist "VDDD.n4023" "VDDD.n3000" 0.426944
resist "VDDD.n3857" "VDDD.n3856" 0.426944
resist "VDDD.n3688" "VDDD.n3687" 0.426944
resist "VDDD.n3519" "VDDD.n3518" 0.426944
resist "VDDD.n3349" "VDDD.n3348" 0.426944
resist "VDDD.n2049" "VDDD.n2048" 0.426944
resist "VDDD.n2193" "VDDD.n2192" 0.426944
resist "VDDD.n2337" "VDDD.n2336" 0.426944
resist "VDDD.n2481" "VDDD.n2480" 0.426944
resist "VDDD.n2625" "VDDD.n2624" 0.426944
resist "VDDD.n2768" "VDDD.n2767" 0.426944
resist "VDDD.n4312" "VDDD.n4311" 0.432376
resist "VDDD.n479" "VDDD.n478" 0.438121
resist "VDDD.n4051" "VDDD.n4050" 0.445831
resist "VDDD.n2011" "VDDD.n1976" 0.457915
resist "VDDD.n2155" "VDDD.n2120" 0.457915
resist "VDDD.n2299" "VDDD.n2264" 0.457915
resist "VDDD.n2443" "VDDD.n2408" 0.457915
resist "VDDD.n2587" "VDDD.n2552" 0.457915
resist "VDDD.n2730" "VDDD.n2696" 0.457915
resist "VDDD.n3427" "VDDD.n3258" 0.457915
resist "VDDD.n3596" "VDDD.n3211" 0.457915
resist "VDDD.n3765" "VDDD.n3164" 0.457915
resist "VDDD.n3934" "VDDD.n3117" 0.457915
resist "VDDD.n3067" "VDDD.n3049" 0.457915
resist "VDDD.n4631" "VDDD.n4627" 0.459066
resist "VDDD.n4633" "VDDD.n4622" 0.459066
resist "VDDD.n4635" "VDDD.n4617" 0.459066
resist "VDDD.n4637" "VDDD.n4612" 0.459066
resist "VDDD.n4639" "VDDD.n4607" 0.459066
resist "VDDD.n4641" "VDDD.n4602" 0.459066
resist "VDDD.n4643" "VDDD.n4597" 0.459066
resist "VDDD.n4645" "VDDD.n4592" 0.459066
resist "VDDD.n4647" "VDDD.n4587" 0.459066
resist "VDDD.n4649" "VDDD.n4582" 0.459066
resist "VDDD.n4632" "VDDD.n4626" 0.460032
resist "VDDD.n4634" "VDDD.n4621" 0.460032
resist "VDDD.n4636" "VDDD.n4616" 0.460032
resist "VDDD.n4638" "VDDD.n4611" 0.460032
resist "VDDD.n4640" "VDDD.n4606" 0.460032
resist "VDDD.n4642" "VDDD.n4601" 0.460032
resist "VDDD.n4644" "VDDD.n4596" 0.460032
resist "VDDD.n4646" "VDDD.n4591" 0.460032
resist "VDDD.n4648" "VDDD.n4586" 0.460032
resist "VDDD.n4650" "VDDD.n4581" 0.460032
resist "VDDD.n1195" "VDDD.n861" 0.46287
resist "VDDD.n4307" "VDDD.n4306" 0.463026
resist "VDDD.n4300" "VDDD.n4299" 0.463026
resist "VDDD.n4293" "VDDD.n4292" 0.463026
resist "VDDD.n4286" "VDDD.n4285" 0.463026
resist "VDDD.n4279" "VDDD.n4278" 0.463026
resist "VDDD.n4272" "VDDD.n4271" 0.463026
resist "VDDD.n4265" "VDDD.n4264" 0.463026
resist "VDDD.n4258" "VDDD.n4257" 0.463026
resist "VDDD.n4251" "VDDD.n4250" 0.463026
resist "VDDD.n4244" "VDDD.n4243" 0.463026
resist "VDDD.n4237" "VDDD.n190" 0.463026
resist "VDDD.n2897" "VDDD.n1449" 0.46476
resist "VDDD.n2066" "VDDD.n2065" 0.466053
resist "VDDD.n2210" "VDDD.n2209" 0.466053
resist "VDDD.n2354" "VDDD.n2353" 0.466053
resist "VDDD.n2498" "VDDD.n2497" 0.466053
resist "VDDD.n2642" "VDDD.n2641" 0.466053
resist "VDDD.n2785" "VDDD.n2784" 0.466053
resist "VDDD.n4000" "VDDD.n3999" 0.466053
resist "VDDD.n3890" "VDDD.n3889" 0.466053
resist "VDDD.n3721" "VDDD.n3720" 0.466053
resist "VDDD.n3552" "VDDD.n3551" 0.466053
resist "VDDD.n3382" "VDDD.n3381" 0.466053
resist "VDDD.n5094" "VDDD.n5066" 0.47916
resist "VDDD.n4057" "VDDD.n4056" 0.479887
resist "VDDD.n4809" "VDDD.n4808" 0.495934
resist "VDDD.n4306" "VDDD.n4305" 0.523586
resist "VDDD.n4299" "VDDD.n4298" 0.523586
resist "VDDD.n4292" "VDDD.n4291" 0.523586
resist "VDDD.n4285" "VDDD.n4284" 0.523586
resist "VDDD.n4278" "VDDD.n4277" 0.523586
resist "VDDD.n4271" "VDDD.n4270" 0.523586
resist "VDDD.n4264" "VDDD.n4263" 0.523586
resist "VDDD.n4257" "VDDD.n4256" 0.523586
resist "VDDD.n4250" "VDDD.n4249" 0.523586
resist "VDDD.n4243" "VDDD.n4242" 0.523586
resist "VDDD.n4236" "VDDD.n190" 0.523586
resist "VDDD.n4631" "VDDD.n4630" 0.523866
resist "VDDD.n4633" "VDDD.n4625" 0.523866
resist "VDDD.n4635" "VDDD.n4620" 0.523866
resist "VDDD.n4637" "VDDD.n4615" 0.523866
resist "VDDD.n4639" "VDDD.n4610" 0.523866
resist "VDDD.n4641" "VDDD.n4605" 0.523866
resist "VDDD.n4643" "VDDD.n4600" 0.523866
resist "VDDD.n4645" "VDDD.n4595" 0.523866
resist "VDDD.n4647" "VDDD.n4590" 0.523866
resist "VDDD.n4649" "VDDD.n4585" 0.523866
resist "VDDD.n4496" "VDDD.n621" 0.5625
resist "VDDD.n4498" "VDDD.n4497" 0.5625
resist "VDDD.n4499" "VDDD.n620" 0.5625
resist "VDDD.n4501" "VDDD.n4500" 0.5625
resist "VDDD.n4502" "VDDD.n619" 0.5625
resist "VDDD.n4504" "VDDD.n4503" 0.5625
resist "VDDD.n4505" "VDDD.n618" 0.5625
resist "VDDD.n4507" "VDDD.n4506" 0.5625
resist "VDDD.n4508" "VDDD.n617" 0.5625
resist "VDDD.n4510" "VDDD.n4509" 0.5625
resist "VDDD.n4511" "VDDD.n616" 0.5625
resist "VDDD.n4513" "VDDD.n4512" 0.5625
resist "VDDD.n4514" "VDDD.n615" 0.5625
resist "VDDD.n4516" "VDDD.n4515" 0.5625
resist "VDDD.n4517" "VDDD.n614" 0.5625
resist "VDDD.n4519" "VDDD.n4518" 0.5625
resist "VDDD.n4520" "VDDD.n613" 0.5625
resist "VDDD.n4522" "VDDD.n4521" 0.5625
resist "VDDD.n4523" "VDDD.n612" 0.5625
resist "VDDD.n4525" "VDDD.n4524" 0.5625
resist "VDDD.n4526" "VDDD.n611" 0.5625
resist "VDDD.n4528" "VDDD.n4527" 0.5625
resist "VDDD.n4529" "VDDD.n610" 0.5625
resist "VDDD.n4531" "VDDD.n4530" 0.5625
resist "VDDD.n4532" "VDDD.n609" 0.5625
resist "VDDD.n4534" "VDDD.n4533" 0.5625
resist "VDDD.n4535" "VDDD.n608" 0.5625
resist "VDDD.n4537" "VDDD.n4536" 0.5625
resist "VDDD.n4538" "VDDD.n607" 0.5625
resist "VDDD.n4540" "VDDD.n4539" 0.5625
resist "VDDD.n4541" "VDDD.n606" 0.5625
resist "VDDD.n4543" "VDDD.n4542" 0.5625
resist "VDDD.n4544" "VDDD.n605" 0.5625
resist "VDDD.n4546" "VDDD.n4545" 0.5625
resist "VDDD.n4547" "VDDD.n604" 0.5625
resist "VDDD.n4549" "VDDD.n4548" 0.5625
resist "VDDD.n4550" "VDDD.n603" 0.5625
resist "VDDD.n4552" "VDDD.n4551" 0.5625
resist "VDDD.n4553" "VDDD.n602" 0.5625
resist "VDDD.n4555" "VDDD.n4554" 0.5625
resist "VDDD.n4556" "VDDD.n601" 0.5625
resist "VDDD.n4558" "VDDD.n4557" 0.5625
resist "VDDD.n4559" "VDDD.n600" 0.5625
resist "VDDD.n4561" "VDDD.n4560" 0.5625
resist "VDDD.n4562" "VDDD.n599" 0.5625
resist "VDDD.n4564" "VDDD.n4563" 0.5625
resist "VDDD.n4565" "VDDD.n598" 0.5625
resist "VDDD.n4567" "VDDD.n4566" 0.5625
resist "VDDD.n4568" "VDDD.n597" 0.5625
resist "VDDD.n4570" "VDDD.n4569" 0.5625
resist "VDDD.n4571" "VDDD.n596" 0.5625
resist "VDDD.n4573" "VDDD.n4572" 0.5625
resist "VDDD.n4574" "VDDD.n595" 0.5625
resist "VDDD.n4576" "VDDD.n4575" 0.5625
resist "VDDD.n4577" "VDDD.n594" 0.5625
resist "VDDD.n4579" "VDDD.n4578" 0.5625
resist "VDDD.n4580" "VDDD.n592" 0.5625
resist "VDDD.n4653" "VDDD.n4652" 0.5625
resist "VDDD.n4651" "VDDD.n593" 0.5625
resist "VDDD.n4654" "VDDD.n4653" 0.5625
resist "VDDD.n592" "VDDD.n500" 0.5625
resist "VDDD.n4578" "VDDD.n557" 0.5625
resist "VDDD.n4577" "VDDD.n501" 0.5625
resist "VDDD.n4576" "VDDD.n556" 0.5625
resist "VDDD.n595" "VDDD.n502" 0.5625
resist "VDDD.n4572" "VDDD.n555" 0.5625
resist "VDDD.n4571" "VDDD.n503" 0.5625
resist "VDDD.n4570" "VDDD.n554" 0.5625
resist "VDDD.n597" "VDDD.n504" 0.5625
resist "VDDD.n4566" "VDDD.n553" 0.5625
resist "VDDD.n4565" "VDDD.n505" 0.5625
resist "VDDD.n4564" "VDDD.n552" 0.5625
resist "VDDD.n599" "VDDD.n506" 0.5625
resist "VDDD.n4560" "VDDD.n551" 0.5625
resist "VDDD.n4559" "VDDD.n507" 0.5625
resist "VDDD.n4558" "VDDD.n550" 0.5625
resist "VDDD.n601" "VDDD.n508" 0.5625
resist "VDDD.n4554" "VDDD.n549" 0.5625
resist "VDDD.n4553" "VDDD.n509" 0.5625
resist "VDDD.n4552" "VDDD.n548" 0.5625
resist "VDDD.n603" "VDDD.n510" 0.5625
resist "VDDD.n4548" "VDDD.n547" 0.5625
resist "VDDD.n4547" "VDDD.n511" 0.5625
resist "VDDD.n4546" "VDDD.n546" 0.5625
resist "VDDD.n605" "VDDD.n512" 0.5625
resist "VDDD.n4542" "VDDD.n545" 0.5625
resist "VDDD.n4541" "VDDD.n513" 0.5625
resist "VDDD.n4540" "VDDD.n544" 0.5625
resist "VDDD.n607" "VDDD.n514" 0.5625
resist "VDDD.n4536" "VDDD.n543" 0.5625
resist "VDDD.n4535" "VDDD.n515" 0.5625
resist "VDDD.n4534" "VDDD.n542" 0.5625
resist "VDDD.n609" "VDDD.n516" 0.5625
resist "VDDD.n4530" "VDDD.n541" 0.5625
resist "VDDD.n4529" "VDDD.n517" 0.5625
resist "VDDD.n4528" "VDDD.n540" 0.5625
resist "VDDD.n611" "VDDD.n518" 0.5625
resist "VDDD.n4524" "VDDD.n539" 0.5625
resist "VDDD.n4523" "VDDD.n519" 0.5625
resist "VDDD.n4522" "VDDD.n538" 0.5625
resist "VDDD.n613" "VDDD.n520" 0.5625
resist "VDDD.n4518" "VDDD.n537" 0.5625
resist "VDDD.n4517" "VDDD.n521" 0.5625
resist "VDDD.n4516" "VDDD.n536" 0.5625
resist "VDDD.n615" "VDDD.n522" 0.5625
resist "VDDD.n4512" "VDDD.n535" 0.5625
resist "VDDD.n4511" "VDDD.n523" 0.5625
resist "VDDD.n4510" "VDDD.n534" 0.5625
resist "VDDD.n617" "VDDD.n524" 0.5625
resist "VDDD.n4506" "VDDD.n533" 0.5625
resist "VDDD.n4505" "VDDD.n525" 0.5625
resist "VDDD.n4504" "VDDD.n532" 0.5625
resist "VDDD.n619" "VDDD.n526" 0.5625
resist "VDDD.n4500" "VDDD.n531" 0.5625
resist "VDDD.n4499" "VDDD.n527" 0.5625
resist "VDDD.n4498" "VDDD.n530" 0.5625
resist "VDDD.n621" "VDDD.n528" 0.5625
resist "VDDD.n4494" "VDDD.n529" 0.5625
resist "VDDD.n593" "VDDD.n558" 0.5625
resist "VDDD.n4495" "VDDD.n4493" 0.56857
resist "VDDD.n1989" "VDDD.n1986" 0.632368
resist "VDDD.n1994" "VDDD.n1978" 0.632368
resist "VDDD.n2133" "VDDD.n2130" 0.632368
resist "VDDD.n2138" "VDDD.n2122" 0.632368
resist "VDDD.n2277" "VDDD.n2274" 0.632368
resist "VDDD.n2282" "VDDD.n2266" 0.632368
resist "VDDD.n2421" "VDDD.n2418" 0.632368
resist "VDDD.n2426" "VDDD.n2410" 0.632368
resist "VDDD.n2565" "VDDD.n2562" 0.632368
resist "VDDD.n2570" "VDDD.n2554" 0.632368
resist "VDDD.n2709" "VDDD.n2706" 0.632368
resist "VDDD.n2714" "VDDD.n2698" 0.632368
resist "VDDD.n3085" "VDDD.n3040" 0.632368
resist "VDDD.n3071" "VDDD.n3070" 0.632368
resist "VDDD.n3918" "VDDD.n3915" 0.632368
resist "VDDD.n3924" "VDDD.n3119" 0.632368
resist "VDDD.n3749" "VDDD.n3746" 0.632368
resist "VDDD.n3755" "VDDD.n3166" 0.632368
resist "VDDD.n3580" "VDDD.n3577" 0.632368
resist "VDDD.n3586" "VDDD.n3213" 0.632368
resist "VDDD.n3411" "VDDD.n3408" 0.632368
resist "VDDD.n3417" "VDDD.n3260" 0.632368
resist "VDDD.n2052" "VDDD.n2051" 0.68068
resist "VDDD.n2196" "VDDD.n2195" 0.68068
resist "VDDD.n2340" "VDDD.n2339" 0.68068
resist "VDDD.n2484" "VDDD.n2483" 0.68068
resist "VDDD.n2628" "VDDD.n2627" 0.68068
resist "VDDD.n2771" "VDDD.n2770" 0.68068
resist "VDDD.n4021" "VDDD.n4020" 0.68068
resist "VDDD.n3854" "VDDD.n3853" 0.68068
resist "VDDD.n3685" "VDDD.n3684" 0.68068
resist "VDDD.n3516" "VDDD.n3515" 0.68068
resist "VDDD.n3346" "VDDD.n3345" 0.68068
resist "VDDD.n4311" "VDDD.n4310" 0.689406
resist "VDDD.n4304" "VDDD.n4303" 0.689406
resist "VDDD.n4297" "VDDD.n4296" 0.689406
resist "VDDD.n4290" "VDDD.n4289" 0.689406
resist "VDDD.n4283" "VDDD.n4282" 0.689406
resist "VDDD.n4276" "VDDD.n4275" 0.689406
resist "VDDD.n4269" "VDDD.n4268" 0.689406
resist "VDDD.n4262" "VDDD.n4261" 0.689406
resist "VDDD.n4255" "VDDD.n4254" 0.689406
resist "VDDD.n4248" "VDDD.n4247" 0.689406
resist "VDDD.n4241" "VDDD.n4240" 0.689406
resist "VDDD.n2006" "VDDD.n1980" 0.7
resist "VDDD.n1995" "VDDD.n1980" 0.7
resist "VDDD.n2006" "VDDD.n1979" 0.7
resist "VDDD.n1994" "VDDD.n1979" 0.7
resist "VDDD.n1993" "VDDD.n1992" 0.7
resist "VDDD.n1992" "VDDD.n1991" 0.7
resist "VDDD.n1988" "VDDD.n1987" 0.7
resist "VDDD.n1989" "VDDD.n1988" 0.7
resist "VDDD.n2150" "VDDD.n2124" 0.7
resist "VDDD.n2139" "VDDD.n2124" 0.7
resist "VDDD.n2150" "VDDD.n2123" 0.7
resist "VDDD.n2138" "VDDD.n2123" 0.7
resist "VDDD.n2137" "VDDD.n2136" 0.7
resist "VDDD.n2136" "VDDD.n2135" 0.7
resist "VDDD.n2132" "VDDD.n2131" 0.7
resist "VDDD.n2133" "VDDD.n2132" 0.7
resist "VDDD.n2294" "VDDD.n2268" 0.7
resist "VDDD.n2283" "VDDD.n2268" 0.7
resist "VDDD.n2294" "VDDD.n2267" 0.7
resist "VDDD.n2282" "VDDD.n2267" 0.7
resist "VDDD.n2281" "VDDD.n2280" 0.7
resist "VDDD.n2280" "VDDD.n2279" 0.7
resist "VDDD.n2276" "VDDD.n2275" 0.7
resist "VDDD.n2277" "VDDD.n2276" 0.7
resist "VDDD.n2438" "VDDD.n2412" 0.7
resist "VDDD.n2427" "VDDD.n2412" 0.7
resist "VDDD.n2438" "VDDD.n2411" 0.7
resist "VDDD.n2426" "VDDD.n2411" 0.7
resist "VDDD.n2425" "VDDD.n2424" 0.7
resist "VDDD.n2424" "VDDD.n2423" 0.7
resist "VDDD.n2420" "VDDD.n2419" 0.7
resist "VDDD.n2421" "VDDD.n2420" 0.7
resist "VDDD.n2582" "VDDD.n2556" 0.7
resist "VDDD.n2571" "VDDD.n2556" 0.7
resist "VDDD.n2582" "VDDD.n2555" 0.7
resist "VDDD.n2570" "VDDD.n2555" 0.7
resist "VDDD.n2569" "VDDD.n2568" 0.7
resist "VDDD.n2568" "VDDD.n2567" 0.7
resist "VDDD.n2564" "VDDD.n2563" 0.7
resist "VDDD.n2565" "VDDD.n2564" 0.7
resist "VDDD.n2725" "VDDD.n2700" 0.7
resist "VDDD.n2715" "VDDD.n2700" 0.7
resist "VDDD.n2725" "VDDD.n2699" 0.7
resist "VDDD.n2714" "VDDD.n2699" 0.7
resist "VDDD.n2713" "VDDD.n2712" 0.7
resist "VDDD.n2712" "VDDD.n2711" 0.7
resist "VDDD.n2708" "VDDD.n2707" 0.7
resist "VDDD.n2709" "VDDD.n2708" 0.7
resist "VDDD.n3075" "VDDD.n3044" 0.7
resist "VDDD.n3071" "VDDD.n3044" 0.7
resist "VDDD.n3075" "VDDD.n3074" 0.7
resist "VDDD.n3074" "VDDD.n3073" 0.7
resist "VDDD.n3078" "VDDD.n3043" 0.7
resist "VDDD.n3043" "VDDD.n3040" 0.7
resist "VDDD.n3077" "VDDD.n3042" 0.7
resist "VDDD.n3080" "VDDD.n3042" 0.7
resist "VDDD.n3929" "VDDD.n3121" 0.7
resist "VDDD.n3924" "VDDD.n3121" 0.7
resist "VDDD.n3929" "VDDD.n3120" 0.7
resist "VDDD.n3923" "VDDD.n3120" 0.7
resist "VDDD.n3917" "VDDD.n3916" 0.7
resist "VDDD.n3918" "VDDD.n3917" 0.7
resist "VDDD.n3922" "VDDD.n3921" 0.7
resist "VDDD.n3921" "VDDD.n3920" 0.7
resist "VDDD.n3760" "VDDD.n3168" 0.7
resist "VDDD.n3755" "VDDD.n3168" 0.7
resist "VDDD.n3760" "VDDD.n3167" 0.7
resist "VDDD.n3754" "VDDD.n3167" 0.7
resist "VDDD.n3748" "VDDD.n3747" 0.7
resist "VDDD.n3749" "VDDD.n3748" 0.7
resist "VDDD.n3753" "VDDD.n3752" 0.7
resist "VDDD.n3752" "VDDD.n3751" 0.7
resist "VDDD.n3591" "VDDD.n3215" 0.7
resist "VDDD.n3586" "VDDD.n3215" 0.7
resist "VDDD.n3591" "VDDD.n3214" 0.7
resist "VDDD.n3585" "VDDD.n3214" 0.7
resist "VDDD.n3579" "VDDD.n3578" 0.7
resist "VDDD.n3580" "VDDD.n3579" 0.7
resist "VDDD.n3584" "VDDD.n3583" 0.7
resist "VDDD.n3583" "VDDD.n3582" 0.7
resist "VDDD.n3422" "VDDD.n3262" 0.7
resist "VDDD.n3417" "VDDD.n3262" 0.7
resist "VDDD.n3422" "VDDD.n3261" 0.7
resist "VDDD.n3416" "VDDD.n3261" 0.7
resist "VDDD.n3410" "VDDD.n3409" 0.7
resist "VDDD.n3411" "VDDD.n3410" 0.7
resist "VDDD.n3415" "VDDD.n3414" 0.7
resist "VDDD.n3414" "VDDD.n3413" 0.7
resist "VDDD.n4633" "VDDD.n4632" 0.772334
resist "VDDD.n4635" "VDDD.n4634" 0.772334
resist "VDDD.n4637" "VDDD.n4636" 0.772334
resist "VDDD.n4639" "VDDD.n4638" 0.772334
resist "VDDD.n4641" "VDDD.n4640" 0.772334
resist "VDDD.n4643" "VDDD.n4642" 0.772334
resist "VDDD.n4645" "VDDD.n4644" 0.772334
resist "VDDD.n4647" "VDDD.n4646" 0.772334
resist "VDDD.n4649" "VDDD.n4648" 0.772334
resist "VDDD.n4823" "VDDD.n4822" 0.7784
resist "VDDD.n4835" "VDDD.n4834" 0.7784
resist "VDDD.n1991" "VDDD.n1990" 0.83942
resist "VDDD.n1996" "VDDD.n1995" 0.83942
resist "VDDD.n2135" "VDDD.n2134" 0.83942
resist "VDDD.n2140" "VDDD.n2139" 0.83942
resist "VDDD.n2279" "VDDD.n2278" 0.83942
resist "VDDD.n2284" "VDDD.n2283" 0.83942
resist "VDDD.n2423" "VDDD.n2422" 0.83942
resist "VDDD.n2428" "VDDD.n2427" 0.83942
resist "VDDD.n2567" "VDDD.n2566" 0.83942
resist "VDDD.n2572" "VDDD.n2571" 0.83942
resist "VDDD.n2711" "VDDD.n2710" 0.83942
resist "VDDD.n2716" "VDDD.n2715" 0.83942
resist "VDDD.n3081" "VDDD.n3080" 0.83942
resist "VDDD.n3073" "VDDD.n3072" 0.83942
resist "VDDD.n3920" "VDDD.n3919" 0.83942
resist "VDDD.n3925" "VDDD.n3923" 0.83942
resist "VDDD.n3751" "VDDD.n3750" 0.83942
resist "VDDD.n3756" "VDDD.n3754" 0.83942
resist "VDDD.n3582" "VDDD.n3581" 0.83942
resist "VDDD.n3587" "VDDD.n3585" 0.83942
resist "VDDD.n3413" "VDDD.n3412" 0.83942
resist "VDDD.n3418" "VDDD.n3416" 0.83942
resist "VDDD.n2095" "VDDD.n2094" 0.9
resist "VDDD.n2075" "VDDD.n1831" 0.9
resist "VDDD.n2098" "VDDD.n1830" 0.9
resist "VDDD.n2085" "VDDD.n1827" 0.9
resist "VDDD.n2102" "VDDD.n1826" 0.9
resist "VDDD.n2104" "VDDD.n1825" 0.9
resist "VDDD.n2091" "VDDD.n1823" 0.9
resist "VDDD.n2108" "VDDD.n1822" 0.9
resist "VDDD.n2077" "VDDD.n1820" 0.9
resist "VDDD.n2111" "VDDD.n1819" 0.9
resist "VDDD.n2070" "VDDD.n1846" 0.9
resist "VDDD.n2058" "VDDD.n1842" 0.9
resist "VDDD.n2059" "VDDD.n1855" 0.9
resist "VDDD.n2060" "VDDD.n1835" 0.9
resist "VDDD.n2061" "VDDD.n1841" 0.9
resist "VDDD.n2062" "VDDD.n1836" 0.9
resist "VDDD.n2063" "VDDD.n1840" 0.9
resist "VDDD.n2064" "VDDD.n1837" 0.9
resist "VDDD.n1857" "VDDD.n1839" 0.9
resist "VDDD.n2065" "VDDD.n2064" 0.9
resist "VDDD.n2063" "VDDD.n1858" 0.9
resist "VDDD.n2062" "VDDD.n1859" 0.9
resist "VDDD.n2061" "VDDD.n1860" 0.9
resist "VDDD.n2060" "VDDD.n1861" 0.9
resist "VDDD.n2059" "VDDD.n1862" 0.9
resist "VDDD.n2058" "VDDD.n2057" 0.9
resist "VDDD.n2056" "VDDD.n1846" 0.9
resist "VDDD.n2239" "VDDD.n2238" 0.9
resist "VDDD.n2219" "VDDD.n1760" 0.9
resist "VDDD.n2242" "VDDD.n1759" 0.9
resist "VDDD.n2229" "VDDD.n1756" 0.9
resist "VDDD.n2246" "VDDD.n1755" 0.9
resist "VDDD.n2248" "VDDD.n1754" 0.9
resist "VDDD.n2235" "VDDD.n1752" 0.9
resist "VDDD.n2252" "VDDD.n1751" 0.9
resist "VDDD.n2221" "VDDD.n1749" 0.9
resist "VDDD.n2255" "VDDD.n1748" 0.9
resist "VDDD.n2214" "VDDD.n1775" 0.9
resist "VDDD.n2202" "VDDD.n1771" 0.9
resist "VDDD.n2203" "VDDD.n1784" 0.9
resist "VDDD.n2204" "VDDD.n1764" 0.9
resist "VDDD.n2205" "VDDD.n1770" 0.9
resist "VDDD.n2206" "VDDD.n1765" 0.9
resist "VDDD.n2207" "VDDD.n1769" 0.9
resist "VDDD.n2208" "VDDD.n1766" 0.9
resist "VDDD.n1786" "VDDD.n1768" 0.9
resist "VDDD.n2209" "VDDD.n2208" 0.9
resist "VDDD.n2207" "VDDD.n1787" 0.9
resist "VDDD.n2206" "VDDD.n1788" 0.9
resist "VDDD.n2205" "VDDD.n1789" 0.9
resist "VDDD.n2204" "VDDD.n1790" 0.9
resist "VDDD.n2203" "VDDD.n1791" 0.9
resist "VDDD.n2202" "VDDD.n2201" 0.9
resist "VDDD.n2200" "VDDD.n1775" 0.9
resist "VDDD.n2383" "VDDD.n2382" 0.9
resist "VDDD.n2363" "VDDD.n1689" 0.9
resist "VDDD.n2386" "VDDD.n1688" 0.9
resist "VDDD.n2373" "VDDD.n1685" 0.9
resist "VDDD.n2390" "VDDD.n1684" 0.9
resist "VDDD.n2392" "VDDD.n1683" 0.9
resist "VDDD.n2379" "VDDD.n1681" 0.9
resist "VDDD.n2396" "VDDD.n1680" 0.9
resist "VDDD.n2365" "VDDD.n1678" 0.9
resist "VDDD.n2399" "VDDD.n1677" 0.9
resist "VDDD.n2358" "VDDD.n1704" 0.9
resist "VDDD.n2346" "VDDD.n1700" 0.9
resist "VDDD.n2347" "VDDD.n1713" 0.9
resist "VDDD.n2348" "VDDD.n1693" 0.9
resist "VDDD.n2349" "VDDD.n1699" 0.9
resist "VDDD.n2350" "VDDD.n1694" 0.9
resist "VDDD.n2351" "VDDD.n1698" 0.9
resist "VDDD.n2352" "VDDD.n1695" 0.9
resist "VDDD.n1715" "VDDD.n1697" 0.9
resist "VDDD.n2353" "VDDD.n2352" 0.9
resist "VDDD.n2351" "VDDD.n1716" 0.9
resist "VDDD.n2350" "VDDD.n1717" 0.9
resist "VDDD.n2349" "VDDD.n1718" 0.9
resist "VDDD.n2348" "VDDD.n1719" 0.9
resist "VDDD.n2347" "VDDD.n1720" 0.9
resist "VDDD.n2346" "VDDD.n2345" 0.9
resist "VDDD.n2344" "VDDD.n1704" 0.9
resist "VDDD.n2527" "VDDD.n2526" 0.9
resist "VDDD.n2507" "VDDD.n1618" 0.9
resist "VDDD.n2530" "VDDD.n1617" 0.9
resist "VDDD.n2517" "VDDD.n1614" 0.9
resist "VDDD.n2534" "VDDD.n1613" 0.9
resist "VDDD.n2536" "VDDD.n1612" 0.9
resist "VDDD.n2523" "VDDD.n1610" 0.9
resist "VDDD.n2540" "VDDD.n1609" 0.9
resist "VDDD.n2509" "VDDD.n1607" 0.9
resist "VDDD.n2543" "VDDD.n1606" 0.9
resist "VDDD.n2502" "VDDD.n1633" 0.9
resist "VDDD.n2490" "VDDD.n1629" 0.9
resist "VDDD.n2491" "VDDD.n1642" 0.9
resist "VDDD.n2492" "VDDD.n1622" 0.9
resist "VDDD.n2493" "VDDD.n1628" 0.9
resist "VDDD.n2494" "VDDD.n1623" 0.9
resist "VDDD.n2495" "VDDD.n1627" 0.9
resist "VDDD.n2496" "VDDD.n1624" 0.9
resist "VDDD.n1644" "VDDD.n1626" 0.9
resist "VDDD.n2497" "VDDD.n2496" 0.9
resist "VDDD.n2495" "VDDD.n1645" 0.9
resist "VDDD.n2494" "VDDD.n1646" 0.9
resist "VDDD.n2493" "VDDD.n1647" 0.9
resist "VDDD.n2492" "VDDD.n1648" 0.9
resist "VDDD.n2491" "VDDD.n1649" 0.9
resist "VDDD.n2490" "VDDD.n2489" 0.9
resist "VDDD.n2488" "VDDD.n1633" 0.9
resist "VDDD.n2671" "VDDD.n2670" 0.9
resist "VDDD.n2651" "VDDD.n1547" 0.9
resist "VDDD.n2674" "VDDD.n1546" 0.9
resist "VDDD.n2661" "VDDD.n1543" 0.9
resist "VDDD.n2678" "VDDD.n1542" 0.9
resist "VDDD.n2680" "VDDD.n1541" 0.9
resist "VDDD.n2667" "VDDD.n1539" 0.9
resist "VDDD.n2684" "VDDD.n1538" 0.9
resist "VDDD.n2653" "VDDD.n1536" 0.9
resist "VDDD.n2687" "VDDD.n1535" 0.9
resist "VDDD.n2646" "VDDD.n1562" 0.9
resist "VDDD.n2634" "VDDD.n1558" 0.9
resist "VDDD.n2635" "VDDD.n1571" 0.9
resist "VDDD.n2636" "VDDD.n1551" 0.9
resist "VDDD.n2637" "VDDD.n1557" 0.9
resist "VDDD.n2638" "VDDD.n1552" 0.9
resist "VDDD.n2639" "VDDD.n1556" 0.9
resist "VDDD.n2640" "VDDD.n1553" 0.9
resist "VDDD.n1573" "VDDD.n1555" 0.9
resist "VDDD.n2641" "VDDD.n2640" 0.9
resist "VDDD.n2639" "VDDD.n1574" 0.9
resist "VDDD.n2638" "VDDD.n1575" 0.9
resist "VDDD.n2637" "VDDD.n1576" 0.9
resist "VDDD.n2636" "VDDD.n1577" 0.9
resist "VDDD.n2635" "VDDD.n1578" 0.9
resist "VDDD.n2634" "VDDD.n2633" 0.9
resist "VDDD.n2632" "VDDD.n1562" 0.9
resist "VDDD.n2814" "VDDD.n2813" 0.9
resist "VDDD.n2794" "VDDD.n1476" 0.9
resist "VDDD.n2817" "VDDD.n1475" 0.9
resist "VDDD.n2804" "VDDD.n1472" 0.9
resist "VDDD.n2821" "VDDD.n1471" 0.9
resist "VDDD.n2823" "VDDD.n1470" 0.9
resist "VDDD.n2810" "VDDD.n1468" 0.9
resist "VDDD.n2827" "VDDD.n1467" 0.9
resist "VDDD.n2796" "VDDD.n1465" 0.9
resist "VDDD.n2830" "VDDD.n1464" 0.9
resist "VDDD.n2789" "VDDD.n1491" 0.9
resist "VDDD.n2777" "VDDD.n1487" 0.9
resist "VDDD.n2778" "VDDD.n1500" 0.9
resist "VDDD.n2779" "VDDD.n1480" 0.9
resist "VDDD.n2780" "VDDD.n1486" 0.9
resist "VDDD.n2781" "VDDD.n1481" 0.9
resist "VDDD.n2782" "VDDD.n1485" 0.9
resist "VDDD.n2783" "VDDD.n1482" 0.9
resist "VDDD.n1502" "VDDD.n1484" 0.9
resist "VDDD.n2784" "VDDD.n2783" 0.9
resist "VDDD.n2782" "VDDD.n1503" 0.9
resist "VDDD.n2781" "VDDD.n1504" 0.9
resist "VDDD.n2780" "VDDD.n1505" 0.9
resist "VDDD.n2779" "VDDD.n1506" 0.9
resist "VDDD.n2778" "VDDD.n1507" 0.9
resist "VDDD.n2777" "VDDD.n2776" 0.9
resist "VDDD.n2775" "VDDD.n1491" 0.9
resist "VDDD.n4011" "VDDD.n4010" 0.9
resist "VDDD.n4009" "VDDD.n3001" 0.9
resist "VDDD.n4008" "VDDD.n4007" 0.9
resist "VDDD.n4006" "VDDD.n3005" 0.9
resist "VDDD.n4005" "VDDD.n4004" 0.9
resist "VDDD.n4003" "VDDD.n3006" 0.9
resist "VDDD.n4002" "VDDD.n4001" 0.9
resist "VDDD.n4000" "VDDD.n3010" 0.9
resist "VDDD.n3998" "VDDD.n3997" 0.9
resist "VDDD.n3987" "VDDD.n3010" 0.9
resist "VDDD.n4002" "VDDD.n3009" 0.9
resist "VDDD.n4003" "VDDD.n3008" 0.9
resist "VDDD.n4004" "VDDD.n3007" 0.9
resist "VDDD.n3989" "VDDD.n3005" 0.9
resist "VDDD.n4008" "VDDD.n3004" 0.9
resist "VDDD.n4009" "VDDD.n3003" 0.9
resist "VDDD.n4010" "VDDD.n3002" 0.9
resist "VDDD.n3962" "VDDD.n3022" 0.9
resist "VDDD.n3964" "VDDD.n3097" 0.9
resist "VDDD.n3965" "VDDD.n3023" 0.9
resist "VDDD.n3984" "VDDD.n3032" 0.9
resist "VDDD.n3969" "VDDD.n3024" 0.9
resist "VDDD.n3970" "VDDD.n3028" 0.9
resist "VDDD.n3088" "VDDD.n3025" 0.9
resist "VDDD.n3974" "VDDD.n3027" 0.9
resist "VDDD.n3982" "VDDD.n3038" 0.9
resist "VDDD.n3978" "VDDD.n3977" 0.9
resist "VDDD.n3865" "VDDD.n3864" 0.9
resist "VDDD.n3867" "VDDD.n3866" 0.9
resist "VDDD.n3868" "VDDD.n3824" 0.9
resist "VDDD.n3870" "VDDD.n3869" 0.9
resist "VDDD.n3871" "VDDD.n3823" 0.9
resist "VDDD.n3873" "VDDD.n3872" 0.9
resist "VDDD.n3874" "VDDD.n3821" 0.9
resist "VDDD.n3891" "VDDD.n3890" 0.9
resist "VDDD.n3875" "VDDD.n3822" 0.9
resist "VDDD.n3892" "VDDD.n3891" 0.9
resist "VDDD.n3881" "VDDD.n3821" 0.9
resist "VDDD.n3872" "VDDD.n3816" 0.9
resist "VDDD.n3871" "VDDD.n3811" 0.9
resist "VDDD.n3870" "VDDD.n3815" 0.9
resist "VDDD.n3824" "VDDD.n3812" 0.9
resist "VDDD.n3866" "VDDD.n3814" 0.9
resist "VDDD.n3865" "VDDD.n3813" 0.9
resist "VDDD.n3899" "VDDD.n3898" 0.9
resist "VDDD.n3793" "VDDD.n3144" 0.9
resist "VDDD.n3903" "VDDD.n3142" 0.9
resist "VDDD.n3904" "VDDD.n3140" 0.9
resist "VDDD.n3905" "VDDD.n3139" 0.9
resist "VDDD.n3896" "VDDD.n3135" 0.9
resist "VDDD.n3910" "VDDD.n3133" 0.9
resist "VDDD.n3911" "VDDD.n3131" 0.9
resist "VDDD.n3912" "VDDD.n3129" 0.9
resist "VDDD.n3807" "VDDD.n3127" 0.9
resist "VDDD.n3696" "VDDD.n3695" 0.9
resist "VDDD.n3698" "VDDD.n3697" 0.9
resist "VDDD.n3699" "VDDD.n3655" 0.9
resist "VDDD.n3701" "VDDD.n3700" 0.9
resist "VDDD.n3702" "VDDD.n3654" 0.9
resist "VDDD.n3704" "VDDD.n3703" 0.9
resist "VDDD.n3705" "VDDD.n3652" 0.9
resist "VDDD.n3722" "VDDD.n3721" 0.9
resist "VDDD.n3706" "VDDD.n3653" 0.9
resist "VDDD.n3723" "VDDD.n3722" 0.9
resist "VDDD.n3712" "VDDD.n3652" 0.9
resist "VDDD.n3703" "VDDD.n3647" 0.9
resist "VDDD.n3702" "VDDD.n3642" 0.9
resist "VDDD.n3701" "VDDD.n3646" 0.9
resist "VDDD.n3655" "VDDD.n3643" 0.9
resist "VDDD.n3697" "VDDD.n3645" 0.9
resist "VDDD.n3696" "VDDD.n3644" 0.9
resist "VDDD.n3730" "VDDD.n3729" 0.9
resist "VDDD.n3624" "VDDD.n3191" 0.9
resist "VDDD.n3734" "VDDD.n3189" 0.9
resist "VDDD.n3735" "VDDD.n3187" 0.9
resist "VDDD.n3736" "VDDD.n3186" 0.9
resist "VDDD.n3727" "VDDD.n3182" 0.9
resist "VDDD.n3741" "VDDD.n3180" 0.9
resist "VDDD.n3742" "VDDD.n3178" 0.9
resist "VDDD.n3743" "VDDD.n3176" 0.9
resist "VDDD.n3638" "VDDD.n3174" 0.9
resist "VDDD.n3527" "VDDD.n3526" 0.9
resist "VDDD.n3529" "VDDD.n3528" 0.9
resist "VDDD.n3530" "VDDD.n3486" 0.9
resist "VDDD.n3532" "VDDD.n3531" 0.9
resist "VDDD.n3533" "VDDD.n3485" 0.9
resist "VDDD.n3535" "VDDD.n3534" 0.9
resist "VDDD.n3536" "VDDD.n3483" 0.9
resist "VDDD.n3553" "VDDD.n3552" 0.9
resist "VDDD.n3537" "VDDD.n3484" 0.9
resist "VDDD.n3554" "VDDD.n3553" 0.9
resist "VDDD.n3543" "VDDD.n3483" 0.9
resist "VDDD.n3534" "VDDD.n3478" 0.9
resist "VDDD.n3533" "VDDD.n3473" 0.9
resist "VDDD.n3532" "VDDD.n3477" 0.9
resist "VDDD.n3486" "VDDD.n3474" 0.9
resist "VDDD.n3528" "VDDD.n3476" 0.9
resist "VDDD.n3527" "VDDD.n3475" 0.9
resist "VDDD.n3561" "VDDD.n3560" 0.9
resist "VDDD.n3455" "VDDD.n3238" 0.9
resist "VDDD.n3565" "VDDD.n3236" 0.9
resist "VDDD.n3566" "VDDD.n3234" 0.9
resist "VDDD.n3567" "VDDD.n3233" 0.9
resist "VDDD.n3558" "VDDD.n3229" 0.9
resist "VDDD.n3572" "VDDD.n3227" 0.9
resist "VDDD.n3573" "VDDD.n3225" 0.9
resist "VDDD.n3574" "VDDD.n3223" 0.9
resist "VDDD.n3469" "VDDD.n3221" 0.9
resist "VDDD.n3357" "VDDD.n3356" 0.9
resist "VDDD.n3359" "VDDD.n3358" 0.9
resist "VDDD.n3360" "VDDD.n3316" 0.9
resist "VDDD.n3362" "VDDD.n3361" 0.9
resist "VDDD.n3363" "VDDD.n3315" 0.9
resist "VDDD.n3365" "VDDD.n3364" 0.9
resist "VDDD.n3366" "VDDD.n3313" 0.9
resist "VDDD.n3383" "VDDD.n3382" 0.9
resist "VDDD.n3367" "VDDD.n3314" 0.9
resist "VDDD.n3384" "VDDD.n3383" 0.9
resist "VDDD.n3373" "VDDD.n3313" 0.9
resist "VDDD.n3364" "VDDD.n3308" 0.9
resist "VDDD.n3363" "VDDD.n3303" 0.9
resist "VDDD.n3362" "VDDD.n3307" 0.9
resist "VDDD.n3316" "VDDD.n3304" 0.9
resist "VDDD.n3358" "VDDD.n3306" 0.9
resist "VDDD.n3357" "VDDD.n3305" 0.9
resist "VDDD.n3391" "VDDD.n3390" 0.9
resist "VDDD.n3393" "VDDD.n3285" 0.9
resist "VDDD.n3396" "VDDD.n3283" 0.9
resist "VDDD.n3397" "VDDD.n3281" 0.9
resist "VDDD.n3398" "VDDD.n3280" 0.9
resist "VDDD.n3388" "VDDD.n3276" 0.9
resist "VDDD.n3403" "VDDD.n3274" 0.9
resist "VDDD.n3404" "VDDD.n3272" 0.9
resist "VDDD.n3405" "VDDD.n3270" 0.9
resist "VDDD.n3299" "VDDD.n3268" 0.9
resist "VDDD.n2067" "VDDD.n2066" 0.90847
resist "VDDD.n2211" "VDDD.n2210" 0.90847
resist "VDDD.n2355" "VDDD.n2354" 0.90847
resist "VDDD.n2499" "VDDD.n2498" 0.90847
resist "VDDD.n2643" "VDDD.n2642" 0.90847
resist "VDDD.n2786" "VDDD.n2785" 0.90847
resist "VDDD.n3999" "VDDD.n3011" 0.90847
resist "VDDD.n3889" "VDDD.n3888" 0.90847
resist "VDDD.n3720" "VDDD.n3719" 0.90847
resist "VDDD.n3551" "VDDD.n3550" 0.90847
resist "VDDD.n3381" "VDDD.n3380" 0.90847
resist "VDDD.n4012" "VDDD.n4011" 0.968242
resist "VDDD.n3864" "VDDD.n3863" 0.968242
resist "VDDD.n3695" "VDDD.n3694" 0.968242
resist "VDDD.n3526" "VDDD.n3525" 0.968242
resist "VDDD.n3356" "VDDD.n3355" 0.968242
resist "VDDD.n2056" "VDDD.n2055" 0.968242
resist "VDDD.n2200" "VDDD.n2199" 0.968242
resist "VDDD.n2344" "VDDD.n2343" 0.968242
resist "VDDD.n2488" "VDDD.n2487" 0.968242
resist "VDDD.n2632" "VDDD.n2631" 0.968242
resist "VDDD.n2775" "VDDD.n2774" 0.968242
resist "VDDD.n1990" "VDDD.n1989" 1.09421
resist "VDDD.n1996" "VDDD.n1994" 1.09421
resist "VDDD.n2134" "VDDD.n2133" 1.09421
resist "VDDD.n2140" "VDDD.n2138" 1.09421
resist "VDDD.n2278" "VDDD.n2277" 1.09421
resist "VDDD.n2284" "VDDD.n2282" 1.09421
resist "VDDD.n2422" "VDDD.n2421" 1.09421
resist "VDDD.n2428" "VDDD.n2426" 1.09421
resist "VDDD.n2566" "VDDD.n2565" 1.09421
resist "VDDD.n2572" "VDDD.n2570" 1.09421
resist "VDDD.n2710" "VDDD.n2709" 1.09421
resist "VDDD.n2716" "VDDD.n2714" 1.09421
resist "VDDD.n3081" "VDDD.n3040" 1.09421
resist "VDDD.n3072" "VDDD.n3071" 1.09421
resist "VDDD.n3919" "VDDD.n3918" 1.09421
resist "VDDD.n3925" "VDDD.n3924" 1.09421
resist "VDDD.n3750" "VDDD.n3749" 1.09421
resist "VDDD.n3756" "VDDD.n3755" 1.09421
resist "VDDD.n3581" "VDDD.n3580" 1.09421
resist "VDDD.n3587" "VDDD.n3586" 1.09421
resist "VDDD.n3412" "VDDD.n3411" 1.09421
resist "VDDD.n3418" "VDDD.n3417" 1.09421
resist "VDDD.n1831" "VDDD.n1829" 1.125
resist "VDDD.n2099" "VDDD.n2098" 1.125
resist "VDDD.n2100" "VDDD.n1827" 1.125
resist "VDDD.n2102" "VDDD.n2101" 1.125
resist "VDDD.n2105" "VDDD.n2104" 1.125
resist "VDDD.n2106" "VDDD.n1823" 1.125
resist "VDDD.n2108" "VDDD.n2107" 1.125
resist "VDDD.n1820" "VDDD.n1818" 1.125
resist "VDDD.n2112" "VDDD.n2111" 1.125
resist "VDDD.n2095" "VDDD.n1833" 1.125
resist "VDDD.n1760" "VDDD.n1758" 1.125
resist "VDDD.n2243" "VDDD.n2242" 1.125
resist "VDDD.n2244" "VDDD.n1756" 1.125
resist "VDDD.n2246" "VDDD.n2245" 1.125
resist "VDDD.n2249" "VDDD.n2248" 1.125
resist "VDDD.n2250" "VDDD.n1752" 1.125
resist "VDDD.n2252" "VDDD.n2251" 1.125
resist "VDDD.n1749" "VDDD.n1747" 1.125
resist "VDDD.n2256" "VDDD.n2255" 1.125
resist "VDDD.n2239" "VDDD.n1762" 1.125
resist "VDDD.n1689" "VDDD.n1687" 1.125
resist "VDDD.n2387" "VDDD.n2386" 1.125
resist "VDDD.n2388" "VDDD.n1685" 1.125
resist "VDDD.n2390" "VDDD.n2389" 1.125
resist "VDDD.n2393" "VDDD.n2392" 1.125
resist "VDDD.n2394" "VDDD.n1681" 1.125
resist "VDDD.n2396" "VDDD.n2395" 1.125
resist "VDDD.n1678" "VDDD.n1676" 1.125
resist "VDDD.n2400" "VDDD.n2399" 1.125
resist "VDDD.n2383" "VDDD.n1691" 1.125
resist "VDDD.n1618" "VDDD.n1616" 1.125
resist "VDDD.n2531" "VDDD.n2530" 1.125
resist "VDDD.n2532" "VDDD.n1614" 1.125
resist "VDDD.n2534" "VDDD.n2533" 1.125
resist "VDDD.n2537" "VDDD.n2536" 1.125
resist "VDDD.n2538" "VDDD.n1610" 1.125
resist "VDDD.n2540" "VDDD.n2539" 1.125
resist "VDDD.n1607" "VDDD.n1605" 1.125
resist "VDDD.n2544" "VDDD.n2543" 1.125
resist "VDDD.n2527" "VDDD.n1620" 1.125
resist "VDDD.n1547" "VDDD.n1545" 1.125
resist "VDDD.n2675" "VDDD.n2674" 1.125
resist "VDDD.n2676" "VDDD.n1543" 1.125
resist "VDDD.n2678" "VDDD.n2677" 1.125
resist "VDDD.n2681" "VDDD.n2680" 1.125
resist "VDDD.n2682" "VDDD.n1539" 1.125
resist "VDDD.n2684" "VDDD.n2683" 1.125
resist "VDDD.n1536" "VDDD.n1534" 1.125
resist "VDDD.n2688" "VDDD.n2687" 1.125
resist "VDDD.n2671" "VDDD.n1549" 1.125
resist "VDDD.n2831" "VDDD.n2830" 1.125
resist "VDDD.n1465" "VDDD.n1463" 1.125
resist "VDDD.n2827" "VDDD.n2826" 1.125
resist "VDDD.n2825" "VDDD.n1468" 1.125
resist "VDDD.n2824" "VDDD.n2823" 1.125
resist "VDDD.n2821" "VDDD.n2820" 1.125
resist "VDDD.n2819" "VDDD.n1472" 1.125
resist "VDDD.n2818" "VDDD.n2817" 1.125
resist "VDDD.n1476" "VDDD.n1474" 1.125
resist "VDDD.n2814" "VDDD.n1478" 1.125
resist "VDDD.n3391" "VDDD.n143" 1.125
resist "VDDD.n3394" "VDDD.n3393" 1.125
resist "VDDD.n3396" "VDDD.n3395" 1.125
resist "VDDD.n3397" "VDDD.n3279" 1.125
resist "VDDD.n3399" "VDDD.n3398" 1.125
resist "VDDD.n3401" "VDDD.n3276" 1.125
resist "VDDD.n3403" "VDDD.n3402" 1.125
resist "VDDD.n3404" "VDDD.n3269" 1.125
resist "VDDD.n3406" "VDDD.n3405" 1.125
resist "VDDD.n3407" "VDDD.n3268" 1.125
resist "VDDD.n3562" "VDDD.n3561" 1.125
resist "VDDD.n3563" "VDDD.n3238" 1.125
resist "VDDD.n3565" "VDDD.n3564" 1.125
resist "VDDD.n3566" "VDDD.n3232" 1.125
resist "VDDD.n3568" "VDDD.n3567" 1.125
resist "VDDD.n3570" "VDDD.n3229" 1.125
resist "VDDD.n3572" "VDDD.n3571" 1.125
resist "VDDD.n3573" "VDDD.n3222" 1.125
resist "VDDD.n3575" "VDDD.n3574" 1.125
resist "VDDD.n3576" "VDDD.n3221" 1.125
resist "VDDD.n3731" "VDDD.n3730" 1.125
resist "VDDD.n3732" "VDDD.n3191" 1.125
resist "VDDD.n3734" "VDDD.n3733" 1.125
resist "VDDD.n3735" "VDDD.n3185" 1.125
resist "VDDD.n3737" "VDDD.n3736" 1.125
resist "VDDD.n3739" "VDDD.n3182" 1.125
resist "VDDD.n3741" "VDDD.n3740" 1.125
resist "VDDD.n3742" "VDDD.n3175" 1.125
resist "VDDD.n3744" "VDDD.n3743" 1.125
resist "VDDD.n3745" "VDDD.n3174" 1.125
resist "VDDD.n3900" "VDDD.n3899" 1.125
resist "VDDD.n3901" "VDDD.n3144" 1.125
resist "VDDD.n3903" "VDDD.n3902" 1.125
resist "VDDD.n3904" "VDDD.n3138" 1.125
resist "VDDD.n3906" "VDDD.n3905" 1.125
resist "VDDD.n3908" "VDDD.n3135" 1.125
resist "VDDD.n3910" "VDDD.n3909" 1.125
resist "VDDD.n3911" "VDDD.n3128" 1.125
resist "VDDD.n3913" "VDDD.n3912" 1.125
resist "VDDD.n3914" "VDDD.n3127" 1.125
resist "VDDD.n3962" "VDDD.n3961" 1.125
resist "VDDD.n3964" "VDDD.n3093" 1.125
resist "VDDD.n3966" "VDDD.n3965" 1.125
resist "VDDD.n3967" "VDDD.n3032" 1.125
resist "VDDD.n3969" "VDDD.n3968" 1.125
resist "VDDD.n3971" "VDDD.n3970" 1.125
resist "VDDD.n3972" "VDDD.n3088" 1.125
resist "VDDD.n3974" "VDDD.n3973" 1.125
resist "VDDD.n3089" "VDDD.n3038" 1.125
resist "VDDD.n3977" "VDDD.n3086" 1.125
resist "VDDD.n484" "VDDD.n483" 1.24655
resist "VDDD.n4794" "VDDD.n4793" 1.24655
resist "VDDD.n2009" "VDDD.n2008" 1.26
resist "VDDD.n1997" "VDDD.n1996" 1.26
resist "VDDD.n1982" "VDDD.t658" 1.26
resist "VDDD.n1990" "VDDD.n1982" 1.26
resist "VDDD.n1981" "VDDD.t658" 1.26
resist "VDDD.n1985" "VDDD.n1981" 1.26
resist "VDDD.n2141" "VDDD.n2140" 1.26
resist "VDDD.n2153" "VDDD.n2152" 1.26
resist "VDDD.n2126" "VDDD.t325" 1.26
resist "VDDD.n2134" "VDDD.n2126" 1.26
resist "VDDD.n2125" "VDDD.t325" 1.26
resist "VDDD.n2129" "VDDD.n2125" 1.26
resist "VDDD.n2285" "VDDD.n2284" 1.26
resist "VDDD.n2297" "VDDD.n2296" 1.26
resist "VDDD.n2270" "VDDD.t859" 1.26
resist "VDDD.n2278" "VDDD.n2270" 1.26
resist "VDDD.n2269" "VDDD.t859" 1.26
resist "VDDD.n2273" "VDDD.n2269" 1.26
resist "VDDD.n2429" "VDDD.n2428" 1.26
resist "VDDD.n2441" "VDDD.n2440" 1.26
resist "VDDD.n2414" "VDDD.t446" 1.26
resist "VDDD.n2422" "VDDD.n2414" 1.26
resist "VDDD.n2413" "VDDD.t446" 1.26
resist "VDDD.n2417" "VDDD.n2413" 1.26
resist "VDDD.n2573" "VDDD.n2572" 1.26
resist "VDDD.n2585" "VDDD.n2584" 1.26
resist "VDDD.n2558" "VDDD.t852" 1.26
resist "VDDD.n2566" "VDDD.n2558" 1.26
resist "VDDD.n2557" "VDDD.t852" 1.26
resist "VDDD.n2561" "VDDD.n2557" 1.26
resist "VDDD.n2717" "VDDD.n2716" 1.26
resist "VDDD.n2728" "VDDD.n2727" 1.26
resist "VDDD.n2702" "VDDD.t594" 1.26
resist "VDDD.n2710" "VDDD.n2702" 1.26
resist "VDDD.n2701" "VDDD.t594" 1.26
resist "VDDD.n2705" "VDDD.n2701" 1.26
resist "VDDD.n3263" "VDDD.t509" 1.26
resist "VDDD.n3267" "VDDD.n3263" 1.26
resist "VDDD.n3425" "VDDD.n3424" 1.26
resist "VDDD.n3216" "VDDD.t945" 1.26
resist "VDDD.n3220" "VDDD.n3216" 1.26
resist "VDDD.n3594" "VDDD.n3593" 1.26
resist "VDDD.n3169" "VDDD.t518" 1.26
resist "VDDD.n3173" "VDDD.n3169" 1.26
resist "VDDD.n3763" "VDDD.n3762" 1.26
resist "VDDD.n3122" "VDDD.t271" 1.26
resist "VDDD.n3126" "VDDD.n3122" 1.26
resist "VDDD.n3932" "VDDD.n3931" 1.26
resist "VDDD.n3083" "VDDD.t460" 1.26
resist "VDDD.n3084" "VDDD.n3083" 1.26
resist "VDDD.n3069" "VDDD.n3046" 1.26
resist "VDDD.n3072" "VDDD.n3047" 1.26
resist "VDDD.t460" "VDDD.n3082" 1.26
resist "VDDD.n3082" "VDDD.n3081" 1.26
resist "VDDD.n3926" "VDDD.n3925" 1.26
resist "VDDD.n3123" "VDDD.t271" 1.26
resist "VDDD.n3919" "VDDD.n3123" 1.26
resist "VDDD.n3757" "VDDD.n3756" 1.26
resist "VDDD.n3170" "VDDD.t518" 1.26
resist "VDDD.n3750" "VDDD.n3170" 1.26
resist "VDDD.n3588" "VDDD.n3587" 1.26
resist "VDDD.n3217" "VDDD.t945" 1.26
resist "VDDD.n3581" "VDDD.n3217" 1.26
resist "VDDD.n3419" "VDDD.n3418" 1.26
resist "VDDD.n3264" "VDDD.t509" 1.26
resist "VDDD.n3412" "VDDD.n3264" 1.26
resist "VDDD.n1974" "VDDD.t452" 1.4967
resist "VDDD.n1973" "VDDD.t336" 1.4967
resist "VDDD.n1972" "VDDD.t817" 1.4967
resist "VDDD.n2048" "VDDD.t563" 1.4967
resist "VDDD.n1864" "VDDD.t630" 1.4967
resist "VDDD.n1863" "VDDD.t26" 1.4967
resist "VDDD.n1983" "VDDD.t659" 1.4967
resist "VDDD.n1977" "VDDD.t542" 1.4967
resist "VDDD.n1976" "VDDD.t245" 1.4967
resist "VDDD.n2118" "VDDD.t231" 1.4967
resist "VDDD.n2117" "VDDD.t66" 1.4967
resist "VDDD.n2116" "VDDD.t61" 1.4967
resist "VDDD.n2192" "VDDD.t465" 1.4967
resist "VDDD.n1793" "VDDD.t851" 1.4967
resist "VDDD.n1792" "VDDD.t44" 1.4967
resist "VDDD.n2127" "VDDD.t326" 1.4967
resist "VDDD.n2121" "VDDD.t559" 1.4967
resist "VDDD.n2120" "VDDD.t700" 1.4967
resist "VDDD.n2262" "VDDD.t572" 1.4967
resist "VDDD.n2261" "VDDD.t213" 1.4967
resist "VDDD.n2260" "VDDD.t217" 1.4967
resist "VDDD.n2336" "VDDD.t468" 1.4967
resist "VDDD.n1722" "VDDD.t963" 1.4967
resist "VDDD.n1721" "VDDD.t265" 1.4967
resist "VDDD.n2271" "VDDD.t860" 1.4967
resist "VDDD.n2265" "VDDD.t458" 1.4967
resist "VDDD.n2264" "VDDD.t78" 1.4967
resist "VDDD.n2406" "VDDD.t515" 1.4967
resist "VDDD.n2405" "VDDD.t187" 1.4967
resist "VDDD.n2404" "VDDD.t591" 1.4967
resist "VDDD.n2480" "VDDD.t801" 1.4967
resist "VDDD.n1651" "VDDD.t706" 1.4967
resist "VDDD.n1650" "VDDD.t39" 1.4967
resist "VDDD.n2415" "VDDD.t447" 1.4967
resist "VDDD.n2409" "VDDD.t205" 1.4967
resist "VDDD.n2408" "VDDD.t704" 1.4967
resist "VDDD.n2550" "VDDD.t53" 1.4967
resist "VDDD.n2549" "VDDD.t697" 1.4967
resist "VDDD.n2548" "VDDD.t386" 1.4967
resist "VDDD.n2624" "VDDD.t666" 1.4967
resist "VDDD.n1580" "VDDD.t789" 1.4967
resist "VDDD.n1579" "VDDD.t11" 1.4967
resist "VDDD.n2559" "VDDD.t853" 1.4967
resist "VDDD.n2553" "VDDD.t796" 1.4967
resist "VDDD.n2552" "VDDD.t463" 1.4967
resist "VDDD.n2694" "VDDD.t351" 1.4967
resist "VDDD.n2767" "VDDD.t956" 1.4967
resist "VDDD.n1509" "VDDD.t673" 1.4967
resist "VDDD.n1508" "VDDD.t2" 1.4967
resist "VDDD.n2703" "VDDD.t595" 1.4967
resist "VDDD.n2697" "VDDD.t475" 1.4967
resist "VDDD.n2696" "VDDD.t281" 1.4967
resist "VDDD.n4310" "VDDD.t334" 1.4967
resist "VDDD.n4305" "VDDD.t407" 1.4967
resist "VDDD.n4303" "VDDD.t500" 1.4967
resist "VDDD.n4298" "VDDD.t419" 1.4967
resist "VDDD.n4296" "VDDD.t287" 1.4967
resist "VDDD.n4291" "VDDD.t411" 1.4967
resist "VDDD.n4289" "VDDD.t740" 1.4967
resist "VDDD.n4284" "VDDD.t400" 1.4967
resist "VDDD.n4282" "VDDD.t183" 1.4967
resist "VDDD.n4277" "VDDD.t405" 1.4967
resist "VDDD.n4275" "VDDD.t830" 1.4967
resist "VDDD.n4270" "VDDD.t417" 1.4967
resist "VDDD.n4268" "VDDD.t382" 1.4967
resist "VDDD.n4263" "VDDD.t402" 1.4967
resist "VDDD.n4261" "VDDD.t587" 1.4967
resist "VDDD.n4256" "VDDD.t413" 1.4967
resist "VDDD.n4254" "VDDD.t219" 1.4967
resist "VDDD.n4249" "VDDD.t421" 1.4967
resist "VDDD.n4247" "VDDD.t63" 1.4967
resist "VDDD.n4242" "VDDD.t409" 1.4967
resist "VDDD.n4240" "VDDD.t815" 1.4967
resist "VDDD.n4236" "VDDD.t415" 1.4967
resist "VDDD.n3436" "VDDD.t637" 1.4967
resist "VDDD.n3257" "VDDD.t547" 1.4967
resist "VDDD.n3433" "VDDD.t767" 1.4967
resist "VDDD.n3605" "VDDD.t72" 1.4967
resist "VDDD.n3210" "VDDD.t524" 1.4967
resist "VDDD.n3602" "VDDD.t841" 1.4967
resist "VDDD.n3774" "VDDD.t733" 1.4967
resist "VDDD.n3163" "VDDD.t765" 1.4967
resist "VDDD.n3771" "VDDD.t371" 1.4967
resist "VDDD.n3943" "VDDD.t513" 1.4967
resist "VDDD.n3116" "VDDD.t949" 1.4967
resist "VDDD.n3940" "VDDD.t615" 1.4967
resist "VDDD.n3052" "VDDD.t576" 1.4967
resist "VDDD.n3051" "VDDD.t285" 1.4967
resist "VDDD.n3050" "VDDD.t247" 1.4967
resist "VDDD.n4797" "VDDD.t730" 1.4967
resist "VDDD.n480" "VDDD.t367" 1.4967
resist "VDDD.n478" "VDDD.t484" 1.4967
resist "VDDD.n4626" "VDDD.t454" 1.4967
resist "VDDD.n4630" "VDDD.t819" 1.4967
resist "VDDD.n4627" "VDDD.t688" 1.4967
resist "VDDD.n4621" "VDDD.t234" 1.4967
resist "VDDD.n4625" "VDDD.t49" 1.4967
resist "VDDD.n4622" "VDDD.t360" 1.4967
resist "VDDD.n4616" "VDDD.t199" 1.4967
resist "VDDD.n4620" "VDDD.t221" 1.4967
resist "VDDD.n4617" "VDDD.t825" 1.4967
resist "VDDD.n4611" "VDDD.t599" 1.4967
resist "VDDD.n4615" "VDDD.t589" 1.4967
resist "VDDD.n4612" "VDDD.t635" 1.4967
resist "VDDD.n4606" "VDDD.t494" 1.4967
resist "VDDD.n4610" "VDDD.t384" 1.4967
resist "VDDD.n4607" "VDDD.t567" 1.4967
resist "VDDD.n4601" "VDDD.t349" 1.4967
resist "VDDD.n4605" "VDDD.t828" 1.4967
resist "VDDD.n4602" "VDDD.t276" 1.4967
resist "VDDD.n4596" "VDDD.t554" 1.4967
resist "VDDD.n4600" "VDDD.t977" 1.4967
resist "VDDD.n4597" "VDDD.t656" 1.4967
resist "VDDD.n4591" "VDDD.t396" 1.4967
resist "VDDD.n4595" "VDDD.t736" 1.4967
resist "VDDD.n4592" "VDDD.t746" 1.4967
resist "VDDD.n4586" "VDDD.t189" 1.4967
resist "VDDD.n4590" "VDDD.t604" 1.4967
resist "VDDD.n4587" "VDDD.t792" 1.4967
resist "VDDD.n4581" "VDDD.t756" 1.4967
resist "VDDD.n4585" "VDDD.t506" 1.4967
resist "VDDD.n4582" "VDDD.t251" 1.4967
resist "VDDD.n481" "VDDD.t728" 1.4967
resist "VDDD.n481" "VDDD.t725" 1.4967
resist "VDDD.n482" "VDDD.t726" 1.4967
resist "VDDD.n482" "VDDD.t727" 1.4967
resist "VDDD.n4791" "VDDD.t625" 1.4967
resist "VDDD.n4791" "VDDD.t621" 1.4967
resist "VDDD.n4792" "VDDD.t623" 1.4967
resist "VDDD.n4792" "VDDD.t617" 1.4967
resist "VDDD.n485" "VDDD.t619" 1.4967
resist "VDDD.n4801" "VDDD.t681" 1.4967
resist "VDDD.n3000" "VDDD.t583" 1.4967
resist "VDDD.n4014" "VDDD.t35" 1.4967
resist "VDDD.n4017" "VDDD.t480" 1.4967
resist "VDDD.n3059" "VDDD.t975" 1.4967
resist "VDDD.n3079" "VDDD.t461" 1.4967
resist "VDDD.n3048" "VDDD.t870" 1.4967
resist "VDDD.n3049" "VDDD.t552" 1.4967
resist "VDDD.n3857" "VDDD.t490" 1.4967
resist "VDDD.n3825" "VDDD.t37" 1.4967
resist "VDDD.n3861" "VDDD.t848" 1.4967
resist "VDDD.n3945" "VDDD.t738" 1.4967
resist "VDDD.n3124" "VDDD.t272" 1.4967
resist "VDDD.n3118" "VDDD.t873" 1.4967
resist "VDDD.n3117" "VDDD.t761" 1.4967
resist "VDDD.n3688" "VDDD.t57" 1.4967
resist "VDDD.n3656" "VDDD.t13" 1.4967
resist "VDDD.n3692" "VDDD.t748" 1.4967
resist "VDDD.n3776" "VDDD.t602" 1.4967
resist "VDDD.n3171" "VDDD.t519" 1.4967
resist "VDDD.n3165" "VDDD.t373" 1.4967
resist "VDDD.n3164" "VDDD.t207" 1.4967
resist "VDDD.n3519" "VDDD.t191" 1.4967
resist "VDDD.n3487" "VDDD.t20" 1.4967
resist "VDDD.n3523" "VDDD.t806" 1.4967
resist "VDDD.n3607" "VDDD.t504" 1.4967
resist "VDDD.n3218" "VDDD.t946" 1.4967
resist "VDDD.n3212" "VDDD.t839" 1.4967
resist "VDDD.n3211" "VDDD.t253" 1.4967
resist "VDDD.n3349" "VDDD.t432" 1.4967
resist "VDDD.n3317" "VDDD.t263" 1.4967
resist "VDDD.n3353" "VDDD.t753" 1.4967
resist "VDDD.n3438" "VDDD.t535" 1.4967
resist "VDDD.n3265" "VDDD.t510" 1.4967
resist "VDDD.n3259" "VDDD.t769" 1.4967
resist "VDDD.n3258" "VDDD.t723" 1.4967
resist "VDDD.n4237" "VDDD.t714" 1.4967
resist "VDDD.n4244" "VDDD.t858" 1.4967
resist "VDDD.n4251" "VDDD.t644" 1.4967
resist "VDDD.n4258" "VDDD.t441" 1.4967
resist "VDDD.n4265" "VDDD.t309" 1.4967
resist "VDDD.n4272" "VDDD.t330" 1.4967
resist "VDDD.n4279" "VDDD.t437" 1.4967
resist "VDDD.n4286" "VDDD.t376" 1.4967
resist "VDDD.n4293" "VDDD.t268" 1.4967
resist "VDDD.n4300" "VDDD.t772" 1.4967
resist "VDDD.n4307" "VDDD.t694" 1.4967
resist "VDDD.n2693" "VDDD.t298" 1.4967
resist "VDDD.n2692" "VDDD.t834" 1.4967
resist "VDDD.n2695" "VDDD.t477" 1.4967
resist "VDDD.n2551" "VDDD.t798" 1.4967
resist "VDDD.n2407" "VDDD.t332" 1.4967
resist "VDDD.n2263" "VDDD.t456" 1.4967
resist "VDDD.n2119" "VDDD.t557" 1.4967
resist "VDDD.n1975" "VDDD.t544" 1.4967
resist "VDDD.n4786" "VDDD.n493" 1.5
resist "VDDD.n4785" "VDDD.n4784" 1.5
resist "VDDD.n4782" "VDDD.n4781" 1.5
resist "VDDD.n4779" "VDDD.n4778" 1.5
resist "VDDD.n4777" "VDDD.n4776" 1.5
resist "VDDD.n4774" "VDDD.n4773" 1.5
resist "VDDD.n4772" "VDDD.n4771" 1.5
resist "VDDD.n4769" "VDDD.n4768" 1.5
resist "VDDD.n4767" "VDDD.n4766" 1.5
resist "VDDD.n4765" "VDDD.n4763" 1.5
resist "VDDD.n4834" "VDDD.n4814" 1.5
resist "VDDD.n4833" "VDDD.n4817" 1.5
resist "VDDD.n4832" "VDDD.n4813" 1.5
resist "VDDD.n4818" "VDDD.n473" 1.5
resist "VDDD.n4842" "VDDD.n4841" 1.5
resist "VDDD.n4819" "VDDD.n474" 1.5
resist "VDDD.n4821" "VDDD.n4812" 1.5
resist "VDDD.n4822" "VDDD.n4820" 1.5
resist "VDDD.n4763" "VDDD.n4762" 1.5279
resist "VDDD.n4787" "VDDD.n4786" 1.5279
resist "VDDD.n5095" "VDDD.n143" 1.57995
resist "VDDD.n2000" "VDDD.n1974" 1.8
resist "VDDD.n1998" "VDDD.n1975" 1.8
resist "VDDD.n1999" "VDDD.n1973" 1.8
resist "VDDD.n2004" "VDDD.n1976" 1.8
resist "VDDD.n2045" "VDDD.n1863" 1.8
resist "VDDD.n2046" "VDDD.n1864" 1.8
resist "VDDD.n2048" "VDDD.n2047" 1.8
resist "VDDD.n2144" "VDDD.n2118" 1.8
resist "VDDD.n2142" "VDDD.n2119" 1.8
resist "VDDD.n2143" "VDDD.n2117" 1.8
resist "VDDD.n2148" "VDDD.n2120" 1.8
resist "VDDD.n2189" "VDDD.n1792" 1.8
resist "VDDD.n2190" "VDDD.n1793" 1.8
resist "VDDD.n2192" "VDDD.n2191" 1.8
resist "VDDD.n2288" "VDDD.n2262" 1.8
resist "VDDD.n2286" "VDDD.n2263" 1.8
resist "VDDD.n2287" "VDDD.n2261" 1.8
resist "VDDD.n2292" "VDDD.n2264" 1.8
resist "VDDD.n2333" "VDDD.n1721" 1.8
resist "VDDD.n2334" "VDDD.n1722" 1.8
resist "VDDD.n2336" "VDDD.n2335" 1.8
resist "VDDD.n2432" "VDDD.n2406" 1.8
resist "VDDD.n2430" "VDDD.n2407" 1.8
resist "VDDD.n2431" "VDDD.n2405" 1.8
resist "VDDD.n2436" "VDDD.n2408" 1.8
resist "VDDD.n2477" "VDDD.n1650" 1.8
resist "VDDD.n2478" "VDDD.n1651" 1.8
resist "VDDD.n2480" "VDDD.n2479" 1.8
resist "VDDD.n2576" "VDDD.n2550" 1.8
resist "VDDD.n2574" "VDDD.n2551" 1.8
resist "VDDD.n2575" "VDDD.n2549" 1.8
resist "VDDD.n2580" "VDDD.n2552" 1.8
resist "VDDD.n2621" "VDDD.n1579" 1.8
resist "VDDD.n2622" "VDDD.n1580" 1.8
resist "VDDD.n2624" "VDDD.n2623" 1.8
resist "VDDD.n2721" "VDDD.n2694" 1.8
resist "VDDD.n2720" "VDDD.n2695" 1.8
resist "VDDD.n2723" "VDDD.n2696" 1.8
resist "VDDD.n2764" "VDDD.n1508" 1.8
resist "VDDD.n2765" "VDDD.n1509" 1.8
resist "VDDD.n2767" "VDDD.n2766" 1.8
resist "VDDD.n4310" "VDDD.n4309" 1.8
resist "VDDD.n4308" "VDDD.n4307" 1.8
resist "VDDD.n4303" "VDDD.n4302" 1.8
resist "VDDD.n4301" "VDDD.n4300" 1.8
resist "VDDD.n4296" "VDDD.n4295" 1.8
resist "VDDD.n4294" "VDDD.n4293" 1.8
resist "VDDD.n4289" "VDDD.n4288" 1.8
resist "VDDD.n4287" "VDDD.n4286" 1.8
resist "VDDD.n4282" "VDDD.n4281" 1.8
resist "VDDD.n4280" "VDDD.n4279" 1.8
resist "VDDD.n4275" "VDDD.n4274" 1.8
resist "VDDD.n4273" "VDDD.n4272" 1.8
resist "VDDD.n4268" "VDDD.n4267" 1.8
resist "VDDD.n4266" "VDDD.n4265" 1.8
resist "VDDD.n4261" "VDDD.n4260" 1.8
resist "VDDD.n4259" "VDDD.n4258" 1.8
resist "VDDD.n4254" "VDDD.n4253" 1.8
resist "VDDD.n4252" "VDDD.n4251" 1.8
resist "VDDD.n4247" "VDDD.n4246" 1.8
resist "VDDD.n4245" "VDDD.n4244" 1.8
resist "VDDD.n4240" "VDDD.n4239" 1.8
resist "VDDD.n4238" "VDDD.n4237" 1.8
resist "VDDD.n3420" "VDDD.n3258" 1.8
resist "VDDD.n3437" "VDDD.n3436" 1.8
resist "VDDD.n3434" "VDDD.n3433" 1.8
resist "VDDD.n3257" "VDDD.n3256" 1.8
resist "VDDD.n3589" "VDDD.n3211" 1.8
resist "VDDD.n3606" "VDDD.n3605" 1.8
resist "VDDD.n3603" "VDDD.n3602" 1.8
resist "VDDD.n3210" "VDDD.n3209" 1.8
resist "VDDD.n3758" "VDDD.n3164" 1.8
resist "VDDD.n3775" "VDDD.n3774" 1.8
resist "VDDD.n3772" "VDDD.n3771" 1.8
resist "VDDD.n3163" "VDDD.n3162" 1.8
resist "VDDD.n3927" "VDDD.n3117" 1.8
resist "VDDD.n3944" "VDDD.n3943" 1.8
resist "VDDD.n3941" "VDDD.n3940" 1.8
resist "VDDD.n3116" "VDDD.n3115" 1.8
resist "VDDD.n3053" "VDDD.n3049" 1.8
resist "VDDD.n3058" "VDDD.n3052" 1.8
resist "VDDD.n3056" "VDDD.n3050" 1.8
resist "VDDD.n3055" "VDDD.n3051" 1.8
resist "VDDD.n4798" "VDDD.n4797" 1.8
resist "VDDD.n4799" "VDDD.n485" 1.8
resist "VDDD.n4801" "VDDD.n4800" 1.8
resist "VDDD.n478" "VDDD.n477" 1.8
resist "VDDD.n4628" "VDDD.n4626" 1.8
resist "VDDD.n4629" "VDDD.n4627" 1.8
resist "VDDD.n4623" "VDDD.n4621" 1.8
resist "VDDD.n4624" "VDDD.n4622" 1.8
resist "VDDD.n4618" "VDDD.n4616" 1.8
resist "VDDD.n4619" "VDDD.n4617" 1.8
resist "VDDD.n4613" "VDDD.n4611" 1.8
resist "VDDD.n4614" "VDDD.n4612" 1.8
resist "VDDD.n4608" "VDDD.n4606" 1.8
resist "VDDD.n4609" "VDDD.n4607" 1.8
resist "VDDD.n4603" "VDDD.n4601" 1.8
resist "VDDD.n4604" "VDDD.n4602" 1.8
resist "VDDD.n4598" "VDDD.n4596" 1.8
resist "VDDD.n4599" "VDDD.n4597" 1.8
resist "VDDD.n4593" "VDDD.n4591" 1.8
resist "VDDD.n4594" "VDDD.n4592" 1.8
resist "VDDD.n4588" "VDDD.n4586" 1.8
resist "VDDD.n4589" "VDDD.n4587" 1.8
resist "VDDD.n4583" "VDDD.n4581" 1.8
resist "VDDD.n4584" "VDDD.n4582" 1.8
resist "VDDD.n4013" "VDDD.n3000" 1.8
resist "VDDD.n4015" "VDDD.n4014" 1.8
resist "VDDD.n4017" "VDDD.n4016" 1.8
resist "VDDD.n3858" "VDDD.n3857" 1.8
resist "VDDD.n3859" "VDDD.n3825" 1.8
resist "VDDD.n3861" "VDDD.n3860" 1.8
resist "VDDD.n3689" "VDDD.n3688" 1.8
resist "VDDD.n3690" "VDDD.n3656" 1.8
resist "VDDD.n3692" "VDDD.n3691" 1.8
resist "VDDD.n3520" "VDDD.n3519" 1.8
resist "VDDD.n3521" "VDDD.n3487" 1.8
resist "VDDD.n3523" "VDDD.n3522" 1.8
resist "VDDD.n3350" "VDDD.n3349" 1.8
resist "VDDD.n3351" "VDDD.n3317" 1.8
resist "VDDD.n3353" "VDDD.n3352" 1.8
resist "VDDD.n2718" "VDDD.n2693" 1.8
resist "VDDD.n487" "VDDD.t338" 1.84901
resist "VDDD.n4790" "VDDD.t716" 1.84901
resist "VDDD.n4192" "VDDD.t201" 1.84953
resist "VDDD.n4194" "VDDD.t496" 1.84953
resist "VDDD.n4195" "VDDD.t167" 1.84953
resist "VDDD.n4196" "VDDD.t502" 1.84953
resist "VDDD.n4198" "VDDD.t606" 1.84953
resist "VDDD.n4199" "VDDD.t106" 1.84953
resist "VDDD.n4200" "VDDD.t289" 1.84953
resist "VDDD.n4202" "VDDD.t959" 1.84953
resist "VDDD.n4203" "VDDD.t177" 1.84953
resist "VDDD.n4204" "VDDD.t742" 1.84953
resist "VDDD.n4206" "VDDD.t185" 1.84953
resist "VDDD.n4207" "VDDD.t118" 1.84953
resist "VDDD.n4208" "VDDD.t973" 1.84953
resist "VDDD.n4210" "VDDD.t498" 1.84953
resist "VDDD.n4211" "VDDD.t161" 1.84953
resist "VDDD.n4212" "VDDD.t832" 1.84953
resist "VDDD.n4214" "VDDD.t278" 1.84953
resist "VDDD.n4215" "VDDD.t95" 1.84953
resist "VDDD.n4216" "VDDD.t388" 1.84953
resist "VDDD.n4218" "VDDD.t533" 1.84953
resist "VDDD.n4219" "VDDD.t114" 1.84953
resist "VDDD.n4220" "VDDD.t593" 1.84953
resist "VDDD.n4222" "VDDD.t390" 1.84953
resist "VDDD.n4223" "VDDD.t173" 1.84953
resist "VDDD.n4224" "VDDD.t223" 1.84953
resist "VDDD.n4226" "VDDD.t613" 1.84953
resist "VDDD.n4227" "VDDD.t100" 1.84953
resist "VDDD.n4228" "VDDD.t51" 1.84953
resist "VDDD.n4230" "VDDD.t444" 1.84953
resist "VDDD.n4231" "VDDD.t159" 1.84953
resist "VDDD.n4235" "VDDD.t821" 1.84953
resist "VDDD.n4233" "VDDD.t228" 1.84953
resist "VDDD.n4232" "VDDD.t92" 1.84953
resist "VDDD.n4193" "VDDD.t17" 1.84958
resist "VDDD.n4197" "VDDD.t42" 1.84958
resist "VDDD.n4201" "VDDD.t24" 1.84958
resist "VDDD.n4205" "VDDD.t47" 1.84958
resist "VDDD.n4209" "VDDD.t33" 1.84958
resist "VDDD.n4213" "VDDD.t259" 1.84958
resist "VDDD.n4217" "VDDD.t31" 1.84958
resist "VDDD.n4221" "VDDD.t8" 1.84958
resist "VDDD.n4225" "VDDD.t22" 1.84958
resist "VDDD.n4229" "VDDD.t4" 1.84958
resist "VDDD.n4234" "VDDD.t15" 1.84958
resist "VDDD.n2731" "VDDD.t283" 1.8496
resist "VDDD.n2733" "VDDD.t712" 1.8496
resist "VDDD.n2734" "VDDD.t138" 1.8496
resist "VDDD.n3063" "VDDD.t82" 1.8496
resist "VDDD.n3064" "VDDD.t215" 1.8496
resist "VDDD.n3066" "VDDD.t550" 1.8496
resist "VDDD.n3938" "VDDD.t87" 1.8496
resist "VDDD.n3937" "VDDD.t865" 1.8496
resist "VDDD.n3935" "VDDD.t759" 1.8496
resist "VDDD.n3769" "VDDD.t131" 1.8496
resist "VDDD.n3768" "VDDD.t241" 1.8496
resist "VDDD.n3766" "VDDD.t209" 1.8496
resist "VDDD.n3600" "VDDD.t147" 1.8496
resist "VDDD.n3599" "VDDD.t661" 1.8496
resist "VDDD.n3597" "VDDD.t255" 1.8496
resist "VDDD.n3431" "VDDD.t108" 1.8496
resist "VDDD.n3430" "VDDD.t243" 1.8496
resist "VDDD.n3428" "VDDD.t721" 1.8496
resist "VDDD.n2588" "VDDD.t394" 1.8496
resist "VDDD.n2590" "VDDD.t529" 1.8496
resist "VDDD.n2591" "VDDD.t80" 1.8496
resist "VDDD.n2444" "VDDD.t702" 1.8496
resist "VDDD.n2446" "VDDD.t968" 1.8496
resist "VDDD.n2447" "VDDD.t110" 1.8496
resist "VDDD.n2300" "VDDD.t76" 1.8496
resist "VDDD.n2302" "VDDD.t321" 1.8496
resist "VDDD.n2303" "VDDD.t127" 1.8496
resist "VDDD.n2156" "VDDD.t965" 1.8496
resist "VDDD.n2158" "VDDD.t611" 1.8496
resist "VDDD.n2159" "VDDD.t85" 1.8496
resist "VDDD.n2012" "VDDD.t347" 1.8496
resist "VDDD.n2014" "VDDD.t305" 1.8496
resist "VDDD.n2015" "VDDD.t142" 1.8496
resist "VDDD.n2732" "VDDD.t933" 1.8496
resist "VDDD.n3065" "VDDD.t908" 1.8496
resist "VDDD.n3936" "VDDD.t942" 1.8496
resist "VDDD.n3767" "VDDD.t901" 1.8496
resist "VDDD.n3598" "VDDD.t884" 1.8496
resist "VDDD.n3429" "VDDD.t921" 1.8496
resist "VDDD.n2589" "VDDD.t888" 1.8496
resist "VDDD.n2445" "VDDD.t923" 1.8496
resist "VDDD.n2301" "VDDD.t925" 1.8496
resist "VDDD.n2157" "VDDD.t892" 1.8496
resist "VDDD.n2013" "VDDD.t890" 1.8496
resist "VDDD.n2051" "VDDD.t898" 1.8506
resist "VDDD.n2195" "VDDD.t915" 1.8506
resist "VDDD.n2339" "VDDD.t935" 1.8506
resist "VDDD.n2483" "VDDD.t904" 1.8506
resist "VDDD.n2627" "VDDD.t878" 1.8506
resist "VDDD.n2770" "VDDD.t927" 1.8506
resist "VDDD.n4021" "VDDD.t911" 1.8506
resist "VDDD.n3854" "VDDD.t913" 1.8506
resist "VDDD.n3685" "VDDD.t880" 1.8506
resist "VDDD.n3516" "VDDD.t895" 1.8506
resist "VDDD.n3346" "VDDD.t937" 1.8506
resist "VDDD.n2053" "VDDD.t102" 1.8506
resist "VDDD.n2052" "VDDD.t777" 1.8506
resist "VDDD.n2050" "VDDD.t653" 1.8506
resist "VDDD.n2197" "VDDD.t136" 1.8506
resist "VDDD.n2196" "VDDD.t181" 1.8506
resist "VDDD.n2194" "VDDD.t344" 1.8506
resist "VDDD.n2341" "VDDD.t156" 1.8506
resist "VDDD.n2340" "VDDD.t508" 1.8506
resist "VDDD.n2338" "VDDD.t425" 1.8506
resist "VDDD.n2485" "VDDD.t129" 1.8506
resist "VDDD.n2484" "VDDD.t527" 1.8506
resist "VDDD.n2482" "VDDD.t521" 1.8506
resist "VDDD.n2629" "VDDD.t104" 1.8506
resist "VDDD.n2628" "VDDD.t307" 1.8506
resist "VDDD.n2626" "VDDD.t668" 1.8506
resist "VDDD.n2772" "VDDD.t175" 1.8506
resist "VDDD.n2771" "VDDD.t430" 1.8506
resist "VDDD.n2769" "VDDD.t954" 1.8506
resist "VDDD.n4020" "VDDD.t862" 1.8506
resist "VDDD.n4019" "VDDD.t163" 1.8506
resist "VDDD.n4022" "VDDD.t585" 1.8506
resist "VDDD.n3853" "VDDD.t597" 1.8506
resist "VDDD.n3826" "VDDD.t116" 1.8506
resist "VDDD.n3855" "VDDD.t488" 1.8506
resist "VDDD.n3684" "VDDD.t779" 1.8506
resist "VDDD.n3657" "VDDD.t153" 1.8506
resist "VDDD.n3686" "VDDD.t59" 1.8506
resist "VDDD.n3515" "VDDD.t763" 1.8506
resist "VDDD.n3488" "VDDD.t90" 1.8506
resist "VDDD.n3517" "VDDD.t193" 1.8506
resist "VDDD.n3345" "VDDD.t664" 1.8506
resist "VDDD.n3318" "VDDD.t144" 1.8506
resist "VDDD.n3347" "VDDD.t435" 1.8506
resist "VDDD.n479" "VDDD.t28" 1.96468
resist "VDDD.n2007" "VDDD.n2006" 2
resist "VDDD.n2151" "VDDD.n2150" 2
resist "VDDD.n2295" "VDDD.n2294" 2
resist "VDDD.n2439" "VDDD.n2438" 2
resist "VDDD.n2583" "VDDD.n2582" 2
resist "VDDD.n2726" "VDDD.n2725" 2
resist "VDDD.n3076" "VDDD.n3075" 2
resist "VDDD.n3930" "VDDD.n3929" 2
resist "VDDD.n3761" "VDDD.n3760" 2
resist "VDDD.n3592" "VDDD.n3591" 2
resist "VDDD.n3423" "VDDD.n3422" 2
resist "VDDD.n4789" "VDDD.n488" 2.24355
resist "VDDD.n4789" "VDDD.n489" 2.24355
resist "VDDD.n4770" "VDDD.n494" 2.24355
resist "VDDD.n4789" "VDDD.n490" 2.24355
resist "VDDD.n4775" "VDDD.n494" 2.24355
resist "VDDD.n4789" "VDDD.n491" 2.24355
resist "VDDD.n4780" "VDDD.n494" 2.24355
resist "VDDD.n4789" "VDDD.n492" 2.24355
resist "VDDD.n4783" "VDDD.n494" 2.24355
resist "VDDD.n4789" "VDDD.n4788" 2.24355
resist "VDDD.n4828" "VDDD.n4824" 2.24355
resist "VDDD.n4828" "VDDD.n4825" 2.24355
resist "VDDD.n4837" "VDDD.n4829" 2.24355
resist "VDDD.n4828" "VDDD.n475" 2.24355
resist "VDDD.n4837" "VDDD.n476" 2.24355
resist "VDDD.n4828" "VDDD.n4826" 2.24355
resist "VDDD.n4837" "VDDD.n4830" 2.24355
resist "VDDD.n4828" "VDDD.n4827" 2.24355
resist "VDDD.n4837" "VDDD.n4831" 2.24355
resist "VDDD.n2069" "VDDD.n2068" 2.24652
resist "VDDD.n2213" "VDDD.n2212" 2.24652
resist "VDDD.n2357" "VDDD.n2356" 2.24652
resist "VDDD.n2501" "VDDD.n2500" 2.24652
resist "VDDD.n2645" "VDDD.n2644" 2.24652
resist "VDDD.n2788" "VDDD.n2787" 2.24652
resist "VDDD.n3985" "VDDD.n3026" 2.24652
resist "VDDD.n3897" "VDDD.n3808" 2.24652
resist "VDDD.n3728" "VDDD.n3639" 2.24652
resist "VDDD.n3559" "VDDD.n3470" 2.24652
resist "VDDD.n3389" "VDDD.n3300" 2.24652
resist "VDDD.n2093" "VDDD.n2092" 2.24652
resist "VDDD.n2089" "VDDD.n2086" 2.24652
resist "VDDD.n2089" "VDDD.n2087" 2.24652
resist "VDDD.n2090" "VDDD.n2089" 2.24652
resist "VDDD.n2089" "VDDD.n2088" 2.24652
resist "VDDD.n2083" "VDDD.n2080" 2.24652
resist "VDDD.n2084" "VDDD.n2083" 2.24652
resist "VDDD.n2083" "VDDD.n2078" 2.24652
resist "VDDD.n2083" "VDDD.n2081" 2.24652
resist "VDDD.n2071" "VDDD.n1834" 2.24652
resist "VDDD.n1854" "VDDD.n1845" 2.24652
resist "VDDD.n1845" "VDDD.n1843" 2.24652
resist "VDDD.n1845" "VDDD.n1844" 2.24652
resist "VDDD.n1850" "VDDD.n1847" 2.24652
resist "VDDD.n1850" "VDDD.n1848" 2.24652
resist "VDDD.n1850" "VDDD.n1849" 2.24652
resist "VDDD.n2237" "VDDD.n2236" 2.24652
resist "VDDD.n2233" "VDDD.n2230" 2.24652
resist "VDDD.n2233" "VDDD.n2231" 2.24652
resist "VDDD.n2234" "VDDD.n2233" 2.24652
resist "VDDD.n2233" "VDDD.n2232" 2.24652
resist "VDDD.n2227" "VDDD.n2224" 2.24652
resist "VDDD.n2228" "VDDD.n2227" 2.24652
resist "VDDD.n2227" "VDDD.n2222" 2.24652
resist "VDDD.n2227" "VDDD.n2225" 2.24652
resist "VDDD.n2215" "VDDD.n1763" 2.24652
resist "VDDD.n1783" "VDDD.n1774" 2.24652
resist "VDDD.n1774" "VDDD.n1772" 2.24652
resist "VDDD.n1774" "VDDD.n1773" 2.24652
resist "VDDD.n1779" "VDDD.n1776" 2.24652
resist "VDDD.n1779" "VDDD.n1777" 2.24652
resist "VDDD.n1779" "VDDD.n1778" 2.24652
resist "VDDD.n2381" "VDDD.n2380" 2.24652
resist "VDDD.n2377" "VDDD.n2374" 2.24652
resist "VDDD.n2377" "VDDD.n2375" 2.24652
resist "VDDD.n2378" "VDDD.n2377" 2.24652
resist "VDDD.n2377" "VDDD.n2376" 2.24652
resist "VDDD.n2371" "VDDD.n2368" 2.24652
resist "VDDD.n2372" "VDDD.n2371" 2.24652
resist "VDDD.n2371" "VDDD.n2366" 2.24652
resist "VDDD.n2371" "VDDD.n2369" 2.24652
resist "VDDD.n2359" "VDDD.n1692" 2.24652
resist "VDDD.n1712" "VDDD.n1703" 2.24652
resist "VDDD.n1703" "VDDD.n1701" 2.24652
resist "VDDD.n1703" "VDDD.n1702" 2.24652
resist "VDDD.n1708" "VDDD.n1705" 2.24652
resist "VDDD.n1708" "VDDD.n1706" 2.24652
resist "VDDD.n1708" "VDDD.n1707" 2.24652
resist "VDDD.n2525" "VDDD.n2524" 2.24652
resist "VDDD.n2521" "VDDD.n2518" 2.24652
resist "VDDD.n2521" "VDDD.n2519" 2.24652
resist "VDDD.n2522" "VDDD.n2521" 2.24652
resist "VDDD.n2521" "VDDD.n2520" 2.24652
resist "VDDD.n2515" "VDDD.n2512" 2.24652
resist "VDDD.n2516" "VDDD.n2515" 2.24652
resist "VDDD.n2515" "VDDD.n2510" 2.24652
resist "VDDD.n2515" "VDDD.n2513" 2.24652
resist "VDDD.n2503" "VDDD.n1621" 2.24652
resist "VDDD.n1641" "VDDD.n1632" 2.24652
resist "VDDD.n1632" "VDDD.n1630" 2.24652
resist "VDDD.n1632" "VDDD.n1631" 2.24652
resist "VDDD.n1637" "VDDD.n1634" 2.24652
resist "VDDD.n1637" "VDDD.n1635" 2.24652
resist "VDDD.n1637" "VDDD.n1636" 2.24652
resist "VDDD.n2669" "VDDD.n2668" 2.24652
resist "VDDD.n2665" "VDDD.n2662" 2.24652
resist "VDDD.n2665" "VDDD.n2663" 2.24652
resist "VDDD.n2666" "VDDD.n2665" 2.24652
resist "VDDD.n2665" "VDDD.n2664" 2.24652
resist "VDDD.n2659" "VDDD.n2656" 2.24652
resist "VDDD.n2660" "VDDD.n2659" 2.24652
resist "VDDD.n2659" "VDDD.n2654" 2.24652
resist "VDDD.n2659" "VDDD.n2657" 2.24652
resist "VDDD.n2647" "VDDD.n1550" 2.24652
resist "VDDD.n1570" "VDDD.n1561" 2.24652
resist "VDDD.n1561" "VDDD.n1559" 2.24652
resist "VDDD.n1561" "VDDD.n1560" 2.24652
resist "VDDD.n1566" "VDDD.n1563" 2.24652
resist "VDDD.n1566" "VDDD.n1564" 2.24652
resist "VDDD.n1566" "VDDD.n1565" 2.24652
resist "VDDD.n2812" "VDDD.n2811" 2.24652
resist "VDDD.n2808" "VDDD.n2805" 2.24652
resist "VDDD.n2808" "VDDD.n2806" 2.24652
resist "VDDD.n2809" "VDDD.n2808" 2.24652
resist "VDDD.n2808" "VDDD.n2807" 2.24652
resist "VDDD.n2802" "VDDD.n2799" 2.24652
resist "VDDD.n2803" "VDDD.n2802" 2.24652
resist "VDDD.n2802" "VDDD.n2797" 2.24652
resist "VDDD.n2802" "VDDD.n2800" 2.24652
resist "VDDD.n2790" "VDDD.n1479" 2.24652
resist "VDDD.n1499" "VDDD.n1490" 2.24652
resist "VDDD.n1490" "VDDD.n1488" 2.24652
resist "VDDD.n1490" "VDDD.n1489" 2.24652
resist "VDDD.n1495" "VDDD.n1492" 2.24652
resist "VDDD.n1495" "VDDD.n1493" 2.24652
resist "VDDD.n1495" "VDDD.n1494" 2.24652
resist "VDDD.n3988" "VDDD.n3014" 2.24652
resist "VDDD.n3995" "VDDD.n3016" 2.24652
resist "VDDD.n3995" "VDDD.n3017" 2.24652
resist "VDDD.n3995" "VDDD.n3018" 2.24652
resist "VDDD.n3995" "VDDD.n3019" 2.24652
resist "VDDD.n3993" "VDDD.n3012" 2.24652
resist "VDDD.n3993" "VDDD.n3020" 2.24652
resist "VDDD.n3993" "VDDD.n3990" 2.24652
resist "VDDD.n3993" "VDDD.n3991" 2.24652
resist "VDDD.n3096" "VDDD.n3030" 2.24652
resist "VDDD.n3037" "VDDD.n3031" 2.24652
resist "VDDD.n3037" "VDDD.n3035" 2.24652
resist "VDDD.n3037" "VDDD.n3036" 2.24652
resist "VDDD.n3980" "VDDD.n3029" 2.24652
resist "VDDD.n3980" "VDDD.n3039" 2.24652
resist "VDDD.n3981" "VDDD.n3980" 2.24652
resist "VDDD.n3893" "VDDD.n3809" 2.24652
resist "VDDD.n3880" "VDDD.n3820" 2.24652
resist "VDDD.n3880" "VDDD.n3877" 2.24652
resist "VDDD.n3880" "VDDD.n3878" 2.24652
resist "VDDD.n3880" "VDDD.n3879" 2.24652
resist "VDDD.n3886" "VDDD.n3819" 2.24652
resist "VDDD.n3886" "VDDD.n3882" 2.24652
resist "VDDD.n3886" "VDDD.n3883" 2.24652
resist "VDDD.n3886" "VDDD.n3884" 2.24652
resist "VDDD.n3795" "VDDD.n3794" 2.24652
resist "VDDD.n3798" "VDDD.n3796" 2.24652
resist "VDDD.n3895" "VDDD.n3798" 2.24652
resist "VDDD.n3798" "VDDD.n3797" 2.24652
resist "VDDD.n3801" "VDDD.n3799" 2.24652
resist "VDDD.n3894" "VDDD.n3801" 2.24652
resist "VDDD.n3801" "VDDD.n3800" 2.24652
resist "VDDD.n3724" "VDDD.n3640" 2.24652
resist "VDDD.n3711" "VDDD.n3651" 2.24652
resist "VDDD.n3711" "VDDD.n3708" 2.24652
resist "VDDD.n3711" "VDDD.n3709" 2.24652
resist "VDDD.n3711" "VDDD.n3710" 2.24652
resist "VDDD.n3717" "VDDD.n3650" 2.24652
resist "VDDD.n3717" "VDDD.n3713" 2.24652
resist "VDDD.n3717" "VDDD.n3714" 2.24652
resist "VDDD.n3717" "VDDD.n3715" 2.24652
resist "VDDD.n3626" "VDDD.n3625" 2.24652
resist "VDDD.n3629" "VDDD.n3627" 2.24652
resist "VDDD.n3726" "VDDD.n3629" 2.24652
resist "VDDD.n3629" "VDDD.n3628" 2.24652
resist "VDDD.n3632" "VDDD.n3630" 2.24652
resist "VDDD.n3725" "VDDD.n3632" 2.24652
resist "VDDD.n3632" "VDDD.n3631" 2.24652
resist "VDDD.n3555" "VDDD.n3471" 2.24652
resist "VDDD.n3542" "VDDD.n3482" 2.24652
resist "VDDD.n3542" "VDDD.n3539" 2.24652
resist "VDDD.n3542" "VDDD.n3540" 2.24652
resist "VDDD.n3542" "VDDD.n3541" 2.24652
resist "VDDD.n3548" "VDDD.n3481" 2.24652
resist "VDDD.n3548" "VDDD.n3544" 2.24652
resist "VDDD.n3548" "VDDD.n3545" 2.24652
resist "VDDD.n3548" "VDDD.n3546" 2.24652
resist "VDDD.n3457" "VDDD.n3456" 2.24652
resist "VDDD.n3460" "VDDD.n3458" 2.24652
resist "VDDD.n3557" "VDDD.n3460" 2.24652
resist "VDDD.n3460" "VDDD.n3459" 2.24652
resist "VDDD.n3463" "VDDD.n3461" 2.24652
resist "VDDD.n3556" "VDDD.n3463" 2.24652
resist "VDDD.n3463" "VDDD.n3462" 2.24652
resist "VDDD.n3385" "VDDD.n3301" 2.24652
resist "VDDD.n3372" "VDDD.n3312" 2.24652
resist "VDDD.n3372" "VDDD.n3369" 2.24652
resist "VDDD.n3372" "VDDD.n3370" 2.24652
resist "VDDD.n3372" "VDDD.n3371" 2.24652
resist "VDDD.n3378" "VDDD.n3311" 2.24652
resist "VDDD.n3378" "VDDD.n3374" 2.24652
resist "VDDD.n3378" "VDDD.n3375" 2.24652
resist "VDDD.n3378" "VDDD.n3376" 2.24652
resist "VDDD.n3287" "VDDD.n3286" 2.24652
resist "VDDD.n3290" "VDDD.n3288" 2.24652
resist "VDDD.n3387" "VDDD.n3290" 2.24652
resist "VDDD.n3290" "VDDD.n3289" 2.24652
resist "VDDD.n3293" "VDDD.n3291" 2.24652
resist "VDDD.n3386" "VDDD.n3293" 2.24652
resist "VDDD.n3293" "VDDD.n3292" 2.24652
resist "VDDD.n4032" "VDDD.n4025" 2.24671
resist "VDDD.n3848" "VDDD.n3827" 2.24671
resist "VDDD.n3679" "VDDD.n3658" 2.24671
resist "VDDD.n3510" "VDDD.n3489" 2.24671
resist "VDDD.n3340" "VDDD.n3319" 2.24671
resist "VDDD.n1875" "VDDD.n1865" 2.24671
resist "VDDD.n1876" "VDDD.n1868" 2.24671
resist "VDDD.n1880" "VDDD.n1866" 2.24671
resist "VDDD.n1878" "VDDD.n1866" 2.24671
resist "VDDD.n2040" "VDDD.n1867" 2.24671
resist "VDDD.n2041" "VDDD.n2040" 2.24671
resist "VDDD.n2040" "VDDD.n2037" 2.24671
resist "VDDD.n2040" "VDDD.n2038" 2.24671
resist "VDDD.n1804" "VDDD.n1794" 2.24671
resist "VDDD.n1805" "VDDD.n1797" 2.24671
resist "VDDD.n1809" "VDDD.n1795" 2.24671
resist "VDDD.n1807" "VDDD.n1795" 2.24671
resist "VDDD.n2184" "VDDD.n1796" 2.24671
resist "VDDD.n2185" "VDDD.n2184" 2.24671
resist "VDDD.n2184" "VDDD.n2181" 2.24671
resist "VDDD.n2184" "VDDD.n2182" 2.24671
resist "VDDD.n1733" "VDDD.n1723" 2.24671
resist "VDDD.n1734" "VDDD.n1726" 2.24671
resist "VDDD.n1738" "VDDD.n1724" 2.24671
resist "VDDD.n1736" "VDDD.n1724" 2.24671
resist "VDDD.n2328" "VDDD.n1725" 2.24671
resist "VDDD.n2329" "VDDD.n2328" 2.24671
resist "VDDD.n2328" "VDDD.n2325" 2.24671
resist "VDDD.n2328" "VDDD.n2326" 2.24671
resist "VDDD.n1662" "VDDD.n1652" 2.24671
resist "VDDD.n1663" "VDDD.n1655" 2.24671
resist "VDDD.n1667" "VDDD.n1653" 2.24671
resist "VDDD.n1665" "VDDD.n1653" 2.24671
resist "VDDD.n2472" "VDDD.n1654" 2.24671
resist "VDDD.n2473" "VDDD.n2472" 2.24671
resist "VDDD.n2472" "VDDD.n2469" 2.24671
resist "VDDD.n2472" "VDDD.n2470" 2.24671
resist "VDDD.n1591" "VDDD.n1581" 2.24671
resist "VDDD.n1592" "VDDD.n1584" 2.24671
resist "VDDD.n1596" "VDDD.n1582" 2.24671
resist "VDDD.n1594" "VDDD.n1582" 2.24671
resist "VDDD.n2616" "VDDD.n1583" 2.24671
resist "VDDD.n2617" "VDDD.n2616" 2.24671
resist "VDDD.n2616" "VDDD.n2613" 2.24671
resist "VDDD.n2616" "VDDD.n2614" 2.24671
resist "VDDD.n1520" "VDDD.n1510" 2.24671
resist "VDDD.n1521" "VDDD.n1513" 2.24671
resist "VDDD.n1525" "VDDD.n1511" 2.24671
resist "VDDD.n1523" "VDDD.n1511" 2.24671
resist "VDDD.n2759" "VDDD.n1512" 2.24671
resist "VDDD.n2760" "VDDD.n2759" 2.24671
resist "VDDD.n2759" "VDDD.n2756" 2.24671
resist "VDDD.n2759" "VDDD.n2757" 2.24671
resist "VDDD.n4030" "VDDD.n2990" 2.24671
resist "VDDD.n4028" "VDDD.n2990" 2.24671
resist "VDDD.n4026" "VDDD.n2990" 2.24671
resist "VDDD.n4034" "VDDD.n2984" 2.24671
resist "VDDD.n4034" "VDDD.n2985" 2.24671
resist "VDDD.n4034" "VDDD.n2986" 2.24671
resist "VDDD.n4034" "VDDD.n2987" 2.24671
resist "VDDD.n3850" "VDDD.n3830" 2.24671
resist "VDDD.n3850" "VDDD.n3831" 2.24671
resist "VDDD.n3850" "VDDD.n3832" 2.24671
resist "VDDD.n3846" "VDDD.n3107" 2.24671
resist "VDDD.n3844" "VDDD.n3107" 2.24671
resist "VDDD.n3842" "VDDD.n3107" 2.24671
resist "VDDD.n3840" "VDDD.n3107" 2.24671
resist "VDDD.n3681" "VDDD.n3661" 2.24671
resist "VDDD.n3681" "VDDD.n3662" 2.24671
resist "VDDD.n3681" "VDDD.n3663" 2.24671
resist "VDDD.n3677" "VDDD.n3154" 2.24671
resist "VDDD.n3675" "VDDD.n3154" 2.24671
resist "VDDD.n3673" "VDDD.n3154" 2.24671
resist "VDDD.n3671" "VDDD.n3154" 2.24671
resist "VDDD.n3512" "VDDD.n3492" 2.24671
resist "VDDD.n3512" "VDDD.n3493" 2.24671
resist "VDDD.n3512" "VDDD.n3494" 2.24671
resist "VDDD.n3508" "VDDD.n3201" 2.24671
resist "VDDD.n3506" "VDDD.n3201" 2.24671
resist "VDDD.n3504" "VDDD.n3201" 2.24671
resist "VDDD.n3502" "VDDD.n3201" 2.24671
resist "VDDD.n3342" "VDDD.n3322" 2.24671
resist "VDDD.n3342" "VDDD.n3323" 2.24671
resist "VDDD.n3342" "VDDD.n3324" 2.24671
resist "VDDD.n3338" "VDDD.n3248" 2.24671
resist "VDDD.n3336" "VDDD.n3248" 2.24671
resist "VDDD.n3334" "VDDD.n3248" 2.24671
resist "VDDD.n3332" "VDDD.n3248" 2.24671
resist "VDDD.n4656" "VDDD.n4655" 2.24771
resist "VDDD.n4455" "VDDD.n559" 2.24771
resist "VDDD.n4491" "VDDD.n4462" 2.24771
resist "VDDD.n4491" "VDDD.n4463" 2.24771
resist "VDDD.n4491" "VDDD.n4464" 2.24771
resist "VDDD.n4491" "VDDD.n4465" 2.24771
resist "VDDD.n4491" "VDDD.n4466" 2.24771
resist "VDDD.n4491" "VDDD.n4467" 2.24771
resist "VDDD.n4491" "VDDD.n4468" 2.24771
resist "VDDD.n4491" "VDDD.n4469" 2.24771
resist "VDDD.n4491" "VDDD.n4470" 2.24771
resist "VDDD.n4491" "VDDD.n4471" 2.24771
resist "VDDD.n4491" "VDDD.n4472" 2.24771
resist "VDDD.n4491" "VDDD.n4473" 2.24771
resist "VDDD.n4491" "VDDD.n4474" 2.24771
resist "VDDD.n4491" "VDDD.n4475" 2.24771
resist "VDDD.n4491" "VDDD.n4476" 2.24771
resist "VDDD.n4491" "VDDD.n4477" 2.24771
resist "VDDD.n4491" "VDDD.n4478" 2.24771
resist "VDDD.n4491" "VDDD.n4479" 2.24771
resist "VDDD.n4491" "VDDD.n4480" 2.24771
resist "VDDD.n4491" "VDDD.n4481" 2.24771
resist "VDDD.n4491" "VDDD.n4482" 2.24771
resist "VDDD.n4491" "VDDD.n4483" 2.24771
resist "VDDD.n4491" "VDDD.n4484" 2.24771
resist "VDDD.n4491" "VDDD.n4485" 2.24771
resist "VDDD.n4491" "VDDD.n4486" 2.24771
resist "VDDD.n4491" "VDDD.n4487" 2.24771
resist "VDDD.n4491" "VDDD.n4488" 2.24771
resist "VDDD.n4491" "VDDD.n4489" 2.24771
resist "VDDD.n4491" "VDDD.n4490" 2.24771
resist "VDDD.n590" "VDDD.n562" 2.24771
resist "VDDD.n590" "VDDD.n563" 2.24771
resist "VDDD.n590" "VDDD.n564" 2.24771
resist "VDDD.n590" "VDDD.n565" 2.24771
resist "VDDD.n590" "VDDD.n566" 2.24771
resist "VDDD.n590" "VDDD.n567" 2.24771
resist "VDDD.n590" "VDDD.n568" 2.24771
resist "VDDD.n590" "VDDD.n569" 2.24771
resist "VDDD.n590" "VDDD.n570" 2.24771
resist "VDDD.n590" "VDDD.n571" 2.24771
resist "VDDD.n590" "VDDD.n572" 2.24771
resist "VDDD.n590" "VDDD.n573" 2.24771
resist "VDDD.n590" "VDDD.n574" 2.24771
resist "VDDD.n590" "VDDD.n575" 2.24771
resist "VDDD.n590" "VDDD.n576" 2.24771
resist "VDDD.n590" "VDDD.n577" 2.24771
resist "VDDD.n590" "VDDD.n578" 2.24771
resist "VDDD.n590" "VDDD.n579" 2.24771
resist "VDDD.n590" "VDDD.n580" 2.24771
resist "VDDD.n590" "VDDD.n581" 2.24771
resist "VDDD.n590" "VDDD.n582" 2.24771
resist "VDDD.n590" "VDDD.n583" 2.24771
resist "VDDD.n590" "VDDD.n584" 2.24771
resist "VDDD.n590" "VDDD.n585" 2.24771
resist "VDDD.n590" "VDDD.n586" 2.24771
resist "VDDD.n590" "VDDD.n587" 2.24771
resist "VDDD.n590" "VDDD.n588" 2.24771
resist "VDDD.n590" "VDDD.n589" 2.24771
resist "VDDD.n4919" "VDDD.n4914" 2.24821
resist "VDDD.n348" "VDDD.n343" 2.24821
resist "VDDD.n4915" "VDDD.n339" 2.24821
resist "VDDD.n4858" "VDDD.n339" 2.24821
resist "VDDD.n4912" "VDDD.n341" 2.24821
resist "VDDD.n4910" "VDDD.n341" 2.24821
resist "VDDD.n4908" "VDDD.n341" 2.24821
resist "VDDD.n4906" "VDDD.n341" 2.24821
resist "VDDD.n4904" "VDDD.n341" 2.24821
resist "VDDD.n4902" "VDDD.n341" 2.24821
resist "VDDD.n4900" "VDDD.n341" 2.24821
resist "VDDD.n4898" "VDDD.n341" 2.24821
resist "VDDD.n4896" "VDDD.n341" 2.24821
resist "VDDD.n4894" "VDDD.n341" 2.24821
resist "VDDD.n4892" "VDDD.n341" 2.24821
resist "VDDD.n4890" "VDDD.n341" 2.24821
resist "VDDD.n4888" "VDDD.n341" 2.24821
resist "VDDD.n4886" "VDDD.n341" 2.24821
resist "VDDD.n4884" "VDDD.n341" 2.24821
resist "VDDD.n4882" "VDDD.n341" 2.24821
resist "VDDD.n4880" "VDDD.n341" 2.24821
resist "VDDD.n4878" "VDDD.n341" 2.24821
resist "VDDD.n4876" "VDDD.n341" 2.24821
resist "VDDD.n4874" "VDDD.n341" 2.24821
resist "VDDD.n4872" "VDDD.n341" 2.24821
resist "VDDD.n4870" "VDDD.n341" 2.24821
resist "VDDD.n4868" "VDDD.n341" 2.24821
resist "VDDD.n4866" "VDDD.n341" 2.24821
resist "VDDD.n4864" "VDDD.n341" 2.24821
resist "VDDD.n4862" "VDDD.n341" 2.24821
resist "VDDD.n4860" "VDDD.n341" 2.24821
resist "VDDD.n341" "VDDD.n340" 2.24821
resist "VDDD.n4921" "VDDD.n306" 2.24821
resist "VDDD.n4921" "VDDD.n307" 2.24821
resist "VDDD.n4921" "VDDD.n308" 2.24821
resist "VDDD.n4921" "VDDD.n309" 2.24821
resist "VDDD.n4921" "VDDD.n310" 2.24821
resist "VDDD.n4921" "VDDD.n311" 2.24821
resist "VDDD.n4921" "VDDD.n312" 2.24821
resist "VDDD.n4921" "VDDD.n313" 2.24821
resist "VDDD.n4921" "VDDD.n314" 2.24821
resist "VDDD.n4921" "VDDD.n315" 2.24821
resist "VDDD.n4921" "VDDD.n316" 2.24821
resist "VDDD.n4921" "VDDD.n317" 2.24821
resist "VDDD.n4921" "VDDD.n318" 2.24821
resist "VDDD.n4921" "VDDD.n319" 2.24821
resist "VDDD.n4921" "VDDD.n320" 2.24821
resist "VDDD.n4921" "VDDD.n321" 2.24821
resist "VDDD.n4921" "VDDD.n322" 2.24821
resist "VDDD.n4921" "VDDD.n323" 2.24821
resist "VDDD.n4921" "VDDD.n324" 2.24821
resist "VDDD.n4921" "VDDD.n325" 2.24821
resist "VDDD.n4921" "VDDD.n326" 2.24821
resist "VDDD.n4921" "VDDD.n327" 2.24821
resist "VDDD.n4921" "VDDD.n328" 2.24821
resist "VDDD.n4921" "VDDD.n329" 2.24821
resist "VDDD.n4921" "VDDD.n330" 2.24821
resist "VDDD.n4921" "VDDD.n331" 2.24821
resist "VDDD.n4921" "VDDD.n332" 2.24821
resist "VDDD.n4921" "VDDD.n333" 2.24821
resist "VDDD.n2067" "VDDD.n1838" 2.24851
resist "VDDD.n2067" "VDDD.n1856" 2.24851
resist "VDDD.n2211" "VDDD.n1767" 2.24851
resist "VDDD.n2211" "VDDD.n1785" 2.24851
resist "VDDD.n2355" "VDDD.n1696" 2.24851
resist "VDDD.n2355" "VDDD.n1714" 2.24851
resist "VDDD.n2499" "VDDD.n1625" 2.24851
resist "VDDD.n2499" "VDDD.n1643" 2.24851
resist "VDDD.n2643" "VDDD.n1554" 2.24851
resist "VDDD.n2643" "VDDD.n1572" 2.24851
resist "VDDD.n2786" "VDDD.n1483" 2.24851
resist "VDDD.n2786" "VDDD.n1501" 2.24851
resist "VDDD.n4024" "VDDD.n2999" 2.24851
resist "VDDD.n4024" "VDDD.n2988" 2.24851
resist "VDDD.n3978" "VDDD.n3034" 2.24851
resist "VDDD.n3979" "VDDD.n3978" 2.24851
resist "VDDD.n3852" "VDDD.n3828" 2.24851
resist "VDDD.n3852" "VDDD.n3851" 2.24851
resist "VDDD.n3807" "VDDD.n3805" 2.24851
resist "VDDD.n3807" "VDDD.n3806" 2.24851
resist "VDDD.n3683" "VDDD.n3659" 2.24851
resist "VDDD.n3683" "VDDD.n3682" 2.24851
resist "VDDD.n3638" "VDDD.n3636" 2.24851
resist "VDDD.n3638" "VDDD.n3637" 2.24851
resist "VDDD.n3514" "VDDD.n3490" 2.24851
resist "VDDD.n3514" "VDDD.n3513" 2.24851
resist "VDDD.n3469" "VDDD.n3467" 2.24851
resist "VDDD.n3469" "VDDD.n3468" 2.24851
resist "VDDD.n3344" "VDDD.n3320" 2.24851
resist "VDDD.n3344" "VDDD.n3343" 2.24851
resist "VDDD.n3299" "VDDD.n3297" 2.24851
resist "VDDD.n3299" "VDDD.n3298" 2.24851
resist "VDDD.n2027" "VDDD.n1884" 2.24851
resist "VDDD.n2026" "VDDD.n2025" 2.24851
resist "VDDD.n2033" "VDDD.n2026" 2.24851
resist "VDDD.n2028" "VDDD.n2027" 2.24851
resist "VDDD.n2085" "VDDD.n2076" 2.24851
resist "VDDD.n2079" "VDDD.n2075" 2.24851
resist "VDDD.n2094" "VDDD.n2074" 2.24851
resist "VDDD.n2082" "VDDD.n1819" 2.24851
resist "VDDD.n1853" "VDDD.n1842" 2.24851
resist "VDDD.n1851" "VDDD.n1842" 2.24851
resist "VDDD.n1883" "VDDD.n1869" 2.24851
resist "VDDD.n1871" "VDDD.n1870" 2.24851
resist "VDDD.n1883" "VDDD.n1882" 2.24851
resist "VDDD.n2039" "VDDD.n1877" 2.24851
resist "VDDD.n2171" "VDDD.n1813" 2.24851
resist "VDDD.n2170" "VDDD.n2169" 2.24851
resist "VDDD.n2177" "VDDD.n2170" 2.24851
resist "VDDD.n2172" "VDDD.n2171" 2.24851
resist "VDDD.n2229" "VDDD.n2220" 2.24851
resist "VDDD.n2223" "VDDD.n2219" 2.24851
resist "VDDD.n2238" "VDDD.n2218" 2.24851
resist "VDDD.n2226" "VDDD.n1748" 2.24851
resist "VDDD.n1782" "VDDD.n1771" 2.24851
resist "VDDD.n1780" "VDDD.n1771" 2.24851
resist "VDDD.n1812" "VDDD.n1798" 2.24851
resist "VDDD.n1800" "VDDD.n1799" 2.24851
resist "VDDD.n1812" "VDDD.n1811" 2.24851
resist "VDDD.n2183" "VDDD.n1806" 2.24851
resist "VDDD.n2315" "VDDD.n1742" 2.24851
resist "VDDD.n2314" "VDDD.n2313" 2.24851
resist "VDDD.n2321" "VDDD.n2314" 2.24851
resist "VDDD.n2316" "VDDD.n2315" 2.24851
resist "VDDD.n2373" "VDDD.n2364" 2.24851
resist "VDDD.n2367" "VDDD.n2363" 2.24851
resist "VDDD.n2382" "VDDD.n2362" 2.24851
resist "VDDD.n2370" "VDDD.n1677" 2.24851
resist "VDDD.n1711" "VDDD.n1700" 2.24851
resist "VDDD.n1709" "VDDD.n1700" 2.24851
resist "VDDD.n1741" "VDDD.n1727" 2.24851
resist "VDDD.n1729" "VDDD.n1728" 2.24851
resist "VDDD.n1741" "VDDD.n1740" 2.24851
resist "VDDD.n2327" "VDDD.n1735" 2.24851
resist "VDDD.n2459" "VDDD.n1671" 2.24851
resist "VDDD.n2458" "VDDD.n2457" 2.24851
resist "VDDD.n2465" "VDDD.n2458" 2.24851
resist "VDDD.n2460" "VDDD.n2459" 2.24851
resist "VDDD.n2517" "VDDD.n2508" 2.24851
resist "VDDD.n2511" "VDDD.n2507" 2.24851
resist "VDDD.n2526" "VDDD.n2506" 2.24851
resist "VDDD.n2514" "VDDD.n1606" 2.24851
resist "VDDD.n1640" "VDDD.n1629" 2.24851
resist "VDDD.n1638" "VDDD.n1629" 2.24851
resist "VDDD.n1670" "VDDD.n1656" 2.24851
resist "VDDD.n1658" "VDDD.n1657" 2.24851
resist "VDDD.n1670" "VDDD.n1669" 2.24851
resist "VDDD.n2471" "VDDD.n1664" 2.24851
resist "VDDD.n2603" "VDDD.n1600" 2.24851
resist "VDDD.n2602" "VDDD.n2601" 2.24851
resist "VDDD.n2609" "VDDD.n2602" 2.24851
resist "VDDD.n2604" "VDDD.n2603" 2.24851
resist "VDDD.n2661" "VDDD.n2652" 2.24851
resist "VDDD.n2655" "VDDD.n2651" 2.24851
resist "VDDD.n2670" "VDDD.n2650" 2.24851
resist "VDDD.n2658" "VDDD.n1535" 2.24851
resist "VDDD.n1569" "VDDD.n1558" 2.24851
resist "VDDD.n1567" "VDDD.n1558" 2.24851
resist "VDDD.n1599" "VDDD.n1585" 2.24851
resist "VDDD.n1587" "VDDD.n1586" 2.24851
resist "VDDD.n1599" "VDDD.n1598" 2.24851
resist "VDDD.n2615" "VDDD.n1593" 2.24851
resist "VDDD.n2750" "VDDD.n1529" 2.24851
resist "VDDD.n2745" "VDDD.n2742" 2.24851
resist "VDDD.n2746" "VDDD.n2745" 2.24851
resist "VDDD.n2750" "VDDD.n2741" 2.24851
resist "VDDD.n2804" "VDDD.n2795" 2.24851
resist "VDDD.n2798" "VDDD.n2794" 2.24851
resist "VDDD.n2813" "VDDD.n2793" 2.24851
resist "VDDD.n2801" "VDDD.n1464" 2.24851
resist "VDDD.n1498" "VDDD.n1487" 2.24851
resist "VDDD.n1496" "VDDD.n1487" 2.24851
resist "VDDD.n1528" "VDDD.n1514" 2.24851
resist "VDDD.n1516" "VDDD.n1515" 2.24851
resist "VDDD.n1528" "VDDD.n1527" 2.24851
resist "VDDD.n2758" "VDDD.n1522" 2.24851
resist "VDDD.n3253" "VDDD.n3242" 2.24851
resist "VDDD.n3443" "VDDD.n3252" 2.24851
resist "VDDD.n3449" "VDDD.n3448" 2.24851
resist "VDDD.n3453" "VDDD.n3241" 2.24851
resist "VDDD.n3206" "VDDD.n3195" 2.24851
resist "VDDD.n3612" "VDDD.n3205" 2.24851
resist "VDDD.n3618" "VDDD.n3617" 2.24851
resist "VDDD.n3622" "VDDD.n3194" 2.24851
resist "VDDD.n3159" "VDDD.n3148" 2.24851
resist "VDDD.n3781" "VDDD.n3158" 2.24851
resist "VDDD.n3787" "VDDD.n3786" 2.24851
resist "VDDD.n3791" "VDDD.n3147" 2.24851
resist "VDDD.n3112" "VDDD.n3101" 2.24851
resist "VDDD.n3950" "VDDD.n3111" 2.24851
resist "VDDD.n3956" "VDDD.n3955" 2.24851
resist "VDDD.n3960" "VDDD.n3100" 2.24851
resist "VDDD.n4045" "VDDD.n2980" 2.24851
resist "VDDD.n2978" "VDDD.n2975" 2.24851
resist "VDDD.n4038" "VDDD.n4037" 2.24851
resist "VDDD.n2976" "VDDD.n2975" 2.24851
resist "VDDD.n2994" "VDDD.n2991" 2.24851
resist "VDDD.n2992" "VDDD.n2991" 2.24851
resist "VDDD.n3986" "VDDD.n3009" 2.24851
resist "VDDD.n3997" "VDDD.n3996" 2.24851
resist "VDDD.n3994" "VDDD.n3011" 2.24851
resist "VDDD.n3992" "VDDD.n3002" 2.24851
resist "VDDD.n3097" "VDDD.n3021" 2.24851
resist "VDDD.n3097" "VDDD.n3033" 2.24851
resist "VDDD.n3837" "VDDD.n3835" 2.24851
resist "VDDD.n3835" "VDDD.n3829" 2.24851
resist "VDDD.n3881" "VDDD.n3810" 2.24851
resist "VDDD.n3876" "VDDD.n3875" 2.24851
resist "VDDD.n3888" "VDDD.n3887" 2.24851
resist "VDDD.n3885" "VDDD.n3813" 2.24851
resist "VDDD.n3804" "VDDD.n3793" 2.24851
resist "VDDD.n3802" "VDDD.n3793" 2.24851
resist "VDDD.n3668" "VDDD.n3666" 2.24851
resist "VDDD.n3666" "VDDD.n3660" 2.24851
resist "VDDD.n3712" "VDDD.n3641" 2.24851
resist "VDDD.n3707" "VDDD.n3706" 2.24851
resist "VDDD.n3719" "VDDD.n3718" 2.24851
resist "VDDD.n3716" "VDDD.n3644" 2.24851
resist "VDDD.n3635" "VDDD.n3624" 2.24851
resist "VDDD.n3633" "VDDD.n3624" 2.24851
resist "VDDD.n3499" "VDDD.n3497" 2.24851
resist "VDDD.n3497" "VDDD.n3491" 2.24851
resist "VDDD.n3543" "VDDD.n3472" 2.24851
resist "VDDD.n3538" "VDDD.n3537" 2.24851
resist "VDDD.n3550" "VDDD.n3549" 2.24851
resist "VDDD.n3547" "VDDD.n3475" 2.24851
resist "VDDD.n3466" "VDDD.n3455" 2.24851
resist "VDDD.n3464" "VDDD.n3455" 2.24851
resist "VDDD.n3329" "VDDD.n3327" 2.24851
resist "VDDD.n3327" "VDDD.n3321" 2.24851
resist "VDDD.n3373" "VDDD.n3302" 2.24851
resist "VDDD.n3368" "VDDD.n3367" 2.24851
resist "VDDD.n3380" "VDDD.n3379" 2.24851
resist "VDDD.n3377" "VDDD.n3305" 2.24851
resist "VDDD.n3296" "VDDD.n3285" 2.24851
resist "VDDD.n3294" "VDDD.n3285" 2.24851
resist "VDDD.n1038" "VDDD.n995" 2.24876
resist "VDDD.n1000" "VDDD.n999" 2.24876
resist "VDDD.n1071" "VDDD.n1042" 2.24876
resist "VDDD.n1071" "VDDD.n1043" 2.24876
resist "VDDD.n1071" "VDDD.n1044" 2.24876
resist "VDDD.n1071" "VDDD.n1045" 2.24876
resist "VDDD.n1071" "VDDD.n1046" 2.24876
resist "VDDD.n1071" "VDDD.n1047" 2.24876
resist "VDDD.n1071" "VDDD.n1048" 2.24876
resist "VDDD.n1071" "VDDD.n1049" 2.24876
resist "VDDD.n1071" "VDDD.n1050" 2.24876
resist "VDDD.n1071" "VDDD.n1051" 2.24876
resist "VDDD.n1071" "VDDD.n1052" 2.24876
resist "VDDD.n1071" "VDDD.n1053" 2.24876
resist "VDDD.n1071" "VDDD.n1054" 2.24876
resist "VDDD.n1071" "VDDD.n1055" 2.24876
resist "VDDD.n1071" "VDDD.n1056" 2.24876
resist "VDDD.n1071" "VDDD.n1057" 2.24876
resist "VDDD.n1071" "VDDD.n1058" 2.24876
resist "VDDD.n1071" "VDDD.n1059" 2.24876
resist "VDDD.n1071" "VDDD.n1060" 2.24876
resist "VDDD.n1071" "VDDD.n1061" 2.24876
resist "VDDD.n1071" "VDDD.n1062" 2.24876
resist "VDDD.n1071" "VDDD.n1063" 2.24876
resist "VDDD.n1071" "VDDD.n1064" 2.24876
resist "VDDD.n1071" "VDDD.n1065" 2.24876
resist "VDDD.n1071" "VDDD.n1066" 2.24876
resist "VDDD.n1071" "VDDD.n1067" 2.24876
resist "VDDD.n1071" "VDDD.n1068" 2.24876
resist "VDDD.n1071" "VDDD.n1069" 2.24876
resist "VDDD.n1071" "VDDD.n1070" 2.24876
resist "VDDD.n1041" "VDDD.n1040" 2.24876
resist "VDDD.n1040" "VDDD.n1010" 2.24876
resist "VDDD.n1040" "VDDD.n1011" 2.24876
resist "VDDD.n1040" "VDDD.n1012" 2.24876
resist "VDDD.n1040" "VDDD.n1013" 2.24876
resist "VDDD.n1040" "VDDD.n1014" 2.24876
resist "VDDD.n1040" "VDDD.n1015" 2.24876
resist "VDDD.n1040" "VDDD.n1016" 2.24876
resist "VDDD.n1040" "VDDD.n1017" 2.24876
resist "VDDD.n1040" "VDDD.n1018" 2.24876
resist "VDDD.n1040" "VDDD.n1019" 2.24876
resist "VDDD.n1040" "VDDD.n1020" 2.24876
resist "VDDD.n1040" "VDDD.n1021" 2.24876
resist "VDDD.n1040" "VDDD.n1022" 2.24876
resist "VDDD.n1040" "VDDD.n1023" 2.24876
resist "VDDD.n1040" "VDDD.n1024" 2.24876
resist "VDDD.n1040" "VDDD.n1025" 2.24876
resist "VDDD.n1040" "VDDD.n1026" 2.24876
resist "VDDD.n1040" "VDDD.n1027" 2.24876
resist "VDDD.n1040" "VDDD.n1028" 2.24876
resist "VDDD.n1040" "VDDD.n1029" 2.24876
resist "VDDD.n1040" "VDDD.n1030" 2.24876
resist "VDDD.n1040" "VDDD.n1031" 2.24876
resist "VDDD.n1040" "VDDD.n1032" 2.24876
resist "VDDD.n1040" "VDDD.n1033" 2.24876
resist "VDDD.n1040" "VDDD.n1034" 2.24876
resist "VDDD.n1040" "VDDD.n1035" 2.24876
resist "VDDD.n1040" "VDDD.n1036" 2.24876
resist "VDDD.n1040" "VDDD.n1037" 2.24876
resist "VDDD.n1446" "VDDD.n1199" 2.24876
resist "VDDD.n1257" "VDDD.n1199" 2.24876
resist "VDDD.n1439" "VDDD.n924" 2.24876
resist "VDDD.n1200" "VDDD.n928" 2.24876
resist "VDDD.n1428" "VDDD.n928" 2.24876
resist "VDDD.n1431" "VDDD.n930" 2.24876
resist "VDDD.n1424" "VDDD.n930" 2.24876
resist "VDDD.n1415" "VDDD.n930" 2.24876
resist "VDDD.n1411" "VDDD.n930" 2.24876
resist "VDDD.n1403" "VDDD.n930" 2.24876
resist "VDDD.n1399" "VDDD.n930" 2.24876
resist "VDDD.n1391" "VDDD.n930" 2.24876
resist "VDDD.n1387" "VDDD.n930" 2.24876
resist "VDDD.n1379" "VDDD.n930" 2.24876
resist "VDDD.n1375" "VDDD.n930" 2.24876
resist "VDDD.n1367" "VDDD.n930" 2.24876
resist "VDDD.n1363" "VDDD.n930" 2.24876
resist "VDDD.n1355" "VDDD.n930" 2.24876
resist "VDDD.n1351" "VDDD.n930" 2.24876
resist "VDDD.n1343" "VDDD.n930" 2.24876
resist "VDDD.n1339" "VDDD.n930" 2.24876
resist "VDDD.n1331" "VDDD.n930" 2.24876
resist "VDDD.n1327" "VDDD.n930" 2.24876
resist "VDDD.n1319" "VDDD.n930" 2.24876
resist "VDDD.n1315" "VDDD.n930" 2.24876
resist "VDDD.n1307" "VDDD.n930" 2.24876
resist "VDDD.n1303" "VDDD.n930" 2.24876
resist "VDDD.n1295" "VDDD.n930" 2.24876
resist "VDDD.n1291" "VDDD.n930" 2.24876
resist "VDDD.n1283" "VDDD.n930" 2.24876
resist "VDDD.n1279" "VDDD.n930" 2.24876
resist "VDDD.n1271" "VDDD.n930" 2.24876
resist "VDDD.n1267" "VDDD.n930" 2.24876
resist "VDDD.n1426" "VDDD.n929" 2.24876
resist "VDDD.n1205" "VDDD.n929" 2.24876
resist "VDDD.n1413" "VDDD.n929" 2.24876
resist "VDDD.n1209" "VDDD.n929" 2.24876
resist "VDDD.n1401" "VDDD.n929" 2.24876
resist "VDDD.n1213" "VDDD.n929" 2.24876
resist "VDDD.n1389" "VDDD.n929" 2.24876
resist "VDDD.n1217" "VDDD.n929" 2.24876
resist "VDDD.n1377" "VDDD.n929" 2.24876
resist "VDDD.n1221" "VDDD.n929" 2.24876
resist "VDDD.n1365" "VDDD.n929" 2.24876
resist "VDDD.n1225" "VDDD.n929" 2.24876
resist "VDDD.n1353" "VDDD.n929" 2.24876
resist "VDDD.n1229" "VDDD.n929" 2.24876
resist "VDDD.n1341" "VDDD.n929" 2.24876
resist "VDDD.n1233" "VDDD.n929" 2.24876
resist "VDDD.n1329" "VDDD.n929" 2.24876
resist "VDDD.n1237" "VDDD.n929" 2.24876
resist "VDDD.n1317" "VDDD.n929" 2.24876
resist "VDDD.n1241" "VDDD.n929" 2.24876
resist "VDDD.n1305" "VDDD.n929" 2.24876
resist "VDDD.n1245" "VDDD.n929" 2.24876
resist "VDDD.n1293" "VDDD.n929" 2.24876
resist "VDDD.n1249" "VDDD.n929" 2.24876
resist "VDDD.n1281" "VDDD.n929" 2.24876
resist "VDDD.n1253" "VDDD.n929" 2.24876
resist "VDDD.n1269" "VDDD.n929" 2.24876
resist "VDDD.n4757" "VDDD.n495" 2.24881
resist "VDDD.n4692" "VDDD.n4685" 2.24881
resist "VDDD.n4755" "VDDD.n4685" 2.24881
resist "VDDD.n4753" "VDDD.n4685" 2.24881
resist "VDDD.n4751" "VDDD.n4685" 2.24881
resist "VDDD.n4749" "VDDD.n4685" 2.24881
resist "VDDD.n4747" "VDDD.n4685" 2.24881
resist "VDDD.n4745" "VDDD.n4685" 2.24881
resist "VDDD.n4743" "VDDD.n4685" 2.24881
resist "VDDD.n4741" "VDDD.n4685" 2.24881
resist "VDDD.n4739" "VDDD.n4685" 2.24881
resist "VDDD.n4737" "VDDD.n4685" 2.24881
resist "VDDD.n4735" "VDDD.n4685" 2.24881
resist "VDDD.n4733" "VDDD.n4685" 2.24881
resist "VDDD.n4731" "VDDD.n4685" 2.24881
resist "VDDD.n4729" "VDDD.n4685" 2.24881
resist "VDDD.n4727" "VDDD.n4685" 2.24881
resist "VDDD.n4725" "VDDD.n4685" 2.24881
resist "VDDD.n4723" "VDDD.n4685" 2.24881
resist "VDDD.n4721" "VDDD.n4685" 2.24881
resist "VDDD.n4719" "VDDD.n4685" 2.24881
resist "VDDD.n4717" "VDDD.n4685" 2.24881
resist "VDDD.n4715" "VDDD.n4685" 2.24881
resist "VDDD.n4759" "VDDD.n4658" 2.24881
resist "VDDD.n4759" "VDDD.n4659" 2.24881
resist "VDDD.n4759" "VDDD.n4660" 2.24881
resist "VDDD.n4759" "VDDD.n4661" 2.24881
resist "VDDD.n4759" "VDDD.n4662" 2.24881
resist "VDDD.n4759" "VDDD.n4663" 2.24881
resist "VDDD.n4759" "VDDD.n4664" 2.24881
resist "VDDD.n4759" "VDDD.n4665" 2.24881
resist "VDDD.n4759" "VDDD.n4666" 2.24881
resist "VDDD.n4759" "VDDD.n4667" 2.24881
resist "VDDD.n4759" "VDDD.n4668" 2.24881
resist "VDDD.n4759" "VDDD.n4669" 2.24881
resist "VDDD.n4759" "VDDD.n4670" 2.24881
resist "VDDD.n4759" "VDDD.n4671" 2.24881
resist "VDDD.n4759" "VDDD.n4672" 2.24881
resist "VDDD.n4759" "VDDD.n4673" 2.24881
resist "VDDD.n4759" "VDDD.n4674" 2.24881
resist "VDDD.n4759" "VDDD.n4675" 2.24881
resist "VDDD.n4759" "VDDD.n4676" 2.24881
resist "VDDD.n4759" "VDDD.n4677" 2.24881
resist "VDDD.n4759" "VDDD.n4678" 2.24881
resist "VDDD.n4759" "VDDD.n4679" 2.24881
resist "VDDD.n4855" "VDDD.n472" 2.24881
resist "VDDD.n4853" "VDDD.n401" 2.24881
resist "VDDD.n429" "VDDD.n404" 2.24881
resist "VDDD.n4844" "VDDD.n405" 2.24881
resist "VDDD.n469" "VDDD.n405" 2.24881
resist "VDDD.n467" "VDDD.n405" 2.24881
resist "VDDD.n465" "VDDD.n405" 2.24881
resist "VDDD.n463" "VDDD.n405" 2.24881
resist "VDDD.n461" "VDDD.n405" 2.24881
resist "VDDD.n459" "VDDD.n405" 2.24881
resist "VDDD.n457" "VDDD.n405" 2.24881
resist "VDDD.n455" "VDDD.n405" 2.24881
resist "VDDD.n453" "VDDD.n405" 2.24881
resist "VDDD.n451" "VDDD.n405" 2.24881
resist "VDDD.n449" "VDDD.n405" 2.24881
resist "VDDD.n447" "VDDD.n405" 2.24881
resist "VDDD.n445" "VDDD.n405" 2.24881
resist "VDDD.n443" "VDDD.n405" 2.24881
resist "VDDD.n441" "VDDD.n405" 2.24881
resist "VDDD.n439" "VDDD.n405" 2.24881
resist "VDDD.n437" "VDDD.n405" 2.24881
resist "VDDD.n435" "VDDD.n405" 2.24881
resist "VDDD.n433" "VDDD.n405" 2.24881
resist "VDDD.n431" "VDDD.n405" 2.24881
resist "VDDD.n4857" "VDDD.n377" 2.24881
resist "VDDD.n4857" "VDDD.n378" 2.24881
resist "VDDD.n4857" "VDDD.n379" 2.24881
resist "VDDD.n4857" "VDDD.n380" 2.24881
resist "VDDD.n4857" "VDDD.n381" 2.24881
resist "VDDD.n4857" "VDDD.n382" 2.24881
resist "VDDD.n4857" "VDDD.n383" 2.24881
resist "VDDD.n4857" "VDDD.n384" 2.24881
resist "VDDD.n4857" "VDDD.n385" 2.24881
resist "VDDD.n4857" "VDDD.n386" 2.24881
resist "VDDD.n4857" "VDDD.n387" 2.24881
resist "VDDD.n4857" "VDDD.n388" 2.24881
resist "VDDD.n4857" "VDDD.n389" 2.24881
resist "VDDD.n4857" "VDDD.n390" 2.24881
resist "VDDD.n4857" "VDDD.n391" 2.24881
resist "VDDD.n4857" "VDDD.n392" 2.24881
resist "VDDD.n4857" "VDDD.n393" 2.24881
resist "VDDD.n4857" "VDDD.n394" 2.24881
resist "VDDD.n4857" "VDDD.n395" 2.24881
resist "VDDD.n4857" "VDDD.n396" 2.24881
resist "VDDD.n4857" "VDDD.n397" 2.24881
resist "VDDD.n4857" "VDDD.n398" 2.24881
resist "VDDD.n4857" "VDDD.n399" 2.24881
resist "VDDD.n2900" "VDDD.n863" 2.24895
resist "VDDD.n919" "VDDD.n909" 2.24895
resist "VDDD.n2849" "VDDD.n2835" 2.24895
resist "VDDD.n2849" "VDDD.n2836" 2.24895
resist "VDDD.n2849" "VDDD.n2837" 2.24895
resist "VDDD.n2849" "VDDD.n2838" 2.24895
resist "VDDD.n2849" "VDDD.n2839" 2.24895
resist "VDDD.n2849" "VDDD.n2840" 2.24895
resist "VDDD.n2849" "VDDD.n2841" 2.24895
resist "VDDD.n2849" "VDDD.n2842" 2.24895
resist "VDDD.n2849" "VDDD.n2843" 2.24895
resist "VDDD.n2849" "VDDD.n2844" 2.24895
resist "VDDD.n2849" "VDDD.n2845" 2.24895
resist "VDDD.n2849" "VDDD.n2846" 2.24895
resist "VDDD.n2849" "VDDD.n894" 2.24895
resist "VDDD.n2834" "VDDD.n907" 2.24895
resist "VDDD.n907" "VDDD.n895" 2.24895
resist "VDDD.n907" "VDDD.n896" 2.24895
resist "VDDD.n907" "VDDD.n897" 2.24895
resist "VDDD.n907" "VDDD.n898" 2.24895
resist "VDDD.n907" "VDDD.n899" 2.24895
resist "VDDD.n907" "VDDD.n900" 2.24895
resist "VDDD.n907" "VDDD.n901" 2.24895
resist "VDDD.n907" "VDDD.n902" 2.24895
resist "VDDD.n907" "VDDD.n903" 2.24895
resist "VDDD.n907" "VDDD.n904" 2.24895
resist "VDDD.n907" "VDDD.n905" 2.24895
resist "VDDD.n907" "VDDD.n906" 2.24895
resist "VDDD.n4056" "VDDD.n4055" 2.24895
resist "VDDD.n2901" "VDDD.n827" 2.24895
resist "VDDD.n2930" "VDDD.n2917" 2.24895
resist "VDDD.n2930" "VDDD.n2918" 2.24895
resist "VDDD.n2930" "VDDD.n2919" 2.24895
resist "VDDD.n2930" "VDDD.n2920" 2.24895
resist "VDDD.n2930" "VDDD.n2921" 2.24895
resist "VDDD.n2930" "VDDD.n2922" 2.24895
resist "VDDD.n2930" "VDDD.n2923" 2.24895
resist "VDDD.n2930" "VDDD.n2924" 2.24895
resist "VDDD.n2930" "VDDD.n2925" 2.24895
resist "VDDD.n2930" "VDDD.n2926" 2.24895
resist "VDDD.n2930" "VDDD.n2927" 2.24895
resist "VDDD.n2930" "VDDD.n2928" 2.24895
resist "VDDD.n2930" "VDDD.n2929" 2.24895
resist "VDDD.n845" "VDDD.n833" 2.24895
resist "VDDD.n845" "VDDD.n834" 2.24895
resist "VDDD.n845" "VDDD.n835" 2.24895
resist "VDDD.n845" "VDDD.n836" 2.24895
resist "VDDD.n845" "VDDD.n837" 2.24895
resist "VDDD.n845" "VDDD.n838" 2.24895
resist "VDDD.n845" "VDDD.n839" 2.24895
resist "VDDD.n845" "VDDD.n840" 2.24895
resist "VDDD.n845" "VDDD.n841" 2.24895
resist "VDDD.n845" "VDDD.n842" 2.24895
resist "VDDD.n845" "VDDD.n843" 2.24895
resist "VDDD.n845" "VDDD.n844" 2.24895
resist "VDDD.n1957" "VDDD.n127" 2.24911
resist "VDDD.n5253" "VDDD.n9" 2.24911
resist "VDDD.n5212" "VDDD.n5" 2.24911
resist "VDDD.n5210" "VDDD.n5" 2.24911
resist "VDDD.n5208" "VDDD.n5" 2.24911
resist "VDDD.n5206" "VDDD.n5" 2.24911
resist "VDDD.n5204" "VDDD.n5" 2.24911
resist "VDDD.n5202" "VDDD.n5" 2.24911
resist "VDDD.n5200" "VDDD.n5" 2.24911
resist "VDDD.n5198" "VDDD.n5" 2.24911
resist "VDDD.n5196" "VDDD.n5" 2.24911
resist "VDDD.n5194" "VDDD.n5" 2.24911
resist "VDDD.n5192" "VDDD.n5" 2.24911
resist "VDDD.n5190" "VDDD.n5" 2.24911
resist "VDDD.n5188" "VDDD.n5" 2.24911
resist "VDDD.n5186" "VDDD.n5" 2.24911
resist "VDDD.n5184" "VDDD.n5" 2.24911
resist "VDDD.n5182" "VDDD.n5" 2.24911
resist "VDDD.n5180" "VDDD.n5" 2.24911
resist "VDDD.n5178" "VDDD.n5" 2.24911
resist "VDDD.n5176" "VDDD.n5" 2.24911
resist "VDDD.n5174" "VDDD.n5" 2.24911
resist "VDDD.n5172" "VDDD.n5" 2.24911
resist "VDDD.n5170" "VDDD.n5" 2.24911
resist "VDDD.n5168" "VDDD.n5" 2.24911
resist "VDDD.n5166" "VDDD.n5" 2.24911
resist "VDDD.n5164" "VDDD.n5" 2.24911
resist "VDDD.n5162" "VDDD.n5" 2.24911
resist "VDDD.n5160" "VDDD.n5" 2.24911
resist "VDDD.n5158" "VDDD.n5" 2.24911
resist "VDDD.n5251" "VDDD.n5222" 2.24911
resist "VDDD.n5251" "VDDD.n5223" 2.24911
resist "VDDD.n5251" "VDDD.n5224" 2.24911
resist "VDDD.n5251" "VDDD.n5225" 2.24911
resist "VDDD.n5251" "VDDD.n5226" 2.24911
resist "VDDD.n5251" "VDDD.n5227" 2.24911
resist "VDDD.n5251" "VDDD.n5228" 2.24911
resist "VDDD.n5251" "VDDD.n5229" 2.24911
resist "VDDD.n5251" "VDDD.n5230" 2.24911
resist "VDDD.n5251" "VDDD.n5231" 2.24911
resist "VDDD.n5251" "VDDD.n5232" 2.24911
resist "VDDD.n5251" "VDDD.n5233" 2.24911
resist "VDDD.n5251" "VDDD.n5234" 2.24911
resist "VDDD.n5251" "VDDD.n5235" 2.24911
resist "VDDD.n5251" "VDDD.n5236" 2.24911
resist "VDDD.n5251" "VDDD.n5237" 2.24911
resist "VDDD.n5251" "VDDD.n5238" 2.24911
resist "VDDD.n5251" "VDDD.n5239" 2.24911
resist "VDDD.n5251" "VDDD.n5240" 2.24911
resist "VDDD.n5251" "VDDD.n5241" 2.24911
resist "VDDD.n5251" "VDDD.n5242" 2.24911
resist "VDDD.n5251" "VDDD.n5243" 2.24911
resist "VDDD.n5251" "VDDD.n5244" 2.24911
resist "VDDD.n5251" "VDDD.n5245" 2.24911
resist "VDDD.n5251" "VDDD.n5246" 2.24911
resist "VDDD.n5251" "VDDD.n5247" 2.24911
resist "VDDD.n5251" "VDDD.n5248" 2.24911
resist "VDDD.n5251" "VDDD.n5249" 2.24911
resist "VDDD.n5251" "VDDD.n4" 2.24911
resist "VDDD.n1936" "VDDD.n1896" 2.24911
resist "VDDD.n1934" "VDDD.n1896" 2.24911
resist "VDDD.n1932" "VDDD.n1896" 2.24911
resist "VDDD.n1930" "VDDD.n1896" 2.24911
resist "VDDD.n1928" "VDDD.n1896" 2.24911
resist "VDDD.n1926" "VDDD.n1896" 2.24911
resist "VDDD.n1924" "VDDD.n1896" 2.24911
resist "VDDD.n1922" "VDDD.n1896" 2.24911
resist "VDDD.n1920" "VDDD.n1896" 2.24911
resist "VDDD.n1918" "VDDD.n1896" 2.24911
resist "VDDD.n1916" "VDDD.n1896" 2.24911
resist "VDDD.n1914" "VDDD.n1896" 2.24911
resist "VDDD.n1959" "VDDD.n1950" 2.24911
resist "VDDD.n1950" "VDDD.n1939" 2.24911
resist "VDDD.n1950" "VDDD.n1940" 2.24911
resist "VDDD.n1950" "VDDD.n1941" 2.24911
resist "VDDD.n1950" "VDDD.n1942" 2.24911
resist "VDDD.n1950" "VDDD.n1943" 2.24911
resist "VDDD.n1950" "VDDD.n1944" 2.24911
resist "VDDD.n1950" "VDDD.n1945" 2.24911
resist "VDDD.n1950" "VDDD.n1946" 2.24911
resist "VDDD.n1950" "VDDD.n1947" 2.24911
resist "VDDD.n1950" "VDDD.n1948" 2.24911
resist "VDDD.n1950" "VDDD.n1949" 2.24911
resist "VDDD.n1950" "VDDD.n1895" 2.24911
resist "VDDD.n5094" "VDDD.n120" 2.24911
resist "VDDD.n161" "VDDD.n152" 2.24911
resist "VDDD.n5091" "VDDD.n150" 2.24911
resist "VDDD.n5067" "VDDD.n151" 2.24911
resist "VDDD.n5089" "VDDD.n151" 2.24911
resist "VDDD.n5070" "VDDD.n151" 2.24911
resist "VDDD.n5072" "VDDD.n151" 2.24911
resist "VDDD.n5074" "VDDD.n151" 2.24911
resist "VDDD.n5076" "VDDD.n151" 2.24911
resist "VDDD.n5078" "VDDD.n151" 2.24911
resist "VDDD.n5080" "VDDD.n151" 2.24911
resist "VDDD.n5082" "VDDD.n151" 2.24911
resist "VDDD.n5084" "VDDD.n151" 2.24911
resist "VDDD.n5086" "VDDD.n151" 2.24911
resist "VDDD.n5092" "VDDD.n151" 2.24911
resist "VDDD.n163" "VDDD.n151" 2.24911
resist "VDDD.n5096" "VDDD.n129" 2.24911
resist "VDDD.n5096" "VDDD.n130" 2.24911
resist "VDDD.n5096" "VDDD.n131" 2.24911
resist "VDDD.n5096" "VDDD.n132" 2.24911
resist "VDDD.n5096" "VDDD.n133" 2.24911
resist "VDDD.n5096" "VDDD.n134" 2.24911
resist "VDDD.n5096" "VDDD.n135" 2.24911
resist "VDDD.n5096" "VDDD.n136" 2.24911
resist "VDDD.n5096" "VDDD.n137" 2.24911
resist "VDDD.n5096" "VDDD.n138" 2.24911
resist "VDDD.n5096" "VDDD.n139" 2.24911
resist "VDDD.n5096" "VDDD.n140" 2.24911
resist "VDDD.n88" "VDDD.n70" 2.24911
resist "VDDD.n5153" "VDDD.n75" 2.24911
resist "VDDD.n5151" "VDDD.n75" 2.24911
resist "VDDD.n5149" "VDDD.n75" 2.24911
resist "VDDD.n5147" "VDDD.n75" 2.24911
resist "VDDD.n5145" "VDDD.n75" 2.24911
resist "VDDD.n5143" "VDDD.n75" 2.24911
resist "VDDD.n5141" "VDDD.n75" 2.24911
resist "VDDD.n5139" "VDDD.n75" 2.24911
resist "VDDD.n5137" "VDDD.n75" 2.24911
resist "VDDD.n5135" "VDDD.n75" 2.24911
resist "VDDD.n5133" "VDDD.n75" 2.24911
resist "VDDD.n5131" "VDDD.n75" 2.24911
resist "VDDD.n5129" "VDDD.n75" 2.24911
resist "VDDD.n5127" "VDDD.n75" 2.24911
resist "VDDD.n5125" "VDDD.n75" 2.24911
resist "VDDD.n5123" "VDDD.n75" 2.24911
resist "VDDD.n5121" "VDDD.n75" 2.24911
resist "VDDD.n5119" "VDDD.n75" 2.24911
resist "VDDD.n5117" "VDDD.n75" 2.24911
resist "VDDD.n5115" "VDDD.n75" 2.24911
resist "VDDD.n5113" "VDDD.n75" 2.24911
resist "VDDD.n5111" "VDDD.n75" 2.24911
resist "VDDD.n5109" "VDDD.n75" 2.24911
resist "VDDD.n5107" "VDDD.n75" 2.24911
resist "VDDD.n5105" "VDDD.n75" 2.24911
resist "VDDD.n5103" "VDDD.n75" 2.24911
resist "VDDD.n5101" "VDDD.n75" 2.24911
resist "VDDD.n5099" "VDDD.n75" 2.24911
resist "VDDD.n5157" "VDDD.n39" 2.24911
resist "VDDD.n5157" "VDDD.n40" 2.24911
resist "VDDD.n5157" "VDDD.n41" 2.24911
resist "VDDD.n5157" "VDDD.n42" 2.24911
resist "VDDD.n5157" "VDDD.n43" 2.24911
resist "VDDD.n5157" "VDDD.n44" 2.24911
resist "VDDD.n5157" "VDDD.n45" 2.24911
resist "VDDD.n5157" "VDDD.n46" 2.24911
resist "VDDD.n5157" "VDDD.n47" 2.24911
resist "VDDD.n5157" "VDDD.n48" 2.24911
resist "VDDD.n5157" "VDDD.n49" 2.24911
resist "VDDD.n5157" "VDDD.n50" 2.24911
resist "VDDD.n5157" "VDDD.n51" 2.24911
resist "VDDD.n5157" "VDDD.n52" 2.24911
resist "VDDD.n5157" "VDDD.n53" 2.24911
resist "VDDD.n5157" "VDDD.n54" 2.24911
resist "VDDD.n5157" "VDDD.n55" 2.24911
resist "VDDD.n5157" "VDDD.n56" 2.24911
resist "VDDD.n5157" "VDDD.n57" 2.24911
resist "VDDD.n5157" "VDDD.n58" 2.24911
resist "VDDD.n5157" "VDDD.n59" 2.24911
resist "VDDD.n5157" "VDDD.n60" 2.24911
resist "VDDD.n5157" "VDDD.n61" 2.24911
resist "VDDD.n5157" "VDDD.n62" 2.24911
resist "VDDD.n5157" "VDDD.n63" 2.24911
resist "VDDD.n5157" "VDDD.n64" 2.24911
resist "VDDD.n5157" "VDDD.n65" 2.24911
resist "VDDD.n5157" "VDDD.n66" 2.24911
resist "VDDD.n5157" "VDDD.n67" 2.24911
resist "VDDD.n2036" "VDDD.n1888" 2.24927
resist "VDDD.n2034" "VDDD.n2024" 2.24927
resist "VDDD.n2032" "VDDD.n2029" 2.24927
resist "VDDD.n2032" "VDDD.n2030" 2.24927
resist "VDDD.n2032" "VDDD.n2020" 2.24927
resist "VDDD.n2023" "VDDD.n2021" 2.24927
resist "VDDD.n2023" "VDDD.n2022" 2.24927
resist "VDDD.n2180" "VDDD.n1817" 2.24927
resist "VDDD.n2178" "VDDD.n2168" 2.24927
resist "VDDD.n2176" "VDDD.n2173" 2.24927
resist "VDDD.n2176" "VDDD.n2174" 2.24927
resist "VDDD.n2176" "VDDD.n2164" 2.24927
resist "VDDD.n2167" "VDDD.n2165" 2.24927
resist "VDDD.n2167" "VDDD.n2166" 2.24927
resist "VDDD.n2324" "VDDD.n1746" 2.24927
resist "VDDD.n2322" "VDDD.n2312" 2.24927
resist "VDDD.n2320" "VDDD.n2317" 2.24927
resist "VDDD.n2320" "VDDD.n2318" 2.24927
resist "VDDD.n2320" "VDDD.n2308" 2.24927
resist "VDDD.n2311" "VDDD.n2309" 2.24927
resist "VDDD.n2311" "VDDD.n2310" 2.24927
resist "VDDD.n2468" "VDDD.n1675" 2.24927
resist "VDDD.n2466" "VDDD.n2456" 2.24927
resist "VDDD.n2464" "VDDD.n2461" 2.24927
resist "VDDD.n2464" "VDDD.n2462" 2.24927
resist "VDDD.n2464" "VDDD.n2452" 2.24927
resist "VDDD.n2455" "VDDD.n2453" 2.24927
resist "VDDD.n2455" "VDDD.n2454" 2.24927
resist "VDDD.n2612" "VDDD.n1604" 2.24927
resist "VDDD.n2610" "VDDD.n2600" 2.24927
resist "VDDD.n2608" "VDDD.n2605" 2.24927
resist "VDDD.n2608" "VDDD.n2606" 2.24927
resist "VDDD.n2608" "VDDD.n2596" 2.24927
resist "VDDD.n2599" "VDDD.n2597" 2.24927
resist "VDDD.n2599" "VDDD.n2598" 2.24927
resist "VDDD.n2755" "VDDD.n1533" 2.24927
resist "VDDD.n2751" "VDDD.n2740" 2.24927
resist "VDDD.n2749" "VDDD.n2747" 2.24927
resist "VDDD.n2749" "VDDD.n2748" 2.24927
resist "VDDD.n2753" "VDDD.n2743" 2.24927
resist "VDDD.n2753" "VDDD.n2744" 2.24927
resist "VDDD.n2749" "VDDD.n2739" 2.24927
resist "VDDD.n3452" "VDDD.n3247" 2.24927
resist "VDDD.n3442" "VDDD.n3440" 2.24927
resist "VDDD.n3442" "VDDD.n3441" 2.24927
resist "VDDD.n3442" "VDDD.n3251" 2.24927
resist "VDDD.n3442" "VDDD.n3240" 2.24927
resist "VDDD.n3447" "VDDD.n3444" 2.24927
resist "VDDD.n3447" "VDDD.n3445" 2.24927
resist "VDDD.n3447" "VDDD.n3446" 2.24927
resist "VDDD.n3447" "VDDD.n3250" 2.24927
resist "VDDD.n3621" "VDDD.n3200" 2.24927
resist "VDDD.n3611" "VDDD.n3609" 2.24927
resist "VDDD.n3611" "VDDD.n3610" 2.24927
resist "VDDD.n3611" "VDDD.n3204" 2.24927
resist "VDDD.n3611" "VDDD.n3193" 2.24927
resist "VDDD.n3616" "VDDD.n3613" 2.24927
resist "VDDD.n3616" "VDDD.n3614" 2.24927
resist "VDDD.n3616" "VDDD.n3615" 2.24927
resist "VDDD.n3616" "VDDD.n3203" 2.24927
resist "VDDD.n3790" "VDDD.n3153" 2.24927
resist "VDDD.n3780" "VDDD.n3778" 2.24927
resist "VDDD.n3780" "VDDD.n3779" 2.24927
resist "VDDD.n3780" "VDDD.n3157" 2.24927
resist "VDDD.n3780" "VDDD.n3146" 2.24927
resist "VDDD.n3785" "VDDD.n3782" 2.24927
resist "VDDD.n3785" "VDDD.n3783" 2.24927
resist "VDDD.n3785" "VDDD.n3784" 2.24927
resist "VDDD.n3785" "VDDD.n3156" 2.24927
resist "VDDD.n3959" "VDDD.n3106" 2.24927
resist "VDDD.n3949" "VDDD.n3947" 2.24927
resist "VDDD.n3949" "VDDD.n3948" 2.24927
resist "VDDD.n3949" "VDDD.n3110" 2.24927
resist "VDDD.n3949" "VDDD.n3099" 2.24927
resist "VDDD.n3954" "VDDD.n3951" 2.24927
resist "VDDD.n3954" "VDDD.n3952" 2.24927
resist "VDDD.n3954" "VDDD.n3953" 2.24927
resist "VDDD.n3954" "VDDD.n3109" 2.24927
resist "VDDD.n4049" "VDDD.n4048" 2.24927
resist "VDDD.n4035" "VDDD.n2973" 2.24927
resist "VDDD.n4036" "VDDD.n2977" 2.24927
resist "VDDD.n4040" "VDDD.n2977" 2.24927
resist "VDDD.n4042" "VDDD.n2977" 2.24927
resist "VDDD.n4046" "VDDD.n2977" 2.24927
resist "VDDD.n4039" "VDDD.n2974" 2.24927
resist "VDDD.n4044" "VDDD.n2974" 2.24927
resist "VDDD.n4454" "VDDD.n653" 2.24934
resist "VDDD.n4324" "VDDD.n682" 2.24934
resist "VDDD.n4359" "VDDD.n690" 2.24934
resist "VDDD.n4359" "VDDD.n4331" 2.24934
resist "VDDD.n4359" "VDDD.n4332" 2.24934
resist "VDDD.n4359" "VDDD.n4333" 2.24934
resist "VDDD.n4359" "VDDD.n4334" 2.24934
resist "VDDD.n4359" "VDDD.n4335" 2.24934
resist "VDDD.n4359" "VDDD.n4336" 2.24934
resist "VDDD.n4359" "VDDD.n4337" 2.24934
resist "VDDD.n4359" "VDDD.n4338" 2.24934
resist "VDDD.n4359" "VDDD.n4339" 2.24934
resist "VDDD.n4359" "VDDD.n4340" 2.24934
resist "VDDD.n4359" "VDDD.n4341" 2.24934
resist "VDDD.n4359" "VDDD.n4342" 2.24934
resist "VDDD.n4359" "VDDD.n4343" 2.24934
resist "VDDD.n4359" "VDDD.n4344" 2.24934
resist "VDDD.n4359" "VDDD.n4345" 2.24934
resist "VDDD.n4359" "VDDD.n4346" 2.24934
resist "VDDD.n4359" "VDDD.n4347" 2.24934
resist "VDDD.n4359" "VDDD.n4348" 2.24934
resist "VDDD.n4359" "VDDD.n4349" 2.24934
resist "VDDD.n4359" "VDDD.n4350" 2.24934
resist "VDDD.n4359" "VDDD.n4351" 2.24934
resist "VDDD.n4359" "VDDD.n4352" 2.24934
resist "VDDD.n4359" "VDDD.n4353" 2.24934
resist "VDDD.n4359" "VDDD.n4354" 2.24934
resist "VDDD.n4359" "VDDD.n4355" 2.24934
resist "VDDD.n4359" "VDDD.n4356" 2.24934
resist "VDDD.n4359" "VDDD.n4357" 2.24934
resist "VDDD.n4359" "VDDD.n4358" 2.24934
resist "VDDD.n735" "VDDD.n681" 2.24934
resist "VDDD.n735" "VDDD.n708" 2.24934
resist "VDDD.n735" "VDDD.n709" 2.24934
resist "VDDD.n735" "VDDD.n710" 2.24934
resist "VDDD.n735" "VDDD.n711" 2.24934
resist "VDDD.n735" "VDDD.n712" 2.24934
resist "VDDD.n735" "VDDD.n713" 2.24934
resist "VDDD.n735" "VDDD.n714" 2.24934
resist "VDDD.n735" "VDDD.n715" 2.24934
resist "VDDD.n735" "VDDD.n716" 2.24934
resist "VDDD.n735" "VDDD.n717" 2.24934
resist "VDDD.n735" "VDDD.n718" 2.24934
resist "VDDD.n735" "VDDD.n719" 2.24934
resist "VDDD.n735" "VDDD.n720" 2.24934
resist "VDDD.n735" "VDDD.n721" 2.24934
resist "VDDD.n735" "VDDD.n722" 2.24934
resist "VDDD.n735" "VDDD.n723" 2.24934
resist "VDDD.n735" "VDDD.n724" 2.24934
resist "VDDD.n735" "VDDD.n725" 2.24934
resist "VDDD.n735" "VDDD.n726" 2.24934
resist "VDDD.n735" "VDDD.n727" 2.24934
resist "VDDD.n735" "VDDD.n728" 2.24934
resist "VDDD.n735" "VDDD.n729" 2.24934
resist "VDDD.n735" "VDDD.n730" 2.24934
resist "VDDD.n735" "VDDD.n731" 2.24934
resist "VDDD.n735" "VDDD.n732" 2.24934
resist "VDDD.n735" "VDDD.n733" 2.24934
resist "VDDD.n735" "VDDD.n734" 2.24934
resist "VDDD.n4765" "VDDD.n4764" 2.24956
resist "VDDD.n4839" "VDDD.n4838" 2.24961
resist "VDDD.n4836" "VDDD.n4815" 2.24961
resist "VDDD.n4316" "VDDD.n4087" 2.24977
resist "VDDD.n4087" "VDDD.n768" 2.24977
resist "VDDD.n4088" "VDDD.n4057" 2.24977
resist "VDDD.n4187" "VDDD.n4070" 2.24977
resist "VDDD.n4182" "VDDD.n4070" 2.24977
resist "VDDD.n4186" "VDDD.n4072" 2.24977
resist "VDDD.n4176" "VDDD.n4072" 2.24977
resist "VDDD.n4172" "VDDD.n4072" 2.24977
resist "VDDD.n4164" "VDDD.n4072" 2.24977
resist "VDDD.n4160" "VDDD.n4072" 2.24977
resist "VDDD.n4152" "VDDD.n4072" 2.24977
resist "VDDD.n4148" "VDDD.n4072" 2.24977
resist "VDDD.n4140" "VDDD.n4072" 2.24977
resist "VDDD.n4136" "VDDD.n4072" 2.24977
resist "VDDD.n4128" "VDDD.n4072" 2.24977
resist "VDDD.n4124" "VDDD.n4072" 2.24977
resist "VDDD.n4116" "VDDD.n4072" 2.24977
resist "VDDD.n4318" "VDDD.n785" 2.24977
resist "VDDD.n4318" "VDDD.n786" 2.24977
resist "VDDD.n4318" "VDDD.n787" 2.24977
resist "VDDD.n4318" "VDDD.n788" 2.24977
resist "VDDD.n4318" "VDDD.n789" 2.24977
resist "VDDD.n4318" "VDDD.n790" 2.24977
resist "VDDD.n4318" "VDDD.n791" 2.24977
resist "VDDD.n4318" "VDDD.n792" 2.24977
resist "VDDD.n4318" "VDDD.n793" 2.24977
resist "VDDD.n4318" "VDDD.n794" 2.24977
resist "VDDD.n4318" "VDDD.n795" 2.24977
resist "VDDD.n4318" "VDDD.n796" 2.24977
resist "VDDD.n1958" "VDDD.n1956" 2.2498
resist "VDDD.n1956" "VDDD.n1955" 2.2498
resist "VDDD.n1968" "VDDD.n1889" 2.2498
resist "VDDD.n1964" "VDDD.n1901" 2.2498
resist "VDDD.n1956" "VDDD.n1900" 2.2498
resist "VDDD.n1964" "VDDD.n1960" 2.2498
resist "VDDD.n1956" "VDDD.n1954" 2.2498
resist "VDDD.n1964" "VDDD.n1961" 2.2498
resist "VDDD.n1956" "VDDD.n1953" 2.2498
resist "VDDD.n1964" "VDDD.n1962" 2.2498
resist "VDDD.n1956" "VDDD.n1952" 2.2498
resist "VDDD.n1964" "VDDD.n1963" 2.2498
resist "VDDD.n1956" "VDDD.n1951" 2.2498
resist "VDDD.n920" "VDDD.n862" 2.2498
resist "VDDD.n2856" "VDDD.n2855" 2.2498
resist "VDDD.n916" "VDDD.n888" 2.2498
resist "VDDD.n2856" "VDDD.n2854" 2.2498
resist "VDDD.n914" "VDDD.n888" 2.2498
resist "VDDD.n2856" "VDDD.n2853" 2.2498
resist "VDDD.n912" "VDDD.n888" 2.2498
resist "VDDD.n2856" "VDDD.n2852" 2.2498
resist "VDDD.n910" "VDDD.n888" 2.2498
resist "VDDD.n2856" "VDDD.n2851" 2.2498
resist "VDDD.n908" "VDDD.n888" 2.2498
resist "VDDD.n2856" "VDDD.n2850" 2.2498
resist "VDDD.n2848" "VDDD.n2847" 2.2498
resist "VDDD.n2932" "VDDD.n799" 2.2498
resist "VDDD.n2932" "VDDD.n2903" 2.2498
resist "VDDD.n4054" "VDDD.n828" 2.2498
resist "VDDD.n2932" "VDDD.n2906" 2.2498
resist "VDDD.n4054" "VDDD.n829" 2.2498
resist "VDDD.n2932" "VDDD.n2909" 2.2498
resist "VDDD.n4054" "VDDD.n830" 2.2498
resist "VDDD.n2932" "VDDD.n2912" 2.2498
resist "VDDD.n4054" "VDDD.n831" 2.2498
resist "VDDD.n2932" "VDDD.n2915" 2.2498
resist "VDDD.n4054" "VDDD.n832" 2.2498
resist "VDDD.n2932" "VDDD.n2931" 2.2498
resist "VDDD.n4054" "VDDD.n846" 2.2498
resist "VDDD.n5064" "VDDD.n257" 2.2498
resist "VDDD.n5044" "VDDD.n219" 2.2498
resist "VDDD.n5059" "VDDD.n5046" 2.2498
resist "VDDD.n5044" "VDDD.n5043" 2.2498
resist "VDDD.n5059" "VDDD.n5047" 2.2498
resist "VDDD.n5044" "VDDD.n5042" 2.2498
resist "VDDD.n5029" "VDDD.n4978" 2.2498
resist "VDDD.n5059" "VDDD.n5048" 2.2498
resist "VDDD.n5044" "VDDD.n5041" 2.2498
resist "VDDD.n5059" "VDDD.n5049" 2.2498
resist "VDDD.n5044" "VDDD.n5040" 2.2498
resist "VDDD.n5059" "VDDD.n5050" 2.2498
resist "VDDD.n5044" "VDDD.n5039" 2.2498
resist "VDDD.n5059" "VDDD.n5051" 2.2498
resist "VDDD.n5044" "VDDD.n5038" 2.2498
resist "VDDD.n5059" "VDDD.n5052" 2.2498
resist "VDDD.n5044" "VDDD.n5037" 2.2498
resist "VDDD.n5059" "VDDD.n5053" 2.2498
resist "VDDD.n5044" "VDDD.n5036" 2.2498
resist "VDDD.n5059" "VDDD.n5054" 2.2498
resist "VDDD.n5044" "VDDD.n5035" 2.2498
resist "VDDD.n5059" "VDDD.n5055" 2.2498
resist "VDDD.n5044" "VDDD.n5034" 2.2498
resist "VDDD.n5059" "VDDD.n5056" 2.2498
resist "VDDD.n4976" "VDDD.n266" 2.2498
resist "VDDD.n4974" "VDDD.n266" 2.2498
resist "VDDD.n4972" "VDDD.n266" 2.2498
resist "VDDD.n4970" "VDDD.n266" 2.2498
resist "VDDD.n4968" "VDDD.n266" 2.2498
resist "VDDD.n4966" "VDDD.n266" 2.2498
resist "VDDD.n4964" "VDDD.n266" 2.2498
resist "VDDD.n4962" "VDDD.n266" 2.2498
resist "VDDD.n4960" "VDDD.n266" 2.2498
resist "VDDD.n4958" "VDDD.n266" 2.2498
resist "VDDD.n4956" "VDDD.n266" 2.2498
resist "VDDD.n4954" "VDDD.n266" 2.2498
resist "VDDD.n4952" "VDDD.n266" 2.2498
resist "VDDD.n4950" "VDDD.n266" 2.2498
resist "VDDD.n4948" "VDDD.n266" 2.2498
resist "VDDD.n4946" "VDDD.n266" 2.2498
resist "VDDD.n4944" "VDDD.n266" 2.2498
resist "VDDD.n4942" "VDDD.n266" 2.2498
resist "VDDD.n4940" "VDDD.n266" 2.2498
resist "VDDD.n4938" "VDDD.n266" 2.2498
resist "VDDD.n4936" "VDDD.n266" 2.2498
resist "VDDD.n4934" "VDDD.n266" 2.2498
resist "VDDD.n4932" "VDDD.n266" 2.2498
resist "VDDD.n4930" "VDDD.n266" 2.2498
resist "VDDD.n4928" "VDDD.n266" 2.2498
resist "VDDD.n4926" "VDDD.n266" 2.2498
resist "VDDD.n4924" "VDDD.n266" 2.2498
resist "VDDD.n4922" "VDDD.n266" 2.2498
resist "VDDD.n5044" "VDDD.n5033" 2.2498
resist "VDDD.n5027" "VDDD.n4989" 2.2498
resist "VDDD.n5027" "VDDD.n4990" 2.2498
resist "VDDD.n5027" "VDDD.n4991" 2.2498
resist "VDDD.n5027" "VDDD.n4992" 2.2498
resist "VDDD.n5027" "VDDD.n4993" 2.2498
resist "VDDD.n5027" "VDDD.n4994" 2.2498
resist "VDDD.n5027" "VDDD.n4995" 2.2498
resist "VDDD.n5027" "VDDD.n4996" 2.2498
resist "VDDD.n5027" "VDDD.n4997" 2.2498
resist "VDDD.n5027" "VDDD.n4998" 2.2498
resist "VDDD.n5027" "VDDD.n4999" 2.2498
resist "VDDD.n5027" "VDDD.n5000" 2.2498
resist "VDDD.n5027" "VDDD.n5001" 2.2498
resist "VDDD.n5027" "VDDD.n5002" 2.2498
resist "VDDD.n5027" "VDDD.n5003" 2.2498
resist "VDDD.n5027" "VDDD.n5004" 2.2498
resist "VDDD.n5027" "VDDD.n5005" 2.2498
resist "VDDD.n5027" "VDDD.n5006" 2.2498
resist "VDDD.n5027" "VDDD.n5007" 2.2498
resist "VDDD.n5027" "VDDD.n5008" 2.2498
resist "VDDD.n5027" "VDDD.n5009" 2.2498
resist "VDDD.n5027" "VDDD.n5010" 2.2498
resist "VDDD.n5027" "VDDD.n5011" 2.2498
resist "VDDD.n5027" "VDDD.n5012" 2.2498
resist "VDDD.n5027" "VDDD.n5013" 2.2498
resist "VDDD.n5027" "VDDD.n5014" 2.2498
resist "VDDD.n5027" "VDDD.n5015" 2.2498
resist "VDDD.n5027" "VDDD.n5016" 2.2498
resist "VDDD.n5027" "VDDD.n267" 2.2498
resist "VDDD.n5059" "VDDD.n5057" 2.2498
resist "VDDD.n5044" "VDDD.n5032" 2.2498
resist "VDDD.n5060" "VDDD.n5059" 2.2498
resist "VDDD.n5045" "VDDD.n5044" 2.2498
resist "VDDD.n5062" "VDDD.n205" 2.2498
resist "VDDD.n5059" "VDDD.n5058" 2.2498
resist "VDDD.n232" "VDDD.n204" 2.2498
resist "VDDD.n5031" "VDDD.n206" 2.2498
resist "VDDD.n254" "VDDD.n206" 2.2498
resist "VDDD.n252" "VDDD.n206" 2.2498
resist "VDDD.n250" "VDDD.n206" 2.2498
resist "VDDD.n248" "VDDD.n206" 2.2498
resist "VDDD.n246" "VDDD.n206" 2.2498
resist "VDDD.n244" "VDDD.n206" 2.2498
resist "VDDD.n242" "VDDD.n206" 2.2498
resist "VDDD.n240" "VDDD.n206" 2.2498
resist "VDDD.n238" "VDDD.n206" 2.2498
resist "VDDD.n236" "VDDD.n206" 2.2498
resist "VDDD.n234" "VDDD.n206" 2.2498
resist "VDDD.n233" "VDDD.n189" 2.2498
resist "VDDD.n5066" "VDDD.n175" 2.2498
resist "VDDD.n5066" "VDDD.n176" 2.2498
resist "VDDD.n5066" "VDDD.n177" 2.2498
resist "VDDD.n5066" "VDDD.n178" 2.2498
resist "VDDD.n5066" "VDDD.n179" 2.2498
resist "VDDD.n5066" "VDDD.n180" 2.2498
resist "VDDD.n5066" "VDDD.n181" 2.2498
resist "VDDD.n5066" "VDDD.n182" 2.2498
resist "VDDD.n5066" "VDDD.n183" 2.2498
resist "VDDD.n5066" "VDDD.n184" 2.2498
resist "VDDD.n5066" "VDDD.n185" 2.2498
resist "VDDD.n5066" "VDDD.n186" 2.2498
resist "VDDD.n5066" "VDDD.n187" 2.2498
resist "VDDD.n5066" "VDDD.n188" 2.2498
resist "VDDD.n5090" "VDDD.n160" 2.2498
resist "VDDD.n5097" "VDDD.n121" 2.2498
resist "VDDD.n145" "VDDD.n141" 2.2498
resist "VDDD.n5097" "VDDD.n122" 2.2498
resist "VDDD.n157" "VDDD.n141" 2.2498
resist "VDDD.n5097" "VDDD.n123" 2.2498
resist "VDDD.n155" "VDDD.n141" 2.2498
resist "VDDD.n5097" "VDDD.n124" 2.2498
resist "VDDD.n153" "VDDD.n141" 2.2498
resist "VDDD.n5097" "VDDD.n125" 2.2498
resist "VDDD.n5088" "VDDD.n141" 2.2498
resist "VDDD.n5097" "VDDD.n126" 2.2498
resist "VDDD.n162" "VDDD.n128" 2.2498
resist "VDDD.n4319" "VDDD.n769" 2.2498
resist "VDDD.n4319" "VDDD.n770" 2.2498
resist "VDDD.n4319" "VDDD.n771" 2.2498
resist "VDDD.n4319" "VDDD.n772" 2.2498
resist "VDDD.n4319" "VDDD.n773" 2.2498
resist "VDDD.n4319" "VDDD.n774" 2.2498
resist "VDDD.n4319" "VDDD.n775" 2.2498
resist "VDDD.n4319" "VDDD.n776" 2.2498
resist "VDDD.n4319" "VDDD.n777" 2.2498
resist "VDDD.n4319" "VDDD.n778" 2.2498
resist "VDDD.n4319" "VDDD.n779" 2.2498
resist "VDDD.n4319" "VDDD.n780" 2.2498
resist "VDDD.n4319" "VDDD.n781" 2.2498
resist "VDDD.n4319" "VDDD.n782" 2.2498
resist "VDDD.n4188" "VDDD.n784" 2.2498
resist "VDDD.n4315" "VDDD.n4089" 2.2498
resist "VDDD.n4315" "VDDD.n4090" 2.2498
resist "VDDD.n4315" "VDDD.n4091" 2.2498
resist "VDDD.n4315" "VDDD.n4092" 2.2498
resist "VDDD.n4315" "VDDD.n4093" 2.2498
resist "VDDD.n4315" "VDDD.n4094" 2.2498
resist "VDDD.n4315" "VDDD.n4095" 2.2498
resist "VDDD.n4315" "VDDD.n4096" 2.2498
resist "VDDD.n4315" "VDDD.n4097" 2.2498
resist "VDDD.n4315" "VDDD.n4098" 2.2498
resist "VDDD.n4315" "VDDD.n4099" 2.2498
resist "VDDD.n4315" "VDDD.n4100" 2.2498
resist "VDDD.n4315" "VDDD.n4101" 2.2498
resist "VDDD.n4315" "VDDD.n783" 2.2498
resist "VDDD.n5216" "VDDD.n8" 2.25015
resist "VDDD.n5221" "VDDD.n5218" 2.25015
resist "VDDD.n5216" "VDDD.n5215" 2.25015
resist "VDDD.n5221" "VDDD.n5219" 2.25015
resist "VDDD.n5216" "VDDD.n5214" 2.25015
resist "VDDD.n5221" "VDDD.n5220" 2.25015
resist "VDDD.n5217" "VDDD.n5216" 2.25015
resist "VDDD.n5025" "VDDD.n276" 2.25015
resist "VDDD.n4987" "VDDD.n4979" 2.25015
resist "VDDD.n5025" "VDDD.n5024" 2.25015
resist "VDDD.n4987" "VDDD.n4980" 2.25015
resist "VDDD.n5025" "VDDD.n5023" 2.25015
resist "VDDD.n4987" "VDDD.n4981" 2.25015
resist "VDDD.n5025" "VDDD.n5022" 2.25015
resist "VDDD.n4987" "VDDD.n4982" 2.25015
resist "VDDD.n5025" "VDDD.n5021" 2.25015
resist "VDDD.n4987" "VDDD.n4983" 2.25015
resist "VDDD.n5025" "VDDD.n5020" 2.25015
resist "VDDD.n4987" "VDDD.n4984" 2.25015
resist "VDDD.n5025" "VDDD.n5019" 2.25015
resist "VDDD.n4987" "VDDD.n4985" 2.25015
resist "VDDD.n5025" "VDDD.n5018" 2.25015
resist "VDDD.n4987" "VDDD.n4986" 2.25015
resist "VDDD.n5025" "VDDD.n5017" 2.25015
resist "VDDD.n4988" "VDDD.n4987" 2.25015
resist "VDDD.n90" "VDDD.n89" 2.25015
resist "VDDD.n91" "VDDD.n69" 2.25015
resist "VDDD.n82" "VDDD.n69" 2.25015
resist "VDDD.n89" "VDDD.n84" 2.25015
resist "VDDD.n80" "VDDD.n69" 2.25015
resist "VDDD.n89" "VDDD.n85" 2.25015
resist "VDDD.n78" "VDDD.n69" 2.25015
resist "VDDD.n89" "VDDD.n86" 2.25015
resist "VDDD.n76" "VDDD.n69" 2.25015
resist "VDDD.n89" "VDDD.n87" 2.25015
resist "VDDD.n69" "VDDD.n38" 2.25015
resist "VDDD.n1039" "VDDD.n964" 2.25015
resist "VDDD.n1076" "VDDD.n935" 2.25015
resist "VDDD.n1008" "VDDD.n936" 2.25015
resist "VDDD.n1076" "VDDD.n1075" 2.25015
resist "VDDD.n1006" "VDDD.n936" 2.25015
resist "VDDD.n1076" "VDDD.n1074" 2.25015
resist "VDDD.n1004" "VDDD.n936" 2.25015
resist "VDDD.n1076" "VDDD.n1073" 2.25015
resist "VDDD.n1002" "VDDD.n936" 2.25015
resist "VDDD.n1076" "VDDD.n1072" 2.25015
resist "VDDD.n1197" "VDDD.n1001" 2.25015
resist "VDDD.n1430" "VDDD.n1429" 2.25015
resist "VDDD.n1263" "VDDD.n1258" 2.25015
resist "VDDD.n1445" "VDDD.n1440" 2.25015
resist "VDDD.n1263" "VDDD.n1259" 2.25015
resist "VDDD.n1445" "VDDD.n1441" 2.25015
resist "VDDD.n1263" "VDDD.n1260" 2.25015
resist "VDDD.n1445" "VDDD.n1442" 2.25015
resist "VDDD.n1263" "VDDD.n1261" 2.25015
resist "VDDD.n1445" "VDDD.n1443" 2.25015
resist "VDDD.n1263" "VDDD.n1262" 2.25015
resist "VDDD.n1445" "VDDD.n1444" 2.25015
resist "VDDD.n4361" "VDDD.n622" 2.25015
resist "VDDD.n4451" "VDDD.n4450" 2.25015
resist "VDDD.n4361" "VDDD.n699" 2.25015
resist "VDDD.n4450" "VDDD.n701" 2.25015
resist "VDDD.n4361" "VDDD.n4325" 2.25015
resist "VDDD.n4450" "VDDD.n702" 2.25015
resist "VDDD.n4361" "VDDD.n4326" 2.25015
resist "VDDD.n4450" "VDDD.n703" 2.25015
resist "VDDD.n4361" "VDDD.n4327" 2.25015
resist "VDDD.n4450" "VDDD.n704" 2.25015
resist "VDDD.n4361" "VDDD.n4328" 2.25015
resist "VDDD.n4450" "VDDD.n705" 2.25015
resist "VDDD.n4361" "VDDD.n4329" 2.25015
resist "VDDD.n4450" "VDDD.n706" 2.25015
resist "VDDD.n4361" "VDDD.n4330" 2.25015
resist "VDDD.n4450" "VDDD.n707" 2.25015
resist "VDDD.n4361" "VDDD.n4360" 2.25015
resist "VDDD.n4450" "VDDD.n736" 2.25015
resist "VDDD.n4493" "VDDD.n499" 2.25015
resist "VDDD.n4493" "VDDD.n4457" 2.25015
resist "VDDD.n4654" "VDDD.n560" 2.25015
resist "VDDD.n4493" "VDDD.n4460" 2.25015
resist "VDDD.n4654" "VDDD.n561" 2.25015
resist "VDDD.n4493" "VDDD.n4492" 2.25015
resist "VDDD.n4654" "VDDD.n591" 2.25015
resist "VDDD.n4691" "VDDD.n4684" 2.25015
resist "VDDD.n4760" "VDDD.n496" 2.25015
resist "VDDD.n4688" "VDDD.n4684" 2.25015
resist "VDDD.n4760" "VDDD.n497" 2.25015
resist "VDDD.n4686" "VDDD.n4684" 2.25015
resist "VDDD.n4760" "VDDD.n498" 2.25015
resist "VDDD.n4684" "VDDD.n4657" 2.25015
resist "VDDD.n4846" "VDDD.n407" 2.25015
resist "VDDD.n4850" "VDDD.n4848" 2.25015
resist "VDDD.n4846" "VDDD.n4845" 2.25015
resist "VDDD.n4851" "VDDD.n4850" 2.25015
resist "VDDD.n4847" "VDDD.n4846" 2.25015
resist "VDDD.n4850" "VDDD.n4849" 2.25015
resist "VDDD.n430" "VDDD.n400" 2.25015
resist "VDDD.n346" "VDDD.n335" 2.25015
resist "VDDD.n4918" "VDDD.n4916" 2.25015
resist "VDDD.n344" "VDDD.n335" 2.25015
resist "VDDD.n4918" "VDDD.n4917" 2.25015
resist "VDDD.n342" "VDDD.n335" 2.25015
resist "VDDD.n349" "VDDD.n347" 2.25015
resist "VDDD.n4918" "VDDD.n305" 2.25015
resist "VDDD.n2097" "VDDD.n2096" 2.30986
resist "VDDD.n2110" "VDDD.n2109" 2.30986
resist "VDDD.n2241" "VDDD.n2240" 2.30986
resist "VDDD.n2254" "VDDD.n2253" 2.30986
resist "VDDD.n2385" "VDDD.n2384" 2.30986
resist "VDDD.n2398" "VDDD.n2397" 2.30986
resist "VDDD.n2529" "VDDD.n2528" 2.30986
resist "VDDD.n2542" "VDDD.n2541" 2.30986
resist "VDDD.n2673" "VDDD.n2672" 2.30986
resist "VDDD.n2686" "VDDD.n2685" 2.30986
resist "VDDD.n2816" "VDDD.n2815" 2.30986
resist "VDDD.n2829" "VDDD.n2828" 2.30986
resist "VDDD.n3963" "VDDD.n3095" 2.30986
resist "VDDD.n3976" "VDDD.n3975" 2.30986
resist "VDDD.n3792" "VDDD.n3143" 2.30986
resist "VDDD.n3132" "VDDD.n3130" 2.30986
resist "VDDD.n3623" "VDDD.n3190" 2.30986
resist "VDDD.n3179" "VDDD.n3177" 2.30986
resist "VDDD.n3454" "VDDD.n3237" 2.30986
resist "VDDD.n3226" "VDDD.n3224" 2.30986
resist "VDDD.n3392" "VDDD.n3284" 2.30986
resist "VDDD.n3273" "VDDD.n3271" 2.30986
resist "VDDD.n4793" "VDDD.n4792" 2.38518
resist "VDDD.n483" "VDDD.n482" 2.38855
resist "VDDD.n483" "VDDD.n481" 2.3908
resist "VDDD.n4793" "VDDD.n4791" 2.39418
resist "VDDD.n4804" "VDDD.t683" 2.55106
resist "VDDD.n4804" "VDDD.t675" 2.55106
resist "VDDD.n4651" "VDDD.n4650" 2.71168
resist "VDDD.n4807" "VDDD.t677" 3.12006
resist "VDDD.n4805" "VDDD.t679" 3.14503
resist "VDDD.n4631" "VDDD.n335" 3.41706
resist "VDDD.n4808" "VDDD.n4803" 3.76385
resist "VDDD.n4796" "VDDD.n486" 4.13733
resist "VDDD.n1965" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1965" 4.5
resist "VDDD.n1965" "VDDD.n1964" 4.5
resist "VDDD.n1965" "VDDD.n1937" 4.5
resist "VDDD.n1965" "VDDD.n1902" 4.5
resist "VDDD.n1965" "VDDD.n1935" 4.5
resist "VDDD.n1965" "VDDD.n1903" 4.5
resist "VDDD.n1965" "VDDD.n1933" 4.5
resist "VDDD.n1965" "VDDD.n1904" 4.5
resist "VDDD.n1965" "VDDD.n1931" 4.5
resist "VDDD.n1965" "VDDD.n1905" 4.5
resist "VDDD.n1965" "VDDD.n1929" 4.5
resist "VDDD.n1965" "VDDD.n1906" 4.5
resist "VDDD.n1965" "VDDD.n1927" 4.5
resist "VDDD.n1965" "VDDD.n1907" 4.5
resist "VDDD.n1965" "VDDD.n1925" 4.5
resist "VDDD.n1965" "VDDD.n1908" 4.5
resist "VDDD.n1965" "VDDD.n1923" 4.5
resist "VDDD.n1965" "VDDD.n1909" 4.5
resist "VDDD.n1965" "VDDD.n1921" 4.5
resist "VDDD.n1965" "VDDD.n1910" 4.5
resist "VDDD.n1965" "VDDD.n1919" 4.5
resist "VDDD.n1965" "VDDD.n1911" 4.5
resist "VDDD.n1965" "VDDD.n1917" 4.5
resist "VDDD.n1965" "VDDD.n1912" 4.5
resist "VDDD.n1965" "VDDD.n1915" 4.5
resist "VDDD.n1965" "VDDD.n1913" 4.5
resist "VDDD.n1938" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1938" 4.5
resist "VDDD.n1964" "VDDD.n1938" 4.5
resist "VDDD.n1938" "VDDD.n1937" 4.5
resist "VDDD.n1938" "VDDD.n1902" 4.5
resist "VDDD.n1938" "VDDD.n1935" 4.5
resist "VDDD.n1938" "VDDD.n1903" 4.5
resist "VDDD.n1938" "VDDD.n1933" 4.5
resist "VDDD.n1938" "VDDD.n1904" 4.5
resist "VDDD.n1938" "VDDD.n1931" 4.5
resist "VDDD.n1938" "VDDD.n1905" 4.5
resist "VDDD.n1938" "VDDD.n1929" 4.5
resist "VDDD.n1938" "VDDD.n1906" 4.5
resist "VDDD.n1938" "VDDD.n1927" 4.5
resist "VDDD.n1938" "VDDD.n1907" 4.5
resist "VDDD.n1938" "VDDD.n1925" 4.5
resist "VDDD.n1938" "VDDD.n1908" 4.5
resist "VDDD.n1938" "VDDD.n1923" 4.5
resist "VDDD.n1938" "VDDD.n1909" 4.5
resist "VDDD.n1938" "VDDD.n1921" 4.5
resist "VDDD.n1938" "VDDD.n1910" 4.5
resist "VDDD.n1938" "VDDD.n1919" 4.5
resist "VDDD.n1938" "VDDD.n1911" 4.5
resist "VDDD.n1938" "VDDD.n1917" 4.5
resist "VDDD.n1938" "VDDD.n1912" 4.5
resist "VDDD.n1938" "VDDD.n1915" 4.5
resist "VDDD.n1938" "VDDD.n1913" 4.5
resist "VDDD.n127" "VDDD.n0" 4.5
resist "VDDD.n1937" "VDDD.n127" 4.5
resist "VDDD.n1902" "VDDD.n127" 4.5
resist "VDDD.n1935" "VDDD.n127" 4.5
resist "VDDD.n1903" "VDDD.n127" 4.5
resist "VDDD.n1933" "VDDD.n127" 4.5
resist "VDDD.n1904" "VDDD.n127" 4.5
resist "VDDD.n1931" "VDDD.n127" 4.5
resist "VDDD.n1905" "VDDD.n127" 4.5
resist "VDDD.n1929" "VDDD.n127" 4.5
resist "VDDD.n1906" "VDDD.n127" 4.5
resist "VDDD.n1927" "VDDD.n127" 4.5
resist "VDDD.n1907" "VDDD.n127" 4.5
resist "VDDD.n1925" "VDDD.n127" 4.5
resist "VDDD.n1908" "VDDD.n127" 4.5
resist "VDDD.n1923" "VDDD.n127" 4.5
resist "VDDD.n1909" "VDDD.n127" 4.5
resist "VDDD.n1921" "VDDD.n127" 4.5
resist "VDDD.n1910" "VDDD.n127" 4.5
resist "VDDD.n1919" "VDDD.n127" 4.5
resist "VDDD.n1911" "VDDD.n127" 4.5
resist "VDDD.n1917" "VDDD.n127" 4.5
resist "VDDD.n1912" "VDDD.n127" 4.5
resist "VDDD.n1915" "VDDD.n127" 4.5
resist "VDDD.n1913" "VDDD.n127" 4.5
resist "VDDD.n1968" "VDDD.n127" 4.5
resist "VDDD.n1890" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1890" 4.5
resist "VDDD.n1937" "VDDD.n1890" 4.5
resist "VDDD.n1902" "VDDD.n1890" 4.5
resist "VDDD.n1935" "VDDD.n1890" 4.5
resist "VDDD.n1903" "VDDD.n1890" 4.5
resist "VDDD.n1933" "VDDD.n1890" 4.5
resist "VDDD.n1904" "VDDD.n1890" 4.5
resist "VDDD.n1931" "VDDD.n1890" 4.5
resist "VDDD.n1905" "VDDD.n1890" 4.5
resist "VDDD.n1929" "VDDD.n1890" 4.5
resist "VDDD.n1906" "VDDD.n1890" 4.5
resist "VDDD.n1927" "VDDD.n1890" 4.5
resist "VDDD.n1907" "VDDD.n1890" 4.5
resist "VDDD.n1925" "VDDD.n1890" 4.5
resist "VDDD.n1908" "VDDD.n1890" 4.5
resist "VDDD.n1923" "VDDD.n1890" 4.5
resist "VDDD.n1909" "VDDD.n1890" 4.5
resist "VDDD.n1921" "VDDD.n1890" 4.5
resist "VDDD.n1910" "VDDD.n1890" 4.5
resist "VDDD.n1919" "VDDD.n1890" 4.5
resist "VDDD.n1911" "VDDD.n1890" 4.5
resist "VDDD.n1917" "VDDD.n1890" 4.5
resist "VDDD.n1912" "VDDD.n1890" 4.5
resist "VDDD.n1915" "VDDD.n1890" 4.5
resist "VDDD.n1913" "VDDD.n1890" 4.5
resist "VDDD.n1968" "VDDD.n1890" 4.5
resist "VDDD.n1967" "VDDD.n0" 4.5
resist "VDDD.n1967" "VDDD.n1966" 4.5
resist "VDDD.n1967" "VDDD.n1937" 4.5
resist "VDDD.n1967" "VDDD.n1902" 4.5
resist "VDDD.n1967" "VDDD.n1935" 4.5
resist "VDDD.n1967" "VDDD.n1903" 4.5
resist "VDDD.n1967" "VDDD.n1933" 4.5
resist "VDDD.n1967" "VDDD.n1904" 4.5
resist "VDDD.n1967" "VDDD.n1931" 4.5
resist "VDDD.n1967" "VDDD.n1905" 4.5
resist "VDDD.n1967" "VDDD.n1929" 4.5
resist "VDDD.n1967" "VDDD.n1906" 4.5
resist "VDDD.n1967" "VDDD.n1927" 4.5
resist "VDDD.n1967" "VDDD.n1907" 4.5
resist "VDDD.n1967" "VDDD.n1925" 4.5
resist "VDDD.n1967" "VDDD.n1908" 4.5
resist "VDDD.n1967" "VDDD.n1923" 4.5
resist "VDDD.n1967" "VDDD.n1909" 4.5
resist "VDDD.n1967" "VDDD.n1921" 4.5
resist "VDDD.n1967" "VDDD.n1910" 4.5
resist "VDDD.n1967" "VDDD.n1919" 4.5
resist "VDDD.n1967" "VDDD.n1911" 4.5
resist "VDDD.n1967" "VDDD.n1917" 4.5
resist "VDDD.n1967" "VDDD.n1912" 4.5
resist "VDDD.n1967" "VDDD.n1915" 4.5
resist "VDDD.n1967" "VDDD.n1913" 4.5
resist "VDDD.n5253" "VDDD.n5252" 4.5
resist "VDDD.n5253" "VDDD.n5213" 4.5
resist "VDDD.n5253" "VDDD.n10" 4.5
resist "VDDD.n5253" "VDDD.n5211" 4.5
resist "VDDD.n5253" "VDDD.n11" 4.5
resist "VDDD.n5253" "VDDD.n5209" 4.5
resist "VDDD.n5253" "VDDD.n12" 4.5
resist "VDDD.n5253" "VDDD.n5207" 4.5
resist "VDDD.n5253" "VDDD.n13" 4.5
resist "VDDD.n5253" "VDDD.n5205" 4.5
resist "VDDD.n5253" "VDDD.n14" 4.5
resist "VDDD.n5253" "VDDD.n5203" 4.5
resist "VDDD.n5253" "VDDD.n15" 4.5
resist "VDDD.n5253" "VDDD.n5201" 4.5
resist "VDDD.n5253" "VDDD.n16" 4.5
resist "VDDD.n5253" "VDDD.n5199" 4.5
resist "VDDD.n5253" "VDDD.n17" 4.5
resist "VDDD.n5253" "VDDD.n5197" 4.5
resist "VDDD.n5253" "VDDD.n18" 4.5
resist "VDDD.n5253" "VDDD.n5195" 4.5
resist "VDDD.n5253" "VDDD.n19" 4.5
resist "VDDD.n5253" "VDDD.n5193" 4.5
resist "VDDD.n5253" "VDDD.n20" 4.5
resist "VDDD.n5253" "VDDD.n5191" 4.5
resist "VDDD.n5253" "VDDD.n21" 4.5
resist "VDDD.n5253" "VDDD.n5189" 4.5
resist "VDDD.n5253" "VDDD.n22" 4.5
resist "VDDD.n5253" "VDDD.n5187" 4.5
resist "VDDD.n5253" "VDDD.n23" 4.5
resist "VDDD.n5253" "VDDD.n5185" 4.5
resist "VDDD.n5253" "VDDD.n24" 4.5
resist "VDDD.n5253" "VDDD.n5183" 4.5
resist "VDDD.n5253" "VDDD.n25" 4.5
resist "VDDD.n5253" "VDDD.n5181" 4.5
resist "VDDD.n5253" "VDDD.n26" 4.5
resist "VDDD.n5253" "VDDD.n5179" 4.5
resist "VDDD.n5253" "VDDD.n27" 4.5
resist "VDDD.n5253" "VDDD.n5177" 4.5
resist "VDDD.n5253" "VDDD.n28" 4.5
resist "VDDD.n5253" "VDDD.n5175" 4.5
resist "VDDD.n5253" "VDDD.n29" 4.5
resist "VDDD.n5253" "VDDD.n5173" 4.5
resist "VDDD.n5253" "VDDD.n30" 4.5
resist "VDDD.n5253" "VDDD.n5171" 4.5
resist "VDDD.n5253" "VDDD.n31" 4.5
resist "VDDD.n5253" "VDDD.n5169" 4.5
resist "VDDD.n5253" "VDDD.n32" 4.5
resist "VDDD.n5253" "VDDD.n5167" 4.5
resist "VDDD.n5253" "VDDD.n33" 4.5
resist "VDDD.n5253" "VDDD.n5165" 4.5
resist "VDDD.n5253" "VDDD.n34" 4.5
resist "VDDD.n5253" "VDDD.n5163" 4.5
resist "VDDD.n5253" "VDDD.n35" 4.5
resist "VDDD.n5253" "VDDD.n5161" 4.5
resist "VDDD.n5253" "VDDD.n36" 4.5
resist "VDDD.n5253" "VDDD.n5159" 4.5
resist "VDDD.n5253" "VDDD.n37" 4.5
resist "VDDD.n5254" "VDDD.n5253" 4.5
resist "VDDD.n1968" "VDDD.n1967" 4.5
resist "VDDD.n1891" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1891" 4.5
resist "VDDD.n1937" "VDDD.n1891" 4.5
resist "VDDD.n1902" "VDDD.n1891" 4.5
resist "VDDD.n1935" "VDDD.n1891" 4.5
resist "VDDD.n1903" "VDDD.n1891" 4.5
resist "VDDD.n1933" "VDDD.n1891" 4.5
resist "VDDD.n1904" "VDDD.n1891" 4.5
resist "VDDD.n1931" "VDDD.n1891" 4.5
resist "VDDD.n1905" "VDDD.n1891" 4.5
resist "VDDD.n1929" "VDDD.n1891" 4.5
resist "VDDD.n1906" "VDDD.n1891" 4.5
resist "VDDD.n1927" "VDDD.n1891" 4.5
resist "VDDD.n1907" "VDDD.n1891" 4.5
resist "VDDD.n1925" "VDDD.n1891" 4.5
resist "VDDD.n1908" "VDDD.n1891" 4.5
resist "VDDD.n1923" "VDDD.n1891" 4.5
resist "VDDD.n1909" "VDDD.n1891" 4.5
resist "VDDD.n1921" "VDDD.n1891" 4.5
resist "VDDD.n1910" "VDDD.n1891" 4.5
resist "VDDD.n1919" "VDDD.n1891" 4.5
resist "VDDD.n1911" "VDDD.n1891" 4.5
resist "VDDD.n1917" "VDDD.n1891" 4.5
resist "VDDD.n1912" "VDDD.n1891" 4.5
resist "VDDD.n1915" "VDDD.n1891" 4.5
resist "VDDD.n1913" "VDDD.n1891" 4.5
resist "VDDD.n5252" "VDDD.n1" 4.5
resist "VDDD.n5250" "VDDD.n1" 4.5
resist "VDDD.n5213" "VDDD.n1" 4.5
resist "VDDD.n10" "VDDD.n1" 4.5
resist "VDDD.n5211" "VDDD.n1" 4.5
resist "VDDD.n11" "VDDD.n1" 4.5
resist "VDDD.n5209" "VDDD.n1" 4.5
resist "VDDD.n12" "VDDD.n1" 4.5
resist "VDDD.n5207" "VDDD.n1" 4.5
resist "VDDD.n13" "VDDD.n1" 4.5
resist "VDDD.n5205" "VDDD.n1" 4.5
resist "VDDD.n14" "VDDD.n1" 4.5
resist "VDDD.n5203" "VDDD.n1" 4.5
resist "VDDD.n15" "VDDD.n1" 4.5
resist "VDDD.n5201" "VDDD.n1" 4.5
resist "VDDD.n16" "VDDD.n1" 4.5
resist "VDDD.n5199" "VDDD.n1" 4.5
resist "VDDD.n17" "VDDD.n1" 4.5
resist "VDDD.n5197" "VDDD.n1" 4.5
resist "VDDD.n18" "VDDD.n1" 4.5
resist "VDDD.n5195" "VDDD.n1" 4.5
resist "VDDD.n19" "VDDD.n1" 4.5
resist "VDDD.n5193" "VDDD.n1" 4.5
resist "VDDD.n20" "VDDD.n1" 4.5
resist "VDDD.n5191" "VDDD.n1" 4.5
resist "VDDD.n21" "VDDD.n1" 4.5
resist "VDDD.n5189" "VDDD.n1" 4.5
resist "VDDD.n22" "VDDD.n1" 4.5
resist "VDDD.n5187" "VDDD.n1" 4.5
resist "VDDD.n23" "VDDD.n1" 4.5
resist "VDDD.n5185" "VDDD.n1" 4.5
resist "VDDD.n24" "VDDD.n1" 4.5
resist "VDDD.n5183" "VDDD.n1" 4.5
resist "VDDD.n25" "VDDD.n1" 4.5
resist "VDDD.n5181" "VDDD.n1" 4.5
resist "VDDD.n26" "VDDD.n1" 4.5
resist "VDDD.n5179" "VDDD.n1" 4.5
resist "VDDD.n27" "VDDD.n1" 4.5
resist "VDDD.n5177" "VDDD.n1" 4.5
resist "VDDD.n28" "VDDD.n1" 4.5
resist "VDDD.n5175" "VDDD.n1" 4.5
resist "VDDD.n29" "VDDD.n1" 4.5
resist "VDDD.n5173" "VDDD.n1" 4.5
resist "VDDD.n30" "VDDD.n1" 4.5
resist "VDDD.n5171" "VDDD.n1" 4.5
resist "VDDD.n31" "VDDD.n1" 4.5
resist "VDDD.n5169" "VDDD.n1" 4.5
resist "VDDD.n32" "VDDD.n1" 4.5
resist "VDDD.n5167" "VDDD.n1" 4.5
resist "VDDD.n33" "VDDD.n1" 4.5
resist "VDDD.n5165" "VDDD.n1" 4.5
resist "VDDD.n34" "VDDD.n1" 4.5
resist "VDDD.n5163" "VDDD.n1" 4.5
resist "VDDD.n35" "VDDD.n1" 4.5
resist "VDDD.n5161" "VDDD.n1" 4.5
resist "VDDD.n36" "VDDD.n1" 4.5
resist "VDDD.n5159" "VDDD.n1" 4.5
resist "VDDD.n37" "VDDD.n1" 4.5
resist "VDDD.n5254" "VDDD.n1" 4.5
resist "VDDD.n1968" "VDDD.n1891" 4.5
resist "VDDD.n1899" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1899" 4.5
resist "VDDD.n1937" "VDDD.n1899" 4.5
resist "VDDD.n1902" "VDDD.n1899" 4.5
resist "VDDD.n1935" "VDDD.n1899" 4.5
resist "VDDD.n1903" "VDDD.n1899" 4.5
resist "VDDD.n1933" "VDDD.n1899" 4.5
resist "VDDD.n1904" "VDDD.n1899" 4.5
resist "VDDD.n1931" "VDDD.n1899" 4.5
resist "VDDD.n1905" "VDDD.n1899" 4.5
resist "VDDD.n1929" "VDDD.n1899" 4.5
resist "VDDD.n1906" "VDDD.n1899" 4.5
resist "VDDD.n1927" "VDDD.n1899" 4.5
resist "VDDD.n1907" "VDDD.n1899" 4.5
resist "VDDD.n1925" "VDDD.n1899" 4.5
resist "VDDD.n1908" "VDDD.n1899" 4.5
resist "VDDD.n1923" "VDDD.n1899" 4.5
resist "VDDD.n1909" "VDDD.n1899" 4.5
resist "VDDD.n1921" "VDDD.n1899" 4.5
resist "VDDD.n1910" "VDDD.n1899" 4.5
resist "VDDD.n1919" "VDDD.n1899" 4.5
resist "VDDD.n1911" "VDDD.n1899" 4.5
resist "VDDD.n1917" "VDDD.n1899" 4.5
resist "VDDD.n1912" "VDDD.n1899" 4.5
resist "VDDD.n1915" "VDDD.n1899" 4.5
resist "VDDD.n1913" "VDDD.n1899" 4.5
resist "VDDD.n5252" "VDDD.n7" 4.5
resist "VDDD.n5250" "VDDD.n7" 4.5
resist "VDDD.n5213" "VDDD.n7" 4.5
resist "VDDD.n10" "VDDD.n7" 4.5
resist "VDDD.n5211" "VDDD.n7" 4.5
resist "VDDD.n11" "VDDD.n7" 4.5
resist "VDDD.n5209" "VDDD.n7" 4.5
resist "VDDD.n12" "VDDD.n7" 4.5
resist "VDDD.n5207" "VDDD.n7" 4.5
resist "VDDD.n13" "VDDD.n7" 4.5
resist "VDDD.n5205" "VDDD.n7" 4.5
resist "VDDD.n14" "VDDD.n7" 4.5
resist "VDDD.n5203" "VDDD.n7" 4.5
resist "VDDD.n15" "VDDD.n7" 4.5
resist "VDDD.n5201" "VDDD.n7" 4.5
resist "VDDD.n16" "VDDD.n7" 4.5
resist "VDDD.n5199" "VDDD.n7" 4.5
resist "VDDD.n17" "VDDD.n7" 4.5
resist "VDDD.n5197" "VDDD.n7" 4.5
resist "VDDD.n18" "VDDD.n7" 4.5
resist "VDDD.n5195" "VDDD.n7" 4.5
resist "VDDD.n19" "VDDD.n7" 4.5
resist "VDDD.n5193" "VDDD.n7" 4.5
resist "VDDD.n20" "VDDD.n7" 4.5
resist "VDDD.n5191" "VDDD.n7" 4.5
resist "VDDD.n21" "VDDD.n7" 4.5
resist "VDDD.n5189" "VDDD.n7" 4.5
resist "VDDD.n22" "VDDD.n7" 4.5
resist "VDDD.n5187" "VDDD.n7" 4.5
resist "VDDD.n23" "VDDD.n7" 4.5
resist "VDDD.n5185" "VDDD.n7" 4.5
resist "VDDD.n24" "VDDD.n7" 4.5
resist "VDDD.n5183" "VDDD.n7" 4.5
resist "VDDD.n25" "VDDD.n7" 4.5
resist "VDDD.n5181" "VDDD.n7" 4.5
resist "VDDD.n26" "VDDD.n7" 4.5
resist "VDDD.n5179" "VDDD.n7" 4.5
resist "VDDD.n27" "VDDD.n7" 4.5
resist "VDDD.n5177" "VDDD.n7" 4.5
resist "VDDD.n28" "VDDD.n7" 4.5
resist "VDDD.n5175" "VDDD.n7" 4.5
resist "VDDD.n29" "VDDD.n7" 4.5
resist "VDDD.n5173" "VDDD.n7" 4.5
resist "VDDD.n30" "VDDD.n7" 4.5
resist "VDDD.n5171" "VDDD.n7" 4.5
resist "VDDD.n31" "VDDD.n7" 4.5
resist "VDDD.n5169" "VDDD.n7" 4.5
resist "VDDD.n32" "VDDD.n7" 4.5
resist "VDDD.n5167" "VDDD.n7" 4.5
resist "VDDD.n33" "VDDD.n7" 4.5
resist "VDDD.n5165" "VDDD.n7" 4.5
resist "VDDD.n34" "VDDD.n7" 4.5
resist "VDDD.n5163" "VDDD.n7" 4.5
resist "VDDD.n35" "VDDD.n7" 4.5
resist "VDDD.n5161" "VDDD.n7" 4.5
resist "VDDD.n36" "VDDD.n7" 4.5
resist "VDDD.n5159" "VDDD.n7" 4.5
resist "VDDD.n37" "VDDD.n7" 4.5
resist "VDDD.n5254" "VDDD.n7" 4.5
resist "VDDD.n1968" "VDDD.n1899" 4.5
resist "VDDD.n1892" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1892" 4.5
resist "VDDD.n1937" "VDDD.n1892" 4.5
resist "VDDD.n1902" "VDDD.n1892" 4.5
resist "VDDD.n1935" "VDDD.n1892" 4.5
resist "VDDD.n1903" "VDDD.n1892" 4.5
resist "VDDD.n1933" "VDDD.n1892" 4.5
resist "VDDD.n1904" "VDDD.n1892" 4.5
resist "VDDD.n1931" "VDDD.n1892" 4.5
resist "VDDD.n1905" "VDDD.n1892" 4.5
resist "VDDD.n1929" "VDDD.n1892" 4.5
resist "VDDD.n1906" "VDDD.n1892" 4.5
resist "VDDD.n1927" "VDDD.n1892" 4.5
resist "VDDD.n1907" "VDDD.n1892" 4.5
resist "VDDD.n1925" "VDDD.n1892" 4.5
resist "VDDD.n1908" "VDDD.n1892" 4.5
resist "VDDD.n1923" "VDDD.n1892" 4.5
resist "VDDD.n1909" "VDDD.n1892" 4.5
resist "VDDD.n1921" "VDDD.n1892" 4.5
resist "VDDD.n1910" "VDDD.n1892" 4.5
resist "VDDD.n1919" "VDDD.n1892" 4.5
resist "VDDD.n1911" "VDDD.n1892" 4.5
resist "VDDD.n1917" "VDDD.n1892" 4.5
resist "VDDD.n1912" "VDDD.n1892" 4.5
resist "VDDD.n1915" "VDDD.n1892" 4.5
resist "VDDD.n1913" "VDDD.n1892" 4.5
resist "VDDD.n5252" "VDDD.n2" 4.5
resist "VDDD.n5250" "VDDD.n2" 4.5
resist "VDDD.n5213" "VDDD.n2" 4.5
resist "VDDD.n10" "VDDD.n2" 4.5
resist "VDDD.n5211" "VDDD.n2" 4.5
resist "VDDD.n11" "VDDD.n2" 4.5
resist "VDDD.n5209" "VDDD.n2" 4.5
resist "VDDD.n12" "VDDD.n2" 4.5
resist "VDDD.n5207" "VDDD.n2" 4.5
resist "VDDD.n13" "VDDD.n2" 4.5
resist "VDDD.n5205" "VDDD.n2" 4.5
resist "VDDD.n14" "VDDD.n2" 4.5
resist "VDDD.n5203" "VDDD.n2" 4.5
resist "VDDD.n15" "VDDD.n2" 4.5
resist "VDDD.n5201" "VDDD.n2" 4.5
resist "VDDD.n16" "VDDD.n2" 4.5
resist "VDDD.n5199" "VDDD.n2" 4.5
resist "VDDD.n17" "VDDD.n2" 4.5
resist "VDDD.n5197" "VDDD.n2" 4.5
resist "VDDD.n18" "VDDD.n2" 4.5
resist "VDDD.n5195" "VDDD.n2" 4.5
resist "VDDD.n19" "VDDD.n2" 4.5
resist "VDDD.n5193" "VDDD.n2" 4.5
resist "VDDD.n20" "VDDD.n2" 4.5
resist "VDDD.n5191" "VDDD.n2" 4.5
resist "VDDD.n21" "VDDD.n2" 4.5
resist "VDDD.n5189" "VDDD.n2" 4.5
resist "VDDD.n22" "VDDD.n2" 4.5
resist "VDDD.n5187" "VDDD.n2" 4.5
resist "VDDD.n23" "VDDD.n2" 4.5
resist "VDDD.n5185" "VDDD.n2" 4.5
resist "VDDD.n24" "VDDD.n2" 4.5
resist "VDDD.n5183" "VDDD.n2" 4.5
resist "VDDD.n25" "VDDD.n2" 4.5
resist "VDDD.n5181" "VDDD.n2" 4.5
resist "VDDD.n26" "VDDD.n2" 4.5
resist "VDDD.n5179" "VDDD.n2" 4.5
resist "VDDD.n27" "VDDD.n2" 4.5
resist "VDDD.n5177" "VDDD.n2" 4.5
resist "VDDD.n28" "VDDD.n2" 4.5
resist "VDDD.n5175" "VDDD.n2" 4.5
resist "VDDD.n29" "VDDD.n2" 4.5
resist "VDDD.n5173" "VDDD.n2" 4.5
resist "VDDD.n30" "VDDD.n2" 4.5
resist "VDDD.n5171" "VDDD.n2" 4.5
resist "VDDD.n31" "VDDD.n2" 4.5
resist "VDDD.n5169" "VDDD.n2" 4.5
resist "VDDD.n32" "VDDD.n2" 4.5
resist "VDDD.n5167" "VDDD.n2" 4.5
resist "VDDD.n33" "VDDD.n2" 4.5
resist "VDDD.n5165" "VDDD.n2" 4.5
resist "VDDD.n34" "VDDD.n2" 4.5
resist "VDDD.n5163" "VDDD.n2" 4.5
resist "VDDD.n35" "VDDD.n2" 4.5
resist "VDDD.n5161" "VDDD.n2" 4.5
resist "VDDD.n36" "VDDD.n2" 4.5
resist "VDDD.n5159" "VDDD.n2" 4.5
resist "VDDD.n37" "VDDD.n2" 4.5
resist "VDDD.n5254" "VDDD.n2" 4.5
resist "VDDD.n1968" "VDDD.n1892" 4.5
resist "VDDD.n1898" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1898" 4.5
resist "VDDD.n1937" "VDDD.n1898" 4.5
resist "VDDD.n1902" "VDDD.n1898" 4.5
resist "VDDD.n1935" "VDDD.n1898" 4.5
resist "VDDD.n1903" "VDDD.n1898" 4.5
resist "VDDD.n1933" "VDDD.n1898" 4.5
resist "VDDD.n1904" "VDDD.n1898" 4.5
resist "VDDD.n1931" "VDDD.n1898" 4.5
resist "VDDD.n1905" "VDDD.n1898" 4.5
resist "VDDD.n1929" "VDDD.n1898" 4.5
resist "VDDD.n1906" "VDDD.n1898" 4.5
resist "VDDD.n1927" "VDDD.n1898" 4.5
resist "VDDD.n1907" "VDDD.n1898" 4.5
resist "VDDD.n1925" "VDDD.n1898" 4.5
resist "VDDD.n1908" "VDDD.n1898" 4.5
resist "VDDD.n1923" "VDDD.n1898" 4.5
resist "VDDD.n1909" "VDDD.n1898" 4.5
resist "VDDD.n1921" "VDDD.n1898" 4.5
resist "VDDD.n1910" "VDDD.n1898" 4.5
resist "VDDD.n1919" "VDDD.n1898" 4.5
resist "VDDD.n1911" "VDDD.n1898" 4.5
resist "VDDD.n1917" "VDDD.n1898" 4.5
resist "VDDD.n1912" "VDDD.n1898" 4.5
resist "VDDD.n1915" "VDDD.n1898" 4.5
resist "VDDD.n1913" "VDDD.n1898" 4.5
resist "VDDD.n5252" "VDDD.n6" 4.5
resist "VDDD.n5250" "VDDD.n6" 4.5
resist "VDDD.n5213" "VDDD.n6" 4.5
resist "VDDD.n10" "VDDD.n6" 4.5
resist "VDDD.n5211" "VDDD.n6" 4.5
resist "VDDD.n11" "VDDD.n6" 4.5
resist "VDDD.n5209" "VDDD.n6" 4.5
resist "VDDD.n12" "VDDD.n6" 4.5
resist "VDDD.n5207" "VDDD.n6" 4.5
resist "VDDD.n13" "VDDD.n6" 4.5
resist "VDDD.n5205" "VDDD.n6" 4.5
resist "VDDD.n14" "VDDD.n6" 4.5
resist "VDDD.n5203" "VDDD.n6" 4.5
resist "VDDD.n15" "VDDD.n6" 4.5
resist "VDDD.n5201" "VDDD.n6" 4.5
resist "VDDD.n16" "VDDD.n6" 4.5
resist "VDDD.n5199" "VDDD.n6" 4.5
resist "VDDD.n17" "VDDD.n6" 4.5
resist "VDDD.n5197" "VDDD.n6" 4.5
resist "VDDD.n18" "VDDD.n6" 4.5
resist "VDDD.n5195" "VDDD.n6" 4.5
resist "VDDD.n19" "VDDD.n6" 4.5
resist "VDDD.n5193" "VDDD.n6" 4.5
resist "VDDD.n20" "VDDD.n6" 4.5
resist "VDDD.n5191" "VDDD.n6" 4.5
resist "VDDD.n21" "VDDD.n6" 4.5
resist "VDDD.n5189" "VDDD.n6" 4.5
resist "VDDD.n22" "VDDD.n6" 4.5
resist "VDDD.n5187" "VDDD.n6" 4.5
resist "VDDD.n23" "VDDD.n6" 4.5
resist "VDDD.n5185" "VDDD.n6" 4.5
resist "VDDD.n24" "VDDD.n6" 4.5
resist "VDDD.n5183" "VDDD.n6" 4.5
resist "VDDD.n25" "VDDD.n6" 4.5
resist "VDDD.n5181" "VDDD.n6" 4.5
resist "VDDD.n26" "VDDD.n6" 4.5
resist "VDDD.n5179" "VDDD.n6" 4.5
resist "VDDD.n27" "VDDD.n6" 4.5
resist "VDDD.n5177" "VDDD.n6" 4.5
resist "VDDD.n28" "VDDD.n6" 4.5
resist "VDDD.n5175" "VDDD.n6" 4.5
resist "VDDD.n29" "VDDD.n6" 4.5
resist "VDDD.n5173" "VDDD.n6" 4.5
resist "VDDD.n30" "VDDD.n6" 4.5
resist "VDDD.n5171" "VDDD.n6" 4.5
resist "VDDD.n31" "VDDD.n6" 4.5
resist "VDDD.n5169" "VDDD.n6" 4.5
resist "VDDD.n32" "VDDD.n6" 4.5
resist "VDDD.n5167" "VDDD.n6" 4.5
resist "VDDD.n33" "VDDD.n6" 4.5
resist "VDDD.n5165" "VDDD.n6" 4.5
resist "VDDD.n34" "VDDD.n6" 4.5
resist "VDDD.n5163" "VDDD.n6" 4.5
resist "VDDD.n35" "VDDD.n6" 4.5
resist "VDDD.n5161" "VDDD.n6" 4.5
resist "VDDD.n36" "VDDD.n6" 4.5
resist "VDDD.n5159" "VDDD.n6" 4.5
resist "VDDD.n37" "VDDD.n6" 4.5
resist "VDDD.n5254" "VDDD.n6" 4.5
resist "VDDD.n1968" "VDDD.n1898" 4.5
resist "VDDD.n1893" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1893" 4.5
resist "VDDD.n1937" "VDDD.n1893" 4.5
resist "VDDD.n1902" "VDDD.n1893" 4.5
resist "VDDD.n1935" "VDDD.n1893" 4.5
resist "VDDD.n1903" "VDDD.n1893" 4.5
resist "VDDD.n1933" "VDDD.n1893" 4.5
resist "VDDD.n1904" "VDDD.n1893" 4.5
resist "VDDD.n1931" "VDDD.n1893" 4.5
resist "VDDD.n1905" "VDDD.n1893" 4.5
resist "VDDD.n1929" "VDDD.n1893" 4.5
resist "VDDD.n1906" "VDDD.n1893" 4.5
resist "VDDD.n1927" "VDDD.n1893" 4.5
resist "VDDD.n1907" "VDDD.n1893" 4.5
resist "VDDD.n1925" "VDDD.n1893" 4.5
resist "VDDD.n1908" "VDDD.n1893" 4.5
resist "VDDD.n1923" "VDDD.n1893" 4.5
resist "VDDD.n1909" "VDDD.n1893" 4.5
resist "VDDD.n1921" "VDDD.n1893" 4.5
resist "VDDD.n1910" "VDDD.n1893" 4.5
resist "VDDD.n1919" "VDDD.n1893" 4.5
resist "VDDD.n1911" "VDDD.n1893" 4.5
resist "VDDD.n1917" "VDDD.n1893" 4.5
resist "VDDD.n1912" "VDDD.n1893" 4.5
resist "VDDD.n1915" "VDDD.n1893" 4.5
resist "VDDD.n1913" "VDDD.n1893" 4.5
resist "VDDD.n5252" "VDDD.n3" 4.5
resist "VDDD.n5250" "VDDD.n3" 4.5
resist "VDDD.n5213" "VDDD.n3" 4.5
resist "VDDD.n10" "VDDD.n3" 4.5
resist "VDDD.n5211" "VDDD.n3" 4.5
resist "VDDD.n11" "VDDD.n3" 4.5
resist "VDDD.n5209" "VDDD.n3" 4.5
resist "VDDD.n12" "VDDD.n3" 4.5
resist "VDDD.n5207" "VDDD.n3" 4.5
resist "VDDD.n13" "VDDD.n3" 4.5
resist "VDDD.n5205" "VDDD.n3" 4.5
resist "VDDD.n14" "VDDD.n3" 4.5
resist "VDDD.n5203" "VDDD.n3" 4.5
resist "VDDD.n15" "VDDD.n3" 4.5
resist "VDDD.n5201" "VDDD.n3" 4.5
resist "VDDD.n16" "VDDD.n3" 4.5
resist "VDDD.n5199" "VDDD.n3" 4.5
resist "VDDD.n17" "VDDD.n3" 4.5
resist "VDDD.n5197" "VDDD.n3" 4.5
resist "VDDD.n18" "VDDD.n3" 4.5
resist "VDDD.n5195" "VDDD.n3" 4.5
resist "VDDD.n19" "VDDD.n3" 4.5
resist "VDDD.n5193" "VDDD.n3" 4.5
resist "VDDD.n20" "VDDD.n3" 4.5
resist "VDDD.n5191" "VDDD.n3" 4.5
resist "VDDD.n21" "VDDD.n3" 4.5
resist "VDDD.n5189" "VDDD.n3" 4.5
resist "VDDD.n22" "VDDD.n3" 4.5
resist "VDDD.n5187" "VDDD.n3" 4.5
resist "VDDD.n23" "VDDD.n3" 4.5
resist "VDDD.n5185" "VDDD.n3" 4.5
resist "VDDD.n24" "VDDD.n3" 4.5
resist "VDDD.n5183" "VDDD.n3" 4.5
resist "VDDD.n25" "VDDD.n3" 4.5
resist "VDDD.n5181" "VDDD.n3" 4.5
resist "VDDD.n26" "VDDD.n3" 4.5
resist "VDDD.n5179" "VDDD.n3" 4.5
resist "VDDD.n27" "VDDD.n3" 4.5
resist "VDDD.n5177" "VDDD.n3" 4.5
resist "VDDD.n28" "VDDD.n3" 4.5
resist "VDDD.n5175" "VDDD.n3" 4.5
resist "VDDD.n29" "VDDD.n3" 4.5
resist "VDDD.n5173" "VDDD.n3" 4.5
resist "VDDD.n30" "VDDD.n3" 4.5
resist "VDDD.n5171" "VDDD.n3" 4.5
resist "VDDD.n31" "VDDD.n3" 4.5
resist "VDDD.n5169" "VDDD.n3" 4.5
resist "VDDD.n32" "VDDD.n3" 4.5
resist "VDDD.n5167" "VDDD.n3" 4.5
resist "VDDD.n33" "VDDD.n3" 4.5
resist "VDDD.n5165" "VDDD.n3" 4.5
resist "VDDD.n34" "VDDD.n3" 4.5
resist "VDDD.n5163" "VDDD.n3" 4.5
resist "VDDD.n35" "VDDD.n3" 4.5
resist "VDDD.n5161" "VDDD.n3" 4.5
resist "VDDD.n36" "VDDD.n3" 4.5
resist "VDDD.n5159" "VDDD.n3" 4.5
resist "VDDD.n37" "VDDD.n3" 4.5
resist "VDDD.n5254" "VDDD.n3" 4.5
resist "VDDD.n1968" "VDDD.n1893" 4.5
resist "VDDD.n1897" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1897" 4.5
resist "VDDD.n1937" "VDDD.n1897" 4.5
resist "VDDD.n1902" "VDDD.n1897" 4.5
resist "VDDD.n1935" "VDDD.n1897" 4.5
resist "VDDD.n1903" "VDDD.n1897" 4.5
resist "VDDD.n1933" "VDDD.n1897" 4.5
resist "VDDD.n1904" "VDDD.n1897" 4.5
resist "VDDD.n1931" "VDDD.n1897" 4.5
resist "VDDD.n1905" "VDDD.n1897" 4.5
resist "VDDD.n1929" "VDDD.n1897" 4.5
resist "VDDD.n1906" "VDDD.n1897" 4.5
resist "VDDD.n1927" "VDDD.n1897" 4.5
resist "VDDD.n1907" "VDDD.n1897" 4.5
resist "VDDD.n1925" "VDDD.n1897" 4.5
resist "VDDD.n1908" "VDDD.n1897" 4.5
resist "VDDD.n1923" "VDDD.n1897" 4.5
resist "VDDD.n1909" "VDDD.n1897" 4.5
resist "VDDD.n1921" "VDDD.n1897" 4.5
resist "VDDD.n1910" "VDDD.n1897" 4.5
resist "VDDD.n1919" "VDDD.n1897" 4.5
resist "VDDD.n1911" "VDDD.n1897" 4.5
resist "VDDD.n1917" "VDDD.n1897" 4.5
resist "VDDD.n1912" "VDDD.n1897" 4.5
resist "VDDD.n1915" "VDDD.n1897" 4.5
resist "VDDD.n1913" "VDDD.n1897" 4.5
resist "VDDD.n5252" "VDDD.n5" 4.5
resist "VDDD.n5250" "VDDD.n5" 4.5
resist "VDDD.n5254" "VDDD.n5" 4.5
resist "VDDD.n1968" "VDDD.n1897" 4.5
resist "VDDD.n1894" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1894" 4.5
resist "VDDD.n1937" "VDDD.n1894" 4.5
resist "VDDD.n1902" "VDDD.n1894" 4.5
resist "VDDD.n1935" "VDDD.n1894" 4.5
resist "VDDD.n1903" "VDDD.n1894" 4.5
resist "VDDD.n1933" "VDDD.n1894" 4.5
resist "VDDD.n1904" "VDDD.n1894" 4.5
resist "VDDD.n1931" "VDDD.n1894" 4.5
resist "VDDD.n1905" "VDDD.n1894" 4.5
resist "VDDD.n1929" "VDDD.n1894" 4.5
resist "VDDD.n1906" "VDDD.n1894" 4.5
resist "VDDD.n1927" "VDDD.n1894" 4.5
resist "VDDD.n1907" "VDDD.n1894" 4.5
resist "VDDD.n1925" "VDDD.n1894" 4.5
resist "VDDD.n1908" "VDDD.n1894" 4.5
resist "VDDD.n1923" "VDDD.n1894" 4.5
resist "VDDD.n1909" "VDDD.n1894" 4.5
resist "VDDD.n1921" "VDDD.n1894" 4.5
resist "VDDD.n1910" "VDDD.n1894" 4.5
resist "VDDD.n1919" "VDDD.n1894" 4.5
resist "VDDD.n1911" "VDDD.n1894" 4.5
resist "VDDD.n1917" "VDDD.n1894" 4.5
resist "VDDD.n1912" "VDDD.n1894" 4.5
resist "VDDD.n1915" "VDDD.n1894" 4.5
resist "VDDD.n1913" "VDDD.n1894" 4.5
resist "VDDD.n5252" "VDDD.n5251" 4.5
resist "VDDD.n5251" "VDDD.n5250" 4.5
resist "VDDD.n1968" "VDDD.n1894" 4.5
resist "VDDD.n1896" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1896" 4.5
resist "VDDD.n1968" "VDDD.n1896" 4.5
resist "VDDD.n1950" "VDDD.n0" 4.5
resist "VDDD.n1966" "VDDD.n1950" 4.5
resist "VDDD.n2036" "VDDD.n2035" 4.5
resist "VDDD.n2036" "VDDD.n1885" 4.5
resist "VDDD.n2036" "VDDD.n1971" 4.5
resist "VDDD.n2036" "VDDD.n1886" 4.5
resist "VDDD.n2036" "VDDD.n1970" 4.5
resist "VDDD.n2036" "VDDD.n1887" 4.5
resist "VDDD.n2036" "VDDD.n1969" 4.5
resist "VDDD.n2019" "VDDD.n1969" 4.5
resist "VDDD.n2031" "VDDD.n2019" 4.5
resist "VDDD.n2019" "VDDD.n1887" 4.5
resist "VDDD.n2019" "VDDD.n1970" 4.5
resist "VDDD.n2019" "VDDD.n1886" 4.5
resist "VDDD.n2019" "VDDD.n1971" 4.5
resist "VDDD.n2019" "VDDD.n1885" 4.5
resist "VDDD.n2035" "VDDD.n2019" 4.5
resist "VDDD.n2034" "VDDD.n1969" 4.5
resist "VDDD.n2034" "VDDD.n1887" 4.5
resist "VDDD.n2034" "VDDD.n1970" 4.5
resist "VDDD.n2034" "VDDD.n1886" 4.5
resist "VDDD.n2034" "VDDD.n1971" 4.5
resist "VDDD.n2034" "VDDD.n1885" 4.5
resist "VDDD.n2035" "VDDD.n2034" 4.5
resist "VDDD.n2032" "VDDD.n1969" 4.5
resist "VDDD.n2032" "VDDD.n2031" 4.5
resist "VDDD.n2023" "VDDD.n1969" 4.5
resist "VDDD.n2031" "VDDD.n2023" 4.5
resist "VDDD.n2023" "VDDD.n1887" 4.5
resist "VDDD.n2035" "VDDD.n2023" 4.5
resist "VDDD.n2109" "VDDD.n2108" 4.5
resist "VDDD.n1823" "VDDD.n1821" 4.5
resist "VDDD.n2104" "VDDD.n2103" 4.5
resist "VDDD.n2102" "VDDD.n1828" 4.5
resist "VDDD.n1832" "VDDD.n1827" 4.5
resist "VDDD.n2098" "VDDD.n2097" 4.5
resist "VDDD.n2094" "VDDD.n2072" 4.5
resist "VDDD.n2075" "VDDD.n2072" 4.5
resist "VDDD.n2072" "VDDD.n1830" 4.5
resist "VDDD.n2085" "VDDD.n2072" 4.5
resist "VDDD.n2072" "VDDD.n1826" 4.5
resist "VDDD.n2072" "VDDD.n1825" 4.5
resist "VDDD.n2091" "VDDD.n2072" 4.5
resist "VDDD.n2072" "VDDD.n1822" 4.5
resist "VDDD.n2077" "VDDD.n2072" 4.5
resist "VDDD.n2092" "VDDD.n1830" 4.5
resist "VDDD.n2092" "VDDD.n1826" 4.5
resist "VDDD.n2092" "VDDD.n1825" 4.5
resist "VDDD.n2092" "VDDD.n2091" 4.5
resist "VDDD.n2092" "VDDD.n1822" 4.5
resist "VDDD.n2092" "VDDD.n2077" 4.5
resist "VDDD.n2092" "VDDD.n1819" 4.5
resist "VDDD.n2094" "VDDD.n2073" 4.5
resist "VDDD.n2073" "VDDD.n1830" 4.5
resist "VDDD.n2073" "VDDD.n1826" 4.5
resist "VDDD.n2073" "VDDD.n1825" 4.5
resist "VDDD.n2091" "VDDD.n2073" 4.5
resist "VDDD.n2073" "VDDD.n1822" 4.5
resist "VDDD.n2077" "VDDD.n2073" 4.5
resist "VDDD.n2073" "VDDD.n1819" 4.5
resist "VDDD.n2070" "VDDD.n2069" 4.5
resist "VDDD.n2069" "VDDD.n1855" 4.5
resist "VDDD.n2069" "VDDD.n1835" 4.5
resist "VDDD.n2069" "VDDD.n1841" 4.5
resist "VDDD.n2069" "VDDD.n1836" 4.5
resist "VDDD.n2069" "VDDD.n1840" 4.5
resist "VDDD.n2069" "VDDD.n1837" 4.5
resist "VDDD.n2071" "VDDD.n2070" 4.5
resist "VDDD.n2071" "VDDD.n1835" 4.5
resist "VDDD.n2071" "VDDD.n1841" 4.5
resist "VDDD.n2071" "VDDD.n1836" 4.5
resist "VDDD.n2071" "VDDD.n1840" 4.5
resist "VDDD.n2071" "VDDD.n1837" 4.5
resist "VDDD.n2071" "VDDD.n1839" 4.5
resist "VDDD.n2070" "VDDD.n1852" 4.5
resist "VDDD.n1855" "VDDD.n1852" 4.5
resist "VDDD.n1852" "VDDD.n1835" 4.5
resist "VDDD.n1852" "VDDD.n1841" 4.5
resist "VDDD.n1852" "VDDD.n1836" 4.5
resist "VDDD.n1852" "VDDD.n1840" 4.5
resist "VDDD.n1852" "VDDD.n1837" 4.5
resist "VDDD.n1852" "VDDD.n1839" 4.5
resist "VDDD.n2070" "VDDD.n1845" 4.5
resist "VDDD.n1845" "VDDD.n1839" 4.5
resist "VDDD.n2070" "VDDD.n1850" 4.5
resist "VDDD.n1855" "VDDD.n1850" 4.5
resist "VDDD.n2044" "VDDD.n2043" 4.5
resist "VDDD.n2043" "VDDD.n2042" 4.5
resist "VDDD.n2043" "VDDD.n1871" 4.5
resist "VDDD.n2043" "VDDD.n1881" 4.5
resist "VDDD.n2043" "VDDD.n1872" 4.5
resist "VDDD.n2043" "VDDD.n1879" 4.5
resist "VDDD.n2043" "VDDD.n1873" 4.5
resist "VDDD.n2043" "VDDD.n1877" 4.5
resist "VDDD.n2043" "VDDD.n1874" 4.5
resist "VDDD.n2044" "VDDD.n1865" 4.5
resist "VDDD.n2042" "VDDD.n1865" 4.5
resist "VDDD.n1881" "VDDD.n1865" 4.5
resist "VDDD.n1872" "VDDD.n1865" 4.5
resist "VDDD.n1879" "VDDD.n1865" 4.5
resist "VDDD.n1873" "VDDD.n1865" 4.5
resist "VDDD.n2044" "VDDD.n1868" 4.5
resist "VDDD.n2042" "VDDD.n1868" 4.5
resist "VDDD.n1881" "VDDD.n1868" 4.5
resist "VDDD.n1872" "VDDD.n1868" 4.5
resist "VDDD.n1879" "VDDD.n1868" 4.5
resist "VDDD.n1874" "VDDD.n1868" 4.5
resist "VDDD.n2044" "VDDD.n1866" 4.5
resist "VDDD.n2042" "VDDD.n1866" 4.5
resist "VDDD.n1873" "VDDD.n1866" 4.5
resist "VDDD.n1874" "VDDD.n1866" 4.5
resist "VDDD.n2040" "VDDD.n1874" 4.5
resist "VDDD.n2180" "VDDD.n2179" 4.5
resist "VDDD.n2180" "VDDD.n1814" 4.5
resist "VDDD.n2180" "VDDD.n2115" 4.5
resist "VDDD.n2180" "VDDD.n1815" 4.5
resist "VDDD.n2180" "VDDD.n2114" 4.5
resist "VDDD.n2180" "VDDD.n1816" 4.5
resist "VDDD.n2180" "VDDD.n2113" 4.5
resist "VDDD.n2163" "VDDD.n2113" 4.5
resist "VDDD.n2175" "VDDD.n2163" 4.5
resist "VDDD.n2163" "VDDD.n1816" 4.5
resist "VDDD.n2163" "VDDD.n2114" 4.5
resist "VDDD.n2163" "VDDD.n1815" 4.5
resist "VDDD.n2163" "VDDD.n2115" 4.5
resist "VDDD.n2163" "VDDD.n1814" 4.5
resist "VDDD.n2179" "VDDD.n2163" 4.5
resist "VDDD.n2178" "VDDD.n2113" 4.5
resist "VDDD.n2178" "VDDD.n1816" 4.5
resist "VDDD.n2178" "VDDD.n2114" 4.5
resist "VDDD.n2178" "VDDD.n1815" 4.5
resist "VDDD.n2178" "VDDD.n2115" 4.5
resist "VDDD.n2178" "VDDD.n1814" 4.5
resist "VDDD.n2179" "VDDD.n2178" 4.5
resist "VDDD.n2176" "VDDD.n2113" 4.5
resist "VDDD.n2176" "VDDD.n2175" 4.5
resist "VDDD.n2167" "VDDD.n2113" 4.5
resist "VDDD.n2175" "VDDD.n2167" 4.5
resist "VDDD.n2167" "VDDD.n1816" 4.5
resist "VDDD.n2179" "VDDD.n2167" 4.5
resist "VDDD.n2253" "VDDD.n2252" 4.5
resist "VDDD.n1752" "VDDD.n1750" 4.5
resist "VDDD.n2248" "VDDD.n2247" 4.5
resist "VDDD.n2246" "VDDD.n1757" 4.5
resist "VDDD.n1761" "VDDD.n1756" 4.5
resist "VDDD.n2242" "VDDD.n2241" 4.5
resist "VDDD.n2238" "VDDD.n2216" 4.5
resist "VDDD.n2219" "VDDD.n2216" 4.5
resist "VDDD.n2216" "VDDD.n1759" 4.5
resist "VDDD.n2229" "VDDD.n2216" 4.5
resist "VDDD.n2216" "VDDD.n1755" 4.5
resist "VDDD.n2216" "VDDD.n1754" 4.5
resist "VDDD.n2235" "VDDD.n2216" 4.5
resist "VDDD.n2216" "VDDD.n1751" 4.5
resist "VDDD.n2221" "VDDD.n2216" 4.5
resist "VDDD.n2236" "VDDD.n1759" 4.5
resist "VDDD.n2236" "VDDD.n1755" 4.5
resist "VDDD.n2236" "VDDD.n1754" 4.5
resist "VDDD.n2236" "VDDD.n2235" 4.5
resist "VDDD.n2236" "VDDD.n1751" 4.5
resist "VDDD.n2236" "VDDD.n2221" 4.5
resist "VDDD.n2236" "VDDD.n1748" 4.5
resist "VDDD.n2238" "VDDD.n2217" 4.5
resist "VDDD.n2217" "VDDD.n1759" 4.5
resist "VDDD.n2217" "VDDD.n1755" 4.5
resist "VDDD.n2217" "VDDD.n1754" 4.5
resist "VDDD.n2235" "VDDD.n2217" 4.5
resist "VDDD.n2217" "VDDD.n1751" 4.5
resist "VDDD.n2221" "VDDD.n2217" 4.5
resist "VDDD.n2217" "VDDD.n1748" 4.5
resist "VDDD.n2214" "VDDD.n2213" 4.5
resist "VDDD.n2213" "VDDD.n1784" 4.5
resist "VDDD.n2213" "VDDD.n1764" 4.5
resist "VDDD.n2213" "VDDD.n1770" 4.5
resist "VDDD.n2213" "VDDD.n1765" 4.5
resist "VDDD.n2213" "VDDD.n1769" 4.5
resist "VDDD.n2213" "VDDD.n1766" 4.5
resist "VDDD.n2215" "VDDD.n2214" 4.5
resist "VDDD.n2215" "VDDD.n1764" 4.5
resist "VDDD.n2215" "VDDD.n1770" 4.5
resist "VDDD.n2215" "VDDD.n1765" 4.5
resist "VDDD.n2215" "VDDD.n1769" 4.5
resist "VDDD.n2215" "VDDD.n1766" 4.5
resist "VDDD.n2215" "VDDD.n1768" 4.5
resist "VDDD.n2214" "VDDD.n1781" 4.5
resist "VDDD.n1784" "VDDD.n1781" 4.5
resist "VDDD.n1781" "VDDD.n1764" 4.5
resist "VDDD.n1781" "VDDD.n1770" 4.5
resist "VDDD.n1781" "VDDD.n1765" 4.5
resist "VDDD.n1781" "VDDD.n1769" 4.5
resist "VDDD.n1781" "VDDD.n1766" 4.5
resist "VDDD.n1781" "VDDD.n1768" 4.5
resist "VDDD.n2214" "VDDD.n1774" 4.5
resist "VDDD.n1774" "VDDD.n1768" 4.5
resist "VDDD.n2214" "VDDD.n1779" 4.5
resist "VDDD.n1784" "VDDD.n1779" 4.5
resist "VDDD.n2188" "VDDD.n2187" 4.5
resist "VDDD.n2187" "VDDD.n2186" 4.5
resist "VDDD.n2187" "VDDD.n1800" 4.5
resist "VDDD.n2187" "VDDD.n1810" 4.5
resist "VDDD.n2187" "VDDD.n1801" 4.5
resist "VDDD.n2187" "VDDD.n1808" 4.5
resist "VDDD.n2187" "VDDD.n1802" 4.5
resist "VDDD.n2187" "VDDD.n1806" 4.5
resist "VDDD.n2187" "VDDD.n1803" 4.5
resist "VDDD.n2188" "VDDD.n1794" 4.5
resist "VDDD.n2186" "VDDD.n1794" 4.5
resist "VDDD.n1810" "VDDD.n1794" 4.5
resist "VDDD.n1801" "VDDD.n1794" 4.5
resist "VDDD.n1808" "VDDD.n1794" 4.5
resist "VDDD.n1802" "VDDD.n1794" 4.5
resist "VDDD.n2188" "VDDD.n1797" 4.5
resist "VDDD.n2186" "VDDD.n1797" 4.5
resist "VDDD.n1810" "VDDD.n1797" 4.5
resist "VDDD.n1801" "VDDD.n1797" 4.5
resist "VDDD.n1808" "VDDD.n1797" 4.5
resist "VDDD.n1803" "VDDD.n1797" 4.5
resist "VDDD.n2188" "VDDD.n1795" 4.5
resist "VDDD.n2186" "VDDD.n1795" 4.5
resist "VDDD.n1802" "VDDD.n1795" 4.5
resist "VDDD.n1803" "VDDD.n1795" 4.5
resist "VDDD.n2184" "VDDD.n1803" 4.5
resist "VDDD.n2324" "VDDD.n2323" 4.5
resist "VDDD.n2324" "VDDD.n1743" 4.5
resist "VDDD.n2324" "VDDD.n2259" 4.5
resist "VDDD.n2324" "VDDD.n1744" 4.5
resist "VDDD.n2324" "VDDD.n2258" 4.5
resist "VDDD.n2324" "VDDD.n1745" 4.5
resist "VDDD.n2324" "VDDD.n2257" 4.5
resist "VDDD.n2307" "VDDD.n2257" 4.5
resist "VDDD.n2319" "VDDD.n2307" 4.5
resist "VDDD.n2307" "VDDD.n1745" 4.5
resist "VDDD.n2307" "VDDD.n2258" 4.5
resist "VDDD.n2307" "VDDD.n1744" 4.5
resist "VDDD.n2307" "VDDD.n2259" 4.5
resist "VDDD.n2307" "VDDD.n1743" 4.5
resist "VDDD.n2323" "VDDD.n2307" 4.5
resist "VDDD.n2322" "VDDD.n2257" 4.5
resist "VDDD.n2322" "VDDD.n1745" 4.5
resist "VDDD.n2322" "VDDD.n2258" 4.5
resist "VDDD.n2322" "VDDD.n1744" 4.5
resist "VDDD.n2322" "VDDD.n2259" 4.5
resist "VDDD.n2322" "VDDD.n1743" 4.5
resist "VDDD.n2323" "VDDD.n2322" 4.5
resist "VDDD.n2320" "VDDD.n2257" 4.5
resist "VDDD.n2320" "VDDD.n2319" 4.5
resist "VDDD.n2311" "VDDD.n2257" 4.5
resist "VDDD.n2319" "VDDD.n2311" 4.5
resist "VDDD.n2311" "VDDD.n1745" 4.5
resist "VDDD.n2323" "VDDD.n2311" 4.5
resist "VDDD.n2397" "VDDD.n2396" 4.5
resist "VDDD.n1681" "VDDD.n1679" 4.5
resist "VDDD.n2392" "VDDD.n2391" 4.5
resist "VDDD.n2390" "VDDD.n1686" 4.5
resist "VDDD.n1690" "VDDD.n1685" 4.5
resist "VDDD.n2386" "VDDD.n2385" 4.5
resist "VDDD.n2382" "VDDD.n2360" 4.5
resist "VDDD.n2363" "VDDD.n2360" 4.5
resist "VDDD.n2360" "VDDD.n1688" 4.5
resist "VDDD.n2373" "VDDD.n2360" 4.5
resist "VDDD.n2360" "VDDD.n1684" 4.5
resist "VDDD.n2360" "VDDD.n1683" 4.5
resist "VDDD.n2379" "VDDD.n2360" 4.5
resist "VDDD.n2360" "VDDD.n1680" 4.5
resist "VDDD.n2365" "VDDD.n2360" 4.5
resist "VDDD.n2380" "VDDD.n1688" 4.5
resist "VDDD.n2380" "VDDD.n1684" 4.5
resist "VDDD.n2380" "VDDD.n1683" 4.5
resist "VDDD.n2380" "VDDD.n2379" 4.5
resist "VDDD.n2380" "VDDD.n1680" 4.5
resist "VDDD.n2380" "VDDD.n2365" 4.5
resist "VDDD.n2380" "VDDD.n1677" 4.5
resist "VDDD.n2382" "VDDD.n2361" 4.5
resist "VDDD.n2361" "VDDD.n1688" 4.5
resist "VDDD.n2361" "VDDD.n1684" 4.5
resist "VDDD.n2361" "VDDD.n1683" 4.5
resist "VDDD.n2379" "VDDD.n2361" 4.5
resist "VDDD.n2361" "VDDD.n1680" 4.5
resist "VDDD.n2365" "VDDD.n2361" 4.5
resist "VDDD.n2361" "VDDD.n1677" 4.5
resist "VDDD.n2358" "VDDD.n2357" 4.5
resist "VDDD.n2357" "VDDD.n1713" 4.5
resist "VDDD.n2357" "VDDD.n1693" 4.5
resist "VDDD.n2357" "VDDD.n1699" 4.5
resist "VDDD.n2357" "VDDD.n1694" 4.5
resist "VDDD.n2357" "VDDD.n1698" 4.5
resist "VDDD.n2357" "VDDD.n1695" 4.5
resist "VDDD.n2359" "VDDD.n2358" 4.5
resist "VDDD.n2359" "VDDD.n1693" 4.5
resist "VDDD.n2359" "VDDD.n1699" 4.5
resist "VDDD.n2359" "VDDD.n1694" 4.5
resist "VDDD.n2359" "VDDD.n1698" 4.5
resist "VDDD.n2359" "VDDD.n1695" 4.5
resist "VDDD.n2359" "VDDD.n1697" 4.5
resist "VDDD.n2358" "VDDD.n1710" 4.5
resist "VDDD.n1713" "VDDD.n1710" 4.5
resist "VDDD.n1710" "VDDD.n1693" 4.5
resist "VDDD.n1710" "VDDD.n1699" 4.5
resist "VDDD.n1710" "VDDD.n1694" 4.5
resist "VDDD.n1710" "VDDD.n1698" 4.5
resist "VDDD.n1710" "VDDD.n1695" 4.5
resist "VDDD.n1710" "VDDD.n1697" 4.5
resist "VDDD.n2358" "VDDD.n1703" 4.5
resist "VDDD.n1703" "VDDD.n1697" 4.5
resist "VDDD.n2358" "VDDD.n1708" 4.5
resist "VDDD.n1713" "VDDD.n1708" 4.5
resist "VDDD.n2332" "VDDD.n2331" 4.5
resist "VDDD.n2331" "VDDD.n2330" 4.5
resist "VDDD.n2331" "VDDD.n1729" 4.5
resist "VDDD.n2331" "VDDD.n1739" 4.5
resist "VDDD.n2331" "VDDD.n1730" 4.5
resist "VDDD.n2331" "VDDD.n1737" 4.5
resist "VDDD.n2331" "VDDD.n1731" 4.5
resist "VDDD.n2331" "VDDD.n1735" 4.5
resist "VDDD.n2331" "VDDD.n1732" 4.5
resist "VDDD.n2332" "VDDD.n1723" 4.5
resist "VDDD.n2330" "VDDD.n1723" 4.5
resist "VDDD.n1739" "VDDD.n1723" 4.5
resist "VDDD.n1730" "VDDD.n1723" 4.5
resist "VDDD.n1737" "VDDD.n1723" 4.5
resist "VDDD.n1731" "VDDD.n1723" 4.5
resist "VDDD.n2332" "VDDD.n1726" 4.5
resist "VDDD.n2330" "VDDD.n1726" 4.5
resist "VDDD.n1739" "VDDD.n1726" 4.5
resist "VDDD.n1730" "VDDD.n1726" 4.5
resist "VDDD.n1737" "VDDD.n1726" 4.5
resist "VDDD.n1732" "VDDD.n1726" 4.5
resist "VDDD.n2332" "VDDD.n1724" 4.5
resist "VDDD.n2330" "VDDD.n1724" 4.5
resist "VDDD.n1731" "VDDD.n1724" 4.5
resist "VDDD.n1732" "VDDD.n1724" 4.5
resist "VDDD.n2328" "VDDD.n1732" 4.5
resist "VDDD.n2468" "VDDD.n2467" 4.5
resist "VDDD.n2468" "VDDD.n1672" 4.5
resist "VDDD.n2468" "VDDD.n2403" 4.5
resist "VDDD.n2468" "VDDD.n1673" 4.5
resist "VDDD.n2468" "VDDD.n2402" 4.5
resist "VDDD.n2468" "VDDD.n1674" 4.5
resist "VDDD.n2468" "VDDD.n2401" 4.5
resist "VDDD.n2451" "VDDD.n2401" 4.5
resist "VDDD.n2463" "VDDD.n2451" 4.5
resist "VDDD.n2451" "VDDD.n1674" 4.5
resist "VDDD.n2451" "VDDD.n2402" 4.5
resist "VDDD.n2451" "VDDD.n1673" 4.5
resist "VDDD.n2451" "VDDD.n2403" 4.5
resist "VDDD.n2451" "VDDD.n1672" 4.5
resist "VDDD.n2467" "VDDD.n2451" 4.5
resist "VDDD.n2466" "VDDD.n2401" 4.5
resist "VDDD.n2466" "VDDD.n1674" 4.5
resist "VDDD.n2466" "VDDD.n2402" 4.5
resist "VDDD.n2466" "VDDD.n1673" 4.5
resist "VDDD.n2466" "VDDD.n2403" 4.5
resist "VDDD.n2466" "VDDD.n1672" 4.5
resist "VDDD.n2467" "VDDD.n2466" 4.5
resist "VDDD.n2464" "VDDD.n2401" 4.5
resist "VDDD.n2464" "VDDD.n2463" 4.5
resist "VDDD.n2455" "VDDD.n2401" 4.5
resist "VDDD.n2463" "VDDD.n2455" 4.5
resist "VDDD.n2455" "VDDD.n1674" 4.5
resist "VDDD.n2467" "VDDD.n2455" 4.5
resist "VDDD.n2541" "VDDD.n2540" 4.5
resist "VDDD.n1610" "VDDD.n1608" 4.5
resist "VDDD.n2536" "VDDD.n2535" 4.5
resist "VDDD.n2534" "VDDD.n1615" 4.5
resist "VDDD.n1619" "VDDD.n1614" 4.5
resist "VDDD.n2530" "VDDD.n2529" 4.5
resist "VDDD.n2526" "VDDD.n2504" 4.5
resist "VDDD.n2507" "VDDD.n2504" 4.5
resist "VDDD.n2504" "VDDD.n1617" 4.5
resist "VDDD.n2517" "VDDD.n2504" 4.5
resist "VDDD.n2504" "VDDD.n1613" 4.5
resist "VDDD.n2504" "VDDD.n1612" 4.5
resist "VDDD.n2523" "VDDD.n2504" 4.5
resist "VDDD.n2504" "VDDD.n1609" 4.5
resist "VDDD.n2509" "VDDD.n2504" 4.5
resist "VDDD.n2524" "VDDD.n1617" 4.5
resist "VDDD.n2524" "VDDD.n1613" 4.5
resist "VDDD.n2524" "VDDD.n1612" 4.5
resist "VDDD.n2524" "VDDD.n2523" 4.5
resist "VDDD.n2524" "VDDD.n1609" 4.5
resist "VDDD.n2524" "VDDD.n2509" 4.5
resist "VDDD.n2524" "VDDD.n1606" 4.5
resist "VDDD.n2526" "VDDD.n2505" 4.5
resist "VDDD.n2505" "VDDD.n1617" 4.5
resist "VDDD.n2505" "VDDD.n1613" 4.5
resist "VDDD.n2505" "VDDD.n1612" 4.5
resist "VDDD.n2523" "VDDD.n2505" 4.5
resist "VDDD.n2505" "VDDD.n1609" 4.5
resist "VDDD.n2509" "VDDD.n2505" 4.5
resist "VDDD.n2505" "VDDD.n1606" 4.5
resist "VDDD.n2502" "VDDD.n2501" 4.5
resist "VDDD.n2501" "VDDD.n1642" 4.5
resist "VDDD.n2501" "VDDD.n1622" 4.5
resist "VDDD.n2501" "VDDD.n1628" 4.5
resist "VDDD.n2501" "VDDD.n1623" 4.5
resist "VDDD.n2501" "VDDD.n1627" 4.5
resist "VDDD.n2501" "VDDD.n1624" 4.5
resist "VDDD.n2503" "VDDD.n2502" 4.5
resist "VDDD.n2503" "VDDD.n1622" 4.5
resist "VDDD.n2503" "VDDD.n1628" 4.5
resist "VDDD.n2503" "VDDD.n1623" 4.5
resist "VDDD.n2503" "VDDD.n1627" 4.5
resist "VDDD.n2503" "VDDD.n1624" 4.5
resist "VDDD.n2503" "VDDD.n1626" 4.5
resist "VDDD.n2502" "VDDD.n1639" 4.5
resist "VDDD.n1642" "VDDD.n1639" 4.5
resist "VDDD.n1639" "VDDD.n1622" 4.5
resist "VDDD.n1639" "VDDD.n1628" 4.5
resist "VDDD.n1639" "VDDD.n1623" 4.5
resist "VDDD.n1639" "VDDD.n1627" 4.5
resist "VDDD.n1639" "VDDD.n1624" 4.5
resist "VDDD.n1639" "VDDD.n1626" 4.5
resist "VDDD.n2502" "VDDD.n1632" 4.5
resist "VDDD.n1632" "VDDD.n1626" 4.5
resist "VDDD.n2502" "VDDD.n1637" 4.5
resist "VDDD.n1642" "VDDD.n1637" 4.5
resist "VDDD.n2476" "VDDD.n2475" 4.5
resist "VDDD.n2475" "VDDD.n2474" 4.5
resist "VDDD.n2475" "VDDD.n1658" 4.5
resist "VDDD.n2475" "VDDD.n1668" 4.5
resist "VDDD.n2475" "VDDD.n1659" 4.5
resist "VDDD.n2475" "VDDD.n1666" 4.5
resist "VDDD.n2475" "VDDD.n1660" 4.5
resist "VDDD.n2475" "VDDD.n1664" 4.5
resist "VDDD.n2475" "VDDD.n1661" 4.5
resist "VDDD.n2476" "VDDD.n1652" 4.5
resist "VDDD.n2474" "VDDD.n1652" 4.5
resist "VDDD.n1668" "VDDD.n1652" 4.5
resist "VDDD.n1659" "VDDD.n1652" 4.5
resist "VDDD.n1666" "VDDD.n1652" 4.5
resist "VDDD.n1660" "VDDD.n1652" 4.5
resist "VDDD.n2476" "VDDD.n1655" 4.5
resist "VDDD.n2474" "VDDD.n1655" 4.5
resist "VDDD.n1668" "VDDD.n1655" 4.5
resist "VDDD.n1659" "VDDD.n1655" 4.5
resist "VDDD.n1666" "VDDD.n1655" 4.5
resist "VDDD.n1661" "VDDD.n1655" 4.5
resist "VDDD.n2476" "VDDD.n1653" 4.5
resist "VDDD.n2474" "VDDD.n1653" 4.5
resist "VDDD.n1660" "VDDD.n1653" 4.5
resist "VDDD.n1661" "VDDD.n1653" 4.5
resist "VDDD.n2472" "VDDD.n1661" 4.5
resist "VDDD.n2612" "VDDD.n2611" 4.5
resist "VDDD.n2612" "VDDD.n1601" 4.5
resist "VDDD.n2612" "VDDD.n2547" 4.5
resist "VDDD.n2612" "VDDD.n1602" 4.5
resist "VDDD.n2612" "VDDD.n2546" 4.5
resist "VDDD.n2612" "VDDD.n1603" 4.5
resist "VDDD.n2612" "VDDD.n2545" 4.5
resist "VDDD.n2595" "VDDD.n2545" 4.5
resist "VDDD.n2607" "VDDD.n2595" 4.5
resist "VDDD.n2595" "VDDD.n1603" 4.5
resist "VDDD.n2595" "VDDD.n2546" 4.5
resist "VDDD.n2595" "VDDD.n1602" 4.5
resist "VDDD.n2595" "VDDD.n2547" 4.5
resist "VDDD.n2595" "VDDD.n1601" 4.5
resist "VDDD.n2611" "VDDD.n2595" 4.5
resist "VDDD.n2610" "VDDD.n2545" 4.5
resist "VDDD.n2610" "VDDD.n1603" 4.5
resist "VDDD.n2610" "VDDD.n2546" 4.5
resist "VDDD.n2610" "VDDD.n1602" 4.5
resist "VDDD.n2610" "VDDD.n2547" 4.5
resist "VDDD.n2610" "VDDD.n1601" 4.5
resist "VDDD.n2611" "VDDD.n2610" 4.5
resist "VDDD.n2608" "VDDD.n2545" 4.5
resist "VDDD.n2608" "VDDD.n2607" 4.5
resist "VDDD.n2599" "VDDD.n2545" 4.5
resist "VDDD.n2607" "VDDD.n2599" 4.5
resist "VDDD.n2599" "VDDD.n1603" 4.5
resist "VDDD.n2611" "VDDD.n2599" 4.5
resist "VDDD.n2685" "VDDD.n2684" 4.5
resist "VDDD.n1539" "VDDD.n1537" 4.5
resist "VDDD.n2680" "VDDD.n2679" 4.5
resist "VDDD.n2678" "VDDD.n1544" 4.5
resist "VDDD.n1548" "VDDD.n1543" 4.5
resist "VDDD.n2674" "VDDD.n2673" 4.5
resist "VDDD.n2670" "VDDD.n2648" 4.5
resist "VDDD.n2651" "VDDD.n2648" 4.5
resist "VDDD.n2648" "VDDD.n1546" 4.5
resist "VDDD.n2661" "VDDD.n2648" 4.5
resist "VDDD.n2648" "VDDD.n1542" 4.5
resist "VDDD.n2648" "VDDD.n1541" 4.5
resist "VDDD.n2667" "VDDD.n2648" 4.5
resist "VDDD.n2648" "VDDD.n1538" 4.5
resist "VDDD.n2653" "VDDD.n2648" 4.5
resist "VDDD.n2668" "VDDD.n1546" 4.5
resist "VDDD.n2668" "VDDD.n1542" 4.5
resist "VDDD.n2668" "VDDD.n1541" 4.5
resist "VDDD.n2668" "VDDD.n2667" 4.5
resist "VDDD.n2668" "VDDD.n1538" 4.5
resist "VDDD.n2668" "VDDD.n2653" 4.5
resist "VDDD.n2668" "VDDD.n1535" 4.5
resist "VDDD.n2670" "VDDD.n2649" 4.5
resist "VDDD.n2649" "VDDD.n1546" 4.5
resist "VDDD.n2649" "VDDD.n1542" 4.5
resist "VDDD.n2649" "VDDD.n1541" 4.5
resist "VDDD.n2667" "VDDD.n2649" 4.5
resist "VDDD.n2649" "VDDD.n1538" 4.5
resist "VDDD.n2653" "VDDD.n2649" 4.5
resist "VDDD.n2649" "VDDD.n1535" 4.5
resist "VDDD.n2646" "VDDD.n2645" 4.5
resist "VDDD.n2645" "VDDD.n1571" 4.5
resist "VDDD.n2645" "VDDD.n1551" 4.5
resist "VDDD.n2645" "VDDD.n1557" 4.5
resist "VDDD.n2645" "VDDD.n1552" 4.5
resist "VDDD.n2645" "VDDD.n1556" 4.5
resist "VDDD.n2645" "VDDD.n1553" 4.5
resist "VDDD.n2647" "VDDD.n2646" 4.5
resist "VDDD.n2647" "VDDD.n1551" 4.5
resist "VDDD.n2647" "VDDD.n1557" 4.5
resist "VDDD.n2647" "VDDD.n1552" 4.5
resist "VDDD.n2647" "VDDD.n1556" 4.5
resist "VDDD.n2647" "VDDD.n1553" 4.5
resist "VDDD.n2647" "VDDD.n1555" 4.5
resist "VDDD.n2646" "VDDD.n1568" 4.5
resist "VDDD.n1571" "VDDD.n1568" 4.5
resist "VDDD.n1568" "VDDD.n1551" 4.5
resist "VDDD.n1568" "VDDD.n1557" 4.5
resist "VDDD.n1568" "VDDD.n1552" 4.5
resist "VDDD.n1568" "VDDD.n1556" 4.5
resist "VDDD.n1568" "VDDD.n1553" 4.5
resist "VDDD.n1568" "VDDD.n1555" 4.5
resist "VDDD.n2646" "VDDD.n1561" 4.5
resist "VDDD.n1561" "VDDD.n1555" 4.5
resist "VDDD.n2646" "VDDD.n1566" 4.5
resist "VDDD.n1571" "VDDD.n1566" 4.5
resist "VDDD.n2620" "VDDD.n2619" 4.5
resist "VDDD.n2619" "VDDD.n2618" 4.5
resist "VDDD.n2619" "VDDD.n1587" 4.5
resist "VDDD.n2619" "VDDD.n1597" 4.5
resist "VDDD.n2619" "VDDD.n1588" 4.5
resist "VDDD.n2619" "VDDD.n1595" 4.5
resist "VDDD.n2619" "VDDD.n1589" 4.5
resist "VDDD.n2619" "VDDD.n1593" 4.5
resist "VDDD.n2619" "VDDD.n1590" 4.5
resist "VDDD.n2620" "VDDD.n1581" 4.5
resist "VDDD.n2618" "VDDD.n1581" 4.5
resist "VDDD.n1597" "VDDD.n1581" 4.5
resist "VDDD.n1588" "VDDD.n1581" 4.5
resist "VDDD.n1595" "VDDD.n1581" 4.5
resist "VDDD.n1589" "VDDD.n1581" 4.5
resist "VDDD.n2620" "VDDD.n1584" 4.5
resist "VDDD.n2618" "VDDD.n1584" 4.5
resist "VDDD.n1597" "VDDD.n1584" 4.5
resist "VDDD.n1588" "VDDD.n1584" 4.5
resist "VDDD.n1595" "VDDD.n1584" 4.5
resist "VDDD.n1590" "VDDD.n1584" 4.5
resist "VDDD.n2620" "VDDD.n1582" 4.5
resist "VDDD.n2618" "VDDD.n1582" 4.5
resist "VDDD.n1589" "VDDD.n1582" 4.5
resist "VDDD.n1590" "VDDD.n1582" 4.5
resist "VDDD.n2616" "VDDD.n1590" 4.5
resist "VDDD.n2755" "VDDD.n2754" 4.5
resist "VDDD.n2755" "VDDD.n1530" 4.5
resist "VDDD.n2755" "VDDD.n2691" 4.5
resist "VDDD.n2755" "VDDD.n1531" 4.5
resist "VDDD.n2755" "VDDD.n2690" 4.5
resist "VDDD.n2755" "VDDD.n1532" 4.5
resist "VDDD.n2755" "VDDD.n2689" 4.5
resist "VDDD.n2738" "VDDD.n2689" 4.5
resist "VDDD.n2752" "VDDD.n2738" 4.5
resist "VDDD.n2738" "VDDD.n1532" 4.5
resist "VDDD.n2738" "VDDD.n2690" 4.5
resist "VDDD.n2738" "VDDD.n1531" 4.5
resist "VDDD.n2738" "VDDD.n2691" 4.5
resist "VDDD.n2738" "VDDD.n1530" 4.5
resist "VDDD.n2754" "VDDD.n2738" 4.5
resist "VDDD.n2740" "VDDD.n2689" 4.5
resist "VDDD.n2740" "VDDD.n1532" 4.5
resist "VDDD.n2740" "VDDD.n2690" 4.5
resist "VDDD.n2740" "VDDD.n1531" 4.5
resist "VDDD.n2740" "VDDD.n2691" 4.5
resist "VDDD.n2740" "VDDD.n1530" 4.5
resist "VDDD.n2749" "VDDD.n2689" 4.5
resist "VDDD.n2752" "VDDD.n2749" 4.5
resist "VDDD.n2753" "VDDD.n2689" 4.5
resist "VDDD.n2753" "VDDD.n2752" 4.5
resist "VDDD.n2753" "VDDD.n1532" 4.5
resist "VDDD.n2754" "VDDD.n2753" 4.5
resist "VDDD.n2754" "VDDD.n2740" 4.5
resist "VDDD.n2828" "VDDD.n2827" 4.5
resist "VDDD.n1468" "VDDD.n1466" 4.5
resist "VDDD.n2823" "VDDD.n2822" 4.5
resist "VDDD.n2821" "VDDD.n1473" 4.5
resist "VDDD.n1477" "VDDD.n1472" 4.5
resist "VDDD.n2817" "VDDD.n2816" 4.5
resist "VDDD.n2813" "VDDD.n2791" 4.5
resist "VDDD.n2794" "VDDD.n2791" 4.5
resist "VDDD.n2791" "VDDD.n1475" 4.5
resist "VDDD.n2804" "VDDD.n2791" 4.5
resist "VDDD.n2791" "VDDD.n1471" 4.5
resist "VDDD.n2791" "VDDD.n1470" 4.5
resist "VDDD.n2810" "VDDD.n2791" 4.5
resist "VDDD.n2791" "VDDD.n1467" 4.5
resist "VDDD.n2796" "VDDD.n2791" 4.5
resist "VDDD.n2811" "VDDD.n1475" 4.5
resist "VDDD.n2811" "VDDD.n1471" 4.5
resist "VDDD.n2811" "VDDD.n1470" 4.5
resist "VDDD.n2811" "VDDD.n2810" 4.5
resist "VDDD.n2811" "VDDD.n1467" 4.5
resist "VDDD.n2811" "VDDD.n2796" 4.5
resist "VDDD.n2811" "VDDD.n1464" 4.5
resist "VDDD.n2813" "VDDD.n2792" 4.5
resist "VDDD.n2792" "VDDD.n1475" 4.5
resist "VDDD.n2792" "VDDD.n1471" 4.5
resist "VDDD.n2792" "VDDD.n1470" 4.5
resist "VDDD.n2810" "VDDD.n2792" 4.5
resist "VDDD.n2792" "VDDD.n1467" 4.5
resist "VDDD.n2796" "VDDD.n2792" 4.5
resist "VDDD.n2792" "VDDD.n1464" 4.5
resist "VDDD.n2789" "VDDD.n2788" 4.5
resist "VDDD.n2788" "VDDD.n1500" 4.5
resist "VDDD.n2788" "VDDD.n1480" 4.5
resist "VDDD.n2788" "VDDD.n1486" 4.5
resist "VDDD.n2788" "VDDD.n1481" 4.5
resist "VDDD.n2788" "VDDD.n1485" 4.5
resist "VDDD.n2788" "VDDD.n1482" 4.5
resist "VDDD.n2790" "VDDD.n2789" 4.5
resist "VDDD.n2790" "VDDD.n1480" 4.5
resist "VDDD.n2790" "VDDD.n1486" 4.5
resist "VDDD.n2790" "VDDD.n1481" 4.5
resist "VDDD.n2790" "VDDD.n1485" 4.5
resist "VDDD.n2790" "VDDD.n1482" 4.5
resist "VDDD.n2790" "VDDD.n1484" 4.5
resist "VDDD.n2789" "VDDD.n1497" 4.5
resist "VDDD.n1500" "VDDD.n1497" 4.5
resist "VDDD.n1497" "VDDD.n1480" 4.5
resist "VDDD.n1497" "VDDD.n1486" 4.5
resist "VDDD.n1497" "VDDD.n1481" 4.5
resist "VDDD.n1497" "VDDD.n1485" 4.5
resist "VDDD.n1497" "VDDD.n1482" 4.5
resist "VDDD.n1497" "VDDD.n1484" 4.5
resist "VDDD.n2789" "VDDD.n1490" 4.5
resist "VDDD.n1490" "VDDD.n1484" 4.5
resist "VDDD.n2789" "VDDD.n1495" 4.5
resist "VDDD.n1500" "VDDD.n1495" 4.5
resist "VDDD.n2763" "VDDD.n2762" 4.5
resist "VDDD.n2762" "VDDD.n2761" 4.5
resist "VDDD.n2762" "VDDD.n1516" 4.5
resist "VDDD.n2762" "VDDD.n1526" 4.5
resist "VDDD.n2762" "VDDD.n1517" 4.5
resist "VDDD.n2762" "VDDD.n1524" 4.5
resist "VDDD.n2762" "VDDD.n1518" 4.5
resist "VDDD.n2762" "VDDD.n1522" 4.5
resist "VDDD.n2762" "VDDD.n1519" 4.5
resist "VDDD.n2763" "VDDD.n1510" 4.5
resist "VDDD.n2761" "VDDD.n1510" 4.5
resist "VDDD.n1526" "VDDD.n1510" 4.5
resist "VDDD.n1517" "VDDD.n1510" 4.5
resist "VDDD.n1524" "VDDD.n1510" 4.5
resist "VDDD.n1518" "VDDD.n1510" 4.5
resist "VDDD.n2763" "VDDD.n1513" 4.5
resist "VDDD.n2761" "VDDD.n1513" 4.5
resist "VDDD.n1526" "VDDD.n1513" 4.5
resist "VDDD.n1517" "VDDD.n1513" 4.5
resist "VDDD.n1524" "VDDD.n1513" 4.5
resist "VDDD.n1519" "VDDD.n1513" 4.5
resist "VDDD.n2763" "VDDD.n1511" 4.5
resist "VDDD.n2761" "VDDD.n1511" 4.5
resist "VDDD.n1518" "VDDD.n1511" 4.5
resist "VDDD.n1519" "VDDD.n1511" 4.5
resist "VDDD.n2759" "VDDD.n1519" 4.5
resist "VDDD.n2900" "VDDD.n2899" 4.5
resist "VDDD.n2900" "VDDD.n864" 4.5
resist "VDDD.n2900" "VDDD.n888" 4.5
resist "VDDD.n2900" "VDDD.n865" 4.5
resist "VDDD.n2900" "VDDD.n887" 4.5
resist "VDDD.n2900" "VDDD.n866" 4.5
resist "VDDD.n2900" "VDDD.n886" 4.5
resist "VDDD.n2900" "VDDD.n867" 4.5
resist "VDDD.n2900" "VDDD.n885" 4.5
resist "VDDD.n2900" "VDDD.n868" 4.5
resist "VDDD.n2900" "VDDD.n884" 4.5
resist "VDDD.n2900" "VDDD.n869" 4.5
resist "VDDD.n2900" "VDDD.n883" 4.5
resist "VDDD.n2900" "VDDD.n870" 4.5
resist "VDDD.n2900" "VDDD.n882" 4.5
resist "VDDD.n2900" "VDDD.n871" 4.5
resist "VDDD.n2900" "VDDD.n881" 4.5
resist "VDDD.n2900" "VDDD.n872" 4.5
resist "VDDD.n2900" "VDDD.n880" 4.5
resist "VDDD.n2900" "VDDD.n873" 4.5
resist "VDDD.n2900" "VDDD.n879" 4.5
resist "VDDD.n2900" "VDDD.n874" 4.5
resist "VDDD.n2900" "VDDD.n878" 4.5
resist "VDDD.n2900" "VDDD.n875" 4.5
resist "VDDD.n2900" "VDDD.n877" 4.5
resist "VDDD.n2900" "VDDD.n876" 4.5
resist "VDDD.n2847" "VDDD.n918" 4.5
resist "VDDD.n918" "VDDD.n864" 4.5
resist "VDDD.n918" "VDDD.n888" 4.5
resist "VDDD.n918" "VDDD.n865" 4.5
resist "VDDD.n918" "VDDD.n887" 4.5
resist "VDDD.n918" "VDDD.n866" 4.5
resist "VDDD.n918" "VDDD.n886" 4.5
resist "VDDD.n918" "VDDD.n867" 4.5
resist "VDDD.n918" "VDDD.n885" 4.5
resist "VDDD.n918" "VDDD.n868" 4.5
resist "VDDD.n918" "VDDD.n884" 4.5
resist "VDDD.n918" "VDDD.n869" 4.5
resist "VDDD.n918" "VDDD.n883" 4.5
resist "VDDD.n918" "VDDD.n870" 4.5
resist "VDDD.n918" "VDDD.n882" 4.5
resist "VDDD.n918" "VDDD.n871" 4.5
resist "VDDD.n918" "VDDD.n881" 4.5
resist "VDDD.n918" "VDDD.n872" 4.5
resist "VDDD.n918" "VDDD.n880" 4.5
resist "VDDD.n918" "VDDD.n873" 4.5
resist "VDDD.n918" "VDDD.n879" 4.5
resist "VDDD.n918" "VDDD.n874" 4.5
resist "VDDD.n918" "VDDD.n878" 4.5
resist "VDDD.n918" "VDDD.n875" 4.5
resist "VDDD.n918" "VDDD.n877" 4.5
resist "VDDD.n918" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n918" 4.5
resist "VDDD.n2899" "VDDD.n918" 4.5
resist "VDDD.n2847" "VDDD.n889" 4.5
resist "VDDD.n889" "VDDD.n864" 4.5
resist "VDDD.n889" "VDDD.n865" 4.5
resist "VDDD.n889" "VDDD.n887" 4.5
resist "VDDD.n889" "VDDD.n866" 4.5
resist "VDDD.n889" "VDDD.n886" 4.5
resist "VDDD.n889" "VDDD.n867" 4.5
resist "VDDD.n889" "VDDD.n885" 4.5
resist "VDDD.n889" "VDDD.n868" 4.5
resist "VDDD.n889" "VDDD.n884" 4.5
resist "VDDD.n889" "VDDD.n869" 4.5
resist "VDDD.n889" "VDDD.n883" 4.5
resist "VDDD.n889" "VDDD.n870" 4.5
resist "VDDD.n889" "VDDD.n882" 4.5
resist "VDDD.n889" "VDDD.n871" 4.5
resist "VDDD.n889" "VDDD.n881" 4.5
resist "VDDD.n889" "VDDD.n872" 4.5
resist "VDDD.n889" "VDDD.n880" 4.5
resist "VDDD.n889" "VDDD.n873" 4.5
resist "VDDD.n889" "VDDD.n879" 4.5
resist "VDDD.n889" "VDDD.n874" 4.5
resist "VDDD.n889" "VDDD.n878" 4.5
resist "VDDD.n889" "VDDD.n875" 4.5
resist "VDDD.n889" "VDDD.n877" 4.5
resist "VDDD.n889" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n889" 4.5
resist "VDDD.n2899" "VDDD.n889" 4.5
resist "VDDD.n2847" "VDDD.n917" 4.5
resist "VDDD.n917" "VDDD.n864" 4.5
resist "VDDD.n917" "VDDD.n865" 4.5
resist "VDDD.n917" "VDDD.n887" 4.5
resist "VDDD.n917" "VDDD.n866" 4.5
resist "VDDD.n917" "VDDD.n886" 4.5
resist "VDDD.n917" "VDDD.n867" 4.5
resist "VDDD.n917" "VDDD.n885" 4.5
resist "VDDD.n917" "VDDD.n868" 4.5
resist "VDDD.n917" "VDDD.n884" 4.5
resist "VDDD.n917" "VDDD.n869" 4.5
resist "VDDD.n917" "VDDD.n883" 4.5
resist "VDDD.n917" "VDDD.n870" 4.5
resist "VDDD.n917" "VDDD.n882" 4.5
resist "VDDD.n917" "VDDD.n871" 4.5
resist "VDDD.n917" "VDDD.n881" 4.5
resist "VDDD.n917" "VDDD.n872" 4.5
resist "VDDD.n917" "VDDD.n880" 4.5
resist "VDDD.n917" "VDDD.n873" 4.5
resist "VDDD.n917" "VDDD.n879" 4.5
resist "VDDD.n917" "VDDD.n874" 4.5
resist "VDDD.n917" "VDDD.n878" 4.5
resist "VDDD.n917" "VDDD.n875" 4.5
resist "VDDD.n917" "VDDD.n877" 4.5
resist "VDDD.n917" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n917" 4.5
resist "VDDD.n2899" "VDDD.n917" 4.5
resist "VDDD.n2847" "VDDD.n890" 4.5
resist "VDDD.n890" "VDDD.n864" 4.5
resist "VDDD.n890" "VDDD.n865" 4.5
resist "VDDD.n890" "VDDD.n887" 4.5
resist "VDDD.n890" "VDDD.n866" 4.5
resist "VDDD.n890" "VDDD.n886" 4.5
resist "VDDD.n890" "VDDD.n867" 4.5
resist "VDDD.n890" "VDDD.n885" 4.5
resist "VDDD.n890" "VDDD.n868" 4.5
resist "VDDD.n890" "VDDD.n884" 4.5
resist "VDDD.n890" "VDDD.n869" 4.5
resist "VDDD.n890" "VDDD.n883" 4.5
resist "VDDD.n890" "VDDD.n870" 4.5
resist "VDDD.n890" "VDDD.n882" 4.5
resist "VDDD.n890" "VDDD.n871" 4.5
resist "VDDD.n890" "VDDD.n881" 4.5
resist "VDDD.n890" "VDDD.n872" 4.5
resist "VDDD.n890" "VDDD.n880" 4.5
resist "VDDD.n890" "VDDD.n873" 4.5
resist "VDDD.n890" "VDDD.n879" 4.5
resist "VDDD.n890" "VDDD.n874" 4.5
resist "VDDD.n890" "VDDD.n878" 4.5
resist "VDDD.n890" "VDDD.n875" 4.5
resist "VDDD.n890" "VDDD.n877" 4.5
resist "VDDD.n890" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n890" 4.5
resist "VDDD.n2899" "VDDD.n890" 4.5
resist "VDDD.n2847" "VDDD.n915" 4.5
resist "VDDD.n915" "VDDD.n864" 4.5
resist "VDDD.n915" "VDDD.n865" 4.5
resist "VDDD.n915" "VDDD.n887" 4.5
resist "VDDD.n915" "VDDD.n866" 4.5
resist "VDDD.n915" "VDDD.n886" 4.5
resist "VDDD.n915" "VDDD.n867" 4.5
resist "VDDD.n915" "VDDD.n885" 4.5
resist "VDDD.n915" "VDDD.n868" 4.5
resist "VDDD.n915" "VDDD.n884" 4.5
resist "VDDD.n915" "VDDD.n869" 4.5
resist "VDDD.n915" "VDDD.n883" 4.5
resist "VDDD.n915" "VDDD.n870" 4.5
resist "VDDD.n915" "VDDD.n882" 4.5
resist "VDDD.n915" "VDDD.n871" 4.5
resist "VDDD.n915" "VDDD.n881" 4.5
resist "VDDD.n915" "VDDD.n872" 4.5
resist "VDDD.n915" "VDDD.n880" 4.5
resist "VDDD.n915" "VDDD.n873" 4.5
resist "VDDD.n915" "VDDD.n879" 4.5
resist "VDDD.n915" "VDDD.n874" 4.5
resist "VDDD.n915" "VDDD.n878" 4.5
resist "VDDD.n915" "VDDD.n875" 4.5
resist "VDDD.n915" "VDDD.n877" 4.5
resist "VDDD.n915" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n915" 4.5
resist "VDDD.n2899" "VDDD.n915" 4.5
resist "VDDD.n2847" "VDDD.n891" 4.5
resist "VDDD.n891" "VDDD.n864" 4.5
resist "VDDD.n891" "VDDD.n865" 4.5
resist "VDDD.n891" "VDDD.n887" 4.5
resist "VDDD.n891" "VDDD.n866" 4.5
resist "VDDD.n891" "VDDD.n886" 4.5
resist "VDDD.n891" "VDDD.n867" 4.5
resist "VDDD.n891" "VDDD.n885" 4.5
resist "VDDD.n891" "VDDD.n868" 4.5
resist "VDDD.n891" "VDDD.n884" 4.5
resist "VDDD.n891" "VDDD.n869" 4.5
resist "VDDD.n891" "VDDD.n883" 4.5
resist "VDDD.n891" "VDDD.n870" 4.5
resist "VDDD.n891" "VDDD.n882" 4.5
resist "VDDD.n891" "VDDD.n871" 4.5
resist "VDDD.n891" "VDDD.n881" 4.5
resist "VDDD.n891" "VDDD.n872" 4.5
resist "VDDD.n891" "VDDD.n880" 4.5
resist "VDDD.n891" "VDDD.n873" 4.5
resist "VDDD.n891" "VDDD.n879" 4.5
resist "VDDD.n891" "VDDD.n874" 4.5
resist "VDDD.n891" "VDDD.n878" 4.5
resist "VDDD.n891" "VDDD.n875" 4.5
resist "VDDD.n891" "VDDD.n877" 4.5
resist "VDDD.n891" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n891" 4.5
resist "VDDD.n2899" "VDDD.n891" 4.5
resist "VDDD.n2847" "VDDD.n913" 4.5
resist "VDDD.n913" "VDDD.n864" 4.5
resist "VDDD.n913" "VDDD.n865" 4.5
resist "VDDD.n913" "VDDD.n887" 4.5
resist "VDDD.n913" "VDDD.n866" 4.5
resist "VDDD.n913" "VDDD.n886" 4.5
resist "VDDD.n913" "VDDD.n867" 4.5
resist "VDDD.n913" "VDDD.n885" 4.5
resist "VDDD.n913" "VDDD.n868" 4.5
resist "VDDD.n913" "VDDD.n884" 4.5
resist "VDDD.n913" "VDDD.n869" 4.5
resist "VDDD.n913" "VDDD.n883" 4.5
resist "VDDD.n913" "VDDD.n870" 4.5
resist "VDDD.n913" "VDDD.n882" 4.5
resist "VDDD.n913" "VDDD.n871" 4.5
resist "VDDD.n913" "VDDD.n881" 4.5
resist "VDDD.n913" "VDDD.n872" 4.5
resist "VDDD.n913" "VDDD.n880" 4.5
resist "VDDD.n913" "VDDD.n873" 4.5
resist "VDDD.n913" "VDDD.n879" 4.5
resist "VDDD.n913" "VDDD.n874" 4.5
resist "VDDD.n913" "VDDD.n878" 4.5
resist "VDDD.n913" "VDDD.n875" 4.5
resist "VDDD.n913" "VDDD.n877" 4.5
resist "VDDD.n913" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n913" 4.5
resist "VDDD.n2899" "VDDD.n913" 4.5
resist "VDDD.n2847" "VDDD.n892" 4.5
resist "VDDD.n892" "VDDD.n864" 4.5
resist "VDDD.n892" "VDDD.n865" 4.5
resist "VDDD.n892" "VDDD.n887" 4.5
resist "VDDD.n892" "VDDD.n866" 4.5
resist "VDDD.n892" "VDDD.n886" 4.5
resist "VDDD.n892" "VDDD.n867" 4.5
resist "VDDD.n892" "VDDD.n885" 4.5
resist "VDDD.n892" "VDDD.n868" 4.5
resist "VDDD.n892" "VDDD.n884" 4.5
resist "VDDD.n892" "VDDD.n869" 4.5
resist "VDDD.n892" "VDDD.n883" 4.5
resist "VDDD.n892" "VDDD.n870" 4.5
resist "VDDD.n892" "VDDD.n882" 4.5
resist "VDDD.n892" "VDDD.n871" 4.5
resist "VDDD.n892" "VDDD.n881" 4.5
resist "VDDD.n892" "VDDD.n872" 4.5
resist "VDDD.n892" "VDDD.n880" 4.5
resist "VDDD.n892" "VDDD.n873" 4.5
resist "VDDD.n892" "VDDD.n879" 4.5
resist "VDDD.n892" "VDDD.n874" 4.5
resist "VDDD.n892" "VDDD.n878" 4.5
resist "VDDD.n892" "VDDD.n875" 4.5
resist "VDDD.n892" "VDDD.n877" 4.5
resist "VDDD.n892" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n892" 4.5
resist "VDDD.n2899" "VDDD.n892" 4.5
resist "VDDD.n2847" "VDDD.n911" 4.5
resist "VDDD.n911" "VDDD.n864" 4.5
resist "VDDD.n911" "VDDD.n865" 4.5
resist "VDDD.n911" "VDDD.n887" 4.5
resist "VDDD.n911" "VDDD.n866" 4.5
resist "VDDD.n911" "VDDD.n886" 4.5
resist "VDDD.n911" "VDDD.n867" 4.5
resist "VDDD.n911" "VDDD.n885" 4.5
resist "VDDD.n911" "VDDD.n868" 4.5
resist "VDDD.n911" "VDDD.n884" 4.5
resist "VDDD.n911" "VDDD.n869" 4.5
resist "VDDD.n911" "VDDD.n883" 4.5
resist "VDDD.n911" "VDDD.n870" 4.5
resist "VDDD.n911" "VDDD.n882" 4.5
resist "VDDD.n911" "VDDD.n871" 4.5
resist "VDDD.n911" "VDDD.n881" 4.5
resist "VDDD.n911" "VDDD.n872" 4.5
resist "VDDD.n911" "VDDD.n880" 4.5
resist "VDDD.n911" "VDDD.n873" 4.5
resist "VDDD.n911" "VDDD.n879" 4.5
resist "VDDD.n911" "VDDD.n874" 4.5
resist "VDDD.n911" "VDDD.n878" 4.5
resist "VDDD.n911" "VDDD.n875" 4.5
resist "VDDD.n911" "VDDD.n877" 4.5
resist "VDDD.n911" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n911" 4.5
resist "VDDD.n2899" "VDDD.n911" 4.5
resist "VDDD.n2847" "VDDD.n893" 4.5
resist "VDDD.n893" "VDDD.n864" 4.5
resist "VDDD.n893" "VDDD.n865" 4.5
resist "VDDD.n893" "VDDD.n887" 4.5
resist "VDDD.n893" "VDDD.n866" 4.5
resist "VDDD.n893" "VDDD.n886" 4.5
resist "VDDD.n893" "VDDD.n867" 4.5
resist "VDDD.n893" "VDDD.n885" 4.5
resist "VDDD.n893" "VDDD.n868" 4.5
resist "VDDD.n893" "VDDD.n884" 4.5
resist "VDDD.n893" "VDDD.n869" 4.5
resist "VDDD.n893" "VDDD.n883" 4.5
resist "VDDD.n893" "VDDD.n870" 4.5
resist "VDDD.n893" "VDDD.n882" 4.5
resist "VDDD.n893" "VDDD.n871" 4.5
resist "VDDD.n893" "VDDD.n881" 4.5
resist "VDDD.n893" "VDDD.n872" 4.5
resist "VDDD.n893" "VDDD.n880" 4.5
resist "VDDD.n893" "VDDD.n873" 4.5
resist "VDDD.n893" "VDDD.n879" 4.5
resist "VDDD.n893" "VDDD.n874" 4.5
resist "VDDD.n893" "VDDD.n878" 4.5
resist "VDDD.n893" "VDDD.n875" 4.5
resist "VDDD.n893" "VDDD.n877" 4.5
resist "VDDD.n893" "VDDD.n876" 4.5
resist "VDDD.n920" "VDDD.n893" 4.5
resist "VDDD.n2899" "VDDD.n893" 4.5
resist "VDDD.n2847" "VDDD.n909" 4.5
resist "VDDD.n909" "VDDD.n864" 4.5
resist "VDDD.n909" "VDDD.n865" 4.5
resist "VDDD.n909" "VDDD.n887" 4.5
resist "VDDD.n909" "VDDD.n866" 4.5
resist "VDDD.n909" "VDDD.n886" 4.5
resist "VDDD.n909" "VDDD.n867" 4.5
resist "VDDD.n909" "VDDD.n885" 4.5
resist "VDDD.n909" "VDDD.n868" 4.5
resist "VDDD.n909" "VDDD.n884" 4.5
resist "VDDD.n909" "VDDD.n869" 4.5
resist "VDDD.n909" "VDDD.n883" 4.5
resist "VDDD.n909" "VDDD.n870" 4.5
resist "VDDD.n909" "VDDD.n882" 4.5
resist "VDDD.n909" "VDDD.n871" 4.5
resist "VDDD.n909" "VDDD.n881" 4.5
resist "VDDD.n909" "VDDD.n872" 4.5
resist "VDDD.n909" "VDDD.n880" 4.5
resist "VDDD.n909" "VDDD.n873" 4.5
resist "VDDD.n909" "VDDD.n879" 4.5
resist "VDDD.n909" "VDDD.n874" 4.5
resist "VDDD.n909" "VDDD.n878" 4.5
resist "VDDD.n909" "VDDD.n875" 4.5
resist "VDDD.n909" "VDDD.n877" 4.5
resist "VDDD.n2899" "VDDD.n909" 4.5
resist "VDDD.n2849" "VDDD.n876" 4.5
resist "VDDD.n2899" "VDDD.n907" 4.5
resist "VDDD.n4056" "VDDD.n800" 4.5
resist "VDDD.n4056" "VDDD.n825" 4.5
resist "VDDD.n4056" "VDDD.n801" 4.5
resist "VDDD.n4056" "VDDD.n824" 4.5
resist "VDDD.n4056" "VDDD.n802" 4.5
resist "VDDD.n4056" "VDDD.n823" 4.5
resist "VDDD.n4056" "VDDD.n803" 4.5
resist "VDDD.n4056" "VDDD.n822" 4.5
resist "VDDD.n4056" "VDDD.n804" 4.5
resist "VDDD.n4056" "VDDD.n821" 4.5
resist "VDDD.n4056" "VDDD.n805" 4.5
resist "VDDD.n4056" "VDDD.n820" 4.5
resist "VDDD.n4056" "VDDD.n806" 4.5
resist "VDDD.n4056" "VDDD.n819" 4.5
resist "VDDD.n4056" "VDDD.n807" 4.5
resist "VDDD.n4056" "VDDD.n818" 4.5
resist "VDDD.n4056" "VDDD.n808" 4.5
resist "VDDD.n4056" "VDDD.n817" 4.5
resist "VDDD.n4056" "VDDD.n809" 4.5
resist "VDDD.n4056" "VDDD.n816" 4.5
resist "VDDD.n4056" "VDDD.n810" 4.5
resist "VDDD.n4056" "VDDD.n815" 4.5
resist "VDDD.n4056" "VDDD.n811" 4.5
resist "VDDD.n4056" "VDDD.n814" 4.5
resist "VDDD.n4056" "VDDD.n812" 4.5
resist "VDDD.n4056" "VDDD.n813" 4.5
resist "VDDD.n2901" "VDDD.n826" 4.5
resist "VDDD.n2901" "VDDD.n825" 4.5
resist "VDDD.n2901" "VDDD.n801" 4.5
resist "VDDD.n2901" "VDDD.n824" 4.5
resist "VDDD.n2901" "VDDD.n802" 4.5
resist "VDDD.n2901" "VDDD.n823" 4.5
resist "VDDD.n2901" "VDDD.n803" 4.5
resist "VDDD.n2901" "VDDD.n822" 4.5
resist "VDDD.n2901" "VDDD.n804" 4.5
resist "VDDD.n2901" "VDDD.n821" 4.5
resist "VDDD.n2901" "VDDD.n805" 4.5
resist "VDDD.n2901" "VDDD.n820" 4.5
resist "VDDD.n2901" "VDDD.n806" 4.5
resist "VDDD.n2901" "VDDD.n819" 4.5
resist "VDDD.n2901" "VDDD.n807" 4.5
resist "VDDD.n2901" "VDDD.n818" 4.5
resist "VDDD.n2901" "VDDD.n808" 4.5
resist "VDDD.n2901" "VDDD.n817" 4.5
resist "VDDD.n2901" "VDDD.n809" 4.5
resist "VDDD.n2901" "VDDD.n816" 4.5
resist "VDDD.n2901" "VDDD.n810" 4.5
resist "VDDD.n2901" "VDDD.n815" 4.5
resist "VDDD.n2901" "VDDD.n811" 4.5
resist "VDDD.n2901" "VDDD.n814" 4.5
resist "VDDD.n2901" "VDDD.n812" 4.5
resist "VDDD.n2901" "VDDD.n813" 4.5
resist "VDDD.n2902" "VDDD.n826" 4.5
resist "VDDD.n2902" "VDDD.n800" 4.5
resist "VDDD.n2902" "VDDD.n825" 4.5
resist "VDDD.n2902" "VDDD.n801" 4.5
resist "VDDD.n2902" "VDDD.n824" 4.5
resist "VDDD.n2902" "VDDD.n802" 4.5
resist "VDDD.n2902" "VDDD.n823" 4.5
resist "VDDD.n2902" "VDDD.n803" 4.5
resist "VDDD.n2902" "VDDD.n822" 4.5
resist "VDDD.n2902" "VDDD.n804" 4.5
resist "VDDD.n2902" "VDDD.n821" 4.5
resist "VDDD.n2902" "VDDD.n805" 4.5
resist "VDDD.n2902" "VDDD.n820" 4.5
resist "VDDD.n2902" "VDDD.n806" 4.5
resist "VDDD.n2902" "VDDD.n819" 4.5
resist "VDDD.n2902" "VDDD.n807" 4.5
resist "VDDD.n2902" "VDDD.n818" 4.5
resist "VDDD.n2902" "VDDD.n808" 4.5
resist "VDDD.n2902" "VDDD.n817" 4.5
resist "VDDD.n2902" "VDDD.n809" 4.5
resist "VDDD.n2902" "VDDD.n816" 4.5
resist "VDDD.n2902" "VDDD.n810" 4.5
resist "VDDD.n2902" "VDDD.n815" 4.5
resist "VDDD.n2902" "VDDD.n811" 4.5
resist "VDDD.n2902" "VDDD.n814" 4.5
resist "VDDD.n2902" "VDDD.n812" 4.5
resist "VDDD.n2902" "VDDD.n813" 4.5
resist "VDDD.n2904" "VDDD.n826" 4.5
resist "VDDD.n2904" "VDDD.n800" 4.5
resist "VDDD.n2904" "VDDD.n825" 4.5
resist "VDDD.n2904" "VDDD.n801" 4.5
resist "VDDD.n2904" "VDDD.n824" 4.5
resist "VDDD.n2904" "VDDD.n802" 4.5
resist "VDDD.n2904" "VDDD.n823" 4.5
resist "VDDD.n2904" "VDDD.n803" 4.5
resist "VDDD.n2904" "VDDD.n822" 4.5
resist "VDDD.n2904" "VDDD.n804" 4.5
resist "VDDD.n2904" "VDDD.n821" 4.5
resist "VDDD.n2904" "VDDD.n805" 4.5
resist "VDDD.n2904" "VDDD.n820" 4.5
resist "VDDD.n2904" "VDDD.n806" 4.5
resist "VDDD.n2904" "VDDD.n819" 4.5
resist "VDDD.n2904" "VDDD.n807" 4.5
resist "VDDD.n2904" "VDDD.n818" 4.5
resist "VDDD.n2904" "VDDD.n808" 4.5
resist "VDDD.n2904" "VDDD.n817" 4.5
resist "VDDD.n2904" "VDDD.n809" 4.5
resist "VDDD.n2904" "VDDD.n816" 4.5
resist "VDDD.n2904" "VDDD.n810" 4.5
resist "VDDD.n2904" "VDDD.n815" 4.5
resist "VDDD.n2904" "VDDD.n811" 4.5
resist "VDDD.n2904" "VDDD.n814" 4.5
resist "VDDD.n2904" "VDDD.n812" 4.5
resist "VDDD.n2904" "VDDD.n813" 4.5
resist "VDDD.n2905" "VDDD.n826" 4.5
resist "VDDD.n2905" "VDDD.n800" 4.5
resist "VDDD.n2905" "VDDD.n825" 4.5
resist "VDDD.n2905" "VDDD.n801" 4.5
resist "VDDD.n2905" "VDDD.n824" 4.5
resist "VDDD.n2905" "VDDD.n802" 4.5
resist "VDDD.n2905" "VDDD.n823" 4.5
resist "VDDD.n2905" "VDDD.n803" 4.5
resist "VDDD.n2905" "VDDD.n822" 4.5
resist "VDDD.n2905" "VDDD.n804" 4.5
resist "VDDD.n2905" "VDDD.n821" 4.5
resist "VDDD.n2905" "VDDD.n805" 4.5
resist "VDDD.n2905" "VDDD.n820" 4.5
resist "VDDD.n2905" "VDDD.n806" 4.5
resist "VDDD.n2905" "VDDD.n819" 4.5
resist "VDDD.n2905" "VDDD.n807" 4.5
resist "VDDD.n2905" "VDDD.n818" 4.5
resist "VDDD.n2905" "VDDD.n808" 4.5
resist "VDDD.n2905" "VDDD.n817" 4.5
resist "VDDD.n2905" "VDDD.n809" 4.5
resist "VDDD.n2905" "VDDD.n816" 4.5
resist "VDDD.n2905" "VDDD.n810" 4.5
resist "VDDD.n2905" "VDDD.n815" 4.5
resist "VDDD.n2905" "VDDD.n811" 4.5
resist "VDDD.n2905" "VDDD.n814" 4.5
resist "VDDD.n2905" "VDDD.n812" 4.5
resist "VDDD.n2905" "VDDD.n813" 4.5
resist "VDDD.n2907" "VDDD.n826" 4.5
resist "VDDD.n2907" "VDDD.n800" 4.5
resist "VDDD.n2907" "VDDD.n825" 4.5
resist "VDDD.n2907" "VDDD.n801" 4.5
resist "VDDD.n2907" "VDDD.n824" 4.5
resist "VDDD.n2907" "VDDD.n802" 4.5
resist "VDDD.n2907" "VDDD.n823" 4.5
resist "VDDD.n2907" "VDDD.n803" 4.5
resist "VDDD.n2907" "VDDD.n822" 4.5
resist "VDDD.n2907" "VDDD.n804" 4.5
resist "VDDD.n2907" "VDDD.n821" 4.5
resist "VDDD.n2907" "VDDD.n805" 4.5
resist "VDDD.n2907" "VDDD.n820" 4.5
resist "VDDD.n2907" "VDDD.n806" 4.5
resist "VDDD.n2907" "VDDD.n819" 4.5
resist "VDDD.n2907" "VDDD.n807" 4.5
resist "VDDD.n2907" "VDDD.n818" 4.5
resist "VDDD.n2907" "VDDD.n808" 4.5
resist "VDDD.n2907" "VDDD.n817" 4.5
resist "VDDD.n2907" "VDDD.n809" 4.5
resist "VDDD.n2907" "VDDD.n816" 4.5
resist "VDDD.n2907" "VDDD.n810" 4.5
resist "VDDD.n2907" "VDDD.n815" 4.5
resist "VDDD.n2907" "VDDD.n811" 4.5
resist "VDDD.n2907" "VDDD.n814" 4.5
resist "VDDD.n2907" "VDDD.n812" 4.5
resist "VDDD.n2907" "VDDD.n813" 4.5
resist "VDDD.n2908" "VDDD.n826" 4.5
resist "VDDD.n2908" "VDDD.n800" 4.5
resist "VDDD.n2908" "VDDD.n825" 4.5
resist "VDDD.n2908" "VDDD.n801" 4.5
resist "VDDD.n2908" "VDDD.n824" 4.5
resist "VDDD.n2908" "VDDD.n802" 4.5
resist "VDDD.n2908" "VDDD.n823" 4.5
resist "VDDD.n2908" "VDDD.n803" 4.5
resist "VDDD.n2908" "VDDD.n822" 4.5
resist "VDDD.n2908" "VDDD.n804" 4.5
resist "VDDD.n2908" "VDDD.n821" 4.5
resist "VDDD.n2908" "VDDD.n805" 4.5
resist "VDDD.n2908" "VDDD.n820" 4.5
resist "VDDD.n2908" "VDDD.n806" 4.5
resist "VDDD.n2908" "VDDD.n819" 4.5
resist "VDDD.n2908" "VDDD.n807" 4.5
resist "VDDD.n2908" "VDDD.n818" 4.5
resist "VDDD.n2908" "VDDD.n808" 4.5
resist "VDDD.n2908" "VDDD.n817" 4.5
resist "VDDD.n2908" "VDDD.n809" 4.5
resist "VDDD.n2908" "VDDD.n816" 4.5
resist "VDDD.n2908" "VDDD.n810" 4.5
resist "VDDD.n2908" "VDDD.n815" 4.5
resist "VDDD.n2908" "VDDD.n811" 4.5
resist "VDDD.n2908" "VDDD.n814" 4.5
resist "VDDD.n2908" "VDDD.n812" 4.5
resist "VDDD.n2908" "VDDD.n813" 4.5
resist "VDDD.n2910" "VDDD.n826" 4.5
resist "VDDD.n2910" "VDDD.n800" 4.5
resist "VDDD.n2910" "VDDD.n825" 4.5
resist "VDDD.n2910" "VDDD.n801" 4.5
resist "VDDD.n2910" "VDDD.n824" 4.5
resist "VDDD.n2910" "VDDD.n802" 4.5
resist "VDDD.n2910" "VDDD.n823" 4.5
resist "VDDD.n2910" "VDDD.n803" 4.5
resist "VDDD.n2910" "VDDD.n822" 4.5
resist "VDDD.n2910" "VDDD.n804" 4.5
resist "VDDD.n2910" "VDDD.n821" 4.5
resist "VDDD.n2910" "VDDD.n805" 4.5
resist "VDDD.n2910" "VDDD.n820" 4.5
resist "VDDD.n2910" "VDDD.n806" 4.5
resist "VDDD.n2910" "VDDD.n819" 4.5
resist "VDDD.n2910" "VDDD.n807" 4.5
resist "VDDD.n2910" "VDDD.n818" 4.5
resist "VDDD.n2910" "VDDD.n808" 4.5
resist "VDDD.n2910" "VDDD.n817" 4.5
resist "VDDD.n2910" "VDDD.n809" 4.5
resist "VDDD.n2910" "VDDD.n816" 4.5
resist "VDDD.n2910" "VDDD.n810" 4.5
resist "VDDD.n2910" "VDDD.n815" 4.5
resist "VDDD.n2910" "VDDD.n811" 4.5
resist "VDDD.n2910" "VDDD.n814" 4.5
resist "VDDD.n2910" "VDDD.n812" 4.5
resist "VDDD.n2910" "VDDD.n813" 4.5
resist "VDDD.n2911" "VDDD.n826" 4.5
resist "VDDD.n2911" "VDDD.n800" 4.5
resist "VDDD.n2911" "VDDD.n825" 4.5
resist "VDDD.n2911" "VDDD.n801" 4.5
resist "VDDD.n2911" "VDDD.n824" 4.5
resist "VDDD.n2911" "VDDD.n802" 4.5
resist "VDDD.n2911" "VDDD.n823" 4.5
resist "VDDD.n2911" "VDDD.n803" 4.5
resist "VDDD.n2911" "VDDD.n822" 4.5
resist "VDDD.n2911" "VDDD.n804" 4.5
resist "VDDD.n2911" "VDDD.n821" 4.5
resist "VDDD.n2911" "VDDD.n805" 4.5
resist "VDDD.n2911" "VDDD.n820" 4.5
resist "VDDD.n2911" "VDDD.n806" 4.5
resist "VDDD.n2911" "VDDD.n819" 4.5
resist "VDDD.n2911" "VDDD.n807" 4.5
resist "VDDD.n2911" "VDDD.n818" 4.5
resist "VDDD.n2911" "VDDD.n808" 4.5
resist "VDDD.n2911" "VDDD.n817" 4.5
resist "VDDD.n2911" "VDDD.n809" 4.5
resist "VDDD.n2911" "VDDD.n816" 4.5
resist "VDDD.n2911" "VDDD.n810" 4.5
resist "VDDD.n2911" "VDDD.n815" 4.5
resist "VDDD.n2911" "VDDD.n811" 4.5
resist "VDDD.n2911" "VDDD.n814" 4.5
resist "VDDD.n2911" "VDDD.n812" 4.5
resist "VDDD.n2911" "VDDD.n813" 4.5
resist "VDDD.n2913" "VDDD.n826" 4.5
resist "VDDD.n2913" "VDDD.n800" 4.5
resist "VDDD.n2913" "VDDD.n825" 4.5
resist "VDDD.n2913" "VDDD.n801" 4.5
resist "VDDD.n2913" "VDDD.n824" 4.5
resist "VDDD.n2913" "VDDD.n802" 4.5
resist "VDDD.n2913" "VDDD.n823" 4.5
resist "VDDD.n2913" "VDDD.n803" 4.5
resist "VDDD.n2913" "VDDD.n822" 4.5
resist "VDDD.n2913" "VDDD.n804" 4.5
resist "VDDD.n2913" "VDDD.n821" 4.5
resist "VDDD.n2913" "VDDD.n805" 4.5
resist "VDDD.n2913" "VDDD.n820" 4.5
resist "VDDD.n2913" "VDDD.n806" 4.5
resist "VDDD.n2913" "VDDD.n819" 4.5
resist "VDDD.n2913" "VDDD.n807" 4.5
resist "VDDD.n2913" "VDDD.n818" 4.5
resist "VDDD.n2913" "VDDD.n808" 4.5
resist "VDDD.n2913" "VDDD.n817" 4.5
resist "VDDD.n2913" "VDDD.n809" 4.5
resist "VDDD.n2913" "VDDD.n816" 4.5
resist "VDDD.n2913" "VDDD.n810" 4.5
resist "VDDD.n2913" "VDDD.n815" 4.5
resist "VDDD.n2913" "VDDD.n811" 4.5
resist "VDDD.n2913" "VDDD.n814" 4.5
resist "VDDD.n2913" "VDDD.n812" 4.5
resist "VDDD.n2913" "VDDD.n813" 4.5
resist "VDDD.n2914" "VDDD.n826" 4.5
resist "VDDD.n2914" "VDDD.n800" 4.5
resist "VDDD.n2914" "VDDD.n825" 4.5
resist "VDDD.n2914" "VDDD.n801" 4.5
resist "VDDD.n2914" "VDDD.n824" 4.5
resist "VDDD.n2914" "VDDD.n802" 4.5
resist "VDDD.n2914" "VDDD.n823" 4.5
resist "VDDD.n2914" "VDDD.n803" 4.5
resist "VDDD.n2914" "VDDD.n822" 4.5
resist "VDDD.n2914" "VDDD.n804" 4.5
resist "VDDD.n2914" "VDDD.n821" 4.5
resist "VDDD.n2914" "VDDD.n805" 4.5
resist "VDDD.n2914" "VDDD.n820" 4.5
resist "VDDD.n2914" "VDDD.n806" 4.5
resist "VDDD.n2914" "VDDD.n819" 4.5
resist "VDDD.n2914" "VDDD.n807" 4.5
resist "VDDD.n2914" "VDDD.n818" 4.5
resist "VDDD.n2914" "VDDD.n808" 4.5
resist "VDDD.n2914" "VDDD.n817" 4.5
resist "VDDD.n2914" "VDDD.n809" 4.5
resist "VDDD.n2914" "VDDD.n816" 4.5
resist "VDDD.n2914" "VDDD.n810" 4.5
resist "VDDD.n2914" "VDDD.n815" 4.5
resist "VDDD.n2914" "VDDD.n811" 4.5
resist "VDDD.n2914" "VDDD.n814" 4.5
resist "VDDD.n2914" "VDDD.n812" 4.5
resist "VDDD.n2914" "VDDD.n813" 4.5
resist "VDDD.n2916" "VDDD.n826" 4.5
resist "VDDD.n2916" "VDDD.n800" 4.5
resist "VDDD.n2916" "VDDD.n825" 4.5
resist "VDDD.n2916" "VDDD.n801" 4.5
resist "VDDD.n2916" "VDDD.n824" 4.5
resist "VDDD.n2916" "VDDD.n802" 4.5
resist "VDDD.n2916" "VDDD.n823" 4.5
resist "VDDD.n2916" "VDDD.n803" 4.5
resist "VDDD.n2916" "VDDD.n822" 4.5
resist "VDDD.n2916" "VDDD.n804" 4.5
resist "VDDD.n2916" "VDDD.n821" 4.5
resist "VDDD.n2916" "VDDD.n805" 4.5
resist "VDDD.n2916" "VDDD.n820" 4.5
resist "VDDD.n2916" "VDDD.n806" 4.5
resist "VDDD.n2916" "VDDD.n819" 4.5
resist "VDDD.n2916" "VDDD.n807" 4.5
resist "VDDD.n2916" "VDDD.n818" 4.5
resist "VDDD.n2916" "VDDD.n808" 4.5
resist "VDDD.n2916" "VDDD.n817" 4.5
resist "VDDD.n2916" "VDDD.n809" 4.5
resist "VDDD.n2916" "VDDD.n816" 4.5
resist "VDDD.n2916" "VDDD.n810" 4.5
resist "VDDD.n2916" "VDDD.n815" 4.5
resist "VDDD.n2916" "VDDD.n811" 4.5
resist "VDDD.n2916" "VDDD.n814" 4.5
resist "VDDD.n2916" "VDDD.n812" 4.5
resist "VDDD.n2916" "VDDD.n813" 4.5
resist "VDDD.n2930" "VDDD.n826" 4.5
resist "VDDD.n845" "VDDD.n826" 4.5
resist "VDDD.n845" "VDDD.n800" 4.5
resist "VDDD.n845" "VDDD.n813" 4.5
resist "VDDD.n4087" "VDDD.n798" 4.5
resist "VDDD.n4087" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4087" 4.5
resist "VDDD.n4175" "VDDD.n4087" 4.5
resist "VDDD.n4177" "VDDD.n4087" 4.5
resist "VDDD.n4173" "VDDD.n4087" 4.5
resist "VDDD.n4171" "VDDD.n4087" 4.5
resist "VDDD.n4163" "VDDD.n4087" 4.5
resist "VDDD.n4165" "VDDD.n4087" 4.5
resist "VDDD.n4161" "VDDD.n4087" 4.5
resist "VDDD.n4159" "VDDD.n4087" 4.5
resist "VDDD.n4151" "VDDD.n4087" 4.5
resist "VDDD.n4153" "VDDD.n4087" 4.5
resist "VDDD.n4149" "VDDD.n4087" 4.5
resist "VDDD.n4147" "VDDD.n4087" 4.5
resist "VDDD.n4139" "VDDD.n4087" 4.5
resist "VDDD.n4141" "VDDD.n4087" 4.5
resist "VDDD.n4137" "VDDD.n4087" 4.5
resist "VDDD.n4135" "VDDD.n4087" 4.5
resist "VDDD.n4127" "VDDD.n4087" 4.5
resist "VDDD.n4129" "VDDD.n4087" 4.5
resist "VDDD.n4125" "VDDD.n4087" 4.5
resist "VDDD.n4123" "VDDD.n4087" 4.5
resist "VDDD.n4115" "VDDD.n4087" 4.5
resist "VDDD.n4117" "VDDD.n4087" 4.5
resist "VDDD.n4317" "VDDD.n4057" 4.5
resist "VDDD.n4188" "VDDD.n4057" 4.5
resist "VDDD.n4057" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4057" 4.5
resist "VDDD.n4175" "VDDD.n4057" 4.5
resist "VDDD.n4177" "VDDD.n4057" 4.5
resist "VDDD.n4173" "VDDD.n4057" 4.5
resist "VDDD.n4171" "VDDD.n4057" 4.5
resist "VDDD.n4163" "VDDD.n4057" 4.5
resist "VDDD.n4165" "VDDD.n4057" 4.5
resist "VDDD.n4161" "VDDD.n4057" 4.5
resist "VDDD.n4159" "VDDD.n4057" 4.5
resist "VDDD.n4151" "VDDD.n4057" 4.5
resist "VDDD.n4153" "VDDD.n4057" 4.5
resist "VDDD.n4149" "VDDD.n4057" 4.5
resist "VDDD.n4147" "VDDD.n4057" 4.5
resist "VDDD.n4139" "VDDD.n4057" 4.5
resist "VDDD.n4141" "VDDD.n4057" 4.5
resist "VDDD.n4137" "VDDD.n4057" 4.5
resist "VDDD.n4135" "VDDD.n4057" 4.5
resist "VDDD.n4127" "VDDD.n4057" 4.5
resist "VDDD.n4129" "VDDD.n4057" 4.5
resist "VDDD.n4125" "VDDD.n4057" 4.5
resist "VDDD.n4123" "VDDD.n4057" 4.5
resist "VDDD.n4115" "VDDD.n4057" 4.5
resist "VDDD.n4117" "VDDD.n4057" 4.5
resist "VDDD.n4085" "VDDD.n4057" 4.5
resist "VDDD.n4317" "VDDD.n4086" 4.5
resist "VDDD.n4086" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4086" 4.5
resist "VDDD.n4086" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4086" 4.5
resist "VDDD.n4175" "VDDD.n4086" 4.5
resist "VDDD.n4177" "VDDD.n4086" 4.5
resist "VDDD.n4173" "VDDD.n4086" 4.5
resist "VDDD.n4171" "VDDD.n4086" 4.5
resist "VDDD.n4163" "VDDD.n4086" 4.5
resist "VDDD.n4165" "VDDD.n4086" 4.5
resist "VDDD.n4161" "VDDD.n4086" 4.5
resist "VDDD.n4159" "VDDD.n4086" 4.5
resist "VDDD.n4151" "VDDD.n4086" 4.5
resist "VDDD.n4153" "VDDD.n4086" 4.5
resist "VDDD.n4149" "VDDD.n4086" 4.5
resist "VDDD.n4147" "VDDD.n4086" 4.5
resist "VDDD.n4139" "VDDD.n4086" 4.5
resist "VDDD.n4141" "VDDD.n4086" 4.5
resist "VDDD.n4137" "VDDD.n4086" 4.5
resist "VDDD.n4135" "VDDD.n4086" 4.5
resist "VDDD.n4127" "VDDD.n4086" 4.5
resist "VDDD.n4129" "VDDD.n4086" 4.5
resist "VDDD.n4125" "VDDD.n4086" 4.5
resist "VDDD.n4123" "VDDD.n4086" 4.5
resist "VDDD.n4115" "VDDD.n4086" 4.5
resist "VDDD.n4117" "VDDD.n4086" 4.5
resist "VDDD.n4086" "VDDD.n4085" 4.5
resist "VDDD.n4317" "VDDD.n4058" 4.5
resist "VDDD.n4058" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4058" 4.5
resist "VDDD.n4058" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4058" 4.5
resist "VDDD.n4175" "VDDD.n4058" 4.5
resist "VDDD.n4177" "VDDD.n4058" 4.5
resist "VDDD.n4173" "VDDD.n4058" 4.5
resist "VDDD.n4171" "VDDD.n4058" 4.5
resist "VDDD.n4163" "VDDD.n4058" 4.5
resist "VDDD.n4165" "VDDD.n4058" 4.5
resist "VDDD.n4161" "VDDD.n4058" 4.5
resist "VDDD.n4159" "VDDD.n4058" 4.5
resist "VDDD.n4151" "VDDD.n4058" 4.5
resist "VDDD.n4153" "VDDD.n4058" 4.5
resist "VDDD.n4149" "VDDD.n4058" 4.5
resist "VDDD.n4147" "VDDD.n4058" 4.5
resist "VDDD.n4139" "VDDD.n4058" 4.5
resist "VDDD.n4141" "VDDD.n4058" 4.5
resist "VDDD.n4137" "VDDD.n4058" 4.5
resist "VDDD.n4135" "VDDD.n4058" 4.5
resist "VDDD.n4127" "VDDD.n4058" 4.5
resist "VDDD.n4129" "VDDD.n4058" 4.5
resist "VDDD.n4125" "VDDD.n4058" 4.5
resist "VDDD.n4123" "VDDD.n4058" 4.5
resist "VDDD.n4115" "VDDD.n4058" 4.5
resist "VDDD.n4117" "VDDD.n4058" 4.5
resist "VDDD.n4085" "VDDD.n4058" 4.5
resist "VDDD.n4317" "VDDD.n4084" 4.5
resist "VDDD.n4084" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4084" 4.5
resist "VDDD.n4084" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4084" 4.5
resist "VDDD.n4175" "VDDD.n4084" 4.5
resist "VDDD.n4177" "VDDD.n4084" 4.5
resist "VDDD.n4173" "VDDD.n4084" 4.5
resist "VDDD.n4171" "VDDD.n4084" 4.5
resist "VDDD.n4163" "VDDD.n4084" 4.5
resist "VDDD.n4165" "VDDD.n4084" 4.5
resist "VDDD.n4161" "VDDD.n4084" 4.5
resist "VDDD.n4159" "VDDD.n4084" 4.5
resist "VDDD.n4151" "VDDD.n4084" 4.5
resist "VDDD.n4153" "VDDD.n4084" 4.5
resist "VDDD.n4149" "VDDD.n4084" 4.5
resist "VDDD.n4147" "VDDD.n4084" 4.5
resist "VDDD.n4139" "VDDD.n4084" 4.5
resist "VDDD.n4141" "VDDD.n4084" 4.5
resist "VDDD.n4137" "VDDD.n4084" 4.5
resist "VDDD.n4135" "VDDD.n4084" 4.5
resist "VDDD.n4127" "VDDD.n4084" 4.5
resist "VDDD.n4129" "VDDD.n4084" 4.5
resist "VDDD.n4125" "VDDD.n4084" 4.5
resist "VDDD.n4123" "VDDD.n4084" 4.5
resist "VDDD.n4115" "VDDD.n4084" 4.5
resist "VDDD.n4117" "VDDD.n4084" 4.5
resist "VDDD.n4085" "VDDD.n4084" 4.5
resist "VDDD.n4317" "VDDD.n4059" 4.5
resist "VDDD.n4059" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4059" 4.5
resist "VDDD.n4059" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4059" 4.5
resist "VDDD.n4175" "VDDD.n4059" 4.5
resist "VDDD.n4177" "VDDD.n4059" 4.5
resist "VDDD.n4173" "VDDD.n4059" 4.5
resist "VDDD.n4171" "VDDD.n4059" 4.5
resist "VDDD.n4163" "VDDD.n4059" 4.5
resist "VDDD.n4165" "VDDD.n4059" 4.5
resist "VDDD.n4161" "VDDD.n4059" 4.5
resist "VDDD.n4159" "VDDD.n4059" 4.5
resist "VDDD.n4151" "VDDD.n4059" 4.5
resist "VDDD.n4153" "VDDD.n4059" 4.5
resist "VDDD.n4149" "VDDD.n4059" 4.5
resist "VDDD.n4147" "VDDD.n4059" 4.5
resist "VDDD.n4139" "VDDD.n4059" 4.5
resist "VDDD.n4141" "VDDD.n4059" 4.5
resist "VDDD.n4137" "VDDD.n4059" 4.5
resist "VDDD.n4135" "VDDD.n4059" 4.5
resist "VDDD.n4127" "VDDD.n4059" 4.5
resist "VDDD.n4129" "VDDD.n4059" 4.5
resist "VDDD.n4125" "VDDD.n4059" 4.5
resist "VDDD.n4123" "VDDD.n4059" 4.5
resist "VDDD.n4115" "VDDD.n4059" 4.5
resist "VDDD.n4117" "VDDD.n4059" 4.5
resist "VDDD.n4085" "VDDD.n4059" 4.5
resist "VDDD.n4317" "VDDD.n4083" 4.5
resist "VDDD.n4083" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4083" 4.5
resist "VDDD.n4083" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4083" 4.5
resist "VDDD.n4175" "VDDD.n4083" 4.5
resist "VDDD.n4177" "VDDD.n4083" 4.5
resist "VDDD.n4173" "VDDD.n4083" 4.5
resist "VDDD.n4171" "VDDD.n4083" 4.5
resist "VDDD.n4163" "VDDD.n4083" 4.5
resist "VDDD.n4165" "VDDD.n4083" 4.5
resist "VDDD.n4161" "VDDD.n4083" 4.5
resist "VDDD.n4159" "VDDD.n4083" 4.5
resist "VDDD.n4151" "VDDD.n4083" 4.5
resist "VDDD.n4153" "VDDD.n4083" 4.5
resist "VDDD.n4149" "VDDD.n4083" 4.5
resist "VDDD.n4147" "VDDD.n4083" 4.5
resist "VDDD.n4139" "VDDD.n4083" 4.5
resist "VDDD.n4141" "VDDD.n4083" 4.5
resist "VDDD.n4137" "VDDD.n4083" 4.5
resist "VDDD.n4135" "VDDD.n4083" 4.5
resist "VDDD.n4127" "VDDD.n4083" 4.5
resist "VDDD.n4129" "VDDD.n4083" 4.5
resist "VDDD.n4125" "VDDD.n4083" 4.5
resist "VDDD.n4123" "VDDD.n4083" 4.5
resist "VDDD.n4115" "VDDD.n4083" 4.5
resist "VDDD.n4117" "VDDD.n4083" 4.5
resist "VDDD.n4085" "VDDD.n4083" 4.5
resist "VDDD.n4317" "VDDD.n4060" 4.5
resist "VDDD.n4060" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4060" 4.5
resist "VDDD.n4060" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4060" 4.5
resist "VDDD.n4175" "VDDD.n4060" 4.5
resist "VDDD.n4177" "VDDD.n4060" 4.5
resist "VDDD.n4173" "VDDD.n4060" 4.5
resist "VDDD.n4171" "VDDD.n4060" 4.5
resist "VDDD.n4163" "VDDD.n4060" 4.5
resist "VDDD.n4165" "VDDD.n4060" 4.5
resist "VDDD.n4161" "VDDD.n4060" 4.5
resist "VDDD.n4159" "VDDD.n4060" 4.5
resist "VDDD.n4151" "VDDD.n4060" 4.5
resist "VDDD.n4153" "VDDD.n4060" 4.5
resist "VDDD.n4149" "VDDD.n4060" 4.5
resist "VDDD.n4147" "VDDD.n4060" 4.5
resist "VDDD.n4139" "VDDD.n4060" 4.5
resist "VDDD.n4141" "VDDD.n4060" 4.5
resist "VDDD.n4137" "VDDD.n4060" 4.5
resist "VDDD.n4135" "VDDD.n4060" 4.5
resist "VDDD.n4127" "VDDD.n4060" 4.5
resist "VDDD.n4129" "VDDD.n4060" 4.5
resist "VDDD.n4125" "VDDD.n4060" 4.5
resist "VDDD.n4123" "VDDD.n4060" 4.5
resist "VDDD.n4115" "VDDD.n4060" 4.5
resist "VDDD.n4117" "VDDD.n4060" 4.5
resist "VDDD.n4085" "VDDD.n4060" 4.5
resist "VDDD.n4317" "VDDD.n4082" 4.5
resist "VDDD.n4082" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4082" 4.5
resist "VDDD.n4082" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4082" 4.5
resist "VDDD.n4175" "VDDD.n4082" 4.5
resist "VDDD.n4177" "VDDD.n4082" 4.5
resist "VDDD.n4173" "VDDD.n4082" 4.5
resist "VDDD.n4171" "VDDD.n4082" 4.5
resist "VDDD.n4163" "VDDD.n4082" 4.5
resist "VDDD.n4165" "VDDD.n4082" 4.5
resist "VDDD.n4161" "VDDD.n4082" 4.5
resist "VDDD.n4159" "VDDD.n4082" 4.5
resist "VDDD.n4151" "VDDD.n4082" 4.5
resist "VDDD.n4153" "VDDD.n4082" 4.5
resist "VDDD.n4149" "VDDD.n4082" 4.5
resist "VDDD.n4147" "VDDD.n4082" 4.5
resist "VDDD.n4139" "VDDD.n4082" 4.5
resist "VDDD.n4141" "VDDD.n4082" 4.5
resist "VDDD.n4137" "VDDD.n4082" 4.5
resist "VDDD.n4135" "VDDD.n4082" 4.5
resist "VDDD.n4127" "VDDD.n4082" 4.5
resist "VDDD.n4129" "VDDD.n4082" 4.5
resist "VDDD.n4125" "VDDD.n4082" 4.5
resist "VDDD.n4123" "VDDD.n4082" 4.5
resist "VDDD.n4115" "VDDD.n4082" 4.5
resist "VDDD.n4117" "VDDD.n4082" 4.5
resist "VDDD.n4085" "VDDD.n4082" 4.5
resist "VDDD.n4317" "VDDD.n4061" 4.5
resist "VDDD.n4061" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4061" 4.5
resist "VDDD.n4061" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4061" 4.5
resist "VDDD.n4175" "VDDD.n4061" 4.5
resist "VDDD.n4177" "VDDD.n4061" 4.5
resist "VDDD.n4173" "VDDD.n4061" 4.5
resist "VDDD.n4171" "VDDD.n4061" 4.5
resist "VDDD.n4163" "VDDD.n4061" 4.5
resist "VDDD.n4165" "VDDD.n4061" 4.5
resist "VDDD.n4161" "VDDD.n4061" 4.5
resist "VDDD.n4159" "VDDD.n4061" 4.5
resist "VDDD.n4151" "VDDD.n4061" 4.5
resist "VDDD.n4153" "VDDD.n4061" 4.5
resist "VDDD.n4149" "VDDD.n4061" 4.5
resist "VDDD.n4147" "VDDD.n4061" 4.5
resist "VDDD.n4139" "VDDD.n4061" 4.5
resist "VDDD.n4141" "VDDD.n4061" 4.5
resist "VDDD.n4137" "VDDD.n4061" 4.5
resist "VDDD.n4135" "VDDD.n4061" 4.5
resist "VDDD.n4127" "VDDD.n4061" 4.5
resist "VDDD.n4129" "VDDD.n4061" 4.5
resist "VDDD.n4125" "VDDD.n4061" 4.5
resist "VDDD.n4123" "VDDD.n4061" 4.5
resist "VDDD.n4115" "VDDD.n4061" 4.5
resist "VDDD.n4117" "VDDD.n4061" 4.5
resist "VDDD.n4085" "VDDD.n4061" 4.5
resist "VDDD.n4317" "VDDD.n4081" 4.5
resist "VDDD.n4081" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4081" 4.5
resist "VDDD.n4081" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4081" 4.5
resist "VDDD.n4175" "VDDD.n4081" 4.5
resist "VDDD.n4177" "VDDD.n4081" 4.5
resist "VDDD.n4173" "VDDD.n4081" 4.5
resist "VDDD.n4171" "VDDD.n4081" 4.5
resist "VDDD.n4163" "VDDD.n4081" 4.5
resist "VDDD.n4165" "VDDD.n4081" 4.5
resist "VDDD.n4161" "VDDD.n4081" 4.5
resist "VDDD.n4159" "VDDD.n4081" 4.5
resist "VDDD.n4151" "VDDD.n4081" 4.5
resist "VDDD.n4153" "VDDD.n4081" 4.5
resist "VDDD.n4149" "VDDD.n4081" 4.5
resist "VDDD.n4147" "VDDD.n4081" 4.5
resist "VDDD.n4139" "VDDD.n4081" 4.5
resist "VDDD.n4141" "VDDD.n4081" 4.5
resist "VDDD.n4137" "VDDD.n4081" 4.5
resist "VDDD.n4135" "VDDD.n4081" 4.5
resist "VDDD.n4127" "VDDD.n4081" 4.5
resist "VDDD.n4129" "VDDD.n4081" 4.5
resist "VDDD.n4125" "VDDD.n4081" 4.5
resist "VDDD.n4123" "VDDD.n4081" 4.5
resist "VDDD.n4115" "VDDD.n4081" 4.5
resist "VDDD.n4117" "VDDD.n4081" 4.5
resist "VDDD.n4085" "VDDD.n4081" 4.5
resist "VDDD.n4317" "VDDD.n4062" 4.5
resist "VDDD.n4062" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4062" 4.5
resist "VDDD.n4062" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4062" 4.5
resist "VDDD.n4175" "VDDD.n4062" 4.5
resist "VDDD.n4177" "VDDD.n4062" 4.5
resist "VDDD.n4173" "VDDD.n4062" 4.5
resist "VDDD.n4171" "VDDD.n4062" 4.5
resist "VDDD.n4163" "VDDD.n4062" 4.5
resist "VDDD.n4165" "VDDD.n4062" 4.5
resist "VDDD.n4161" "VDDD.n4062" 4.5
resist "VDDD.n4159" "VDDD.n4062" 4.5
resist "VDDD.n4151" "VDDD.n4062" 4.5
resist "VDDD.n4153" "VDDD.n4062" 4.5
resist "VDDD.n4149" "VDDD.n4062" 4.5
resist "VDDD.n4147" "VDDD.n4062" 4.5
resist "VDDD.n4139" "VDDD.n4062" 4.5
resist "VDDD.n4141" "VDDD.n4062" 4.5
resist "VDDD.n4137" "VDDD.n4062" 4.5
resist "VDDD.n4135" "VDDD.n4062" 4.5
resist "VDDD.n4127" "VDDD.n4062" 4.5
resist "VDDD.n4129" "VDDD.n4062" 4.5
resist "VDDD.n4125" "VDDD.n4062" 4.5
resist "VDDD.n4123" "VDDD.n4062" 4.5
resist "VDDD.n4115" "VDDD.n4062" 4.5
resist "VDDD.n4117" "VDDD.n4062" 4.5
resist "VDDD.n4085" "VDDD.n4062" 4.5
resist "VDDD.n4317" "VDDD.n4080" 4.5
resist "VDDD.n4080" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4080" 4.5
resist "VDDD.n4080" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4080" 4.5
resist "VDDD.n4175" "VDDD.n4080" 4.5
resist "VDDD.n4177" "VDDD.n4080" 4.5
resist "VDDD.n4173" "VDDD.n4080" 4.5
resist "VDDD.n4171" "VDDD.n4080" 4.5
resist "VDDD.n4163" "VDDD.n4080" 4.5
resist "VDDD.n4165" "VDDD.n4080" 4.5
resist "VDDD.n4161" "VDDD.n4080" 4.5
resist "VDDD.n4159" "VDDD.n4080" 4.5
resist "VDDD.n4151" "VDDD.n4080" 4.5
resist "VDDD.n4153" "VDDD.n4080" 4.5
resist "VDDD.n4149" "VDDD.n4080" 4.5
resist "VDDD.n4147" "VDDD.n4080" 4.5
resist "VDDD.n4139" "VDDD.n4080" 4.5
resist "VDDD.n4141" "VDDD.n4080" 4.5
resist "VDDD.n4137" "VDDD.n4080" 4.5
resist "VDDD.n4135" "VDDD.n4080" 4.5
resist "VDDD.n4127" "VDDD.n4080" 4.5
resist "VDDD.n4129" "VDDD.n4080" 4.5
resist "VDDD.n4125" "VDDD.n4080" 4.5
resist "VDDD.n4123" "VDDD.n4080" 4.5
resist "VDDD.n4115" "VDDD.n4080" 4.5
resist "VDDD.n4117" "VDDD.n4080" 4.5
resist "VDDD.n4085" "VDDD.n4080" 4.5
resist "VDDD.n4317" "VDDD.n4063" 4.5
resist "VDDD.n4063" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4063" 4.5
resist "VDDD.n4063" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4063" 4.5
resist "VDDD.n4175" "VDDD.n4063" 4.5
resist "VDDD.n4177" "VDDD.n4063" 4.5
resist "VDDD.n4173" "VDDD.n4063" 4.5
resist "VDDD.n4171" "VDDD.n4063" 4.5
resist "VDDD.n4163" "VDDD.n4063" 4.5
resist "VDDD.n4165" "VDDD.n4063" 4.5
resist "VDDD.n4161" "VDDD.n4063" 4.5
resist "VDDD.n4159" "VDDD.n4063" 4.5
resist "VDDD.n4151" "VDDD.n4063" 4.5
resist "VDDD.n4153" "VDDD.n4063" 4.5
resist "VDDD.n4149" "VDDD.n4063" 4.5
resist "VDDD.n4147" "VDDD.n4063" 4.5
resist "VDDD.n4139" "VDDD.n4063" 4.5
resist "VDDD.n4141" "VDDD.n4063" 4.5
resist "VDDD.n4137" "VDDD.n4063" 4.5
resist "VDDD.n4135" "VDDD.n4063" 4.5
resist "VDDD.n4127" "VDDD.n4063" 4.5
resist "VDDD.n4129" "VDDD.n4063" 4.5
resist "VDDD.n4125" "VDDD.n4063" 4.5
resist "VDDD.n4123" "VDDD.n4063" 4.5
resist "VDDD.n4115" "VDDD.n4063" 4.5
resist "VDDD.n4117" "VDDD.n4063" 4.5
resist "VDDD.n4085" "VDDD.n4063" 4.5
resist "VDDD.n4317" "VDDD.n4079" 4.5
resist "VDDD.n4079" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4079" 4.5
resist "VDDD.n4079" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4079" 4.5
resist "VDDD.n4175" "VDDD.n4079" 4.5
resist "VDDD.n4177" "VDDD.n4079" 4.5
resist "VDDD.n4173" "VDDD.n4079" 4.5
resist "VDDD.n4171" "VDDD.n4079" 4.5
resist "VDDD.n4163" "VDDD.n4079" 4.5
resist "VDDD.n4165" "VDDD.n4079" 4.5
resist "VDDD.n4161" "VDDD.n4079" 4.5
resist "VDDD.n4159" "VDDD.n4079" 4.5
resist "VDDD.n4151" "VDDD.n4079" 4.5
resist "VDDD.n4153" "VDDD.n4079" 4.5
resist "VDDD.n4149" "VDDD.n4079" 4.5
resist "VDDD.n4147" "VDDD.n4079" 4.5
resist "VDDD.n4139" "VDDD.n4079" 4.5
resist "VDDD.n4141" "VDDD.n4079" 4.5
resist "VDDD.n4137" "VDDD.n4079" 4.5
resist "VDDD.n4135" "VDDD.n4079" 4.5
resist "VDDD.n4127" "VDDD.n4079" 4.5
resist "VDDD.n4129" "VDDD.n4079" 4.5
resist "VDDD.n4125" "VDDD.n4079" 4.5
resist "VDDD.n4123" "VDDD.n4079" 4.5
resist "VDDD.n4115" "VDDD.n4079" 4.5
resist "VDDD.n4117" "VDDD.n4079" 4.5
resist "VDDD.n4085" "VDDD.n4079" 4.5
resist "VDDD.n4317" "VDDD.n4064" 4.5
resist "VDDD.n4064" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4064" 4.5
resist "VDDD.n4064" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4064" 4.5
resist "VDDD.n4175" "VDDD.n4064" 4.5
resist "VDDD.n4177" "VDDD.n4064" 4.5
resist "VDDD.n4173" "VDDD.n4064" 4.5
resist "VDDD.n4171" "VDDD.n4064" 4.5
resist "VDDD.n4163" "VDDD.n4064" 4.5
resist "VDDD.n4165" "VDDD.n4064" 4.5
resist "VDDD.n4161" "VDDD.n4064" 4.5
resist "VDDD.n4159" "VDDD.n4064" 4.5
resist "VDDD.n4151" "VDDD.n4064" 4.5
resist "VDDD.n4153" "VDDD.n4064" 4.5
resist "VDDD.n4149" "VDDD.n4064" 4.5
resist "VDDD.n4147" "VDDD.n4064" 4.5
resist "VDDD.n4139" "VDDD.n4064" 4.5
resist "VDDD.n4141" "VDDD.n4064" 4.5
resist "VDDD.n4137" "VDDD.n4064" 4.5
resist "VDDD.n4135" "VDDD.n4064" 4.5
resist "VDDD.n4127" "VDDD.n4064" 4.5
resist "VDDD.n4129" "VDDD.n4064" 4.5
resist "VDDD.n4125" "VDDD.n4064" 4.5
resist "VDDD.n4123" "VDDD.n4064" 4.5
resist "VDDD.n4115" "VDDD.n4064" 4.5
resist "VDDD.n4117" "VDDD.n4064" 4.5
resist "VDDD.n4085" "VDDD.n4064" 4.5
resist "VDDD.n4317" "VDDD.n4078" 4.5
resist "VDDD.n4078" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4078" 4.5
resist "VDDD.n4078" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4078" 4.5
resist "VDDD.n4175" "VDDD.n4078" 4.5
resist "VDDD.n4177" "VDDD.n4078" 4.5
resist "VDDD.n4173" "VDDD.n4078" 4.5
resist "VDDD.n4171" "VDDD.n4078" 4.5
resist "VDDD.n4163" "VDDD.n4078" 4.5
resist "VDDD.n4165" "VDDD.n4078" 4.5
resist "VDDD.n4161" "VDDD.n4078" 4.5
resist "VDDD.n4159" "VDDD.n4078" 4.5
resist "VDDD.n4151" "VDDD.n4078" 4.5
resist "VDDD.n4153" "VDDD.n4078" 4.5
resist "VDDD.n4149" "VDDD.n4078" 4.5
resist "VDDD.n4147" "VDDD.n4078" 4.5
resist "VDDD.n4139" "VDDD.n4078" 4.5
resist "VDDD.n4141" "VDDD.n4078" 4.5
resist "VDDD.n4137" "VDDD.n4078" 4.5
resist "VDDD.n4135" "VDDD.n4078" 4.5
resist "VDDD.n4127" "VDDD.n4078" 4.5
resist "VDDD.n4129" "VDDD.n4078" 4.5
resist "VDDD.n4125" "VDDD.n4078" 4.5
resist "VDDD.n4123" "VDDD.n4078" 4.5
resist "VDDD.n4115" "VDDD.n4078" 4.5
resist "VDDD.n4117" "VDDD.n4078" 4.5
resist "VDDD.n4085" "VDDD.n4078" 4.5
resist "VDDD.n4317" "VDDD.n4065" 4.5
resist "VDDD.n4065" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4065" 4.5
resist "VDDD.n4065" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4065" 4.5
resist "VDDD.n4175" "VDDD.n4065" 4.5
resist "VDDD.n4177" "VDDD.n4065" 4.5
resist "VDDD.n4173" "VDDD.n4065" 4.5
resist "VDDD.n4171" "VDDD.n4065" 4.5
resist "VDDD.n4163" "VDDD.n4065" 4.5
resist "VDDD.n4165" "VDDD.n4065" 4.5
resist "VDDD.n4161" "VDDD.n4065" 4.5
resist "VDDD.n4159" "VDDD.n4065" 4.5
resist "VDDD.n4151" "VDDD.n4065" 4.5
resist "VDDD.n4153" "VDDD.n4065" 4.5
resist "VDDD.n4149" "VDDD.n4065" 4.5
resist "VDDD.n4147" "VDDD.n4065" 4.5
resist "VDDD.n4139" "VDDD.n4065" 4.5
resist "VDDD.n4141" "VDDD.n4065" 4.5
resist "VDDD.n4137" "VDDD.n4065" 4.5
resist "VDDD.n4135" "VDDD.n4065" 4.5
resist "VDDD.n4127" "VDDD.n4065" 4.5
resist "VDDD.n4129" "VDDD.n4065" 4.5
resist "VDDD.n4125" "VDDD.n4065" 4.5
resist "VDDD.n4123" "VDDD.n4065" 4.5
resist "VDDD.n4115" "VDDD.n4065" 4.5
resist "VDDD.n4117" "VDDD.n4065" 4.5
resist "VDDD.n4085" "VDDD.n4065" 4.5
resist "VDDD.n4317" "VDDD.n4077" 4.5
resist "VDDD.n4077" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4077" 4.5
resist "VDDD.n4077" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4077" 4.5
resist "VDDD.n4175" "VDDD.n4077" 4.5
resist "VDDD.n4177" "VDDD.n4077" 4.5
resist "VDDD.n4173" "VDDD.n4077" 4.5
resist "VDDD.n4171" "VDDD.n4077" 4.5
resist "VDDD.n4163" "VDDD.n4077" 4.5
resist "VDDD.n4165" "VDDD.n4077" 4.5
resist "VDDD.n4161" "VDDD.n4077" 4.5
resist "VDDD.n4159" "VDDD.n4077" 4.5
resist "VDDD.n4151" "VDDD.n4077" 4.5
resist "VDDD.n4153" "VDDD.n4077" 4.5
resist "VDDD.n4149" "VDDD.n4077" 4.5
resist "VDDD.n4147" "VDDD.n4077" 4.5
resist "VDDD.n4139" "VDDD.n4077" 4.5
resist "VDDD.n4141" "VDDD.n4077" 4.5
resist "VDDD.n4137" "VDDD.n4077" 4.5
resist "VDDD.n4135" "VDDD.n4077" 4.5
resist "VDDD.n4127" "VDDD.n4077" 4.5
resist "VDDD.n4129" "VDDD.n4077" 4.5
resist "VDDD.n4125" "VDDD.n4077" 4.5
resist "VDDD.n4123" "VDDD.n4077" 4.5
resist "VDDD.n4115" "VDDD.n4077" 4.5
resist "VDDD.n4117" "VDDD.n4077" 4.5
resist "VDDD.n4085" "VDDD.n4077" 4.5
resist "VDDD.n4317" "VDDD.n4066" 4.5
resist "VDDD.n4066" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4066" 4.5
resist "VDDD.n4066" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4066" 4.5
resist "VDDD.n4175" "VDDD.n4066" 4.5
resist "VDDD.n4177" "VDDD.n4066" 4.5
resist "VDDD.n4173" "VDDD.n4066" 4.5
resist "VDDD.n4171" "VDDD.n4066" 4.5
resist "VDDD.n4163" "VDDD.n4066" 4.5
resist "VDDD.n4165" "VDDD.n4066" 4.5
resist "VDDD.n4161" "VDDD.n4066" 4.5
resist "VDDD.n4159" "VDDD.n4066" 4.5
resist "VDDD.n4151" "VDDD.n4066" 4.5
resist "VDDD.n4153" "VDDD.n4066" 4.5
resist "VDDD.n4149" "VDDD.n4066" 4.5
resist "VDDD.n4147" "VDDD.n4066" 4.5
resist "VDDD.n4139" "VDDD.n4066" 4.5
resist "VDDD.n4141" "VDDD.n4066" 4.5
resist "VDDD.n4137" "VDDD.n4066" 4.5
resist "VDDD.n4135" "VDDD.n4066" 4.5
resist "VDDD.n4127" "VDDD.n4066" 4.5
resist "VDDD.n4129" "VDDD.n4066" 4.5
resist "VDDD.n4125" "VDDD.n4066" 4.5
resist "VDDD.n4123" "VDDD.n4066" 4.5
resist "VDDD.n4115" "VDDD.n4066" 4.5
resist "VDDD.n4117" "VDDD.n4066" 4.5
resist "VDDD.n4085" "VDDD.n4066" 4.5
resist "VDDD.n4317" "VDDD.n4076" 4.5
resist "VDDD.n4076" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4076" 4.5
resist "VDDD.n4076" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4076" 4.5
resist "VDDD.n4175" "VDDD.n4076" 4.5
resist "VDDD.n4177" "VDDD.n4076" 4.5
resist "VDDD.n4173" "VDDD.n4076" 4.5
resist "VDDD.n4171" "VDDD.n4076" 4.5
resist "VDDD.n4163" "VDDD.n4076" 4.5
resist "VDDD.n4165" "VDDD.n4076" 4.5
resist "VDDD.n4161" "VDDD.n4076" 4.5
resist "VDDD.n4159" "VDDD.n4076" 4.5
resist "VDDD.n4151" "VDDD.n4076" 4.5
resist "VDDD.n4153" "VDDD.n4076" 4.5
resist "VDDD.n4149" "VDDD.n4076" 4.5
resist "VDDD.n4147" "VDDD.n4076" 4.5
resist "VDDD.n4139" "VDDD.n4076" 4.5
resist "VDDD.n4141" "VDDD.n4076" 4.5
resist "VDDD.n4137" "VDDD.n4076" 4.5
resist "VDDD.n4135" "VDDD.n4076" 4.5
resist "VDDD.n4127" "VDDD.n4076" 4.5
resist "VDDD.n4129" "VDDD.n4076" 4.5
resist "VDDD.n4125" "VDDD.n4076" 4.5
resist "VDDD.n4123" "VDDD.n4076" 4.5
resist "VDDD.n4115" "VDDD.n4076" 4.5
resist "VDDD.n4117" "VDDD.n4076" 4.5
resist "VDDD.n4085" "VDDD.n4076" 4.5
resist "VDDD.n4317" "VDDD.n4067" 4.5
resist "VDDD.n4067" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4067" 4.5
resist "VDDD.n4067" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4067" 4.5
resist "VDDD.n4175" "VDDD.n4067" 4.5
resist "VDDD.n4177" "VDDD.n4067" 4.5
resist "VDDD.n4173" "VDDD.n4067" 4.5
resist "VDDD.n4171" "VDDD.n4067" 4.5
resist "VDDD.n4163" "VDDD.n4067" 4.5
resist "VDDD.n4165" "VDDD.n4067" 4.5
resist "VDDD.n4161" "VDDD.n4067" 4.5
resist "VDDD.n4159" "VDDD.n4067" 4.5
resist "VDDD.n4151" "VDDD.n4067" 4.5
resist "VDDD.n4153" "VDDD.n4067" 4.5
resist "VDDD.n4149" "VDDD.n4067" 4.5
resist "VDDD.n4147" "VDDD.n4067" 4.5
resist "VDDD.n4139" "VDDD.n4067" 4.5
resist "VDDD.n4141" "VDDD.n4067" 4.5
resist "VDDD.n4137" "VDDD.n4067" 4.5
resist "VDDD.n4135" "VDDD.n4067" 4.5
resist "VDDD.n4127" "VDDD.n4067" 4.5
resist "VDDD.n4129" "VDDD.n4067" 4.5
resist "VDDD.n4125" "VDDD.n4067" 4.5
resist "VDDD.n4123" "VDDD.n4067" 4.5
resist "VDDD.n4115" "VDDD.n4067" 4.5
resist "VDDD.n4117" "VDDD.n4067" 4.5
resist "VDDD.n4085" "VDDD.n4067" 4.5
resist "VDDD.n4317" "VDDD.n4075" 4.5
resist "VDDD.n4075" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4075" 4.5
resist "VDDD.n4075" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4075" 4.5
resist "VDDD.n4175" "VDDD.n4075" 4.5
resist "VDDD.n4177" "VDDD.n4075" 4.5
resist "VDDD.n4173" "VDDD.n4075" 4.5
resist "VDDD.n4171" "VDDD.n4075" 4.5
resist "VDDD.n4163" "VDDD.n4075" 4.5
resist "VDDD.n4165" "VDDD.n4075" 4.5
resist "VDDD.n4161" "VDDD.n4075" 4.5
resist "VDDD.n4159" "VDDD.n4075" 4.5
resist "VDDD.n4151" "VDDD.n4075" 4.5
resist "VDDD.n4153" "VDDD.n4075" 4.5
resist "VDDD.n4149" "VDDD.n4075" 4.5
resist "VDDD.n4147" "VDDD.n4075" 4.5
resist "VDDD.n4139" "VDDD.n4075" 4.5
resist "VDDD.n4141" "VDDD.n4075" 4.5
resist "VDDD.n4137" "VDDD.n4075" 4.5
resist "VDDD.n4135" "VDDD.n4075" 4.5
resist "VDDD.n4127" "VDDD.n4075" 4.5
resist "VDDD.n4129" "VDDD.n4075" 4.5
resist "VDDD.n4125" "VDDD.n4075" 4.5
resist "VDDD.n4123" "VDDD.n4075" 4.5
resist "VDDD.n4115" "VDDD.n4075" 4.5
resist "VDDD.n4117" "VDDD.n4075" 4.5
resist "VDDD.n4085" "VDDD.n4075" 4.5
resist "VDDD.n4317" "VDDD.n4068" 4.5
resist "VDDD.n4068" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4068" 4.5
resist "VDDD.n4068" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4068" 4.5
resist "VDDD.n4175" "VDDD.n4068" 4.5
resist "VDDD.n4177" "VDDD.n4068" 4.5
resist "VDDD.n4173" "VDDD.n4068" 4.5
resist "VDDD.n4171" "VDDD.n4068" 4.5
resist "VDDD.n4163" "VDDD.n4068" 4.5
resist "VDDD.n4165" "VDDD.n4068" 4.5
resist "VDDD.n4161" "VDDD.n4068" 4.5
resist "VDDD.n4159" "VDDD.n4068" 4.5
resist "VDDD.n4151" "VDDD.n4068" 4.5
resist "VDDD.n4153" "VDDD.n4068" 4.5
resist "VDDD.n4149" "VDDD.n4068" 4.5
resist "VDDD.n4147" "VDDD.n4068" 4.5
resist "VDDD.n4139" "VDDD.n4068" 4.5
resist "VDDD.n4141" "VDDD.n4068" 4.5
resist "VDDD.n4137" "VDDD.n4068" 4.5
resist "VDDD.n4135" "VDDD.n4068" 4.5
resist "VDDD.n4127" "VDDD.n4068" 4.5
resist "VDDD.n4129" "VDDD.n4068" 4.5
resist "VDDD.n4125" "VDDD.n4068" 4.5
resist "VDDD.n4123" "VDDD.n4068" 4.5
resist "VDDD.n4115" "VDDD.n4068" 4.5
resist "VDDD.n4117" "VDDD.n4068" 4.5
resist "VDDD.n4085" "VDDD.n4068" 4.5
resist "VDDD.n4317" "VDDD.n4074" 4.5
resist "VDDD.n4074" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4074" 4.5
resist "VDDD.n4074" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4074" 4.5
resist "VDDD.n4175" "VDDD.n4074" 4.5
resist "VDDD.n4177" "VDDD.n4074" 4.5
resist "VDDD.n4173" "VDDD.n4074" 4.5
resist "VDDD.n4171" "VDDD.n4074" 4.5
resist "VDDD.n4163" "VDDD.n4074" 4.5
resist "VDDD.n4165" "VDDD.n4074" 4.5
resist "VDDD.n4161" "VDDD.n4074" 4.5
resist "VDDD.n4159" "VDDD.n4074" 4.5
resist "VDDD.n4151" "VDDD.n4074" 4.5
resist "VDDD.n4153" "VDDD.n4074" 4.5
resist "VDDD.n4149" "VDDD.n4074" 4.5
resist "VDDD.n4147" "VDDD.n4074" 4.5
resist "VDDD.n4139" "VDDD.n4074" 4.5
resist "VDDD.n4141" "VDDD.n4074" 4.5
resist "VDDD.n4137" "VDDD.n4074" 4.5
resist "VDDD.n4135" "VDDD.n4074" 4.5
resist "VDDD.n4127" "VDDD.n4074" 4.5
resist "VDDD.n4129" "VDDD.n4074" 4.5
resist "VDDD.n4125" "VDDD.n4074" 4.5
resist "VDDD.n4123" "VDDD.n4074" 4.5
resist "VDDD.n4115" "VDDD.n4074" 4.5
resist "VDDD.n4117" "VDDD.n4074" 4.5
resist "VDDD.n4085" "VDDD.n4074" 4.5
resist "VDDD.n4317" "VDDD.n4069" 4.5
resist "VDDD.n4069" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4069" 4.5
resist "VDDD.n4069" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4069" 4.5
resist "VDDD.n4175" "VDDD.n4069" 4.5
resist "VDDD.n4177" "VDDD.n4069" 4.5
resist "VDDD.n4173" "VDDD.n4069" 4.5
resist "VDDD.n4171" "VDDD.n4069" 4.5
resist "VDDD.n4163" "VDDD.n4069" 4.5
resist "VDDD.n4165" "VDDD.n4069" 4.5
resist "VDDD.n4161" "VDDD.n4069" 4.5
resist "VDDD.n4159" "VDDD.n4069" 4.5
resist "VDDD.n4151" "VDDD.n4069" 4.5
resist "VDDD.n4153" "VDDD.n4069" 4.5
resist "VDDD.n4149" "VDDD.n4069" 4.5
resist "VDDD.n4147" "VDDD.n4069" 4.5
resist "VDDD.n4139" "VDDD.n4069" 4.5
resist "VDDD.n4141" "VDDD.n4069" 4.5
resist "VDDD.n4137" "VDDD.n4069" 4.5
resist "VDDD.n4135" "VDDD.n4069" 4.5
resist "VDDD.n4127" "VDDD.n4069" 4.5
resist "VDDD.n4129" "VDDD.n4069" 4.5
resist "VDDD.n4125" "VDDD.n4069" 4.5
resist "VDDD.n4123" "VDDD.n4069" 4.5
resist "VDDD.n4115" "VDDD.n4069" 4.5
resist "VDDD.n4117" "VDDD.n4069" 4.5
resist "VDDD.n4085" "VDDD.n4069" 4.5
resist "VDDD.n4317" "VDDD.n4073" 4.5
resist "VDDD.n4073" "VDDD.n798" 4.5
resist "VDDD.n4188" "VDDD.n4073" 4.5
resist "VDDD.n4073" "VDDD.n797" 4.5
resist "VDDD.n4183" "VDDD.n4073" 4.5
resist "VDDD.n4175" "VDDD.n4073" 4.5
resist "VDDD.n4177" "VDDD.n4073" 4.5
resist "VDDD.n4173" "VDDD.n4073" 4.5
resist "VDDD.n4171" "VDDD.n4073" 4.5
resist "VDDD.n4163" "VDDD.n4073" 4.5
resist "VDDD.n4165" "VDDD.n4073" 4.5
resist "VDDD.n4161" "VDDD.n4073" 4.5
resist "VDDD.n4159" "VDDD.n4073" 4.5
resist "VDDD.n4151" "VDDD.n4073" 4.5
resist "VDDD.n4153" "VDDD.n4073" 4.5
resist "VDDD.n4149" "VDDD.n4073" 4.5
resist "VDDD.n4147" "VDDD.n4073" 4.5
resist "VDDD.n4139" "VDDD.n4073" 4.5
resist "VDDD.n4141" "VDDD.n4073" 4.5
resist "VDDD.n4137" "VDDD.n4073" 4.5
resist "VDDD.n4135" "VDDD.n4073" 4.5
resist "VDDD.n4127" "VDDD.n4073" 4.5
resist "VDDD.n4129" "VDDD.n4073" 4.5
resist "VDDD.n4125" "VDDD.n4073" 4.5
resist "VDDD.n4123" "VDDD.n4073" 4.5
resist "VDDD.n4115" "VDDD.n4073" 4.5
resist "VDDD.n4117" "VDDD.n4073" 4.5
resist "VDDD.n4085" "VDDD.n4073" 4.5
resist "VDDD.n4317" "VDDD.n4070" 4.5
resist "VDDD.n4175" "VDDD.n4070" 4.5
resist "VDDD.n4177" "VDDD.n4070" 4.5
resist "VDDD.n4173" "VDDD.n4070" 4.5
resist "VDDD.n4171" "VDDD.n4070" 4.5
resist "VDDD.n4163" "VDDD.n4070" 4.5
resist "VDDD.n4165" "VDDD.n4070" 4.5
resist "VDDD.n4161" "VDDD.n4070" 4.5
resist "VDDD.n4159" "VDDD.n4070" 4.5
resist "VDDD.n4151" "VDDD.n4070" 4.5
resist "VDDD.n4153" "VDDD.n4070" 4.5
resist "VDDD.n4149" "VDDD.n4070" 4.5
resist "VDDD.n4147" "VDDD.n4070" 4.5
resist "VDDD.n4139" "VDDD.n4070" 4.5
resist "VDDD.n4141" "VDDD.n4070" 4.5
resist "VDDD.n4137" "VDDD.n4070" 4.5
resist "VDDD.n4135" "VDDD.n4070" 4.5
resist "VDDD.n4127" "VDDD.n4070" 4.5
resist "VDDD.n4129" "VDDD.n4070" 4.5
resist "VDDD.n4125" "VDDD.n4070" 4.5
resist "VDDD.n4123" "VDDD.n4070" 4.5
resist "VDDD.n4115" "VDDD.n4070" 4.5
resist "VDDD.n4117" "VDDD.n4070" 4.5
resist "VDDD.n4085" "VDDD.n4070" 4.5
resist "VDDD.n4317" "VDDD.n4072" 4.5
resist "VDDD.n4072" "VDDD.n798" 4.5
resist "VDDD.n4183" "VDDD.n4072" 4.5
resist "VDDD.n4085" "VDDD.n4072" 4.5
resist "VDDD.n4318" "VDDD.n4317" 4.5
resist "VDDD.n4318" "VDDD.n798" 4.5
resist "VDDD.n4318" "VDDD.n797" 4.5
resist "VDDD.n4319" "VDDD.n4318" 4.5
resist "VDDD.n5064" "VDDD.n5063" 4.5
resist "VDDD.n5064" "VDDD.n256" 4.5
resist "VDDD.n5064" "VDDD.n220" 4.5
resist "VDDD.n5064" "VDDD.n255" 4.5
resist "VDDD.n5064" "VDDD.n221" 4.5
resist "VDDD.n5064" "VDDD.n253" 4.5
resist "VDDD.n5064" "VDDD.n222" 4.5
resist "VDDD.n5064" "VDDD.n251" 4.5
resist "VDDD.n5064" "VDDD.n223" 4.5
resist "VDDD.n5064" "VDDD.n249" 4.5
resist "VDDD.n5064" "VDDD.n224" 4.5
resist "VDDD.n5064" "VDDD.n247" 4.5
resist "VDDD.n5064" "VDDD.n225" 4.5
resist "VDDD.n5064" "VDDD.n245" 4.5
resist "VDDD.n5064" "VDDD.n226" 4.5
resist "VDDD.n5064" "VDDD.n243" 4.5
resist "VDDD.n5064" "VDDD.n227" 4.5
resist "VDDD.n5064" "VDDD.n241" 4.5
resist "VDDD.n5064" "VDDD.n228" 4.5
resist "VDDD.n5064" "VDDD.n239" 4.5
resist "VDDD.n5064" "VDDD.n229" 4.5
resist "VDDD.n5064" "VDDD.n237" 4.5
resist "VDDD.n5064" "VDDD.n230" 4.5
resist "VDDD.n5064" "VDDD.n235" 4.5
resist "VDDD.n5064" "VDDD.n231" 4.5
resist "VDDD.n5064" "VDDD.n233" 4.5
resist "VDDD.n5065" "VDDD.n5064" 4.5
resist "VDDD.n5063" "VDDD.n191" 4.5
resist "VDDD.n5061" "VDDD.n191" 4.5
resist "VDDD.n256" "VDDD.n191" 4.5
resist "VDDD.n220" "VDDD.n191" 4.5
resist "VDDD.n255" "VDDD.n191" 4.5
resist "VDDD.n221" "VDDD.n191" 4.5
resist "VDDD.n253" "VDDD.n191" 4.5
resist "VDDD.n222" "VDDD.n191" 4.5
resist "VDDD.n251" "VDDD.n191" 4.5
resist "VDDD.n223" "VDDD.n191" 4.5
resist "VDDD.n249" "VDDD.n191" 4.5
resist "VDDD.n224" "VDDD.n191" 4.5
resist "VDDD.n247" "VDDD.n191" 4.5
resist "VDDD.n225" "VDDD.n191" 4.5
resist "VDDD.n245" "VDDD.n191" 4.5
resist "VDDD.n226" "VDDD.n191" 4.5
resist "VDDD.n243" "VDDD.n191" 4.5
resist "VDDD.n227" "VDDD.n191" 4.5
resist "VDDD.n241" "VDDD.n191" 4.5
resist "VDDD.n228" "VDDD.n191" 4.5
resist "VDDD.n239" "VDDD.n191" 4.5
resist "VDDD.n229" "VDDD.n191" 4.5
resist "VDDD.n237" "VDDD.n191" 4.5
resist "VDDD.n230" "VDDD.n191" 4.5
resist "VDDD.n235" "VDDD.n191" 4.5
resist "VDDD.n231" "VDDD.n191" 4.5
resist "VDDD.n233" "VDDD.n191" 4.5
resist "VDDD.n5065" "VDDD.n191" 4.5
resist "VDDD.n5063" "VDDD.n218" 4.5
resist "VDDD.n5061" "VDDD.n218" 4.5
resist "VDDD.n256" "VDDD.n218" 4.5
resist "VDDD.n220" "VDDD.n218" 4.5
resist "VDDD.n255" "VDDD.n218" 4.5
resist "VDDD.n221" "VDDD.n218" 4.5
resist "VDDD.n253" "VDDD.n218" 4.5
resist "VDDD.n222" "VDDD.n218" 4.5
resist "VDDD.n251" "VDDD.n218" 4.5
resist "VDDD.n223" "VDDD.n218" 4.5
resist "VDDD.n249" "VDDD.n218" 4.5
resist "VDDD.n224" "VDDD.n218" 4.5
resist "VDDD.n247" "VDDD.n218" 4.5
resist "VDDD.n225" "VDDD.n218" 4.5
resist "VDDD.n245" "VDDD.n218" 4.5
resist "VDDD.n226" "VDDD.n218" 4.5
resist "VDDD.n243" "VDDD.n218" 4.5
resist "VDDD.n227" "VDDD.n218" 4.5
resist "VDDD.n241" "VDDD.n218" 4.5
resist "VDDD.n228" "VDDD.n218" 4.5
resist "VDDD.n239" "VDDD.n218" 4.5
resist "VDDD.n229" "VDDD.n218" 4.5
resist "VDDD.n237" "VDDD.n218" 4.5
resist "VDDD.n230" "VDDD.n218" 4.5
resist "VDDD.n235" "VDDD.n218" 4.5
resist "VDDD.n231" "VDDD.n218" 4.5
resist "VDDD.n233" "VDDD.n218" 4.5
resist "VDDD.n5065" "VDDD.n218" 4.5
resist "VDDD.n5063" "VDDD.n192" 4.5
resist "VDDD.n5061" "VDDD.n192" 4.5
resist "VDDD.n256" "VDDD.n192" 4.5
resist "VDDD.n220" "VDDD.n192" 4.5
resist "VDDD.n255" "VDDD.n192" 4.5
resist "VDDD.n221" "VDDD.n192" 4.5
resist "VDDD.n253" "VDDD.n192" 4.5
resist "VDDD.n222" "VDDD.n192" 4.5
resist "VDDD.n251" "VDDD.n192" 4.5
resist "VDDD.n223" "VDDD.n192" 4.5
resist "VDDD.n249" "VDDD.n192" 4.5
resist "VDDD.n224" "VDDD.n192" 4.5
resist "VDDD.n247" "VDDD.n192" 4.5
resist "VDDD.n225" "VDDD.n192" 4.5
resist "VDDD.n245" "VDDD.n192" 4.5
resist "VDDD.n226" "VDDD.n192" 4.5
resist "VDDD.n243" "VDDD.n192" 4.5
resist "VDDD.n227" "VDDD.n192" 4.5
resist "VDDD.n241" "VDDD.n192" 4.5
resist "VDDD.n228" "VDDD.n192" 4.5
resist "VDDD.n239" "VDDD.n192" 4.5
resist "VDDD.n229" "VDDD.n192" 4.5
resist "VDDD.n237" "VDDD.n192" 4.5
resist "VDDD.n230" "VDDD.n192" 4.5
resist "VDDD.n235" "VDDD.n192" 4.5
resist "VDDD.n231" "VDDD.n192" 4.5
resist "VDDD.n233" "VDDD.n192" 4.5
resist "VDDD.n5065" "VDDD.n192" 4.5
resist "VDDD.n5063" "VDDD.n217" 4.5
resist "VDDD.n5061" "VDDD.n217" 4.5
resist "VDDD.n256" "VDDD.n217" 4.5
resist "VDDD.n220" "VDDD.n217" 4.5
resist "VDDD.n255" "VDDD.n217" 4.5
resist "VDDD.n221" "VDDD.n217" 4.5
resist "VDDD.n253" "VDDD.n217" 4.5
resist "VDDD.n222" "VDDD.n217" 4.5
resist "VDDD.n251" "VDDD.n217" 4.5
resist "VDDD.n223" "VDDD.n217" 4.5
resist "VDDD.n249" "VDDD.n217" 4.5
resist "VDDD.n224" "VDDD.n217" 4.5
resist "VDDD.n247" "VDDD.n217" 4.5
resist "VDDD.n225" "VDDD.n217" 4.5
resist "VDDD.n245" "VDDD.n217" 4.5
resist "VDDD.n226" "VDDD.n217" 4.5
resist "VDDD.n243" "VDDD.n217" 4.5
resist "VDDD.n227" "VDDD.n217" 4.5
resist "VDDD.n241" "VDDD.n217" 4.5
resist "VDDD.n228" "VDDD.n217" 4.5
resist "VDDD.n239" "VDDD.n217" 4.5
resist "VDDD.n229" "VDDD.n217" 4.5
resist "VDDD.n237" "VDDD.n217" 4.5
resist "VDDD.n230" "VDDD.n217" 4.5
resist "VDDD.n235" "VDDD.n217" 4.5
resist "VDDD.n231" "VDDD.n217" 4.5
resist "VDDD.n233" "VDDD.n217" 4.5
resist "VDDD.n5065" "VDDD.n217" 4.5
resist "VDDD.n5029" "VDDD.n5028" 4.5
resist "VDDD.n5029" "VDDD.n4977" 4.5
resist "VDDD.n5029" "VDDD.n277" 4.5
resist "VDDD.n5029" "VDDD.n4975" 4.5
resist "VDDD.n5029" "VDDD.n278" 4.5
resist "VDDD.n5029" "VDDD.n4973" 4.5
resist "VDDD.n5029" "VDDD.n279" 4.5
resist "VDDD.n5029" "VDDD.n4971" 4.5
resist "VDDD.n5029" "VDDD.n280" 4.5
resist "VDDD.n5029" "VDDD.n4969" 4.5
resist "VDDD.n5029" "VDDD.n281" 4.5
resist "VDDD.n5029" "VDDD.n4967" 4.5
resist "VDDD.n5029" "VDDD.n282" 4.5
resist "VDDD.n5029" "VDDD.n4965" 4.5
resist "VDDD.n5029" "VDDD.n283" 4.5
resist "VDDD.n5029" "VDDD.n4963" 4.5
resist "VDDD.n5029" "VDDD.n284" 4.5
resist "VDDD.n5029" "VDDD.n4961" 4.5
resist "VDDD.n5029" "VDDD.n285" 4.5
resist "VDDD.n5029" "VDDD.n4959" 4.5
resist "VDDD.n5029" "VDDD.n286" 4.5
resist "VDDD.n5029" "VDDD.n4957" 4.5
resist "VDDD.n5029" "VDDD.n287" 4.5
resist "VDDD.n5029" "VDDD.n4955" 4.5
resist "VDDD.n5029" "VDDD.n288" 4.5
resist "VDDD.n5029" "VDDD.n4953" 4.5
resist "VDDD.n5029" "VDDD.n289" 4.5
resist "VDDD.n5029" "VDDD.n4951" 4.5
resist "VDDD.n5029" "VDDD.n290" 4.5
resist "VDDD.n5029" "VDDD.n4949" 4.5
resist "VDDD.n5029" "VDDD.n291" 4.5
resist "VDDD.n5029" "VDDD.n4947" 4.5
resist "VDDD.n5029" "VDDD.n292" 4.5
resist "VDDD.n5029" "VDDD.n4945" 4.5
resist "VDDD.n5029" "VDDD.n293" 4.5
resist "VDDD.n5029" "VDDD.n4943" 4.5
resist "VDDD.n5029" "VDDD.n294" 4.5
resist "VDDD.n5029" "VDDD.n4941" 4.5
resist "VDDD.n5029" "VDDD.n295" 4.5
resist "VDDD.n5029" "VDDD.n4939" 4.5
resist "VDDD.n5029" "VDDD.n296" 4.5
resist "VDDD.n5029" "VDDD.n4937" 4.5
resist "VDDD.n5029" "VDDD.n297" 4.5
resist "VDDD.n5029" "VDDD.n4935" 4.5
resist "VDDD.n5029" "VDDD.n298" 4.5
resist "VDDD.n5029" "VDDD.n4933" 4.5
resist "VDDD.n5029" "VDDD.n299" 4.5
resist "VDDD.n5029" "VDDD.n4931" 4.5
resist "VDDD.n5029" "VDDD.n300" 4.5
resist "VDDD.n5029" "VDDD.n4929" 4.5
resist "VDDD.n5029" "VDDD.n301" 4.5
resist "VDDD.n5029" "VDDD.n4927" 4.5
resist "VDDD.n5029" "VDDD.n302" 4.5
resist "VDDD.n5029" "VDDD.n4925" 4.5
resist "VDDD.n5029" "VDDD.n303" 4.5
resist "VDDD.n5029" "VDDD.n4923" 4.5
resist "VDDD.n5029" "VDDD.n304" 4.5
resist "VDDD.n5030" "VDDD.n5029" 4.5
resist "VDDD.n5063" "VDDD.n193" 4.5
resist "VDDD.n5061" "VDDD.n193" 4.5
resist "VDDD.n256" "VDDD.n193" 4.5
resist "VDDD.n220" "VDDD.n193" 4.5
resist "VDDD.n255" "VDDD.n193" 4.5
resist "VDDD.n221" "VDDD.n193" 4.5
resist "VDDD.n253" "VDDD.n193" 4.5
resist "VDDD.n222" "VDDD.n193" 4.5
resist "VDDD.n251" "VDDD.n193" 4.5
resist "VDDD.n223" "VDDD.n193" 4.5
resist "VDDD.n249" "VDDD.n193" 4.5
resist "VDDD.n224" "VDDD.n193" 4.5
resist "VDDD.n247" "VDDD.n193" 4.5
resist "VDDD.n225" "VDDD.n193" 4.5
resist "VDDD.n245" "VDDD.n193" 4.5
resist "VDDD.n226" "VDDD.n193" 4.5
resist "VDDD.n243" "VDDD.n193" 4.5
resist "VDDD.n227" "VDDD.n193" 4.5
resist "VDDD.n241" "VDDD.n193" 4.5
resist "VDDD.n228" "VDDD.n193" 4.5
resist "VDDD.n239" "VDDD.n193" 4.5
resist "VDDD.n229" "VDDD.n193" 4.5
resist "VDDD.n237" "VDDD.n193" 4.5
resist "VDDD.n230" "VDDD.n193" 4.5
resist "VDDD.n235" "VDDD.n193" 4.5
resist "VDDD.n231" "VDDD.n193" 4.5
resist "VDDD.n233" "VDDD.n193" 4.5
resist "VDDD.n5065" "VDDD.n193" 4.5
resist "VDDD.n5028" "VDDD.n258" 4.5
resist "VDDD.n5026" "VDDD.n258" 4.5
resist "VDDD.n4977" "VDDD.n258" 4.5
resist "VDDD.n277" "VDDD.n258" 4.5
resist "VDDD.n4975" "VDDD.n258" 4.5
resist "VDDD.n278" "VDDD.n258" 4.5
resist "VDDD.n4973" "VDDD.n258" 4.5
resist "VDDD.n279" "VDDD.n258" 4.5
resist "VDDD.n4971" "VDDD.n258" 4.5
resist "VDDD.n280" "VDDD.n258" 4.5
resist "VDDD.n4969" "VDDD.n258" 4.5
resist "VDDD.n281" "VDDD.n258" 4.5
resist "VDDD.n4967" "VDDD.n258" 4.5
resist "VDDD.n282" "VDDD.n258" 4.5
resist "VDDD.n4965" "VDDD.n258" 4.5
resist "VDDD.n283" "VDDD.n258" 4.5
resist "VDDD.n4963" "VDDD.n258" 4.5
resist "VDDD.n284" "VDDD.n258" 4.5
resist "VDDD.n4961" "VDDD.n258" 4.5
resist "VDDD.n285" "VDDD.n258" 4.5
resist "VDDD.n4959" "VDDD.n258" 4.5
resist "VDDD.n286" "VDDD.n258" 4.5
resist "VDDD.n4957" "VDDD.n258" 4.5
resist "VDDD.n287" "VDDD.n258" 4.5
resist "VDDD.n4955" "VDDD.n258" 4.5
resist "VDDD.n288" "VDDD.n258" 4.5
resist "VDDD.n4953" "VDDD.n258" 4.5
resist "VDDD.n289" "VDDD.n258" 4.5
resist "VDDD.n4951" "VDDD.n258" 4.5
resist "VDDD.n290" "VDDD.n258" 4.5
resist "VDDD.n4949" "VDDD.n258" 4.5
resist "VDDD.n291" "VDDD.n258" 4.5
resist "VDDD.n4947" "VDDD.n258" 4.5
resist "VDDD.n292" "VDDD.n258" 4.5
resist "VDDD.n4945" "VDDD.n258" 4.5
resist "VDDD.n293" "VDDD.n258" 4.5
resist "VDDD.n4943" "VDDD.n258" 4.5
resist "VDDD.n294" "VDDD.n258" 4.5
resist "VDDD.n4941" "VDDD.n258" 4.5
resist "VDDD.n295" "VDDD.n258" 4.5
resist "VDDD.n4939" "VDDD.n258" 4.5
resist "VDDD.n296" "VDDD.n258" 4.5
resist "VDDD.n4937" "VDDD.n258" 4.5
resist "VDDD.n297" "VDDD.n258" 4.5
resist "VDDD.n4935" "VDDD.n258" 4.5
resist "VDDD.n298" "VDDD.n258" 4.5
resist "VDDD.n4933" "VDDD.n258" 4.5
resist "VDDD.n299" "VDDD.n258" 4.5
resist "VDDD.n4931" "VDDD.n258" 4.5
resist "VDDD.n300" "VDDD.n258" 4.5
resist "VDDD.n4929" "VDDD.n258" 4.5
resist "VDDD.n301" "VDDD.n258" 4.5
resist "VDDD.n4927" "VDDD.n258" 4.5
resist "VDDD.n302" "VDDD.n258" 4.5
resist "VDDD.n4925" "VDDD.n258" 4.5
resist "VDDD.n303" "VDDD.n258" 4.5
resist "VDDD.n4923" "VDDD.n258" 4.5
resist "VDDD.n304" "VDDD.n258" 4.5
resist "VDDD.n5030" "VDDD.n258" 4.5
resist "VDDD.n5063" "VDDD.n216" 4.5
resist "VDDD.n5061" "VDDD.n216" 4.5
resist "VDDD.n256" "VDDD.n216" 4.5
resist "VDDD.n220" "VDDD.n216" 4.5
resist "VDDD.n255" "VDDD.n216" 4.5
resist "VDDD.n221" "VDDD.n216" 4.5
resist "VDDD.n253" "VDDD.n216" 4.5
resist "VDDD.n222" "VDDD.n216" 4.5
resist "VDDD.n251" "VDDD.n216" 4.5
resist "VDDD.n223" "VDDD.n216" 4.5
resist "VDDD.n249" "VDDD.n216" 4.5
resist "VDDD.n224" "VDDD.n216" 4.5
resist "VDDD.n247" "VDDD.n216" 4.5
resist "VDDD.n225" "VDDD.n216" 4.5
resist "VDDD.n245" "VDDD.n216" 4.5
resist "VDDD.n226" "VDDD.n216" 4.5
resist "VDDD.n243" "VDDD.n216" 4.5
resist "VDDD.n227" "VDDD.n216" 4.5
resist "VDDD.n241" "VDDD.n216" 4.5
resist "VDDD.n228" "VDDD.n216" 4.5
resist "VDDD.n239" "VDDD.n216" 4.5
resist "VDDD.n229" "VDDD.n216" 4.5
resist "VDDD.n237" "VDDD.n216" 4.5
resist "VDDD.n230" "VDDD.n216" 4.5
resist "VDDD.n235" "VDDD.n216" 4.5
resist "VDDD.n231" "VDDD.n216" 4.5
resist "VDDD.n233" "VDDD.n216" 4.5
resist "VDDD.n5065" "VDDD.n216" 4.5
resist "VDDD.n5028" "VDDD.n275" 4.5
resist "VDDD.n5026" "VDDD.n275" 4.5
resist "VDDD.n4977" "VDDD.n275" 4.5
resist "VDDD.n277" "VDDD.n275" 4.5
resist "VDDD.n4975" "VDDD.n275" 4.5
resist "VDDD.n278" "VDDD.n275" 4.5
resist "VDDD.n4973" "VDDD.n275" 4.5
resist "VDDD.n279" "VDDD.n275" 4.5
resist "VDDD.n4971" "VDDD.n275" 4.5
resist "VDDD.n280" "VDDD.n275" 4.5
resist "VDDD.n4969" "VDDD.n275" 4.5
resist "VDDD.n281" "VDDD.n275" 4.5
resist "VDDD.n4967" "VDDD.n275" 4.5
resist "VDDD.n282" "VDDD.n275" 4.5
resist "VDDD.n4965" "VDDD.n275" 4.5
resist "VDDD.n283" "VDDD.n275" 4.5
resist "VDDD.n4963" "VDDD.n275" 4.5
resist "VDDD.n284" "VDDD.n275" 4.5
resist "VDDD.n4961" "VDDD.n275" 4.5
resist "VDDD.n285" "VDDD.n275" 4.5
resist "VDDD.n4959" "VDDD.n275" 4.5
resist "VDDD.n286" "VDDD.n275" 4.5
resist "VDDD.n4957" "VDDD.n275" 4.5
resist "VDDD.n287" "VDDD.n275" 4.5
resist "VDDD.n4955" "VDDD.n275" 4.5
resist "VDDD.n288" "VDDD.n275" 4.5
resist "VDDD.n4953" "VDDD.n275" 4.5
resist "VDDD.n289" "VDDD.n275" 4.5
resist "VDDD.n4951" "VDDD.n275" 4.5
resist "VDDD.n290" "VDDD.n275" 4.5
resist "VDDD.n4949" "VDDD.n275" 4.5
resist "VDDD.n291" "VDDD.n275" 4.5
resist "VDDD.n4947" "VDDD.n275" 4.5
resist "VDDD.n292" "VDDD.n275" 4.5
resist "VDDD.n4945" "VDDD.n275" 4.5
resist "VDDD.n293" "VDDD.n275" 4.5
resist "VDDD.n4943" "VDDD.n275" 4.5
resist "VDDD.n294" "VDDD.n275" 4.5
resist "VDDD.n4941" "VDDD.n275" 4.5
resist "VDDD.n295" "VDDD.n275" 4.5
resist "VDDD.n4939" "VDDD.n275" 4.5
resist "VDDD.n296" "VDDD.n275" 4.5
resist "VDDD.n4937" "VDDD.n275" 4.5
resist "VDDD.n297" "VDDD.n275" 4.5
resist "VDDD.n4935" "VDDD.n275" 4.5
resist "VDDD.n298" "VDDD.n275" 4.5
resist "VDDD.n4933" "VDDD.n275" 4.5
resist "VDDD.n299" "VDDD.n275" 4.5
resist "VDDD.n4931" "VDDD.n275" 4.5
resist "VDDD.n300" "VDDD.n275" 4.5
resist "VDDD.n4929" "VDDD.n275" 4.5
resist "VDDD.n301" "VDDD.n275" 4.5
resist "VDDD.n4927" "VDDD.n275" 4.5
resist "VDDD.n302" "VDDD.n275" 4.5
resist "VDDD.n4925" "VDDD.n275" 4.5
resist "VDDD.n303" "VDDD.n275" 4.5
resist "VDDD.n4923" "VDDD.n275" 4.5
resist "VDDD.n304" "VDDD.n275" 4.5
resist "VDDD.n5030" "VDDD.n275" 4.5
resist "VDDD.n5063" "VDDD.n194" 4.5
resist "VDDD.n5061" "VDDD.n194" 4.5
resist "VDDD.n256" "VDDD.n194" 4.5
resist "VDDD.n220" "VDDD.n194" 4.5
resist "VDDD.n255" "VDDD.n194" 4.5
resist "VDDD.n221" "VDDD.n194" 4.5
resist "VDDD.n253" "VDDD.n194" 4.5
resist "VDDD.n222" "VDDD.n194" 4.5
resist "VDDD.n251" "VDDD.n194" 4.5
resist "VDDD.n223" "VDDD.n194" 4.5
resist "VDDD.n249" "VDDD.n194" 4.5
resist "VDDD.n224" "VDDD.n194" 4.5
resist "VDDD.n247" "VDDD.n194" 4.5
resist "VDDD.n225" "VDDD.n194" 4.5
resist "VDDD.n245" "VDDD.n194" 4.5
resist "VDDD.n226" "VDDD.n194" 4.5
resist "VDDD.n243" "VDDD.n194" 4.5
resist "VDDD.n227" "VDDD.n194" 4.5
resist "VDDD.n241" "VDDD.n194" 4.5
resist "VDDD.n228" "VDDD.n194" 4.5
resist "VDDD.n239" "VDDD.n194" 4.5
resist "VDDD.n229" "VDDD.n194" 4.5
resist "VDDD.n237" "VDDD.n194" 4.5
resist "VDDD.n230" "VDDD.n194" 4.5
resist "VDDD.n235" "VDDD.n194" 4.5
resist "VDDD.n231" "VDDD.n194" 4.5
resist "VDDD.n233" "VDDD.n194" 4.5
resist "VDDD.n5065" "VDDD.n194" 4.5
resist "VDDD.n5028" "VDDD.n259" 4.5
resist "VDDD.n5026" "VDDD.n259" 4.5
resist "VDDD.n4977" "VDDD.n259" 4.5
resist "VDDD.n277" "VDDD.n259" 4.5
resist "VDDD.n4975" "VDDD.n259" 4.5
resist "VDDD.n278" "VDDD.n259" 4.5
resist "VDDD.n4973" "VDDD.n259" 4.5
resist "VDDD.n279" "VDDD.n259" 4.5
resist "VDDD.n4971" "VDDD.n259" 4.5
resist "VDDD.n280" "VDDD.n259" 4.5
resist "VDDD.n4969" "VDDD.n259" 4.5
resist "VDDD.n281" "VDDD.n259" 4.5
resist "VDDD.n4967" "VDDD.n259" 4.5
resist "VDDD.n282" "VDDD.n259" 4.5
resist "VDDD.n4965" "VDDD.n259" 4.5
resist "VDDD.n283" "VDDD.n259" 4.5
resist "VDDD.n4963" "VDDD.n259" 4.5
resist "VDDD.n284" "VDDD.n259" 4.5
resist "VDDD.n4961" "VDDD.n259" 4.5
resist "VDDD.n285" "VDDD.n259" 4.5
resist "VDDD.n4959" "VDDD.n259" 4.5
resist "VDDD.n286" "VDDD.n259" 4.5
resist "VDDD.n4957" "VDDD.n259" 4.5
resist "VDDD.n287" "VDDD.n259" 4.5
resist "VDDD.n4955" "VDDD.n259" 4.5
resist "VDDD.n288" "VDDD.n259" 4.5
resist "VDDD.n4953" "VDDD.n259" 4.5
resist "VDDD.n289" "VDDD.n259" 4.5
resist "VDDD.n4951" "VDDD.n259" 4.5
resist "VDDD.n290" "VDDD.n259" 4.5
resist "VDDD.n4949" "VDDD.n259" 4.5
resist "VDDD.n291" "VDDD.n259" 4.5
resist "VDDD.n4947" "VDDD.n259" 4.5
resist "VDDD.n292" "VDDD.n259" 4.5
resist "VDDD.n4945" "VDDD.n259" 4.5
resist "VDDD.n293" "VDDD.n259" 4.5
resist "VDDD.n4943" "VDDD.n259" 4.5
resist "VDDD.n294" "VDDD.n259" 4.5
resist "VDDD.n4941" "VDDD.n259" 4.5
resist "VDDD.n295" "VDDD.n259" 4.5
resist "VDDD.n4939" "VDDD.n259" 4.5
resist "VDDD.n296" "VDDD.n259" 4.5
resist "VDDD.n4937" "VDDD.n259" 4.5
resist "VDDD.n297" "VDDD.n259" 4.5
resist "VDDD.n4935" "VDDD.n259" 4.5
resist "VDDD.n298" "VDDD.n259" 4.5
resist "VDDD.n4933" "VDDD.n259" 4.5
resist "VDDD.n299" "VDDD.n259" 4.5
resist "VDDD.n4931" "VDDD.n259" 4.5
resist "VDDD.n300" "VDDD.n259" 4.5
resist "VDDD.n4929" "VDDD.n259" 4.5
resist "VDDD.n301" "VDDD.n259" 4.5
resist "VDDD.n4927" "VDDD.n259" 4.5
resist "VDDD.n302" "VDDD.n259" 4.5
resist "VDDD.n4925" "VDDD.n259" 4.5
resist "VDDD.n303" "VDDD.n259" 4.5
resist "VDDD.n4923" "VDDD.n259" 4.5
resist "VDDD.n304" "VDDD.n259" 4.5
resist "VDDD.n5030" "VDDD.n259" 4.5
resist "VDDD.n5063" "VDDD.n215" 4.5
resist "VDDD.n5061" "VDDD.n215" 4.5
resist "VDDD.n256" "VDDD.n215" 4.5
resist "VDDD.n220" "VDDD.n215" 4.5
resist "VDDD.n255" "VDDD.n215" 4.5
resist "VDDD.n221" "VDDD.n215" 4.5
resist "VDDD.n253" "VDDD.n215" 4.5
resist "VDDD.n222" "VDDD.n215" 4.5
resist "VDDD.n251" "VDDD.n215" 4.5
resist "VDDD.n223" "VDDD.n215" 4.5
resist "VDDD.n249" "VDDD.n215" 4.5
resist "VDDD.n224" "VDDD.n215" 4.5
resist "VDDD.n247" "VDDD.n215" 4.5
resist "VDDD.n225" "VDDD.n215" 4.5
resist "VDDD.n245" "VDDD.n215" 4.5
resist "VDDD.n226" "VDDD.n215" 4.5
resist "VDDD.n243" "VDDD.n215" 4.5
resist "VDDD.n227" "VDDD.n215" 4.5
resist "VDDD.n241" "VDDD.n215" 4.5
resist "VDDD.n228" "VDDD.n215" 4.5
resist "VDDD.n239" "VDDD.n215" 4.5
resist "VDDD.n229" "VDDD.n215" 4.5
resist "VDDD.n237" "VDDD.n215" 4.5
resist "VDDD.n230" "VDDD.n215" 4.5
resist "VDDD.n235" "VDDD.n215" 4.5
resist "VDDD.n231" "VDDD.n215" 4.5
resist "VDDD.n233" "VDDD.n215" 4.5
resist "VDDD.n5065" "VDDD.n215" 4.5
resist "VDDD.n5028" "VDDD.n274" 4.5
resist "VDDD.n5026" "VDDD.n274" 4.5
resist "VDDD.n4977" "VDDD.n274" 4.5
resist "VDDD.n277" "VDDD.n274" 4.5
resist "VDDD.n4975" "VDDD.n274" 4.5
resist "VDDD.n278" "VDDD.n274" 4.5
resist "VDDD.n4973" "VDDD.n274" 4.5
resist "VDDD.n279" "VDDD.n274" 4.5
resist "VDDD.n4971" "VDDD.n274" 4.5
resist "VDDD.n280" "VDDD.n274" 4.5
resist "VDDD.n4969" "VDDD.n274" 4.5
resist "VDDD.n281" "VDDD.n274" 4.5
resist "VDDD.n4967" "VDDD.n274" 4.5
resist "VDDD.n282" "VDDD.n274" 4.5
resist "VDDD.n4965" "VDDD.n274" 4.5
resist "VDDD.n283" "VDDD.n274" 4.5
resist "VDDD.n4963" "VDDD.n274" 4.5
resist "VDDD.n284" "VDDD.n274" 4.5
resist "VDDD.n4961" "VDDD.n274" 4.5
resist "VDDD.n285" "VDDD.n274" 4.5
resist "VDDD.n4959" "VDDD.n274" 4.5
resist "VDDD.n286" "VDDD.n274" 4.5
resist "VDDD.n4957" "VDDD.n274" 4.5
resist "VDDD.n287" "VDDD.n274" 4.5
resist "VDDD.n4955" "VDDD.n274" 4.5
resist "VDDD.n288" "VDDD.n274" 4.5
resist "VDDD.n4953" "VDDD.n274" 4.5
resist "VDDD.n289" "VDDD.n274" 4.5
resist "VDDD.n4951" "VDDD.n274" 4.5
resist "VDDD.n290" "VDDD.n274" 4.5
resist "VDDD.n4949" "VDDD.n274" 4.5
resist "VDDD.n291" "VDDD.n274" 4.5
resist "VDDD.n4947" "VDDD.n274" 4.5
resist "VDDD.n292" "VDDD.n274" 4.5
resist "VDDD.n4945" "VDDD.n274" 4.5
resist "VDDD.n293" "VDDD.n274" 4.5
resist "VDDD.n4943" "VDDD.n274" 4.5
resist "VDDD.n294" "VDDD.n274" 4.5
resist "VDDD.n4941" "VDDD.n274" 4.5
resist "VDDD.n295" "VDDD.n274" 4.5
resist "VDDD.n4939" "VDDD.n274" 4.5
resist "VDDD.n296" "VDDD.n274" 4.5
resist "VDDD.n4937" "VDDD.n274" 4.5
resist "VDDD.n297" "VDDD.n274" 4.5
resist "VDDD.n4935" "VDDD.n274" 4.5
resist "VDDD.n298" "VDDD.n274" 4.5
resist "VDDD.n4933" "VDDD.n274" 4.5
resist "VDDD.n299" "VDDD.n274" 4.5
resist "VDDD.n4931" "VDDD.n274" 4.5
resist "VDDD.n300" "VDDD.n274" 4.5
resist "VDDD.n4929" "VDDD.n274" 4.5
resist "VDDD.n301" "VDDD.n274" 4.5
resist "VDDD.n4927" "VDDD.n274" 4.5
resist "VDDD.n302" "VDDD.n274" 4.5
resist "VDDD.n4925" "VDDD.n274" 4.5
resist "VDDD.n303" "VDDD.n274" 4.5
resist "VDDD.n4923" "VDDD.n274" 4.5
resist "VDDD.n304" "VDDD.n274" 4.5
resist "VDDD.n5030" "VDDD.n274" 4.5
resist "VDDD.n5063" "VDDD.n195" 4.5
resist "VDDD.n5061" "VDDD.n195" 4.5
resist "VDDD.n256" "VDDD.n195" 4.5
resist "VDDD.n220" "VDDD.n195" 4.5
resist "VDDD.n255" "VDDD.n195" 4.5
resist "VDDD.n221" "VDDD.n195" 4.5
resist "VDDD.n253" "VDDD.n195" 4.5
resist "VDDD.n222" "VDDD.n195" 4.5
resist "VDDD.n251" "VDDD.n195" 4.5
resist "VDDD.n223" "VDDD.n195" 4.5
resist "VDDD.n249" "VDDD.n195" 4.5
resist "VDDD.n224" "VDDD.n195" 4.5
resist "VDDD.n247" "VDDD.n195" 4.5
resist "VDDD.n225" "VDDD.n195" 4.5
resist "VDDD.n245" "VDDD.n195" 4.5
resist "VDDD.n226" "VDDD.n195" 4.5
resist "VDDD.n243" "VDDD.n195" 4.5
resist "VDDD.n227" "VDDD.n195" 4.5
resist "VDDD.n241" "VDDD.n195" 4.5
resist "VDDD.n228" "VDDD.n195" 4.5
resist "VDDD.n239" "VDDD.n195" 4.5
resist "VDDD.n229" "VDDD.n195" 4.5
resist "VDDD.n237" "VDDD.n195" 4.5
resist "VDDD.n230" "VDDD.n195" 4.5
resist "VDDD.n235" "VDDD.n195" 4.5
resist "VDDD.n231" "VDDD.n195" 4.5
resist "VDDD.n233" "VDDD.n195" 4.5
resist "VDDD.n5065" "VDDD.n195" 4.5
resist "VDDD.n5028" "VDDD.n260" 4.5
resist "VDDD.n5026" "VDDD.n260" 4.5
resist "VDDD.n4977" "VDDD.n260" 4.5
resist "VDDD.n277" "VDDD.n260" 4.5
resist "VDDD.n4975" "VDDD.n260" 4.5
resist "VDDD.n278" "VDDD.n260" 4.5
resist "VDDD.n4973" "VDDD.n260" 4.5
resist "VDDD.n279" "VDDD.n260" 4.5
resist "VDDD.n4971" "VDDD.n260" 4.5
resist "VDDD.n280" "VDDD.n260" 4.5
resist "VDDD.n4969" "VDDD.n260" 4.5
resist "VDDD.n281" "VDDD.n260" 4.5
resist "VDDD.n4967" "VDDD.n260" 4.5
resist "VDDD.n282" "VDDD.n260" 4.5
resist "VDDD.n4965" "VDDD.n260" 4.5
resist "VDDD.n283" "VDDD.n260" 4.5
resist "VDDD.n4963" "VDDD.n260" 4.5
resist "VDDD.n284" "VDDD.n260" 4.5
resist "VDDD.n4961" "VDDD.n260" 4.5
resist "VDDD.n285" "VDDD.n260" 4.5
resist "VDDD.n4959" "VDDD.n260" 4.5
resist "VDDD.n286" "VDDD.n260" 4.5
resist "VDDD.n4957" "VDDD.n260" 4.5
resist "VDDD.n287" "VDDD.n260" 4.5
resist "VDDD.n4955" "VDDD.n260" 4.5
resist "VDDD.n288" "VDDD.n260" 4.5
resist "VDDD.n4953" "VDDD.n260" 4.5
resist "VDDD.n289" "VDDD.n260" 4.5
resist "VDDD.n4951" "VDDD.n260" 4.5
resist "VDDD.n290" "VDDD.n260" 4.5
resist "VDDD.n4949" "VDDD.n260" 4.5
resist "VDDD.n291" "VDDD.n260" 4.5
resist "VDDD.n4947" "VDDD.n260" 4.5
resist "VDDD.n292" "VDDD.n260" 4.5
resist "VDDD.n4945" "VDDD.n260" 4.5
resist "VDDD.n293" "VDDD.n260" 4.5
resist "VDDD.n4943" "VDDD.n260" 4.5
resist "VDDD.n294" "VDDD.n260" 4.5
resist "VDDD.n4941" "VDDD.n260" 4.5
resist "VDDD.n295" "VDDD.n260" 4.5
resist "VDDD.n4939" "VDDD.n260" 4.5
resist "VDDD.n296" "VDDD.n260" 4.5
resist "VDDD.n4937" "VDDD.n260" 4.5
resist "VDDD.n297" "VDDD.n260" 4.5
resist "VDDD.n4935" "VDDD.n260" 4.5
resist "VDDD.n298" "VDDD.n260" 4.5
resist "VDDD.n4933" "VDDD.n260" 4.5
resist "VDDD.n299" "VDDD.n260" 4.5
resist "VDDD.n4931" "VDDD.n260" 4.5
resist "VDDD.n300" "VDDD.n260" 4.5
resist "VDDD.n4929" "VDDD.n260" 4.5
resist "VDDD.n301" "VDDD.n260" 4.5
resist "VDDD.n4927" "VDDD.n260" 4.5
resist "VDDD.n302" "VDDD.n260" 4.5
resist "VDDD.n4925" "VDDD.n260" 4.5
resist "VDDD.n303" "VDDD.n260" 4.5
resist "VDDD.n4923" "VDDD.n260" 4.5
resist "VDDD.n304" "VDDD.n260" 4.5
resist "VDDD.n5030" "VDDD.n260" 4.5
resist "VDDD.n5063" "VDDD.n214" 4.5
resist "VDDD.n5061" "VDDD.n214" 4.5
resist "VDDD.n256" "VDDD.n214" 4.5
resist "VDDD.n220" "VDDD.n214" 4.5
resist "VDDD.n255" "VDDD.n214" 4.5
resist "VDDD.n221" "VDDD.n214" 4.5
resist "VDDD.n253" "VDDD.n214" 4.5
resist "VDDD.n222" "VDDD.n214" 4.5
resist "VDDD.n251" "VDDD.n214" 4.5
resist "VDDD.n223" "VDDD.n214" 4.5
resist "VDDD.n249" "VDDD.n214" 4.5
resist "VDDD.n224" "VDDD.n214" 4.5
resist "VDDD.n247" "VDDD.n214" 4.5
resist "VDDD.n225" "VDDD.n214" 4.5
resist "VDDD.n245" "VDDD.n214" 4.5
resist "VDDD.n226" "VDDD.n214" 4.5
resist "VDDD.n243" "VDDD.n214" 4.5
resist "VDDD.n227" "VDDD.n214" 4.5
resist "VDDD.n241" "VDDD.n214" 4.5
resist "VDDD.n228" "VDDD.n214" 4.5
resist "VDDD.n239" "VDDD.n214" 4.5
resist "VDDD.n229" "VDDD.n214" 4.5
resist "VDDD.n237" "VDDD.n214" 4.5
resist "VDDD.n230" "VDDD.n214" 4.5
resist "VDDD.n235" "VDDD.n214" 4.5
resist "VDDD.n231" "VDDD.n214" 4.5
resist "VDDD.n233" "VDDD.n214" 4.5
resist "VDDD.n5065" "VDDD.n214" 4.5
resist "VDDD.n5028" "VDDD.n273" 4.5
resist "VDDD.n5026" "VDDD.n273" 4.5
resist "VDDD.n4977" "VDDD.n273" 4.5
resist "VDDD.n277" "VDDD.n273" 4.5
resist "VDDD.n4975" "VDDD.n273" 4.5
resist "VDDD.n278" "VDDD.n273" 4.5
resist "VDDD.n4973" "VDDD.n273" 4.5
resist "VDDD.n279" "VDDD.n273" 4.5
resist "VDDD.n4971" "VDDD.n273" 4.5
resist "VDDD.n280" "VDDD.n273" 4.5
resist "VDDD.n4969" "VDDD.n273" 4.5
resist "VDDD.n281" "VDDD.n273" 4.5
resist "VDDD.n4967" "VDDD.n273" 4.5
resist "VDDD.n282" "VDDD.n273" 4.5
resist "VDDD.n4965" "VDDD.n273" 4.5
resist "VDDD.n283" "VDDD.n273" 4.5
resist "VDDD.n4963" "VDDD.n273" 4.5
resist "VDDD.n284" "VDDD.n273" 4.5
resist "VDDD.n4961" "VDDD.n273" 4.5
resist "VDDD.n285" "VDDD.n273" 4.5
resist "VDDD.n4959" "VDDD.n273" 4.5
resist "VDDD.n286" "VDDD.n273" 4.5
resist "VDDD.n4957" "VDDD.n273" 4.5
resist "VDDD.n287" "VDDD.n273" 4.5
resist "VDDD.n4955" "VDDD.n273" 4.5
resist "VDDD.n288" "VDDD.n273" 4.5
resist "VDDD.n4953" "VDDD.n273" 4.5
resist "VDDD.n289" "VDDD.n273" 4.5
resist "VDDD.n4951" "VDDD.n273" 4.5
resist "VDDD.n290" "VDDD.n273" 4.5
resist "VDDD.n4949" "VDDD.n273" 4.5
resist "VDDD.n291" "VDDD.n273" 4.5
resist "VDDD.n4947" "VDDD.n273" 4.5
resist "VDDD.n292" "VDDD.n273" 4.5
resist "VDDD.n4945" "VDDD.n273" 4.5
resist "VDDD.n293" "VDDD.n273" 4.5
resist "VDDD.n4943" "VDDD.n273" 4.5
resist "VDDD.n294" "VDDD.n273" 4.5
resist "VDDD.n4941" "VDDD.n273" 4.5
resist "VDDD.n295" "VDDD.n273" 4.5
resist "VDDD.n4939" "VDDD.n273" 4.5
resist "VDDD.n296" "VDDD.n273" 4.5
resist "VDDD.n4937" "VDDD.n273" 4.5
resist "VDDD.n297" "VDDD.n273" 4.5
resist "VDDD.n4935" "VDDD.n273" 4.5
resist "VDDD.n298" "VDDD.n273" 4.5
resist "VDDD.n4933" "VDDD.n273" 4.5
resist "VDDD.n299" "VDDD.n273" 4.5
resist "VDDD.n4931" "VDDD.n273" 4.5
resist "VDDD.n300" "VDDD.n273" 4.5
resist "VDDD.n4929" "VDDD.n273" 4.5
resist "VDDD.n301" "VDDD.n273" 4.5
resist "VDDD.n4927" "VDDD.n273" 4.5
resist "VDDD.n302" "VDDD.n273" 4.5
resist "VDDD.n4925" "VDDD.n273" 4.5
resist "VDDD.n303" "VDDD.n273" 4.5
resist "VDDD.n4923" "VDDD.n273" 4.5
resist "VDDD.n304" "VDDD.n273" 4.5
resist "VDDD.n5030" "VDDD.n273" 4.5
resist "VDDD.n5063" "VDDD.n196" 4.5
resist "VDDD.n5061" "VDDD.n196" 4.5
resist "VDDD.n256" "VDDD.n196" 4.5
resist "VDDD.n220" "VDDD.n196" 4.5
resist "VDDD.n255" "VDDD.n196" 4.5
resist "VDDD.n221" "VDDD.n196" 4.5
resist "VDDD.n253" "VDDD.n196" 4.5
resist "VDDD.n222" "VDDD.n196" 4.5
resist "VDDD.n251" "VDDD.n196" 4.5
resist "VDDD.n223" "VDDD.n196" 4.5
resist "VDDD.n249" "VDDD.n196" 4.5
resist "VDDD.n224" "VDDD.n196" 4.5
resist "VDDD.n247" "VDDD.n196" 4.5
resist "VDDD.n225" "VDDD.n196" 4.5
resist "VDDD.n245" "VDDD.n196" 4.5
resist "VDDD.n226" "VDDD.n196" 4.5
resist "VDDD.n243" "VDDD.n196" 4.5
resist "VDDD.n227" "VDDD.n196" 4.5
resist "VDDD.n241" "VDDD.n196" 4.5
resist "VDDD.n228" "VDDD.n196" 4.5
resist "VDDD.n239" "VDDD.n196" 4.5
resist "VDDD.n229" "VDDD.n196" 4.5
resist "VDDD.n237" "VDDD.n196" 4.5
resist "VDDD.n230" "VDDD.n196" 4.5
resist "VDDD.n235" "VDDD.n196" 4.5
resist "VDDD.n231" "VDDD.n196" 4.5
resist "VDDD.n233" "VDDD.n196" 4.5
resist "VDDD.n5065" "VDDD.n196" 4.5
resist "VDDD.n5028" "VDDD.n261" 4.5
resist "VDDD.n5026" "VDDD.n261" 4.5
resist "VDDD.n4977" "VDDD.n261" 4.5
resist "VDDD.n277" "VDDD.n261" 4.5
resist "VDDD.n4975" "VDDD.n261" 4.5
resist "VDDD.n278" "VDDD.n261" 4.5
resist "VDDD.n4973" "VDDD.n261" 4.5
resist "VDDD.n279" "VDDD.n261" 4.5
resist "VDDD.n4971" "VDDD.n261" 4.5
resist "VDDD.n280" "VDDD.n261" 4.5
resist "VDDD.n4969" "VDDD.n261" 4.5
resist "VDDD.n281" "VDDD.n261" 4.5
resist "VDDD.n4967" "VDDD.n261" 4.5
resist "VDDD.n282" "VDDD.n261" 4.5
resist "VDDD.n4965" "VDDD.n261" 4.5
resist "VDDD.n283" "VDDD.n261" 4.5
resist "VDDD.n4963" "VDDD.n261" 4.5
resist "VDDD.n284" "VDDD.n261" 4.5
resist "VDDD.n4961" "VDDD.n261" 4.5
resist "VDDD.n285" "VDDD.n261" 4.5
resist "VDDD.n4959" "VDDD.n261" 4.5
resist "VDDD.n286" "VDDD.n261" 4.5
resist "VDDD.n4957" "VDDD.n261" 4.5
resist "VDDD.n287" "VDDD.n261" 4.5
resist "VDDD.n4955" "VDDD.n261" 4.5
resist "VDDD.n288" "VDDD.n261" 4.5
resist "VDDD.n4953" "VDDD.n261" 4.5
resist "VDDD.n289" "VDDD.n261" 4.5
resist "VDDD.n4951" "VDDD.n261" 4.5
resist "VDDD.n290" "VDDD.n261" 4.5
resist "VDDD.n4949" "VDDD.n261" 4.5
resist "VDDD.n291" "VDDD.n261" 4.5
resist "VDDD.n4947" "VDDD.n261" 4.5
resist "VDDD.n292" "VDDD.n261" 4.5
resist "VDDD.n4945" "VDDD.n261" 4.5
resist "VDDD.n293" "VDDD.n261" 4.5
resist "VDDD.n4943" "VDDD.n261" 4.5
resist "VDDD.n294" "VDDD.n261" 4.5
resist "VDDD.n4941" "VDDD.n261" 4.5
resist "VDDD.n295" "VDDD.n261" 4.5
resist "VDDD.n4939" "VDDD.n261" 4.5
resist "VDDD.n296" "VDDD.n261" 4.5
resist "VDDD.n4937" "VDDD.n261" 4.5
resist "VDDD.n297" "VDDD.n261" 4.5
resist "VDDD.n4935" "VDDD.n261" 4.5
resist "VDDD.n298" "VDDD.n261" 4.5
resist "VDDD.n4933" "VDDD.n261" 4.5
resist "VDDD.n299" "VDDD.n261" 4.5
resist "VDDD.n4931" "VDDD.n261" 4.5
resist "VDDD.n300" "VDDD.n261" 4.5
resist "VDDD.n4929" "VDDD.n261" 4.5
resist "VDDD.n301" "VDDD.n261" 4.5
resist "VDDD.n4927" "VDDD.n261" 4.5
resist "VDDD.n302" "VDDD.n261" 4.5
resist "VDDD.n4925" "VDDD.n261" 4.5
resist "VDDD.n303" "VDDD.n261" 4.5
resist "VDDD.n4923" "VDDD.n261" 4.5
resist "VDDD.n304" "VDDD.n261" 4.5
resist "VDDD.n5030" "VDDD.n261" 4.5
resist "VDDD.n5063" "VDDD.n213" 4.5
resist "VDDD.n5061" "VDDD.n213" 4.5
resist "VDDD.n256" "VDDD.n213" 4.5
resist "VDDD.n220" "VDDD.n213" 4.5
resist "VDDD.n255" "VDDD.n213" 4.5
resist "VDDD.n221" "VDDD.n213" 4.5
resist "VDDD.n253" "VDDD.n213" 4.5
resist "VDDD.n222" "VDDD.n213" 4.5
resist "VDDD.n251" "VDDD.n213" 4.5
resist "VDDD.n223" "VDDD.n213" 4.5
resist "VDDD.n249" "VDDD.n213" 4.5
resist "VDDD.n224" "VDDD.n213" 4.5
resist "VDDD.n247" "VDDD.n213" 4.5
resist "VDDD.n225" "VDDD.n213" 4.5
resist "VDDD.n245" "VDDD.n213" 4.5
resist "VDDD.n226" "VDDD.n213" 4.5
resist "VDDD.n243" "VDDD.n213" 4.5
resist "VDDD.n227" "VDDD.n213" 4.5
resist "VDDD.n241" "VDDD.n213" 4.5
resist "VDDD.n228" "VDDD.n213" 4.5
resist "VDDD.n239" "VDDD.n213" 4.5
resist "VDDD.n229" "VDDD.n213" 4.5
resist "VDDD.n237" "VDDD.n213" 4.5
resist "VDDD.n230" "VDDD.n213" 4.5
resist "VDDD.n235" "VDDD.n213" 4.5
resist "VDDD.n231" "VDDD.n213" 4.5
resist "VDDD.n233" "VDDD.n213" 4.5
resist "VDDD.n5065" "VDDD.n213" 4.5
resist "VDDD.n5028" "VDDD.n272" 4.5
resist "VDDD.n5026" "VDDD.n272" 4.5
resist "VDDD.n4977" "VDDD.n272" 4.5
resist "VDDD.n277" "VDDD.n272" 4.5
resist "VDDD.n4975" "VDDD.n272" 4.5
resist "VDDD.n278" "VDDD.n272" 4.5
resist "VDDD.n4973" "VDDD.n272" 4.5
resist "VDDD.n279" "VDDD.n272" 4.5
resist "VDDD.n4971" "VDDD.n272" 4.5
resist "VDDD.n280" "VDDD.n272" 4.5
resist "VDDD.n4969" "VDDD.n272" 4.5
resist "VDDD.n281" "VDDD.n272" 4.5
resist "VDDD.n4967" "VDDD.n272" 4.5
resist "VDDD.n282" "VDDD.n272" 4.5
resist "VDDD.n4965" "VDDD.n272" 4.5
resist "VDDD.n283" "VDDD.n272" 4.5
resist "VDDD.n4963" "VDDD.n272" 4.5
resist "VDDD.n284" "VDDD.n272" 4.5
resist "VDDD.n4961" "VDDD.n272" 4.5
resist "VDDD.n285" "VDDD.n272" 4.5
resist "VDDD.n4959" "VDDD.n272" 4.5
resist "VDDD.n286" "VDDD.n272" 4.5
resist "VDDD.n4957" "VDDD.n272" 4.5
resist "VDDD.n287" "VDDD.n272" 4.5
resist "VDDD.n4955" "VDDD.n272" 4.5
resist "VDDD.n288" "VDDD.n272" 4.5
resist "VDDD.n4953" "VDDD.n272" 4.5
resist "VDDD.n289" "VDDD.n272" 4.5
resist "VDDD.n4951" "VDDD.n272" 4.5
resist "VDDD.n290" "VDDD.n272" 4.5
resist "VDDD.n4949" "VDDD.n272" 4.5
resist "VDDD.n291" "VDDD.n272" 4.5
resist "VDDD.n4947" "VDDD.n272" 4.5
resist "VDDD.n292" "VDDD.n272" 4.5
resist "VDDD.n4945" "VDDD.n272" 4.5
resist "VDDD.n293" "VDDD.n272" 4.5
resist "VDDD.n4943" "VDDD.n272" 4.5
resist "VDDD.n294" "VDDD.n272" 4.5
resist "VDDD.n4941" "VDDD.n272" 4.5
resist "VDDD.n295" "VDDD.n272" 4.5
resist "VDDD.n4939" "VDDD.n272" 4.5
resist "VDDD.n296" "VDDD.n272" 4.5
resist "VDDD.n4937" "VDDD.n272" 4.5
resist "VDDD.n297" "VDDD.n272" 4.5
resist "VDDD.n4935" "VDDD.n272" 4.5
resist "VDDD.n298" "VDDD.n272" 4.5
resist "VDDD.n4933" "VDDD.n272" 4.5
resist "VDDD.n299" "VDDD.n272" 4.5
resist "VDDD.n4931" "VDDD.n272" 4.5
resist "VDDD.n300" "VDDD.n272" 4.5
resist "VDDD.n4929" "VDDD.n272" 4.5
resist "VDDD.n301" "VDDD.n272" 4.5
resist "VDDD.n4927" "VDDD.n272" 4.5
resist "VDDD.n302" "VDDD.n272" 4.5
resist "VDDD.n4925" "VDDD.n272" 4.5
resist "VDDD.n303" "VDDD.n272" 4.5
resist "VDDD.n4923" "VDDD.n272" 4.5
resist "VDDD.n304" "VDDD.n272" 4.5
resist "VDDD.n5030" "VDDD.n272" 4.5
resist "VDDD.n5063" "VDDD.n197" 4.5
resist "VDDD.n5061" "VDDD.n197" 4.5
resist "VDDD.n256" "VDDD.n197" 4.5
resist "VDDD.n220" "VDDD.n197" 4.5
resist "VDDD.n255" "VDDD.n197" 4.5
resist "VDDD.n221" "VDDD.n197" 4.5
resist "VDDD.n253" "VDDD.n197" 4.5
resist "VDDD.n222" "VDDD.n197" 4.5
resist "VDDD.n251" "VDDD.n197" 4.5
resist "VDDD.n223" "VDDD.n197" 4.5
resist "VDDD.n249" "VDDD.n197" 4.5
resist "VDDD.n224" "VDDD.n197" 4.5
resist "VDDD.n247" "VDDD.n197" 4.5
resist "VDDD.n225" "VDDD.n197" 4.5
resist "VDDD.n245" "VDDD.n197" 4.5
resist "VDDD.n226" "VDDD.n197" 4.5
resist "VDDD.n243" "VDDD.n197" 4.5
resist "VDDD.n227" "VDDD.n197" 4.5
resist "VDDD.n241" "VDDD.n197" 4.5
resist "VDDD.n228" "VDDD.n197" 4.5
resist "VDDD.n239" "VDDD.n197" 4.5
resist "VDDD.n229" "VDDD.n197" 4.5
resist "VDDD.n237" "VDDD.n197" 4.5
resist "VDDD.n230" "VDDD.n197" 4.5
resist "VDDD.n235" "VDDD.n197" 4.5
resist "VDDD.n231" "VDDD.n197" 4.5
resist "VDDD.n233" "VDDD.n197" 4.5
resist "VDDD.n5065" "VDDD.n197" 4.5
resist "VDDD.n5028" "VDDD.n262" 4.5
resist "VDDD.n5026" "VDDD.n262" 4.5
resist "VDDD.n4977" "VDDD.n262" 4.5
resist "VDDD.n277" "VDDD.n262" 4.5
resist "VDDD.n4975" "VDDD.n262" 4.5
resist "VDDD.n278" "VDDD.n262" 4.5
resist "VDDD.n4973" "VDDD.n262" 4.5
resist "VDDD.n279" "VDDD.n262" 4.5
resist "VDDD.n4971" "VDDD.n262" 4.5
resist "VDDD.n280" "VDDD.n262" 4.5
resist "VDDD.n4969" "VDDD.n262" 4.5
resist "VDDD.n281" "VDDD.n262" 4.5
resist "VDDD.n4967" "VDDD.n262" 4.5
resist "VDDD.n282" "VDDD.n262" 4.5
resist "VDDD.n4965" "VDDD.n262" 4.5
resist "VDDD.n283" "VDDD.n262" 4.5
resist "VDDD.n4963" "VDDD.n262" 4.5
resist "VDDD.n284" "VDDD.n262" 4.5
resist "VDDD.n4961" "VDDD.n262" 4.5
resist "VDDD.n285" "VDDD.n262" 4.5
resist "VDDD.n4959" "VDDD.n262" 4.5
resist "VDDD.n286" "VDDD.n262" 4.5
resist "VDDD.n4957" "VDDD.n262" 4.5
resist "VDDD.n287" "VDDD.n262" 4.5
resist "VDDD.n4955" "VDDD.n262" 4.5
resist "VDDD.n288" "VDDD.n262" 4.5
resist "VDDD.n4953" "VDDD.n262" 4.5
resist "VDDD.n289" "VDDD.n262" 4.5
resist "VDDD.n4951" "VDDD.n262" 4.5
resist "VDDD.n290" "VDDD.n262" 4.5
resist "VDDD.n4949" "VDDD.n262" 4.5
resist "VDDD.n291" "VDDD.n262" 4.5
resist "VDDD.n4947" "VDDD.n262" 4.5
resist "VDDD.n292" "VDDD.n262" 4.5
resist "VDDD.n4945" "VDDD.n262" 4.5
resist "VDDD.n293" "VDDD.n262" 4.5
resist "VDDD.n4943" "VDDD.n262" 4.5
resist "VDDD.n294" "VDDD.n262" 4.5
resist "VDDD.n4941" "VDDD.n262" 4.5
resist "VDDD.n295" "VDDD.n262" 4.5
resist "VDDD.n4939" "VDDD.n262" 4.5
resist "VDDD.n296" "VDDD.n262" 4.5
resist "VDDD.n4937" "VDDD.n262" 4.5
resist "VDDD.n297" "VDDD.n262" 4.5
resist "VDDD.n4935" "VDDD.n262" 4.5
resist "VDDD.n298" "VDDD.n262" 4.5
resist "VDDD.n4933" "VDDD.n262" 4.5
resist "VDDD.n299" "VDDD.n262" 4.5
resist "VDDD.n4931" "VDDD.n262" 4.5
resist "VDDD.n300" "VDDD.n262" 4.5
resist "VDDD.n4929" "VDDD.n262" 4.5
resist "VDDD.n301" "VDDD.n262" 4.5
resist "VDDD.n4927" "VDDD.n262" 4.5
resist "VDDD.n302" "VDDD.n262" 4.5
resist "VDDD.n4925" "VDDD.n262" 4.5
resist "VDDD.n303" "VDDD.n262" 4.5
resist "VDDD.n4923" "VDDD.n262" 4.5
resist "VDDD.n304" "VDDD.n262" 4.5
resist "VDDD.n5030" "VDDD.n262" 4.5
resist "VDDD.n5063" "VDDD.n212" 4.5
resist "VDDD.n5061" "VDDD.n212" 4.5
resist "VDDD.n256" "VDDD.n212" 4.5
resist "VDDD.n220" "VDDD.n212" 4.5
resist "VDDD.n255" "VDDD.n212" 4.5
resist "VDDD.n221" "VDDD.n212" 4.5
resist "VDDD.n253" "VDDD.n212" 4.5
resist "VDDD.n222" "VDDD.n212" 4.5
resist "VDDD.n251" "VDDD.n212" 4.5
resist "VDDD.n223" "VDDD.n212" 4.5
resist "VDDD.n249" "VDDD.n212" 4.5
resist "VDDD.n224" "VDDD.n212" 4.5
resist "VDDD.n247" "VDDD.n212" 4.5
resist "VDDD.n225" "VDDD.n212" 4.5
resist "VDDD.n245" "VDDD.n212" 4.5
resist "VDDD.n226" "VDDD.n212" 4.5
resist "VDDD.n243" "VDDD.n212" 4.5
resist "VDDD.n227" "VDDD.n212" 4.5
resist "VDDD.n241" "VDDD.n212" 4.5
resist "VDDD.n228" "VDDD.n212" 4.5
resist "VDDD.n239" "VDDD.n212" 4.5
resist "VDDD.n229" "VDDD.n212" 4.5
resist "VDDD.n237" "VDDD.n212" 4.5
resist "VDDD.n230" "VDDD.n212" 4.5
resist "VDDD.n235" "VDDD.n212" 4.5
resist "VDDD.n231" "VDDD.n212" 4.5
resist "VDDD.n233" "VDDD.n212" 4.5
resist "VDDD.n5065" "VDDD.n212" 4.5
resist "VDDD.n5028" "VDDD.n271" 4.5
resist "VDDD.n5026" "VDDD.n271" 4.5
resist "VDDD.n4977" "VDDD.n271" 4.5
resist "VDDD.n277" "VDDD.n271" 4.5
resist "VDDD.n4975" "VDDD.n271" 4.5
resist "VDDD.n278" "VDDD.n271" 4.5
resist "VDDD.n4973" "VDDD.n271" 4.5
resist "VDDD.n279" "VDDD.n271" 4.5
resist "VDDD.n4971" "VDDD.n271" 4.5
resist "VDDD.n280" "VDDD.n271" 4.5
resist "VDDD.n4969" "VDDD.n271" 4.5
resist "VDDD.n281" "VDDD.n271" 4.5
resist "VDDD.n4967" "VDDD.n271" 4.5
resist "VDDD.n282" "VDDD.n271" 4.5
resist "VDDD.n4965" "VDDD.n271" 4.5
resist "VDDD.n283" "VDDD.n271" 4.5
resist "VDDD.n4963" "VDDD.n271" 4.5
resist "VDDD.n284" "VDDD.n271" 4.5
resist "VDDD.n4961" "VDDD.n271" 4.5
resist "VDDD.n285" "VDDD.n271" 4.5
resist "VDDD.n4959" "VDDD.n271" 4.5
resist "VDDD.n286" "VDDD.n271" 4.5
resist "VDDD.n4957" "VDDD.n271" 4.5
resist "VDDD.n287" "VDDD.n271" 4.5
resist "VDDD.n4955" "VDDD.n271" 4.5
resist "VDDD.n288" "VDDD.n271" 4.5
resist "VDDD.n4953" "VDDD.n271" 4.5
resist "VDDD.n289" "VDDD.n271" 4.5
resist "VDDD.n4951" "VDDD.n271" 4.5
resist "VDDD.n290" "VDDD.n271" 4.5
resist "VDDD.n4949" "VDDD.n271" 4.5
resist "VDDD.n291" "VDDD.n271" 4.5
resist "VDDD.n4947" "VDDD.n271" 4.5
resist "VDDD.n292" "VDDD.n271" 4.5
resist "VDDD.n4945" "VDDD.n271" 4.5
resist "VDDD.n293" "VDDD.n271" 4.5
resist "VDDD.n4943" "VDDD.n271" 4.5
resist "VDDD.n294" "VDDD.n271" 4.5
resist "VDDD.n4941" "VDDD.n271" 4.5
resist "VDDD.n295" "VDDD.n271" 4.5
resist "VDDD.n4939" "VDDD.n271" 4.5
resist "VDDD.n296" "VDDD.n271" 4.5
resist "VDDD.n4937" "VDDD.n271" 4.5
resist "VDDD.n297" "VDDD.n271" 4.5
resist "VDDD.n4935" "VDDD.n271" 4.5
resist "VDDD.n298" "VDDD.n271" 4.5
resist "VDDD.n4933" "VDDD.n271" 4.5
resist "VDDD.n299" "VDDD.n271" 4.5
resist "VDDD.n4931" "VDDD.n271" 4.5
resist "VDDD.n300" "VDDD.n271" 4.5
resist "VDDD.n4929" "VDDD.n271" 4.5
resist "VDDD.n301" "VDDD.n271" 4.5
resist "VDDD.n4927" "VDDD.n271" 4.5
resist "VDDD.n302" "VDDD.n271" 4.5
resist "VDDD.n4925" "VDDD.n271" 4.5
resist "VDDD.n303" "VDDD.n271" 4.5
resist "VDDD.n4923" "VDDD.n271" 4.5
resist "VDDD.n304" "VDDD.n271" 4.5
resist "VDDD.n5030" "VDDD.n271" 4.5
resist "VDDD.n5063" "VDDD.n198" 4.5
resist "VDDD.n5061" "VDDD.n198" 4.5
resist "VDDD.n256" "VDDD.n198" 4.5
resist "VDDD.n220" "VDDD.n198" 4.5
resist "VDDD.n255" "VDDD.n198" 4.5
resist "VDDD.n221" "VDDD.n198" 4.5
resist "VDDD.n253" "VDDD.n198" 4.5
resist "VDDD.n222" "VDDD.n198" 4.5
resist "VDDD.n251" "VDDD.n198" 4.5
resist "VDDD.n223" "VDDD.n198" 4.5
resist "VDDD.n249" "VDDD.n198" 4.5
resist "VDDD.n224" "VDDD.n198" 4.5
resist "VDDD.n247" "VDDD.n198" 4.5
resist "VDDD.n225" "VDDD.n198" 4.5
resist "VDDD.n245" "VDDD.n198" 4.5
resist "VDDD.n226" "VDDD.n198" 4.5
resist "VDDD.n243" "VDDD.n198" 4.5
resist "VDDD.n227" "VDDD.n198" 4.5
resist "VDDD.n241" "VDDD.n198" 4.5
resist "VDDD.n228" "VDDD.n198" 4.5
resist "VDDD.n239" "VDDD.n198" 4.5
resist "VDDD.n229" "VDDD.n198" 4.5
resist "VDDD.n237" "VDDD.n198" 4.5
resist "VDDD.n230" "VDDD.n198" 4.5
resist "VDDD.n235" "VDDD.n198" 4.5
resist "VDDD.n231" "VDDD.n198" 4.5
resist "VDDD.n233" "VDDD.n198" 4.5
resist "VDDD.n5065" "VDDD.n198" 4.5
resist "VDDD.n5028" "VDDD.n263" 4.5
resist "VDDD.n5026" "VDDD.n263" 4.5
resist "VDDD.n4977" "VDDD.n263" 4.5
resist "VDDD.n277" "VDDD.n263" 4.5
resist "VDDD.n4975" "VDDD.n263" 4.5
resist "VDDD.n278" "VDDD.n263" 4.5
resist "VDDD.n4973" "VDDD.n263" 4.5
resist "VDDD.n279" "VDDD.n263" 4.5
resist "VDDD.n4971" "VDDD.n263" 4.5
resist "VDDD.n280" "VDDD.n263" 4.5
resist "VDDD.n4969" "VDDD.n263" 4.5
resist "VDDD.n281" "VDDD.n263" 4.5
resist "VDDD.n4967" "VDDD.n263" 4.5
resist "VDDD.n282" "VDDD.n263" 4.5
resist "VDDD.n4965" "VDDD.n263" 4.5
resist "VDDD.n283" "VDDD.n263" 4.5
resist "VDDD.n4963" "VDDD.n263" 4.5
resist "VDDD.n284" "VDDD.n263" 4.5
resist "VDDD.n4961" "VDDD.n263" 4.5
resist "VDDD.n285" "VDDD.n263" 4.5
resist "VDDD.n4959" "VDDD.n263" 4.5
resist "VDDD.n286" "VDDD.n263" 4.5
resist "VDDD.n4957" "VDDD.n263" 4.5
resist "VDDD.n287" "VDDD.n263" 4.5
resist "VDDD.n4955" "VDDD.n263" 4.5
resist "VDDD.n288" "VDDD.n263" 4.5
resist "VDDD.n4953" "VDDD.n263" 4.5
resist "VDDD.n289" "VDDD.n263" 4.5
resist "VDDD.n4951" "VDDD.n263" 4.5
resist "VDDD.n290" "VDDD.n263" 4.5
resist "VDDD.n4949" "VDDD.n263" 4.5
resist "VDDD.n291" "VDDD.n263" 4.5
resist "VDDD.n4947" "VDDD.n263" 4.5
resist "VDDD.n292" "VDDD.n263" 4.5
resist "VDDD.n4945" "VDDD.n263" 4.5
resist "VDDD.n293" "VDDD.n263" 4.5
resist "VDDD.n4943" "VDDD.n263" 4.5
resist "VDDD.n294" "VDDD.n263" 4.5
resist "VDDD.n4941" "VDDD.n263" 4.5
resist "VDDD.n295" "VDDD.n263" 4.5
resist "VDDD.n4939" "VDDD.n263" 4.5
resist "VDDD.n296" "VDDD.n263" 4.5
resist "VDDD.n4937" "VDDD.n263" 4.5
resist "VDDD.n297" "VDDD.n263" 4.5
resist "VDDD.n4935" "VDDD.n263" 4.5
resist "VDDD.n298" "VDDD.n263" 4.5
resist "VDDD.n4933" "VDDD.n263" 4.5
resist "VDDD.n299" "VDDD.n263" 4.5
resist "VDDD.n4931" "VDDD.n263" 4.5
resist "VDDD.n300" "VDDD.n263" 4.5
resist "VDDD.n4929" "VDDD.n263" 4.5
resist "VDDD.n301" "VDDD.n263" 4.5
resist "VDDD.n4927" "VDDD.n263" 4.5
resist "VDDD.n302" "VDDD.n263" 4.5
resist "VDDD.n4925" "VDDD.n263" 4.5
resist "VDDD.n303" "VDDD.n263" 4.5
resist "VDDD.n4923" "VDDD.n263" 4.5
resist "VDDD.n304" "VDDD.n263" 4.5
resist "VDDD.n5030" "VDDD.n263" 4.5
resist "VDDD.n5063" "VDDD.n211" 4.5
resist "VDDD.n5061" "VDDD.n211" 4.5
resist "VDDD.n256" "VDDD.n211" 4.5
resist "VDDD.n220" "VDDD.n211" 4.5
resist "VDDD.n255" "VDDD.n211" 4.5
resist "VDDD.n221" "VDDD.n211" 4.5
resist "VDDD.n253" "VDDD.n211" 4.5
resist "VDDD.n222" "VDDD.n211" 4.5
resist "VDDD.n251" "VDDD.n211" 4.5
resist "VDDD.n223" "VDDD.n211" 4.5
resist "VDDD.n249" "VDDD.n211" 4.5
resist "VDDD.n224" "VDDD.n211" 4.5
resist "VDDD.n247" "VDDD.n211" 4.5
resist "VDDD.n225" "VDDD.n211" 4.5
resist "VDDD.n245" "VDDD.n211" 4.5
resist "VDDD.n226" "VDDD.n211" 4.5
resist "VDDD.n243" "VDDD.n211" 4.5
resist "VDDD.n227" "VDDD.n211" 4.5
resist "VDDD.n241" "VDDD.n211" 4.5
resist "VDDD.n228" "VDDD.n211" 4.5
resist "VDDD.n239" "VDDD.n211" 4.5
resist "VDDD.n229" "VDDD.n211" 4.5
resist "VDDD.n237" "VDDD.n211" 4.5
resist "VDDD.n230" "VDDD.n211" 4.5
resist "VDDD.n235" "VDDD.n211" 4.5
resist "VDDD.n231" "VDDD.n211" 4.5
resist "VDDD.n233" "VDDD.n211" 4.5
resist "VDDD.n5065" "VDDD.n211" 4.5
resist "VDDD.n5028" "VDDD.n270" 4.5
resist "VDDD.n5026" "VDDD.n270" 4.5
resist "VDDD.n4977" "VDDD.n270" 4.5
resist "VDDD.n277" "VDDD.n270" 4.5
resist "VDDD.n4975" "VDDD.n270" 4.5
resist "VDDD.n278" "VDDD.n270" 4.5
resist "VDDD.n4973" "VDDD.n270" 4.5
resist "VDDD.n279" "VDDD.n270" 4.5
resist "VDDD.n4971" "VDDD.n270" 4.5
resist "VDDD.n280" "VDDD.n270" 4.5
resist "VDDD.n4969" "VDDD.n270" 4.5
resist "VDDD.n281" "VDDD.n270" 4.5
resist "VDDD.n4967" "VDDD.n270" 4.5
resist "VDDD.n282" "VDDD.n270" 4.5
resist "VDDD.n4965" "VDDD.n270" 4.5
resist "VDDD.n283" "VDDD.n270" 4.5
resist "VDDD.n4963" "VDDD.n270" 4.5
resist "VDDD.n284" "VDDD.n270" 4.5
resist "VDDD.n4961" "VDDD.n270" 4.5
resist "VDDD.n285" "VDDD.n270" 4.5
resist "VDDD.n4959" "VDDD.n270" 4.5
resist "VDDD.n286" "VDDD.n270" 4.5
resist "VDDD.n4957" "VDDD.n270" 4.5
resist "VDDD.n287" "VDDD.n270" 4.5
resist "VDDD.n4955" "VDDD.n270" 4.5
resist "VDDD.n288" "VDDD.n270" 4.5
resist "VDDD.n4953" "VDDD.n270" 4.5
resist "VDDD.n289" "VDDD.n270" 4.5
resist "VDDD.n4951" "VDDD.n270" 4.5
resist "VDDD.n290" "VDDD.n270" 4.5
resist "VDDD.n4949" "VDDD.n270" 4.5
resist "VDDD.n291" "VDDD.n270" 4.5
resist "VDDD.n4947" "VDDD.n270" 4.5
resist "VDDD.n292" "VDDD.n270" 4.5
resist "VDDD.n4945" "VDDD.n270" 4.5
resist "VDDD.n293" "VDDD.n270" 4.5
resist "VDDD.n4943" "VDDD.n270" 4.5
resist "VDDD.n294" "VDDD.n270" 4.5
resist "VDDD.n4941" "VDDD.n270" 4.5
resist "VDDD.n295" "VDDD.n270" 4.5
resist "VDDD.n4939" "VDDD.n270" 4.5
resist "VDDD.n296" "VDDD.n270" 4.5
resist "VDDD.n4937" "VDDD.n270" 4.5
resist "VDDD.n297" "VDDD.n270" 4.5
resist "VDDD.n4935" "VDDD.n270" 4.5
resist "VDDD.n298" "VDDD.n270" 4.5
resist "VDDD.n4933" "VDDD.n270" 4.5
resist "VDDD.n299" "VDDD.n270" 4.5
resist "VDDD.n4931" "VDDD.n270" 4.5
resist "VDDD.n300" "VDDD.n270" 4.5
resist "VDDD.n4929" "VDDD.n270" 4.5
resist "VDDD.n301" "VDDD.n270" 4.5
resist "VDDD.n4927" "VDDD.n270" 4.5
resist "VDDD.n302" "VDDD.n270" 4.5
resist "VDDD.n4925" "VDDD.n270" 4.5
resist "VDDD.n303" "VDDD.n270" 4.5
resist "VDDD.n4923" "VDDD.n270" 4.5
resist "VDDD.n304" "VDDD.n270" 4.5
resist "VDDD.n5030" "VDDD.n270" 4.5
resist "VDDD.n5063" "VDDD.n199" 4.5
resist "VDDD.n5061" "VDDD.n199" 4.5
resist "VDDD.n256" "VDDD.n199" 4.5
resist "VDDD.n220" "VDDD.n199" 4.5
resist "VDDD.n255" "VDDD.n199" 4.5
resist "VDDD.n221" "VDDD.n199" 4.5
resist "VDDD.n253" "VDDD.n199" 4.5
resist "VDDD.n222" "VDDD.n199" 4.5
resist "VDDD.n251" "VDDD.n199" 4.5
resist "VDDD.n223" "VDDD.n199" 4.5
resist "VDDD.n249" "VDDD.n199" 4.5
resist "VDDD.n224" "VDDD.n199" 4.5
resist "VDDD.n247" "VDDD.n199" 4.5
resist "VDDD.n225" "VDDD.n199" 4.5
resist "VDDD.n245" "VDDD.n199" 4.5
resist "VDDD.n226" "VDDD.n199" 4.5
resist "VDDD.n243" "VDDD.n199" 4.5
resist "VDDD.n227" "VDDD.n199" 4.5
resist "VDDD.n241" "VDDD.n199" 4.5
resist "VDDD.n228" "VDDD.n199" 4.5
resist "VDDD.n239" "VDDD.n199" 4.5
resist "VDDD.n229" "VDDD.n199" 4.5
resist "VDDD.n237" "VDDD.n199" 4.5
resist "VDDD.n230" "VDDD.n199" 4.5
resist "VDDD.n235" "VDDD.n199" 4.5
resist "VDDD.n231" "VDDD.n199" 4.5
resist "VDDD.n233" "VDDD.n199" 4.5
resist "VDDD.n5065" "VDDD.n199" 4.5
resist "VDDD.n5028" "VDDD.n264" 4.5
resist "VDDD.n5026" "VDDD.n264" 4.5
resist "VDDD.n4977" "VDDD.n264" 4.5
resist "VDDD.n277" "VDDD.n264" 4.5
resist "VDDD.n4975" "VDDD.n264" 4.5
resist "VDDD.n278" "VDDD.n264" 4.5
resist "VDDD.n4973" "VDDD.n264" 4.5
resist "VDDD.n279" "VDDD.n264" 4.5
resist "VDDD.n4971" "VDDD.n264" 4.5
resist "VDDD.n280" "VDDD.n264" 4.5
resist "VDDD.n4969" "VDDD.n264" 4.5
resist "VDDD.n281" "VDDD.n264" 4.5
resist "VDDD.n4967" "VDDD.n264" 4.5
resist "VDDD.n282" "VDDD.n264" 4.5
resist "VDDD.n4965" "VDDD.n264" 4.5
resist "VDDD.n283" "VDDD.n264" 4.5
resist "VDDD.n4963" "VDDD.n264" 4.5
resist "VDDD.n284" "VDDD.n264" 4.5
resist "VDDD.n4961" "VDDD.n264" 4.5
resist "VDDD.n285" "VDDD.n264" 4.5
resist "VDDD.n4959" "VDDD.n264" 4.5
resist "VDDD.n286" "VDDD.n264" 4.5
resist "VDDD.n4957" "VDDD.n264" 4.5
resist "VDDD.n287" "VDDD.n264" 4.5
resist "VDDD.n4955" "VDDD.n264" 4.5
resist "VDDD.n288" "VDDD.n264" 4.5
resist "VDDD.n4953" "VDDD.n264" 4.5
resist "VDDD.n289" "VDDD.n264" 4.5
resist "VDDD.n4951" "VDDD.n264" 4.5
resist "VDDD.n290" "VDDD.n264" 4.5
resist "VDDD.n4949" "VDDD.n264" 4.5
resist "VDDD.n291" "VDDD.n264" 4.5
resist "VDDD.n4947" "VDDD.n264" 4.5
resist "VDDD.n292" "VDDD.n264" 4.5
resist "VDDD.n4945" "VDDD.n264" 4.5
resist "VDDD.n293" "VDDD.n264" 4.5
resist "VDDD.n4943" "VDDD.n264" 4.5
resist "VDDD.n294" "VDDD.n264" 4.5
resist "VDDD.n4941" "VDDD.n264" 4.5
resist "VDDD.n295" "VDDD.n264" 4.5
resist "VDDD.n4939" "VDDD.n264" 4.5
resist "VDDD.n296" "VDDD.n264" 4.5
resist "VDDD.n4937" "VDDD.n264" 4.5
resist "VDDD.n297" "VDDD.n264" 4.5
resist "VDDD.n4935" "VDDD.n264" 4.5
resist "VDDD.n298" "VDDD.n264" 4.5
resist "VDDD.n4933" "VDDD.n264" 4.5
resist "VDDD.n299" "VDDD.n264" 4.5
resist "VDDD.n4931" "VDDD.n264" 4.5
resist "VDDD.n300" "VDDD.n264" 4.5
resist "VDDD.n4929" "VDDD.n264" 4.5
resist "VDDD.n301" "VDDD.n264" 4.5
resist "VDDD.n4927" "VDDD.n264" 4.5
resist "VDDD.n302" "VDDD.n264" 4.5
resist "VDDD.n4925" "VDDD.n264" 4.5
resist "VDDD.n303" "VDDD.n264" 4.5
resist "VDDD.n4923" "VDDD.n264" 4.5
resist "VDDD.n304" "VDDD.n264" 4.5
resist "VDDD.n5030" "VDDD.n264" 4.5
resist "VDDD.n5063" "VDDD.n210" 4.5
resist "VDDD.n5061" "VDDD.n210" 4.5
resist "VDDD.n256" "VDDD.n210" 4.5
resist "VDDD.n220" "VDDD.n210" 4.5
resist "VDDD.n255" "VDDD.n210" 4.5
resist "VDDD.n221" "VDDD.n210" 4.5
resist "VDDD.n253" "VDDD.n210" 4.5
resist "VDDD.n222" "VDDD.n210" 4.5
resist "VDDD.n251" "VDDD.n210" 4.5
resist "VDDD.n223" "VDDD.n210" 4.5
resist "VDDD.n249" "VDDD.n210" 4.5
resist "VDDD.n224" "VDDD.n210" 4.5
resist "VDDD.n247" "VDDD.n210" 4.5
resist "VDDD.n225" "VDDD.n210" 4.5
resist "VDDD.n245" "VDDD.n210" 4.5
resist "VDDD.n226" "VDDD.n210" 4.5
resist "VDDD.n243" "VDDD.n210" 4.5
resist "VDDD.n227" "VDDD.n210" 4.5
resist "VDDD.n241" "VDDD.n210" 4.5
resist "VDDD.n228" "VDDD.n210" 4.5
resist "VDDD.n239" "VDDD.n210" 4.5
resist "VDDD.n229" "VDDD.n210" 4.5
resist "VDDD.n237" "VDDD.n210" 4.5
resist "VDDD.n230" "VDDD.n210" 4.5
resist "VDDD.n235" "VDDD.n210" 4.5
resist "VDDD.n231" "VDDD.n210" 4.5
resist "VDDD.n233" "VDDD.n210" 4.5
resist "VDDD.n5065" "VDDD.n210" 4.5
resist "VDDD.n5028" "VDDD.n269" 4.5
resist "VDDD.n5026" "VDDD.n269" 4.5
resist "VDDD.n4977" "VDDD.n269" 4.5
resist "VDDD.n277" "VDDD.n269" 4.5
resist "VDDD.n4975" "VDDD.n269" 4.5
resist "VDDD.n278" "VDDD.n269" 4.5
resist "VDDD.n4973" "VDDD.n269" 4.5
resist "VDDD.n279" "VDDD.n269" 4.5
resist "VDDD.n4971" "VDDD.n269" 4.5
resist "VDDD.n280" "VDDD.n269" 4.5
resist "VDDD.n4969" "VDDD.n269" 4.5
resist "VDDD.n281" "VDDD.n269" 4.5
resist "VDDD.n4967" "VDDD.n269" 4.5
resist "VDDD.n282" "VDDD.n269" 4.5
resist "VDDD.n4965" "VDDD.n269" 4.5
resist "VDDD.n283" "VDDD.n269" 4.5
resist "VDDD.n4963" "VDDD.n269" 4.5
resist "VDDD.n284" "VDDD.n269" 4.5
resist "VDDD.n4961" "VDDD.n269" 4.5
resist "VDDD.n285" "VDDD.n269" 4.5
resist "VDDD.n4959" "VDDD.n269" 4.5
resist "VDDD.n286" "VDDD.n269" 4.5
resist "VDDD.n4957" "VDDD.n269" 4.5
resist "VDDD.n287" "VDDD.n269" 4.5
resist "VDDD.n4955" "VDDD.n269" 4.5
resist "VDDD.n288" "VDDD.n269" 4.5
resist "VDDD.n4953" "VDDD.n269" 4.5
resist "VDDD.n289" "VDDD.n269" 4.5
resist "VDDD.n4951" "VDDD.n269" 4.5
resist "VDDD.n290" "VDDD.n269" 4.5
resist "VDDD.n4949" "VDDD.n269" 4.5
resist "VDDD.n291" "VDDD.n269" 4.5
resist "VDDD.n4947" "VDDD.n269" 4.5
resist "VDDD.n292" "VDDD.n269" 4.5
resist "VDDD.n4945" "VDDD.n269" 4.5
resist "VDDD.n293" "VDDD.n269" 4.5
resist "VDDD.n4943" "VDDD.n269" 4.5
resist "VDDD.n294" "VDDD.n269" 4.5
resist "VDDD.n4941" "VDDD.n269" 4.5
resist "VDDD.n295" "VDDD.n269" 4.5
resist "VDDD.n4939" "VDDD.n269" 4.5
resist "VDDD.n296" "VDDD.n269" 4.5
resist "VDDD.n4937" "VDDD.n269" 4.5
resist "VDDD.n297" "VDDD.n269" 4.5
resist "VDDD.n4935" "VDDD.n269" 4.5
resist "VDDD.n298" "VDDD.n269" 4.5
resist "VDDD.n4933" "VDDD.n269" 4.5
resist "VDDD.n299" "VDDD.n269" 4.5
resist "VDDD.n4931" "VDDD.n269" 4.5
resist "VDDD.n300" "VDDD.n269" 4.5
resist "VDDD.n4929" "VDDD.n269" 4.5
resist "VDDD.n301" "VDDD.n269" 4.5
resist "VDDD.n4927" "VDDD.n269" 4.5
resist "VDDD.n302" "VDDD.n269" 4.5
resist "VDDD.n4925" "VDDD.n269" 4.5
resist "VDDD.n303" "VDDD.n269" 4.5
resist "VDDD.n4923" "VDDD.n269" 4.5
resist "VDDD.n304" "VDDD.n269" 4.5
resist "VDDD.n5030" "VDDD.n269" 4.5
resist "VDDD.n5063" "VDDD.n200" 4.5
resist "VDDD.n5061" "VDDD.n200" 4.5
resist "VDDD.n256" "VDDD.n200" 4.5
resist "VDDD.n220" "VDDD.n200" 4.5
resist "VDDD.n255" "VDDD.n200" 4.5
resist "VDDD.n221" "VDDD.n200" 4.5
resist "VDDD.n253" "VDDD.n200" 4.5
resist "VDDD.n222" "VDDD.n200" 4.5
resist "VDDD.n251" "VDDD.n200" 4.5
resist "VDDD.n223" "VDDD.n200" 4.5
resist "VDDD.n249" "VDDD.n200" 4.5
resist "VDDD.n224" "VDDD.n200" 4.5
resist "VDDD.n247" "VDDD.n200" 4.5
resist "VDDD.n225" "VDDD.n200" 4.5
resist "VDDD.n245" "VDDD.n200" 4.5
resist "VDDD.n226" "VDDD.n200" 4.5
resist "VDDD.n243" "VDDD.n200" 4.5
resist "VDDD.n227" "VDDD.n200" 4.5
resist "VDDD.n241" "VDDD.n200" 4.5
resist "VDDD.n228" "VDDD.n200" 4.5
resist "VDDD.n239" "VDDD.n200" 4.5
resist "VDDD.n229" "VDDD.n200" 4.5
resist "VDDD.n237" "VDDD.n200" 4.5
resist "VDDD.n230" "VDDD.n200" 4.5
resist "VDDD.n235" "VDDD.n200" 4.5
resist "VDDD.n231" "VDDD.n200" 4.5
resist "VDDD.n233" "VDDD.n200" 4.5
resist "VDDD.n5065" "VDDD.n200" 4.5
resist "VDDD.n5028" "VDDD.n265" 4.5
resist "VDDD.n5026" "VDDD.n265" 4.5
resist "VDDD.n4977" "VDDD.n265" 4.5
resist "VDDD.n277" "VDDD.n265" 4.5
resist "VDDD.n4975" "VDDD.n265" 4.5
resist "VDDD.n278" "VDDD.n265" 4.5
resist "VDDD.n4973" "VDDD.n265" 4.5
resist "VDDD.n279" "VDDD.n265" 4.5
resist "VDDD.n4971" "VDDD.n265" 4.5
resist "VDDD.n280" "VDDD.n265" 4.5
resist "VDDD.n4969" "VDDD.n265" 4.5
resist "VDDD.n281" "VDDD.n265" 4.5
resist "VDDD.n4967" "VDDD.n265" 4.5
resist "VDDD.n282" "VDDD.n265" 4.5
resist "VDDD.n4965" "VDDD.n265" 4.5
resist "VDDD.n283" "VDDD.n265" 4.5
resist "VDDD.n4963" "VDDD.n265" 4.5
resist "VDDD.n284" "VDDD.n265" 4.5
resist "VDDD.n4961" "VDDD.n265" 4.5
resist "VDDD.n285" "VDDD.n265" 4.5
resist "VDDD.n4959" "VDDD.n265" 4.5
resist "VDDD.n286" "VDDD.n265" 4.5
resist "VDDD.n4957" "VDDD.n265" 4.5
resist "VDDD.n287" "VDDD.n265" 4.5
resist "VDDD.n4955" "VDDD.n265" 4.5
resist "VDDD.n288" "VDDD.n265" 4.5
resist "VDDD.n4953" "VDDD.n265" 4.5
resist "VDDD.n289" "VDDD.n265" 4.5
resist "VDDD.n4951" "VDDD.n265" 4.5
resist "VDDD.n290" "VDDD.n265" 4.5
resist "VDDD.n4949" "VDDD.n265" 4.5
resist "VDDD.n291" "VDDD.n265" 4.5
resist "VDDD.n4947" "VDDD.n265" 4.5
resist "VDDD.n292" "VDDD.n265" 4.5
resist "VDDD.n4945" "VDDD.n265" 4.5
resist "VDDD.n293" "VDDD.n265" 4.5
resist "VDDD.n4943" "VDDD.n265" 4.5
resist "VDDD.n294" "VDDD.n265" 4.5
resist "VDDD.n4941" "VDDD.n265" 4.5
resist "VDDD.n295" "VDDD.n265" 4.5
resist "VDDD.n4939" "VDDD.n265" 4.5
resist "VDDD.n296" "VDDD.n265" 4.5
resist "VDDD.n4937" "VDDD.n265" 4.5
resist "VDDD.n297" "VDDD.n265" 4.5
resist "VDDD.n4935" "VDDD.n265" 4.5
resist "VDDD.n298" "VDDD.n265" 4.5
resist "VDDD.n4933" "VDDD.n265" 4.5
resist "VDDD.n299" "VDDD.n265" 4.5
resist "VDDD.n4931" "VDDD.n265" 4.5
resist "VDDD.n300" "VDDD.n265" 4.5
resist "VDDD.n4929" "VDDD.n265" 4.5
resist "VDDD.n301" "VDDD.n265" 4.5
resist "VDDD.n4927" "VDDD.n265" 4.5
resist "VDDD.n302" "VDDD.n265" 4.5
resist "VDDD.n4925" "VDDD.n265" 4.5
resist "VDDD.n303" "VDDD.n265" 4.5
resist "VDDD.n4923" "VDDD.n265" 4.5
resist "VDDD.n304" "VDDD.n265" 4.5
resist "VDDD.n5030" "VDDD.n265" 4.5
resist "VDDD.n5063" "VDDD.n209" 4.5
resist "VDDD.n5061" "VDDD.n209" 4.5
resist "VDDD.n256" "VDDD.n209" 4.5
resist "VDDD.n220" "VDDD.n209" 4.5
resist "VDDD.n255" "VDDD.n209" 4.5
resist "VDDD.n221" "VDDD.n209" 4.5
resist "VDDD.n253" "VDDD.n209" 4.5
resist "VDDD.n222" "VDDD.n209" 4.5
resist "VDDD.n251" "VDDD.n209" 4.5
resist "VDDD.n223" "VDDD.n209" 4.5
resist "VDDD.n249" "VDDD.n209" 4.5
resist "VDDD.n224" "VDDD.n209" 4.5
resist "VDDD.n247" "VDDD.n209" 4.5
resist "VDDD.n225" "VDDD.n209" 4.5
resist "VDDD.n245" "VDDD.n209" 4.5
resist "VDDD.n226" "VDDD.n209" 4.5
resist "VDDD.n243" "VDDD.n209" 4.5
resist "VDDD.n227" "VDDD.n209" 4.5
resist "VDDD.n241" "VDDD.n209" 4.5
resist "VDDD.n228" "VDDD.n209" 4.5
resist "VDDD.n239" "VDDD.n209" 4.5
resist "VDDD.n229" "VDDD.n209" 4.5
resist "VDDD.n237" "VDDD.n209" 4.5
resist "VDDD.n230" "VDDD.n209" 4.5
resist "VDDD.n235" "VDDD.n209" 4.5
resist "VDDD.n231" "VDDD.n209" 4.5
resist "VDDD.n233" "VDDD.n209" 4.5
resist "VDDD.n5065" "VDDD.n209" 4.5
resist "VDDD.n5028" "VDDD.n268" 4.5
resist "VDDD.n5026" "VDDD.n268" 4.5
resist "VDDD.n4977" "VDDD.n268" 4.5
resist "VDDD.n277" "VDDD.n268" 4.5
resist "VDDD.n4975" "VDDD.n268" 4.5
resist "VDDD.n278" "VDDD.n268" 4.5
resist "VDDD.n4973" "VDDD.n268" 4.5
resist "VDDD.n279" "VDDD.n268" 4.5
resist "VDDD.n4971" "VDDD.n268" 4.5
resist "VDDD.n280" "VDDD.n268" 4.5
resist "VDDD.n4969" "VDDD.n268" 4.5
resist "VDDD.n281" "VDDD.n268" 4.5
resist "VDDD.n4967" "VDDD.n268" 4.5
resist "VDDD.n282" "VDDD.n268" 4.5
resist "VDDD.n4965" "VDDD.n268" 4.5
resist "VDDD.n283" "VDDD.n268" 4.5
resist "VDDD.n4963" "VDDD.n268" 4.5
resist "VDDD.n284" "VDDD.n268" 4.5
resist "VDDD.n4961" "VDDD.n268" 4.5
resist "VDDD.n285" "VDDD.n268" 4.5
resist "VDDD.n4959" "VDDD.n268" 4.5
resist "VDDD.n286" "VDDD.n268" 4.5
resist "VDDD.n4957" "VDDD.n268" 4.5
resist "VDDD.n287" "VDDD.n268" 4.5
resist "VDDD.n4955" "VDDD.n268" 4.5
resist "VDDD.n288" "VDDD.n268" 4.5
resist "VDDD.n4953" "VDDD.n268" 4.5
resist "VDDD.n289" "VDDD.n268" 4.5
resist "VDDD.n4951" "VDDD.n268" 4.5
resist "VDDD.n290" "VDDD.n268" 4.5
resist "VDDD.n4949" "VDDD.n268" 4.5
resist "VDDD.n291" "VDDD.n268" 4.5
resist "VDDD.n4947" "VDDD.n268" 4.5
resist "VDDD.n292" "VDDD.n268" 4.5
resist "VDDD.n4945" "VDDD.n268" 4.5
resist "VDDD.n293" "VDDD.n268" 4.5
resist "VDDD.n4943" "VDDD.n268" 4.5
resist "VDDD.n294" "VDDD.n268" 4.5
resist "VDDD.n4941" "VDDD.n268" 4.5
resist "VDDD.n295" "VDDD.n268" 4.5
resist "VDDD.n4939" "VDDD.n268" 4.5
resist "VDDD.n296" "VDDD.n268" 4.5
resist "VDDD.n4937" "VDDD.n268" 4.5
resist "VDDD.n297" "VDDD.n268" 4.5
resist "VDDD.n4935" "VDDD.n268" 4.5
resist "VDDD.n298" "VDDD.n268" 4.5
resist "VDDD.n4933" "VDDD.n268" 4.5
resist "VDDD.n299" "VDDD.n268" 4.5
resist "VDDD.n4931" "VDDD.n268" 4.5
resist "VDDD.n300" "VDDD.n268" 4.5
resist "VDDD.n4929" "VDDD.n268" 4.5
resist "VDDD.n301" "VDDD.n268" 4.5
resist "VDDD.n4927" "VDDD.n268" 4.5
resist "VDDD.n302" "VDDD.n268" 4.5
resist "VDDD.n4925" "VDDD.n268" 4.5
resist "VDDD.n303" "VDDD.n268" 4.5
resist "VDDD.n4923" "VDDD.n268" 4.5
resist "VDDD.n304" "VDDD.n268" 4.5
resist "VDDD.n5030" "VDDD.n268" 4.5
resist "VDDD.n5063" "VDDD.n201" 4.5
resist "VDDD.n5061" "VDDD.n201" 4.5
resist "VDDD.n256" "VDDD.n201" 4.5
resist "VDDD.n220" "VDDD.n201" 4.5
resist "VDDD.n255" "VDDD.n201" 4.5
resist "VDDD.n221" "VDDD.n201" 4.5
resist "VDDD.n253" "VDDD.n201" 4.5
resist "VDDD.n222" "VDDD.n201" 4.5
resist "VDDD.n251" "VDDD.n201" 4.5
resist "VDDD.n223" "VDDD.n201" 4.5
resist "VDDD.n249" "VDDD.n201" 4.5
resist "VDDD.n224" "VDDD.n201" 4.5
resist "VDDD.n247" "VDDD.n201" 4.5
resist "VDDD.n225" "VDDD.n201" 4.5
resist "VDDD.n245" "VDDD.n201" 4.5
resist "VDDD.n226" "VDDD.n201" 4.5
resist "VDDD.n243" "VDDD.n201" 4.5
resist "VDDD.n227" "VDDD.n201" 4.5
resist "VDDD.n241" "VDDD.n201" 4.5
resist "VDDD.n228" "VDDD.n201" 4.5
resist "VDDD.n239" "VDDD.n201" 4.5
resist "VDDD.n229" "VDDD.n201" 4.5
resist "VDDD.n237" "VDDD.n201" 4.5
resist "VDDD.n230" "VDDD.n201" 4.5
resist "VDDD.n235" "VDDD.n201" 4.5
resist "VDDD.n231" "VDDD.n201" 4.5
resist "VDDD.n233" "VDDD.n201" 4.5
resist "VDDD.n5065" "VDDD.n201" 4.5
resist "VDDD.n5028" "VDDD.n266" 4.5
resist "VDDD.n5026" "VDDD.n266" 4.5
resist "VDDD.n5030" "VDDD.n266" 4.5
resist "VDDD.n5063" "VDDD.n208" 4.5
resist "VDDD.n5061" "VDDD.n208" 4.5
resist "VDDD.n256" "VDDD.n208" 4.5
resist "VDDD.n220" "VDDD.n208" 4.5
resist "VDDD.n255" "VDDD.n208" 4.5
resist "VDDD.n221" "VDDD.n208" 4.5
resist "VDDD.n253" "VDDD.n208" 4.5
resist "VDDD.n222" "VDDD.n208" 4.5
resist "VDDD.n251" "VDDD.n208" 4.5
resist "VDDD.n223" "VDDD.n208" 4.5
resist "VDDD.n249" "VDDD.n208" 4.5
resist "VDDD.n224" "VDDD.n208" 4.5
resist "VDDD.n247" "VDDD.n208" 4.5
resist "VDDD.n225" "VDDD.n208" 4.5
resist "VDDD.n245" "VDDD.n208" 4.5
resist "VDDD.n226" "VDDD.n208" 4.5
resist "VDDD.n243" "VDDD.n208" 4.5
resist "VDDD.n227" "VDDD.n208" 4.5
resist "VDDD.n241" "VDDD.n208" 4.5
resist "VDDD.n228" "VDDD.n208" 4.5
resist "VDDD.n239" "VDDD.n208" 4.5
resist "VDDD.n229" "VDDD.n208" 4.5
resist "VDDD.n237" "VDDD.n208" 4.5
resist "VDDD.n230" "VDDD.n208" 4.5
resist "VDDD.n235" "VDDD.n208" 4.5
resist "VDDD.n231" "VDDD.n208" 4.5
resist "VDDD.n233" "VDDD.n208" 4.5
resist "VDDD.n5065" "VDDD.n208" 4.5
resist "VDDD.n5028" "VDDD.n5027" 4.5
resist "VDDD.n5027" "VDDD.n5026" 4.5
resist "VDDD.n5063" "VDDD.n202" 4.5
resist "VDDD.n5061" "VDDD.n202" 4.5
resist "VDDD.n256" "VDDD.n202" 4.5
resist "VDDD.n220" "VDDD.n202" 4.5
resist "VDDD.n255" "VDDD.n202" 4.5
resist "VDDD.n221" "VDDD.n202" 4.5
resist "VDDD.n253" "VDDD.n202" 4.5
resist "VDDD.n222" "VDDD.n202" 4.5
resist "VDDD.n251" "VDDD.n202" 4.5
resist "VDDD.n223" "VDDD.n202" 4.5
resist "VDDD.n249" "VDDD.n202" 4.5
resist "VDDD.n224" "VDDD.n202" 4.5
resist "VDDD.n247" "VDDD.n202" 4.5
resist "VDDD.n225" "VDDD.n202" 4.5
resist "VDDD.n245" "VDDD.n202" 4.5
resist "VDDD.n226" "VDDD.n202" 4.5
resist "VDDD.n243" "VDDD.n202" 4.5
resist "VDDD.n227" "VDDD.n202" 4.5
resist "VDDD.n241" "VDDD.n202" 4.5
resist "VDDD.n228" "VDDD.n202" 4.5
resist "VDDD.n239" "VDDD.n202" 4.5
resist "VDDD.n229" "VDDD.n202" 4.5
resist "VDDD.n237" "VDDD.n202" 4.5
resist "VDDD.n230" "VDDD.n202" 4.5
resist "VDDD.n235" "VDDD.n202" 4.5
resist "VDDD.n231" "VDDD.n202" 4.5
resist "VDDD.n233" "VDDD.n202" 4.5
resist "VDDD.n5065" "VDDD.n202" 4.5
resist "VDDD.n5063" "VDDD.n207" 4.5
resist "VDDD.n5061" "VDDD.n207" 4.5
resist "VDDD.n256" "VDDD.n207" 4.5
resist "VDDD.n220" "VDDD.n207" 4.5
resist "VDDD.n255" "VDDD.n207" 4.5
resist "VDDD.n221" "VDDD.n207" 4.5
resist "VDDD.n253" "VDDD.n207" 4.5
resist "VDDD.n222" "VDDD.n207" 4.5
resist "VDDD.n251" "VDDD.n207" 4.5
resist "VDDD.n223" "VDDD.n207" 4.5
resist "VDDD.n249" "VDDD.n207" 4.5
resist "VDDD.n224" "VDDD.n207" 4.5
resist "VDDD.n247" "VDDD.n207" 4.5
resist "VDDD.n225" "VDDD.n207" 4.5
resist "VDDD.n245" "VDDD.n207" 4.5
resist "VDDD.n226" "VDDD.n207" 4.5
resist "VDDD.n243" "VDDD.n207" 4.5
resist "VDDD.n227" "VDDD.n207" 4.5
resist "VDDD.n241" "VDDD.n207" 4.5
resist "VDDD.n228" "VDDD.n207" 4.5
resist "VDDD.n239" "VDDD.n207" 4.5
resist "VDDD.n229" "VDDD.n207" 4.5
resist "VDDD.n237" "VDDD.n207" 4.5
resist "VDDD.n230" "VDDD.n207" 4.5
resist "VDDD.n235" "VDDD.n207" 4.5
resist "VDDD.n231" "VDDD.n207" 4.5
resist "VDDD.n233" "VDDD.n207" 4.5
resist "VDDD.n5065" "VDDD.n207" 4.5
resist "VDDD.n5063" "VDDD.n203" 4.5
resist "VDDD.n5061" "VDDD.n203" 4.5
resist "VDDD.n256" "VDDD.n203" 4.5
resist "VDDD.n220" "VDDD.n203" 4.5
resist "VDDD.n255" "VDDD.n203" 4.5
resist "VDDD.n221" "VDDD.n203" 4.5
resist "VDDD.n253" "VDDD.n203" 4.5
resist "VDDD.n222" "VDDD.n203" 4.5
resist "VDDD.n251" "VDDD.n203" 4.5
resist "VDDD.n223" "VDDD.n203" 4.5
resist "VDDD.n249" "VDDD.n203" 4.5
resist "VDDD.n224" "VDDD.n203" 4.5
resist "VDDD.n247" "VDDD.n203" 4.5
resist "VDDD.n225" "VDDD.n203" 4.5
resist "VDDD.n245" "VDDD.n203" 4.5
resist "VDDD.n226" "VDDD.n203" 4.5
resist "VDDD.n243" "VDDD.n203" 4.5
resist "VDDD.n227" "VDDD.n203" 4.5
resist "VDDD.n241" "VDDD.n203" 4.5
resist "VDDD.n228" "VDDD.n203" 4.5
resist "VDDD.n239" "VDDD.n203" 4.5
resist "VDDD.n229" "VDDD.n203" 4.5
resist "VDDD.n237" "VDDD.n203" 4.5
resist "VDDD.n230" "VDDD.n203" 4.5
resist "VDDD.n235" "VDDD.n203" 4.5
resist "VDDD.n231" "VDDD.n203" 4.5
resist "VDDD.n233" "VDDD.n203" 4.5
resist "VDDD.n5065" "VDDD.n203" 4.5
resist "VDDD.n5063" "VDDD.n5062" 4.5
resist "VDDD.n5062" "VDDD.n5061" 4.5
resist "VDDD.n5062" "VDDD.n256" 4.5
resist "VDDD.n5062" "VDDD.n220" 4.5
resist "VDDD.n5062" "VDDD.n255" 4.5
resist "VDDD.n5062" "VDDD.n221" 4.5
resist "VDDD.n5062" "VDDD.n253" 4.5
resist "VDDD.n5062" "VDDD.n222" 4.5
resist "VDDD.n5062" "VDDD.n251" 4.5
resist "VDDD.n5062" "VDDD.n223" 4.5
resist "VDDD.n5062" "VDDD.n249" 4.5
resist "VDDD.n5062" "VDDD.n224" 4.5
resist "VDDD.n5062" "VDDD.n247" 4.5
resist "VDDD.n5062" "VDDD.n225" 4.5
resist "VDDD.n5062" "VDDD.n245" 4.5
resist "VDDD.n5062" "VDDD.n226" 4.5
resist "VDDD.n5062" "VDDD.n243" 4.5
resist "VDDD.n5062" "VDDD.n227" 4.5
resist "VDDD.n5062" "VDDD.n241" 4.5
resist "VDDD.n5062" "VDDD.n228" 4.5
resist "VDDD.n5062" "VDDD.n239" 4.5
resist "VDDD.n5062" "VDDD.n229" 4.5
resist "VDDD.n5062" "VDDD.n237" 4.5
resist "VDDD.n5062" "VDDD.n230" 4.5
resist "VDDD.n5062" "VDDD.n235" 4.5
resist "VDDD.n5062" "VDDD.n231" 4.5
resist "VDDD.n5063" "VDDD.n204" 4.5
resist "VDDD.n5061" "VDDD.n204" 4.5
resist "VDDD.n256" "VDDD.n204" 4.5
resist "VDDD.n220" "VDDD.n204" 4.5
resist "VDDD.n255" "VDDD.n204" 4.5
resist "VDDD.n221" "VDDD.n204" 4.5
resist "VDDD.n253" "VDDD.n204" 4.5
resist "VDDD.n222" "VDDD.n204" 4.5
resist "VDDD.n251" "VDDD.n204" 4.5
resist "VDDD.n223" "VDDD.n204" 4.5
resist "VDDD.n249" "VDDD.n204" 4.5
resist "VDDD.n224" "VDDD.n204" 4.5
resist "VDDD.n247" "VDDD.n204" 4.5
resist "VDDD.n225" "VDDD.n204" 4.5
resist "VDDD.n245" "VDDD.n204" 4.5
resist "VDDD.n226" "VDDD.n204" 4.5
resist "VDDD.n243" "VDDD.n204" 4.5
resist "VDDD.n227" "VDDD.n204" 4.5
resist "VDDD.n241" "VDDD.n204" 4.5
resist "VDDD.n228" "VDDD.n204" 4.5
resist "VDDD.n239" "VDDD.n204" 4.5
resist "VDDD.n229" "VDDD.n204" 4.5
resist "VDDD.n237" "VDDD.n204" 4.5
resist "VDDD.n230" "VDDD.n204" 4.5
resist "VDDD.n235" "VDDD.n204" 4.5
resist "VDDD.n5065" "VDDD.n204" 4.5
resist "VDDD.n5063" "VDDD.n206" 4.5
resist "VDDD.n5061" "VDDD.n206" 4.5
resist "VDDD.n231" "VDDD.n206" 4.5
resist "VDDD.n5065" "VDDD.n206" 4.5
resist "VDDD.n5066" "VDDD.n5065" 4.5
resist "VDDD.n5095" "VDDD.n5094" 4.5
resist "VDDD.n5094" "VDDD.n162" 4.5
resist "VDDD.n5094" "VDDD.n142" 4.5
resist "VDDD.n5094" "VDDD.n164" 4.5
resist "VDDD.n5094" "VDDD.n5093" 4.5
resist "VDDD.n5094" "VDDD.n165" 4.5
resist "VDDD.n5094" "VDDD.n5087" 4.5
resist "VDDD.n5094" "VDDD.n166" 4.5
resist "VDDD.n5094" "VDDD.n5085" 4.5
resist "VDDD.n5094" "VDDD.n167" 4.5
resist "VDDD.n5094" "VDDD.n5083" 4.5
resist "VDDD.n5094" "VDDD.n168" 4.5
resist "VDDD.n5094" "VDDD.n5081" 4.5
resist "VDDD.n5094" "VDDD.n169" 4.5
resist "VDDD.n5094" "VDDD.n5079" 4.5
resist "VDDD.n5094" "VDDD.n170" 4.5
resist "VDDD.n5094" "VDDD.n5077" 4.5
resist "VDDD.n5094" "VDDD.n171" 4.5
resist "VDDD.n5094" "VDDD.n5075" 4.5
resist "VDDD.n5094" "VDDD.n172" 4.5
resist "VDDD.n5094" "VDDD.n5073" 4.5
resist "VDDD.n5094" "VDDD.n173" 4.5
resist "VDDD.n5094" "VDDD.n5071" 4.5
resist "VDDD.n5094" "VDDD.n174" 4.5
resist "VDDD.n5094" "VDDD.n5069" 4.5
resist "VDDD.n5094" "VDDD.n5068" 4.5
resist "VDDD.n5068" "VDDD.n144" 4.5
resist "VDDD.n5090" "VDDD.n144" 4.5
resist "VDDD.n5069" "VDDD.n144" 4.5
resist "VDDD.n174" "VDDD.n144" 4.5
resist "VDDD.n5071" "VDDD.n144" 4.5
resist "VDDD.n173" "VDDD.n144" 4.5
resist "VDDD.n5073" "VDDD.n144" 4.5
resist "VDDD.n172" "VDDD.n144" 4.5
resist "VDDD.n5075" "VDDD.n144" 4.5
resist "VDDD.n171" "VDDD.n144" 4.5
resist "VDDD.n5077" "VDDD.n144" 4.5
resist "VDDD.n170" "VDDD.n144" 4.5
resist "VDDD.n5079" "VDDD.n144" 4.5
resist "VDDD.n169" "VDDD.n144" 4.5
resist "VDDD.n5081" "VDDD.n144" 4.5
resist "VDDD.n168" "VDDD.n144" 4.5
resist "VDDD.n5083" "VDDD.n144" 4.5
resist "VDDD.n167" "VDDD.n144" 4.5
resist "VDDD.n5085" "VDDD.n144" 4.5
resist "VDDD.n166" "VDDD.n144" 4.5
resist "VDDD.n5087" "VDDD.n144" 4.5
resist "VDDD.n165" "VDDD.n144" 4.5
resist "VDDD.n5093" "VDDD.n144" 4.5
resist "VDDD.n164" "VDDD.n144" 4.5
resist "VDDD.n144" "VDDD.n142" 4.5
resist "VDDD.n162" "VDDD.n144" 4.5
resist "VDDD.n5095" "VDDD.n144" 4.5
resist "VDDD.n159" "VDDD.n141" 4.5
resist "VDDD.n5068" "VDDD.n159" 4.5
resist "VDDD.n5069" "VDDD.n159" 4.5
resist "VDDD.n174" "VDDD.n159" 4.5
resist "VDDD.n5071" "VDDD.n159" 4.5
resist "VDDD.n173" "VDDD.n159" 4.5
resist "VDDD.n5073" "VDDD.n159" 4.5
resist "VDDD.n172" "VDDD.n159" 4.5
resist "VDDD.n5075" "VDDD.n159" 4.5
resist "VDDD.n171" "VDDD.n159" 4.5
resist "VDDD.n5077" "VDDD.n159" 4.5
resist "VDDD.n170" "VDDD.n159" 4.5
resist "VDDD.n5079" "VDDD.n159" 4.5
resist "VDDD.n169" "VDDD.n159" 4.5
resist "VDDD.n5081" "VDDD.n159" 4.5
resist "VDDD.n168" "VDDD.n159" 4.5
resist "VDDD.n5083" "VDDD.n159" 4.5
resist "VDDD.n167" "VDDD.n159" 4.5
resist "VDDD.n5085" "VDDD.n159" 4.5
resist "VDDD.n166" "VDDD.n159" 4.5
resist "VDDD.n5087" "VDDD.n159" 4.5
resist "VDDD.n165" "VDDD.n159" 4.5
resist "VDDD.n5093" "VDDD.n159" 4.5
resist "VDDD.n164" "VDDD.n159" 4.5
resist "VDDD.n159" "VDDD.n142" 4.5
resist "VDDD.n162" "VDDD.n159" 4.5
resist "VDDD.n5095" "VDDD.n159" 4.5
resist "VDDD.n5068" "VDDD.n146" 4.5
resist "VDDD.n5090" "VDDD.n146" 4.5
resist "VDDD.n5069" "VDDD.n146" 4.5
resist "VDDD.n174" "VDDD.n146" 4.5
resist "VDDD.n5071" "VDDD.n146" 4.5
resist "VDDD.n173" "VDDD.n146" 4.5
resist "VDDD.n5073" "VDDD.n146" 4.5
resist "VDDD.n172" "VDDD.n146" 4.5
resist "VDDD.n5075" "VDDD.n146" 4.5
resist "VDDD.n171" "VDDD.n146" 4.5
resist "VDDD.n5077" "VDDD.n146" 4.5
resist "VDDD.n170" "VDDD.n146" 4.5
resist "VDDD.n5079" "VDDD.n146" 4.5
resist "VDDD.n169" "VDDD.n146" 4.5
resist "VDDD.n5081" "VDDD.n146" 4.5
resist "VDDD.n168" "VDDD.n146" 4.5
resist "VDDD.n5083" "VDDD.n146" 4.5
resist "VDDD.n167" "VDDD.n146" 4.5
resist "VDDD.n5085" "VDDD.n146" 4.5
resist "VDDD.n166" "VDDD.n146" 4.5
resist "VDDD.n5087" "VDDD.n146" 4.5
resist "VDDD.n165" "VDDD.n146" 4.5
resist "VDDD.n5093" "VDDD.n146" 4.5
resist "VDDD.n164" "VDDD.n146" 4.5
resist "VDDD.n146" "VDDD.n142" 4.5
resist "VDDD.n162" "VDDD.n146" 4.5
resist "VDDD.n5095" "VDDD.n146" 4.5
resist "VDDD.n5068" "VDDD.n158" 4.5
resist "VDDD.n5090" "VDDD.n158" 4.5
resist "VDDD.n5069" "VDDD.n158" 4.5
resist "VDDD.n174" "VDDD.n158" 4.5
resist "VDDD.n5071" "VDDD.n158" 4.5
resist "VDDD.n173" "VDDD.n158" 4.5
resist "VDDD.n5073" "VDDD.n158" 4.5
resist "VDDD.n172" "VDDD.n158" 4.5
resist "VDDD.n5075" "VDDD.n158" 4.5
resist "VDDD.n171" "VDDD.n158" 4.5
resist "VDDD.n5077" "VDDD.n158" 4.5
resist "VDDD.n170" "VDDD.n158" 4.5
resist "VDDD.n5079" "VDDD.n158" 4.5
resist "VDDD.n169" "VDDD.n158" 4.5
resist "VDDD.n5081" "VDDD.n158" 4.5
resist "VDDD.n168" "VDDD.n158" 4.5
resist "VDDD.n5083" "VDDD.n158" 4.5
resist "VDDD.n167" "VDDD.n158" 4.5
resist "VDDD.n5085" "VDDD.n158" 4.5
resist "VDDD.n166" "VDDD.n158" 4.5
resist "VDDD.n5087" "VDDD.n158" 4.5
resist "VDDD.n165" "VDDD.n158" 4.5
resist "VDDD.n5093" "VDDD.n158" 4.5
resist "VDDD.n164" "VDDD.n158" 4.5
resist "VDDD.n158" "VDDD.n142" 4.5
resist "VDDD.n162" "VDDD.n158" 4.5
resist "VDDD.n5095" "VDDD.n158" 4.5
resist "VDDD.n5068" "VDDD.n147" 4.5
resist "VDDD.n5090" "VDDD.n147" 4.5
resist "VDDD.n5069" "VDDD.n147" 4.5
resist "VDDD.n174" "VDDD.n147" 4.5
resist "VDDD.n5071" "VDDD.n147" 4.5
resist "VDDD.n173" "VDDD.n147" 4.5
resist "VDDD.n5073" "VDDD.n147" 4.5
resist "VDDD.n172" "VDDD.n147" 4.5
resist "VDDD.n5075" "VDDD.n147" 4.5
resist "VDDD.n171" "VDDD.n147" 4.5
resist "VDDD.n5077" "VDDD.n147" 4.5
resist "VDDD.n170" "VDDD.n147" 4.5
resist "VDDD.n5079" "VDDD.n147" 4.5
resist "VDDD.n169" "VDDD.n147" 4.5
resist "VDDD.n5081" "VDDD.n147" 4.5
resist "VDDD.n168" "VDDD.n147" 4.5
resist "VDDD.n5083" "VDDD.n147" 4.5
resist "VDDD.n167" "VDDD.n147" 4.5
resist "VDDD.n5085" "VDDD.n147" 4.5
resist "VDDD.n166" "VDDD.n147" 4.5
resist "VDDD.n5087" "VDDD.n147" 4.5
resist "VDDD.n165" "VDDD.n147" 4.5
resist "VDDD.n5093" "VDDD.n147" 4.5
resist "VDDD.n164" "VDDD.n147" 4.5
resist "VDDD.n147" "VDDD.n142" 4.5
resist "VDDD.n162" "VDDD.n147" 4.5
resist "VDDD.n5095" "VDDD.n147" 4.5
resist "VDDD.n5068" "VDDD.n156" 4.5
resist "VDDD.n5090" "VDDD.n156" 4.5
resist "VDDD.n5069" "VDDD.n156" 4.5
resist "VDDD.n174" "VDDD.n156" 4.5
resist "VDDD.n5071" "VDDD.n156" 4.5
resist "VDDD.n173" "VDDD.n156" 4.5
resist "VDDD.n5073" "VDDD.n156" 4.5
resist "VDDD.n172" "VDDD.n156" 4.5
resist "VDDD.n5075" "VDDD.n156" 4.5
resist "VDDD.n171" "VDDD.n156" 4.5
resist "VDDD.n5077" "VDDD.n156" 4.5
resist "VDDD.n170" "VDDD.n156" 4.5
resist "VDDD.n5079" "VDDD.n156" 4.5
resist "VDDD.n169" "VDDD.n156" 4.5
resist "VDDD.n5081" "VDDD.n156" 4.5
resist "VDDD.n168" "VDDD.n156" 4.5
resist "VDDD.n5083" "VDDD.n156" 4.5
resist "VDDD.n167" "VDDD.n156" 4.5
resist "VDDD.n5085" "VDDD.n156" 4.5
resist "VDDD.n166" "VDDD.n156" 4.5
resist "VDDD.n5087" "VDDD.n156" 4.5
resist "VDDD.n165" "VDDD.n156" 4.5
resist "VDDD.n5093" "VDDD.n156" 4.5
resist "VDDD.n164" "VDDD.n156" 4.5
resist "VDDD.n156" "VDDD.n142" 4.5
resist "VDDD.n162" "VDDD.n156" 4.5
resist "VDDD.n5095" "VDDD.n156" 4.5
resist "VDDD.n5068" "VDDD.n148" 4.5
resist "VDDD.n5090" "VDDD.n148" 4.5
resist "VDDD.n5069" "VDDD.n148" 4.5
resist "VDDD.n174" "VDDD.n148" 4.5
resist "VDDD.n5071" "VDDD.n148" 4.5
resist "VDDD.n173" "VDDD.n148" 4.5
resist "VDDD.n5073" "VDDD.n148" 4.5
resist "VDDD.n172" "VDDD.n148" 4.5
resist "VDDD.n5075" "VDDD.n148" 4.5
resist "VDDD.n171" "VDDD.n148" 4.5
resist "VDDD.n5077" "VDDD.n148" 4.5
resist "VDDD.n170" "VDDD.n148" 4.5
resist "VDDD.n5079" "VDDD.n148" 4.5
resist "VDDD.n169" "VDDD.n148" 4.5
resist "VDDD.n5081" "VDDD.n148" 4.5
resist "VDDD.n168" "VDDD.n148" 4.5
resist "VDDD.n5083" "VDDD.n148" 4.5
resist "VDDD.n167" "VDDD.n148" 4.5
resist "VDDD.n5085" "VDDD.n148" 4.5
resist "VDDD.n166" "VDDD.n148" 4.5
resist "VDDD.n5087" "VDDD.n148" 4.5
resist "VDDD.n165" "VDDD.n148" 4.5
resist "VDDD.n5093" "VDDD.n148" 4.5
resist "VDDD.n164" "VDDD.n148" 4.5
resist "VDDD.n148" "VDDD.n142" 4.5
resist "VDDD.n162" "VDDD.n148" 4.5
resist "VDDD.n5095" "VDDD.n148" 4.5
resist "VDDD.n5068" "VDDD.n154" 4.5
resist "VDDD.n5090" "VDDD.n154" 4.5
resist "VDDD.n5069" "VDDD.n154" 4.5
resist "VDDD.n174" "VDDD.n154" 4.5
resist "VDDD.n5071" "VDDD.n154" 4.5
resist "VDDD.n173" "VDDD.n154" 4.5
resist "VDDD.n5073" "VDDD.n154" 4.5
resist "VDDD.n172" "VDDD.n154" 4.5
resist "VDDD.n5075" "VDDD.n154" 4.5
resist "VDDD.n171" "VDDD.n154" 4.5
resist "VDDD.n5077" "VDDD.n154" 4.5
resist "VDDD.n170" "VDDD.n154" 4.5
resist "VDDD.n5079" "VDDD.n154" 4.5
resist "VDDD.n169" "VDDD.n154" 4.5
resist "VDDD.n5081" "VDDD.n154" 4.5
resist "VDDD.n168" "VDDD.n154" 4.5
resist "VDDD.n5083" "VDDD.n154" 4.5
resist "VDDD.n167" "VDDD.n154" 4.5
resist "VDDD.n5085" "VDDD.n154" 4.5
resist "VDDD.n166" "VDDD.n154" 4.5
resist "VDDD.n5087" "VDDD.n154" 4.5
resist "VDDD.n165" "VDDD.n154" 4.5
resist "VDDD.n5093" "VDDD.n154" 4.5
resist "VDDD.n164" "VDDD.n154" 4.5
resist "VDDD.n154" "VDDD.n142" 4.5
resist "VDDD.n162" "VDDD.n154" 4.5
resist "VDDD.n5095" "VDDD.n154" 4.5
resist "VDDD.n5068" "VDDD.n149" 4.5
resist "VDDD.n5090" "VDDD.n149" 4.5
resist "VDDD.n5069" "VDDD.n149" 4.5
resist "VDDD.n174" "VDDD.n149" 4.5
resist "VDDD.n5071" "VDDD.n149" 4.5
resist "VDDD.n173" "VDDD.n149" 4.5
resist "VDDD.n5073" "VDDD.n149" 4.5
resist "VDDD.n172" "VDDD.n149" 4.5
resist "VDDD.n5075" "VDDD.n149" 4.5
resist "VDDD.n171" "VDDD.n149" 4.5
resist "VDDD.n5077" "VDDD.n149" 4.5
resist "VDDD.n170" "VDDD.n149" 4.5
resist "VDDD.n5079" "VDDD.n149" 4.5
resist "VDDD.n169" "VDDD.n149" 4.5
resist "VDDD.n5081" "VDDD.n149" 4.5
resist "VDDD.n168" "VDDD.n149" 4.5
resist "VDDD.n5083" "VDDD.n149" 4.5
resist "VDDD.n167" "VDDD.n149" 4.5
resist "VDDD.n5085" "VDDD.n149" 4.5
resist "VDDD.n166" "VDDD.n149" 4.5
resist "VDDD.n5087" "VDDD.n149" 4.5
resist "VDDD.n165" "VDDD.n149" 4.5
resist "VDDD.n5093" "VDDD.n149" 4.5
resist "VDDD.n164" "VDDD.n149" 4.5
resist "VDDD.n149" "VDDD.n142" 4.5
resist "VDDD.n162" "VDDD.n149" 4.5
resist "VDDD.n5095" "VDDD.n149" 4.5
resist "VDDD.n5068" "VDDD.n152" 4.5
resist "VDDD.n5090" "VDDD.n152" 4.5
resist "VDDD.n5069" "VDDD.n152" 4.5
resist "VDDD.n174" "VDDD.n152" 4.5
resist "VDDD.n5071" "VDDD.n152" 4.5
resist "VDDD.n173" "VDDD.n152" 4.5
resist "VDDD.n5073" "VDDD.n152" 4.5
resist "VDDD.n172" "VDDD.n152" 4.5
resist "VDDD.n5075" "VDDD.n152" 4.5
resist "VDDD.n171" "VDDD.n152" 4.5
resist "VDDD.n5077" "VDDD.n152" 4.5
resist "VDDD.n170" "VDDD.n152" 4.5
resist "VDDD.n5079" "VDDD.n152" 4.5
resist "VDDD.n169" "VDDD.n152" 4.5
resist "VDDD.n5081" "VDDD.n152" 4.5
resist "VDDD.n168" "VDDD.n152" 4.5
resist "VDDD.n5083" "VDDD.n152" 4.5
resist "VDDD.n167" "VDDD.n152" 4.5
resist "VDDD.n5085" "VDDD.n152" 4.5
resist "VDDD.n166" "VDDD.n152" 4.5
resist "VDDD.n5087" "VDDD.n152" 4.5
resist "VDDD.n165" "VDDD.n152" 4.5
resist "VDDD.n5093" "VDDD.n152" 4.5
resist "VDDD.n164" "VDDD.n152" 4.5
resist "VDDD.n5095" "VDDD.n152" 4.5
resist "VDDD.n5091" "VDDD.n5068" 4.5
resist "VDDD.n5091" "VDDD.n5090" 4.5
resist "VDDD.n5091" "VDDD.n5069" 4.5
resist "VDDD.n5091" "VDDD.n174" 4.5
resist "VDDD.n5091" "VDDD.n5071" 4.5
resist "VDDD.n5091" "VDDD.n173" 4.5
resist "VDDD.n5091" "VDDD.n5073" 4.5
resist "VDDD.n5091" "VDDD.n172" 4.5
resist "VDDD.n5091" "VDDD.n5075" 4.5
resist "VDDD.n5091" "VDDD.n171" 4.5
resist "VDDD.n5091" "VDDD.n5077" 4.5
resist "VDDD.n5091" "VDDD.n170" 4.5
resist "VDDD.n5091" "VDDD.n5079" 4.5
resist "VDDD.n5091" "VDDD.n169" 4.5
resist "VDDD.n5091" "VDDD.n5081" 4.5
resist "VDDD.n5091" "VDDD.n168" 4.5
resist "VDDD.n5091" "VDDD.n5083" 4.5
resist "VDDD.n5091" "VDDD.n167" 4.5
resist "VDDD.n5091" "VDDD.n5085" 4.5
resist "VDDD.n5091" "VDDD.n166" 4.5
resist "VDDD.n5091" "VDDD.n5087" 4.5
resist "VDDD.n5091" "VDDD.n165" 4.5
resist "VDDD.n5093" "VDDD.n5091" 4.5
resist "VDDD.n5091" "VDDD.n164" 4.5
resist "VDDD.n5091" "VDDD.n142" 4.5
resist "VDDD.n5095" "VDDD.n151" 4.5
resist "VDDD.n5096" "VDDD.n5095" 4.5
resist "VDDD.n5096" "VDDD.n142" 4.5
resist "VDDD.n5096" "VDDD.n141" 4.5
resist "VDDD.n5097" "VDDD.n5096" 4.5
resist "VDDD.n5156" "VDDD.n5155" 4.5
resist "VDDD.n5155" "VDDD.n68" 4.5
resist "VDDD.n5155" "VDDD.n5154" 4.5
resist "VDDD.n5155" "VDDD.n92" 4.5
resist "VDDD.n5155" "VDDD.n5152" 4.5
resist "VDDD.n5155" "VDDD.n93" 4.5
resist "VDDD.n5155" "VDDD.n5150" 4.5
resist "VDDD.n5155" "VDDD.n94" 4.5
resist "VDDD.n5155" "VDDD.n5148" 4.5
resist "VDDD.n5155" "VDDD.n95" 4.5
resist "VDDD.n5155" "VDDD.n5146" 4.5
resist "VDDD.n5155" "VDDD.n96" 4.5
resist "VDDD.n5155" "VDDD.n5144" 4.5
resist "VDDD.n5155" "VDDD.n97" 4.5
resist "VDDD.n5155" "VDDD.n5142" 4.5
resist "VDDD.n5155" "VDDD.n98" 4.5
resist "VDDD.n5155" "VDDD.n5140" 4.5
resist "VDDD.n5155" "VDDD.n99" 4.5
resist "VDDD.n5155" "VDDD.n5138" 4.5
resist "VDDD.n5155" "VDDD.n100" 4.5
resist "VDDD.n5155" "VDDD.n5136" 4.5
resist "VDDD.n5155" "VDDD.n101" 4.5
resist "VDDD.n5155" "VDDD.n5134" 4.5
resist "VDDD.n5155" "VDDD.n102" 4.5
resist "VDDD.n5155" "VDDD.n5132" 4.5
resist "VDDD.n5155" "VDDD.n103" 4.5
resist "VDDD.n5155" "VDDD.n5130" 4.5
resist "VDDD.n5155" "VDDD.n104" 4.5
resist "VDDD.n5155" "VDDD.n5128" 4.5
resist "VDDD.n5155" "VDDD.n105" 4.5
resist "VDDD.n5155" "VDDD.n5126" 4.5
resist "VDDD.n5155" "VDDD.n106" 4.5
resist "VDDD.n5155" "VDDD.n5124" 4.5
resist "VDDD.n5155" "VDDD.n107" 4.5
resist "VDDD.n5155" "VDDD.n5122" 4.5
resist "VDDD.n5155" "VDDD.n108" 4.5
resist "VDDD.n5155" "VDDD.n5120" 4.5
resist "VDDD.n5155" "VDDD.n109" 4.5
resist "VDDD.n5155" "VDDD.n5118" 4.5
resist "VDDD.n5155" "VDDD.n110" 4.5
resist "VDDD.n5155" "VDDD.n5116" 4.5
resist "VDDD.n5155" "VDDD.n111" 4.5
resist "VDDD.n5155" "VDDD.n5114" 4.5
resist "VDDD.n5155" "VDDD.n112" 4.5
resist "VDDD.n5155" "VDDD.n5112" 4.5
resist "VDDD.n5155" "VDDD.n113" 4.5
resist "VDDD.n5155" "VDDD.n5110" 4.5
resist "VDDD.n5155" "VDDD.n114" 4.5
resist "VDDD.n5155" "VDDD.n5108" 4.5
resist "VDDD.n5155" "VDDD.n115" 4.5
resist "VDDD.n5155" "VDDD.n5106" 4.5
resist "VDDD.n5155" "VDDD.n116" 4.5
resist "VDDD.n5155" "VDDD.n5104" 4.5
resist "VDDD.n5155" "VDDD.n117" 4.5
resist "VDDD.n5155" "VDDD.n5102" 4.5
resist "VDDD.n5155" "VDDD.n118" 4.5
resist "VDDD.n5155" "VDDD.n5100" 4.5
resist "VDDD.n5155" "VDDD.n119" 4.5
resist "VDDD.n5155" "VDDD.n5098" 4.5
resist "VDDD.n5156" "VDDD.n70" 4.5
resist "VDDD.n5154" "VDDD.n70" 4.5
resist "VDDD.n92" "VDDD.n70" 4.5
resist "VDDD.n5152" "VDDD.n70" 4.5
resist "VDDD.n93" "VDDD.n70" 4.5
resist "VDDD.n5150" "VDDD.n70" 4.5
resist "VDDD.n94" "VDDD.n70" 4.5
resist "VDDD.n5148" "VDDD.n70" 4.5
resist "VDDD.n95" "VDDD.n70" 4.5
resist "VDDD.n5146" "VDDD.n70" 4.5
resist "VDDD.n96" "VDDD.n70" 4.5
resist "VDDD.n5144" "VDDD.n70" 4.5
resist "VDDD.n97" "VDDD.n70" 4.5
resist "VDDD.n5142" "VDDD.n70" 4.5
resist "VDDD.n98" "VDDD.n70" 4.5
resist "VDDD.n5140" "VDDD.n70" 4.5
resist "VDDD.n99" "VDDD.n70" 4.5
resist "VDDD.n5138" "VDDD.n70" 4.5
resist "VDDD.n100" "VDDD.n70" 4.5
resist "VDDD.n5136" "VDDD.n70" 4.5
resist "VDDD.n101" "VDDD.n70" 4.5
resist "VDDD.n5134" "VDDD.n70" 4.5
resist "VDDD.n102" "VDDD.n70" 4.5
resist "VDDD.n5132" "VDDD.n70" 4.5
resist "VDDD.n103" "VDDD.n70" 4.5
resist "VDDD.n5130" "VDDD.n70" 4.5
resist "VDDD.n104" "VDDD.n70" 4.5
resist "VDDD.n5128" "VDDD.n70" 4.5
resist "VDDD.n105" "VDDD.n70" 4.5
resist "VDDD.n5126" "VDDD.n70" 4.5
resist "VDDD.n106" "VDDD.n70" 4.5
resist "VDDD.n5124" "VDDD.n70" 4.5
resist "VDDD.n107" "VDDD.n70" 4.5
resist "VDDD.n5122" "VDDD.n70" 4.5
resist "VDDD.n108" "VDDD.n70" 4.5
resist "VDDD.n5120" "VDDD.n70" 4.5
resist "VDDD.n109" "VDDD.n70" 4.5
resist "VDDD.n5118" "VDDD.n70" 4.5
resist "VDDD.n110" "VDDD.n70" 4.5
resist "VDDD.n5116" "VDDD.n70" 4.5
resist "VDDD.n111" "VDDD.n70" 4.5
resist "VDDD.n5114" "VDDD.n70" 4.5
resist "VDDD.n112" "VDDD.n70" 4.5
resist "VDDD.n5112" "VDDD.n70" 4.5
resist "VDDD.n113" "VDDD.n70" 4.5
resist "VDDD.n5110" "VDDD.n70" 4.5
resist "VDDD.n114" "VDDD.n70" 4.5
resist "VDDD.n5108" "VDDD.n70" 4.5
resist "VDDD.n115" "VDDD.n70" 4.5
resist "VDDD.n5106" "VDDD.n70" 4.5
resist "VDDD.n116" "VDDD.n70" 4.5
resist "VDDD.n5104" "VDDD.n70" 4.5
resist "VDDD.n117" "VDDD.n70" 4.5
resist "VDDD.n5102" "VDDD.n70" 4.5
resist "VDDD.n118" "VDDD.n70" 4.5
resist "VDDD.n5100" "VDDD.n70" 4.5
resist "VDDD.n119" "VDDD.n70" 4.5
resist "VDDD.n5098" "VDDD.n70" 4.5
resist "VDDD.n5156" "VDDD.n83" 4.5
resist "VDDD.n83" "VDDD.n68" 4.5
resist "VDDD.n5154" "VDDD.n83" 4.5
resist "VDDD.n92" "VDDD.n83" 4.5
resist "VDDD.n5152" "VDDD.n83" 4.5
resist "VDDD.n93" "VDDD.n83" 4.5
resist "VDDD.n5150" "VDDD.n83" 4.5
resist "VDDD.n94" "VDDD.n83" 4.5
resist "VDDD.n5148" "VDDD.n83" 4.5
resist "VDDD.n95" "VDDD.n83" 4.5
resist "VDDD.n5146" "VDDD.n83" 4.5
resist "VDDD.n96" "VDDD.n83" 4.5
resist "VDDD.n5144" "VDDD.n83" 4.5
resist "VDDD.n97" "VDDD.n83" 4.5
resist "VDDD.n5142" "VDDD.n83" 4.5
resist "VDDD.n98" "VDDD.n83" 4.5
resist "VDDD.n5140" "VDDD.n83" 4.5
resist "VDDD.n99" "VDDD.n83" 4.5
resist "VDDD.n5138" "VDDD.n83" 4.5
resist "VDDD.n100" "VDDD.n83" 4.5
resist "VDDD.n5136" "VDDD.n83" 4.5
resist "VDDD.n101" "VDDD.n83" 4.5
resist "VDDD.n5134" "VDDD.n83" 4.5
resist "VDDD.n102" "VDDD.n83" 4.5
resist "VDDD.n5132" "VDDD.n83" 4.5
resist "VDDD.n103" "VDDD.n83" 4.5
resist "VDDD.n5130" "VDDD.n83" 4.5
resist "VDDD.n104" "VDDD.n83" 4.5
resist "VDDD.n5128" "VDDD.n83" 4.5
resist "VDDD.n105" "VDDD.n83" 4.5
resist "VDDD.n5126" "VDDD.n83" 4.5
resist "VDDD.n106" "VDDD.n83" 4.5
resist "VDDD.n5124" "VDDD.n83" 4.5
resist "VDDD.n107" "VDDD.n83" 4.5
resist "VDDD.n5122" "VDDD.n83" 4.5
resist "VDDD.n108" "VDDD.n83" 4.5
resist "VDDD.n5120" "VDDD.n83" 4.5
resist "VDDD.n109" "VDDD.n83" 4.5
resist "VDDD.n5118" "VDDD.n83" 4.5
resist "VDDD.n110" "VDDD.n83" 4.5
resist "VDDD.n5116" "VDDD.n83" 4.5
resist "VDDD.n111" "VDDD.n83" 4.5
resist "VDDD.n5114" "VDDD.n83" 4.5
resist "VDDD.n112" "VDDD.n83" 4.5
resist "VDDD.n5112" "VDDD.n83" 4.5
resist "VDDD.n113" "VDDD.n83" 4.5
resist "VDDD.n5110" "VDDD.n83" 4.5
resist "VDDD.n114" "VDDD.n83" 4.5
resist "VDDD.n5108" "VDDD.n83" 4.5
resist "VDDD.n115" "VDDD.n83" 4.5
resist "VDDD.n5106" "VDDD.n83" 4.5
resist "VDDD.n116" "VDDD.n83" 4.5
resist "VDDD.n5104" "VDDD.n83" 4.5
resist "VDDD.n117" "VDDD.n83" 4.5
resist "VDDD.n5102" "VDDD.n83" 4.5
resist "VDDD.n118" "VDDD.n83" 4.5
resist "VDDD.n5100" "VDDD.n83" 4.5
resist "VDDD.n119" "VDDD.n83" 4.5
resist "VDDD.n5098" "VDDD.n83" 4.5
resist "VDDD.n5156" "VDDD.n71" 4.5
resist "VDDD.n71" "VDDD.n68" 4.5
resist "VDDD.n5154" "VDDD.n71" 4.5
resist "VDDD.n92" "VDDD.n71" 4.5
resist "VDDD.n5152" "VDDD.n71" 4.5
resist "VDDD.n93" "VDDD.n71" 4.5
resist "VDDD.n5150" "VDDD.n71" 4.5
resist "VDDD.n94" "VDDD.n71" 4.5
resist "VDDD.n5148" "VDDD.n71" 4.5
resist "VDDD.n95" "VDDD.n71" 4.5
resist "VDDD.n5146" "VDDD.n71" 4.5
resist "VDDD.n96" "VDDD.n71" 4.5
resist "VDDD.n5144" "VDDD.n71" 4.5
resist "VDDD.n97" "VDDD.n71" 4.5
resist "VDDD.n5142" "VDDD.n71" 4.5
resist "VDDD.n98" "VDDD.n71" 4.5
resist "VDDD.n5140" "VDDD.n71" 4.5
resist "VDDD.n99" "VDDD.n71" 4.5
resist "VDDD.n5138" "VDDD.n71" 4.5
resist "VDDD.n100" "VDDD.n71" 4.5
resist "VDDD.n5136" "VDDD.n71" 4.5
resist "VDDD.n101" "VDDD.n71" 4.5
resist "VDDD.n5134" "VDDD.n71" 4.5
resist "VDDD.n102" "VDDD.n71" 4.5
resist "VDDD.n5132" "VDDD.n71" 4.5
resist "VDDD.n103" "VDDD.n71" 4.5
resist "VDDD.n5130" "VDDD.n71" 4.5
resist "VDDD.n104" "VDDD.n71" 4.5
resist "VDDD.n5128" "VDDD.n71" 4.5
resist "VDDD.n105" "VDDD.n71" 4.5
resist "VDDD.n5126" "VDDD.n71" 4.5
resist "VDDD.n106" "VDDD.n71" 4.5
resist "VDDD.n5124" "VDDD.n71" 4.5
resist "VDDD.n107" "VDDD.n71" 4.5
resist "VDDD.n5122" "VDDD.n71" 4.5
resist "VDDD.n108" "VDDD.n71" 4.5
resist "VDDD.n5120" "VDDD.n71" 4.5
resist "VDDD.n109" "VDDD.n71" 4.5
resist "VDDD.n5118" "VDDD.n71" 4.5
resist "VDDD.n110" "VDDD.n71" 4.5
resist "VDDD.n5116" "VDDD.n71" 4.5
resist "VDDD.n111" "VDDD.n71" 4.5
resist "VDDD.n5114" "VDDD.n71" 4.5
resist "VDDD.n112" "VDDD.n71" 4.5
resist "VDDD.n5112" "VDDD.n71" 4.5
resist "VDDD.n113" "VDDD.n71" 4.5
resist "VDDD.n5110" "VDDD.n71" 4.5
resist "VDDD.n114" "VDDD.n71" 4.5
resist "VDDD.n5108" "VDDD.n71" 4.5
resist "VDDD.n115" "VDDD.n71" 4.5
resist "VDDD.n5106" "VDDD.n71" 4.5
resist "VDDD.n116" "VDDD.n71" 4.5
resist "VDDD.n5104" "VDDD.n71" 4.5
resist "VDDD.n117" "VDDD.n71" 4.5
resist "VDDD.n5102" "VDDD.n71" 4.5
resist "VDDD.n118" "VDDD.n71" 4.5
resist "VDDD.n5100" "VDDD.n71" 4.5
resist "VDDD.n119" "VDDD.n71" 4.5
resist "VDDD.n5098" "VDDD.n71" 4.5
resist "VDDD.n5156" "VDDD.n81" 4.5
resist "VDDD.n81" "VDDD.n68" 4.5
resist "VDDD.n5154" "VDDD.n81" 4.5
resist "VDDD.n92" "VDDD.n81" 4.5
resist "VDDD.n5152" "VDDD.n81" 4.5
resist "VDDD.n93" "VDDD.n81" 4.5
resist "VDDD.n5150" "VDDD.n81" 4.5
resist "VDDD.n94" "VDDD.n81" 4.5
resist "VDDD.n5148" "VDDD.n81" 4.5
resist "VDDD.n95" "VDDD.n81" 4.5
resist "VDDD.n5146" "VDDD.n81" 4.5
resist "VDDD.n96" "VDDD.n81" 4.5
resist "VDDD.n5144" "VDDD.n81" 4.5
resist "VDDD.n97" "VDDD.n81" 4.5
resist "VDDD.n5142" "VDDD.n81" 4.5
resist "VDDD.n98" "VDDD.n81" 4.5
resist "VDDD.n5140" "VDDD.n81" 4.5
resist "VDDD.n99" "VDDD.n81" 4.5
resist "VDDD.n5138" "VDDD.n81" 4.5
resist "VDDD.n100" "VDDD.n81" 4.5
resist "VDDD.n5136" "VDDD.n81" 4.5
resist "VDDD.n101" "VDDD.n81" 4.5
resist "VDDD.n5134" "VDDD.n81" 4.5
resist "VDDD.n102" "VDDD.n81" 4.5
resist "VDDD.n5132" "VDDD.n81" 4.5
resist "VDDD.n103" "VDDD.n81" 4.5
resist "VDDD.n5130" "VDDD.n81" 4.5
resist "VDDD.n104" "VDDD.n81" 4.5
resist "VDDD.n5128" "VDDD.n81" 4.5
resist "VDDD.n105" "VDDD.n81" 4.5
resist "VDDD.n5126" "VDDD.n81" 4.5
resist "VDDD.n106" "VDDD.n81" 4.5
resist "VDDD.n5124" "VDDD.n81" 4.5
resist "VDDD.n107" "VDDD.n81" 4.5
resist "VDDD.n5122" "VDDD.n81" 4.5
resist "VDDD.n108" "VDDD.n81" 4.5
resist "VDDD.n5120" "VDDD.n81" 4.5
resist "VDDD.n109" "VDDD.n81" 4.5
resist "VDDD.n5118" "VDDD.n81" 4.5
resist "VDDD.n110" "VDDD.n81" 4.5
resist "VDDD.n5116" "VDDD.n81" 4.5
resist "VDDD.n111" "VDDD.n81" 4.5
resist "VDDD.n5114" "VDDD.n81" 4.5
resist "VDDD.n112" "VDDD.n81" 4.5
resist "VDDD.n5112" "VDDD.n81" 4.5
resist "VDDD.n113" "VDDD.n81" 4.5
resist "VDDD.n5110" "VDDD.n81" 4.5
resist "VDDD.n114" "VDDD.n81" 4.5
resist "VDDD.n5108" "VDDD.n81" 4.5
resist "VDDD.n115" "VDDD.n81" 4.5
resist "VDDD.n5106" "VDDD.n81" 4.5
resist "VDDD.n116" "VDDD.n81" 4.5
resist "VDDD.n5104" "VDDD.n81" 4.5
resist "VDDD.n117" "VDDD.n81" 4.5
resist "VDDD.n5102" "VDDD.n81" 4.5
resist "VDDD.n118" "VDDD.n81" 4.5
resist "VDDD.n5100" "VDDD.n81" 4.5
resist "VDDD.n119" "VDDD.n81" 4.5
resist "VDDD.n5098" "VDDD.n81" 4.5
resist "VDDD.n5156" "VDDD.n72" 4.5
resist "VDDD.n72" "VDDD.n68" 4.5
resist "VDDD.n5154" "VDDD.n72" 4.5
resist "VDDD.n92" "VDDD.n72" 4.5
resist "VDDD.n5152" "VDDD.n72" 4.5
resist "VDDD.n93" "VDDD.n72" 4.5
resist "VDDD.n5150" "VDDD.n72" 4.5
resist "VDDD.n94" "VDDD.n72" 4.5
resist "VDDD.n5148" "VDDD.n72" 4.5
resist "VDDD.n95" "VDDD.n72" 4.5
resist "VDDD.n5146" "VDDD.n72" 4.5
resist "VDDD.n96" "VDDD.n72" 4.5
resist "VDDD.n5144" "VDDD.n72" 4.5
resist "VDDD.n97" "VDDD.n72" 4.5
resist "VDDD.n5142" "VDDD.n72" 4.5
resist "VDDD.n98" "VDDD.n72" 4.5
resist "VDDD.n5140" "VDDD.n72" 4.5
resist "VDDD.n99" "VDDD.n72" 4.5
resist "VDDD.n5138" "VDDD.n72" 4.5
resist "VDDD.n100" "VDDD.n72" 4.5
resist "VDDD.n5136" "VDDD.n72" 4.5
resist "VDDD.n101" "VDDD.n72" 4.5
resist "VDDD.n5134" "VDDD.n72" 4.5
resist "VDDD.n102" "VDDD.n72" 4.5
resist "VDDD.n5132" "VDDD.n72" 4.5
resist "VDDD.n103" "VDDD.n72" 4.5
resist "VDDD.n5130" "VDDD.n72" 4.5
resist "VDDD.n104" "VDDD.n72" 4.5
resist "VDDD.n5128" "VDDD.n72" 4.5
resist "VDDD.n105" "VDDD.n72" 4.5
resist "VDDD.n5126" "VDDD.n72" 4.5
resist "VDDD.n106" "VDDD.n72" 4.5
resist "VDDD.n5124" "VDDD.n72" 4.5
resist "VDDD.n107" "VDDD.n72" 4.5
resist "VDDD.n5122" "VDDD.n72" 4.5
resist "VDDD.n108" "VDDD.n72" 4.5
resist "VDDD.n5120" "VDDD.n72" 4.5
resist "VDDD.n109" "VDDD.n72" 4.5
resist "VDDD.n5118" "VDDD.n72" 4.5
resist "VDDD.n110" "VDDD.n72" 4.5
resist "VDDD.n5116" "VDDD.n72" 4.5
resist "VDDD.n111" "VDDD.n72" 4.5
resist "VDDD.n5114" "VDDD.n72" 4.5
resist "VDDD.n112" "VDDD.n72" 4.5
resist "VDDD.n5112" "VDDD.n72" 4.5
resist "VDDD.n113" "VDDD.n72" 4.5
resist "VDDD.n5110" "VDDD.n72" 4.5
resist "VDDD.n114" "VDDD.n72" 4.5
resist "VDDD.n5108" "VDDD.n72" 4.5
resist "VDDD.n115" "VDDD.n72" 4.5
resist "VDDD.n5106" "VDDD.n72" 4.5
resist "VDDD.n116" "VDDD.n72" 4.5
resist "VDDD.n5104" "VDDD.n72" 4.5
resist "VDDD.n117" "VDDD.n72" 4.5
resist "VDDD.n5102" "VDDD.n72" 4.5
resist "VDDD.n118" "VDDD.n72" 4.5
resist "VDDD.n5100" "VDDD.n72" 4.5
resist "VDDD.n119" "VDDD.n72" 4.5
resist "VDDD.n5098" "VDDD.n72" 4.5
resist "VDDD.n5156" "VDDD.n79" 4.5
resist "VDDD.n79" "VDDD.n68" 4.5
resist "VDDD.n5154" "VDDD.n79" 4.5
resist "VDDD.n92" "VDDD.n79" 4.5
resist "VDDD.n5152" "VDDD.n79" 4.5
resist "VDDD.n93" "VDDD.n79" 4.5
resist "VDDD.n5150" "VDDD.n79" 4.5
resist "VDDD.n94" "VDDD.n79" 4.5
resist "VDDD.n5148" "VDDD.n79" 4.5
resist "VDDD.n95" "VDDD.n79" 4.5
resist "VDDD.n5146" "VDDD.n79" 4.5
resist "VDDD.n96" "VDDD.n79" 4.5
resist "VDDD.n5144" "VDDD.n79" 4.5
resist "VDDD.n97" "VDDD.n79" 4.5
resist "VDDD.n5142" "VDDD.n79" 4.5
resist "VDDD.n98" "VDDD.n79" 4.5
resist "VDDD.n5140" "VDDD.n79" 4.5
resist "VDDD.n99" "VDDD.n79" 4.5
resist "VDDD.n5138" "VDDD.n79" 4.5
resist "VDDD.n100" "VDDD.n79" 4.5
resist "VDDD.n5136" "VDDD.n79" 4.5
resist "VDDD.n101" "VDDD.n79" 4.5
resist "VDDD.n5134" "VDDD.n79" 4.5
resist "VDDD.n102" "VDDD.n79" 4.5
resist "VDDD.n5132" "VDDD.n79" 4.5
resist "VDDD.n103" "VDDD.n79" 4.5
resist "VDDD.n5130" "VDDD.n79" 4.5
resist "VDDD.n104" "VDDD.n79" 4.5
resist "VDDD.n5128" "VDDD.n79" 4.5
resist "VDDD.n105" "VDDD.n79" 4.5
resist "VDDD.n5126" "VDDD.n79" 4.5
resist "VDDD.n106" "VDDD.n79" 4.5
resist "VDDD.n5124" "VDDD.n79" 4.5
resist "VDDD.n107" "VDDD.n79" 4.5
resist "VDDD.n5122" "VDDD.n79" 4.5
resist "VDDD.n108" "VDDD.n79" 4.5
resist "VDDD.n5120" "VDDD.n79" 4.5
resist "VDDD.n109" "VDDD.n79" 4.5
resist "VDDD.n5118" "VDDD.n79" 4.5
resist "VDDD.n110" "VDDD.n79" 4.5
resist "VDDD.n5116" "VDDD.n79" 4.5
resist "VDDD.n111" "VDDD.n79" 4.5
resist "VDDD.n5114" "VDDD.n79" 4.5
resist "VDDD.n112" "VDDD.n79" 4.5
resist "VDDD.n5112" "VDDD.n79" 4.5
resist "VDDD.n113" "VDDD.n79" 4.5
resist "VDDD.n5110" "VDDD.n79" 4.5
resist "VDDD.n114" "VDDD.n79" 4.5
resist "VDDD.n5108" "VDDD.n79" 4.5
resist "VDDD.n115" "VDDD.n79" 4.5
resist "VDDD.n5106" "VDDD.n79" 4.5
resist "VDDD.n116" "VDDD.n79" 4.5
resist "VDDD.n5104" "VDDD.n79" 4.5
resist "VDDD.n117" "VDDD.n79" 4.5
resist "VDDD.n5102" "VDDD.n79" 4.5
resist "VDDD.n118" "VDDD.n79" 4.5
resist "VDDD.n5100" "VDDD.n79" 4.5
resist "VDDD.n119" "VDDD.n79" 4.5
resist "VDDD.n5098" "VDDD.n79" 4.5
resist "VDDD.n5156" "VDDD.n73" 4.5
resist "VDDD.n73" "VDDD.n68" 4.5
resist "VDDD.n5154" "VDDD.n73" 4.5
resist "VDDD.n92" "VDDD.n73" 4.5
resist "VDDD.n5152" "VDDD.n73" 4.5
resist "VDDD.n93" "VDDD.n73" 4.5
resist "VDDD.n5150" "VDDD.n73" 4.5
resist "VDDD.n94" "VDDD.n73" 4.5
resist "VDDD.n5148" "VDDD.n73" 4.5
resist "VDDD.n95" "VDDD.n73" 4.5
resist "VDDD.n5146" "VDDD.n73" 4.5
resist "VDDD.n96" "VDDD.n73" 4.5
resist "VDDD.n5144" "VDDD.n73" 4.5
resist "VDDD.n97" "VDDD.n73" 4.5
resist "VDDD.n5142" "VDDD.n73" 4.5
resist "VDDD.n98" "VDDD.n73" 4.5
resist "VDDD.n5140" "VDDD.n73" 4.5
resist "VDDD.n99" "VDDD.n73" 4.5
resist "VDDD.n5138" "VDDD.n73" 4.5
resist "VDDD.n100" "VDDD.n73" 4.5
resist "VDDD.n5136" "VDDD.n73" 4.5
resist "VDDD.n101" "VDDD.n73" 4.5
resist "VDDD.n5134" "VDDD.n73" 4.5
resist "VDDD.n102" "VDDD.n73" 4.5
resist "VDDD.n5132" "VDDD.n73" 4.5
resist "VDDD.n103" "VDDD.n73" 4.5
resist "VDDD.n5130" "VDDD.n73" 4.5
resist "VDDD.n104" "VDDD.n73" 4.5
resist "VDDD.n5128" "VDDD.n73" 4.5
resist "VDDD.n105" "VDDD.n73" 4.5
resist "VDDD.n5126" "VDDD.n73" 4.5
resist "VDDD.n106" "VDDD.n73" 4.5
resist "VDDD.n5124" "VDDD.n73" 4.5
resist "VDDD.n107" "VDDD.n73" 4.5
resist "VDDD.n5122" "VDDD.n73" 4.5
resist "VDDD.n108" "VDDD.n73" 4.5
resist "VDDD.n5120" "VDDD.n73" 4.5
resist "VDDD.n109" "VDDD.n73" 4.5
resist "VDDD.n5118" "VDDD.n73" 4.5
resist "VDDD.n110" "VDDD.n73" 4.5
resist "VDDD.n5116" "VDDD.n73" 4.5
resist "VDDD.n111" "VDDD.n73" 4.5
resist "VDDD.n5114" "VDDD.n73" 4.5
resist "VDDD.n112" "VDDD.n73" 4.5
resist "VDDD.n5112" "VDDD.n73" 4.5
resist "VDDD.n113" "VDDD.n73" 4.5
resist "VDDD.n5110" "VDDD.n73" 4.5
resist "VDDD.n114" "VDDD.n73" 4.5
resist "VDDD.n5108" "VDDD.n73" 4.5
resist "VDDD.n115" "VDDD.n73" 4.5
resist "VDDD.n5106" "VDDD.n73" 4.5
resist "VDDD.n116" "VDDD.n73" 4.5
resist "VDDD.n5104" "VDDD.n73" 4.5
resist "VDDD.n117" "VDDD.n73" 4.5
resist "VDDD.n5102" "VDDD.n73" 4.5
resist "VDDD.n118" "VDDD.n73" 4.5
resist "VDDD.n5100" "VDDD.n73" 4.5
resist "VDDD.n119" "VDDD.n73" 4.5
resist "VDDD.n5098" "VDDD.n73" 4.5
resist "VDDD.n5156" "VDDD.n77" 4.5
resist "VDDD.n77" "VDDD.n68" 4.5
resist "VDDD.n5154" "VDDD.n77" 4.5
resist "VDDD.n92" "VDDD.n77" 4.5
resist "VDDD.n5152" "VDDD.n77" 4.5
resist "VDDD.n93" "VDDD.n77" 4.5
resist "VDDD.n5150" "VDDD.n77" 4.5
resist "VDDD.n94" "VDDD.n77" 4.5
resist "VDDD.n5148" "VDDD.n77" 4.5
resist "VDDD.n95" "VDDD.n77" 4.5
resist "VDDD.n5146" "VDDD.n77" 4.5
resist "VDDD.n96" "VDDD.n77" 4.5
resist "VDDD.n5144" "VDDD.n77" 4.5
resist "VDDD.n97" "VDDD.n77" 4.5
resist "VDDD.n5142" "VDDD.n77" 4.5
resist "VDDD.n98" "VDDD.n77" 4.5
resist "VDDD.n5140" "VDDD.n77" 4.5
resist "VDDD.n99" "VDDD.n77" 4.5
resist "VDDD.n5138" "VDDD.n77" 4.5
resist "VDDD.n100" "VDDD.n77" 4.5
resist "VDDD.n5136" "VDDD.n77" 4.5
resist "VDDD.n101" "VDDD.n77" 4.5
resist "VDDD.n5134" "VDDD.n77" 4.5
resist "VDDD.n102" "VDDD.n77" 4.5
resist "VDDD.n5132" "VDDD.n77" 4.5
resist "VDDD.n103" "VDDD.n77" 4.5
resist "VDDD.n5130" "VDDD.n77" 4.5
resist "VDDD.n104" "VDDD.n77" 4.5
resist "VDDD.n5128" "VDDD.n77" 4.5
resist "VDDD.n105" "VDDD.n77" 4.5
resist "VDDD.n5126" "VDDD.n77" 4.5
resist "VDDD.n106" "VDDD.n77" 4.5
resist "VDDD.n5124" "VDDD.n77" 4.5
resist "VDDD.n107" "VDDD.n77" 4.5
resist "VDDD.n5122" "VDDD.n77" 4.5
resist "VDDD.n108" "VDDD.n77" 4.5
resist "VDDD.n5120" "VDDD.n77" 4.5
resist "VDDD.n109" "VDDD.n77" 4.5
resist "VDDD.n5118" "VDDD.n77" 4.5
resist "VDDD.n110" "VDDD.n77" 4.5
resist "VDDD.n5116" "VDDD.n77" 4.5
resist "VDDD.n111" "VDDD.n77" 4.5
resist "VDDD.n5114" "VDDD.n77" 4.5
resist "VDDD.n112" "VDDD.n77" 4.5
resist "VDDD.n5112" "VDDD.n77" 4.5
resist "VDDD.n113" "VDDD.n77" 4.5
resist "VDDD.n5110" "VDDD.n77" 4.5
resist "VDDD.n114" "VDDD.n77" 4.5
resist "VDDD.n5108" "VDDD.n77" 4.5
resist "VDDD.n115" "VDDD.n77" 4.5
resist "VDDD.n5106" "VDDD.n77" 4.5
resist "VDDD.n116" "VDDD.n77" 4.5
resist "VDDD.n5104" "VDDD.n77" 4.5
resist "VDDD.n117" "VDDD.n77" 4.5
resist "VDDD.n5102" "VDDD.n77" 4.5
resist "VDDD.n118" "VDDD.n77" 4.5
resist "VDDD.n5100" "VDDD.n77" 4.5
resist "VDDD.n119" "VDDD.n77" 4.5
resist "VDDD.n5098" "VDDD.n77" 4.5
resist "VDDD.n5156" "VDDD.n74" 4.5
resist "VDDD.n74" "VDDD.n68" 4.5
resist "VDDD.n5154" "VDDD.n74" 4.5
resist "VDDD.n92" "VDDD.n74" 4.5
resist "VDDD.n5152" "VDDD.n74" 4.5
resist "VDDD.n93" "VDDD.n74" 4.5
resist "VDDD.n5150" "VDDD.n74" 4.5
resist "VDDD.n94" "VDDD.n74" 4.5
resist "VDDD.n5148" "VDDD.n74" 4.5
resist "VDDD.n95" "VDDD.n74" 4.5
resist "VDDD.n5146" "VDDD.n74" 4.5
resist "VDDD.n96" "VDDD.n74" 4.5
resist "VDDD.n5144" "VDDD.n74" 4.5
resist "VDDD.n97" "VDDD.n74" 4.5
resist "VDDD.n5142" "VDDD.n74" 4.5
resist "VDDD.n98" "VDDD.n74" 4.5
resist "VDDD.n5140" "VDDD.n74" 4.5
resist "VDDD.n99" "VDDD.n74" 4.5
resist "VDDD.n5138" "VDDD.n74" 4.5
resist "VDDD.n100" "VDDD.n74" 4.5
resist "VDDD.n5136" "VDDD.n74" 4.5
resist "VDDD.n101" "VDDD.n74" 4.5
resist "VDDD.n5134" "VDDD.n74" 4.5
resist "VDDD.n102" "VDDD.n74" 4.5
resist "VDDD.n5132" "VDDD.n74" 4.5
resist "VDDD.n103" "VDDD.n74" 4.5
resist "VDDD.n5130" "VDDD.n74" 4.5
resist "VDDD.n104" "VDDD.n74" 4.5
resist "VDDD.n5128" "VDDD.n74" 4.5
resist "VDDD.n105" "VDDD.n74" 4.5
resist "VDDD.n5126" "VDDD.n74" 4.5
resist "VDDD.n106" "VDDD.n74" 4.5
resist "VDDD.n5124" "VDDD.n74" 4.5
resist "VDDD.n107" "VDDD.n74" 4.5
resist "VDDD.n5122" "VDDD.n74" 4.5
resist "VDDD.n108" "VDDD.n74" 4.5
resist "VDDD.n5120" "VDDD.n74" 4.5
resist "VDDD.n109" "VDDD.n74" 4.5
resist "VDDD.n5118" "VDDD.n74" 4.5
resist "VDDD.n110" "VDDD.n74" 4.5
resist "VDDD.n5116" "VDDD.n74" 4.5
resist "VDDD.n111" "VDDD.n74" 4.5
resist "VDDD.n5114" "VDDD.n74" 4.5
resist "VDDD.n112" "VDDD.n74" 4.5
resist "VDDD.n5112" "VDDD.n74" 4.5
resist "VDDD.n113" "VDDD.n74" 4.5
resist "VDDD.n5110" "VDDD.n74" 4.5
resist "VDDD.n114" "VDDD.n74" 4.5
resist "VDDD.n5108" "VDDD.n74" 4.5
resist "VDDD.n115" "VDDD.n74" 4.5
resist "VDDD.n5106" "VDDD.n74" 4.5
resist "VDDD.n116" "VDDD.n74" 4.5
resist "VDDD.n5104" "VDDD.n74" 4.5
resist "VDDD.n117" "VDDD.n74" 4.5
resist "VDDD.n5102" "VDDD.n74" 4.5
resist "VDDD.n118" "VDDD.n74" 4.5
resist "VDDD.n5100" "VDDD.n74" 4.5
resist "VDDD.n119" "VDDD.n74" 4.5
resist "VDDD.n5098" "VDDD.n74" 4.5
resist "VDDD.n5156" "VDDD.n75" 4.5
resist "VDDD.n75" "VDDD.n68" 4.5
resist "VDDD.n5098" "VDDD.n75" 4.5
resist "VDDD.n5157" "VDDD.n5156" 4.5
resist "VDDD.n5157" "VDDD.n68" 4.5
resist "VDDD.n3453" "VDDD.n3452" 4.5
resist "VDDD.n3452" "VDDD.n3243" 4.5
resist "VDDD.n3452" "VDDD.n3451" 4.5
resist "VDDD.n3452" "VDDD.n3244" 4.5
resist "VDDD.n3452" "VDDD.n3249" 4.5
resist "VDDD.n3452" "VDDD.n3245" 4.5
resist "VDDD.n3452" "VDDD.n3246" 4.5
resist "VDDD.n3449" "VDDD.n3239" 4.5
resist "VDDD.n3246" "VDDD.n3239" 4.5
resist "VDDD.n3245" "VDDD.n3239" 4.5
resist "VDDD.n3249" "VDDD.n3239" 4.5
resist "VDDD.n3244" "VDDD.n3239" 4.5
resist "VDDD.n3451" "VDDD.n3239" 4.5
resist "VDDD.n3243" "VDDD.n3239" 4.5
resist "VDDD.n3453" "VDDD.n3239" 4.5
resist "VDDD.n3450" "VDDD.n3449" 4.5
resist "VDDD.n3450" "VDDD.n3246" 4.5
resist "VDDD.n3450" "VDDD.n3253" 4.5
resist "VDDD.n3450" "VDDD.n3245" 4.5
resist "VDDD.n3450" "VDDD.n3249" 4.5
resist "VDDD.n3450" "VDDD.n3244" 4.5
resist "VDDD.n3451" "VDDD.n3450" 4.5
resist "VDDD.n3450" "VDDD.n3243" 4.5
resist "VDDD.n3443" "VDDD.n3442" 4.5
resist "VDDD.n3622" "VDDD.n3621" 4.5
resist "VDDD.n3621" "VDDD.n3196" 4.5
resist "VDDD.n3621" "VDDD.n3620" 4.5
resist "VDDD.n3621" "VDDD.n3197" 4.5
resist "VDDD.n3621" "VDDD.n3202" 4.5
resist "VDDD.n3621" "VDDD.n3198" 4.5
resist "VDDD.n3621" "VDDD.n3199" 4.5
resist "VDDD.n3618" "VDDD.n3192" 4.5
resist "VDDD.n3199" "VDDD.n3192" 4.5
resist "VDDD.n3198" "VDDD.n3192" 4.5
resist "VDDD.n3202" "VDDD.n3192" 4.5
resist "VDDD.n3197" "VDDD.n3192" 4.5
resist "VDDD.n3620" "VDDD.n3192" 4.5
resist "VDDD.n3196" "VDDD.n3192" 4.5
resist "VDDD.n3622" "VDDD.n3192" 4.5
resist "VDDD.n3619" "VDDD.n3618" 4.5
resist "VDDD.n3619" "VDDD.n3199" 4.5
resist "VDDD.n3619" "VDDD.n3206" 4.5
resist "VDDD.n3619" "VDDD.n3198" 4.5
resist "VDDD.n3619" "VDDD.n3202" 4.5
resist "VDDD.n3619" "VDDD.n3197" 4.5
resist "VDDD.n3620" "VDDD.n3619" 4.5
resist "VDDD.n3619" "VDDD.n3196" 4.5
resist "VDDD.n3612" "VDDD.n3611" 4.5
resist "VDDD.n3791" "VDDD.n3790" 4.5
resist "VDDD.n3790" "VDDD.n3149" 4.5
resist "VDDD.n3790" "VDDD.n3789" 4.5
resist "VDDD.n3790" "VDDD.n3150" 4.5
resist "VDDD.n3790" "VDDD.n3155" 4.5
resist "VDDD.n3790" "VDDD.n3151" 4.5
resist "VDDD.n3790" "VDDD.n3152" 4.5
resist "VDDD.n3787" "VDDD.n3145" 4.5
resist "VDDD.n3152" "VDDD.n3145" 4.5
resist "VDDD.n3151" "VDDD.n3145" 4.5
resist "VDDD.n3155" "VDDD.n3145" 4.5
resist "VDDD.n3150" "VDDD.n3145" 4.5
resist "VDDD.n3789" "VDDD.n3145" 4.5
resist "VDDD.n3149" "VDDD.n3145" 4.5
resist "VDDD.n3791" "VDDD.n3145" 4.5
resist "VDDD.n3788" "VDDD.n3787" 4.5
resist "VDDD.n3788" "VDDD.n3152" 4.5
resist "VDDD.n3788" "VDDD.n3159" 4.5
resist "VDDD.n3788" "VDDD.n3151" 4.5
resist "VDDD.n3788" "VDDD.n3155" 4.5
resist "VDDD.n3788" "VDDD.n3150" 4.5
resist "VDDD.n3789" "VDDD.n3788" 4.5
resist "VDDD.n3788" "VDDD.n3149" 4.5
resist "VDDD.n3781" "VDDD.n3780" 4.5
resist "VDDD.n3960" "VDDD.n3959" 4.5
resist "VDDD.n3959" "VDDD.n3102" 4.5
resist "VDDD.n3959" "VDDD.n3958" 4.5
resist "VDDD.n3959" "VDDD.n3103" 4.5
resist "VDDD.n3959" "VDDD.n3108" 4.5
resist "VDDD.n3959" "VDDD.n3104" 4.5
resist "VDDD.n3959" "VDDD.n3105" 4.5
resist "VDDD.n3956" "VDDD.n3098" 4.5
resist "VDDD.n3105" "VDDD.n3098" 4.5
resist "VDDD.n3104" "VDDD.n3098" 4.5
resist "VDDD.n3108" "VDDD.n3098" 4.5
resist "VDDD.n3103" "VDDD.n3098" 4.5
resist "VDDD.n3958" "VDDD.n3098" 4.5
resist "VDDD.n3102" "VDDD.n3098" 4.5
resist "VDDD.n3960" "VDDD.n3098" 4.5
resist "VDDD.n3957" "VDDD.n3956" 4.5
resist "VDDD.n3957" "VDDD.n3105" 4.5
resist "VDDD.n3957" "VDDD.n3112" 4.5
resist "VDDD.n3957" "VDDD.n3104" 4.5
resist "VDDD.n3957" "VDDD.n3108" 4.5
resist "VDDD.n3957" "VDDD.n3103" 4.5
resist "VDDD.n3958" "VDDD.n3957" 4.5
resist "VDDD.n3957" "VDDD.n3102" 4.5
resist "VDDD.n3950" "VDDD.n3949" 4.5
resist "VDDD.n4050" "VDDD.n4049" 4.5
resist "VDDD.n4049" "VDDD.n4043" 4.5
resist "VDDD.n4049" "VDDD.n2981" 4.5
resist "VDDD.n4049" "VDDD.n4041" 4.5
resist "VDDD.n4049" "VDDD.n2982" 4.5
resist "VDDD.n4049" "VDDD.n4038" 4.5
resist "VDDD.n4049" "VDDD.n2983" 4.5
resist "VDDD.n4050" "VDDD.n2973" 4.5
resist "VDDD.n4047" "VDDD.n2973" 4.5
resist "VDDD.n4043" "VDDD.n2973" 4.5
resist "VDDD.n2981" "VDDD.n2973" 4.5
resist "VDDD.n4041" "VDDD.n2973" 4.5
resist "VDDD.n2983" "VDDD.n2973" 4.5
resist "VDDD.n4050" "VDDD.n2979" 4.5
resist "VDDD.n4047" "VDDD.n2979" 4.5
resist "VDDD.n4045" "VDDD.n2979" 4.5
resist "VDDD.n4043" "VDDD.n2979" 4.5
resist "VDDD.n2981" "VDDD.n2979" 4.5
resist "VDDD.n4041" "VDDD.n2979" 4.5
resist "VDDD.n2982" "VDDD.n2979" 4.5
resist "VDDD.n2983" "VDDD.n2979" 4.5
resist "VDDD.n2983" "VDDD.n2974" 4.5
resist "VDDD.n2982" "VDDD.n2974" 4.5
resist "VDDD.n4047" "VDDD.n2974" 4.5
resist "VDDD.n4050" "VDDD.n2974" 4.5
resist "VDDD.n4050" "VDDD.n2977" 4.5
resist "VDDD.n1038" "VDDD.n965" 4.5
resist "VDDD.n1038" "VDDD.n994" 4.5
resist "VDDD.n1038" "VDDD.n936" 4.5
resist "VDDD.n1038" "VDDD.n993" 4.5
resist "VDDD.n1038" "VDDD.n937" 4.5
resist "VDDD.n1038" "VDDD.n992" 4.5
resist "VDDD.n1038" "VDDD.n938" 4.5
resist "VDDD.n1038" "VDDD.n991" 4.5
resist "VDDD.n1038" "VDDD.n939" 4.5
resist "VDDD.n1038" "VDDD.n990" 4.5
resist "VDDD.n1038" "VDDD.n940" 4.5
resist "VDDD.n1038" "VDDD.n989" 4.5
resist "VDDD.n1038" "VDDD.n941" 4.5
resist "VDDD.n1038" "VDDD.n988" 4.5
resist "VDDD.n1038" "VDDD.n942" 4.5
resist "VDDD.n1038" "VDDD.n987" 4.5
resist "VDDD.n1038" "VDDD.n943" 4.5
resist "VDDD.n1038" "VDDD.n986" 4.5
resist "VDDD.n1038" "VDDD.n944" 4.5
resist "VDDD.n1038" "VDDD.n985" 4.5
resist "VDDD.n1038" "VDDD.n945" 4.5
resist "VDDD.n1038" "VDDD.n984" 4.5
resist "VDDD.n1038" "VDDD.n946" 4.5
resist "VDDD.n1038" "VDDD.n983" 4.5
resist "VDDD.n1038" "VDDD.n947" 4.5
resist "VDDD.n1038" "VDDD.n982" 4.5
resist "VDDD.n1038" "VDDD.n948" 4.5
resist "VDDD.n1038" "VDDD.n981" 4.5
resist "VDDD.n1038" "VDDD.n949" 4.5
resist "VDDD.n1038" "VDDD.n980" 4.5
resist "VDDD.n1038" "VDDD.n950" 4.5
resist "VDDD.n1038" "VDDD.n979" 4.5
resist "VDDD.n1038" "VDDD.n951" 4.5
resist "VDDD.n1038" "VDDD.n978" 4.5
resist "VDDD.n1038" "VDDD.n952" 4.5
resist "VDDD.n1038" "VDDD.n977" 4.5
resist "VDDD.n1038" "VDDD.n953" 4.5
resist "VDDD.n1038" "VDDD.n976" 4.5
resist "VDDD.n1038" "VDDD.n954" 4.5
resist "VDDD.n1038" "VDDD.n975" 4.5
resist "VDDD.n1038" "VDDD.n955" 4.5
resist "VDDD.n1038" "VDDD.n974" 4.5
resist "VDDD.n1038" "VDDD.n956" 4.5
resist "VDDD.n1038" "VDDD.n973" 4.5
resist "VDDD.n1038" "VDDD.n957" 4.5
resist "VDDD.n1038" "VDDD.n972" 4.5
resist "VDDD.n1038" "VDDD.n958" 4.5
resist "VDDD.n1038" "VDDD.n971" 4.5
resist "VDDD.n1038" "VDDD.n959" 4.5
resist "VDDD.n1038" "VDDD.n970" 4.5
resist "VDDD.n1038" "VDDD.n960" 4.5
resist "VDDD.n1038" "VDDD.n969" 4.5
resist "VDDD.n1038" "VDDD.n961" 4.5
resist "VDDD.n1038" "VDDD.n968" 4.5
resist "VDDD.n1038" "VDDD.n962" 4.5
resist "VDDD.n1038" "VDDD.n967" 4.5
resist "VDDD.n1038" "VDDD.n963" 4.5
resist "VDDD.n1038" "VDDD.n966" 4.5
resist "VDDD.n1198" "VDDD.n1197" 4.5
resist "VDDD.n1198" "VDDD.n994" 4.5
resist "VDDD.n1198" "VDDD.n936" 4.5
resist "VDDD.n1198" "VDDD.n993" 4.5
resist "VDDD.n1198" "VDDD.n937" 4.5
resist "VDDD.n1198" "VDDD.n992" 4.5
resist "VDDD.n1198" "VDDD.n938" 4.5
resist "VDDD.n1198" "VDDD.n991" 4.5
resist "VDDD.n1198" "VDDD.n939" 4.5
resist "VDDD.n1198" "VDDD.n990" 4.5
resist "VDDD.n1198" "VDDD.n940" 4.5
resist "VDDD.n1198" "VDDD.n989" 4.5
resist "VDDD.n1198" "VDDD.n941" 4.5
resist "VDDD.n1198" "VDDD.n988" 4.5
resist "VDDD.n1198" "VDDD.n942" 4.5
resist "VDDD.n1198" "VDDD.n987" 4.5
resist "VDDD.n1198" "VDDD.n943" 4.5
resist "VDDD.n1198" "VDDD.n986" 4.5
resist "VDDD.n1198" "VDDD.n944" 4.5
resist "VDDD.n1198" "VDDD.n985" 4.5
resist "VDDD.n1198" "VDDD.n945" 4.5
resist "VDDD.n1198" "VDDD.n984" 4.5
resist "VDDD.n1198" "VDDD.n946" 4.5
resist "VDDD.n1198" "VDDD.n983" 4.5
resist "VDDD.n1198" "VDDD.n947" 4.5
resist "VDDD.n1198" "VDDD.n982" 4.5
resist "VDDD.n1198" "VDDD.n948" 4.5
resist "VDDD.n1198" "VDDD.n981" 4.5
resist "VDDD.n1198" "VDDD.n949" 4.5
resist "VDDD.n1198" "VDDD.n980" 4.5
resist "VDDD.n1198" "VDDD.n950" 4.5
resist "VDDD.n1198" "VDDD.n979" 4.5
resist "VDDD.n1198" "VDDD.n951" 4.5
resist "VDDD.n1198" "VDDD.n978" 4.5
resist "VDDD.n1198" "VDDD.n952" 4.5
resist "VDDD.n1198" "VDDD.n977" 4.5
resist "VDDD.n1198" "VDDD.n953" 4.5
resist "VDDD.n1198" "VDDD.n976" 4.5
resist "VDDD.n1198" "VDDD.n954" 4.5
resist "VDDD.n1198" "VDDD.n975" 4.5
resist "VDDD.n1198" "VDDD.n955" 4.5
resist "VDDD.n1198" "VDDD.n974" 4.5
resist "VDDD.n1198" "VDDD.n956" 4.5
resist "VDDD.n1198" "VDDD.n973" 4.5
resist "VDDD.n1198" "VDDD.n957" 4.5
resist "VDDD.n1198" "VDDD.n972" 4.5
resist "VDDD.n1198" "VDDD.n958" 4.5
resist "VDDD.n1198" "VDDD.n971" 4.5
resist "VDDD.n1198" "VDDD.n959" 4.5
resist "VDDD.n1198" "VDDD.n970" 4.5
resist "VDDD.n1198" "VDDD.n960" 4.5
resist "VDDD.n1198" "VDDD.n969" 4.5
resist "VDDD.n1198" "VDDD.n961" 4.5
resist "VDDD.n1198" "VDDD.n968" 4.5
resist "VDDD.n1198" "VDDD.n962" 4.5
resist "VDDD.n1198" "VDDD.n967" 4.5
resist "VDDD.n1198" "VDDD.n963" 4.5
resist "VDDD.n1198" "VDDD.n966" 4.5
resist "VDDD.n1198" "VDDD.n964" 4.5
resist "VDDD.n1198" "VDDD.n965" 4.5
resist "VDDD.n1197" "VDDD.n1009" 4.5
resist "VDDD.n1009" "VDDD.n994" 4.5
resist "VDDD.n1009" "VDDD.n993" 4.5
resist "VDDD.n1009" "VDDD.n937" 4.5
resist "VDDD.n1009" "VDDD.n992" 4.5
resist "VDDD.n1009" "VDDD.n938" 4.5
resist "VDDD.n1009" "VDDD.n991" 4.5
resist "VDDD.n1009" "VDDD.n939" 4.5
resist "VDDD.n1009" "VDDD.n990" 4.5
resist "VDDD.n1009" "VDDD.n940" 4.5
resist "VDDD.n1009" "VDDD.n989" 4.5
resist "VDDD.n1009" "VDDD.n941" 4.5
resist "VDDD.n1009" "VDDD.n988" 4.5
resist "VDDD.n1009" "VDDD.n942" 4.5
resist "VDDD.n1009" "VDDD.n987" 4.5
resist "VDDD.n1009" "VDDD.n943" 4.5
resist "VDDD.n1009" "VDDD.n986" 4.5
resist "VDDD.n1009" "VDDD.n944" 4.5
resist "VDDD.n1009" "VDDD.n985" 4.5
resist "VDDD.n1009" "VDDD.n945" 4.5
resist "VDDD.n1009" "VDDD.n984" 4.5
resist "VDDD.n1009" "VDDD.n946" 4.5
resist "VDDD.n1009" "VDDD.n983" 4.5
resist "VDDD.n1009" "VDDD.n947" 4.5
resist "VDDD.n1009" "VDDD.n982" 4.5
resist "VDDD.n1009" "VDDD.n948" 4.5
resist "VDDD.n1009" "VDDD.n981" 4.5
resist "VDDD.n1009" "VDDD.n949" 4.5
resist "VDDD.n1009" "VDDD.n980" 4.5
resist "VDDD.n1009" "VDDD.n950" 4.5
resist "VDDD.n1009" "VDDD.n979" 4.5
resist "VDDD.n1009" "VDDD.n951" 4.5
resist "VDDD.n1009" "VDDD.n978" 4.5
resist "VDDD.n1009" "VDDD.n952" 4.5
resist "VDDD.n1009" "VDDD.n977" 4.5
resist "VDDD.n1009" "VDDD.n953" 4.5
resist "VDDD.n1009" "VDDD.n976" 4.5
resist "VDDD.n1009" "VDDD.n954" 4.5
resist "VDDD.n1009" "VDDD.n975" 4.5
resist "VDDD.n1009" "VDDD.n955" 4.5
resist "VDDD.n1009" "VDDD.n974" 4.5
resist "VDDD.n1009" "VDDD.n956" 4.5
resist "VDDD.n1009" "VDDD.n973" 4.5
resist "VDDD.n1009" "VDDD.n957" 4.5
resist "VDDD.n1009" "VDDD.n972" 4.5
resist "VDDD.n1009" "VDDD.n958" 4.5
resist "VDDD.n1009" "VDDD.n971" 4.5
resist "VDDD.n1009" "VDDD.n959" 4.5
resist "VDDD.n1009" "VDDD.n970" 4.5
resist "VDDD.n1009" "VDDD.n960" 4.5
resist "VDDD.n1009" "VDDD.n969" 4.5
resist "VDDD.n1009" "VDDD.n961" 4.5
resist "VDDD.n1009" "VDDD.n968" 4.5
resist "VDDD.n1009" "VDDD.n962" 4.5
resist "VDDD.n1009" "VDDD.n967" 4.5
resist "VDDD.n1009" "VDDD.n963" 4.5
resist "VDDD.n1009" "VDDD.n966" 4.5
resist "VDDD.n1009" "VDDD.n964" 4.5
resist "VDDD.n1009" "VDDD.n965" 4.5
resist "VDDD.n1197" "VDDD.n996" 4.5
resist "VDDD.n996" "VDDD.n994" 4.5
resist "VDDD.n996" "VDDD.n993" 4.5
resist "VDDD.n996" "VDDD.n937" 4.5
resist "VDDD.n996" "VDDD.n992" 4.5
resist "VDDD.n996" "VDDD.n938" 4.5
resist "VDDD.n996" "VDDD.n991" 4.5
resist "VDDD.n996" "VDDD.n939" 4.5
resist "VDDD.n996" "VDDD.n990" 4.5
resist "VDDD.n996" "VDDD.n940" 4.5
resist "VDDD.n996" "VDDD.n989" 4.5
resist "VDDD.n996" "VDDD.n941" 4.5
resist "VDDD.n996" "VDDD.n988" 4.5
resist "VDDD.n996" "VDDD.n942" 4.5
resist "VDDD.n996" "VDDD.n987" 4.5
resist "VDDD.n996" "VDDD.n943" 4.5
resist "VDDD.n996" "VDDD.n986" 4.5
resist "VDDD.n996" "VDDD.n944" 4.5
resist "VDDD.n996" "VDDD.n985" 4.5
resist "VDDD.n996" "VDDD.n945" 4.5
resist "VDDD.n996" "VDDD.n984" 4.5
resist "VDDD.n996" "VDDD.n946" 4.5
resist "VDDD.n996" "VDDD.n983" 4.5
resist "VDDD.n996" "VDDD.n947" 4.5
resist "VDDD.n996" "VDDD.n982" 4.5
resist "VDDD.n996" "VDDD.n948" 4.5
resist "VDDD.n996" "VDDD.n981" 4.5
resist "VDDD.n996" "VDDD.n949" 4.5
resist "VDDD.n996" "VDDD.n980" 4.5
resist "VDDD.n996" "VDDD.n950" 4.5
resist "VDDD.n996" "VDDD.n979" 4.5
resist "VDDD.n996" "VDDD.n951" 4.5
resist "VDDD.n996" "VDDD.n978" 4.5
resist "VDDD.n996" "VDDD.n952" 4.5
resist "VDDD.n996" "VDDD.n977" 4.5
resist "VDDD.n996" "VDDD.n953" 4.5
resist "VDDD.n996" "VDDD.n976" 4.5
resist "VDDD.n996" "VDDD.n954" 4.5
resist "VDDD.n996" "VDDD.n975" 4.5
resist "VDDD.n996" "VDDD.n955" 4.5
resist "VDDD.n996" "VDDD.n974" 4.5
resist "VDDD.n996" "VDDD.n956" 4.5
resist "VDDD.n996" "VDDD.n973" 4.5
resist "VDDD.n996" "VDDD.n957" 4.5
resist "VDDD.n996" "VDDD.n972" 4.5
resist "VDDD.n996" "VDDD.n958" 4.5
resist "VDDD.n996" "VDDD.n971" 4.5
resist "VDDD.n996" "VDDD.n959" 4.5
resist "VDDD.n996" "VDDD.n970" 4.5
resist "VDDD.n996" "VDDD.n960" 4.5
resist "VDDD.n996" "VDDD.n969" 4.5
resist "VDDD.n996" "VDDD.n961" 4.5
resist "VDDD.n996" "VDDD.n968" 4.5
resist "VDDD.n996" "VDDD.n962" 4.5
resist "VDDD.n996" "VDDD.n967" 4.5
resist "VDDD.n996" "VDDD.n963" 4.5
resist "VDDD.n996" "VDDD.n966" 4.5
resist "VDDD.n996" "VDDD.n964" 4.5
resist "VDDD.n996" "VDDD.n965" 4.5
resist "VDDD.n1197" "VDDD.n1007" 4.5
resist "VDDD.n1007" "VDDD.n994" 4.5
resist "VDDD.n1007" "VDDD.n993" 4.5
resist "VDDD.n1007" "VDDD.n937" 4.5
resist "VDDD.n1007" "VDDD.n992" 4.5
resist "VDDD.n1007" "VDDD.n938" 4.5
resist "VDDD.n1007" "VDDD.n991" 4.5
resist "VDDD.n1007" "VDDD.n939" 4.5
resist "VDDD.n1007" "VDDD.n990" 4.5
resist "VDDD.n1007" "VDDD.n940" 4.5
resist "VDDD.n1007" "VDDD.n989" 4.5
resist "VDDD.n1007" "VDDD.n941" 4.5
resist "VDDD.n1007" "VDDD.n988" 4.5
resist "VDDD.n1007" "VDDD.n942" 4.5
resist "VDDD.n1007" "VDDD.n987" 4.5
resist "VDDD.n1007" "VDDD.n943" 4.5
resist "VDDD.n1007" "VDDD.n986" 4.5
resist "VDDD.n1007" "VDDD.n944" 4.5
resist "VDDD.n1007" "VDDD.n985" 4.5
resist "VDDD.n1007" "VDDD.n945" 4.5
resist "VDDD.n1007" "VDDD.n984" 4.5
resist "VDDD.n1007" "VDDD.n946" 4.5
resist "VDDD.n1007" "VDDD.n983" 4.5
resist "VDDD.n1007" "VDDD.n947" 4.5
resist "VDDD.n1007" "VDDD.n982" 4.5
resist "VDDD.n1007" "VDDD.n948" 4.5
resist "VDDD.n1007" "VDDD.n981" 4.5
resist "VDDD.n1007" "VDDD.n949" 4.5
resist "VDDD.n1007" "VDDD.n980" 4.5
resist "VDDD.n1007" "VDDD.n950" 4.5
resist "VDDD.n1007" "VDDD.n979" 4.5
resist "VDDD.n1007" "VDDD.n951" 4.5
resist "VDDD.n1007" "VDDD.n978" 4.5
resist "VDDD.n1007" "VDDD.n952" 4.5
resist "VDDD.n1007" "VDDD.n977" 4.5
resist "VDDD.n1007" "VDDD.n953" 4.5
resist "VDDD.n1007" "VDDD.n976" 4.5
resist "VDDD.n1007" "VDDD.n954" 4.5
resist "VDDD.n1007" "VDDD.n975" 4.5
resist "VDDD.n1007" "VDDD.n955" 4.5
resist "VDDD.n1007" "VDDD.n974" 4.5
resist "VDDD.n1007" "VDDD.n956" 4.5
resist "VDDD.n1007" "VDDD.n973" 4.5
resist "VDDD.n1007" "VDDD.n957" 4.5
resist "VDDD.n1007" "VDDD.n972" 4.5
resist "VDDD.n1007" "VDDD.n958" 4.5
resist "VDDD.n1007" "VDDD.n971" 4.5
resist "VDDD.n1007" "VDDD.n959" 4.5
resist "VDDD.n1007" "VDDD.n970" 4.5
resist "VDDD.n1007" "VDDD.n960" 4.5
resist "VDDD.n1007" "VDDD.n969" 4.5
resist "VDDD.n1007" "VDDD.n961" 4.5
resist "VDDD.n1007" "VDDD.n968" 4.5
resist "VDDD.n1007" "VDDD.n962" 4.5
resist "VDDD.n1007" "VDDD.n967" 4.5
resist "VDDD.n1007" "VDDD.n963" 4.5
resist "VDDD.n1007" "VDDD.n966" 4.5
resist "VDDD.n1007" "VDDD.n964" 4.5
resist "VDDD.n1007" "VDDD.n965" 4.5
resist "VDDD.n1197" "VDDD.n997" 4.5
resist "VDDD.n997" "VDDD.n994" 4.5
resist "VDDD.n997" "VDDD.n993" 4.5
resist "VDDD.n997" "VDDD.n937" 4.5
resist "VDDD.n997" "VDDD.n992" 4.5
resist "VDDD.n997" "VDDD.n938" 4.5
resist "VDDD.n997" "VDDD.n991" 4.5
resist "VDDD.n997" "VDDD.n939" 4.5
resist "VDDD.n997" "VDDD.n990" 4.5
resist "VDDD.n997" "VDDD.n940" 4.5
resist "VDDD.n997" "VDDD.n989" 4.5
resist "VDDD.n997" "VDDD.n941" 4.5
resist "VDDD.n997" "VDDD.n988" 4.5
resist "VDDD.n997" "VDDD.n942" 4.5
resist "VDDD.n997" "VDDD.n987" 4.5
resist "VDDD.n997" "VDDD.n943" 4.5
resist "VDDD.n997" "VDDD.n986" 4.5
resist "VDDD.n997" "VDDD.n944" 4.5
resist "VDDD.n997" "VDDD.n985" 4.5
resist "VDDD.n997" "VDDD.n945" 4.5
resist "VDDD.n997" "VDDD.n984" 4.5
resist "VDDD.n997" "VDDD.n946" 4.5
resist "VDDD.n997" "VDDD.n983" 4.5
resist "VDDD.n997" "VDDD.n947" 4.5
resist "VDDD.n997" "VDDD.n982" 4.5
resist "VDDD.n997" "VDDD.n948" 4.5
resist "VDDD.n997" "VDDD.n981" 4.5
resist "VDDD.n997" "VDDD.n949" 4.5
resist "VDDD.n997" "VDDD.n980" 4.5
resist "VDDD.n997" "VDDD.n950" 4.5
resist "VDDD.n997" "VDDD.n979" 4.5
resist "VDDD.n997" "VDDD.n951" 4.5
resist "VDDD.n997" "VDDD.n978" 4.5
resist "VDDD.n997" "VDDD.n952" 4.5
resist "VDDD.n997" "VDDD.n977" 4.5
resist "VDDD.n997" "VDDD.n953" 4.5
resist "VDDD.n997" "VDDD.n976" 4.5
resist "VDDD.n997" "VDDD.n954" 4.5
resist "VDDD.n997" "VDDD.n975" 4.5
resist "VDDD.n997" "VDDD.n955" 4.5
resist "VDDD.n997" "VDDD.n974" 4.5
resist "VDDD.n997" "VDDD.n956" 4.5
resist "VDDD.n997" "VDDD.n973" 4.5
resist "VDDD.n997" "VDDD.n957" 4.5
resist "VDDD.n997" "VDDD.n972" 4.5
resist "VDDD.n997" "VDDD.n958" 4.5
resist "VDDD.n997" "VDDD.n971" 4.5
resist "VDDD.n997" "VDDD.n959" 4.5
resist "VDDD.n997" "VDDD.n970" 4.5
resist "VDDD.n997" "VDDD.n960" 4.5
resist "VDDD.n997" "VDDD.n969" 4.5
resist "VDDD.n997" "VDDD.n961" 4.5
resist "VDDD.n997" "VDDD.n968" 4.5
resist "VDDD.n997" "VDDD.n962" 4.5
resist "VDDD.n997" "VDDD.n967" 4.5
resist "VDDD.n997" "VDDD.n963" 4.5
resist "VDDD.n997" "VDDD.n966" 4.5
resist "VDDD.n997" "VDDD.n964" 4.5
resist "VDDD.n997" "VDDD.n965" 4.5
resist "VDDD.n1197" "VDDD.n1005" 4.5
resist "VDDD.n1005" "VDDD.n994" 4.5
resist "VDDD.n1005" "VDDD.n993" 4.5
resist "VDDD.n1005" "VDDD.n937" 4.5
resist "VDDD.n1005" "VDDD.n992" 4.5
resist "VDDD.n1005" "VDDD.n938" 4.5
resist "VDDD.n1005" "VDDD.n991" 4.5
resist "VDDD.n1005" "VDDD.n939" 4.5
resist "VDDD.n1005" "VDDD.n990" 4.5
resist "VDDD.n1005" "VDDD.n940" 4.5
resist "VDDD.n1005" "VDDD.n989" 4.5
resist "VDDD.n1005" "VDDD.n941" 4.5
resist "VDDD.n1005" "VDDD.n988" 4.5
resist "VDDD.n1005" "VDDD.n942" 4.5
resist "VDDD.n1005" "VDDD.n987" 4.5
resist "VDDD.n1005" "VDDD.n943" 4.5
resist "VDDD.n1005" "VDDD.n986" 4.5
resist "VDDD.n1005" "VDDD.n944" 4.5
resist "VDDD.n1005" "VDDD.n985" 4.5
resist "VDDD.n1005" "VDDD.n945" 4.5
resist "VDDD.n1005" "VDDD.n984" 4.5
resist "VDDD.n1005" "VDDD.n946" 4.5
resist "VDDD.n1005" "VDDD.n983" 4.5
resist "VDDD.n1005" "VDDD.n947" 4.5
resist "VDDD.n1005" "VDDD.n982" 4.5
resist "VDDD.n1005" "VDDD.n948" 4.5
resist "VDDD.n1005" "VDDD.n981" 4.5
resist "VDDD.n1005" "VDDD.n949" 4.5
resist "VDDD.n1005" "VDDD.n980" 4.5
resist "VDDD.n1005" "VDDD.n950" 4.5
resist "VDDD.n1005" "VDDD.n979" 4.5
resist "VDDD.n1005" "VDDD.n951" 4.5
resist "VDDD.n1005" "VDDD.n978" 4.5
resist "VDDD.n1005" "VDDD.n952" 4.5
resist "VDDD.n1005" "VDDD.n977" 4.5
resist "VDDD.n1005" "VDDD.n953" 4.5
resist "VDDD.n1005" "VDDD.n976" 4.5
resist "VDDD.n1005" "VDDD.n954" 4.5
resist "VDDD.n1005" "VDDD.n975" 4.5
resist "VDDD.n1005" "VDDD.n955" 4.5
resist "VDDD.n1005" "VDDD.n974" 4.5
resist "VDDD.n1005" "VDDD.n956" 4.5
resist "VDDD.n1005" "VDDD.n973" 4.5
resist "VDDD.n1005" "VDDD.n957" 4.5
resist "VDDD.n1005" "VDDD.n972" 4.5
resist "VDDD.n1005" "VDDD.n958" 4.5
resist "VDDD.n1005" "VDDD.n971" 4.5
resist "VDDD.n1005" "VDDD.n959" 4.5
resist "VDDD.n1005" "VDDD.n970" 4.5
resist "VDDD.n1005" "VDDD.n960" 4.5
resist "VDDD.n1005" "VDDD.n969" 4.5
resist "VDDD.n1005" "VDDD.n961" 4.5
resist "VDDD.n1005" "VDDD.n968" 4.5
resist "VDDD.n1005" "VDDD.n962" 4.5
resist "VDDD.n1005" "VDDD.n967" 4.5
resist "VDDD.n1005" "VDDD.n963" 4.5
resist "VDDD.n1005" "VDDD.n966" 4.5
resist "VDDD.n1005" "VDDD.n964" 4.5
resist "VDDD.n1005" "VDDD.n965" 4.5
resist "VDDD.n1197" "VDDD.n998" 4.5
resist "VDDD.n998" "VDDD.n994" 4.5
resist "VDDD.n998" "VDDD.n993" 4.5
resist "VDDD.n998" "VDDD.n937" 4.5
resist "VDDD.n998" "VDDD.n992" 4.5
resist "VDDD.n998" "VDDD.n938" 4.5
resist "VDDD.n998" "VDDD.n991" 4.5
resist "VDDD.n998" "VDDD.n939" 4.5
resist "VDDD.n998" "VDDD.n990" 4.5
resist "VDDD.n998" "VDDD.n940" 4.5
resist "VDDD.n998" "VDDD.n989" 4.5
resist "VDDD.n998" "VDDD.n941" 4.5
resist "VDDD.n998" "VDDD.n988" 4.5
resist "VDDD.n998" "VDDD.n942" 4.5
resist "VDDD.n998" "VDDD.n987" 4.5
resist "VDDD.n998" "VDDD.n943" 4.5
resist "VDDD.n998" "VDDD.n986" 4.5
resist "VDDD.n998" "VDDD.n944" 4.5
resist "VDDD.n998" "VDDD.n985" 4.5
resist "VDDD.n998" "VDDD.n945" 4.5
resist "VDDD.n998" "VDDD.n984" 4.5
resist "VDDD.n998" "VDDD.n946" 4.5
resist "VDDD.n998" "VDDD.n983" 4.5
resist "VDDD.n998" "VDDD.n947" 4.5
resist "VDDD.n998" "VDDD.n982" 4.5
resist "VDDD.n998" "VDDD.n948" 4.5
resist "VDDD.n998" "VDDD.n981" 4.5
resist "VDDD.n998" "VDDD.n949" 4.5
resist "VDDD.n998" "VDDD.n980" 4.5
resist "VDDD.n998" "VDDD.n950" 4.5
resist "VDDD.n998" "VDDD.n979" 4.5
resist "VDDD.n998" "VDDD.n951" 4.5
resist "VDDD.n998" "VDDD.n978" 4.5
resist "VDDD.n998" "VDDD.n952" 4.5
resist "VDDD.n998" "VDDD.n977" 4.5
resist "VDDD.n998" "VDDD.n953" 4.5
resist "VDDD.n998" "VDDD.n976" 4.5
resist "VDDD.n998" "VDDD.n954" 4.5
resist "VDDD.n998" "VDDD.n975" 4.5
resist "VDDD.n998" "VDDD.n955" 4.5
resist "VDDD.n998" "VDDD.n974" 4.5
resist "VDDD.n998" "VDDD.n956" 4.5
resist "VDDD.n998" "VDDD.n973" 4.5
resist "VDDD.n998" "VDDD.n957" 4.5
resist "VDDD.n998" "VDDD.n972" 4.5
resist "VDDD.n998" "VDDD.n958" 4.5
resist "VDDD.n998" "VDDD.n971" 4.5
resist "VDDD.n998" "VDDD.n959" 4.5
resist "VDDD.n998" "VDDD.n970" 4.5
resist "VDDD.n998" "VDDD.n960" 4.5
resist "VDDD.n998" "VDDD.n969" 4.5
resist "VDDD.n998" "VDDD.n961" 4.5
resist "VDDD.n998" "VDDD.n968" 4.5
resist "VDDD.n998" "VDDD.n962" 4.5
resist "VDDD.n998" "VDDD.n967" 4.5
resist "VDDD.n998" "VDDD.n963" 4.5
resist "VDDD.n998" "VDDD.n966" 4.5
resist "VDDD.n998" "VDDD.n964" 4.5
resist "VDDD.n998" "VDDD.n965" 4.5
resist "VDDD.n1197" "VDDD.n1003" 4.5
resist "VDDD.n1003" "VDDD.n994" 4.5
resist "VDDD.n1003" "VDDD.n993" 4.5
resist "VDDD.n1003" "VDDD.n937" 4.5
resist "VDDD.n1003" "VDDD.n992" 4.5
resist "VDDD.n1003" "VDDD.n938" 4.5
resist "VDDD.n1003" "VDDD.n991" 4.5
resist "VDDD.n1003" "VDDD.n939" 4.5
resist "VDDD.n1003" "VDDD.n990" 4.5
resist "VDDD.n1003" "VDDD.n940" 4.5
resist "VDDD.n1003" "VDDD.n989" 4.5
resist "VDDD.n1003" "VDDD.n941" 4.5
resist "VDDD.n1003" "VDDD.n988" 4.5
resist "VDDD.n1003" "VDDD.n942" 4.5
resist "VDDD.n1003" "VDDD.n987" 4.5
resist "VDDD.n1003" "VDDD.n943" 4.5
resist "VDDD.n1003" "VDDD.n986" 4.5
resist "VDDD.n1003" "VDDD.n944" 4.5
resist "VDDD.n1003" "VDDD.n985" 4.5
resist "VDDD.n1003" "VDDD.n945" 4.5
resist "VDDD.n1003" "VDDD.n984" 4.5
resist "VDDD.n1003" "VDDD.n946" 4.5
resist "VDDD.n1003" "VDDD.n983" 4.5
resist "VDDD.n1003" "VDDD.n947" 4.5
resist "VDDD.n1003" "VDDD.n982" 4.5
resist "VDDD.n1003" "VDDD.n948" 4.5
resist "VDDD.n1003" "VDDD.n981" 4.5
resist "VDDD.n1003" "VDDD.n949" 4.5
resist "VDDD.n1003" "VDDD.n980" 4.5
resist "VDDD.n1003" "VDDD.n950" 4.5
resist "VDDD.n1003" "VDDD.n979" 4.5
resist "VDDD.n1003" "VDDD.n951" 4.5
resist "VDDD.n1003" "VDDD.n978" 4.5
resist "VDDD.n1003" "VDDD.n952" 4.5
resist "VDDD.n1003" "VDDD.n977" 4.5
resist "VDDD.n1003" "VDDD.n953" 4.5
resist "VDDD.n1003" "VDDD.n976" 4.5
resist "VDDD.n1003" "VDDD.n954" 4.5
resist "VDDD.n1003" "VDDD.n975" 4.5
resist "VDDD.n1003" "VDDD.n955" 4.5
resist "VDDD.n1003" "VDDD.n974" 4.5
resist "VDDD.n1003" "VDDD.n956" 4.5
resist "VDDD.n1003" "VDDD.n973" 4.5
resist "VDDD.n1003" "VDDD.n957" 4.5
resist "VDDD.n1003" "VDDD.n972" 4.5
resist "VDDD.n1003" "VDDD.n958" 4.5
resist "VDDD.n1003" "VDDD.n971" 4.5
resist "VDDD.n1003" "VDDD.n959" 4.5
resist "VDDD.n1003" "VDDD.n970" 4.5
resist "VDDD.n1003" "VDDD.n960" 4.5
resist "VDDD.n1003" "VDDD.n969" 4.5
resist "VDDD.n1003" "VDDD.n961" 4.5
resist "VDDD.n1003" "VDDD.n968" 4.5
resist "VDDD.n1003" "VDDD.n962" 4.5
resist "VDDD.n1003" "VDDD.n967" 4.5
resist "VDDD.n1003" "VDDD.n963" 4.5
resist "VDDD.n1003" "VDDD.n966" 4.5
resist "VDDD.n1003" "VDDD.n964" 4.5
resist "VDDD.n1003" "VDDD.n965" 4.5
resist "VDDD.n1197" "VDDD.n1000" 4.5
resist "VDDD.n1000" "VDDD.n994" 4.5
resist "VDDD.n1000" "VDDD.n993" 4.5
resist "VDDD.n1000" "VDDD.n937" 4.5
resist "VDDD.n1000" "VDDD.n992" 4.5
resist "VDDD.n1000" "VDDD.n938" 4.5
resist "VDDD.n1000" "VDDD.n991" 4.5
resist "VDDD.n1000" "VDDD.n939" 4.5
resist "VDDD.n1000" "VDDD.n990" 4.5
resist "VDDD.n1000" "VDDD.n940" 4.5
resist "VDDD.n1000" "VDDD.n989" 4.5
resist "VDDD.n1000" "VDDD.n941" 4.5
resist "VDDD.n1000" "VDDD.n988" 4.5
resist "VDDD.n1000" "VDDD.n942" 4.5
resist "VDDD.n1000" "VDDD.n987" 4.5
resist "VDDD.n1000" "VDDD.n943" 4.5
resist "VDDD.n1000" "VDDD.n986" 4.5
resist "VDDD.n1000" "VDDD.n944" 4.5
resist "VDDD.n1000" "VDDD.n985" 4.5
resist "VDDD.n1000" "VDDD.n945" 4.5
resist "VDDD.n1000" "VDDD.n984" 4.5
resist "VDDD.n1000" "VDDD.n946" 4.5
resist "VDDD.n1000" "VDDD.n983" 4.5
resist "VDDD.n1000" "VDDD.n947" 4.5
resist "VDDD.n1000" "VDDD.n982" 4.5
resist "VDDD.n1000" "VDDD.n948" 4.5
resist "VDDD.n1000" "VDDD.n981" 4.5
resist "VDDD.n1000" "VDDD.n949" 4.5
resist "VDDD.n1000" "VDDD.n980" 4.5
resist "VDDD.n1000" "VDDD.n950" 4.5
resist "VDDD.n1000" "VDDD.n979" 4.5
resist "VDDD.n1000" "VDDD.n951" 4.5
resist "VDDD.n1000" "VDDD.n978" 4.5
resist "VDDD.n1000" "VDDD.n952" 4.5
resist "VDDD.n1000" "VDDD.n977" 4.5
resist "VDDD.n1000" "VDDD.n953" 4.5
resist "VDDD.n1000" "VDDD.n976" 4.5
resist "VDDD.n1000" "VDDD.n954" 4.5
resist "VDDD.n1000" "VDDD.n975" 4.5
resist "VDDD.n1000" "VDDD.n955" 4.5
resist "VDDD.n1000" "VDDD.n974" 4.5
resist "VDDD.n1000" "VDDD.n956" 4.5
resist "VDDD.n1000" "VDDD.n973" 4.5
resist "VDDD.n1000" "VDDD.n957" 4.5
resist "VDDD.n1000" "VDDD.n972" 4.5
resist "VDDD.n1000" "VDDD.n958" 4.5
resist "VDDD.n1000" "VDDD.n971" 4.5
resist "VDDD.n1000" "VDDD.n959" 4.5
resist "VDDD.n1000" "VDDD.n970" 4.5
resist "VDDD.n1000" "VDDD.n960" 4.5
resist "VDDD.n1000" "VDDD.n969" 4.5
resist "VDDD.n1000" "VDDD.n961" 4.5
resist "VDDD.n1000" "VDDD.n968" 4.5
resist "VDDD.n1000" "VDDD.n962" 4.5
resist "VDDD.n1000" "VDDD.n967" 4.5
resist "VDDD.n1000" "VDDD.n963" 4.5
resist "VDDD.n1000" "VDDD.n965" 4.5
resist "VDDD.n1071" "VDDD.n966" 4.5
resist "VDDD.n1040" "VDDD.n965" 4.5
resist "VDDD.n1438" "VDDD.n1199" 4.5
resist "VDDD.n1432" "VDDD.n1199" 4.5
resist "VDDD.n1427" "VDDD.n1199" 4.5
resist "VDDD.n1425" "VDDD.n1199" 4.5
resist "VDDD.n1423" "VDDD.n1199" 4.5
resist "VDDD.n1414" "VDDD.n1199" 4.5
resist "VDDD.n1416" "VDDD.n1199" 4.5
resist "VDDD.n1412" "VDDD.n1199" 4.5
resist "VDDD.n1410" "VDDD.n1199" 4.5
resist "VDDD.n1402" "VDDD.n1199" 4.5
resist "VDDD.n1404" "VDDD.n1199" 4.5
resist "VDDD.n1400" "VDDD.n1199" 4.5
resist "VDDD.n1398" "VDDD.n1199" 4.5
resist "VDDD.n1390" "VDDD.n1199" 4.5
resist "VDDD.n1392" "VDDD.n1199" 4.5
resist "VDDD.n1388" "VDDD.n1199" 4.5
resist "VDDD.n1386" "VDDD.n1199" 4.5
resist "VDDD.n1378" "VDDD.n1199" 4.5
resist "VDDD.n1380" "VDDD.n1199" 4.5
resist "VDDD.n1376" "VDDD.n1199" 4.5
resist "VDDD.n1374" "VDDD.n1199" 4.5
resist "VDDD.n1366" "VDDD.n1199" 4.5
resist "VDDD.n1368" "VDDD.n1199" 4.5
resist "VDDD.n1364" "VDDD.n1199" 4.5
resist "VDDD.n1362" "VDDD.n1199" 4.5
resist "VDDD.n1354" "VDDD.n1199" 4.5
resist "VDDD.n1356" "VDDD.n1199" 4.5
resist "VDDD.n1352" "VDDD.n1199" 4.5
resist "VDDD.n1350" "VDDD.n1199" 4.5
resist "VDDD.n1342" "VDDD.n1199" 4.5
resist "VDDD.n1344" "VDDD.n1199" 4.5
resist "VDDD.n1340" "VDDD.n1199" 4.5
resist "VDDD.n1338" "VDDD.n1199" 4.5
resist "VDDD.n1330" "VDDD.n1199" 4.5
resist "VDDD.n1332" "VDDD.n1199" 4.5
resist "VDDD.n1328" "VDDD.n1199" 4.5
resist "VDDD.n1326" "VDDD.n1199" 4.5
resist "VDDD.n1318" "VDDD.n1199" 4.5
resist "VDDD.n1320" "VDDD.n1199" 4.5
resist "VDDD.n1316" "VDDD.n1199" 4.5
resist "VDDD.n1314" "VDDD.n1199" 4.5
resist "VDDD.n1306" "VDDD.n1199" 4.5
resist "VDDD.n1308" "VDDD.n1199" 4.5
resist "VDDD.n1304" "VDDD.n1199" 4.5
resist "VDDD.n1302" "VDDD.n1199" 4.5
resist "VDDD.n1294" "VDDD.n1199" 4.5
resist "VDDD.n1296" "VDDD.n1199" 4.5
resist "VDDD.n1292" "VDDD.n1199" 4.5
resist "VDDD.n1290" "VDDD.n1199" 4.5
resist "VDDD.n1282" "VDDD.n1199" 4.5
resist "VDDD.n1284" "VDDD.n1199" 4.5
resist "VDDD.n1280" "VDDD.n1199" 4.5
resist "VDDD.n1278" "VDDD.n1199" 4.5
resist "VDDD.n1270" "VDDD.n1199" 4.5
resist "VDDD.n1272" "VDDD.n1199" 4.5
resist "VDDD.n1268" "VDDD.n1199" 4.5
resist "VDDD.n1447" "VDDD.n924" 4.5
resist "VDDD.n1430" "VDDD.n924" 4.5
resist "VDDD.n1432" "VDDD.n924" 4.5
resist "VDDD.n1427" "VDDD.n924" 4.5
resist "VDDD.n1425" "VDDD.n924" 4.5
resist "VDDD.n1423" "VDDD.n924" 4.5
resist "VDDD.n1414" "VDDD.n924" 4.5
resist "VDDD.n1416" "VDDD.n924" 4.5
resist "VDDD.n1412" "VDDD.n924" 4.5
resist "VDDD.n1410" "VDDD.n924" 4.5
resist "VDDD.n1402" "VDDD.n924" 4.5
resist "VDDD.n1404" "VDDD.n924" 4.5
resist "VDDD.n1400" "VDDD.n924" 4.5
resist "VDDD.n1398" "VDDD.n924" 4.5
resist "VDDD.n1390" "VDDD.n924" 4.5
resist "VDDD.n1392" "VDDD.n924" 4.5
resist "VDDD.n1388" "VDDD.n924" 4.5
resist "VDDD.n1386" "VDDD.n924" 4.5
resist "VDDD.n1378" "VDDD.n924" 4.5
resist "VDDD.n1380" "VDDD.n924" 4.5
resist "VDDD.n1376" "VDDD.n924" 4.5
resist "VDDD.n1374" "VDDD.n924" 4.5
resist "VDDD.n1366" "VDDD.n924" 4.5
resist "VDDD.n1368" "VDDD.n924" 4.5
resist "VDDD.n1364" "VDDD.n924" 4.5
resist "VDDD.n1362" "VDDD.n924" 4.5
resist "VDDD.n1354" "VDDD.n924" 4.5
resist "VDDD.n1356" "VDDD.n924" 4.5
resist "VDDD.n1352" "VDDD.n924" 4.5
resist "VDDD.n1350" "VDDD.n924" 4.5
resist "VDDD.n1342" "VDDD.n924" 4.5
resist "VDDD.n1344" "VDDD.n924" 4.5
resist "VDDD.n1340" "VDDD.n924" 4.5
resist "VDDD.n1338" "VDDD.n924" 4.5
resist "VDDD.n1330" "VDDD.n924" 4.5
resist "VDDD.n1332" "VDDD.n924" 4.5
resist "VDDD.n1328" "VDDD.n924" 4.5
resist "VDDD.n1326" "VDDD.n924" 4.5
resist "VDDD.n1318" "VDDD.n924" 4.5
resist "VDDD.n1320" "VDDD.n924" 4.5
resist "VDDD.n1316" "VDDD.n924" 4.5
resist "VDDD.n1314" "VDDD.n924" 4.5
resist "VDDD.n1306" "VDDD.n924" 4.5
resist "VDDD.n1308" "VDDD.n924" 4.5
resist "VDDD.n1304" "VDDD.n924" 4.5
resist "VDDD.n1302" "VDDD.n924" 4.5
resist "VDDD.n1294" "VDDD.n924" 4.5
resist "VDDD.n1296" "VDDD.n924" 4.5
resist "VDDD.n1292" "VDDD.n924" 4.5
resist "VDDD.n1290" "VDDD.n924" 4.5
resist "VDDD.n1282" "VDDD.n924" 4.5
resist "VDDD.n1284" "VDDD.n924" 4.5
resist "VDDD.n1280" "VDDD.n924" 4.5
resist "VDDD.n1278" "VDDD.n924" 4.5
resist "VDDD.n1270" "VDDD.n924" 4.5
resist "VDDD.n1272" "VDDD.n924" 4.5
resist "VDDD.n1268" "VDDD.n924" 4.5
resist "VDDD.n1266" "VDDD.n924" 4.5
resist "VDDD.n1447" "VDDD.n934" 4.5
resist "VDDD.n1438" "VDDD.n934" 4.5
resist "VDDD.n1430" "VDDD.n934" 4.5
resist "VDDD.n1432" "VDDD.n934" 4.5
resist "VDDD.n1427" "VDDD.n934" 4.5
resist "VDDD.n1425" "VDDD.n934" 4.5
resist "VDDD.n1423" "VDDD.n934" 4.5
resist "VDDD.n1414" "VDDD.n934" 4.5
resist "VDDD.n1416" "VDDD.n934" 4.5
resist "VDDD.n1412" "VDDD.n934" 4.5
resist "VDDD.n1410" "VDDD.n934" 4.5
resist "VDDD.n1402" "VDDD.n934" 4.5
resist "VDDD.n1404" "VDDD.n934" 4.5
resist "VDDD.n1400" "VDDD.n934" 4.5
resist "VDDD.n1398" "VDDD.n934" 4.5
resist "VDDD.n1390" "VDDD.n934" 4.5
resist "VDDD.n1392" "VDDD.n934" 4.5
resist "VDDD.n1388" "VDDD.n934" 4.5
resist "VDDD.n1386" "VDDD.n934" 4.5
resist "VDDD.n1378" "VDDD.n934" 4.5
resist "VDDD.n1380" "VDDD.n934" 4.5
resist "VDDD.n1376" "VDDD.n934" 4.5
resist "VDDD.n1374" "VDDD.n934" 4.5
resist "VDDD.n1366" "VDDD.n934" 4.5
resist "VDDD.n1368" "VDDD.n934" 4.5
resist "VDDD.n1364" "VDDD.n934" 4.5
resist "VDDD.n1362" "VDDD.n934" 4.5
resist "VDDD.n1354" "VDDD.n934" 4.5
resist "VDDD.n1356" "VDDD.n934" 4.5
resist "VDDD.n1352" "VDDD.n934" 4.5
resist "VDDD.n1350" "VDDD.n934" 4.5
resist "VDDD.n1342" "VDDD.n934" 4.5
resist "VDDD.n1344" "VDDD.n934" 4.5
resist "VDDD.n1340" "VDDD.n934" 4.5
resist "VDDD.n1338" "VDDD.n934" 4.5
resist "VDDD.n1330" "VDDD.n934" 4.5
resist "VDDD.n1332" "VDDD.n934" 4.5
resist "VDDD.n1328" "VDDD.n934" 4.5
resist "VDDD.n1326" "VDDD.n934" 4.5
resist "VDDD.n1318" "VDDD.n934" 4.5
resist "VDDD.n1320" "VDDD.n934" 4.5
resist "VDDD.n1316" "VDDD.n934" 4.5
resist "VDDD.n1314" "VDDD.n934" 4.5
resist "VDDD.n1306" "VDDD.n934" 4.5
resist "VDDD.n1308" "VDDD.n934" 4.5
resist "VDDD.n1304" "VDDD.n934" 4.5
resist "VDDD.n1302" "VDDD.n934" 4.5
resist "VDDD.n1294" "VDDD.n934" 4.5
resist "VDDD.n1296" "VDDD.n934" 4.5
resist "VDDD.n1292" "VDDD.n934" 4.5
resist "VDDD.n1290" "VDDD.n934" 4.5
resist "VDDD.n1282" "VDDD.n934" 4.5
resist "VDDD.n1284" "VDDD.n934" 4.5
resist "VDDD.n1280" "VDDD.n934" 4.5
resist "VDDD.n1278" "VDDD.n934" 4.5
resist "VDDD.n1270" "VDDD.n934" 4.5
resist "VDDD.n1272" "VDDD.n934" 4.5
resist "VDDD.n1268" "VDDD.n934" 4.5
resist "VDDD.n1266" "VDDD.n934" 4.5
resist "VDDD.n1447" "VDDD.n925" 4.5
resist "VDDD.n1438" "VDDD.n925" 4.5
resist "VDDD.n1430" "VDDD.n925" 4.5
resist "VDDD.n1432" "VDDD.n925" 4.5
resist "VDDD.n1427" "VDDD.n925" 4.5
resist "VDDD.n1425" "VDDD.n925" 4.5
resist "VDDD.n1423" "VDDD.n925" 4.5
resist "VDDD.n1414" "VDDD.n925" 4.5
resist "VDDD.n1416" "VDDD.n925" 4.5
resist "VDDD.n1412" "VDDD.n925" 4.5
resist "VDDD.n1410" "VDDD.n925" 4.5
resist "VDDD.n1402" "VDDD.n925" 4.5
resist "VDDD.n1404" "VDDD.n925" 4.5
resist "VDDD.n1400" "VDDD.n925" 4.5
resist "VDDD.n1398" "VDDD.n925" 4.5
resist "VDDD.n1390" "VDDD.n925" 4.5
resist "VDDD.n1392" "VDDD.n925" 4.5
resist "VDDD.n1388" "VDDD.n925" 4.5
resist "VDDD.n1386" "VDDD.n925" 4.5
resist "VDDD.n1378" "VDDD.n925" 4.5
resist "VDDD.n1380" "VDDD.n925" 4.5
resist "VDDD.n1376" "VDDD.n925" 4.5
resist "VDDD.n1374" "VDDD.n925" 4.5
resist "VDDD.n1366" "VDDD.n925" 4.5
resist "VDDD.n1368" "VDDD.n925" 4.5
resist "VDDD.n1364" "VDDD.n925" 4.5
resist "VDDD.n1362" "VDDD.n925" 4.5
resist "VDDD.n1354" "VDDD.n925" 4.5
resist "VDDD.n1356" "VDDD.n925" 4.5
resist "VDDD.n1352" "VDDD.n925" 4.5
resist "VDDD.n1350" "VDDD.n925" 4.5
resist "VDDD.n1342" "VDDD.n925" 4.5
resist "VDDD.n1344" "VDDD.n925" 4.5
resist "VDDD.n1340" "VDDD.n925" 4.5
resist "VDDD.n1338" "VDDD.n925" 4.5
resist "VDDD.n1330" "VDDD.n925" 4.5
resist "VDDD.n1332" "VDDD.n925" 4.5
resist "VDDD.n1328" "VDDD.n925" 4.5
resist "VDDD.n1326" "VDDD.n925" 4.5
resist "VDDD.n1318" "VDDD.n925" 4.5
resist "VDDD.n1320" "VDDD.n925" 4.5
resist "VDDD.n1316" "VDDD.n925" 4.5
resist "VDDD.n1314" "VDDD.n925" 4.5
resist "VDDD.n1306" "VDDD.n925" 4.5
resist "VDDD.n1308" "VDDD.n925" 4.5
resist "VDDD.n1304" "VDDD.n925" 4.5
resist "VDDD.n1302" "VDDD.n925" 4.5
resist "VDDD.n1294" "VDDD.n925" 4.5
resist "VDDD.n1296" "VDDD.n925" 4.5
resist "VDDD.n1292" "VDDD.n925" 4.5
resist "VDDD.n1290" "VDDD.n925" 4.5
resist "VDDD.n1282" "VDDD.n925" 4.5
resist "VDDD.n1284" "VDDD.n925" 4.5
resist "VDDD.n1280" "VDDD.n925" 4.5
resist "VDDD.n1278" "VDDD.n925" 4.5
resist "VDDD.n1270" "VDDD.n925" 4.5
resist "VDDD.n1272" "VDDD.n925" 4.5
resist "VDDD.n1268" "VDDD.n925" 4.5
resist "VDDD.n1266" "VDDD.n925" 4.5
resist "VDDD.n1447" "VDDD.n933" 4.5
resist "VDDD.n1438" "VDDD.n933" 4.5
resist "VDDD.n1430" "VDDD.n933" 4.5
resist "VDDD.n1432" "VDDD.n933" 4.5
resist "VDDD.n1427" "VDDD.n933" 4.5
resist "VDDD.n1425" "VDDD.n933" 4.5
resist "VDDD.n1423" "VDDD.n933" 4.5
resist "VDDD.n1414" "VDDD.n933" 4.5
resist "VDDD.n1416" "VDDD.n933" 4.5
resist "VDDD.n1412" "VDDD.n933" 4.5
resist "VDDD.n1410" "VDDD.n933" 4.5
resist "VDDD.n1402" "VDDD.n933" 4.5
resist "VDDD.n1404" "VDDD.n933" 4.5
resist "VDDD.n1400" "VDDD.n933" 4.5
resist "VDDD.n1398" "VDDD.n933" 4.5
resist "VDDD.n1390" "VDDD.n933" 4.5
resist "VDDD.n1392" "VDDD.n933" 4.5
resist "VDDD.n1388" "VDDD.n933" 4.5
resist "VDDD.n1386" "VDDD.n933" 4.5
resist "VDDD.n1378" "VDDD.n933" 4.5
resist "VDDD.n1380" "VDDD.n933" 4.5
resist "VDDD.n1376" "VDDD.n933" 4.5
resist "VDDD.n1374" "VDDD.n933" 4.5
resist "VDDD.n1366" "VDDD.n933" 4.5
resist "VDDD.n1368" "VDDD.n933" 4.5
resist "VDDD.n1364" "VDDD.n933" 4.5
resist "VDDD.n1362" "VDDD.n933" 4.5
resist "VDDD.n1354" "VDDD.n933" 4.5
resist "VDDD.n1356" "VDDD.n933" 4.5
resist "VDDD.n1352" "VDDD.n933" 4.5
resist "VDDD.n1350" "VDDD.n933" 4.5
resist "VDDD.n1342" "VDDD.n933" 4.5
resist "VDDD.n1344" "VDDD.n933" 4.5
resist "VDDD.n1340" "VDDD.n933" 4.5
resist "VDDD.n1338" "VDDD.n933" 4.5
resist "VDDD.n1330" "VDDD.n933" 4.5
resist "VDDD.n1332" "VDDD.n933" 4.5
resist "VDDD.n1328" "VDDD.n933" 4.5
resist "VDDD.n1326" "VDDD.n933" 4.5
resist "VDDD.n1318" "VDDD.n933" 4.5
resist "VDDD.n1320" "VDDD.n933" 4.5
resist "VDDD.n1316" "VDDD.n933" 4.5
resist "VDDD.n1314" "VDDD.n933" 4.5
resist "VDDD.n1306" "VDDD.n933" 4.5
resist "VDDD.n1308" "VDDD.n933" 4.5
resist "VDDD.n1304" "VDDD.n933" 4.5
resist "VDDD.n1302" "VDDD.n933" 4.5
resist "VDDD.n1294" "VDDD.n933" 4.5
resist "VDDD.n1296" "VDDD.n933" 4.5
resist "VDDD.n1292" "VDDD.n933" 4.5
resist "VDDD.n1290" "VDDD.n933" 4.5
resist "VDDD.n1282" "VDDD.n933" 4.5
resist "VDDD.n1284" "VDDD.n933" 4.5
resist "VDDD.n1280" "VDDD.n933" 4.5
resist "VDDD.n1278" "VDDD.n933" 4.5
resist "VDDD.n1270" "VDDD.n933" 4.5
resist "VDDD.n1272" "VDDD.n933" 4.5
resist "VDDD.n1268" "VDDD.n933" 4.5
resist "VDDD.n1266" "VDDD.n933" 4.5
resist "VDDD.n1447" "VDDD.n926" 4.5
resist "VDDD.n1438" "VDDD.n926" 4.5
resist "VDDD.n1430" "VDDD.n926" 4.5
resist "VDDD.n1432" "VDDD.n926" 4.5
resist "VDDD.n1427" "VDDD.n926" 4.5
resist "VDDD.n1425" "VDDD.n926" 4.5
resist "VDDD.n1423" "VDDD.n926" 4.5
resist "VDDD.n1414" "VDDD.n926" 4.5
resist "VDDD.n1416" "VDDD.n926" 4.5
resist "VDDD.n1412" "VDDD.n926" 4.5
resist "VDDD.n1410" "VDDD.n926" 4.5
resist "VDDD.n1402" "VDDD.n926" 4.5
resist "VDDD.n1404" "VDDD.n926" 4.5
resist "VDDD.n1400" "VDDD.n926" 4.5
resist "VDDD.n1398" "VDDD.n926" 4.5
resist "VDDD.n1390" "VDDD.n926" 4.5
resist "VDDD.n1392" "VDDD.n926" 4.5
resist "VDDD.n1388" "VDDD.n926" 4.5
resist "VDDD.n1386" "VDDD.n926" 4.5
resist "VDDD.n1378" "VDDD.n926" 4.5
resist "VDDD.n1380" "VDDD.n926" 4.5
resist "VDDD.n1376" "VDDD.n926" 4.5
resist "VDDD.n1374" "VDDD.n926" 4.5
resist "VDDD.n1366" "VDDD.n926" 4.5
resist "VDDD.n1368" "VDDD.n926" 4.5
resist "VDDD.n1364" "VDDD.n926" 4.5
resist "VDDD.n1362" "VDDD.n926" 4.5
resist "VDDD.n1354" "VDDD.n926" 4.5
resist "VDDD.n1356" "VDDD.n926" 4.5
resist "VDDD.n1352" "VDDD.n926" 4.5
resist "VDDD.n1350" "VDDD.n926" 4.5
resist "VDDD.n1342" "VDDD.n926" 4.5
resist "VDDD.n1344" "VDDD.n926" 4.5
resist "VDDD.n1340" "VDDD.n926" 4.5
resist "VDDD.n1338" "VDDD.n926" 4.5
resist "VDDD.n1330" "VDDD.n926" 4.5
resist "VDDD.n1332" "VDDD.n926" 4.5
resist "VDDD.n1328" "VDDD.n926" 4.5
resist "VDDD.n1326" "VDDD.n926" 4.5
resist "VDDD.n1318" "VDDD.n926" 4.5
resist "VDDD.n1320" "VDDD.n926" 4.5
resist "VDDD.n1316" "VDDD.n926" 4.5
resist "VDDD.n1314" "VDDD.n926" 4.5
resist "VDDD.n1306" "VDDD.n926" 4.5
resist "VDDD.n1308" "VDDD.n926" 4.5
resist "VDDD.n1304" "VDDD.n926" 4.5
resist "VDDD.n1302" "VDDD.n926" 4.5
resist "VDDD.n1294" "VDDD.n926" 4.5
resist "VDDD.n1296" "VDDD.n926" 4.5
resist "VDDD.n1292" "VDDD.n926" 4.5
resist "VDDD.n1290" "VDDD.n926" 4.5
resist "VDDD.n1282" "VDDD.n926" 4.5
resist "VDDD.n1284" "VDDD.n926" 4.5
resist "VDDD.n1280" "VDDD.n926" 4.5
resist "VDDD.n1278" "VDDD.n926" 4.5
resist "VDDD.n1270" "VDDD.n926" 4.5
resist "VDDD.n1272" "VDDD.n926" 4.5
resist "VDDD.n1268" "VDDD.n926" 4.5
resist "VDDD.n1266" "VDDD.n926" 4.5
resist "VDDD.n1447" "VDDD.n932" 4.5
resist "VDDD.n1438" "VDDD.n932" 4.5
resist "VDDD.n1430" "VDDD.n932" 4.5
resist "VDDD.n1432" "VDDD.n932" 4.5
resist "VDDD.n1427" "VDDD.n932" 4.5
resist "VDDD.n1425" "VDDD.n932" 4.5
resist "VDDD.n1423" "VDDD.n932" 4.5
resist "VDDD.n1414" "VDDD.n932" 4.5
resist "VDDD.n1416" "VDDD.n932" 4.5
resist "VDDD.n1412" "VDDD.n932" 4.5
resist "VDDD.n1410" "VDDD.n932" 4.5
resist "VDDD.n1402" "VDDD.n932" 4.5
resist "VDDD.n1404" "VDDD.n932" 4.5
resist "VDDD.n1400" "VDDD.n932" 4.5
resist "VDDD.n1398" "VDDD.n932" 4.5
resist "VDDD.n1390" "VDDD.n932" 4.5
resist "VDDD.n1392" "VDDD.n932" 4.5
resist "VDDD.n1388" "VDDD.n932" 4.5
resist "VDDD.n1386" "VDDD.n932" 4.5
resist "VDDD.n1378" "VDDD.n932" 4.5
resist "VDDD.n1380" "VDDD.n932" 4.5
resist "VDDD.n1376" "VDDD.n932" 4.5
resist "VDDD.n1374" "VDDD.n932" 4.5
resist "VDDD.n1366" "VDDD.n932" 4.5
resist "VDDD.n1368" "VDDD.n932" 4.5
resist "VDDD.n1364" "VDDD.n932" 4.5
resist "VDDD.n1362" "VDDD.n932" 4.5
resist "VDDD.n1354" "VDDD.n932" 4.5
resist "VDDD.n1356" "VDDD.n932" 4.5
resist "VDDD.n1352" "VDDD.n932" 4.5
resist "VDDD.n1350" "VDDD.n932" 4.5
resist "VDDD.n1342" "VDDD.n932" 4.5
resist "VDDD.n1344" "VDDD.n932" 4.5
resist "VDDD.n1340" "VDDD.n932" 4.5
resist "VDDD.n1338" "VDDD.n932" 4.5
resist "VDDD.n1330" "VDDD.n932" 4.5
resist "VDDD.n1332" "VDDD.n932" 4.5
resist "VDDD.n1328" "VDDD.n932" 4.5
resist "VDDD.n1326" "VDDD.n932" 4.5
resist "VDDD.n1318" "VDDD.n932" 4.5
resist "VDDD.n1320" "VDDD.n932" 4.5
resist "VDDD.n1316" "VDDD.n932" 4.5
resist "VDDD.n1314" "VDDD.n932" 4.5
resist "VDDD.n1306" "VDDD.n932" 4.5
resist "VDDD.n1308" "VDDD.n932" 4.5
resist "VDDD.n1304" "VDDD.n932" 4.5
resist "VDDD.n1302" "VDDD.n932" 4.5
resist "VDDD.n1294" "VDDD.n932" 4.5
resist "VDDD.n1296" "VDDD.n932" 4.5
resist "VDDD.n1292" "VDDD.n932" 4.5
resist "VDDD.n1290" "VDDD.n932" 4.5
resist "VDDD.n1282" "VDDD.n932" 4.5
resist "VDDD.n1284" "VDDD.n932" 4.5
resist "VDDD.n1280" "VDDD.n932" 4.5
resist "VDDD.n1278" "VDDD.n932" 4.5
resist "VDDD.n1270" "VDDD.n932" 4.5
resist "VDDD.n1272" "VDDD.n932" 4.5
resist "VDDD.n1268" "VDDD.n932" 4.5
resist "VDDD.n1266" "VDDD.n932" 4.5
resist "VDDD.n1447" "VDDD.n927" 4.5
resist "VDDD.n1438" "VDDD.n927" 4.5
resist "VDDD.n1430" "VDDD.n927" 4.5
resist "VDDD.n1432" "VDDD.n927" 4.5
resist "VDDD.n1427" "VDDD.n927" 4.5
resist "VDDD.n1425" "VDDD.n927" 4.5
resist "VDDD.n1423" "VDDD.n927" 4.5
resist "VDDD.n1414" "VDDD.n927" 4.5
resist "VDDD.n1416" "VDDD.n927" 4.5
resist "VDDD.n1412" "VDDD.n927" 4.5
resist "VDDD.n1410" "VDDD.n927" 4.5
resist "VDDD.n1402" "VDDD.n927" 4.5
resist "VDDD.n1404" "VDDD.n927" 4.5
resist "VDDD.n1400" "VDDD.n927" 4.5
resist "VDDD.n1398" "VDDD.n927" 4.5
resist "VDDD.n1390" "VDDD.n927" 4.5
resist "VDDD.n1392" "VDDD.n927" 4.5
resist "VDDD.n1388" "VDDD.n927" 4.5
resist "VDDD.n1386" "VDDD.n927" 4.5
resist "VDDD.n1378" "VDDD.n927" 4.5
resist "VDDD.n1380" "VDDD.n927" 4.5
resist "VDDD.n1376" "VDDD.n927" 4.5
resist "VDDD.n1374" "VDDD.n927" 4.5
resist "VDDD.n1366" "VDDD.n927" 4.5
resist "VDDD.n1368" "VDDD.n927" 4.5
resist "VDDD.n1364" "VDDD.n927" 4.5
resist "VDDD.n1362" "VDDD.n927" 4.5
resist "VDDD.n1354" "VDDD.n927" 4.5
resist "VDDD.n1356" "VDDD.n927" 4.5
resist "VDDD.n1352" "VDDD.n927" 4.5
resist "VDDD.n1350" "VDDD.n927" 4.5
resist "VDDD.n1342" "VDDD.n927" 4.5
resist "VDDD.n1344" "VDDD.n927" 4.5
resist "VDDD.n1340" "VDDD.n927" 4.5
resist "VDDD.n1338" "VDDD.n927" 4.5
resist "VDDD.n1330" "VDDD.n927" 4.5
resist "VDDD.n1332" "VDDD.n927" 4.5
resist "VDDD.n1328" "VDDD.n927" 4.5
resist "VDDD.n1326" "VDDD.n927" 4.5
resist "VDDD.n1318" "VDDD.n927" 4.5
resist "VDDD.n1320" "VDDD.n927" 4.5
resist "VDDD.n1316" "VDDD.n927" 4.5
resist "VDDD.n1314" "VDDD.n927" 4.5
resist "VDDD.n1306" "VDDD.n927" 4.5
resist "VDDD.n1308" "VDDD.n927" 4.5
resist "VDDD.n1304" "VDDD.n927" 4.5
resist "VDDD.n1302" "VDDD.n927" 4.5
resist "VDDD.n1294" "VDDD.n927" 4.5
resist "VDDD.n1296" "VDDD.n927" 4.5
resist "VDDD.n1292" "VDDD.n927" 4.5
resist "VDDD.n1290" "VDDD.n927" 4.5
resist "VDDD.n1282" "VDDD.n927" 4.5
resist "VDDD.n1284" "VDDD.n927" 4.5
resist "VDDD.n1280" "VDDD.n927" 4.5
resist "VDDD.n1278" "VDDD.n927" 4.5
resist "VDDD.n1270" "VDDD.n927" 4.5
resist "VDDD.n1272" "VDDD.n927" 4.5
resist "VDDD.n1268" "VDDD.n927" 4.5
resist "VDDD.n1266" "VDDD.n927" 4.5
resist "VDDD.n1447" "VDDD.n931" 4.5
resist "VDDD.n1438" "VDDD.n931" 4.5
resist "VDDD.n1430" "VDDD.n931" 4.5
resist "VDDD.n1432" "VDDD.n931" 4.5
resist "VDDD.n1427" "VDDD.n931" 4.5
resist "VDDD.n1425" "VDDD.n931" 4.5
resist "VDDD.n1423" "VDDD.n931" 4.5
resist "VDDD.n1414" "VDDD.n931" 4.5
resist "VDDD.n1416" "VDDD.n931" 4.5
resist "VDDD.n1412" "VDDD.n931" 4.5
resist "VDDD.n1410" "VDDD.n931" 4.5
resist "VDDD.n1402" "VDDD.n931" 4.5
resist "VDDD.n1404" "VDDD.n931" 4.5
resist "VDDD.n1400" "VDDD.n931" 4.5
resist "VDDD.n1398" "VDDD.n931" 4.5
resist "VDDD.n1390" "VDDD.n931" 4.5
resist "VDDD.n1392" "VDDD.n931" 4.5
resist "VDDD.n1388" "VDDD.n931" 4.5
resist "VDDD.n1386" "VDDD.n931" 4.5
resist "VDDD.n1378" "VDDD.n931" 4.5
resist "VDDD.n1380" "VDDD.n931" 4.5
resist "VDDD.n1376" "VDDD.n931" 4.5
resist "VDDD.n1374" "VDDD.n931" 4.5
resist "VDDD.n1366" "VDDD.n931" 4.5
resist "VDDD.n1368" "VDDD.n931" 4.5
resist "VDDD.n1364" "VDDD.n931" 4.5
resist "VDDD.n1362" "VDDD.n931" 4.5
resist "VDDD.n1354" "VDDD.n931" 4.5
resist "VDDD.n1356" "VDDD.n931" 4.5
resist "VDDD.n1352" "VDDD.n931" 4.5
resist "VDDD.n1350" "VDDD.n931" 4.5
resist "VDDD.n1342" "VDDD.n931" 4.5
resist "VDDD.n1344" "VDDD.n931" 4.5
resist "VDDD.n1340" "VDDD.n931" 4.5
resist "VDDD.n1338" "VDDD.n931" 4.5
resist "VDDD.n1330" "VDDD.n931" 4.5
resist "VDDD.n1332" "VDDD.n931" 4.5
resist "VDDD.n1328" "VDDD.n931" 4.5
resist "VDDD.n1326" "VDDD.n931" 4.5
resist "VDDD.n1318" "VDDD.n931" 4.5
resist "VDDD.n1320" "VDDD.n931" 4.5
resist "VDDD.n1316" "VDDD.n931" 4.5
resist "VDDD.n1314" "VDDD.n931" 4.5
resist "VDDD.n1306" "VDDD.n931" 4.5
resist "VDDD.n1308" "VDDD.n931" 4.5
resist "VDDD.n1304" "VDDD.n931" 4.5
resist "VDDD.n1302" "VDDD.n931" 4.5
resist "VDDD.n1294" "VDDD.n931" 4.5
resist "VDDD.n1296" "VDDD.n931" 4.5
resist "VDDD.n1292" "VDDD.n931" 4.5
resist "VDDD.n1290" "VDDD.n931" 4.5
resist "VDDD.n1282" "VDDD.n931" 4.5
resist "VDDD.n1284" "VDDD.n931" 4.5
resist "VDDD.n1280" "VDDD.n931" 4.5
resist "VDDD.n1278" "VDDD.n931" 4.5
resist "VDDD.n1270" "VDDD.n931" 4.5
resist "VDDD.n1272" "VDDD.n931" 4.5
resist "VDDD.n1268" "VDDD.n931" 4.5
resist "VDDD.n1266" "VDDD.n931" 4.5
resist "VDDD.n1447" "VDDD.n928" 4.5
resist "VDDD.n1425" "VDDD.n928" 4.5
resist "VDDD.n1423" "VDDD.n928" 4.5
resist "VDDD.n1414" "VDDD.n928" 4.5
resist "VDDD.n1416" "VDDD.n928" 4.5
resist "VDDD.n1412" "VDDD.n928" 4.5
resist "VDDD.n1410" "VDDD.n928" 4.5
resist "VDDD.n1402" "VDDD.n928" 4.5
resist "VDDD.n1404" "VDDD.n928" 4.5
resist "VDDD.n1400" "VDDD.n928" 4.5
resist "VDDD.n1398" "VDDD.n928" 4.5
resist "VDDD.n1390" "VDDD.n928" 4.5
resist "VDDD.n1392" "VDDD.n928" 4.5
resist "VDDD.n1388" "VDDD.n928" 4.5
resist "VDDD.n1386" "VDDD.n928" 4.5
resist "VDDD.n1378" "VDDD.n928" 4.5
resist "VDDD.n1380" "VDDD.n928" 4.5
resist "VDDD.n1376" "VDDD.n928" 4.5
resist "VDDD.n1374" "VDDD.n928" 4.5
resist "VDDD.n1366" "VDDD.n928" 4.5
resist "VDDD.n1368" "VDDD.n928" 4.5
resist "VDDD.n1364" "VDDD.n928" 4.5
resist "VDDD.n1362" "VDDD.n928" 4.5
resist "VDDD.n1354" "VDDD.n928" 4.5
resist "VDDD.n1356" "VDDD.n928" 4.5
resist "VDDD.n1352" "VDDD.n928" 4.5
resist "VDDD.n1350" "VDDD.n928" 4.5
resist "VDDD.n1342" "VDDD.n928" 4.5
resist "VDDD.n1344" "VDDD.n928" 4.5
resist "VDDD.n1340" "VDDD.n928" 4.5
resist "VDDD.n1338" "VDDD.n928" 4.5
resist "VDDD.n1330" "VDDD.n928" 4.5
resist "VDDD.n1332" "VDDD.n928" 4.5
resist "VDDD.n1328" "VDDD.n928" 4.5
resist "VDDD.n1326" "VDDD.n928" 4.5
resist "VDDD.n1318" "VDDD.n928" 4.5
resist "VDDD.n1320" "VDDD.n928" 4.5
resist "VDDD.n1316" "VDDD.n928" 4.5
resist "VDDD.n1314" "VDDD.n928" 4.5
resist "VDDD.n1306" "VDDD.n928" 4.5
resist "VDDD.n1308" "VDDD.n928" 4.5
resist "VDDD.n1304" "VDDD.n928" 4.5
resist "VDDD.n1302" "VDDD.n928" 4.5
resist "VDDD.n1294" "VDDD.n928" 4.5
resist "VDDD.n1296" "VDDD.n928" 4.5
resist "VDDD.n1292" "VDDD.n928" 4.5
resist "VDDD.n1290" "VDDD.n928" 4.5
resist "VDDD.n1282" "VDDD.n928" 4.5
resist "VDDD.n1284" "VDDD.n928" 4.5
resist "VDDD.n1280" "VDDD.n928" 4.5
resist "VDDD.n1278" "VDDD.n928" 4.5
resist "VDDD.n1270" "VDDD.n928" 4.5
resist "VDDD.n1272" "VDDD.n928" 4.5
resist "VDDD.n1268" "VDDD.n928" 4.5
resist "VDDD.n1266" "VDDD.n928" 4.5
resist "VDDD.n1447" "VDDD.n930" 4.5
resist "VDDD.n1438" "VDDD.n930" 4.5
resist "VDDD.n1427" "VDDD.n930" 4.5
resist "VDDD.n1447" "VDDD.n929" 4.5
resist "VDDD.n1438" "VDDD.n929" 4.5
resist "VDDD.n1432" "VDDD.n929" 4.5
resist "VDDD.n1266" "VDDD.n929" 4.5
resist "VDDD.n1263" "VDDD.n929" 4.5
resist "VDDD.n4454" "VDDD.n623" 4.5
resist "VDDD.n4454" "VDDD.n624" 4.5
resist "VDDD.n4454" "VDDD.n4453" 4.5
resist "VDDD.n4454" "VDDD.n625" 4.5
resist "VDDD.n4454" "VDDD.n680" 4.5
resist "VDDD.n4454" "VDDD.n626" 4.5
resist "VDDD.n4454" "VDDD.n679" 4.5
resist "VDDD.n4454" "VDDD.n627" 4.5
resist "VDDD.n4454" "VDDD.n678" 4.5
resist "VDDD.n4454" "VDDD.n628" 4.5
resist "VDDD.n4454" "VDDD.n677" 4.5
resist "VDDD.n4454" "VDDD.n629" 4.5
resist "VDDD.n4454" "VDDD.n676" 4.5
resist "VDDD.n4454" "VDDD.n630" 4.5
resist "VDDD.n4454" "VDDD.n675" 4.5
resist "VDDD.n4454" "VDDD.n631" 4.5
resist "VDDD.n4454" "VDDD.n674" 4.5
resist "VDDD.n4454" "VDDD.n632" 4.5
resist "VDDD.n4454" "VDDD.n673" 4.5
resist "VDDD.n4454" "VDDD.n633" 4.5
resist "VDDD.n4454" "VDDD.n672" 4.5
resist "VDDD.n4454" "VDDD.n634" 4.5
resist "VDDD.n4454" "VDDD.n671" 4.5
resist "VDDD.n4454" "VDDD.n635" 4.5
resist "VDDD.n4454" "VDDD.n670" 4.5
resist "VDDD.n4454" "VDDD.n636" 4.5
resist "VDDD.n4454" "VDDD.n669" 4.5
resist "VDDD.n4454" "VDDD.n637" 4.5
resist "VDDD.n4454" "VDDD.n668" 4.5
resist "VDDD.n4454" "VDDD.n638" 4.5
resist "VDDD.n4454" "VDDD.n667" 4.5
resist "VDDD.n4454" "VDDD.n639" 4.5
resist "VDDD.n4454" "VDDD.n666" 4.5
resist "VDDD.n4454" "VDDD.n640" 4.5
resist "VDDD.n4454" "VDDD.n665" 4.5
resist "VDDD.n4454" "VDDD.n641" 4.5
resist "VDDD.n4454" "VDDD.n664" 4.5
resist "VDDD.n4454" "VDDD.n642" 4.5
resist "VDDD.n4454" "VDDD.n663" 4.5
resist "VDDD.n4454" "VDDD.n643" 4.5
resist "VDDD.n4454" "VDDD.n662" 4.5
resist "VDDD.n4454" "VDDD.n644" 4.5
resist "VDDD.n4454" "VDDD.n661" 4.5
resist "VDDD.n4454" "VDDD.n645" 4.5
resist "VDDD.n4454" "VDDD.n660" 4.5
resist "VDDD.n4454" "VDDD.n646" 4.5
resist "VDDD.n4454" "VDDD.n659" 4.5
resist "VDDD.n4454" "VDDD.n647" 4.5
resist "VDDD.n4454" "VDDD.n658" 4.5
resist "VDDD.n4454" "VDDD.n648" 4.5
resist "VDDD.n4454" "VDDD.n657" 4.5
resist "VDDD.n4454" "VDDD.n649" 4.5
resist "VDDD.n4454" "VDDD.n656" 4.5
resist "VDDD.n4454" "VDDD.n650" 4.5
resist "VDDD.n4454" "VDDD.n655" 4.5
resist "VDDD.n4454" "VDDD.n651" 4.5
resist "VDDD.n4454" "VDDD.n654" 4.5
resist "VDDD.n4454" "VDDD.n652" 4.5
resist "VDDD.n682" "VDDD.n623" 4.5
resist "VDDD.n4453" "VDDD.n682" 4.5
resist "VDDD.n682" "VDDD.n625" 4.5
resist "VDDD.n682" "VDDD.n680" 4.5
resist "VDDD.n682" "VDDD.n626" 4.5
resist "VDDD.n682" "VDDD.n679" 4.5
resist "VDDD.n682" "VDDD.n627" 4.5
resist "VDDD.n682" "VDDD.n678" 4.5
resist "VDDD.n682" "VDDD.n628" 4.5
resist "VDDD.n682" "VDDD.n677" 4.5
resist "VDDD.n682" "VDDD.n629" 4.5
resist "VDDD.n682" "VDDD.n676" 4.5
resist "VDDD.n682" "VDDD.n630" 4.5
resist "VDDD.n682" "VDDD.n675" 4.5
resist "VDDD.n682" "VDDD.n631" 4.5
resist "VDDD.n682" "VDDD.n674" 4.5
resist "VDDD.n682" "VDDD.n632" 4.5
resist "VDDD.n682" "VDDD.n673" 4.5
resist "VDDD.n682" "VDDD.n633" 4.5
resist "VDDD.n682" "VDDD.n672" 4.5
resist "VDDD.n682" "VDDD.n634" 4.5
resist "VDDD.n682" "VDDD.n671" 4.5
resist "VDDD.n682" "VDDD.n635" 4.5
resist "VDDD.n682" "VDDD.n670" 4.5
resist "VDDD.n682" "VDDD.n636" 4.5
resist "VDDD.n682" "VDDD.n669" 4.5
resist "VDDD.n682" "VDDD.n637" 4.5
resist "VDDD.n682" "VDDD.n668" 4.5
resist "VDDD.n682" "VDDD.n638" 4.5
resist "VDDD.n682" "VDDD.n667" 4.5
resist "VDDD.n682" "VDDD.n639" 4.5
resist "VDDD.n682" "VDDD.n666" 4.5
resist "VDDD.n682" "VDDD.n640" 4.5
resist "VDDD.n682" "VDDD.n665" 4.5
resist "VDDD.n682" "VDDD.n641" 4.5
resist "VDDD.n682" "VDDD.n664" 4.5
resist "VDDD.n682" "VDDD.n642" 4.5
resist "VDDD.n682" "VDDD.n663" 4.5
resist "VDDD.n682" "VDDD.n643" 4.5
resist "VDDD.n682" "VDDD.n662" 4.5
resist "VDDD.n682" "VDDD.n644" 4.5
resist "VDDD.n682" "VDDD.n661" 4.5
resist "VDDD.n682" "VDDD.n645" 4.5
resist "VDDD.n682" "VDDD.n660" 4.5
resist "VDDD.n682" "VDDD.n646" 4.5
resist "VDDD.n682" "VDDD.n659" 4.5
resist "VDDD.n682" "VDDD.n647" 4.5
resist "VDDD.n682" "VDDD.n658" 4.5
resist "VDDD.n682" "VDDD.n648" 4.5
resist "VDDD.n682" "VDDD.n657" 4.5
resist "VDDD.n682" "VDDD.n649" 4.5
resist "VDDD.n682" "VDDD.n656" 4.5
resist "VDDD.n682" "VDDD.n650" 4.5
resist "VDDD.n682" "VDDD.n655" 4.5
resist "VDDD.n682" "VDDD.n651" 4.5
resist "VDDD.n682" "VDDD.n654" 4.5
resist "VDDD.n682" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n682" 4.5
resist "VDDD.n4452" "VDDD.n623" 4.5
resist "VDDD.n4452" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n4452" 4.5
resist "VDDD.n4452" "VDDD.n625" 4.5
resist "VDDD.n4452" "VDDD.n680" 4.5
resist "VDDD.n4452" "VDDD.n626" 4.5
resist "VDDD.n4452" "VDDD.n679" 4.5
resist "VDDD.n4452" "VDDD.n627" 4.5
resist "VDDD.n4452" "VDDD.n678" 4.5
resist "VDDD.n4452" "VDDD.n628" 4.5
resist "VDDD.n4452" "VDDD.n677" 4.5
resist "VDDD.n4452" "VDDD.n629" 4.5
resist "VDDD.n4452" "VDDD.n676" 4.5
resist "VDDD.n4452" "VDDD.n630" 4.5
resist "VDDD.n4452" "VDDD.n675" 4.5
resist "VDDD.n4452" "VDDD.n631" 4.5
resist "VDDD.n4452" "VDDD.n674" 4.5
resist "VDDD.n4452" "VDDD.n632" 4.5
resist "VDDD.n4452" "VDDD.n673" 4.5
resist "VDDD.n4452" "VDDD.n633" 4.5
resist "VDDD.n4452" "VDDD.n672" 4.5
resist "VDDD.n4452" "VDDD.n634" 4.5
resist "VDDD.n4452" "VDDD.n671" 4.5
resist "VDDD.n4452" "VDDD.n635" 4.5
resist "VDDD.n4452" "VDDD.n670" 4.5
resist "VDDD.n4452" "VDDD.n636" 4.5
resist "VDDD.n4452" "VDDD.n669" 4.5
resist "VDDD.n4452" "VDDD.n637" 4.5
resist "VDDD.n4452" "VDDD.n668" 4.5
resist "VDDD.n4452" "VDDD.n638" 4.5
resist "VDDD.n4452" "VDDD.n667" 4.5
resist "VDDD.n4452" "VDDD.n639" 4.5
resist "VDDD.n4452" "VDDD.n666" 4.5
resist "VDDD.n4452" "VDDD.n640" 4.5
resist "VDDD.n4452" "VDDD.n665" 4.5
resist "VDDD.n4452" "VDDD.n641" 4.5
resist "VDDD.n4452" "VDDD.n664" 4.5
resist "VDDD.n4452" "VDDD.n642" 4.5
resist "VDDD.n4452" "VDDD.n663" 4.5
resist "VDDD.n4452" "VDDD.n643" 4.5
resist "VDDD.n4452" "VDDD.n662" 4.5
resist "VDDD.n4452" "VDDD.n644" 4.5
resist "VDDD.n4452" "VDDD.n661" 4.5
resist "VDDD.n4452" "VDDD.n645" 4.5
resist "VDDD.n4452" "VDDD.n660" 4.5
resist "VDDD.n4452" "VDDD.n646" 4.5
resist "VDDD.n4452" "VDDD.n659" 4.5
resist "VDDD.n4452" "VDDD.n647" 4.5
resist "VDDD.n4452" "VDDD.n658" 4.5
resist "VDDD.n4452" "VDDD.n648" 4.5
resist "VDDD.n4452" "VDDD.n657" 4.5
resist "VDDD.n4452" "VDDD.n649" 4.5
resist "VDDD.n4452" "VDDD.n656" 4.5
resist "VDDD.n4452" "VDDD.n650" 4.5
resist "VDDD.n4452" "VDDD.n655" 4.5
resist "VDDD.n4452" "VDDD.n651" 4.5
resist "VDDD.n4452" "VDDD.n654" 4.5
resist "VDDD.n4452" "VDDD.n652" 4.5
resist "VDDD.n4452" "VDDD.n700" 4.5
resist "VDDD.n683" "VDDD.n623" 4.5
resist "VDDD.n683" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n683" 4.5
resist "VDDD.n683" "VDDD.n625" 4.5
resist "VDDD.n683" "VDDD.n680" 4.5
resist "VDDD.n683" "VDDD.n626" 4.5
resist "VDDD.n683" "VDDD.n679" 4.5
resist "VDDD.n683" "VDDD.n627" 4.5
resist "VDDD.n683" "VDDD.n678" 4.5
resist "VDDD.n683" "VDDD.n628" 4.5
resist "VDDD.n683" "VDDD.n677" 4.5
resist "VDDD.n683" "VDDD.n629" 4.5
resist "VDDD.n683" "VDDD.n676" 4.5
resist "VDDD.n683" "VDDD.n630" 4.5
resist "VDDD.n683" "VDDD.n675" 4.5
resist "VDDD.n683" "VDDD.n631" 4.5
resist "VDDD.n683" "VDDD.n674" 4.5
resist "VDDD.n683" "VDDD.n632" 4.5
resist "VDDD.n683" "VDDD.n673" 4.5
resist "VDDD.n683" "VDDD.n633" 4.5
resist "VDDD.n683" "VDDD.n672" 4.5
resist "VDDD.n683" "VDDD.n634" 4.5
resist "VDDD.n683" "VDDD.n671" 4.5
resist "VDDD.n683" "VDDD.n635" 4.5
resist "VDDD.n683" "VDDD.n670" 4.5
resist "VDDD.n683" "VDDD.n636" 4.5
resist "VDDD.n683" "VDDD.n669" 4.5
resist "VDDD.n683" "VDDD.n637" 4.5
resist "VDDD.n683" "VDDD.n668" 4.5
resist "VDDD.n683" "VDDD.n638" 4.5
resist "VDDD.n683" "VDDD.n667" 4.5
resist "VDDD.n683" "VDDD.n639" 4.5
resist "VDDD.n683" "VDDD.n666" 4.5
resist "VDDD.n683" "VDDD.n640" 4.5
resist "VDDD.n683" "VDDD.n665" 4.5
resist "VDDD.n683" "VDDD.n641" 4.5
resist "VDDD.n683" "VDDD.n664" 4.5
resist "VDDD.n683" "VDDD.n642" 4.5
resist "VDDD.n683" "VDDD.n663" 4.5
resist "VDDD.n683" "VDDD.n643" 4.5
resist "VDDD.n683" "VDDD.n662" 4.5
resist "VDDD.n683" "VDDD.n644" 4.5
resist "VDDD.n683" "VDDD.n661" 4.5
resist "VDDD.n683" "VDDD.n645" 4.5
resist "VDDD.n683" "VDDD.n660" 4.5
resist "VDDD.n683" "VDDD.n646" 4.5
resist "VDDD.n683" "VDDD.n659" 4.5
resist "VDDD.n683" "VDDD.n647" 4.5
resist "VDDD.n683" "VDDD.n658" 4.5
resist "VDDD.n683" "VDDD.n648" 4.5
resist "VDDD.n683" "VDDD.n657" 4.5
resist "VDDD.n683" "VDDD.n649" 4.5
resist "VDDD.n683" "VDDD.n656" 4.5
resist "VDDD.n683" "VDDD.n650" 4.5
resist "VDDD.n683" "VDDD.n655" 4.5
resist "VDDD.n683" "VDDD.n651" 4.5
resist "VDDD.n683" "VDDD.n654" 4.5
resist "VDDD.n683" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n683" 4.5
resist "VDDD.n698" "VDDD.n623" 4.5
resist "VDDD.n698" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n698" 4.5
resist "VDDD.n698" "VDDD.n625" 4.5
resist "VDDD.n698" "VDDD.n680" 4.5
resist "VDDD.n698" "VDDD.n626" 4.5
resist "VDDD.n698" "VDDD.n679" 4.5
resist "VDDD.n698" "VDDD.n627" 4.5
resist "VDDD.n698" "VDDD.n678" 4.5
resist "VDDD.n698" "VDDD.n628" 4.5
resist "VDDD.n698" "VDDD.n677" 4.5
resist "VDDD.n698" "VDDD.n629" 4.5
resist "VDDD.n698" "VDDD.n676" 4.5
resist "VDDD.n698" "VDDD.n630" 4.5
resist "VDDD.n698" "VDDD.n675" 4.5
resist "VDDD.n698" "VDDD.n631" 4.5
resist "VDDD.n698" "VDDD.n674" 4.5
resist "VDDD.n698" "VDDD.n632" 4.5
resist "VDDD.n698" "VDDD.n673" 4.5
resist "VDDD.n698" "VDDD.n633" 4.5
resist "VDDD.n698" "VDDD.n672" 4.5
resist "VDDD.n698" "VDDD.n634" 4.5
resist "VDDD.n698" "VDDD.n671" 4.5
resist "VDDD.n698" "VDDD.n635" 4.5
resist "VDDD.n698" "VDDD.n670" 4.5
resist "VDDD.n698" "VDDD.n636" 4.5
resist "VDDD.n698" "VDDD.n669" 4.5
resist "VDDD.n698" "VDDD.n637" 4.5
resist "VDDD.n698" "VDDD.n668" 4.5
resist "VDDD.n698" "VDDD.n638" 4.5
resist "VDDD.n698" "VDDD.n667" 4.5
resist "VDDD.n698" "VDDD.n639" 4.5
resist "VDDD.n698" "VDDD.n666" 4.5
resist "VDDD.n698" "VDDD.n640" 4.5
resist "VDDD.n698" "VDDD.n665" 4.5
resist "VDDD.n698" "VDDD.n641" 4.5
resist "VDDD.n698" "VDDD.n664" 4.5
resist "VDDD.n698" "VDDD.n642" 4.5
resist "VDDD.n698" "VDDD.n663" 4.5
resist "VDDD.n698" "VDDD.n643" 4.5
resist "VDDD.n698" "VDDD.n662" 4.5
resist "VDDD.n698" "VDDD.n644" 4.5
resist "VDDD.n698" "VDDD.n661" 4.5
resist "VDDD.n698" "VDDD.n645" 4.5
resist "VDDD.n698" "VDDD.n660" 4.5
resist "VDDD.n698" "VDDD.n646" 4.5
resist "VDDD.n698" "VDDD.n659" 4.5
resist "VDDD.n698" "VDDD.n647" 4.5
resist "VDDD.n698" "VDDD.n658" 4.5
resist "VDDD.n698" "VDDD.n648" 4.5
resist "VDDD.n698" "VDDD.n657" 4.5
resist "VDDD.n698" "VDDD.n649" 4.5
resist "VDDD.n698" "VDDD.n656" 4.5
resist "VDDD.n698" "VDDD.n650" 4.5
resist "VDDD.n698" "VDDD.n655" 4.5
resist "VDDD.n698" "VDDD.n651" 4.5
resist "VDDD.n698" "VDDD.n654" 4.5
resist "VDDD.n698" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n698" 4.5
resist "VDDD.n684" "VDDD.n623" 4.5
resist "VDDD.n684" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n684" 4.5
resist "VDDD.n684" "VDDD.n625" 4.5
resist "VDDD.n684" "VDDD.n680" 4.5
resist "VDDD.n684" "VDDD.n626" 4.5
resist "VDDD.n684" "VDDD.n679" 4.5
resist "VDDD.n684" "VDDD.n627" 4.5
resist "VDDD.n684" "VDDD.n678" 4.5
resist "VDDD.n684" "VDDD.n628" 4.5
resist "VDDD.n684" "VDDD.n677" 4.5
resist "VDDD.n684" "VDDD.n629" 4.5
resist "VDDD.n684" "VDDD.n676" 4.5
resist "VDDD.n684" "VDDD.n630" 4.5
resist "VDDD.n684" "VDDD.n675" 4.5
resist "VDDD.n684" "VDDD.n631" 4.5
resist "VDDD.n684" "VDDD.n674" 4.5
resist "VDDD.n684" "VDDD.n632" 4.5
resist "VDDD.n684" "VDDD.n673" 4.5
resist "VDDD.n684" "VDDD.n633" 4.5
resist "VDDD.n684" "VDDD.n672" 4.5
resist "VDDD.n684" "VDDD.n634" 4.5
resist "VDDD.n684" "VDDD.n671" 4.5
resist "VDDD.n684" "VDDD.n635" 4.5
resist "VDDD.n684" "VDDD.n670" 4.5
resist "VDDD.n684" "VDDD.n636" 4.5
resist "VDDD.n684" "VDDD.n669" 4.5
resist "VDDD.n684" "VDDD.n637" 4.5
resist "VDDD.n684" "VDDD.n668" 4.5
resist "VDDD.n684" "VDDD.n638" 4.5
resist "VDDD.n684" "VDDD.n667" 4.5
resist "VDDD.n684" "VDDD.n639" 4.5
resist "VDDD.n684" "VDDD.n666" 4.5
resist "VDDD.n684" "VDDD.n640" 4.5
resist "VDDD.n684" "VDDD.n665" 4.5
resist "VDDD.n684" "VDDD.n641" 4.5
resist "VDDD.n684" "VDDD.n664" 4.5
resist "VDDD.n684" "VDDD.n642" 4.5
resist "VDDD.n684" "VDDD.n663" 4.5
resist "VDDD.n684" "VDDD.n643" 4.5
resist "VDDD.n684" "VDDD.n662" 4.5
resist "VDDD.n684" "VDDD.n644" 4.5
resist "VDDD.n684" "VDDD.n661" 4.5
resist "VDDD.n684" "VDDD.n645" 4.5
resist "VDDD.n684" "VDDD.n660" 4.5
resist "VDDD.n684" "VDDD.n646" 4.5
resist "VDDD.n684" "VDDD.n659" 4.5
resist "VDDD.n684" "VDDD.n647" 4.5
resist "VDDD.n684" "VDDD.n658" 4.5
resist "VDDD.n684" "VDDD.n648" 4.5
resist "VDDD.n684" "VDDD.n657" 4.5
resist "VDDD.n684" "VDDD.n649" 4.5
resist "VDDD.n684" "VDDD.n656" 4.5
resist "VDDD.n684" "VDDD.n650" 4.5
resist "VDDD.n684" "VDDD.n655" 4.5
resist "VDDD.n684" "VDDD.n651" 4.5
resist "VDDD.n684" "VDDD.n654" 4.5
resist "VDDD.n684" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n684" 4.5
resist "VDDD.n697" "VDDD.n623" 4.5
resist "VDDD.n697" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n697" 4.5
resist "VDDD.n697" "VDDD.n625" 4.5
resist "VDDD.n697" "VDDD.n680" 4.5
resist "VDDD.n697" "VDDD.n626" 4.5
resist "VDDD.n697" "VDDD.n679" 4.5
resist "VDDD.n697" "VDDD.n627" 4.5
resist "VDDD.n697" "VDDD.n678" 4.5
resist "VDDD.n697" "VDDD.n628" 4.5
resist "VDDD.n697" "VDDD.n677" 4.5
resist "VDDD.n697" "VDDD.n629" 4.5
resist "VDDD.n697" "VDDD.n676" 4.5
resist "VDDD.n697" "VDDD.n630" 4.5
resist "VDDD.n697" "VDDD.n675" 4.5
resist "VDDD.n697" "VDDD.n631" 4.5
resist "VDDD.n697" "VDDD.n674" 4.5
resist "VDDD.n697" "VDDD.n632" 4.5
resist "VDDD.n697" "VDDD.n673" 4.5
resist "VDDD.n697" "VDDD.n633" 4.5
resist "VDDD.n697" "VDDD.n672" 4.5
resist "VDDD.n697" "VDDD.n634" 4.5
resist "VDDD.n697" "VDDD.n671" 4.5
resist "VDDD.n697" "VDDD.n635" 4.5
resist "VDDD.n697" "VDDD.n670" 4.5
resist "VDDD.n697" "VDDD.n636" 4.5
resist "VDDD.n697" "VDDD.n669" 4.5
resist "VDDD.n697" "VDDD.n637" 4.5
resist "VDDD.n697" "VDDD.n668" 4.5
resist "VDDD.n697" "VDDD.n638" 4.5
resist "VDDD.n697" "VDDD.n667" 4.5
resist "VDDD.n697" "VDDD.n639" 4.5
resist "VDDD.n697" "VDDD.n666" 4.5
resist "VDDD.n697" "VDDD.n640" 4.5
resist "VDDD.n697" "VDDD.n665" 4.5
resist "VDDD.n697" "VDDD.n641" 4.5
resist "VDDD.n697" "VDDD.n664" 4.5
resist "VDDD.n697" "VDDD.n642" 4.5
resist "VDDD.n697" "VDDD.n663" 4.5
resist "VDDD.n697" "VDDD.n643" 4.5
resist "VDDD.n697" "VDDD.n662" 4.5
resist "VDDD.n697" "VDDD.n644" 4.5
resist "VDDD.n697" "VDDD.n661" 4.5
resist "VDDD.n697" "VDDD.n645" 4.5
resist "VDDD.n697" "VDDD.n660" 4.5
resist "VDDD.n697" "VDDD.n646" 4.5
resist "VDDD.n697" "VDDD.n659" 4.5
resist "VDDD.n697" "VDDD.n647" 4.5
resist "VDDD.n697" "VDDD.n658" 4.5
resist "VDDD.n697" "VDDD.n648" 4.5
resist "VDDD.n697" "VDDD.n657" 4.5
resist "VDDD.n697" "VDDD.n649" 4.5
resist "VDDD.n697" "VDDD.n656" 4.5
resist "VDDD.n697" "VDDD.n650" 4.5
resist "VDDD.n697" "VDDD.n655" 4.5
resist "VDDD.n697" "VDDD.n651" 4.5
resist "VDDD.n697" "VDDD.n654" 4.5
resist "VDDD.n697" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n697" 4.5
resist "VDDD.n685" "VDDD.n623" 4.5
resist "VDDD.n685" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n685" 4.5
resist "VDDD.n685" "VDDD.n625" 4.5
resist "VDDD.n685" "VDDD.n680" 4.5
resist "VDDD.n685" "VDDD.n626" 4.5
resist "VDDD.n685" "VDDD.n679" 4.5
resist "VDDD.n685" "VDDD.n627" 4.5
resist "VDDD.n685" "VDDD.n678" 4.5
resist "VDDD.n685" "VDDD.n628" 4.5
resist "VDDD.n685" "VDDD.n677" 4.5
resist "VDDD.n685" "VDDD.n629" 4.5
resist "VDDD.n685" "VDDD.n676" 4.5
resist "VDDD.n685" "VDDD.n630" 4.5
resist "VDDD.n685" "VDDD.n675" 4.5
resist "VDDD.n685" "VDDD.n631" 4.5
resist "VDDD.n685" "VDDD.n674" 4.5
resist "VDDD.n685" "VDDD.n632" 4.5
resist "VDDD.n685" "VDDD.n673" 4.5
resist "VDDD.n685" "VDDD.n633" 4.5
resist "VDDD.n685" "VDDD.n672" 4.5
resist "VDDD.n685" "VDDD.n634" 4.5
resist "VDDD.n685" "VDDD.n671" 4.5
resist "VDDD.n685" "VDDD.n635" 4.5
resist "VDDD.n685" "VDDD.n670" 4.5
resist "VDDD.n685" "VDDD.n636" 4.5
resist "VDDD.n685" "VDDD.n669" 4.5
resist "VDDD.n685" "VDDD.n637" 4.5
resist "VDDD.n685" "VDDD.n668" 4.5
resist "VDDD.n685" "VDDD.n638" 4.5
resist "VDDD.n685" "VDDD.n667" 4.5
resist "VDDD.n685" "VDDD.n639" 4.5
resist "VDDD.n685" "VDDD.n666" 4.5
resist "VDDD.n685" "VDDD.n640" 4.5
resist "VDDD.n685" "VDDD.n665" 4.5
resist "VDDD.n685" "VDDD.n641" 4.5
resist "VDDD.n685" "VDDD.n664" 4.5
resist "VDDD.n685" "VDDD.n642" 4.5
resist "VDDD.n685" "VDDD.n663" 4.5
resist "VDDD.n685" "VDDD.n643" 4.5
resist "VDDD.n685" "VDDD.n662" 4.5
resist "VDDD.n685" "VDDD.n644" 4.5
resist "VDDD.n685" "VDDD.n661" 4.5
resist "VDDD.n685" "VDDD.n645" 4.5
resist "VDDD.n685" "VDDD.n660" 4.5
resist "VDDD.n685" "VDDD.n646" 4.5
resist "VDDD.n685" "VDDD.n659" 4.5
resist "VDDD.n685" "VDDD.n647" 4.5
resist "VDDD.n685" "VDDD.n658" 4.5
resist "VDDD.n685" "VDDD.n648" 4.5
resist "VDDD.n685" "VDDD.n657" 4.5
resist "VDDD.n685" "VDDD.n649" 4.5
resist "VDDD.n685" "VDDD.n656" 4.5
resist "VDDD.n685" "VDDD.n650" 4.5
resist "VDDD.n685" "VDDD.n655" 4.5
resist "VDDD.n685" "VDDD.n651" 4.5
resist "VDDD.n685" "VDDD.n654" 4.5
resist "VDDD.n685" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n685" 4.5
resist "VDDD.n696" "VDDD.n623" 4.5
resist "VDDD.n696" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n696" 4.5
resist "VDDD.n696" "VDDD.n625" 4.5
resist "VDDD.n696" "VDDD.n680" 4.5
resist "VDDD.n696" "VDDD.n626" 4.5
resist "VDDD.n696" "VDDD.n679" 4.5
resist "VDDD.n696" "VDDD.n627" 4.5
resist "VDDD.n696" "VDDD.n678" 4.5
resist "VDDD.n696" "VDDD.n628" 4.5
resist "VDDD.n696" "VDDD.n677" 4.5
resist "VDDD.n696" "VDDD.n629" 4.5
resist "VDDD.n696" "VDDD.n676" 4.5
resist "VDDD.n696" "VDDD.n630" 4.5
resist "VDDD.n696" "VDDD.n675" 4.5
resist "VDDD.n696" "VDDD.n631" 4.5
resist "VDDD.n696" "VDDD.n674" 4.5
resist "VDDD.n696" "VDDD.n632" 4.5
resist "VDDD.n696" "VDDD.n673" 4.5
resist "VDDD.n696" "VDDD.n633" 4.5
resist "VDDD.n696" "VDDD.n672" 4.5
resist "VDDD.n696" "VDDD.n634" 4.5
resist "VDDD.n696" "VDDD.n671" 4.5
resist "VDDD.n696" "VDDD.n635" 4.5
resist "VDDD.n696" "VDDD.n670" 4.5
resist "VDDD.n696" "VDDD.n636" 4.5
resist "VDDD.n696" "VDDD.n669" 4.5
resist "VDDD.n696" "VDDD.n637" 4.5
resist "VDDD.n696" "VDDD.n668" 4.5
resist "VDDD.n696" "VDDD.n638" 4.5
resist "VDDD.n696" "VDDD.n667" 4.5
resist "VDDD.n696" "VDDD.n639" 4.5
resist "VDDD.n696" "VDDD.n666" 4.5
resist "VDDD.n696" "VDDD.n640" 4.5
resist "VDDD.n696" "VDDD.n665" 4.5
resist "VDDD.n696" "VDDD.n641" 4.5
resist "VDDD.n696" "VDDD.n664" 4.5
resist "VDDD.n696" "VDDD.n642" 4.5
resist "VDDD.n696" "VDDD.n663" 4.5
resist "VDDD.n696" "VDDD.n643" 4.5
resist "VDDD.n696" "VDDD.n662" 4.5
resist "VDDD.n696" "VDDD.n644" 4.5
resist "VDDD.n696" "VDDD.n661" 4.5
resist "VDDD.n696" "VDDD.n645" 4.5
resist "VDDD.n696" "VDDD.n660" 4.5
resist "VDDD.n696" "VDDD.n646" 4.5
resist "VDDD.n696" "VDDD.n659" 4.5
resist "VDDD.n696" "VDDD.n647" 4.5
resist "VDDD.n696" "VDDD.n658" 4.5
resist "VDDD.n696" "VDDD.n648" 4.5
resist "VDDD.n696" "VDDD.n657" 4.5
resist "VDDD.n696" "VDDD.n649" 4.5
resist "VDDD.n696" "VDDD.n656" 4.5
resist "VDDD.n696" "VDDD.n650" 4.5
resist "VDDD.n696" "VDDD.n655" 4.5
resist "VDDD.n696" "VDDD.n651" 4.5
resist "VDDD.n696" "VDDD.n654" 4.5
resist "VDDD.n696" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n696" 4.5
resist "VDDD.n686" "VDDD.n623" 4.5
resist "VDDD.n686" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n686" 4.5
resist "VDDD.n686" "VDDD.n625" 4.5
resist "VDDD.n686" "VDDD.n680" 4.5
resist "VDDD.n686" "VDDD.n626" 4.5
resist "VDDD.n686" "VDDD.n679" 4.5
resist "VDDD.n686" "VDDD.n627" 4.5
resist "VDDD.n686" "VDDD.n678" 4.5
resist "VDDD.n686" "VDDD.n628" 4.5
resist "VDDD.n686" "VDDD.n677" 4.5
resist "VDDD.n686" "VDDD.n629" 4.5
resist "VDDD.n686" "VDDD.n676" 4.5
resist "VDDD.n686" "VDDD.n630" 4.5
resist "VDDD.n686" "VDDD.n675" 4.5
resist "VDDD.n686" "VDDD.n631" 4.5
resist "VDDD.n686" "VDDD.n674" 4.5
resist "VDDD.n686" "VDDD.n632" 4.5
resist "VDDD.n686" "VDDD.n673" 4.5
resist "VDDD.n686" "VDDD.n633" 4.5
resist "VDDD.n686" "VDDD.n672" 4.5
resist "VDDD.n686" "VDDD.n634" 4.5
resist "VDDD.n686" "VDDD.n671" 4.5
resist "VDDD.n686" "VDDD.n635" 4.5
resist "VDDD.n686" "VDDD.n670" 4.5
resist "VDDD.n686" "VDDD.n636" 4.5
resist "VDDD.n686" "VDDD.n669" 4.5
resist "VDDD.n686" "VDDD.n637" 4.5
resist "VDDD.n686" "VDDD.n668" 4.5
resist "VDDD.n686" "VDDD.n638" 4.5
resist "VDDD.n686" "VDDD.n667" 4.5
resist "VDDD.n686" "VDDD.n639" 4.5
resist "VDDD.n686" "VDDD.n666" 4.5
resist "VDDD.n686" "VDDD.n640" 4.5
resist "VDDD.n686" "VDDD.n665" 4.5
resist "VDDD.n686" "VDDD.n641" 4.5
resist "VDDD.n686" "VDDD.n664" 4.5
resist "VDDD.n686" "VDDD.n642" 4.5
resist "VDDD.n686" "VDDD.n663" 4.5
resist "VDDD.n686" "VDDD.n643" 4.5
resist "VDDD.n686" "VDDD.n662" 4.5
resist "VDDD.n686" "VDDD.n644" 4.5
resist "VDDD.n686" "VDDD.n661" 4.5
resist "VDDD.n686" "VDDD.n645" 4.5
resist "VDDD.n686" "VDDD.n660" 4.5
resist "VDDD.n686" "VDDD.n646" 4.5
resist "VDDD.n686" "VDDD.n659" 4.5
resist "VDDD.n686" "VDDD.n647" 4.5
resist "VDDD.n686" "VDDD.n658" 4.5
resist "VDDD.n686" "VDDD.n648" 4.5
resist "VDDD.n686" "VDDD.n657" 4.5
resist "VDDD.n686" "VDDD.n649" 4.5
resist "VDDD.n686" "VDDD.n656" 4.5
resist "VDDD.n686" "VDDD.n650" 4.5
resist "VDDD.n686" "VDDD.n655" 4.5
resist "VDDD.n686" "VDDD.n651" 4.5
resist "VDDD.n686" "VDDD.n654" 4.5
resist "VDDD.n686" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n686" 4.5
resist "VDDD.n695" "VDDD.n623" 4.5
resist "VDDD.n695" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n695" 4.5
resist "VDDD.n695" "VDDD.n625" 4.5
resist "VDDD.n695" "VDDD.n680" 4.5
resist "VDDD.n695" "VDDD.n626" 4.5
resist "VDDD.n695" "VDDD.n679" 4.5
resist "VDDD.n695" "VDDD.n627" 4.5
resist "VDDD.n695" "VDDD.n678" 4.5
resist "VDDD.n695" "VDDD.n628" 4.5
resist "VDDD.n695" "VDDD.n677" 4.5
resist "VDDD.n695" "VDDD.n629" 4.5
resist "VDDD.n695" "VDDD.n676" 4.5
resist "VDDD.n695" "VDDD.n630" 4.5
resist "VDDD.n695" "VDDD.n675" 4.5
resist "VDDD.n695" "VDDD.n631" 4.5
resist "VDDD.n695" "VDDD.n674" 4.5
resist "VDDD.n695" "VDDD.n632" 4.5
resist "VDDD.n695" "VDDD.n673" 4.5
resist "VDDD.n695" "VDDD.n633" 4.5
resist "VDDD.n695" "VDDD.n672" 4.5
resist "VDDD.n695" "VDDD.n634" 4.5
resist "VDDD.n695" "VDDD.n671" 4.5
resist "VDDD.n695" "VDDD.n635" 4.5
resist "VDDD.n695" "VDDD.n670" 4.5
resist "VDDD.n695" "VDDD.n636" 4.5
resist "VDDD.n695" "VDDD.n669" 4.5
resist "VDDD.n695" "VDDD.n637" 4.5
resist "VDDD.n695" "VDDD.n668" 4.5
resist "VDDD.n695" "VDDD.n638" 4.5
resist "VDDD.n695" "VDDD.n667" 4.5
resist "VDDD.n695" "VDDD.n639" 4.5
resist "VDDD.n695" "VDDD.n666" 4.5
resist "VDDD.n695" "VDDD.n640" 4.5
resist "VDDD.n695" "VDDD.n665" 4.5
resist "VDDD.n695" "VDDD.n641" 4.5
resist "VDDD.n695" "VDDD.n664" 4.5
resist "VDDD.n695" "VDDD.n642" 4.5
resist "VDDD.n695" "VDDD.n663" 4.5
resist "VDDD.n695" "VDDD.n643" 4.5
resist "VDDD.n695" "VDDD.n662" 4.5
resist "VDDD.n695" "VDDD.n644" 4.5
resist "VDDD.n695" "VDDD.n661" 4.5
resist "VDDD.n695" "VDDD.n645" 4.5
resist "VDDD.n695" "VDDD.n660" 4.5
resist "VDDD.n695" "VDDD.n646" 4.5
resist "VDDD.n695" "VDDD.n659" 4.5
resist "VDDD.n695" "VDDD.n647" 4.5
resist "VDDD.n695" "VDDD.n658" 4.5
resist "VDDD.n695" "VDDD.n648" 4.5
resist "VDDD.n695" "VDDD.n657" 4.5
resist "VDDD.n695" "VDDD.n649" 4.5
resist "VDDD.n695" "VDDD.n656" 4.5
resist "VDDD.n695" "VDDD.n650" 4.5
resist "VDDD.n695" "VDDD.n655" 4.5
resist "VDDD.n695" "VDDD.n651" 4.5
resist "VDDD.n695" "VDDD.n654" 4.5
resist "VDDD.n695" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n695" 4.5
resist "VDDD.n687" "VDDD.n623" 4.5
resist "VDDD.n687" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n687" 4.5
resist "VDDD.n687" "VDDD.n625" 4.5
resist "VDDD.n687" "VDDD.n680" 4.5
resist "VDDD.n687" "VDDD.n626" 4.5
resist "VDDD.n687" "VDDD.n679" 4.5
resist "VDDD.n687" "VDDD.n627" 4.5
resist "VDDD.n687" "VDDD.n678" 4.5
resist "VDDD.n687" "VDDD.n628" 4.5
resist "VDDD.n687" "VDDD.n677" 4.5
resist "VDDD.n687" "VDDD.n629" 4.5
resist "VDDD.n687" "VDDD.n676" 4.5
resist "VDDD.n687" "VDDD.n630" 4.5
resist "VDDD.n687" "VDDD.n675" 4.5
resist "VDDD.n687" "VDDD.n631" 4.5
resist "VDDD.n687" "VDDD.n674" 4.5
resist "VDDD.n687" "VDDD.n632" 4.5
resist "VDDD.n687" "VDDD.n673" 4.5
resist "VDDD.n687" "VDDD.n633" 4.5
resist "VDDD.n687" "VDDD.n672" 4.5
resist "VDDD.n687" "VDDD.n634" 4.5
resist "VDDD.n687" "VDDD.n671" 4.5
resist "VDDD.n687" "VDDD.n635" 4.5
resist "VDDD.n687" "VDDD.n670" 4.5
resist "VDDD.n687" "VDDD.n636" 4.5
resist "VDDD.n687" "VDDD.n669" 4.5
resist "VDDD.n687" "VDDD.n637" 4.5
resist "VDDD.n687" "VDDD.n668" 4.5
resist "VDDD.n687" "VDDD.n638" 4.5
resist "VDDD.n687" "VDDD.n667" 4.5
resist "VDDD.n687" "VDDD.n639" 4.5
resist "VDDD.n687" "VDDD.n666" 4.5
resist "VDDD.n687" "VDDD.n640" 4.5
resist "VDDD.n687" "VDDD.n665" 4.5
resist "VDDD.n687" "VDDD.n641" 4.5
resist "VDDD.n687" "VDDD.n664" 4.5
resist "VDDD.n687" "VDDD.n642" 4.5
resist "VDDD.n687" "VDDD.n663" 4.5
resist "VDDD.n687" "VDDD.n643" 4.5
resist "VDDD.n687" "VDDD.n662" 4.5
resist "VDDD.n687" "VDDD.n644" 4.5
resist "VDDD.n687" "VDDD.n661" 4.5
resist "VDDD.n687" "VDDD.n645" 4.5
resist "VDDD.n687" "VDDD.n660" 4.5
resist "VDDD.n687" "VDDD.n646" 4.5
resist "VDDD.n687" "VDDD.n659" 4.5
resist "VDDD.n687" "VDDD.n647" 4.5
resist "VDDD.n687" "VDDD.n658" 4.5
resist "VDDD.n687" "VDDD.n648" 4.5
resist "VDDD.n687" "VDDD.n657" 4.5
resist "VDDD.n687" "VDDD.n649" 4.5
resist "VDDD.n687" "VDDD.n656" 4.5
resist "VDDD.n687" "VDDD.n650" 4.5
resist "VDDD.n687" "VDDD.n655" 4.5
resist "VDDD.n687" "VDDD.n651" 4.5
resist "VDDD.n687" "VDDD.n654" 4.5
resist "VDDD.n687" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n687" 4.5
resist "VDDD.n694" "VDDD.n623" 4.5
resist "VDDD.n694" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n694" 4.5
resist "VDDD.n694" "VDDD.n625" 4.5
resist "VDDD.n694" "VDDD.n680" 4.5
resist "VDDD.n694" "VDDD.n626" 4.5
resist "VDDD.n694" "VDDD.n679" 4.5
resist "VDDD.n694" "VDDD.n627" 4.5
resist "VDDD.n694" "VDDD.n678" 4.5
resist "VDDD.n694" "VDDD.n628" 4.5
resist "VDDD.n694" "VDDD.n677" 4.5
resist "VDDD.n694" "VDDD.n629" 4.5
resist "VDDD.n694" "VDDD.n676" 4.5
resist "VDDD.n694" "VDDD.n630" 4.5
resist "VDDD.n694" "VDDD.n675" 4.5
resist "VDDD.n694" "VDDD.n631" 4.5
resist "VDDD.n694" "VDDD.n674" 4.5
resist "VDDD.n694" "VDDD.n632" 4.5
resist "VDDD.n694" "VDDD.n673" 4.5
resist "VDDD.n694" "VDDD.n633" 4.5
resist "VDDD.n694" "VDDD.n672" 4.5
resist "VDDD.n694" "VDDD.n634" 4.5
resist "VDDD.n694" "VDDD.n671" 4.5
resist "VDDD.n694" "VDDD.n635" 4.5
resist "VDDD.n694" "VDDD.n670" 4.5
resist "VDDD.n694" "VDDD.n636" 4.5
resist "VDDD.n694" "VDDD.n669" 4.5
resist "VDDD.n694" "VDDD.n637" 4.5
resist "VDDD.n694" "VDDD.n668" 4.5
resist "VDDD.n694" "VDDD.n638" 4.5
resist "VDDD.n694" "VDDD.n667" 4.5
resist "VDDD.n694" "VDDD.n639" 4.5
resist "VDDD.n694" "VDDD.n666" 4.5
resist "VDDD.n694" "VDDD.n640" 4.5
resist "VDDD.n694" "VDDD.n665" 4.5
resist "VDDD.n694" "VDDD.n641" 4.5
resist "VDDD.n694" "VDDD.n664" 4.5
resist "VDDD.n694" "VDDD.n642" 4.5
resist "VDDD.n694" "VDDD.n663" 4.5
resist "VDDD.n694" "VDDD.n643" 4.5
resist "VDDD.n694" "VDDD.n662" 4.5
resist "VDDD.n694" "VDDD.n644" 4.5
resist "VDDD.n694" "VDDD.n661" 4.5
resist "VDDD.n694" "VDDD.n645" 4.5
resist "VDDD.n694" "VDDD.n660" 4.5
resist "VDDD.n694" "VDDD.n646" 4.5
resist "VDDD.n694" "VDDD.n659" 4.5
resist "VDDD.n694" "VDDD.n647" 4.5
resist "VDDD.n694" "VDDD.n658" 4.5
resist "VDDD.n694" "VDDD.n648" 4.5
resist "VDDD.n694" "VDDD.n657" 4.5
resist "VDDD.n694" "VDDD.n649" 4.5
resist "VDDD.n694" "VDDD.n656" 4.5
resist "VDDD.n694" "VDDD.n650" 4.5
resist "VDDD.n694" "VDDD.n655" 4.5
resist "VDDD.n694" "VDDD.n651" 4.5
resist "VDDD.n694" "VDDD.n654" 4.5
resist "VDDD.n694" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n694" 4.5
resist "VDDD.n688" "VDDD.n623" 4.5
resist "VDDD.n688" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n688" 4.5
resist "VDDD.n688" "VDDD.n625" 4.5
resist "VDDD.n688" "VDDD.n680" 4.5
resist "VDDD.n688" "VDDD.n626" 4.5
resist "VDDD.n688" "VDDD.n679" 4.5
resist "VDDD.n688" "VDDD.n627" 4.5
resist "VDDD.n688" "VDDD.n678" 4.5
resist "VDDD.n688" "VDDD.n628" 4.5
resist "VDDD.n688" "VDDD.n677" 4.5
resist "VDDD.n688" "VDDD.n629" 4.5
resist "VDDD.n688" "VDDD.n676" 4.5
resist "VDDD.n688" "VDDD.n630" 4.5
resist "VDDD.n688" "VDDD.n675" 4.5
resist "VDDD.n688" "VDDD.n631" 4.5
resist "VDDD.n688" "VDDD.n674" 4.5
resist "VDDD.n688" "VDDD.n632" 4.5
resist "VDDD.n688" "VDDD.n673" 4.5
resist "VDDD.n688" "VDDD.n633" 4.5
resist "VDDD.n688" "VDDD.n672" 4.5
resist "VDDD.n688" "VDDD.n634" 4.5
resist "VDDD.n688" "VDDD.n671" 4.5
resist "VDDD.n688" "VDDD.n635" 4.5
resist "VDDD.n688" "VDDD.n670" 4.5
resist "VDDD.n688" "VDDD.n636" 4.5
resist "VDDD.n688" "VDDD.n669" 4.5
resist "VDDD.n688" "VDDD.n637" 4.5
resist "VDDD.n688" "VDDD.n668" 4.5
resist "VDDD.n688" "VDDD.n638" 4.5
resist "VDDD.n688" "VDDD.n667" 4.5
resist "VDDD.n688" "VDDD.n639" 4.5
resist "VDDD.n688" "VDDD.n666" 4.5
resist "VDDD.n688" "VDDD.n640" 4.5
resist "VDDD.n688" "VDDD.n665" 4.5
resist "VDDD.n688" "VDDD.n641" 4.5
resist "VDDD.n688" "VDDD.n664" 4.5
resist "VDDD.n688" "VDDD.n642" 4.5
resist "VDDD.n688" "VDDD.n663" 4.5
resist "VDDD.n688" "VDDD.n643" 4.5
resist "VDDD.n688" "VDDD.n662" 4.5
resist "VDDD.n688" "VDDD.n644" 4.5
resist "VDDD.n688" "VDDD.n661" 4.5
resist "VDDD.n688" "VDDD.n645" 4.5
resist "VDDD.n688" "VDDD.n660" 4.5
resist "VDDD.n688" "VDDD.n646" 4.5
resist "VDDD.n688" "VDDD.n659" 4.5
resist "VDDD.n688" "VDDD.n647" 4.5
resist "VDDD.n688" "VDDD.n658" 4.5
resist "VDDD.n688" "VDDD.n648" 4.5
resist "VDDD.n688" "VDDD.n657" 4.5
resist "VDDD.n688" "VDDD.n649" 4.5
resist "VDDD.n688" "VDDD.n656" 4.5
resist "VDDD.n688" "VDDD.n650" 4.5
resist "VDDD.n688" "VDDD.n655" 4.5
resist "VDDD.n688" "VDDD.n651" 4.5
resist "VDDD.n688" "VDDD.n654" 4.5
resist "VDDD.n688" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n688" 4.5
resist "VDDD.n693" "VDDD.n623" 4.5
resist "VDDD.n693" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n693" 4.5
resist "VDDD.n693" "VDDD.n625" 4.5
resist "VDDD.n693" "VDDD.n680" 4.5
resist "VDDD.n693" "VDDD.n626" 4.5
resist "VDDD.n693" "VDDD.n679" 4.5
resist "VDDD.n693" "VDDD.n627" 4.5
resist "VDDD.n693" "VDDD.n678" 4.5
resist "VDDD.n693" "VDDD.n628" 4.5
resist "VDDD.n693" "VDDD.n677" 4.5
resist "VDDD.n693" "VDDD.n629" 4.5
resist "VDDD.n693" "VDDD.n676" 4.5
resist "VDDD.n693" "VDDD.n630" 4.5
resist "VDDD.n693" "VDDD.n675" 4.5
resist "VDDD.n693" "VDDD.n631" 4.5
resist "VDDD.n693" "VDDD.n674" 4.5
resist "VDDD.n693" "VDDD.n632" 4.5
resist "VDDD.n693" "VDDD.n673" 4.5
resist "VDDD.n693" "VDDD.n633" 4.5
resist "VDDD.n693" "VDDD.n672" 4.5
resist "VDDD.n693" "VDDD.n634" 4.5
resist "VDDD.n693" "VDDD.n671" 4.5
resist "VDDD.n693" "VDDD.n635" 4.5
resist "VDDD.n693" "VDDD.n670" 4.5
resist "VDDD.n693" "VDDD.n636" 4.5
resist "VDDD.n693" "VDDD.n669" 4.5
resist "VDDD.n693" "VDDD.n637" 4.5
resist "VDDD.n693" "VDDD.n668" 4.5
resist "VDDD.n693" "VDDD.n638" 4.5
resist "VDDD.n693" "VDDD.n667" 4.5
resist "VDDD.n693" "VDDD.n639" 4.5
resist "VDDD.n693" "VDDD.n666" 4.5
resist "VDDD.n693" "VDDD.n640" 4.5
resist "VDDD.n693" "VDDD.n665" 4.5
resist "VDDD.n693" "VDDD.n641" 4.5
resist "VDDD.n693" "VDDD.n664" 4.5
resist "VDDD.n693" "VDDD.n642" 4.5
resist "VDDD.n693" "VDDD.n663" 4.5
resist "VDDD.n693" "VDDD.n643" 4.5
resist "VDDD.n693" "VDDD.n662" 4.5
resist "VDDD.n693" "VDDD.n644" 4.5
resist "VDDD.n693" "VDDD.n661" 4.5
resist "VDDD.n693" "VDDD.n645" 4.5
resist "VDDD.n693" "VDDD.n660" 4.5
resist "VDDD.n693" "VDDD.n646" 4.5
resist "VDDD.n693" "VDDD.n659" 4.5
resist "VDDD.n693" "VDDD.n647" 4.5
resist "VDDD.n693" "VDDD.n658" 4.5
resist "VDDD.n693" "VDDD.n648" 4.5
resist "VDDD.n693" "VDDD.n657" 4.5
resist "VDDD.n693" "VDDD.n649" 4.5
resist "VDDD.n693" "VDDD.n656" 4.5
resist "VDDD.n693" "VDDD.n650" 4.5
resist "VDDD.n693" "VDDD.n655" 4.5
resist "VDDD.n693" "VDDD.n651" 4.5
resist "VDDD.n693" "VDDD.n654" 4.5
resist "VDDD.n693" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n693" 4.5
resist "VDDD.n689" "VDDD.n623" 4.5
resist "VDDD.n689" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n689" 4.5
resist "VDDD.n689" "VDDD.n625" 4.5
resist "VDDD.n689" "VDDD.n680" 4.5
resist "VDDD.n689" "VDDD.n626" 4.5
resist "VDDD.n689" "VDDD.n679" 4.5
resist "VDDD.n689" "VDDD.n627" 4.5
resist "VDDD.n689" "VDDD.n678" 4.5
resist "VDDD.n689" "VDDD.n628" 4.5
resist "VDDD.n689" "VDDD.n677" 4.5
resist "VDDD.n689" "VDDD.n629" 4.5
resist "VDDD.n689" "VDDD.n676" 4.5
resist "VDDD.n689" "VDDD.n630" 4.5
resist "VDDD.n689" "VDDD.n675" 4.5
resist "VDDD.n689" "VDDD.n631" 4.5
resist "VDDD.n689" "VDDD.n674" 4.5
resist "VDDD.n689" "VDDD.n632" 4.5
resist "VDDD.n689" "VDDD.n673" 4.5
resist "VDDD.n689" "VDDD.n633" 4.5
resist "VDDD.n689" "VDDD.n672" 4.5
resist "VDDD.n689" "VDDD.n634" 4.5
resist "VDDD.n689" "VDDD.n671" 4.5
resist "VDDD.n689" "VDDD.n635" 4.5
resist "VDDD.n689" "VDDD.n670" 4.5
resist "VDDD.n689" "VDDD.n636" 4.5
resist "VDDD.n689" "VDDD.n669" 4.5
resist "VDDD.n689" "VDDD.n637" 4.5
resist "VDDD.n689" "VDDD.n668" 4.5
resist "VDDD.n689" "VDDD.n638" 4.5
resist "VDDD.n689" "VDDD.n667" 4.5
resist "VDDD.n689" "VDDD.n639" 4.5
resist "VDDD.n689" "VDDD.n666" 4.5
resist "VDDD.n689" "VDDD.n640" 4.5
resist "VDDD.n689" "VDDD.n665" 4.5
resist "VDDD.n689" "VDDD.n641" 4.5
resist "VDDD.n689" "VDDD.n664" 4.5
resist "VDDD.n689" "VDDD.n642" 4.5
resist "VDDD.n689" "VDDD.n663" 4.5
resist "VDDD.n689" "VDDD.n643" 4.5
resist "VDDD.n689" "VDDD.n662" 4.5
resist "VDDD.n689" "VDDD.n644" 4.5
resist "VDDD.n689" "VDDD.n661" 4.5
resist "VDDD.n689" "VDDD.n645" 4.5
resist "VDDD.n689" "VDDD.n660" 4.5
resist "VDDD.n689" "VDDD.n646" 4.5
resist "VDDD.n689" "VDDD.n659" 4.5
resist "VDDD.n689" "VDDD.n647" 4.5
resist "VDDD.n689" "VDDD.n658" 4.5
resist "VDDD.n689" "VDDD.n648" 4.5
resist "VDDD.n689" "VDDD.n657" 4.5
resist "VDDD.n689" "VDDD.n649" 4.5
resist "VDDD.n689" "VDDD.n656" 4.5
resist "VDDD.n689" "VDDD.n650" 4.5
resist "VDDD.n689" "VDDD.n655" 4.5
resist "VDDD.n689" "VDDD.n651" 4.5
resist "VDDD.n689" "VDDD.n654" 4.5
resist "VDDD.n689" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n689" 4.5
resist "VDDD.n692" "VDDD.n623" 4.5
resist "VDDD.n692" "VDDD.n624" 4.5
resist "VDDD.n4453" "VDDD.n692" 4.5
resist "VDDD.n692" "VDDD.n625" 4.5
resist "VDDD.n692" "VDDD.n680" 4.5
resist "VDDD.n692" "VDDD.n626" 4.5
resist "VDDD.n692" "VDDD.n679" 4.5
resist "VDDD.n692" "VDDD.n627" 4.5
resist "VDDD.n692" "VDDD.n678" 4.5
resist "VDDD.n692" "VDDD.n628" 4.5
resist "VDDD.n692" "VDDD.n677" 4.5
resist "VDDD.n692" "VDDD.n629" 4.5
resist "VDDD.n692" "VDDD.n676" 4.5
resist "VDDD.n692" "VDDD.n630" 4.5
resist "VDDD.n692" "VDDD.n675" 4.5
resist "VDDD.n692" "VDDD.n631" 4.5
resist "VDDD.n692" "VDDD.n674" 4.5
resist "VDDD.n692" "VDDD.n632" 4.5
resist "VDDD.n692" "VDDD.n673" 4.5
resist "VDDD.n692" "VDDD.n633" 4.5
resist "VDDD.n692" "VDDD.n672" 4.5
resist "VDDD.n692" "VDDD.n634" 4.5
resist "VDDD.n692" "VDDD.n671" 4.5
resist "VDDD.n692" "VDDD.n635" 4.5
resist "VDDD.n692" "VDDD.n670" 4.5
resist "VDDD.n692" "VDDD.n636" 4.5
resist "VDDD.n692" "VDDD.n669" 4.5
resist "VDDD.n692" "VDDD.n637" 4.5
resist "VDDD.n692" "VDDD.n668" 4.5
resist "VDDD.n692" "VDDD.n638" 4.5
resist "VDDD.n692" "VDDD.n667" 4.5
resist "VDDD.n692" "VDDD.n639" 4.5
resist "VDDD.n692" "VDDD.n666" 4.5
resist "VDDD.n692" "VDDD.n640" 4.5
resist "VDDD.n692" "VDDD.n665" 4.5
resist "VDDD.n692" "VDDD.n641" 4.5
resist "VDDD.n692" "VDDD.n664" 4.5
resist "VDDD.n692" "VDDD.n642" 4.5
resist "VDDD.n692" "VDDD.n663" 4.5
resist "VDDD.n692" "VDDD.n643" 4.5
resist "VDDD.n692" "VDDD.n662" 4.5
resist "VDDD.n692" "VDDD.n644" 4.5
resist "VDDD.n692" "VDDD.n661" 4.5
resist "VDDD.n692" "VDDD.n645" 4.5
resist "VDDD.n692" "VDDD.n660" 4.5
resist "VDDD.n692" "VDDD.n646" 4.5
resist "VDDD.n692" "VDDD.n659" 4.5
resist "VDDD.n692" "VDDD.n647" 4.5
resist "VDDD.n692" "VDDD.n658" 4.5
resist "VDDD.n692" "VDDD.n648" 4.5
resist "VDDD.n692" "VDDD.n657" 4.5
resist "VDDD.n692" "VDDD.n649" 4.5
resist "VDDD.n692" "VDDD.n656" 4.5
resist "VDDD.n692" "VDDD.n650" 4.5
resist "VDDD.n692" "VDDD.n655" 4.5
resist "VDDD.n692" "VDDD.n651" 4.5
resist "VDDD.n692" "VDDD.n654" 4.5
resist "VDDD.n692" "VDDD.n652" 4.5
resist "VDDD.n700" "VDDD.n692" 4.5
resist "VDDD.n4359" "VDDD.n623" 4.5
resist "VDDD.n735" "VDDD.n623" 4.5
resist "VDDD.n735" "VDDD.n624" 4.5
resist "VDDD.n735" "VDDD.n700" 4.5
resist "VDDD.n4656" "VDDD.n500" 4.5
resist "VDDD.n4656" "VDDD.n557" 4.5
resist "VDDD.n4656" "VDDD.n501" 4.5
resist "VDDD.n4656" "VDDD.n556" 4.5
resist "VDDD.n4656" "VDDD.n502" 4.5
resist "VDDD.n4656" "VDDD.n555" 4.5
resist "VDDD.n4656" "VDDD.n503" 4.5
resist "VDDD.n4656" "VDDD.n554" 4.5
resist "VDDD.n4656" "VDDD.n504" 4.5
resist "VDDD.n4656" "VDDD.n553" 4.5
resist "VDDD.n4656" "VDDD.n505" 4.5
resist "VDDD.n4656" "VDDD.n552" 4.5
resist "VDDD.n4656" "VDDD.n506" 4.5
resist "VDDD.n4656" "VDDD.n551" 4.5
resist "VDDD.n4656" "VDDD.n507" 4.5
resist "VDDD.n4656" "VDDD.n550" 4.5
resist "VDDD.n4656" "VDDD.n508" 4.5
resist "VDDD.n4656" "VDDD.n549" 4.5
resist "VDDD.n4656" "VDDD.n509" 4.5
resist "VDDD.n4656" "VDDD.n548" 4.5
resist "VDDD.n4656" "VDDD.n510" 4.5
resist "VDDD.n4656" "VDDD.n547" 4.5
resist "VDDD.n4656" "VDDD.n511" 4.5
resist "VDDD.n4656" "VDDD.n546" 4.5
resist "VDDD.n4656" "VDDD.n512" 4.5
resist "VDDD.n4656" "VDDD.n545" 4.5
resist "VDDD.n4656" "VDDD.n513" 4.5
resist "VDDD.n4656" "VDDD.n544" 4.5
resist "VDDD.n4656" "VDDD.n514" 4.5
resist "VDDD.n4656" "VDDD.n543" 4.5
resist "VDDD.n4656" "VDDD.n515" 4.5
resist "VDDD.n4656" "VDDD.n542" 4.5
resist "VDDD.n4656" "VDDD.n516" 4.5
resist "VDDD.n4656" "VDDD.n541" 4.5
resist "VDDD.n4656" "VDDD.n517" 4.5
resist "VDDD.n4656" "VDDD.n540" 4.5
resist "VDDD.n4656" "VDDD.n518" 4.5
resist "VDDD.n4656" "VDDD.n539" 4.5
resist "VDDD.n4656" "VDDD.n519" 4.5
resist "VDDD.n4656" "VDDD.n538" 4.5
resist "VDDD.n4656" "VDDD.n520" 4.5
resist "VDDD.n4656" "VDDD.n537" 4.5
resist "VDDD.n4656" "VDDD.n521" 4.5
resist "VDDD.n4656" "VDDD.n536" 4.5
resist "VDDD.n4656" "VDDD.n522" 4.5
resist "VDDD.n4656" "VDDD.n535" 4.5
resist "VDDD.n4656" "VDDD.n523" 4.5
resist "VDDD.n4656" "VDDD.n534" 4.5
resist "VDDD.n4656" "VDDD.n524" 4.5
resist "VDDD.n4656" "VDDD.n533" 4.5
resist "VDDD.n4656" "VDDD.n525" 4.5
resist "VDDD.n4656" "VDDD.n532" 4.5
resist "VDDD.n4656" "VDDD.n526" 4.5
resist "VDDD.n4656" "VDDD.n531" 4.5
resist "VDDD.n4656" "VDDD.n527" 4.5
resist "VDDD.n4656" "VDDD.n530" 4.5
resist "VDDD.n4656" "VDDD.n528" 4.5
resist "VDDD.n4656" "VDDD.n529" 4.5
resist "VDDD.n4455" "VDDD.n558" 4.5
resist "VDDD.n4455" "VDDD.n557" 4.5
resist "VDDD.n4455" "VDDD.n501" 4.5
resist "VDDD.n4455" "VDDD.n556" 4.5
resist "VDDD.n4455" "VDDD.n502" 4.5
resist "VDDD.n4455" "VDDD.n555" 4.5
resist "VDDD.n4455" "VDDD.n503" 4.5
resist "VDDD.n4455" "VDDD.n554" 4.5
resist "VDDD.n4455" "VDDD.n504" 4.5
resist "VDDD.n4455" "VDDD.n553" 4.5
resist "VDDD.n4455" "VDDD.n505" 4.5
resist "VDDD.n4455" "VDDD.n552" 4.5
resist "VDDD.n4455" "VDDD.n506" 4.5
resist "VDDD.n4455" "VDDD.n551" 4.5
resist "VDDD.n4455" "VDDD.n507" 4.5
resist "VDDD.n4455" "VDDD.n550" 4.5
resist "VDDD.n4455" "VDDD.n508" 4.5
resist "VDDD.n4455" "VDDD.n549" 4.5
resist "VDDD.n4455" "VDDD.n509" 4.5
resist "VDDD.n4455" "VDDD.n548" 4.5
resist "VDDD.n4455" "VDDD.n510" 4.5
resist "VDDD.n4455" "VDDD.n547" 4.5
resist "VDDD.n4455" "VDDD.n511" 4.5
resist "VDDD.n4455" "VDDD.n546" 4.5
resist "VDDD.n4455" "VDDD.n512" 4.5
resist "VDDD.n4455" "VDDD.n545" 4.5
resist "VDDD.n4455" "VDDD.n513" 4.5
resist "VDDD.n4455" "VDDD.n544" 4.5
resist "VDDD.n4455" "VDDD.n514" 4.5
resist "VDDD.n4455" "VDDD.n543" 4.5
resist "VDDD.n4455" "VDDD.n515" 4.5
resist "VDDD.n4455" "VDDD.n542" 4.5
resist "VDDD.n4455" "VDDD.n516" 4.5
resist "VDDD.n4455" "VDDD.n541" 4.5
resist "VDDD.n4455" "VDDD.n517" 4.5
resist "VDDD.n4455" "VDDD.n540" 4.5
resist "VDDD.n4455" "VDDD.n518" 4.5
resist "VDDD.n4455" "VDDD.n539" 4.5
resist "VDDD.n4455" "VDDD.n519" 4.5
resist "VDDD.n4455" "VDDD.n538" 4.5
resist "VDDD.n4455" "VDDD.n520" 4.5
resist "VDDD.n4455" "VDDD.n537" 4.5
resist "VDDD.n4455" "VDDD.n521" 4.5
resist "VDDD.n4455" "VDDD.n536" 4.5
resist "VDDD.n4455" "VDDD.n522" 4.5
resist "VDDD.n4455" "VDDD.n535" 4.5
resist "VDDD.n4455" "VDDD.n523" 4.5
resist "VDDD.n4455" "VDDD.n534" 4.5
resist "VDDD.n4455" "VDDD.n524" 4.5
resist "VDDD.n4455" "VDDD.n533" 4.5
resist "VDDD.n4455" "VDDD.n525" 4.5
resist "VDDD.n4455" "VDDD.n532" 4.5
resist "VDDD.n4455" "VDDD.n526" 4.5
resist "VDDD.n4455" "VDDD.n531" 4.5
resist "VDDD.n4455" "VDDD.n527" 4.5
resist "VDDD.n4455" "VDDD.n530" 4.5
resist "VDDD.n4455" "VDDD.n528" 4.5
resist "VDDD.n4455" "VDDD.n529" 4.5
resist "VDDD.n4456" "VDDD.n558" 4.5
resist "VDDD.n4456" "VDDD.n500" 4.5
resist "VDDD.n4456" "VDDD.n557" 4.5
resist "VDDD.n4456" "VDDD.n501" 4.5
resist "VDDD.n4456" "VDDD.n556" 4.5
resist "VDDD.n4456" "VDDD.n502" 4.5
resist "VDDD.n4456" "VDDD.n555" 4.5
resist "VDDD.n4456" "VDDD.n503" 4.5
resist "VDDD.n4456" "VDDD.n554" 4.5
resist "VDDD.n4456" "VDDD.n504" 4.5
resist "VDDD.n4456" "VDDD.n553" 4.5
resist "VDDD.n4456" "VDDD.n505" 4.5
resist "VDDD.n4456" "VDDD.n552" 4.5
resist "VDDD.n4456" "VDDD.n506" 4.5
resist "VDDD.n4456" "VDDD.n551" 4.5
resist "VDDD.n4456" "VDDD.n507" 4.5
resist "VDDD.n4456" "VDDD.n550" 4.5
resist "VDDD.n4456" "VDDD.n508" 4.5
resist "VDDD.n4456" "VDDD.n549" 4.5
resist "VDDD.n4456" "VDDD.n509" 4.5
resist "VDDD.n4456" "VDDD.n548" 4.5
resist "VDDD.n4456" "VDDD.n510" 4.5
resist "VDDD.n4456" "VDDD.n547" 4.5
resist "VDDD.n4456" "VDDD.n511" 4.5
resist "VDDD.n4456" "VDDD.n546" 4.5
resist "VDDD.n4456" "VDDD.n512" 4.5
resist "VDDD.n4456" "VDDD.n545" 4.5
resist "VDDD.n4456" "VDDD.n513" 4.5
resist "VDDD.n4456" "VDDD.n544" 4.5
resist "VDDD.n4456" "VDDD.n514" 4.5
resist "VDDD.n4456" "VDDD.n543" 4.5
resist "VDDD.n4456" "VDDD.n515" 4.5
resist "VDDD.n4456" "VDDD.n542" 4.5
resist "VDDD.n4456" "VDDD.n516" 4.5
resist "VDDD.n4456" "VDDD.n541" 4.5
resist "VDDD.n4456" "VDDD.n517" 4.5
resist "VDDD.n4456" "VDDD.n540" 4.5
resist "VDDD.n4456" "VDDD.n518" 4.5
resist "VDDD.n4456" "VDDD.n539" 4.5
resist "VDDD.n4456" "VDDD.n519" 4.5
resist "VDDD.n4456" "VDDD.n538" 4.5
resist "VDDD.n4456" "VDDD.n520" 4.5
resist "VDDD.n4456" "VDDD.n537" 4.5
resist "VDDD.n4456" "VDDD.n521" 4.5
resist "VDDD.n4456" "VDDD.n536" 4.5
resist "VDDD.n4456" "VDDD.n522" 4.5
resist "VDDD.n4456" "VDDD.n535" 4.5
resist "VDDD.n4456" "VDDD.n523" 4.5
resist "VDDD.n4456" "VDDD.n534" 4.5
resist "VDDD.n4456" "VDDD.n524" 4.5
resist "VDDD.n4456" "VDDD.n533" 4.5
resist "VDDD.n4456" "VDDD.n525" 4.5
resist "VDDD.n4456" "VDDD.n532" 4.5
resist "VDDD.n4456" "VDDD.n526" 4.5
resist "VDDD.n4456" "VDDD.n531" 4.5
resist "VDDD.n4456" "VDDD.n527" 4.5
resist "VDDD.n4456" "VDDD.n530" 4.5
resist "VDDD.n4456" "VDDD.n528" 4.5
resist "VDDD.n4456" "VDDD.n529" 4.5
resist "VDDD.n4458" "VDDD.n558" 4.5
resist "VDDD.n4458" "VDDD.n500" 4.5
resist "VDDD.n4458" "VDDD.n557" 4.5
resist "VDDD.n4458" "VDDD.n501" 4.5
resist "VDDD.n4458" "VDDD.n556" 4.5
resist "VDDD.n4458" "VDDD.n502" 4.5
resist "VDDD.n4458" "VDDD.n555" 4.5
resist "VDDD.n4458" "VDDD.n503" 4.5
resist "VDDD.n4458" "VDDD.n554" 4.5
resist "VDDD.n4458" "VDDD.n504" 4.5
resist "VDDD.n4458" "VDDD.n553" 4.5
resist "VDDD.n4458" "VDDD.n505" 4.5
resist "VDDD.n4458" "VDDD.n552" 4.5
resist "VDDD.n4458" "VDDD.n506" 4.5
resist "VDDD.n4458" "VDDD.n551" 4.5
resist "VDDD.n4458" "VDDD.n507" 4.5
resist "VDDD.n4458" "VDDD.n550" 4.5
resist "VDDD.n4458" "VDDD.n508" 4.5
resist "VDDD.n4458" "VDDD.n549" 4.5
resist "VDDD.n4458" "VDDD.n509" 4.5
resist "VDDD.n4458" "VDDD.n548" 4.5
resist "VDDD.n4458" "VDDD.n510" 4.5
resist "VDDD.n4458" "VDDD.n547" 4.5
resist "VDDD.n4458" "VDDD.n511" 4.5
resist "VDDD.n4458" "VDDD.n546" 4.5
resist "VDDD.n4458" "VDDD.n512" 4.5
resist "VDDD.n4458" "VDDD.n545" 4.5
resist "VDDD.n4458" "VDDD.n513" 4.5
resist "VDDD.n4458" "VDDD.n544" 4.5
resist "VDDD.n4458" "VDDD.n514" 4.5
resist "VDDD.n4458" "VDDD.n543" 4.5
resist "VDDD.n4458" "VDDD.n515" 4.5
resist "VDDD.n4458" "VDDD.n542" 4.5
resist "VDDD.n4458" "VDDD.n516" 4.5
resist "VDDD.n4458" "VDDD.n541" 4.5
resist "VDDD.n4458" "VDDD.n517" 4.5
resist "VDDD.n4458" "VDDD.n540" 4.5
resist "VDDD.n4458" "VDDD.n518" 4.5
resist "VDDD.n4458" "VDDD.n539" 4.5
resist "VDDD.n4458" "VDDD.n519" 4.5
resist "VDDD.n4458" "VDDD.n538" 4.5
resist "VDDD.n4458" "VDDD.n520" 4.5
resist "VDDD.n4458" "VDDD.n537" 4.5
resist "VDDD.n4458" "VDDD.n521" 4.5
resist "VDDD.n4458" "VDDD.n536" 4.5
resist "VDDD.n4458" "VDDD.n522" 4.5
resist "VDDD.n4458" "VDDD.n535" 4.5
resist "VDDD.n4458" "VDDD.n523" 4.5
resist "VDDD.n4458" "VDDD.n534" 4.5
resist "VDDD.n4458" "VDDD.n524" 4.5
resist "VDDD.n4458" "VDDD.n533" 4.5
resist "VDDD.n4458" "VDDD.n525" 4.5
resist "VDDD.n4458" "VDDD.n532" 4.5
resist "VDDD.n4458" "VDDD.n526" 4.5
resist "VDDD.n4458" "VDDD.n531" 4.5
resist "VDDD.n4458" "VDDD.n527" 4.5
resist "VDDD.n4458" "VDDD.n530" 4.5
resist "VDDD.n4458" "VDDD.n528" 4.5
resist "VDDD.n4458" "VDDD.n529" 4.5
resist "VDDD.n4459" "VDDD.n558" 4.5
resist "VDDD.n4459" "VDDD.n500" 4.5
resist "VDDD.n4459" "VDDD.n557" 4.5
resist "VDDD.n4459" "VDDD.n501" 4.5
resist "VDDD.n4459" "VDDD.n556" 4.5
resist "VDDD.n4459" "VDDD.n502" 4.5
resist "VDDD.n4459" "VDDD.n555" 4.5
resist "VDDD.n4459" "VDDD.n503" 4.5
resist "VDDD.n4459" "VDDD.n554" 4.5
resist "VDDD.n4459" "VDDD.n504" 4.5
resist "VDDD.n4459" "VDDD.n553" 4.5
resist "VDDD.n4459" "VDDD.n505" 4.5
resist "VDDD.n4459" "VDDD.n552" 4.5
resist "VDDD.n4459" "VDDD.n506" 4.5
resist "VDDD.n4459" "VDDD.n551" 4.5
resist "VDDD.n4459" "VDDD.n507" 4.5
resist "VDDD.n4459" "VDDD.n550" 4.5
resist "VDDD.n4459" "VDDD.n508" 4.5
resist "VDDD.n4459" "VDDD.n549" 4.5
resist "VDDD.n4459" "VDDD.n509" 4.5
resist "VDDD.n4459" "VDDD.n548" 4.5
resist "VDDD.n4459" "VDDD.n510" 4.5
resist "VDDD.n4459" "VDDD.n547" 4.5
resist "VDDD.n4459" "VDDD.n511" 4.5
resist "VDDD.n4459" "VDDD.n546" 4.5
resist "VDDD.n4459" "VDDD.n512" 4.5
resist "VDDD.n4459" "VDDD.n545" 4.5
resist "VDDD.n4459" "VDDD.n513" 4.5
resist "VDDD.n4459" "VDDD.n544" 4.5
resist "VDDD.n4459" "VDDD.n514" 4.5
resist "VDDD.n4459" "VDDD.n543" 4.5
resist "VDDD.n4459" "VDDD.n515" 4.5
resist "VDDD.n4459" "VDDD.n542" 4.5
resist "VDDD.n4459" "VDDD.n516" 4.5
resist "VDDD.n4459" "VDDD.n541" 4.5
resist "VDDD.n4459" "VDDD.n517" 4.5
resist "VDDD.n4459" "VDDD.n540" 4.5
resist "VDDD.n4459" "VDDD.n518" 4.5
resist "VDDD.n4459" "VDDD.n539" 4.5
resist "VDDD.n4459" "VDDD.n519" 4.5
resist "VDDD.n4459" "VDDD.n538" 4.5
resist "VDDD.n4459" "VDDD.n520" 4.5
resist "VDDD.n4459" "VDDD.n537" 4.5
resist "VDDD.n4459" "VDDD.n521" 4.5
resist "VDDD.n4459" "VDDD.n536" 4.5
resist "VDDD.n4459" "VDDD.n522" 4.5
resist "VDDD.n4459" "VDDD.n535" 4.5
resist "VDDD.n4459" "VDDD.n523" 4.5
resist "VDDD.n4459" "VDDD.n534" 4.5
resist "VDDD.n4459" "VDDD.n524" 4.5
resist "VDDD.n4459" "VDDD.n533" 4.5
resist "VDDD.n4459" "VDDD.n525" 4.5
resist "VDDD.n4459" "VDDD.n532" 4.5
resist "VDDD.n4459" "VDDD.n526" 4.5
resist "VDDD.n4459" "VDDD.n531" 4.5
resist "VDDD.n4459" "VDDD.n527" 4.5
resist "VDDD.n4459" "VDDD.n530" 4.5
resist "VDDD.n4459" "VDDD.n528" 4.5
resist "VDDD.n4459" "VDDD.n529" 4.5
resist "VDDD.n4461" "VDDD.n558" 4.5
resist "VDDD.n4461" "VDDD.n500" 4.5
resist "VDDD.n4461" "VDDD.n557" 4.5
resist "VDDD.n4461" "VDDD.n501" 4.5
resist "VDDD.n4461" "VDDD.n556" 4.5
resist "VDDD.n4461" "VDDD.n502" 4.5
resist "VDDD.n4461" "VDDD.n555" 4.5
resist "VDDD.n4461" "VDDD.n503" 4.5
resist "VDDD.n4461" "VDDD.n554" 4.5
resist "VDDD.n4461" "VDDD.n504" 4.5
resist "VDDD.n4461" "VDDD.n553" 4.5
resist "VDDD.n4461" "VDDD.n505" 4.5
resist "VDDD.n4461" "VDDD.n552" 4.5
resist "VDDD.n4461" "VDDD.n506" 4.5
resist "VDDD.n4461" "VDDD.n551" 4.5
resist "VDDD.n4461" "VDDD.n507" 4.5
resist "VDDD.n4461" "VDDD.n550" 4.5
resist "VDDD.n4461" "VDDD.n508" 4.5
resist "VDDD.n4461" "VDDD.n549" 4.5
resist "VDDD.n4461" "VDDD.n509" 4.5
resist "VDDD.n4461" "VDDD.n548" 4.5
resist "VDDD.n4461" "VDDD.n510" 4.5
resist "VDDD.n4461" "VDDD.n547" 4.5
resist "VDDD.n4461" "VDDD.n511" 4.5
resist "VDDD.n4461" "VDDD.n546" 4.5
resist "VDDD.n4461" "VDDD.n512" 4.5
resist "VDDD.n4461" "VDDD.n545" 4.5
resist "VDDD.n4461" "VDDD.n513" 4.5
resist "VDDD.n4461" "VDDD.n544" 4.5
resist "VDDD.n4461" "VDDD.n514" 4.5
resist "VDDD.n4461" "VDDD.n543" 4.5
resist "VDDD.n4461" "VDDD.n515" 4.5
resist "VDDD.n4461" "VDDD.n542" 4.5
resist "VDDD.n4461" "VDDD.n516" 4.5
resist "VDDD.n4461" "VDDD.n541" 4.5
resist "VDDD.n4461" "VDDD.n517" 4.5
resist "VDDD.n4461" "VDDD.n540" 4.5
resist "VDDD.n4461" "VDDD.n518" 4.5
resist "VDDD.n4461" "VDDD.n539" 4.5
resist "VDDD.n4461" "VDDD.n519" 4.5
resist "VDDD.n4461" "VDDD.n538" 4.5
resist "VDDD.n4461" "VDDD.n520" 4.5
resist "VDDD.n4461" "VDDD.n537" 4.5
resist "VDDD.n4461" "VDDD.n521" 4.5
resist "VDDD.n4461" "VDDD.n536" 4.5
resist "VDDD.n4461" "VDDD.n522" 4.5
resist "VDDD.n4461" "VDDD.n535" 4.5
resist "VDDD.n4461" "VDDD.n523" 4.5
resist "VDDD.n4461" "VDDD.n534" 4.5
resist "VDDD.n4461" "VDDD.n524" 4.5
resist "VDDD.n4461" "VDDD.n533" 4.5
resist "VDDD.n4461" "VDDD.n525" 4.5
resist "VDDD.n4461" "VDDD.n532" 4.5
resist "VDDD.n4461" "VDDD.n526" 4.5
resist "VDDD.n4461" "VDDD.n531" 4.5
resist "VDDD.n4461" "VDDD.n527" 4.5
resist "VDDD.n4461" "VDDD.n530" 4.5
resist "VDDD.n4461" "VDDD.n528" 4.5
resist "VDDD.n4461" "VDDD.n529" 4.5
resist "VDDD.n4491" "VDDD.n558" 4.5
resist "VDDD.n590" "VDDD.n558" 4.5
resist "VDDD.n590" "VDDD.n500" 4.5
resist "VDDD.n590" "VDDD.n529" 4.5
resist "VDDD.n4758" "VDDD.n4757" 4.5
resist "VDDD.n4757" "VDDD.n4680" 4.5
resist "VDDD.n4757" "VDDD.n4693" 4.5
resist "VDDD.n4757" "VDDD.n4756" 4.5
resist "VDDD.n4757" "VDDD.n4694" 4.5
resist "VDDD.n4757" "VDDD.n4754" 4.5
resist "VDDD.n4757" "VDDD.n4695" 4.5
resist "VDDD.n4757" "VDDD.n4752" 4.5
resist "VDDD.n4757" "VDDD.n4696" 4.5
resist "VDDD.n4757" "VDDD.n4750" 4.5
resist "VDDD.n4757" "VDDD.n4697" 4.5
resist "VDDD.n4757" "VDDD.n4748" 4.5
resist "VDDD.n4757" "VDDD.n4698" 4.5
resist "VDDD.n4757" "VDDD.n4746" 4.5
resist "VDDD.n4757" "VDDD.n4699" 4.5
resist "VDDD.n4757" "VDDD.n4744" 4.5
resist "VDDD.n4757" "VDDD.n4700" 4.5
resist "VDDD.n4757" "VDDD.n4742" 4.5
resist "VDDD.n4757" "VDDD.n4701" 4.5
resist "VDDD.n4757" "VDDD.n4740" 4.5
resist "VDDD.n4757" "VDDD.n4702" 4.5
resist "VDDD.n4757" "VDDD.n4738" 4.5
resist "VDDD.n4757" "VDDD.n4703" 4.5
resist "VDDD.n4757" "VDDD.n4736" 4.5
resist "VDDD.n4757" "VDDD.n4704" 4.5
resist "VDDD.n4757" "VDDD.n4734" 4.5
resist "VDDD.n4757" "VDDD.n4705" 4.5
resist "VDDD.n4757" "VDDD.n4732" 4.5
resist "VDDD.n4757" "VDDD.n4706" 4.5
resist "VDDD.n4757" "VDDD.n4730" 4.5
resist "VDDD.n4757" "VDDD.n4707" 4.5
resist "VDDD.n4757" "VDDD.n4728" 4.5
resist "VDDD.n4757" "VDDD.n4708" 4.5
resist "VDDD.n4757" "VDDD.n4726" 4.5
resist "VDDD.n4757" "VDDD.n4709" 4.5
resist "VDDD.n4757" "VDDD.n4724" 4.5
resist "VDDD.n4757" "VDDD.n4710" 4.5
resist "VDDD.n4757" "VDDD.n4722" 4.5
resist "VDDD.n4757" "VDDD.n4711" 4.5
resist "VDDD.n4757" "VDDD.n4720" 4.5
resist "VDDD.n4757" "VDDD.n4712" 4.5
resist "VDDD.n4757" "VDDD.n4718" 4.5
resist "VDDD.n4757" "VDDD.n4713" 4.5
resist "VDDD.n4757" "VDDD.n4716" 4.5
resist "VDDD.n4757" "VDDD.n4714" 4.5
resist "VDDD.n4758" "VDDD.n4681" 4.5
resist "VDDD.n4681" "VDDD.n4680" 4.5
resist "VDDD.n4693" "VDDD.n4681" 4.5
resist "VDDD.n4756" "VDDD.n4681" 4.5
resist "VDDD.n4694" "VDDD.n4681" 4.5
resist "VDDD.n4754" "VDDD.n4681" 4.5
resist "VDDD.n4695" "VDDD.n4681" 4.5
resist "VDDD.n4752" "VDDD.n4681" 4.5
resist "VDDD.n4696" "VDDD.n4681" 4.5
resist "VDDD.n4750" "VDDD.n4681" 4.5
resist "VDDD.n4697" "VDDD.n4681" 4.5
resist "VDDD.n4748" "VDDD.n4681" 4.5
resist "VDDD.n4698" "VDDD.n4681" 4.5
resist "VDDD.n4746" "VDDD.n4681" 4.5
resist "VDDD.n4699" "VDDD.n4681" 4.5
resist "VDDD.n4744" "VDDD.n4681" 4.5
resist "VDDD.n4700" "VDDD.n4681" 4.5
resist "VDDD.n4742" "VDDD.n4681" 4.5
resist "VDDD.n4701" "VDDD.n4681" 4.5
resist "VDDD.n4740" "VDDD.n4681" 4.5
resist "VDDD.n4702" "VDDD.n4681" 4.5
resist "VDDD.n4738" "VDDD.n4681" 4.5
resist "VDDD.n4703" "VDDD.n4681" 4.5
resist "VDDD.n4736" "VDDD.n4681" 4.5
resist "VDDD.n4704" "VDDD.n4681" 4.5
resist "VDDD.n4734" "VDDD.n4681" 4.5
resist "VDDD.n4705" "VDDD.n4681" 4.5
resist "VDDD.n4732" "VDDD.n4681" 4.5
resist "VDDD.n4706" "VDDD.n4681" 4.5
resist "VDDD.n4730" "VDDD.n4681" 4.5
resist "VDDD.n4707" "VDDD.n4681" 4.5
resist "VDDD.n4728" "VDDD.n4681" 4.5
resist "VDDD.n4708" "VDDD.n4681" 4.5
resist "VDDD.n4726" "VDDD.n4681" 4.5
resist "VDDD.n4709" "VDDD.n4681" 4.5
resist "VDDD.n4724" "VDDD.n4681" 4.5
resist "VDDD.n4710" "VDDD.n4681" 4.5
resist "VDDD.n4722" "VDDD.n4681" 4.5
resist "VDDD.n4711" "VDDD.n4681" 4.5
resist "VDDD.n4720" "VDDD.n4681" 4.5
resist "VDDD.n4712" "VDDD.n4681" 4.5
resist "VDDD.n4718" "VDDD.n4681" 4.5
resist "VDDD.n4713" "VDDD.n4681" 4.5
resist "VDDD.n4716" "VDDD.n4681" 4.5
resist "VDDD.n4714" "VDDD.n4681" 4.5
resist "VDDD.n4689" "VDDD.n4681" 4.5
resist "VDDD.n4758" "VDDD.n4690" 4.5
resist "VDDD.n4690" "VDDD.n4680" 4.5
resist "VDDD.n4693" "VDDD.n4690" 4.5
resist "VDDD.n4756" "VDDD.n4690" 4.5
resist "VDDD.n4694" "VDDD.n4690" 4.5
resist "VDDD.n4754" "VDDD.n4690" 4.5
resist "VDDD.n4695" "VDDD.n4690" 4.5
resist "VDDD.n4752" "VDDD.n4690" 4.5
resist "VDDD.n4696" "VDDD.n4690" 4.5
resist "VDDD.n4750" "VDDD.n4690" 4.5
resist "VDDD.n4697" "VDDD.n4690" 4.5
resist "VDDD.n4748" "VDDD.n4690" 4.5
resist "VDDD.n4698" "VDDD.n4690" 4.5
resist "VDDD.n4746" "VDDD.n4690" 4.5
resist "VDDD.n4699" "VDDD.n4690" 4.5
resist "VDDD.n4744" "VDDD.n4690" 4.5
resist "VDDD.n4700" "VDDD.n4690" 4.5
resist "VDDD.n4742" "VDDD.n4690" 4.5
resist "VDDD.n4701" "VDDD.n4690" 4.5
resist "VDDD.n4740" "VDDD.n4690" 4.5
resist "VDDD.n4702" "VDDD.n4690" 4.5
resist "VDDD.n4738" "VDDD.n4690" 4.5
resist "VDDD.n4703" "VDDD.n4690" 4.5
resist "VDDD.n4736" "VDDD.n4690" 4.5
resist "VDDD.n4704" "VDDD.n4690" 4.5
resist "VDDD.n4734" "VDDD.n4690" 4.5
resist "VDDD.n4705" "VDDD.n4690" 4.5
resist "VDDD.n4732" "VDDD.n4690" 4.5
resist "VDDD.n4706" "VDDD.n4690" 4.5
resist "VDDD.n4730" "VDDD.n4690" 4.5
resist "VDDD.n4707" "VDDD.n4690" 4.5
resist "VDDD.n4728" "VDDD.n4690" 4.5
resist "VDDD.n4708" "VDDD.n4690" 4.5
resist "VDDD.n4726" "VDDD.n4690" 4.5
resist "VDDD.n4709" "VDDD.n4690" 4.5
resist "VDDD.n4724" "VDDD.n4690" 4.5
resist "VDDD.n4710" "VDDD.n4690" 4.5
resist "VDDD.n4722" "VDDD.n4690" 4.5
resist "VDDD.n4711" "VDDD.n4690" 4.5
resist "VDDD.n4720" "VDDD.n4690" 4.5
resist "VDDD.n4712" "VDDD.n4690" 4.5
resist "VDDD.n4718" "VDDD.n4690" 4.5
resist "VDDD.n4713" "VDDD.n4690" 4.5
resist "VDDD.n4716" "VDDD.n4690" 4.5
resist "VDDD.n4714" "VDDD.n4690" 4.5
resist "VDDD.n4690" "VDDD.n4689" 4.5
resist "VDDD.n4758" "VDDD.n4682" 4.5
resist "VDDD.n4682" "VDDD.n4680" 4.5
resist "VDDD.n4693" "VDDD.n4682" 4.5
resist "VDDD.n4756" "VDDD.n4682" 4.5
resist "VDDD.n4694" "VDDD.n4682" 4.5
resist "VDDD.n4754" "VDDD.n4682" 4.5
resist "VDDD.n4695" "VDDD.n4682" 4.5
resist "VDDD.n4752" "VDDD.n4682" 4.5
resist "VDDD.n4696" "VDDD.n4682" 4.5
resist "VDDD.n4750" "VDDD.n4682" 4.5
resist "VDDD.n4697" "VDDD.n4682" 4.5
resist "VDDD.n4748" "VDDD.n4682" 4.5
resist "VDDD.n4698" "VDDD.n4682" 4.5
resist "VDDD.n4746" "VDDD.n4682" 4.5
resist "VDDD.n4699" "VDDD.n4682" 4.5
resist "VDDD.n4744" "VDDD.n4682" 4.5
resist "VDDD.n4700" "VDDD.n4682" 4.5
resist "VDDD.n4742" "VDDD.n4682" 4.5
resist "VDDD.n4701" "VDDD.n4682" 4.5
resist "VDDD.n4740" "VDDD.n4682" 4.5
resist "VDDD.n4702" "VDDD.n4682" 4.5
resist "VDDD.n4738" "VDDD.n4682" 4.5
resist "VDDD.n4703" "VDDD.n4682" 4.5
resist "VDDD.n4736" "VDDD.n4682" 4.5
resist "VDDD.n4704" "VDDD.n4682" 4.5
resist "VDDD.n4734" "VDDD.n4682" 4.5
resist "VDDD.n4705" "VDDD.n4682" 4.5
resist "VDDD.n4732" "VDDD.n4682" 4.5
resist "VDDD.n4706" "VDDD.n4682" 4.5
resist "VDDD.n4730" "VDDD.n4682" 4.5
resist "VDDD.n4707" "VDDD.n4682" 4.5
resist "VDDD.n4728" "VDDD.n4682" 4.5
resist "VDDD.n4708" "VDDD.n4682" 4.5
resist "VDDD.n4726" "VDDD.n4682" 4.5
resist "VDDD.n4709" "VDDD.n4682" 4.5
resist "VDDD.n4724" "VDDD.n4682" 4.5
resist "VDDD.n4710" "VDDD.n4682" 4.5
resist "VDDD.n4722" "VDDD.n4682" 4.5
resist "VDDD.n4711" "VDDD.n4682" 4.5
resist "VDDD.n4720" "VDDD.n4682" 4.5
resist "VDDD.n4712" "VDDD.n4682" 4.5
resist "VDDD.n4718" "VDDD.n4682" 4.5
resist "VDDD.n4713" "VDDD.n4682" 4.5
resist "VDDD.n4716" "VDDD.n4682" 4.5
resist "VDDD.n4714" "VDDD.n4682" 4.5
resist "VDDD.n4689" "VDDD.n4682" 4.5
resist "VDDD.n4758" "VDDD.n4687" 4.5
resist "VDDD.n4687" "VDDD.n4680" 4.5
resist "VDDD.n4693" "VDDD.n4687" 4.5
resist "VDDD.n4756" "VDDD.n4687" 4.5
resist "VDDD.n4694" "VDDD.n4687" 4.5
resist "VDDD.n4754" "VDDD.n4687" 4.5
resist "VDDD.n4695" "VDDD.n4687" 4.5
resist "VDDD.n4752" "VDDD.n4687" 4.5
resist "VDDD.n4696" "VDDD.n4687" 4.5
resist "VDDD.n4750" "VDDD.n4687" 4.5
resist "VDDD.n4697" "VDDD.n4687" 4.5
resist "VDDD.n4748" "VDDD.n4687" 4.5
resist "VDDD.n4698" "VDDD.n4687" 4.5
resist "VDDD.n4746" "VDDD.n4687" 4.5
resist "VDDD.n4699" "VDDD.n4687" 4.5
resist "VDDD.n4744" "VDDD.n4687" 4.5
resist "VDDD.n4700" "VDDD.n4687" 4.5
resist "VDDD.n4742" "VDDD.n4687" 4.5
resist "VDDD.n4701" "VDDD.n4687" 4.5
resist "VDDD.n4740" "VDDD.n4687" 4.5
resist "VDDD.n4702" "VDDD.n4687" 4.5
resist "VDDD.n4738" "VDDD.n4687" 4.5
resist "VDDD.n4703" "VDDD.n4687" 4.5
resist "VDDD.n4736" "VDDD.n4687" 4.5
resist "VDDD.n4704" "VDDD.n4687" 4.5
resist "VDDD.n4734" "VDDD.n4687" 4.5
resist "VDDD.n4705" "VDDD.n4687" 4.5
resist "VDDD.n4732" "VDDD.n4687" 4.5
resist "VDDD.n4706" "VDDD.n4687" 4.5
resist "VDDD.n4730" "VDDD.n4687" 4.5
resist "VDDD.n4707" "VDDD.n4687" 4.5
resist "VDDD.n4728" "VDDD.n4687" 4.5
resist "VDDD.n4708" "VDDD.n4687" 4.5
resist "VDDD.n4726" "VDDD.n4687" 4.5
resist "VDDD.n4709" "VDDD.n4687" 4.5
resist "VDDD.n4724" "VDDD.n4687" 4.5
resist "VDDD.n4710" "VDDD.n4687" 4.5
resist "VDDD.n4722" "VDDD.n4687" 4.5
resist "VDDD.n4711" "VDDD.n4687" 4.5
resist "VDDD.n4720" "VDDD.n4687" 4.5
resist "VDDD.n4712" "VDDD.n4687" 4.5
resist "VDDD.n4718" "VDDD.n4687" 4.5
resist "VDDD.n4713" "VDDD.n4687" 4.5
resist "VDDD.n4716" "VDDD.n4687" 4.5
resist "VDDD.n4714" "VDDD.n4687" 4.5
resist "VDDD.n4689" "VDDD.n4687" 4.5
resist "VDDD.n4758" "VDDD.n4683" 4.5
resist "VDDD.n4683" "VDDD.n4680" 4.5
resist "VDDD.n4693" "VDDD.n4683" 4.5
resist "VDDD.n4756" "VDDD.n4683" 4.5
resist "VDDD.n4694" "VDDD.n4683" 4.5
resist "VDDD.n4754" "VDDD.n4683" 4.5
resist "VDDD.n4695" "VDDD.n4683" 4.5
resist "VDDD.n4752" "VDDD.n4683" 4.5
resist "VDDD.n4696" "VDDD.n4683" 4.5
resist "VDDD.n4750" "VDDD.n4683" 4.5
resist "VDDD.n4697" "VDDD.n4683" 4.5
resist "VDDD.n4748" "VDDD.n4683" 4.5
resist "VDDD.n4698" "VDDD.n4683" 4.5
resist "VDDD.n4746" "VDDD.n4683" 4.5
resist "VDDD.n4699" "VDDD.n4683" 4.5
resist "VDDD.n4744" "VDDD.n4683" 4.5
resist "VDDD.n4700" "VDDD.n4683" 4.5
resist "VDDD.n4742" "VDDD.n4683" 4.5
resist "VDDD.n4701" "VDDD.n4683" 4.5
resist "VDDD.n4740" "VDDD.n4683" 4.5
resist "VDDD.n4702" "VDDD.n4683" 4.5
resist "VDDD.n4738" "VDDD.n4683" 4.5
resist "VDDD.n4703" "VDDD.n4683" 4.5
resist "VDDD.n4736" "VDDD.n4683" 4.5
resist "VDDD.n4704" "VDDD.n4683" 4.5
resist "VDDD.n4734" "VDDD.n4683" 4.5
resist "VDDD.n4705" "VDDD.n4683" 4.5
resist "VDDD.n4732" "VDDD.n4683" 4.5
resist "VDDD.n4706" "VDDD.n4683" 4.5
resist "VDDD.n4730" "VDDD.n4683" 4.5
resist "VDDD.n4707" "VDDD.n4683" 4.5
resist "VDDD.n4728" "VDDD.n4683" 4.5
resist "VDDD.n4708" "VDDD.n4683" 4.5
resist "VDDD.n4726" "VDDD.n4683" 4.5
resist "VDDD.n4709" "VDDD.n4683" 4.5
resist "VDDD.n4724" "VDDD.n4683" 4.5
resist "VDDD.n4710" "VDDD.n4683" 4.5
resist "VDDD.n4722" "VDDD.n4683" 4.5
resist "VDDD.n4711" "VDDD.n4683" 4.5
resist "VDDD.n4720" "VDDD.n4683" 4.5
resist "VDDD.n4712" "VDDD.n4683" 4.5
resist "VDDD.n4718" "VDDD.n4683" 4.5
resist "VDDD.n4713" "VDDD.n4683" 4.5
resist "VDDD.n4716" "VDDD.n4683" 4.5
resist "VDDD.n4714" "VDDD.n4683" 4.5
resist "VDDD.n4689" "VDDD.n4683" 4.5
resist "VDDD.n4758" "VDDD.n4685" 4.5
resist "VDDD.n4689" "VDDD.n4685" 4.5
resist "VDDD.n4759" "VDDD.n4758" 4.5
resist "VDDD.n4759" "VDDD.n4680" 4.5
resist "VDDD.n4760" "VDDD.n4759" 4.5
resist "VDDD.n4762" "VDDD.n486" 4.5
resist "VDDD.n4762" "VDDD.n494" 4.5
resist "VDDD.n4766" "VDDD.n486" 4.5
resist "VDDD.n4766" "VDDD.n494" 4.5
resist "VDDD.n4769" "VDDD.n486" 4.5
resist "VDDD.n4771" "VDDD.n486" 4.5
resist "VDDD.n4774" "VDDD.n486" 4.5
resist "VDDD.n4776" "VDDD.n486" 4.5
resist "VDDD.n4779" "VDDD.n486" 4.5
resist "VDDD.n4781" "VDDD.n486" 4.5
resist "VDDD.n4784" "VDDD.n486" 4.5
resist "VDDD.n493" "VDDD.n486" 4.5
resist "VDDD.n4787" "VDDD.n486" 4.5
resist "VDDD.n4787" "VDDD.n494" 4.5
resist "VDDD.n4840" "VDDD.n4839" 4.5
resist "VDDD.n4840" "VDDD.n4811" 4.5
resist "VDDD.n4837" "VDDD.n4811" 4.5
resist "VDDD.n4840" "VDDD.n4820" 4.5
resist "VDDD.n4840" "VDDD.n4812" 4.5
resist "VDDD.n4840" "VDDD.n4819" 4.5
resist "VDDD.n4841" "VDDD.n4840" 4.5
resist "VDDD.n4840" "VDDD.n4818" 4.5
resist "VDDD.n4840" "VDDD.n4813" 4.5
resist "VDDD.n4840" "VDDD.n4817" 4.5
resist "VDDD.n4840" "VDDD.n4814" 4.5
resist "VDDD.n4840" "VDDD.n4816" 4.5
resist "VDDD.n4837" "VDDD.n4816" 4.5
resist "VDDD.n4837" "VDDD.n4836" 4.5
resist "VDDD.n4855" "VDDD.n4854" 4.5
resist "VDDD.n4855" "VDDD.n471" 4.5
resist "VDDD.n4855" "VDDD.n408" 4.5
resist "VDDD.n4855" "VDDD.n470" 4.5
resist "VDDD.n4855" "VDDD.n409" 4.5
resist "VDDD.n4855" "VDDD.n468" 4.5
resist "VDDD.n4855" "VDDD.n410" 4.5
resist "VDDD.n4855" "VDDD.n466" 4.5
resist "VDDD.n4855" "VDDD.n411" 4.5
resist "VDDD.n4855" "VDDD.n464" 4.5
resist "VDDD.n4855" "VDDD.n412" 4.5
resist "VDDD.n4855" "VDDD.n462" 4.5
resist "VDDD.n4855" "VDDD.n413" 4.5
resist "VDDD.n4855" "VDDD.n460" 4.5
resist "VDDD.n4855" "VDDD.n414" 4.5
resist "VDDD.n4855" "VDDD.n458" 4.5
resist "VDDD.n4855" "VDDD.n415" 4.5
resist "VDDD.n4855" "VDDD.n456" 4.5
resist "VDDD.n4855" "VDDD.n416" 4.5
resist "VDDD.n4855" "VDDD.n454" 4.5
resist "VDDD.n4855" "VDDD.n417" 4.5
resist "VDDD.n4855" "VDDD.n452" 4.5
resist "VDDD.n4855" "VDDD.n418" 4.5
resist "VDDD.n4855" "VDDD.n450" 4.5
resist "VDDD.n4855" "VDDD.n419" 4.5
resist "VDDD.n4855" "VDDD.n448" 4.5
resist "VDDD.n4855" "VDDD.n420" 4.5
resist "VDDD.n4855" "VDDD.n446" 4.5
resist "VDDD.n4855" "VDDD.n421" 4.5
resist "VDDD.n4855" "VDDD.n444" 4.5
resist "VDDD.n4855" "VDDD.n422" 4.5
resist "VDDD.n4855" "VDDD.n442" 4.5
resist "VDDD.n4855" "VDDD.n423" 4.5
resist "VDDD.n4855" "VDDD.n440" 4.5
resist "VDDD.n4855" "VDDD.n424" 4.5
resist "VDDD.n4855" "VDDD.n438" 4.5
resist "VDDD.n4855" "VDDD.n425" 4.5
resist "VDDD.n4855" "VDDD.n436" 4.5
resist "VDDD.n4855" "VDDD.n426" 4.5
resist "VDDD.n4855" "VDDD.n434" 4.5
resist "VDDD.n4855" "VDDD.n427" 4.5
resist "VDDD.n4855" "VDDD.n432" 4.5
resist "VDDD.n4855" "VDDD.n428" 4.5
resist "VDDD.n4855" "VDDD.n430" 4.5
resist "VDDD.n4856" "VDDD.n4855" 4.5
resist "VDDD.n4854" "VDDD.n402" 4.5
resist "VDDD.n4852" "VDDD.n402" 4.5
resist "VDDD.n471" "VDDD.n402" 4.5
resist "VDDD.n408" "VDDD.n402" 4.5
resist "VDDD.n470" "VDDD.n402" 4.5
resist "VDDD.n409" "VDDD.n402" 4.5
resist "VDDD.n468" "VDDD.n402" 4.5
resist "VDDD.n410" "VDDD.n402" 4.5
resist "VDDD.n466" "VDDD.n402" 4.5
resist "VDDD.n411" "VDDD.n402" 4.5
resist "VDDD.n464" "VDDD.n402" 4.5
resist "VDDD.n412" "VDDD.n402" 4.5
resist "VDDD.n462" "VDDD.n402" 4.5
resist "VDDD.n413" "VDDD.n402" 4.5
resist "VDDD.n460" "VDDD.n402" 4.5
resist "VDDD.n414" "VDDD.n402" 4.5
resist "VDDD.n458" "VDDD.n402" 4.5
resist "VDDD.n415" "VDDD.n402" 4.5
resist "VDDD.n456" "VDDD.n402" 4.5
resist "VDDD.n416" "VDDD.n402" 4.5
resist "VDDD.n454" "VDDD.n402" 4.5
resist "VDDD.n417" "VDDD.n402" 4.5
resist "VDDD.n452" "VDDD.n402" 4.5
resist "VDDD.n418" "VDDD.n402" 4.5
resist "VDDD.n450" "VDDD.n402" 4.5
resist "VDDD.n419" "VDDD.n402" 4.5
resist "VDDD.n448" "VDDD.n402" 4.5
resist "VDDD.n420" "VDDD.n402" 4.5
resist "VDDD.n446" "VDDD.n402" 4.5
resist "VDDD.n421" "VDDD.n402" 4.5
resist "VDDD.n444" "VDDD.n402" 4.5
resist "VDDD.n422" "VDDD.n402" 4.5
resist "VDDD.n442" "VDDD.n402" 4.5
resist "VDDD.n423" "VDDD.n402" 4.5
resist "VDDD.n440" "VDDD.n402" 4.5
resist "VDDD.n424" "VDDD.n402" 4.5
resist "VDDD.n438" "VDDD.n402" 4.5
resist "VDDD.n425" "VDDD.n402" 4.5
resist "VDDD.n436" "VDDD.n402" 4.5
resist "VDDD.n426" "VDDD.n402" 4.5
resist "VDDD.n434" "VDDD.n402" 4.5
resist "VDDD.n427" "VDDD.n402" 4.5
resist "VDDD.n432" "VDDD.n402" 4.5
resist "VDDD.n428" "VDDD.n402" 4.5
resist "VDDD.n430" "VDDD.n402" 4.5
resist "VDDD.n4856" "VDDD.n402" 4.5
resist "VDDD.n4854" "VDDD.n406" 4.5
resist "VDDD.n4852" "VDDD.n406" 4.5
resist "VDDD.n471" "VDDD.n406" 4.5
resist "VDDD.n408" "VDDD.n406" 4.5
resist "VDDD.n470" "VDDD.n406" 4.5
resist "VDDD.n409" "VDDD.n406" 4.5
resist "VDDD.n468" "VDDD.n406" 4.5
resist "VDDD.n410" "VDDD.n406" 4.5
resist "VDDD.n466" "VDDD.n406" 4.5
resist "VDDD.n411" "VDDD.n406" 4.5
resist "VDDD.n464" "VDDD.n406" 4.5
resist "VDDD.n412" "VDDD.n406" 4.5
resist "VDDD.n462" "VDDD.n406" 4.5
resist "VDDD.n413" "VDDD.n406" 4.5
resist "VDDD.n460" "VDDD.n406" 4.5
resist "VDDD.n414" "VDDD.n406" 4.5
resist "VDDD.n458" "VDDD.n406" 4.5
resist "VDDD.n415" "VDDD.n406" 4.5
resist "VDDD.n456" "VDDD.n406" 4.5
resist "VDDD.n416" "VDDD.n406" 4.5
resist "VDDD.n454" "VDDD.n406" 4.5
resist "VDDD.n417" "VDDD.n406" 4.5
resist "VDDD.n452" "VDDD.n406" 4.5
resist "VDDD.n418" "VDDD.n406" 4.5
resist "VDDD.n450" "VDDD.n406" 4.5
resist "VDDD.n419" "VDDD.n406" 4.5
resist "VDDD.n448" "VDDD.n406" 4.5
resist "VDDD.n420" "VDDD.n406" 4.5
resist "VDDD.n446" "VDDD.n406" 4.5
resist "VDDD.n421" "VDDD.n406" 4.5
resist "VDDD.n444" "VDDD.n406" 4.5
resist "VDDD.n422" "VDDD.n406" 4.5
resist "VDDD.n442" "VDDD.n406" 4.5
resist "VDDD.n423" "VDDD.n406" 4.5
resist "VDDD.n440" "VDDD.n406" 4.5
resist "VDDD.n424" "VDDD.n406" 4.5
resist "VDDD.n438" "VDDD.n406" 4.5
resist "VDDD.n425" "VDDD.n406" 4.5
resist "VDDD.n436" "VDDD.n406" 4.5
resist "VDDD.n426" "VDDD.n406" 4.5
resist "VDDD.n434" "VDDD.n406" 4.5
resist "VDDD.n427" "VDDD.n406" 4.5
resist "VDDD.n432" "VDDD.n406" 4.5
resist "VDDD.n428" "VDDD.n406" 4.5
resist "VDDD.n430" "VDDD.n406" 4.5
resist "VDDD.n4856" "VDDD.n406" 4.5
resist "VDDD.n4854" "VDDD.n403" 4.5
resist "VDDD.n4852" "VDDD.n403" 4.5
resist "VDDD.n471" "VDDD.n403" 4.5
resist "VDDD.n408" "VDDD.n403" 4.5
resist "VDDD.n470" "VDDD.n403" 4.5
resist "VDDD.n409" "VDDD.n403" 4.5
resist "VDDD.n468" "VDDD.n403" 4.5
resist "VDDD.n410" "VDDD.n403" 4.5
resist "VDDD.n466" "VDDD.n403" 4.5
resist "VDDD.n411" "VDDD.n403" 4.5
resist "VDDD.n464" "VDDD.n403" 4.5
resist "VDDD.n412" "VDDD.n403" 4.5
resist "VDDD.n462" "VDDD.n403" 4.5
resist "VDDD.n413" "VDDD.n403" 4.5
resist "VDDD.n460" "VDDD.n403" 4.5
resist "VDDD.n414" "VDDD.n403" 4.5
resist "VDDD.n458" "VDDD.n403" 4.5
resist "VDDD.n415" "VDDD.n403" 4.5
resist "VDDD.n456" "VDDD.n403" 4.5
resist "VDDD.n416" "VDDD.n403" 4.5
resist "VDDD.n454" "VDDD.n403" 4.5
resist "VDDD.n417" "VDDD.n403" 4.5
resist "VDDD.n452" "VDDD.n403" 4.5
resist "VDDD.n418" "VDDD.n403" 4.5
resist "VDDD.n450" "VDDD.n403" 4.5
resist "VDDD.n419" "VDDD.n403" 4.5
resist "VDDD.n448" "VDDD.n403" 4.5
resist "VDDD.n420" "VDDD.n403" 4.5
resist "VDDD.n446" "VDDD.n403" 4.5
resist "VDDD.n421" "VDDD.n403" 4.5
resist "VDDD.n444" "VDDD.n403" 4.5
resist "VDDD.n422" "VDDD.n403" 4.5
resist "VDDD.n442" "VDDD.n403" 4.5
resist "VDDD.n423" "VDDD.n403" 4.5
resist "VDDD.n440" "VDDD.n403" 4.5
resist "VDDD.n424" "VDDD.n403" 4.5
resist "VDDD.n438" "VDDD.n403" 4.5
resist "VDDD.n425" "VDDD.n403" 4.5
resist "VDDD.n436" "VDDD.n403" 4.5
resist "VDDD.n426" "VDDD.n403" 4.5
resist "VDDD.n434" "VDDD.n403" 4.5
resist "VDDD.n427" "VDDD.n403" 4.5
resist "VDDD.n432" "VDDD.n403" 4.5
resist "VDDD.n428" "VDDD.n403" 4.5
resist "VDDD.n430" "VDDD.n403" 4.5
resist "VDDD.n4856" "VDDD.n403" 4.5
resist "VDDD.n4854" "VDDD.n4853" 4.5
resist "VDDD.n4853" "VDDD.n4852" 4.5
resist "VDDD.n4853" "VDDD.n471" 4.5
resist "VDDD.n4853" "VDDD.n408" 4.5
resist "VDDD.n4853" "VDDD.n470" 4.5
resist "VDDD.n4853" "VDDD.n409" 4.5
resist "VDDD.n4853" "VDDD.n468" 4.5
resist "VDDD.n4853" "VDDD.n410" 4.5
resist "VDDD.n4853" "VDDD.n466" 4.5
resist "VDDD.n4853" "VDDD.n411" 4.5
resist "VDDD.n4853" "VDDD.n464" 4.5
resist "VDDD.n4853" "VDDD.n412" 4.5
resist "VDDD.n4853" "VDDD.n462" 4.5
resist "VDDD.n4853" "VDDD.n413" 4.5
resist "VDDD.n4853" "VDDD.n460" 4.5
resist "VDDD.n4853" "VDDD.n414" 4.5
resist "VDDD.n4853" "VDDD.n458" 4.5
resist "VDDD.n4853" "VDDD.n415" 4.5
resist "VDDD.n4853" "VDDD.n456" 4.5
resist "VDDD.n4853" "VDDD.n416" 4.5
resist "VDDD.n4853" "VDDD.n454" 4.5
resist "VDDD.n4853" "VDDD.n417" 4.5
resist "VDDD.n4853" "VDDD.n452" 4.5
resist "VDDD.n4853" "VDDD.n418" 4.5
resist "VDDD.n4853" "VDDD.n450" 4.5
resist "VDDD.n4853" "VDDD.n419" 4.5
resist "VDDD.n4853" "VDDD.n448" 4.5
resist "VDDD.n4853" "VDDD.n420" 4.5
resist "VDDD.n4853" "VDDD.n446" 4.5
resist "VDDD.n4853" "VDDD.n421" 4.5
resist "VDDD.n4853" "VDDD.n444" 4.5
resist "VDDD.n4853" "VDDD.n422" 4.5
resist "VDDD.n4853" "VDDD.n442" 4.5
resist "VDDD.n4853" "VDDD.n423" 4.5
resist "VDDD.n4853" "VDDD.n440" 4.5
resist "VDDD.n4853" "VDDD.n424" 4.5
resist "VDDD.n4853" "VDDD.n438" 4.5
resist "VDDD.n4853" "VDDD.n425" 4.5
resist "VDDD.n4853" "VDDD.n436" 4.5
resist "VDDD.n4853" "VDDD.n426" 4.5
resist "VDDD.n4853" "VDDD.n434" 4.5
resist "VDDD.n4853" "VDDD.n427" 4.5
resist "VDDD.n4853" "VDDD.n432" 4.5
resist "VDDD.n4853" "VDDD.n428" 4.5
resist "VDDD.n4854" "VDDD.n404" 4.5
resist "VDDD.n4852" "VDDD.n404" 4.5
resist "VDDD.n471" "VDDD.n404" 4.5
resist "VDDD.n408" "VDDD.n404" 4.5
resist "VDDD.n470" "VDDD.n404" 4.5
resist "VDDD.n409" "VDDD.n404" 4.5
resist "VDDD.n468" "VDDD.n404" 4.5
resist "VDDD.n410" "VDDD.n404" 4.5
resist "VDDD.n466" "VDDD.n404" 4.5
resist "VDDD.n411" "VDDD.n404" 4.5
resist "VDDD.n464" "VDDD.n404" 4.5
resist "VDDD.n412" "VDDD.n404" 4.5
resist "VDDD.n462" "VDDD.n404" 4.5
resist "VDDD.n413" "VDDD.n404" 4.5
resist "VDDD.n460" "VDDD.n404" 4.5
resist "VDDD.n414" "VDDD.n404" 4.5
resist "VDDD.n458" "VDDD.n404" 4.5
resist "VDDD.n415" "VDDD.n404" 4.5
resist "VDDD.n456" "VDDD.n404" 4.5
resist "VDDD.n416" "VDDD.n404" 4.5
resist "VDDD.n454" "VDDD.n404" 4.5
resist "VDDD.n417" "VDDD.n404" 4.5
resist "VDDD.n452" "VDDD.n404" 4.5
resist "VDDD.n418" "VDDD.n404" 4.5
resist "VDDD.n450" "VDDD.n404" 4.5
resist "VDDD.n419" "VDDD.n404" 4.5
resist "VDDD.n448" "VDDD.n404" 4.5
resist "VDDD.n420" "VDDD.n404" 4.5
resist "VDDD.n446" "VDDD.n404" 4.5
resist "VDDD.n421" "VDDD.n404" 4.5
resist "VDDD.n444" "VDDD.n404" 4.5
resist "VDDD.n422" "VDDD.n404" 4.5
resist "VDDD.n442" "VDDD.n404" 4.5
resist "VDDD.n423" "VDDD.n404" 4.5
resist "VDDD.n440" "VDDD.n404" 4.5
resist "VDDD.n424" "VDDD.n404" 4.5
resist "VDDD.n438" "VDDD.n404" 4.5
resist "VDDD.n425" "VDDD.n404" 4.5
resist "VDDD.n436" "VDDD.n404" 4.5
resist "VDDD.n426" "VDDD.n404" 4.5
resist "VDDD.n434" "VDDD.n404" 4.5
resist "VDDD.n427" "VDDD.n404" 4.5
resist "VDDD.n432" "VDDD.n404" 4.5
resist "VDDD.n4856" "VDDD.n404" 4.5
resist "VDDD.n4854" "VDDD.n405" 4.5
resist "VDDD.n4852" "VDDD.n405" 4.5
resist "VDDD.n428" "VDDD.n405" 4.5
resist "VDDD.n4856" "VDDD.n405" 4.5
resist "VDDD.n4857" "VDDD.n4856" 4.5
resist "VDDD.n4914" "VDDD.n336" 4.5
resist "VDDD.n4914" "VDDD.n349" 4.5
resist "VDDD.n4914" "VDDD.n4913" 4.5
resist "VDDD.n4914" "VDDD.n350" 4.5
resist "VDDD.n4914" "VDDD.n4911" 4.5
resist "VDDD.n4914" "VDDD.n351" 4.5
resist "VDDD.n4914" "VDDD.n4909" 4.5
resist "VDDD.n4914" "VDDD.n352" 4.5
resist "VDDD.n4914" "VDDD.n4907" 4.5
resist "VDDD.n4914" "VDDD.n353" 4.5
resist "VDDD.n4914" "VDDD.n4905" 4.5
resist "VDDD.n4914" "VDDD.n354" 4.5
resist "VDDD.n4914" "VDDD.n4903" 4.5
resist "VDDD.n4914" "VDDD.n355" 4.5
resist "VDDD.n4914" "VDDD.n4901" 4.5
resist "VDDD.n4914" "VDDD.n356" 4.5
resist "VDDD.n4914" "VDDD.n4899" 4.5
resist "VDDD.n4914" "VDDD.n357" 4.5
resist "VDDD.n4914" "VDDD.n4897" 4.5
resist "VDDD.n4914" "VDDD.n358" 4.5
resist "VDDD.n4914" "VDDD.n4895" 4.5
resist "VDDD.n4914" "VDDD.n359" 4.5
resist "VDDD.n4914" "VDDD.n4893" 4.5
resist "VDDD.n4914" "VDDD.n360" 4.5
resist "VDDD.n4914" "VDDD.n4891" 4.5
resist "VDDD.n4914" "VDDD.n361" 4.5
resist "VDDD.n4914" "VDDD.n4889" 4.5
resist "VDDD.n4914" "VDDD.n362" 4.5
resist "VDDD.n4914" "VDDD.n4887" 4.5
resist "VDDD.n4914" "VDDD.n363" 4.5
resist "VDDD.n4914" "VDDD.n4885" 4.5
resist "VDDD.n4914" "VDDD.n364" 4.5
resist "VDDD.n4914" "VDDD.n4883" 4.5
resist "VDDD.n4914" "VDDD.n365" 4.5
resist "VDDD.n4914" "VDDD.n4881" 4.5
resist "VDDD.n4914" "VDDD.n366" 4.5
resist "VDDD.n4914" "VDDD.n4879" 4.5
resist "VDDD.n4914" "VDDD.n367" 4.5
resist "VDDD.n4914" "VDDD.n4877" 4.5
resist "VDDD.n4914" "VDDD.n368" 4.5
resist "VDDD.n4914" "VDDD.n4875" 4.5
resist "VDDD.n4914" "VDDD.n369" 4.5
resist "VDDD.n4914" "VDDD.n4873" 4.5
resist "VDDD.n4914" "VDDD.n370" 4.5
resist "VDDD.n4914" "VDDD.n4871" 4.5
resist "VDDD.n4914" "VDDD.n371" 4.5
resist "VDDD.n4914" "VDDD.n4869" 4.5
resist "VDDD.n4914" "VDDD.n372" 4.5
resist "VDDD.n4914" "VDDD.n4867" 4.5
resist "VDDD.n4914" "VDDD.n373" 4.5
resist "VDDD.n4914" "VDDD.n4865" 4.5
resist "VDDD.n4914" "VDDD.n374" 4.5
resist "VDDD.n4914" "VDDD.n4863" 4.5
resist "VDDD.n4914" "VDDD.n375" 4.5
resist "VDDD.n4914" "VDDD.n4861" 4.5
resist "VDDD.n4914" "VDDD.n376" 4.5
resist "VDDD.n4914" "VDDD.n4859" 4.5
resist "VDDD.n4914" "VDDD.n334" 4.5
resist "VDDD.n4920" "VDDD.n337" 4.5
resist "VDDD.n337" "VDDD.n336" 4.5
resist "VDDD.n349" "VDDD.n337" 4.5
resist "VDDD.n4913" "VDDD.n337" 4.5
resist "VDDD.n350" "VDDD.n337" 4.5
resist "VDDD.n4911" "VDDD.n337" 4.5
resist "VDDD.n351" "VDDD.n337" 4.5
resist "VDDD.n4909" "VDDD.n337" 4.5
resist "VDDD.n352" "VDDD.n337" 4.5
resist "VDDD.n4907" "VDDD.n337" 4.5
resist "VDDD.n353" "VDDD.n337" 4.5
resist "VDDD.n4905" "VDDD.n337" 4.5
resist "VDDD.n354" "VDDD.n337" 4.5
resist "VDDD.n4903" "VDDD.n337" 4.5
resist "VDDD.n355" "VDDD.n337" 4.5
resist "VDDD.n4901" "VDDD.n337" 4.5
resist "VDDD.n356" "VDDD.n337" 4.5
resist "VDDD.n4899" "VDDD.n337" 4.5
resist "VDDD.n357" "VDDD.n337" 4.5
resist "VDDD.n4897" "VDDD.n337" 4.5
resist "VDDD.n358" "VDDD.n337" 4.5
resist "VDDD.n4895" "VDDD.n337" 4.5
resist "VDDD.n359" "VDDD.n337" 4.5
resist "VDDD.n4893" "VDDD.n337" 4.5
resist "VDDD.n360" "VDDD.n337" 4.5
resist "VDDD.n4891" "VDDD.n337" 4.5
resist "VDDD.n361" "VDDD.n337" 4.5
resist "VDDD.n4889" "VDDD.n337" 4.5
resist "VDDD.n362" "VDDD.n337" 4.5
resist "VDDD.n4887" "VDDD.n337" 4.5
resist "VDDD.n363" "VDDD.n337" 4.5
resist "VDDD.n4885" "VDDD.n337" 4.5
resist "VDDD.n364" "VDDD.n337" 4.5
resist "VDDD.n4883" "VDDD.n337" 4.5
resist "VDDD.n365" "VDDD.n337" 4.5
resist "VDDD.n4881" "VDDD.n337" 4.5
resist "VDDD.n366" "VDDD.n337" 4.5
resist "VDDD.n4879" "VDDD.n337" 4.5
resist "VDDD.n367" "VDDD.n337" 4.5
resist "VDDD.n4877" "VDDD.n337" 4.5
resist "VDDD.n368" "VDDD.n337" 4.5
resist "VDDD.n4875" "VDDD.n337" 4.5
resist "VDDD.n369" "VDDD.n337" 4.5
resist "VDDD.n4873" "VDDD.n337" 4.5
resist "VDDD.n370" "VDDD.n337" 4.5
resist "VDDD.n4871" "VDDD.n337" 4.5
resist "VDDD.n371" "VDDD.n337" 4.5
resist "VDDD.n4869" "VDDD.n337" 4.5
resist "VDDD.n372" "VDDD.n337" 4.5
resist "VDDD.n4867" "VDDD.n337" 4.5
resist "VDDD.n373" "VDDD.n337" 4.5
resist "VDDD.n4865" "VDDD.n337" 4.5
resist "VDDD.n374" "VDDD.n337" 4.5
resist "VDDD.n4863" "VDDD.n337" 4.5
resist "VDDD.n375" "VDDD.n337" 4.5
resist "VDDD.n4861" "VDDD.n337" 4.5
resist "VDDD.n376" "VDDD.n337" 4.5
resist "VDDD.n4859" "VDDD.n337" 4.5
resist "VDDD.n337" "VDDD.n334" 4.5
resist "VDDD.n4920" "VDDD.n345" 4.5
resist "VDDD.n345" "VDDD.n336" 4.5
resist "VDDD.n349" "VDDD.n345" 4.5
resist "VDDD.n4913" "VDDD.n345" 4.5
resist "VDDD.n350" "VDDD.n345" 4.5
resist "VDDD.n4911" "VDDD.n345" 4.5
resist "VDDD.n351" "VDDD.n345" 4.5
resist "VDDD.n4909" "VDDD.n345" 4.5
resist "VDDD.n352" "VDDD.n345" 4.5
resist "VDDD.n4907" "VDDD.n345" 4.5
resist "VDDD.n353" "VDDD.n345" 4.5
resist "VDDD.n4905" "VDDD.n345" 4.5
resist "VDDD.n354" "VDDD.n345" 4.5
resist "VDDD.n4903" "VDDD.n345" 4.5
resist "VDDD.n355" "VDDD.n345" 4.5
resist "VDDD.n4901" "VDDD.n345" 4.5
resist "VDDD.n356" "VDDD.n345" 4.5
resist "VDDD.n4899" "VDDD.n345" 4.5
resist "VDDD.n357" "VDDD.n345" 4.5
resist "VDDD.n4897" "VDDD.n345" 4.5
resist "VDDD.n358" "VDDD.n345" 4.5
resist "VDDD.n4895" "VDDD.n345" 4.5
resist "VDDD.n359" "VDDD.n345" 4.5
resist "VDDD.n4893" "VDDD.n345" 4.5
resist "VDDD.n360" "VDDD.n345" 4.5
resist "VDDD.n4891" "VDDD.n345" 4.5
resist "VDDD.n361" "VDDD.n345" 4.5
resist "VDDD.n4889" "VDDD.n345" 4.5
resist "VDDD.n362" "VDDD.n345" 4.5
resist "VDDD.n4887" "VDDD.n345" 4.5
resist "VDDD.n363" "VDDD.n345" 4.5
resist "VDDD.n4885" "VDDD.n345" 4.5
resist "VDDD.n364" "VDDD.n345" 4.5
resist "VDDD.n4883" "VDDD.n345" 4.5
resist "VDDD.n365" "VDDD.n345" 4.5
resist "VDDD.n4881" "VDDD.n345" 4.5
resist "VDDD.n366" "VDDD.n345" 4.5
resist "VDDD.n4879" "VDDD.n345" 4.5
resist "VDDD.n367" "VDDD.n345" 4.5
resist "VDDD.n4877" "VDDD.n345" 4.5
resist "VDDD.n368" "VDDD.n345" 4.5
resist "VDDD.n4875" "VDDD.n345" 4.5
resist "VDDD.n369" "VDDD.n345" 4.5
resist "VDDD.n4873" "VDDD.n345" 4.5
resist "VDDD.n370" "VDDD.n345" 4.5
resist "VDDD.n4871" "VDDD.n345" 4.5
resist "VDDD.n371" "VDDD.n345" 4.5
resist "VDDD.n4869" "VDDD.n345" 4.5
resist "VDDD.n372" "VDDD.n345" 4.5
resist "VDDD.n4867" "VDDD.n345" 4.5
resist "VDDD.n373" "VDDD.n345" 4.5
resist "VDDD.n4865" "VDDD.n345" 4.5
resist "VDDD.n374" "VDDD.n345" 4.5
resist "VDDD.n4863" "VDDD.n345" 4.5
resist "VDDD.n375" "VDDD.n345" 4.5
resist "VDDD.n4861" "VDDD.n345" 4.5
resist "VDDD.n376" "VDDD.n345" 4.5
resist "VDDD.n4859" "VDDD.n345" 4.5
resist "VDDD.n345" "VDDD.n334" 4.5
resist "VDDD.n4920" "VDDD.n338" 4.5
resist "VDDD.n338" "VDDD.n336" 4.5
resist "VDDD.n349" "VDDD.n338" 4.5
resist "VDDD.n4913" "VDDD.n338" 4.5
resist "VDDD.n350" "VDDD.n338" 4.5
resist "VDDD.n4911" "VDDD.n338" 4.5
resist "VDDD.n351" "VDDD.n338" 4.5
resist "VDDD.n4909" "VDDD.n338" 4.5
resist "VDDD.n352" "VDDD.n338" 4.5
resist "VDDD.n4907" "VDDD.n338" 4.5
resist "VDDD.n353" "VDDD.n338" 4.5
resist "VDDD.n4905" "VDDD.n338" 4.5
resist "VDDD.n354" "VDDD.n338" 4.5
resist "VDDD.n4903" "VDDD.n338" 4.5
resist "VDDD.n355" "VDDD.n338" 4.5
resist "VDDD.n4901" "VDDD.n338" 4.5
resist "VDDD.n356" "VDDD.n338" 4.5
resist "VDDD.n4899" "VDDD.n338" 4.5
resist "VDDD.n357" "VDDD.n338" 4.5
resist "VDDD.n4897" "VDDD.n338" 4.5
resist "VDDD.n358" "VDDD.n338" 4.5
resist "VDDD.n4895" "VDDD.n338" 4.5
resist "VDDD.n359" "VDDD.n338" 4.5
resist "VDDD.n4893" "VDDD.n338" 4.5
resist "VDDD.n360" "VDDD.n338" 4.5
resist "VDDD.n4891" "VDDD.n338" 4.5
resist "VDDD.n361" "VDDD.n338" 4.5
resist "VDDD.n4889" "VDDD.n338" 4.5
resist "VDDD.n362" "VDDD.n338" 4.5
resist "VDDD.n4887" "VDDD.n338" 4.5
resist "VDDD.n363" "VDDD.n338" 4.5
resist "VDDD.n4885" "VDDD.n338" 4.5
resist "VDDD.n364" "VDDD.n338" 4.5
resist "VDDD.n4883" "VDDD.n338" 4.5
resist "VDDD.n365" "VDDD.n338" 4.5
resist "VDDD.n4881" "VDDD.n338" 4.5
resist "VDDD.n366" "VDDD.n338" 4.5
resist "VDDD.n4879" "VDDD.n338" 4.5
resist "VDDD.n367" "VDDD.n338" 4.5
resist "VDDD.n4877" "VDDD.n338" 4.5
resist "VDDD.n368" "VDDD.n338" 4.5
resist "VDDD.n4875" "VDDD.n338" 4.5
resist "VDDD.n369" "VDDD.n338" 4.5
resist "VDDD.n4873" "VDDD.n338" 4.5
resist "VDDD.n370" "VDDD.n338" 4.5
resist "VDDD.n4871" "VDDD.n338" 4.5
resist "VDDD.n371" "VDDD.n338" 4.5
resist "VDDD.n4869" "VDDD.n338" 4.5
resist "VDDD.n372" "VDDD.n338" 4.5
resist "VDDD.n4867" "VDDD.n338" 4.5
resist "VDDD.n373" "VDDD.n338" 4.5
resist "VDDD.n4865" "VDDD.n338" 4.5
resist "VDDD.n374" "VDDD.n338" 4.5
resist "VDDD.n4863" "VDDD.n338" 4.5
resist "VDDD.n375" "VDDD.n338" 4.5
resist "VDDD.n4861" "VDDD.n338" 4.5
resist "VDDD.n376" "VDDD.n338" 4.5
resist "VDDD.n4859" "VDDD.n338" 4.5
resist "VDDD.n338" "VDDD.n334" 4.5
resist "VDDD.n4920" "VDDD.n343" 4.5
resist "VDDD.n4913" "VDDD.n343" 4.5
resist "VDDD.n350" "VDDD.n343" 4.5
resist "VDDD.n4911" "VDDD.n343" 4.5
resist "VDDD.n351" "VDDD.n343" 4.5
resist "VDDD.n4909" "VDDD.n343" 4.5
resist "VDDD.n352" "VDDD.n343" 4.5
resist "VDDD.n4907" "VDDD.n343" 4.5
resist "VDDD.n353" "VDDD.n343" 4.5
resist "VDDD.n4905" "VDDD.n343" 4.5
resist "VDDD.n354" "VDDD.n343" 4.5
resist "VDDD.n4903" "VDDD.n343" 4.5
resist "VDDD.n355" "VDDD.n343" 4.5
resist "VDDD.n4901" "VDDD.n343" 4.5
resist "VDDD.n356" "VDDD.n343" 4.5
resist "VDDD.n4899" "VDDD.n343" 4.5
resist "VDDD.n357" "VDDD.n343" 4.5
resist "VDDD.n4897" "VDDD.n343" 4.5
resist "VDDD.n358" "VDDD.n343" 4.5
resist "VDDD.n4895" "VDDD.n343" 4.5
resist "VDDD.n359" "VDDD.n343" 4.5
resist "VDDD.n4893" "VDDD.n343" 4.5
resist "VDDD.n360" "VDDD.n343" 4.5
resist "VDDD.n4891" "VDDD.n343" 4.5
resist "VDDD.n361" "VDDD.n343" 4.5
resist "VDDD.n4889" "VDDD.n343" 4.5
resist "VDDD.n362" "VDDD.n343" 4.5
resist "VDDD.n4887" "VDDD.n343" 4.5
resist "VDDD.n363" "VDDD.n343" 4.5
resist "VDDD.n4885" "VDDD.n343" 4.5
resist "VDDD.n364" "VDDD.n343" 4.5
resist "VDDD.n4883" "VDDD.n343" 4.5
resist "VDDD.n365" "VDDD.n343" 4.5
resist "VDDD.n4881" "VDDD.n343" 4.5
resist "VDDD.n366" "VDDD.n343" 4.5
resist "VDDD.n4879" "VDDD.n343" 4.5
resist "VDDD.n367" "VDDD.n343" 4.5
resist "VDDD.n4877" "VDDD.n343" 4.5
resist "VDDD.n368" "VDDD.n343" 4.5
resist "VDDD.n4875" "VDDD.n343" 4.5
resist "VDDD.n369" "VDDD.n343" 4.5
resist "VDDD.n4873" "VDDD.n343" 4.5
resist "VDDD.n370" "VDDD.n343" 4.5
resist "VDDD.n4871" "VDDD.n343" 4.5
resist "VDDD.n371" "VDDD.n343" 4.5
resist "VDDD.n4869" "VDDD.n343" 4.5
resist "VDDD.n372" "VDDD.n343" 4.5
resist "VDDD.n4867" "VDDD.n343" 4.5
resist "VDDD.n373" "VDDD.n343" 4.5
resist "VDDD.n4865" "VDDD.n343" 4.5
resist "VDDD.n374" "VDDD.n343" 4.5
resist "VDDD.n4863" "VDDD.n343" 4.5
resist "VDDD.n375" "VDDD.n343" 4.5
resist "VDDD.n4861" "VDDD.n343" 4.5
resist "VDDD.n376" "VDDD.n343" 4.5
resist "VDDD.n4859" "VDDD.n343" 4.5
resist "VDDD.n343" "VDDD.n334" 4.5
resist "VDDD.n4920" "VDDD.n339" 4.5
resist "VDDD.n4913" "VDDD.n339" 4.5
resist "VDDD.n350" "VDDD.n339" 4.5
resist "VDDD.n4911" "VDDD.n339" 4.5
resist "VDDD.n351" "VDDD.n339" 4.5
resist "VDDD.n4909" "VDDD.n339" 4.5
resist "VDDD.n352" "VDDD.n339" 4.5
resist "VDDD.n4907" "VDDD.n339" 4.5
resist "VDDD.n353" "VDDD.n339" 4.5
resist "VDDD.n4905" "VDDD.n339" 4.5
resist "VDDD.n354" "VDDD.n339" 4.5
resist "VDDD.n4903" "VDDD.n339" 4.5
resist "VDDD.n355" "VDDD.n339" 4.5
resist "VDDD.n4901" "VDDD.n339" 4.5
resist "VDDD.n356" "VDDD.n339" 4.5
resist "VDDD.n4899" "VDDD.n339" 4.5
resist "VDDD.n357" "VDDD.n339" 4.5
resist "VDDD.n4897" "VDDD.n339" 4.5
resist "VDDD.n358" "VDDD.n339" 4.5
resist "VDDD.n4895" "VDDD.n339" 4.5
resist "VDDD.n359" "VDDD.n339" 4.5
resist "VDDD.n4893" "VDDD.n339" 4.5
resist "VDDD.n360" "VDDD.n339" 4.5
resist "VDDD.n4891" "VDDD.n339" 4.5
resist "VDDD.n361" "VDDD.n339" 4.5
resist "VDDD.n4889" "VDDD.n339" 4.5
resist "VDDD.n362" "VDDD.n339" 4.5
resist "VDDD.n4887" "VDDD.n339" 4.5
resist "VDDD.n363" "VDDD.n339" 4.5
resist "VDDD.n4885" "VDDD.n339" 4.5
resist "VDDD.n364" "VDDD.n339" 4.5
resist "VDDD.n4883" "VDDD.n339" 4.5
resist "VDDD.n365" "VDDD.n339" 4.5
resist "VDDD.n4881" "VDDD.n339" 4.5
resist "VDDD.n366" "VDDD.n339" 4.5
resist "VDDD.n4879" "VDDD.n339" 4.5
resist "VDDD.n367" "VDDD.n339" 4.5
resist "VDDD.n4877" "VDDD.n339" 4.5
resist "VDDD.n368" "VDDD.n339" 4.5
resist "VDDD.n4875" "VDDD.n339" 4.5
resist "VDDD.n369" "VDDD.n339" 4.5
resist "VDDD.n4873" "VDDD.n339" 4.5
resist "VDDD.n370" "VDDD.n339" 4.5
resist "VDDD.n4871" "VDDD.n339" 4.5
resist "VDDD.n371" "VDDD.n339" 4.5
resist "VDDD.n4869" "VDDD.n339" 4.5
resist "VDDD.n372" "VDDD.n339" 4.5
resist "VDDD.n4867" "VDDD.n339" 4.5
resist "VDDD.n373" "VDDD.n339" 4.5
resist "VDDD.n4865" "VDDD.n339" 4.5
resist "VDDD.n374" "VDDD.n339" 4.5
resist "VDDD.n4863" "VDDD.n339" 4.5
resist "VDDD.n375" "VDDD.n339" 4.5
resist "VDDD.n4861" "VDDD.n339" 4.5
resist "VDDD.n376" "VDDD.n339" 4.5
resist "VDDD.n4920" "VDDD.n341" 4.5
resist "VDDD.n341" "VDDD.n336" 4.5
resist "VDDD.n4859" "VDDD.n341" 4.5
resist "VDDD.n4921" "VDDD.n4920" 4.5
resist "VDDD.n4921" "VDDD.n336" 4.5
resist "VDDD.n4921" "VDDD.n334" 4.5
resist "VDDD.n4921" "VDDD.n335" 4.5
resist "VDDD.n4033" "VDDD.n4032" 4.5
resist "VDDD.n4032" "VDDD.n4031" 4.5
resist "VDDD.n4032" "VDDD.n2995" 4.5
resist "VDDD.n4032" "VDDD.n4029" 4.5
resist "VDDD.n4032" "VDDD.n2996" 4.5
resist "VDDD.n4032" "VDDD.n4027" 4.5
resist "VDDD.n4032" "VDDD.n2997" 4.5
resist "VDDD.n4033" "VDDD.n2989" 4.5
resist "VDDD.n4031" "VDDD.n2989" 4.5
resist "VDDD.n2995" "VDDD.n2989" 4.5
resist "VDDD.n4029" "VDDD.n2989" 4.5
resist "VDDD.n2996" "VDDD.n2989" 4.5
resist "VDDD.n4027" "VDDD.n2989" 4.5
resist "VDDD.n2997" "VDDD.n2989" 4.5
resist "VDDD.n2998" "VDDD.n2989" 4.5
resist "VDDD.n4033" "VDDD.n2993" 4.5
resist "VDDD.n4031" "VDDD.n2993" 4.5
resist "VDDD.n2995" "VDDD.n2993" 4.5
resist "VDDD.n4029" "VDDD.n2993" 4.5
resist "VDDD.n2996" "VDDD.n2993" 4.5
resist "VDDD.n4027" "VDDD.n2993" 4.5
resist "VDDD.n2997" "VDDD.n2993" 4.5
resist "VDDD.n2998" "VDDD.n2993" 4.5
resist "VDDD.n4033" "VDDD.n2990" 4.5
resist "VDDD.n2998" "VDDD.n2990" 4.5
resist "VDDD.n4034" "VDDD.n4033" 4.5
resist "VDDD.n3013" "VDDD.n3011" 4.5
resist "VDDD.n3997" "VDDD.n3013" 4.5
resist "VDDD.n3987" "VDDD.n3013" 4.5
resist "VDDD.n3013" "VDDD.n3009" 4.5
resist "VDDD.n3013" "VDDD.n3008" 4.5
resist "VDDD.n3013" "VDDD.n3007" 4.5
resist "VDDD.n3989" "VDDD.n3013" 4.5
resist "VDDD.n3013" "VDDD.n3004" 4.5
resist "VDDD.n3013" "VDDD.n3003" 4.5
resist "VDDD.n3988" "VDDD.n3987" 4.5
resist "VDDD.n3988" "VDDD.n3008" 4.5
resist "VDDD.n3988" "VDDD.n3007" 4.5
resist "VDDD.n3989" "VDDD.n3988" 4.5
resist "VDDD.n3988" "VDDD.n3004" 4.5
resist "VDDD.n3988" "VDDD.n3003" 4.5
resist "VDDD.n3988" "VDDD.n3002" 4.5
resist "VDDD.n3015" "VDDD.n3011" 4.5
resist "VDDD.n3987" "VDDD.n3015" 4.5
resist "VDDD.n3015" "VDDD.n3008" 4.5
resist "VDDD.n3015" "VDDD.n3007" 4.5
resist "VDDD.n3989" "VDDD.n3015" 4.5
resist "VDDD.n3015" "VDDD.n3004" 4.5
resist "VDDD.n3015" "VDDD.n3003" 4.5
resist "VDDD.n3015" "VDDD.n3002" 4.5
resist "VDDD.n3985" "VDDD.n3022" 4.5
resist "VDDD.n3985" "VDDD.n3023" 4.5
resist "VDDD.n3985" "VDDD.n3984" 4.5
resist "VDDD.n3985" "VDDD.n3024" 4.5
resist "VDDD.n3985" "VDDD.n3028" 4.5
resist "VDDD.n3985" "VDDD.n3025" 4.5
resist "VDDD.n3985" "VDDD.n3027" 4.5
resist "VDDD.n3030" "VDDD.n3022" 4.5
resist "VDDD.n3984" "VDDD.n3030" 4.5
resist "VDDD.n3030" "VDDD.n3024" 4.5
resist "VDDD.n3030" "VDDD.n3028" 4.5
resist "VDDD.n3030" "VDDD.n3025" 4.5
resist "VDDD.n3030" "VDDD.n3027" 4.5
resist "VDDD.n3982" "VDDD.n3030" 4.5
resist "VDDD.n3983" "VDDD.n3022" 4.5
resist "VDDD.n3983" "VDDD.n3023" 4.5
resist "VDDD.n3984" "VDDD.n3983" 4.5
resist "VDDD.n3983" "VDDD.n3024" 4.5
resist "VDDD.n3983" "VDDD.n3028" 4.5
resist "VDDD.n3983" "VDDD.n3025" 4.5
resist "VDDD.n3983" "VDDD.n3027" 4.5
resist "VDDD.n3983" "VDDD.n3982" 4.5
resist "VDDD.n3037" "VDDD.n3022" 4.5
resist "VDDD.n3982" "VDDD.n3037" 4.5
resist "VDDD.n3980" "VDDD.n3022" 4.5
resist "VDDD.n3980" "VDDD.n3023" 4.5
resist "VDDD.n3975" "VDDD.n3974" 4.5
resist "VDDD.n3088" "VDDD.n3087" 4.5
resist "VDDD.n3970" "VDDD.n3091" 4.5
resist "VDDD.n3969" "VDDD.n3092" 4.5
resist "VDDD.n3094" "VDDD.n3032" 4.5
resist "VDDD.n3965" "VDDD.n3095" 4.5
resist "VDDD.n3849" "VDDD.n3848" 4.5
resist "VDDD.n3848" "VDDD.n3847" 4.5
resist "VDDD.n3848" "VDDD.n3838" 4.5
resist "VDDD.n3848" "VDDD.n3845" 4.5
resist "VDDD.n3848" "VDDD.n3839" 4.5
resist "VDDD.n3848" "VDDD.n3843" 4.5
resist "VDDD.n3848" "VDDD.n3841" 4.5
resist "VDDD.n3849" "VDDD.n3834" 4.5
resist "VDDD.n3847" "VDDD.n3834" 4.5
resist "VDDD.n3838" "VDDD.n3834" 4.5
resist "VDDD.n3845" "VDDD.n3834" 4.5
resist "VDDD.n3839" "VDDD.n3834" 4.5
resist "VDDD.n3843" "VDDD.n3834" 4.5
resist "VDDD.n3841" "VDDD.n3834" 4.5
resist "VDDD.n3834" "VDDD.n3833" 4.5
resist "VDDD.n3849" "VDDD.n3836" 4.5
resist "VDDD.n3847" "VDDD.n3836" 4.5
resist "VDDD.n3838" "VDDD.n3836" 4.5
resist "VDDD.n3845" "VDDD.n3836" 4.5
resist "VDDD.n3839" "VDDD.n3836" 4.5
resist "VDDD.n3843" "VDDD.n3836" 4.5
resist "VDDD.n3841" "VDDD.n3836" 4.5
resist "VDDD.n3836" "VDDD.n3833" 4.5
resist "VDDD.n3850" "VDDD.n3849" 4.5
resist "VDDD.n3850" "VDDD.n3833" 4.5
resist "VDDD.n3849" "VDDD.n3107" 4.5
resist "VDDD.n3888" "VDDD.n3817" 4.5
resist "VDDD.n3875" "VDDD.n3817" 4.5
resist "VDDD.n3892" "VDDD.n3817" 4.5
resist "VDDD.n3881" "VDDD.n3817" 4.5
resist "VDDD.n3817" "VDDD.n3816" 4.5
resist "VDDD.n3817" "VDDD.n3811" 4.5
resist "VDDD.n3817" "VDDD.n3815" 4.5
resist "VDDD.n3817" "VDDD.n3812" 4.5
resist "VDDD.n3817" "VDDD.n3814" 4.5
resist "VDDD.n3893" "VDDD.n3892" 4.5
resist "VDDD.n3893" "VDDD.n3816" 4.5
resist "VDDD.n3893" "VDDD.n3811" 4.5
resist "VDDD.n3893" "VDDD.n3815" 4.5
resist "VDDD.n3893" "VDDD.n3812" 4.5
resist "VDDD.n3893" "VDDD.n3814" 4.5
resist "VDDD.n3893" "VDDD.n3813" 4.5
resist "VDDD.n3888" "VDDD.n3818" 4.5
resist "VDDD.n3892" "VDDD.n3818" 4.5
resist "VDDD.n3818" "VDDD.n3816" 4.5
resist "VDDD.n3818" "VDDD.n3811" 4.5
resist "VDDD.n3818" "VDDD.n3815" 4.5
resist "VDDD.n3818" "VDDD.n3812" 4.5
resist "VDDD.n3818" "VDDD.n3814" 4.5
resist "VDDD.n3818" "VDDD.n3813" 4.5
resist "VDDD.n3898" "VDDD.n3897" 4.5
resist "VDDD.n3897" "VDDD.n3142" 4.5
resist "VDDD.n3897" "VDDD.n3140" 4.5
resist "VDDD.n3897" "VDDD.n3139" 4.5
resist "VDDD.n3897" "VDDD.n3896" 4.5
resist "VDDD.n3897" "VDDD.n3133" 4.5
resist "VDDD.n3897" "VDDD.n3131" 4.5
resist "VDDD.n3898" "VDDD.n3795" 4.5
resist "VDDD.n3795" "VDDD.n3140" 4.5
resist "VDDD.n3795" "VDDD.n3139" 4.5
resist "VDDD.n3896" "VDDD.n3795" 4.5
resist "VDDD.n3795" "VDDD.n3133" 4.5
resist "VDDD.n3795" "VDDD.n3131" 4.5
resist "VDDD.n3795" "VDDD.n3129" 4.5
resist "VDDD.n3898" "VDDD.n3803" 4.5
resist "VDDD.n3803" "VDDD.n3142" 4.5
resist "VDDD.n3803" "VDDD.n3140" 4.5
resist "VDDD.n3803" "VDDD.n3139" 4.5
resist "VDDD.n3896" "VDDD.n3803" 4.5
resist "VDDD.n3803" "VDDD.n3133" 4.5
resist "VDDD.n3803" "VDDD.n3131" 4.5
resist "VDDD.n3803" "VDDD.n3129" 4.5
resist "VDDD.n3898" "VDDD.n3798" 4.5
resist "VDDD.n3798" "VDDD.n3129" 4.5
resist "VDDD.n3898" "VDDD.n3801" 4.5
resist "VDDD.n3801" "VDDD.n3142" 4.5
resist "VDDD.n3911" "VDDD.n3132" 4.5
resist "VDDD.n3910" "VDDD.n3134" 4.5
resist "VDDD.n3136" "VDDD.n3135" 4.5
resist "VDDD.n3905" "VDDD.n3137" 4.5
resist "VDDD.n3904" "VDDD.n3141" 4.5
resist "VDDD.n3903" "VDDD.n3143" 4.5
resist "VDDD.n3680" "VDDD.n3679" 4.5
resist "VDDD.n3679" "VDDD.n3678" 4.5
resist "VDDD.n3679" "VDDD.n3669" 4.5
resist "VDDD.n3679" "VDDD.n3676" 4.5
resist "VDDD.n3679" "VDDD.n3670" 4.5
resist "VDDD.n3679" "VDDD.n3674" 4.5
resist "VDDD.n3679" "VDDD.n3672" 4.5
resist "VDDD.n3680" "VDDD.n3665" 4.5
resist "VDDD.n3678" "VDDD.n3665" 4.5
resist "VDDD.n3669" "VDDD.n3665" 4.5
resist "VDDD.n3676" "VDDD.n3665" 4.5
resist "VDDD.n3670" "VDDD.n3665" 4.5
resist "VDDD.n3674" "VDDD.n3665" 4.5
resist "VDDD.n3672" "VDDD.n3665" 4.5
resist "VDDD.n3665" "VDDD.n3664" 4.5
resist "VDDD.n3680" "VDDD.n3667" 4.5
resist "VDDD.n3678" "VDDD.n3667" 4.5
resist "VDDD.n3669" "VDDD.n3667" 4.5
resist "VDDD.n3676" "VDDD.n3667" 4.5
resist "VDDD.n3670" "VDDD.n3667" 4.5
resist "VDDD.n3674" "VDDD.n3667" 4.5
resist "VDDD.n3672" "VDDD.n3667" 4.5
resist "VDDD.n3667" "VDDD.n3664" 4.5
resist "VDDD.n3681" "VDDD.n3680" 4.5
resist "VDDD.n3681" "VDDD.n3664" 4.5
resist "VDDD.n3680" "VDDD.n3154" 4.5
resist "VDDD.n3719" "VDDD.n3648" 4.5
resist "VDDD.n3706" "VDDD.n3648" 4.5
resist "VDDD.n3723" "VDDD.n3648" 4.5
resist "VDDD.n3712" "VDDD.n3648" 4.5
resist "VDDD.n3648" "VDDD.n3647" 4.5
resist "VDDD.n3648" "VDDD.n3642" 4.5
resist "VDDD.n3648" "VDDD.n3646" 4.5
resist "VDDD.n3648" "VDDD.n3643" 4.5
resist "VDDD.n3648" "VDDD.n3645" 4.5
resist "VDDD.n3724" "VDDD.n3723" 4.5
resist "VDDD.n3724" "VDDD.n3647" 4.5
resist "VDDD.n3724" "VDDD.n3642" 4.5
resist "VDDD.n3724" "VDDD.n3646" 4.5
resist "VDDD.n3724" "VDDD.n3643" 4.5
resist "VDDD.n3724" "VDDD.n3645" 4.5
resist "VDDD.n3724" "VDDD.n3644" 4.5
resist "VDDD.n3719" "VDDD.n3649" 4.5
resist "VDDD.n3723" "VDDD.n3649" 4.5
resist "VDDD.n3649" "VDDD.n3647" 4.5
resist "VDDD.n3649" "VDDD.n3642" 4.5
resist "VDDD.n3649" "VDDD.n3646" 4.5
resist "VDDD.n3649" "VDDD.n3643" 4.5
resist "VDDD.n3649" "VDDD.n3645" 4.5
resist "VDDD.n3649" "VDDD.n3644" 4.5
resist "VDDD.n3729" "VDDD.n3728" 4.5
resist "VDDD.n3728" "VDDD.n3189" 4.5
resist "VDDD.n3728" "VDDD.n3187" 4.5
resist "VDDD.n3728" "VDDD.n3186" 4.5
resist "VDDD.n3728" "VDDD.n3727" 4.5
resist "VDDD.n3728" "VDDD.n3180" 4.5
resist "VDDD.n3728" "VDDD.n3178" 4.5
resist "VDDD.n3729" "VDDD.n3626" 4.5
resist "VDDD.n3626" "VDDD.n3187" 4.5
resist "VDDD.n3626" "VDDD.n3186" 4.5
resist "VDDD.n3727" "VDDD.n3626" 4.5
resist "VDDD.n3626" "VDDD.n3180" 4.5
resist "VDDD.n3626" "VDDD.n3178" 4.5
resist "VDDD.n3626" "VDDD.n3176" 4.5
resist "VDDD.n3729" "VDDD.n3634" 4.5
resist "VDDD.n3634" "VDDD.n3189" 4.5
resist "VDDD.n3634" "VDDD.n3187" 4.5
resist "VDDD.n3634" "VDDD.n3186" 4.5
resist "VDDD.n3727" "VDDD.n3634" 4.5
resist "VDDD.n3634" "VDDD.n3180" 4.5
resist "VDDD.n3634" "VDDD.n3178" 4.5
resist "VDDD.n3634" "VDDD.n3176" 4.5
resist "VDDD.n3729" "VDDD.n3629" 4.5
resist "VDDD.n3629" "VDDD.n3176" 4.5
resist "VDDD.n3729" "VDDD.n3632" 4.5
resist "VDDD.n3632" "VDDD.n3189" 4.5
resist "VDDD.n3742" "VDDD.n3179" 4.5
resist "VDDD.n3741" "VDDD.n3181" 4.5
resist "VDDD.n3183" "VDDD.n3182" 4.5
resist "VDDD.n3736" "VDDD.n3184" 4.5
resist "VDDD.n3735" "VDDD.n3188" 4.5
resist "VDDD.n3734" "VDDD.n3190" 4.5
resist "VDDD.n3511" "VDDD.n3510" 4.5
resist "VDDD.n3510" "VDDD.n3509" 4.5
resist "VDDD.n3510" "VDDD.n3500" 4.5
resist "VDDD.n3510" "VDDD.n3507" 4.5
resist "VDDD.n3510" "VDDD.n3501" 4.5
resist "VDDD.n3510" "VDDD.n3505" 4.5
resist "VDDD.n3510" "VDDD.n3503" 4.5
resist "VDDD.n3511" "VDDD.n3496" 4.5
resist "VDDD.n3509" "VDDD.n3496" 4.5
resist "VDDD.n3500" "VDDD.n3496" 4.5
resist "VDDD.n3507" "VDDD.n3496" 4.5
resist "VDDD.n3501" "VDDD.n3496" 4.5
resist "VDDD.n3505" "VDDD.n3496" 4.5
resist "VDDD.n3503" "VDDD.n3496" 4.5
resist "VDDD.n3496" "VDDD.n3495" 4.5
resist "VDDD.n3511" "VDDD.n3498" 4.5
resist "VDDD.n3509" "VDDD.n3498" 4.5
resist "VDDD.n3500" "VDDD.n3498" 4.5
resist "VDDD.n3507" "VDDD.n3498" 4.5
resist "VDDD.n3501" "VDDD.n3498" 4.5
resist "VDDD.n3505" "VDDD.n3498" 4.5
resist "VDDD.n3503" "VDDD.n3498" 4.5
resist "VDDD.n3498" "VDDD.n3495" 4.5
resist "VDDD.n3512" "VDDD.n3511" 4.5
resist "VDDD.n3512" "VDDD.n3495" 4.5
resist "VDDD.n3511" "VDDD.n3201" 4.5
resist "VDDD.n3550" "VDDD.n3479" 4.5
resist "VDDD.n3537" "VDDD.n3479" 4.5
resist "VDDD.n3554" "VDDD.n3479" 4.5
resist "VDDD.n3543" "VDDD.n3479" 4.5
resist "VDDD.n3479" "VDDD.n3478" 4.5
resist "VDDD.n3479" "VDDD.n3473" 4.5
resist "VDDD.n3479" "VDDD.n3477" 4.5
resist "VDDD.n3479" "VDDD.n3474" 4.5
resist "VDDD.n3479" "VDDD.n3476" 4.5
resist "VDDD.n3555" "VDDD.n3554" 4.5
resist "VDDD.n3555" "VDDD.n3478" 4.5
resist "VDDD.n3555" "VDDD.n3473" 4.5
resist "VDDD.n3555" "VDDD.n3477" 4.5
resist "VDDD.n3555" "VDDD.n3474" 4.5
resist "VDDD.n3555" "VDDD.n3476" 4.5
resist "VDDD.n3555" "VDDD.n3475" 4.5
resist "VDDD.n3550" "VDDD.n3480" 4.5
resist "VDDD.n3554" "VDDD.n3480" 4.5
resist "VDDD.n3480" "VDDD.n3478" 4.5
resist "VDDD.n3480" "VDDD.n3473" 4.5
resist "VDDD.n3480" "VDDD.n3477" 4.5
resist "VDDD.n3480" "VDDD.n3474" 4.5
resist "VDDD.n3480" "VDDD.n3476" 4.5
resist "VDDD.n3480" "VDDD.n3475" 4.5
resist "VDDD.n3560" "VDDD.n3559" 4.5
resist "VDDD.n3559" "VDDD.n3236" 4.5
resist "VDDD.n3559" "VDDD.n3234" 4.5
resist "VDDD.n3559" "VDDD.n3233" 4.5
resist "VDDD.n3559" "VDDD.n3558" 4.5
resist "VDDD.n3559" "VDDD.n3227" 4.5
resist "VDDD.n3559" "VDDD.n3225" 4.5
resist "VDDD.n3560" "VDDD.n3457" 4.5
resist "VDDD.n3457" "VDDD.n3234" 4.5
resist "VDDD.n3457" "VDDD.n3233" 4.5
resist "VDDD.n3558" "VDDD.n3457" 4.5
resist "VDDD.n3457" "VDDD.n3227" 4.5
resist "VDDD.n3457" "VDDD.n3225" 4.5
resist "VDDD.n3457" "VDDD.n3223" 4.5
resist "VDDD.n3560" "VDDD.n3465" 4.5
resist "VDDD.n3465" "VDDD.n3236" 4.5
resist "VDDD.n3465" "VDDD.n3234" 4.5
resist "VDDD.n3465" "VDDD.n3233" 4.5
resist "VDDD.n3558" "VDDD.n3465" 4.5
resist "VDDD.n3465" "VDDD.n3227" 4.5
resist "VDDD.n3465" "VDDD.n3225" 4.5
resist "VDDD.n3465" "VDDD.n3223" 4.5
resist "VDDD.n3560" "VDDD.n3460" 4.5
resist "VDDD.n3460" "VDDD.n3223" 4.5
resist "VDDD.n3560" "VDDD.n3463" 4.5
resist "VDDD.n3463" "VDDD.n3236" 4.5
resist "VDDD.n3573" "VDDD.n3226" 4.5
resist "VDDD.n3572" "VDDD.n3228" 4.5
resist "VDDD.n3230" "VDDD.n3229" 4.5
resist "VDDD.n3567" "VDDD.n3231" 4.5
resist "VDDD.n3566" "VDDD.n3235" 4.5
resist "VDDD.n3565" "VDDD.n3237" 4.5
resist "VDDD.n3341" "VDDD.n3340" 4.5
resist "VDDD.n3340" "VDDD.n3339" 4.5
resist "VDDD.n3340" "VDDD.n3330" 4.5
resist "VDDD.n3340" "VDDD.n3337" 4.5
resist "VDDD.n3340" "VDDD.n3331" 4.5
resist "VDDD.n3340" "VDDD.n3335" 4.5
resist "VDDD.n3340" "VDDD.n3333" 4.5
resist "VDDD.n3341" "VDDD.n3326" 4.5
resist "VDDD.n3339" "VDDD.n3326" 4.5
resist "VDDD.n3330" "VDDD.n3326" 4.5
resist "VDDD.n3337" "VDDD.n3326" 4.5
resist "VDDD.n3331" "VDDD.n3326" 4.5
resist "VDDD.n3335" "VDDD.n3326" 4.5
resist "VDDD.n3333" "VDDD.n3326" 4.5
resist "VDDD.n3326" "VDDD.n3325" 4.5
resist "VDDD.n3341" "VDDD.n3328" 4.5
resist "VDDD.n3339" "VDDD.n3328" 4.5
resist "VDDD.n3330" "VDDD.n3328" 4.5
resist "VDDD.n3337" "VDDD.n3328" 4.5
resist "VDDD.n3331" "VDDD.n3328" 4.5
resist "VDDD.n3335" "VDDD.n3328" 4.5
resist "VDDD.n3333" "VDDD.n3328" 4.5
resist "VDDD.n3328" "VDDD.n3325" 4.5
resist "VDDD.n3342" "VDDD.n3341" 4.5
resist "VDDD.n3342" "VDDD.n3325" 4.5
resist "VDDD.n3341" "VDDD.n3248" 4.5
resist "VDDD.n3380" "VDDD.n3309" 4.5
resist "VDDD.n3367" "VDDD.n3309" 4.5
resist "VDDD.n3384" "VDDD.n3309" 4.5
resist "VDDD.n3373" "VDDD.n3309" 4.5
resist "VDDD.n3309" "VDDD.n3308" 4.5
resist "VDDD.n3309" "VDDD.n3303" 4.5
resist "VDDD.n3309" "VDDD.n3307" 4.5
resist "VDDD.n3309" "VDDD.n3304" 4.5
resist "VDDD.n3309" "VDDD.n3306" 4.5
resist "VDDD.n3385" "VDDD.n3384" 4.5
resist "VDDD.n3385" "VDDD.n3308" 4.5
resist "VDDD.n3385" "VDDD.n3303" 4.5
resist "VDDD.n3385" "VDDD.n3307" 4.5
resist "VDDD.n3385" "VDDD.n3304" 4.5
resist "VDDD.n3385" "VDDD.n3306" 4.5
resist "VDDD.n3385" "VDDD.n3305" 4.5
resist "VDDD.n3380" "VDDD.n3310" 4.5
resist "VDDD.n3384" "VDDD.n3310" 4.5
resist "VDDD.n3310" "VDDD.n3308" 4.5
resist "VDDD.n3310" "VDDD.n3303" 4.5
resist "VDDD.n3310" "VDDD.n3307" 4.5
resist "VDDD.n3310" "VDDD.n3304" 4.5
resist "VDDD.n3310" "VDDD.n3306" 4.5
resist "VDDD.n3310" "VDDD.n3305" 4.5
resist "VDDD.n3390" "VDDD.n3389" 4.5
resist "VDDD.n3389" "VDDD.n3283" 4.5
resist "VDDD.n3389" "VDDD.n3281" 4.5
resist "VDDD.n3389" "VDDD.n3280" 4.5
resist "VDDD.n3389" "VDDD.n3388" 4.5
resist "VDDD.n3389" "VDDD.n3274" 4.5
resist "VDDD.n3389" "VDDD.n3272" 4.5
resist "VDDD.n3390" "VDDD.n3287" 4.5
resist "VDDD.n3287" "VDDD.n3281" 4.5
resist "VDDD.n3287" "VDDD.n3280" 4.5
resist "VDDD.n3388" "VDDD.n3287" 4.5
resist "VDDD.n3287" "VDDD.n3274" 4.5
resist "VDDD.n3287" "VDDD.n3272" 4.5
resist "VDDD.n3287" "VDDD.n3270" 4.5
resist "VDDD.n3390" "VDDD.n3295" 4.5
resist "VDDD.n3295" "VDDD.n3283" 4.5
resist "VDDD.n3295" "VDDD.n3281" 4.5
resist "VDDD.n3295" "VDDD.n3280" 4.5
resist "VDDD.n3388" "VDDD.n3295" 4.5
resist "VDDD.n3295" "VDDD.n3274" 4.5
resist "VDDD.n3295" "VDDD.n3272" 4.5
resist "VDDD.n3295" "VDDD.n3270" 4.5
resist "VDDD.n3390" "VDDD.n3290" 4.5
resist "VDDD.n3290" "VDDD.n3270" 4.5
resist "VDDD.n3390" "VDDD.n3293" 4.5
resist "VDDD.n3293" "VDDD.n3283" 4.5
resist "VDDD.n3404" "VDDD.n3273" 4.5
resist "VDDD.n3403" "VDDD.n3275" 4.5
resist "VDDD.n3277" "VDDD.n3276" 4.5
resist "VDDD.n3398" "VDDD.n3278" 4.5
resist "VDDD.n3397" "VDDD.n3282" 4.5
resist "VDDD.n3396" "VDDD.n3284" 4.5
resist "VDDD.n4761" "VDDD.n4760" 5.12793
resist "VDDD.n4802" "VDDD.n485" 5.72906
resist "VDDD.n4854" "VDDD.n4843" 5.80833
resist "VDDD.n2016" "VDDD.n1974" 12.3771
resist "VDDD.n2160" "VDDD.n2118" 12.3771
resist "VDDD.n2304" "VDDD.n2262" 12.3771
resist "VDDD.n2448" "VDDD.n2406" 12.3771
resist "VDDD.n2592" "VDDD.n2550" 12.3771
resist "VDDD.n2735" "VDDD.n2694" 12.3771
resist "VDDD.n3432" "VDDD.n3257" 12.3771
resist "VDDD.n3601" "VDDD.n3210" 12.3771
resist "VDDD.n3770" "VDDD.n3163" 12.3771
resist "VDDD.n3939" "VDDD.n3116" 12.3771
resist "VDDD.n3062" "VDDD.n3051" 12.3771
resist "VDDD.n3433" "VDDD.n3432" 25.3371
resist "VDDD.n3602" "VDDD.n3601" 25.3371
resist "VDDD.n3771" "VDDD.n3770" 25.3371
resist "VDDD.n3940" "VDDD.n3939" 25.3371
resist "VDDD.n3062" "VDDD.n3050" 25.3371
resist "VDDD.n2735" "VDDD.n2695" 25.3371
resist "VDDD.n2592" "VDDD.n2551" 25.3371
resist "VDDD.n2448" "VDDD.n2407" 25.3371
resist "VDDD.n2304" "VDDD.n2263" 25.3371
resist "VDDD.n2160" "VDDD.n2119" 25.3371
resist "VDDD.n2016" "VDDD.n1975" 25.3371
resist "VDDD.t541" "VDDD.n2007" 36
resist "VDDD.t558" "VDDD.n2151" 36
resist "VDDD.t457" "VDDD.n2295" 36
resist "VDDD.t204" "VDDD.n2439" 36
resist "VDDD.t795" "VDDD.n2583" 36
resist "VDDD.t474" "VDDD.n2726" 36
resist "VDDD.n3076" "VDDD.t869" 36
resist "VDDD.t872" "VDDD.n3930" 36
resist "VDDD.t372" "VDDD.n3761" 36
resist "VDDD.t838" "VDDD.n3592" 36
resist "VDDD.t768" "VDDD.n3423" 36
resist "VDDD.n2006" "VDDD.n2005" 48
resist "VDDD.n2150" "VDDD.n2149" 48
resist "VDDD.n2294" "VDDD.n2293" 48
resist "VDDD.n2438" "VDDD.n2437" 48
resist "VDDD.n2582" "VDDD.n2581" 48
resist "VDDD.n2725" "VDDD.n2724" 48
resist "VDDD.n3075" "VDDD.n3045" 48
resist "VDDD.n3929" "VDDD.n3928" 48
resist "VDDD.n3760" "VDDD.n3759" 48
resist "VDDD.n3591" "VDDD.n3590" 48
resist "VDDD.n3422" "VDDD.n3421" 48
resist "VDDD.n3082" "VDDD.n3042" 76.5947
resist "VDDD.n3082" "VDDD.n3043" 76.5947
resist "VDDD.n3083" "VDDD.n3043" 76.5947
resist "VDDD.n3083" "VDDD.n3042" 76.5947
resist "VDDD.n3074" "VDDD.n3047" 76.5947
resist "VDDD.n3047" "VDDD.n3044" 76.5947
resist "VDDD.n3046" "VDDD.n3044" 76.5947
resist "VDDD.n3074" "VDDD.n3046" 76.5947
resist "VDDD.n3921" "VDDD.n3123" 76.5947
resist "VDDD.n3917" "VDDD.n3123" 76.5947
resist "VDDD.n3917" "VDDD.n3122" 76.5947
resist "VDDD.n3921" "VDDD.n3122" 76.5947
resist "VDDD.n3926" "VDDD.n3120" 76.5947
resist "VDDD.n3926" "VDDD.n3121" 76.5947
resist "VDDD.n3931" "VDDD.n3121" 76.5947
resist "VDDD.n3931" "VDDD.n3120" 76.5947
resist "VDDD.n3752" "VDDD.n3170" 76.5947
resist "VDDD.n3748" "VDDD.n3170" 76.5947
resist "VDDD.n3748" "VDDD.n3169" 76.5947
resist "VDDD.n3752" "VDDD.n3169" 76.5947
resist "VDDD.n3757" "VDDD.n3167" 76.5947
resist "VDDD.n3757" "VDDD.n3168" 76.5947
resist "VDDD.n3762" "VDDD.n3168" 76.5947
resist "VDDD.n3762" "VDDD.n3167" 76.5947
resist "VDDD.n3583" "VDDD.n3217" 76.5947
resist "VDDD.n3579" "VDDD.n3217" 76.5947
resist "VDDD.n3579" "VDDD.n3216" 76.5947
resist "VDDD.n3583" "VDDD.n3216" 76.5947
resist "VDDD.n3588" "VDDD.n3214" 76.5947
resist "VDDD.n3588" "VDDD.n3215" 76.5947
resist "VDDD.n3593" "VDDD.n3215" 76.5947
resist "VDDD.n3593" "VDDD.n3214" 76.5947
resist "VDDD.n3414" "VDDD.n3264" 76.5947
resist "VDDD.n3410" "VDDD.n3264" 76.5947
resist "VDDD.n3410" "VDDD.n3263" 76.5947
resist "VDDD.n3414" "VDDD.n3263" 76.5947
resist "VDDD.n3419" "VDDD.n3261" 76.5947
resist "VDDD.n3419" "VDDD.n3262" 76.5947
resist "VDDD.n3424" "VDDD.n3262" 76.5947
resist "VDDD.n3424" "VDDD.n3261" 76.5947
resist "VDDD.n2708" "VDDD.n2701" 76.5947
resist "VDDD.n2708" "VDDD.n2702" 76.5947
resist "VDDD.n2712" "VDDD.n2702" 76.5947
resist "VDDD.n2712" "VDDD.n2701" 76.5947
resist "VDDD.n2727" "VDDD.n2699" 76.5947
resist "VDDD.n2717" "VDDD.n2699" 76.5947
resist "VDDD.n2717" "VDDD.n2700" 76.5947
resist "VDDD.n2727" "VDDD.n2700" 76.5947
resist "VDDD.n2564" "VDDD.n2557" 76.5947
resist "VDDD.n2564" "VDDD.n2558" 76.5947
resist "VDDD.n2568" "VDDD.n2558" 76.5947
resist "VDDD.n2568" "VDDD.n2557" 76.5947
resist "VDDD.n2584" "VDDD.n2555" 76.5947
resist "VDDD.n2573" "VDDD.n2555" 76.5947
resist "VDDD.n2573" "VDDD.n2556" 76.5947
resist "VDDD.n2584" "VDDD.n2556" 76.5947
resist "VDDD.n2420" "VDDD.n2413" 76.5947
resist "VDDD.n2420" "VDDD.n2414" 76.5947
resist "VDDD.n2424" "VDDD.n2414" 76.5947
resist "VDDD.n2424" "VDDD.n2413" 76.5947
resist "VDDD.n2440" "VDDD.n2411" 76.5947
resist "VDDD.n2429" "VDDD.n2411" 76.5947
resist "VDDD.n2429" "VDDD.n2412" 76.5947
resist "VDDD.n2440" "VDDD.n2412" 76.5947
resist "VDDD.n2276" "VDDD.n2269" 76.5947
resist "VDDD.n2276" "VDDD.n2270" 76.5947
resist "VDDD.n2280" "VDDD.n2270" 76.5947
resist "VDDD.n2280" "VDDD.n2269" 76.5947
resist "VDDD.n2296" "VDDD.n2267" 76.5947
resist "VDDD.n2285" "VDDD.n2267" 76.5947
resist "VDDD.n2285" "VDDD.n2268" 76.5947
resist "VDDD.n2296" "VDDD.n2268" 76.5947
resist "VDDD.n2132" "VDDD.n2125" 76.5947
resist "VDDD.n2132" "VDDD.n2126" 76.5947
resist "VDDD.n2136" "VDDD.n2126" 76.5947
resist "VDDD.n2136" "VDDD.n2125" 76.5947
resist "VDDD.n2152" "VDDD.n2123" 76.5947
resist "VDDD.n2141" "VDDD.n2123" 76.5947
resist "VDDD.n2141" "VDDD.n2124" 76.5947
resist "VDDD.n2152" "VDDD.n2124" 76.5947
resist "VDDD.n1988" "VDDD.n1981" 76.5947
resist "VDDD.n1988" "VDDD.n1982" 76.5947
resist "VDDD.n1992" "VDDD.n1982" 76.5947
resist "VDDD.n1992" "VDDD.n1981" 76.5947
resist "VDDD.n1997" "VDDD.n1979" 76.5947
resist "VDDD.n1997" "VDDD.n1980" 76.5947
resist "VDDD.n2008" "VDDD.n1980" 76.5947
resist "VDDD.n2008" "VDDD.n1979" 76.5947
resist "VDDD.n2001" "VDDD.n2000" 85.8586
resist "VDDD.n2145" "VDDD.n2144" 85.8586
resist "VDDD.n2289" "VDDD.n2288" 85.8586
resist "VDDD.n2433" "VDDD.n2432" 85.8586
resist "VDDD.n2577" "VDDD.n2576" 85.8586
resist "VDDD.n4800" "VDDD.t680" 97.7643
resist "VDDD.t646" "VDDD.t645" 156.878
resist "VDDD.t645" "VDDD.t648" 156.878
resist "VDDD.t648" "VDDD.t647" 156.878
resist "VDDD.t616" "VDDD.t622" 156.878
resist "VDDD.t622" "VDDD.t620" 156.878
resist "VDDD.t620" "VDDD.t624" 156.878
resist "VDDD.t335" "VDDD.n1999" 164.962
resist "VDDD.t65" "VDDD.n2143" 164.962
resist "VDDD.t212" "VDDD.n2287" 164.962
resist "VDDD.t186" "VDDD.n2431" 164.962
resist "VDDD.t696" "VDDD.n2575" 164.962
resist "VDDD.n3437" "VDDD.t636" 164.962
resist "VDDD.n3606" "VDDD.t71" 164.962
resist "VDDD.n3775" "VDDD.t732" 164.962
resist "VDDD.n3944" "VDDD.t512" 164.962
resist "VDDD.n3058" "VDDD.t575" 164.962
resist "VDDD.t297" "VDDD.n2718" 164.962
resist "VDDD.t816" "VDDD.n1972" 166.762
resist "VDDD.t60" "VDDD.n2116" 166.762
resist "VDDD.t216" "VDDD.n2260" 166.762
resist "VDDD.t590" "VDDD.n2404" 166.762
resist "VDDD.t385" "VDDD.n2548" 166.762
resist "VDDD.n3438" "VDDD.t534" 166.762
resist "VDDD.n3607" "VDDD.t503" 166.762
resist "VDDD.n3776" "VDDD.t601" 166.762
resist "VDDD.n3945" "VDDD.t737" 166.762
resist "VDDD.n3059" "VDDD.t974" 166.762
resist "VDDD.t833" "VDDD.n2692" 166.762
resist "VDDD.t629" "VDDD.n2046" 168.848
resist "VDDD.t25" "VDDD.n2045" 168.848
resist "VDDD.t850" "VDDD.n2190" 168.848
resist "VDDD.t43" "VDDD.n2189" 168.848
resist "VDDD.t962" "VDDD.n2334" 168.848
resist "VDDD.t264" "VDDD.n2333" 168.848
resist "VDDD.t705" "VDDD.n2478" 168.848
resist "VDDD.t38" "VDDD.n2477" 168.848
resist "VDDD.t788" "VDDD.n2622" 168.848
resist "VDDD.t10" "VDDD.n2621" 168.848
resist "VDDD.t672" "VDDD.n2765" 168.848
resist "VDDD.t1" "VDDD.n2764" 168.848
resist "VDDD.t34" "VDDD.n4015" 168.848
resist "VDDD.n4016" "VDDD.t479" 168.848
resist "VDDD.t244" "VDDD.n2004" 172
resist "VDDD.t699" "VDDD.n2148" 172
resist "VDDD.t77" "VDDD.n2292" 172
resist "VDDD.t703" "VDDD.n2436" 172
resist "VDDD.t462" "VDDD.n2580" 172
resist "VDDD.t280" "VDDD.n2723" 172
resist "VDDD.t722" "VDDD.n3420" 172
resist "VDDD.t252" "VDDD.n3589" 172
resist "VDDD.t206" "VDDD.n3758" 172
resist "VDDD.t760" "VDDD.n3927" 172
resist "VDDD.n3053" "VDDD.t551" 172
resist "VDDD.t36" "VDDD.n3859" 176.471
resist "VDDD.n3860" "VDDD.t847" 176.471
resist "VDDD.t12" "VDDD.n3690" 176.471
resist "VDDD.n3691" "VDDD.t747" 176.471
resist "VDDD.t19" "VDDD.n3521" 176.471
resist "VDDD.n3522" "VDDD.t805" 176.471
resist "VDDD.t262" "VDDD.n3351" 176.471
resist "VDDD.n3352" "VDDD.t752" 176.471
resist "VDDD.n2002" "VDDD.n1998" 185.859
resist "VDDD.n2146" "VDDD.n2142" 185.859
resist "VDDD.n2290" "VDDD.n2286" 185.859
resist "VDDD.n2434" "VDDD.n2430" 185.859
resist "VDDD.n2578" "VDDD.n2574" 185.859
resist "VDDD.t636" "VDDD.n3435" 189.258
resist "VDDD.t71" "VDDD.n3604" 189.258
resist "VDDD.t732" "VDDD.n3773" 189.258
resist "VDDD.t512" "VDDD.n3942" 189.258
resist "VDDD.t575" "VDDD.n3057" 189.258
resist "VDDD.n2719" "VDDD.t297" 189.258
resist "VDDD.t476" "VDDD.n2720" 244.318
resist "VDDD.t350" "VDDD.n2721" 244.318
resist "VDDD.t693" "VDDD.n4308" 244.318
resist "VDDD.t771" "VDDD.n4301" 244.318
resist "VDDD.t267" "VDDD.n4294" 244.318
resist "VDDD.t375" "VDDD.n4287" 244.318
resist "VDDD.t436" "VDDD.n4280" 244.318
resist "VDDD.t329" "VDDD.n4273" 244.318
resist "VDDD.t308" "VDDD.n4266" 244.318
resist "VDDD.t440" "VDDD.n4259" 244.318
resist "VDDD.t643" "VDDD.n4252" 244.318
resist "VDDD.t857" "VDDD.n4245" 244.318
resist "VDDD.t713" "VDDD.n4238" 244.318
resist "VDDD.n3256" "VDDD.t546" 244.318
resist "VDDD.n3434" "VDDD.t766" 244.318
resist "VDDD.n3209" "VDDD.t523" 244.318
resist "VDDD.n3603" "VDDD.t840" 244.318
resist "VDDD.n3162" "VDDD.t764" 244.318
resist "VDDD.n3772" "VDDD.t370" 244.318
resist "VDDD.n3115" "VDDD.t948" 244.318
resist "VDDD.n3941" "VDDD.t614" 244.318
resist "VDDD.n3055" "VDDD.t284" 244.318
resist "VDDD.n3056" "VDDD.t246" 244.318
resist "VDDD.n4799" "VDDD.t618" 244.318
resist "VDDD.n4798" "VDDD.t729" 244.318
resist "VDDD.n477" "VDDD.t483" 244.318
resist "VDDD.n4629" "VDDD.t687" 244.318
resist "VDDD.n4624" "VDDD.t359" 244.318
resist "VDDD.n4619" "VDDD.t824" 244.318
resist "VDDD.n4614" "VDDD.t634" 244.318
resist "VDDD.n4609" "VDDD.t566" 244.318
resist "VDDD.n4604" "VDDD.t275" 244.318
resist "VDDD.n4599" "VDDD.t655" 244.318
resist "VDDD.n4594" "VDDD.t745" 244.318
resist "VDDD.n4589" "VDDD.t791" 244.318
resist "VDDD.n4584" "VDDD.t250" 244.318
resist "VDDD.n4305" "VDDD.t406" 246.118
resist "VDDD.n4298" "VDDD.t418" 246.118
resist "VDDD.n4291" "VDDD.t410" 246.118
resist "VDDD.n4284" "VDDD.t399" 246.118
resist "VDDD.n4277" "VDDD.t404" 246.118
resist "VDDD.n4270" "VDDD.t416" 246.118
resist "VDDD.n4263" "VDDD.t401" 246.118
resist "VDDD.n4256" "VDDD.t412" 246.118
resist "VDDD.n4249" "VDDD.t420" 246.118
resist "VDDD.n4242" "VDDD.t408" 246.118
resist "VDDD.t414" "VDDD.n4236" 246.118
resist "VDDD.n480" "VDDD.t366" 246.118
resist "VDDD.n4630" "VDDD.t818" 246.118
resist "VDDD.n4625" "VDDD.t48" 246.118
resist "VDDD.n4620" "VDDD.t220" 246.118
resist "VDDD.n4615" "VDDD.t588" 246.118
resist "VDDD.n4610" "VDDD.t383" 246.118
resist "VDDD.n4605" "VDDD.t827" 246.118
resist "VDDD.n4600" "VDDD.t976" 246.118
resist "VDDD.n4595" "VDDD.t735" 246.118
resist "VDDD.n4590" "VDDD.t603" 246.118
resist "VDDD.n4585" "VDDD.t505" 246.118
resist "VDDD.t543" "VDDD.n1998" 260.606
resist "VDDD.n2000" "VDDD.t451" 260.606
resist "VDDD.n2047" "VDDD.t562" 260.606
resist "VDDD.t556" "VDDD.n2142" 260.606
resist "VDDD.n2144" "VDDD.t230" 260.606
resist "VDDD.n2191" "VDDD.t464" 260.606
resist "VDDD.t455" "VDDD.n2286" 260.606
resist "VDDD.n2288" "VDDD.t571" 260.606
resist "VDDD.n2335" "VDDD.t467" 260.606
resist "VDDD.t331" "VDDD.n2430" 260.606
resist "VDDD.n2432" "VDDD.t514" 260.606
resist "VDDD.n2479" "VDDD.t800" 260.606
resist "VDDD.t797" "VDDD.n2574" 260.606
resist "VDDD.n2576" "VDDD.t52" 260.606
resist "VDDD.n2623" "VDDD.t665" 260.606
resist "VDDD.n2766" "VDDD.t955" 260.606
resist "VDDD.n4309" "VDDD.t333" 260.606
resist "VDDD.n4302" "VDDD.t499" 260.606
resist "VDDD.n4295" "VDDD.t286" 260.606
resist "VDDD.n4288" "VDDD.t739" 260.606
resist "VDDD.n4281" "VDDD.t182" 260.606
resist "VDDD.n4274" "VDDD.t829" 260.606
resist "VDDD.n4267" "VDDD.t381" 260.606
resist "VDDD.n4260" "VDDD.t586" 260.606
resist "VDDD.n4253" "VDDD.t218" 260.606
resist "VDDD.n4246" "VDDD.t62" 260.606
resist "VDDD.n4239" "VDDD.t814" 260.606
resist "VDDD.n4013" "VDDD.t582" 260.606
resist "VDDD.n3858" "VDDD.t489" 260.606
resist "VDDD.n3689" "VDDD.t56" 260.606
resist "VDDD.n3520" "VDDD.t190" 260.606
resist "VDDD.n3350" "VDDD.t431" 260.606
resist "VDDD.n1993" "VDDD.t658" 261.905
resist "VDDD.n1987" "VDDD.t658" 261.905
resist "VDDD.n2137" "VDDD.t325" 261.905
resist "VDDD.n2131" "VDDD.t325" 261.905
resist "VDDD.n2281" "VDDD.t859" 261.905
resist "VDDD.n2275" "VDDD.t859" 261.905
resist "VDDD.n2425" "VDDD.t446" 261.905
resist "VDDD.n2419" "VDDD.t446" 261.905
resist "VDDD.n2569" "VDDD.t852" 261.905
resist "VDDD.n2563" "VDDD.t852" 261.905
resist "VDDD.n2713" "VDDD.t594" 261.905
resist "VDDD.n2707" "VDDD.t594" 261.905
resist "VDDD.t460" "VDDD.n3078" 261.905
resist "VDDD.t460" "VDDD.n3077" 261.905
resist "VDDD.n3916" "VDDD.t271" 261.905
resist "VDDD.n3922" "VDDD.t271" 261.905
resist "VDDD.n3747" "VDDD.t518" 261.905
resist "VDDD.n3753" "VDDD.t518" 261.905
resist "VDDD.n3578" "VDDD.t945" 261.905
resist "VDDD.n3584" "VDDD.t945" 261.905
resist "VDDD.n3409" "VDDD.t509" 261.905
resist "VDDD.n3415" "VDDD.t509" 261.905
resist "VDDD.n4628" "VDDD.t453" 263.804
resist "VDDD.n4623" "VDDD.t233" 263.804
resist "VDDD.n4618" "VDDD.t198" 263.804
resist "VDDD.n4613" "VDDD.t598" 263.804
resist "VDDD.n4608" "VDDD.t493" 263.804
resist "VDDD.n4603" "VDDD.t348" 263.804
resist "VDDD.n4598" "VDDD.t553" 263.804
resist "VDDD.n4593" "VDDD.t395" 263.804
resist "VDDD.n4588" "VDDD.t188" 263.804
resist "VDDD.n4583" "VDDD.t755" 263.804
resist "VDDD.t647" "VDDD.t616" 267.147
resist "VDDD.n2002" "VDDD.t335" 292.773
resist "VDDD.n2146" "VDDD.t65" 292.773
resist "VDDD.n2290" "VDDD.t212" 292.773
resist "VDDD.n2434" "VDDD.t186" 292.773
resist "VDDD.n2578" "VDDD.t696" 292.773
resist "VDDD.t680" "VDDD.t646" 321.713
resist "VDDD.t674" "VDDD.t676" 325.216
resist "VDDD.t682" "VDDD.t674" 325.216
resist "VDDD.t678" "VDDD.t682" 325.216
resist "VDDD.t608" "VDDD.n2003" 326.667
resist "VDDD.t379" "VDDD.n2147" 326.667
resist "VDDD.t943" "VDDD.n2291" 326.667
resist "VDDD.t538" "VDDD.n2435" 326.667
resist "VDDD.t710" "VDDD.n2579" 326.667
resist "VDDD.t650" "VDDD.n2722" 326.667
resist "VDDD.t545" "VDDD.n3255" 326.667
resist "VDDD.t662" "VDDD.n3208" 326.667
resist "VDDD.t73" "VDDD.n3161" 326.667
resist "VDDD.t685" "VDDD.n3114" 326.667
resist "VDDD.n3054" "VDDD.t312" 326.667
resist "VDDD.t624" "VDDD.n4799" 366.74
resist "VDDD.n2046" "VDDD.t25" 367.801
resist "VDDD.n2190" "VDDD.t43" 367.801
resist "VDDD.n2334" "VDDD.t264" 367.801
resist "VDDD.n2478" "VDDD.t38" 367.801
resist "VDDD.n2622" "VDDD.t10" 367.801
resist "VDDD.n2765" "VDDD.t1" 367.801
resist "VDDD.n4016" "VDDD.t34" 367.801
resist "VDDD.n3860" "VDDD.t36" 384.405
resist "VDDD.n3691" "VDDD.t12" 384.405
resist "VDDD.n3522" "VDDD.t19" 384.405
resist "VDDD.n3352" "VDDD.t262" 384.405
resist "VDDD.n1999" "VDDD.t816" 405.371
resist "VDDD.n2143" "VDDD.t60" 405.371
resist "VDDD.n2287" "VDDD.t216" 405.371
resist "VDDD.n2431" "VDDD.t590" 405.371
resist "VDDD.n2575" "VDDD.t385" 405.371
resist "VDDD.t534" "VDDD.n3437" 405.371
resist "VDDD.t503" "VDDD.n3606" 405.371
resist "VDDD.t601" "VDDD.n3775" 405.371
resist "VDDD.t737" "VDDD.n3944" 405.371
resist "VDDD.t974" "VDDD.n3058" 405.371
resist "VDDD.n2718" "VDDD.t833" 405.371
resist "VDDD.t303" "VDDD.t141" 410.667
resist "VDDD.t916" "VDDD.t304" 410.667
resist "VDDD.t822" "VDDD.t889" 410.667
resist "VDDD.t83" "VDDD.t346" 410.667
resist "VDDD.t121" "VDDD.t652" 410.667
resist "VDDD.t724" "VDDD.t897" 410.667
resist "VDDD.t893" "VDDD.t776" 410.667
resist "VDDD.t323" "VDDD.t101" 410.667
resist "VDDD.t369" "VDDD.t84" 410.667
resist "VDDD.t881" "VDDD.t610" 410.667
resist "VDDD.t356" "VDDD.t891" 410.667
resist "VDDD.t125" "VDDD.t964" 410.667
resist "VDDD.t148" "VDDD.t343" 410.667
resist "VDDD.t290" "VDDD.t914" 410.667
resist "VDDD.t909" "VDDD.t180" 410.667
resist "VDDD.t781" "VDDD.t135" 410.667
resist "VDDD.t319" "VDDD.t126" 410.667
resist "VDDD.t905" "VDDD.t320" 410.667
resist "VDDD.t274" "VDDD.t924" 410.667
resist "VDDD.t168" "VDDD.t75" 410.667
resist "VDDD.t171" "VDDD.t424" 410.667
resist "VDDD.t322" "VDDD.t934" 410.667
resist "VDDD.t938" "VDDD.t507" 410.667
resist "VDDD.t961" "VDDD.t155" 410.667
resist "VDDD.t780" "VDDD.t109" 410.667
resist "VDDD.t899" "VDDD.t967" 410.667
resist "VDDD.t757" "VDDD.t922" 410.667
resist "VDDD.t140" "VDDD.t701" 410.667
resist "VDDD.t120" "VDDD.t520" 410.667
resist "VDDD.t651" "VDDD.t903" 410.667
resist "VDDD.t896" "VDDD.t526" 410.667
resist "VDDD.t966" "VDDD.t128" 410.667
resist "VDDD.t64" "VDDD.t79" 410.667
resist "VDDD.t939" "VDDD.t528" 410.667
resist "VDDD.t239" "VDDD.t887" 410.667
resist "VDDD.t98" "VDDD.t393" 410.667
resist "VDDD.t93" "VDDD.t667" 410.667
resist "VDDD.t293" "VDDD.t877" 410.667
resist "VDDD.t882" "VDDD.t306" 410.667
resist "VDDD.t855" "VDDD.t103" 410.667
resist "VDDD.t794" "VDDD.t137" 410.667
resist "VDDD.t906" "VDDD.t711" 410.667
resist "VDDD.t978" "VDDD.t932" 410.667
resist "VDDD.t97" "VDDD.t282" 410.667
resist "VDDD.t151" "VDDD.t953" 410.667
resist "VDDD.t428" "VDDD.t926" 410.667
resist "VDDD.t930" "VDDD.t429" 410.667
resist "VDDD.t471" "VDDD.t174" 410.667
resist "VDDD.t627" "VDDD.t166" 410.667
resist "VDDD.t5" "VDDD.t495" 410.667
resist "VDDD.t423" "VDDD.t16" 410.667
resist "VDDD.t112" "VDDD.t200" 410.667
resist "VDDD.t719" "VDDD.t105" 410.667
resist "VDDD.t260" "VDDD.t605" 410.667
resist "VDDD.t433" "VDDD.t41" 410.667
resist "VDDD.t145" "VDDD.t501" 410.667
resist "VDDD.t537" "VDDD.t176" 410.667
resist "VDDD.t9" "VDDD.t958" 410.667
resist "VDDD.t427" "VDDD.t23" 410.667
resist "VDDD.t119" "VDDD.t288" 410.667
resist "VDDD.t466" "VDDD.t117" 410.667
resist "VDDD.t266" "VDDD.t184" 410.667
resist "VDDD.t354" "VDDD.t46" 410.667
resist "VDDD.t150" "VDDD.t741" 410.667
resist "VDDD.t854" "VDDD.t160" 410.667
resist "VDDD.t18" "VDDD.t497" 410.667
resist "VDDD.t273" "VDDD.t32" 410.667
resist "VDDD.t133" "VDDD.t972" 410.667
resist "VDDD.t843" "VDDD.t94" 410.667
resist "VDDD.t6" "VDDD.t277" 410.667
resist "VDDD.t197" "VDDD.t258" 410.667
resist "VDDD.t139" "VDDD.t831" 410.667
resist "VDDD.t363" "VDDD.t113" 410.667
resist "VDDD.t45" "VDDD.t532" 410.667
resist "VDDD.t581" "VDDD.t30" 410.667
resist "VDDD.t170" "VDDD.t387" 410.667
resist "VDDD.t957" "VDDD.t172" 410.667
resist "VDDD.t0" "VDDD.t389" 410.667
resist "VDDD.t863" "VDDD.t7" 410.667
resist "VDDD.t134" "VDDD.t592" 410.667
resist "VDDD.t469" "VDDD.t99" 410.667
resist "VDDD.t40" "VDDD.t612" 410.667
resist "VDDD.t969" "VDDD.t21" 410.667
resist "VDDD.t154" "VDDD.t222" 410.667
resist "VDDD.t279" "VDDD.t158" 410.667
resist "VDDD.t261" "VDDD.t443" 410.667
resist "VDDD.t426" "VDDD.t3" 410.667
resist "VDDD.t122" "VDDD.t50" 410.667
resist "VDDD.t574" "VDDD.t91" 410.667
resist "VDDD.t29" "VDDD.t227" 410.667
resist "VDDD.t485" "VDDD.t14" 410.667
resist "VDDD.t149" "VDDD.t820" 410.667
resist "VDDD.t157" "VDDD.t720" 410.667
resist "VDDD.t531" "VDDD.t920" 410.667
resist "VDDD.t929" "VDDD.t242" 410.667
resist "VDDD.t422" "VDDD.t107" 410.667
resist "VDDD.t111" "VDDD.t254" 410.667
resist "VDDD.t842" "VDDD.t883" 410.667
resist "VDDD.t886" "VDDD.t660" 410.667
resist "VDDD.t580" "VDDD.t146" 410.667
resist "VDDD.t96" "VDDD.t208" 410.667
resist "VDDD.t301" "VDDD.t900" 410.667
resist "VDDD.t931" "VDDD.t240" 410.667
resist "VDDD.t74" "VDDD.t130" 410.667
resist "VDDD.t164" "VDDD.t758" 410.667
resist "VDDD.t270" "VDDD.t941" 410.667
resist "VDDD.t902" "VDDD.t864" 410.667
resist "VDDD.t445" "VDDD.t86" 410.667
resist "VDDD.t549" "VDDD.t123" 410.667
resist "VDDD.t907" "VDDD.t472" 410.667
resist "VDDD.t214" "VDDD.t940" 410.667
resist "VDDD.t81" "VDDD.t295" 410.667
resist "VDDD.t162" "VDDD.t548" 410.667
resist "VDDD.t861" "VDDD.t928" 410.667
resist "VDDD.t910" "VDDD.t844" 410.667
resist "VDDD.t584" "VDDD.t124" 410.667
resist "VDDD.t115" "VDDD.t809" 410.667
resist "VDDD.t596" "VDDD.t885" 410.667
resist "VDDD.t912" "VDDD.t398" 410.667
resist "VDDD.t487" "VDDD.t165" 410.667
resist "VDDD.t152" "VDDD.t318" 410.667
resist "VDDD.t778" "VDDD.t919" 410.667
resist "VDDD.t879" "VDDD.t486" 410.667
resist "VDDD.t58" "VDDD.t169" 410.667
resist "VDDD.t89" "VDDD.t224" 410.667
resist "VDDD.t762" "VDDD.t918" 410.667
resist "VDDD.t894" "VDDD.t560" 410.667
resist "VDDD.t192" "VDDD.t132" 410.667
resist "VDDD.t143" "VDDD.t951" 410.667
resist "VDDD.t663" "VDDD.t917" 410.667
resist "VDDD.t936" "VDDD.t811" 410.667
resist "VDDD.t434" "VDDD.t88" 410.667
resist "VDDD.t715" "VDDD.t337" 413.423
resist "VDDD.t536" "VDDD.t27" 413.423
resist "VDDD.t403" "VDDD.t536" 413.423
resist "VDDD.t618" "VDDD.n4798" 465.909
resist "VDDD.t818" "VDDD.n4629" 465.909
resist "VDDD.t48" "VDDD.n4624" 465.909
resist "VDDD.t220" "VDDD.n4619" 465.909
resist "VDDD.t588" "VDDD.n4614" 465.909
resist "VDDD.t383" "VDDD.n4609" 465.909
resist "VDDD.t827" "VDDD.n4604" 465.909
resist "VDDD.t976" "VDDD.n4599" 465.909
resist "VDDD.t735" "VDDD.n4594" 465.909
resist "VDDD.t603" "VDDD.n4589" 465.909
resist "VDDD.t505" "VDDD.n4584" 465.909
resist "VDDD.n2005" "VDDD.t244" 478.114
resist "VDDD.n2149" "VDDD.t699" 478.114
resist "VDDD.n2293" "VDDD.t77" 478.114
resist "VDDD.n2437" "VDDD.t703" 478.114
resist "VDDD.n2581" "VDDD.t462" 478.114
resist "VDDD.n2724" "VDDD.t280" 478.114
resist "VDDD.t551" "VDDD.n3045" 478.114
resist "VDDD.n3928" "VDDD.t760" 478.114
resist "VDDD.n3759" "VDDD.t206" 478.114
resist "VDDD.n3590" "VDDD.t252" 478.114
resist "VDDD.n3421" "VDDD.t722" 478.114
resist "VDDD.n2001" "VDDD.t543" 481.818
resist "VDDD.n2145" "VDDD.t556" 481.818
resist "VDDD.n2289" "VDDD.t455" 481.818
resist "VDDD.n2433" "VDDD.t331" 481.818
resist "VDDD.n2577" "VDDD.t797" 481.818
resist "VDDD.n2004" "VDDD.t607" 505.333
resist "VDDD.n2148" "VDDD.t380" 505.333
resist "VDDD.n2292" "VDDD.t944" 505.333
resist "VDDD.n2436" "VDDD.t539" 505.333
resist "VDDD.n2580" "VDDD.t709" 505.333
resist "VDDD.n2723" "VDDD.t649" 505.333
resist "VDDD.n3420" "VDDD.t813" 505.333
resist "VDDD.n3589" "VDDD.t812" 505.333
resist "VDDD.n3758" "VDDD.t448" 505.333
resist "VDDD.n3927" "VDDD.t684" 505.333
resist "VDDD.t313" "VDDD.n3053" 505.333
resist "VDDD.n2721" "VDDD.t476" 532.197
resist "VDDD.n4308" "VDDD.t406" 532.197
resist "VDDD.n4301" "VDDD.t418" 532.197
resist "VDDD.n4294" "VDDD.t410" 532.197
resist "VDDD.n4287" "VDDD.t399" 532.197
resist "VDDD.n4280" "VDDD.t404" 532.197
resist "VDDD.n4273" "VDDD.t416" 532.197
resist "VDDD.n4266" "VDDD.t401" 532.197
resist "VDDD.n4259" "VDDD.t412" 532.197
resist "VDDD.n4252" "VDDD.t420" 532.197
resist "VDDD.n4245" "VDDD.t408" 532.197
resist "VDDD.n4238" "VDDD.t414" 532.197
resist "VDDD.n3256" "VDDD.t766" 532.197
resist "VDDD.n3209" "VDDD.t840" 532.197
resist "VDDD.n3162" "VDDD.t370" 532.197
resist "VDDD.n3115" "VDDD.t614" 532.197
resist "VDDD.t246" "VDDD.n3055" 532.197
resist "VDDD.n2005" "VDDD.n1997" 541.26
resist "VDDD.n2149" "VDDD.n2141" 541.26
resist "VDDD.n2293" "VDDD.n2285" 541.26
resist "VDDD.n2437" "VDDD.n2429" 541.26
resist "VDDD.n2581" "VDDD.n2573" 541.26
resist "VDDD.n2724" "VDDD.n2717" 541.26
resist "VDDD.n3047" "VDDD.n3045" 541.26
resist "VDDD.n3928" "VDDD.n3926" 541.26
resist "VDDD.n3759" "VDDD.n3757" 541.26
resist "VDDD.n3590" "VDDD.n3588" 541.26
resist "VDDD.n3421" "VDDD.n3419" 541.26
resist "VDDD.n2008" "VDDD.t541" 551.26
resist "VDDD.n2152" "VDDD.t558" 551.26
resist "VDDD.n2296" "VDDD.t457" 551.26
resist "VDDD.n2440" "VDDD.t204" 551.26
resist "VDDD.n2584" "VDDD.t795" 551.26
resist "VDDD.n2727" "VDDD.t474" 551.26
resist "VDDD.n3046" "VDDD.t869" 551.26
resist "VDDD.n3931" "VDDD.t872" 551.26
resist "VDDD.n3762" "VDDD.t372" 551.26
resist "VDDD.n3593" "VDDD.t838" 551.26
resist "VDDD.n3424" "VDDD.t768" 551.26
resist "VDDD.t316" "VDDD.n1993" 584.034
resist "VDDD.t67" "VDDD.n2137" 584.034
resist "VDDD.t211" "VDDD.n2281" 584.034
resist "VDDD.t640" "VDDD.n2425" 584.034
resist "VDDD.t698" "VDDD.n2569" 584.034
resist "VDDD.t294" "VDDD.n2713" 584.034
resist "VDDD.n3077" "VDDD.t578" 584.034
resist "VDDD.t511" "VDDD.n3922" 584.034
resist "VDDD.t731" "VDDD.n3753" 584.034
resist "VDDD.t69" "VDDD.n3584" 584.034
resist "VDDD.t638" "VDDD.n3415" 584.034
resist "VDDD.n2007" "VDDD.t316" 593.137
resist "VDDD.n2151" "VDDD.t67" 593.137
resist "VDDD.n2295" "VDDD.t211" 593.137
resist "VDDD.n2439" "VDDD.t640" 593.137
resist "VDDD.n2583" "VDDD.t698" 593.137
resist "VDDD.n2726" "VDDD.t294" 593.137
resist "VDDD.t578" "VDDD.n3076" 593.137
resist "VDDD.n3930" "VDDD.t511" 593.137
resist "VDDD.n3761" "VDDD.t731" 593.137
resist "VDDD.n3592" "VDDD.t69" 593.137
resist "VDDD.n3423" "VDDD.t638" 593.137
resist "VDDD.t729" "VDDD.t715" 594.397
resist "VDDD.n2047" "VDDD.t299" 611.111
resist "VDDD.n2191" "VDDD.t291" 611.111
resist "VDDD.n2335" "VDDD.t784" 611.111
resist "VDDD.n2479" "VDDD.t365" 611.111
resist "VDDD.n2623" "VDDD.t717" 611.111
resist "VDDD.n2766" "VDDD.t473" 611.111
resist "VDDD.n4309" "VDDD.t690" 611.111
resist "VDDD.n4302" "VDDD.t775" 611.111
resist "VDDD.n4295" "VDDD.t564" 611.111
resist "VDDD.n4288" "VDDD.t235" 611.111
resist "VDDD.n4281" "VDDD.t392" 611.111
resist "VDDD.n4274" "VDDD.t783" 611.111
resist "VDDD.n4267" "VDDD.t203" 611.111
resist "VDDD.n4260" "VDDD.t362" 611.111
resist "VDDD.n4253" "VDDD.t641" 611.111
resist "VDDD.n4246" "VDDD.t836" 611.111
resist "VDDD.n4239" "VDDD.t342" 611.111
resist "VDDD.t609" "VDDD.n4013" 611.111
resist "VDDD.n477" "VDDD.t403" 612.785
resist "VDDD.t141" "VDDD.t608" 656
resist "VDDD.t101" "VDDD.t300" 656
resist "VDDD.t84" "VDDD.t379" 656
resist "VDDD.t135" "VDDD.t292" 656
resist "VDDD.t126" "VDDD.t943" 656
resist "VDDD.t155" "VDDD.t579" 656
resist "VDDD.t109" "VDDD.t538" 656
resist "VDDD.t128" "VDDD.t364" 656
resist "VDDD.t79" "VDDD.t710" 656
resist "VDDD.t103" "VDDD.t718" 656
resist "VDDD.t137" "VDDD.t650" 656
resist "VDDD.t174" "VDDD.t324" 656
resist "VDDD.t166" "VDDD.t691" 656
resist "VDDD.t105" "VDDD.t785" 656
resist "VDDD.t176" "VDDD.t565" 656
resist "VDDD.t117" "VDDD.t236" 656
resist "VDDD.t160" "VDDD.t391" 656
resist "VDDD.t94" "VDDD.t782" 656
resist "VDDD.t113" "VDDD.t202" 656
resist "VDDD.t172" "VDDD.t361" 656
resist "VDDD.t99" "VDDD.t561" 656
resist "VDDD.t158" "VDDD.t835" 656
resist "VDDD.t91" "VDDD.t341" 656
resist "VDDD.t107" "VDDD.t545" 656
resist "VDDD.t146" "VDDD.t662" 656
resist "VDDD.t130" "VDDD.t73" 656
resist "VDDD.t86" "VDDD.t685" 656
resist "VDDD.t312" "VDDD.t81" 656
resist "VDDD.t257" "VDDD.t162" 656
resist "VDDD.t808" "VDDD.t115" 656
resist "VDDD.t960" "VDDD.t152" 656
resist "VDDD.t225" "VDDD.t89" 656
resist "VDDD.t340" "VDDD.t143" 656
resist "VDDD.t304" "VDDD.t303" 674.667
resist "VDDD.t776" "VDDD.t323" 674.667
resist "VDDD.t610" "VDDD.t369" 674.667
resist "VDDD.t180" "VDDD.t781" 674.667
resist "VDDD.t320" "VDDD.t319" 674.667
resist "VDDD.t507" "VDDD.t961" 674.667
resist "VDDD.t967" "VDDD.t780" 674.667
resist "VDDD.t526" "VDDD.t966" 674.667
resist "VDDD.t528" "VDDD.t64" 674.667
resist "VDDD.t306" "VDDD.t855" 674.667
resist "VDDD.t711" "VDDD.t794" 674.667
resist "VDDD.t429" "VDDD.t471" 674.667
resist "VDDD.t495" "VDDD.t627" 674.667
resist "VDDD.t605" "VDDD.t719" 674.667
resist "VDDD.t958" "VDDD.t537" 674.667
resist "VDDD.t184" "VDDD.t466" 674.667
resist "VDDD.t497" "VDDD.t854" 674.667
resist "VDDD.t277" "VDDD.t843" 674.667
resist "VDDD.t532" "VDDD.t363" 674.667
resist "VDDD.t389" "VDDD.t957" 674.667
resist "VDDD.t612" "VDDD.t469" 674.667
resist "VDDD.t443" "VDDD.t279" 674.667
resist "VDDD.t227" "VDDD.t574" 674.667
resist "VDDD.t242" "VDDD.t422" 674.667
resist "VDDD.t660" "VDDD.t580" 674.667
resist "VDDD.t240" "VDDD.t74" 674.667
resist "VDDD.t864" "VDDD.t445" 674.667
resist "VDDD.t295" "VDDD.t214" 674.667
resist "VDDD.t548" "VDDD.t861" 674.667
resist "VDDD.t809" "VDDD.t596" 674.667
resist "VDDD.t318" "VDDD.t778" 674.667
resist "VDDD.t224" "VDDD.t762" 674.667
resist "VDDD.t951" "VDDD.t663" 674.667
resist "VDDD.n1987" "VDDD.t540" 680.672
resist "VDDD.n2131" "VDDD.t555" 680.672
resist "VDDD.n2275" "VDDD.t397" 680.672
resist "VDDD.n2419" "VDDD.t868" 680.672
resist "VDDD.n2563" "VDDD.t799" 680.672
resist "VDDD.n2707" "VDDD.t478" 680.672
resist "VDDD.n3078" "VDDD.t871" 680.672
resist "VDDD.n3916" "VDDD.t874" 680.672
resist "VDDD.n3747" "VDDD.t374" 680.672
resist "VDDD.n3578" "VDDD.t837" 680.672
resist "VDDD.n3409" "VDDD.t770" 680.672
resist "VDDD.t346" "VDDD.t822" 682.667
resist "VDDD.t652" "VDDD.t724" 682.667
resist "VDDD.t964" "VDDD.t356" 682.667
resist "VDDD.t343" "VDDD.t290" 682.667
resist "VDDD.t75" "VDDD.t274" 682.667
resist "VDDD.t424" "VDDD.t322" 682.667
resist "VDDD.t701" "VDDD.t757" 682.667
resist "VDDD.t520" "VDDD.t651" 682.667
resist "VDDD.t393" "VDDD.t239" 682.667
resist "VDDD.t667" "VDDD.t293" 682.667
resist "VDDD.t282" "VDDD.t978" 682.667
resist "VDDD.t953" "VDDD.t428" 682.667
resist "VDDD.t200" "VDDD.t423" 682.667
resist "VDDD.t501" "VDDD.t433" 682.667
resist "VDDD.t288" "VDDD.t427" 682.667
resist "VDDD.t741" "VDDD.t354" 682.667
resist "VDDD.t972" "VDDD.t273" 682.667
resist "VDDD.t831" "VDDD.t197" 682.667
resist "VDDD.t387" "VDDD.t581" 682.667
resist "VDDD.t592" "VDDD.t863" 682.667
resist "VDDD.t222" "VDDD.t969" 682.667
resist "VDDD.t50" "VDDD.t426" 682.667
resist "VDDD.t820" "VDDD.t485" 682.667
resist "VDDD.t720" "VDDD.t531" 682.667
resist "VDDD.t254" "VDDD.t842" 682.667
resist "VDDD.t208" "VDDD.t301" 682.667
resist "VDDD.t758" "VDDD.t270" 682.667
resist "VDDD.t472" "VDDD.t549" 682.667
resist "VDDD.t844" "VDDD.t584" 682.667
resist "VDDD.t398" "VDDD.t487" 682.667
resist "VDDD.t486" "VDDD.t58" 682.667
resist "VDDD.t560" "VDDD.t192" 682.667
resist "VDDD.t811" "VDDD.t434" 682.667
resist "VDDD.t686" "VDDD.n4628" 684.458
resist "VDDD.t357" "VDDD.n4623" 684.458
resist "VDDD.t823" "VDDD.n4618" 684.458
resist "VDDD.t632" "VDDD.n4613" 684.458
resist "VDDD.t568" "VDDD.n4608" 684.458
resist "VDDD.t876" "VDDD.n4603" 684.458
resist "VDDD.t654" "VDDD.n4598" 684.458
resist "VDDD.t744" "VDDD.n4593" 684.458
resist "VDDD.t790" "VDDD.n4588" 684.458
resist "VDDD.t249" "VDDD.n4583" 684.458
resist "VDDD.n2722" "VDDD.t350" 725.253
resist "VDDD.t546" "VDDD.n3255" 725.253
resist "VDDD.t523" "VDDD.n3208" 725.253
resist "VDDD.t764" "VDDD.n3161" 725.253
resist "VDDD.t948" "VDDD.n3114" 725.253
resist "VDDD.t284" "VDDD.n3054" 725.253
resist "VDDD.t889" "VDDD.t449" 749.333
resist "VDDD.t897" "VDDD.t628" 749.333
resist "VDDD.t891" "VDDD.t232" 749.333
resist "VDDD.t914" "VDDD.t849" 749.333
resist "VDDD.t924" "VDDD.t573" 749.333
resist "VDDD.t934" "VDDD.t179" 749.333
resist "VDDD.t922" "VDDD.t517" 749.333
resist "VDDD.t903" "VDDD.t707" 749.333
resist "VDDD.t887" "VDDD.t55" 749.333
resist "VDDD.t877" "VDDD.t786" 749.333
resist "VDDD.t932" "VDDD.t353" 749.333
resist "VDDD.t926" "VDDD.t670" 749.333
resist "VDDD.t16" "VDDD.t692" 749.333
resist "VDDD.t41" "VDDD.t773" 749.333
resist "VDDD.t23" "VDDD.t256" 749.333
resist "VDDD.t46" "VDDD.t377" 749.333
resist "VDDD.t32" "VDDD.t438" 749.333
resist "VDDD.t258" "VDDD.t327" 749.333
resist "VDDD.t30" "VDDD.t311" 749.333
resist "VDDD.t7" "VDDD.t442" 749.333
resist "VDDD.t21" "VDDD.t642" 749.333
resist "VDDD.t3" "VDDD.t626" 749.333
resist "VDDD.t14" "VDDD.t315" 749.333
resist "VDDD.t920" "VDDD.t195" 749.333
resist "VDDD.t883" "VDDD.t600" 749.333
resist "VDDD.t900" "VDDD.t237" 749.333
resist "VDDD.t941" "VDDD.t950" 749.333
resist "VDDD.t866" "VDDD.t907" 749.333
resist "VDDD.t482" "VDDD.t910" 749.333
resist "VDDD.t846" "VDDD.t912" 749.333
resist "VDDD.t750" "VDDD.t879" 749.333
resist "VDDD.t803" "VDDD.t894" 749.333
resist "VDDD.t751" "VDDD.t936" 749.333
resist "VDDD.n2003" "VDDD.t451" 761.616
resist "VDDD.n2147" "VDDD.t230" 761.616
resist "VDDD.n2291" "VDDD.t571" 761.616
resist "VDDD.n2435" "VDDD.t514" 761.616
resist "VDDD.n2579" "VDDD.t52" 761.616
resist "VDDD.t807" "VDDD.n3858" 765.657
resist "VDDD.t492" "VDDD.n3689" 765.657
resist "VDDD.t226" "VDDD.n3520" 765.657
resist "VDDD.t339" "VDDD.n3350" 765.657
resist "VDDD.t607" "VDDD.t83" 781.333
resist "VDDD.t299" "VDDD.t121" 781.333
resist "VDDD.t380" "VDDD.t125" 781.333
resist "VDDD.t291" "VDDD.t148" 781.333
resist "VDDD.t944" "VDDD.t168" 781.333
resist "VDDD.t784" "VDDD.t171" 781.333
resist "VDDD.t539" "VDDD.t140" 781.333
resist "VDDD.t365" "VDDD.t120" 781.333
resist "VDDD.t709" "VDDD.t98" 781.333
resist "VDDD.t717" "VDDD.t93" 781.333
resist "VDDD.t649" "VDDD.t97" 781.333
resist "VDDD.t473" "VDDD.t151" 781.333
resist "VDDD.t690" "VDDD.t112" 781.333
resist "VDDD.t775" "VDDD.t145" 781.333
resist "VDDD.t564" "VDDD.t119" 781.333
resist "VDDD.t235" "VDDD.t150" 781.333
resist "VDDD.t392" "VDDD.t133" 781.333
resist "VDDD.t783" "VDDD.t139" 781.333
resist "VDDD.t203" "VDDD.t170" 781.333
resist "VDDD.t362" "VDDD.t134" 781.333
resist "VDDD.t641" "VDDD.t154" 781.333
resist "VDDD.t836" "VDDD.t122" 781.333
resist "VDDD.t342" "VDDD.t149" 781.333
resist "VDDD.t813" "VDDD.t157" 781.333
resist "VDDD.t812" "VDDD.t111" 781.333
resist "VDDD.t448" "VDDD.t96" 781.333
resist "VDDD.t684" "VDDD.t164" 781.333
resist "VDDD.t123" "VDDD.t313" 781.333
resist "VDDD.t124" "VDDD.t609" 781.333
resist "VDDD.t165" "VDDD.t807" 781.333
resist "VDDD.t169" "VDDD.t492" 781.333
resist "VDDD.t132" "VDDD.t226" 781.333
resist "VDDD.t88" "VDDD.t339" 781.333
resist "VDDD.t300" "VDDD.t629" 825.381
resist "VDDD.t292" "VDDD.t850" 825.381
resist "VDDD.t579" "VDDD.t962" 825.381
resist "VDDD.t364" "VDDD.t705" 825.381
resist "VDDD.t718" "VDDD.t788" 825.381
resist "VDDD.t324" "VDDD.t672" 825.381
resist "VDDD.t479" "VDDD.t257" 825.381
resist "VDDD.t847" "VDDD.t808" 842.399
resist "VDDD.t747" "VDDD.t960" 842.399
resist "VDDD.t805" "VDDD.t225" 842.399
resist "VDDD.t752" "VDDD.t340" 842.399
resist "VDDD.t355" "VDDD.t686" 886.667
resist "VDDD.t530" "VDDD.t357" 886.667
resist "VDDD.t194" "VDDD.t823" 886.667
resist "VDDD.t669" "VDDD.t632" 886.667
resist "VDDD.t952" "VDDD.t568" 886.667
resist "VDDD.t345" "VDDD.t876" 886.667
resist "VDDD.t525" "VDDD.t654" 886.667
resist "VDDD.t810" "VDDD.t744" 886.667
resist "VDDD.t459" "VDDD.t790" 886.667
resist "VDDD.t970" "VDDD.t249" 886.667
resist "VDDD.t450" "VDDD.t916" 909.333
resist "VDDD.t631" "VDDD.t893" 909.333
resist "VDDD.t229" "VDDD.t881" 909.333
resist "VDDD.t971" "VDDD.t909" 909.333
resist "VDDD.t570" "VDDD.t905" 909.333
resist "VDDD.t178" "VDDD.t938" 909.333
resist "VDDD.t516" "VDDD.t899" 909.333
resist "VDDD.t708" "VDDD.t896" 909.333
resist "VDDD.t54" "VDDD.t939" 909.333
resist "VDDD.t787" "VDDD.t882" 909.333
resist "VDDD.t352" "VDDD.t906" 909.333
resist "VDDD.t671" "VDDD.t930" 909.333
resist "VDDD.t802" "VDDD.t5" 909.333
resist "VDDD.t774" "VDDD.t260" 909.333
resist "VDDD.t269" "VDDD.t9" 909.333
resist "VDDD.t378" "VDDD.t266" 909.333
resist "VDDD.t439" "VDDD.t18" 909.333
resist "VDDD.t328" "VDDD.t6" 909.333
resist "VDDD.t310" "VDDD.t45" 909.333
resist "VDDD.t368" "VDDD.t0" 909.333
resist "VDDD.t470" "VDDD.t40" 909.333
resist "VDDD.t856" "VDDD.t261" 909.333
resist "VDDD.t314" "VDDD.t29" 909.333
resist "VDDD.t196" "VDDD.t929" 909.333
resist "VDDD.t522" "VDDD.t886" 909.333
resist "VDDD.t238" "VDDD.t931" 909.333
resist "VDDD.t947" "VDDD.t902" 909.333
resist "VDDD.t940" "VDDD.t867" 909.333
resist "VDDD.t928" "VDDD.t481" 909.333
resist "VDDD.t885" "VDDD.t845" 909.333
resist "VDDD.t919" "VDDD.t749" 909.333
resist "VDDD.t918" "VDDD.t804" 909.333
resist "VDDD.t917" "VDDD.t754" 909.333
resist "VDDD.n4800" "VDDD.t678" 941.361
resist "VDDD.t687" "VDDD.t355" 964.843
resist "VDDD.t359" "VDDD.t530" 964.843
resist "VDDD.t824" "VDDD.t194" 964.843
resist "VDDD.t634" "VDDD.t669" 964.843
resist "VDDD.t566" "VDDD.t952" 964.843
resist "VDDD.t275" "VDDD.t345" 964.843
resist "VDDD.t655" "VDDD.t525" 964.843
resist "VDDD.t745" "VDDD.t810" 964.843
resist "VDDD.t791" "VDDD.t459" 964.843
resist "VDDD.t250" "VDDD.t970" 964.843
resist "VDDD.t449" "VDDD.t450" 984
resist "VDDD.t628" "VDDD.t631" 984
resist "VDDD.t232" "VDDD.t229" 984
resist "VDDD.t849" "VDDD.t971" 984
resist "VDDD.t573" "VDDD.t570" 984
resist "VDDD.t179" "VDDD.t178" 984
resist "VDDD.t517" "VDDD.t516" 984
resist "VDDD.t707" "VDDD.t708" 984
resist "VDDD.t55" "VDDD.t54" 984
resist "VDDD.t786" "VDDD.t787" 984
resist "VDDD.t353" "VDDD.t352" 984
resist "VDDD.t670" "VDDD.t671" 984
resist "VDDD.t692" "VDDD.t802" 984
resist "VDDD.t773" "VDDD.t774" 984
resist "VDDD.t256" "VDDD.t269" 984
resist "VDDD.t377" "VDDD.t378" 984
resist "VDDD.t438" "VDDD.t439" 984
resist "VDDD.t327" "VDDD.t328" 984
resist "VDDD.t311" "VDDD.t310" 984
resist "VDDD.t442" "VDDD.t368" 984
resist "VDDD.t642" "VDDD.t470" 984
resist "VDDD.t626" "VDDD.t856" 984
resist "VDDD.t315" "VDDD.t314" 984
resist "VDDD.t195" "VDDD.t196" 984
resist "VDDD.t600" "VDDD.t522" 984
resist "VDDD.t237" "VDDD.t238" 984
resist "VDDD.t950" "VDDD.t947" 984
resist "VDDD.t867" "VDDD.t866" 984
resist "VDDD.t481" "VDDD.t482" 984
resist "VDDD.t845" "VDDD.t846" 984
resist "VDDD.t749" "VDDD.t750" 984
resist "VDDD.t804" "VDDD.t803" 984
resist "VDDD.t754" "VDDD.t751" 984
resist "VDDD.t691" "VDDD.t693" 1051.92
resist "VDDD.t785" "VDDD.t771" 1051.92
resist "VDDD.t565" "VDDD.t267" 1051.92
resist "VDDD.t236" "VDDD.t375" 1051.92
resist "VDDD.t391" "VDDD.t436" 1051.92
resist "VDDD.t782" "VDDD.t329" 1051.92
resist "VDDD.t202" "VDDD.t308" 1051.92
resist "VDDD.t361" "VDDD.t440" 1051.92
resist "VDDD.t561" "VDDD.t643" 1051.92
resist "VDDD.t835" "VDDD.t857" 1051.92
resist "VDDD.t341" "VDDD.t713" 1051.92
resist "VDDD.t453" "VDDD.t689" 1282.36
resist "VDDD.t233" "VDDD.t358" 1282.36
resist "VDDD.t198" "VDDD.t826" 1282.36
resist "VDDD.t598" "VDDD.t633" 1282.36
resist "VDDD.t493" "VDDD.t569" 1282.36
resist "VDDD.t348" "VDDD.t875" 1282.36
resist "VDDD.t553" "VDDD.t657" 1282.36
resist "VDDD.t395" "VDDD.t743" 1282.36
resist "VDDD.t188" "VDDD.t793" 1282.36
resist "VDDD.t755" "VDDD.t248" 1282.36
resist "VDDD.n2045" "VDDD.t317" 1567.5
resist "VDDD.n2189" "VDDD.t68" 1567.5
resist "VDDD.n2333" "VDDD.t210" 1567.5
resist "VDDD.n2477" "VDDD.t302" 1567.5
resist "VDDD.n2621" "VDDD.t695" 1567.5
resist "VDDD.n2764" "VDDD.t296" 1567.5
resist "VDDD.n4015" "VDDD.t577" 1567.5
resist "VDDD.n3859" "VDDD.t491" 1632.01
resist "VDDD.n3690" "VDDD.t734" 1632.01
resist "VDDD.n3521" "VDDD.t70" 1632.01
resist "VDDD.n3351" "VDDD.t639" 1632.01
resist "VDDD.n3435" "VDDD.n3434" 1754.49
resist "VDDD.n3604" "VDDD.n3603" 1754.49
resist "VDDD.n3773" "VDDD.n3772" 1754.49
resist "VDDD.n3942" "VDDD.n3941" 1754.49
resist "VDDD.n3057" "VDDD.n3056" 1754.49
resist "VDDD.n2720" "VDDD.n2719" 1754.49
resist "VDDD.n2003" "VDDD.n2002" 3968.5
resist "VDDD.n2147" "VDDD.n2146" 3968.5
resist "VDDD.n2291" "VDDD.n2290" 3968.5
resist "VDDD.n2435" "VDDD.n2434" 3968.5
resist "VDDD.n2579" "VDDD.n2578" 3968.5
resist "VDDD.n3435" "VDDD.n3255" 7227.76
resist "VDDD.n3604" "VDDD.n3208" 7227.76
resist "VDDD.n3773" "VDDD.n3161" 7227.76
resist "VDDD.n3942" "VDDD.n3114" 7227.76
resist "VDDD.n3057" "VDDD.n3054" 7227.76
resist "VDDD.n2722" "VDDD.n2719" 7227.76
resist "VDDD.n2002" "VDDD.n2001" 13924.2
resist "VDDD.n2146" "VDDD.n2145" 13924.2
resist "VDDD.n2290" "VDDD.n2289" 13924.2
resist "VDDD.n2434" "VDDD.n2433" 13924.2
resist "VDDD.n2578" "VDDD.n2577" 13924.2
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n0" 0 1068.97 49869 -6468 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t1" 0 51.0019 49204 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t2" 0 50.858 48644 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n1" 0 324.91 48918 -7103 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t0" 0 569.808 49260 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t5" 0 64.9275 50256 -5662 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t6" 0 30.1626 50256 -7156 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n2" 0 216.789 50256 -6424 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t3" 0 26.3378 53060 -6924 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t4" 0 62.1354 53060 -5990 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n3" 0 202.85 53060 -6478 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n4" 0 734.634 52594 -6230 0
rnode "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 0 1496.61 53370 -6238 0
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n3" 2.84295
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n4" 2.86263
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n2" 3.04236
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t2" 3.77774
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n1" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t1" 3.7816
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t0" 4.91198
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n0" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n1" 5.39524
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n4" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n0" 11.6195
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t3" 39.8535
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t6" 44.2357
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n3" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t4" 70.3148
resist "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.n2" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t5" 74.8583
killnode "a_47520_n7312#"
rnode "a_47520_n7312.t2" 0 195.425 47520 -5662 0
rnode "a_47520_n7312.t1" 0 74.3421 47520 -7156 0
rnode "a_47520_n7312.n0" 0 548.729 47876 -6516 0
rnode "a_47520_n7312.t4" 0 28.5603 49232 -5662 0
rnode "a_47520_n7312.t5" 0 13.0947 49232 -7156 0
rnode "a_47520_n7312.n1" 0 140.208 49232 -6572 0
rnode "a_47520_n7312.n2" 0 351.639 48086 -6612 0
rnode "a_47520_n7312.t3" 0 68.3103 52072 -7156 0
rnode "a_47520_n7312.n3" 0 749.63 52428 -7156 0
rnode "a_47520_n7312.t0" 0 230.062 52072 -5662 0
resist "a_47520_n7312.n0" "a_47520_n7312.t2" 4.12411
resist "a_47520_n7312.t0" "a_47520_n7312.n3" 4.53067
resist "a_47520_n7312.n2" "a_47520_n7312.n0" 4.64748
resist "a_47520_n7312.n2" "a_47520_n7312.n1" 5.81391
resist "a_47520_n7312.n3" "a_47520_n7312.n2" 9.81726
resist "a_47520_n7312.n3" "a_47520_n7312.t3" 10.605
resist "a_47520_n7312.n0" "a_47520_n7312.t1" 11.0107
resist "a_47520_n7312.n1" "a_47520_n7312.t5" 44.0692
resist "a_47520_n7312.n1" "a_47520_n7312.t4" 75.0247
device msubckt pfet_03v3 12524 -26986 12525 -26985  "VDDD.t439" "a_5924_n28014.t7" 112 0 "a_10600_n28246.t3" 780 101400,1820 "a_7988_n28246.t3" 780 101400,1820
device msubckt nfet_03v3 -52352 -3204 -52351 -3203  "SAR_logic_dac_0.VSSD" "Reset.t87" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t8" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -19852 6688 -19851 6689  "SAR_logic_dac_0.VSSD" "a_n25892_7810.t5" 112 0 "a_n19982_7948.t1" 312 38064,868 "a_n19796_6688.t2" 312 38064,868
device msubckt pfet_03v3 -54132 -27314 -54131 -27313  "VDDD.t420" "Valid.t26" 112 0 "VDDD.t421" 780 101400,1820 "a_n54076_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 -43980 12186 -43979 12187  "VDDD.t558" "a_n59612_11030.t7" 440 0 "VDDD.t559" 780 101400,1820 "a_n43760_12186.t1" 780 101400,1820
device msubckt nfet_03v3 -61866 -3108 -61865 -3107  "SAR_logic_dac_0.VSSD" "a_n61878_n2740.t7" 112 0 "VCM.t9" 312 38064,868 "a_n61810_n3108.t3" 312 38064,868
device msubckt pfet_03v3 38916 -26986 38917 -26985  "VDDD.t176" "Set.t131" 112 0 "VDDD.t177" 780 101400,1820 "a_38972_n26986#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 44200 -66638 44201 -66637  "None" "m4_42400_n66758#" 7264 0 "a_58248_n40600.t0" -2724 186240,3050
device msubckt pfet_03v3 50868 -27314 50869 -27313  "VDDD.t418" "Valid.t25" 112 0 "VDDD.t419" 780 101400,1820 "a_50924_n28014.t1" 780 101400,1820
device msubckt nfet_03v3 -55432 -28014 -55431 -28013  "SAR_logic_dac_0.VSSD" "a_n60570_11594.t12" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n55376_n28014#" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 39160 -64958 39161 -64957  "None" "a_9107_n62067.t14" 7264 0 "a_n61752_n40600.t0" -2724 186240,3050
device msubckt nfet_03v3 -47944 -40380 -47943 -40379  "SAR_logic_dac_0.VSSD" "a_n48638_n40380.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n47888_n40380.t0" 312 38064,868
device msubckt nfet_03v3 85032 -7080 85033 -7079  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 -22068 -28246 -22067 -28245  "SAR_logic_dac_0.VSSD" "a_n24076_n28014.t7" 112 0 "a_n29820_n28246.t2" 312 38064,868 "a_n22012_n28246.t2" 312 38064,868
device msubckt nfet_03v3 -59668 11030 -59667 11031  "SAR_logic_dac_0.VSSD" "a_n60504_11030.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n59612_11030.t0" 312 38064,868
device msubckt pfet_03v3 81204 -6052 81205 -6051  "VDDD.t844" "a_79520_n7312.t5" 112 0 "a_80644_n6052#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t1" 780 101400,1820
device msubckt pfet_03v3 -13236 -26986 -13235 -26985  "VDDD.t387" "a_n14820_n28246.t12" 112 0 "VDDD.t388" 780 101400,1820 "a_n13180_n26986#" 780 101400,1820
device msubckt pfet_03v3 -28138 -39340 -28137 -39339  "VDDD.t826" "a_n33638_n40380.t6" 112 0 "a_n29338_n40380#" 780 101400,1820 "a_n31752_n40600.t7" 780 101400,1820
device msubckt pfet_03v3 -80468 -26986 -80467 -26985  "VDDD.t574" "a_n82012_n28246.t5" 112 0 "a_n81028_n26986#" 780 101400,1820 "a_n81028_n28246.t4" 780 101400,1820
device msubckt nfet_03v3 10380 -7312 10381 -7311  "SAR_logic_dac_0.VSSD" "Set.t130" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_10436_n7312.t2" 312 38064,868
device msubckt pfet_03v3 2134 -1848 2135 -1847  "VDDD.t374" "a_2122_n1986.t7" 112 0 "VCM.t3" 780 101400,1820 "a_2190_n3108.t5" 780 101400,1820
device msubckt pfet_03v3 72896 12056 72897 12057  "VDDD.t794" "a_71352_10796.t5" 112 0 "a_72336_12056#" 780 101400,1820 "a_72336_10796.t4" 780 101400,1820
device msubckt nfet_03v3 -39998 10892 -39997 10893  "SAR_logic_dac_0.VSSD" "a_n60504_11030.t6" 112 0 "a_n46938_n39340.t15" 312 38064,868 "VCM.t20" 312 38064,868
device msubckt nfet_03v3 9915 -61931 9916 -61930  "SAR_logic_dac_0.VSSD" "a_9107_n62067.t31" 112 0 "a_8997_n61931.t0" 620 75640,1484 "a_9175_n63033.t5" 620 75640,1484
device msubckt pfet_03v3 -3338 -62946 -3337 -62945  "VDDD.t536" "a_n41314_n2406.t10" 112 0 "a_n3898_n62946#" 780 101400,1820 "a_n3282_n62946#" 780 101400,1820
device msubckt pfet_03v3 43648 -1944 43649 -1943  "VDDD.t941" "Reset.t86" 112 0 "a_43088_n1944#" 780 101400,1820 "VDDD.t942" 780 101400,1820
device msubckt pfet_03v3 79612 -1944 79613 -1943  "VDDD.t940" "Reset.t85" 112 0 "a_78304_n3204.t4" 780 101400,1820 "a_79668_n1944#" 780 101400,1820
device msubckt nfet_03v3 15124 -28246 15125 -28245  "SAR_logic_dac_0.VSSD" "clks.t69" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_15180_n28246.t2" 312 38064,868
device msubckt pfet_03v3 -25880 7948 -25879 7949  "VDDD.t784" "a_n25892_7810.t4" 112 0 "a_n26010_7948.t3" 780 101400,1820 "a_n25824_6688.t4" 780 101400,1820
device msubckt nfet_03v3 -91668 11030 -91667 11031  "SAR_logic_dac_0.VSSD" "a_n92504_11030.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n91612_11030.t1" 312 38064,868
device msubckt pfet_03v3 -19456 -26986 -19455 -26985  "VDDD.t532" "a_n21028_n28246.t6" 112 0 "VDDD.t533" 780 101400,1820 "a_n19400_n26986#" 780 101400,1820
device msubckt pfet_03v3 -49752 -1944 -49751 -1943  "VDDD.t196" "a_n55792_n2836.t7" 112 0 "a_n49882_n1944.t2" 780 101400,1820 "a_n49696_n3204.t4" 780 101400,1820
device msubckt nfet_03v3 -14876 -28246 -14875 -28245  "SAR_logic_dac_0.VSSD" "clks.t68" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n14820_n28246.t0" 312 38064,868
device msubckt nfet_03v3 5898 -71400 5899 -71399  "SAR_logic_dac_0.VSSD" "a_3810_n71028.t7" 112 0 "a_5434_n71400#" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 13988 -7312 13989 -7311  "SAR_logic_dac_0.VSSD" "a_8208_n7080.t5" 112 0 "a_12064_n7312.t1" 312 38064,868 "a_9452_n7312.t0" 312 38064,868
device msubckt pfet_03v3 48128 12056 48129 12057  "VDDD.t393" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t12" 112 0 "VDDD.t394" 780 101400,1820 "a_48184_12056#" 780 101400,1820
device msubckt pfet_03v3 40932 7948 40933 7949  "VDDD.t293" "a_37990_7948.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t1" 780 101400,1820 "a_40988_7948#" 780 101400,1820
device msubckt nfet_03v3 -71998 10892 -71997 10893  "SAR_logic_dac_0.VSSD" "a_n92504_11030.t6" 112 0 "a_n73502_6630.t0" 312 38064,868 "VCM.t2" 312 38064,868
device msubckt pfet_03v3 71306 -39680 71307 -39679  "VDDD.t505" "a_n9314_n2406.t12" 112 0 "VDDD.t506" 780 101400,1820 "a_71362_n40380.t1" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -23440 -66638 -23439 -66637  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t3" -2724 186240,3050
device csubckt cap_mim_2f0_m4m5_noshield -18400 -64958 -18399 -64957  "None" "m4_n28600_n66758#" 7264 0 "a_28062_n39340.t2" -2724 186240,3050
device msubckt pfet_03v3 49984 7620 49985 7621  "VDDD.t788" "a_38108_7056.t7" 112 0 "a_38108_7810.t1" 780 101400,1820 "VDDD.t789" 780 101400,1820
device msubckt nfet_03v3 -72620 -28246 -72619 -28245  "SAR_logic_dac_0.VSSD" "Set.t129" 112 0 "a_n73180_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 53448 6650 53449 6651  "SAR_logic_dac_0.VSSD" "a_36388_11030.t7" 112 0 "a_52438_6650#" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t6" 312 38064,868
device msubckt pfet_03v3 -15772 -1944 -15771 -1943  "VDDD.t660" "a_n19172_n3204.t6" 112 0 "a_n16332_n1944#" 780 101400,1820 "VDDD.t661" 780 101400,1820
device msubckt pfet_03v3 12148 7948 12149 7949  "VDDD.t708" "a_6108_7056.t7" 112 0 "a_12018_7948.t0" 780 101400,1820 "a_12204_6688.t2" 780 101400,1820
device msubckt pfet_03v3 68688 -1848 68689 -1847  "VDDD.t578" "a_66122_n2740.t7" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t7" 780 101400,1820 "a_67398_n1950.t0" 780 101400,1820
device msubckt nfet_03v3 -29260 -28246 -29259 -28245  "SAR_logic_dac_0.VSSD" "a_n30944_n28246#" 112 0 "a_n29820_n28246.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 49240 -64958 49241 -64957  "None" "m4_42400_n66758#" 7264 0 "a_28248_n40600.t0" -2724 186240,3050
device msubckt nfet_03v3 9517 -63033 9518 -63032  "SAR_logic_dac_0.VSSD" "a_n3766_n71400.t47" 112 0 "a_9175_n63033.t6" 620 75640,1484 "a_8997_n63033.t0" 620 75640,1484
device msubckt pfet_03v3 80128 12056 80129 12057  "VDDD.t282" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t12" 112 0 "VDDD.t283" 780 101400,1820 "a_80184_12056#" 780 101400,1820
device msubckt nfet_03v3 -58896 6920 -58895 6921  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t6" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -78840 -28246 -78839 -28245  "SAR_logic_dac_0.VSSD" "clks.t67" 112 0 "a_n79400_n28246.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -46808 -40600 -46807 -40599  "SAR_logic_dac_0.VSSD" "a_n48638_n40380.t5" 112 0 "a_n46938_n39340.t3" 312 38064,868 "a_n46752_n40600.t9" 312 38064,868
device msubckt nfet_03v3 -48860 6688 -48859 6689  "SAR_logic_dac_0.VSSD" "a_n51982_7948.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n53272_6688.t3" 312 38064,868
device msubckt nfet_03v3 -45196 6920 -45195 6921  "SAR_logic_dac_0.VSSD" "clks.t66" 112 0 "a_n57892_7056.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 21804 -2970 21805 -2969  "SAR_logic_dac_0.VSSD" "a_2122_n2740.t7" 112 0 "a_2122_n1986.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 42996 -7312 42997 -7311  "SAR_logic_dac_0.VSSD" "a_41452_n7312.t5" 112 0 "a_42436_n7312.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -88092 7948 -88091 7949  "VDDD.t652" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t6" 112 0 "a_n88652_7948#" 780 101400,1820 "VDDD.t653" 780 101400,1820
device msubckt pfet_03v3 69532 -26986 69533 -26985  "VDDD.t627" "a_67988_n28246.t5" 112 0 "a_68972_n26986#" 780 101400,1820 "a_68972_n28246.t4" 780 101400,1820
device msubckt pfet_03v3 79464 -6052 79465 -6051  "VDDD.t482" "a_71388_n7080.t7" 112 0 "a_74436_n7312.t1" 780 101400,1820 "a_79520_n7312.t2" 780 101400,1820
device msubckt nfet_03v3 13192 -40600 13193 -40599  "SAR_logic_dac_0.VSSD" "a_11362_n40380.t6" 112 0 "a_13062_n39340.t1" 312 38064,868 "a_13248_n40600.t17" 312 38064,868
device msubckt nfet_03v3 -81872 6688 -81871 6689  "SAR_logic_dac_0.VSSD" "a_n85272_6688.t6" 112 0 "a_n83796_6688.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -31000 -26986 -30999 -26985  "VDDD.t442" "a_n39076_n28014.t7" 112 0 "a_n36028_n28246.t2" 780 101400,1820 "a_n30944_n28246#" 780 101400,1820
device msubckt nfet_03v3 -24132 -28014 -24131 -28013  "SAR_logic_dac_0.VSSD" "Valid.t24" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n24076_n28014.t1" 312 38064,868
device msubckt nfet_03v3 18228 -7312 18229 -7311  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_18284_n7312.t2" 312 38064,868
device msubckt nfet_03v3 20868 -28014 20869 -28013  "SAR_logic_dac_0.VSSD" "Valid.t23" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_20924_n28014.t1" 312 38064,868
device msubckt nfet_03v3 -14144 -3204 -14143 -3203  "SAR_logic_dac_0.VSSD" "Set.t128" 112 0 "a_n19172_n3204.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 33552 -28246 33553 -28245  "SAR_logic_dac_0.VSSD" "a_20924_n28014.t7" 112 0 "a_31820_n28246.t3" 312 38064,868 "a_29056_n28246#" 312 38064,868
device msubckt nfet_03v3 21448 10892 21449 10893  "SAR_logic_dac_0.VSSD" "a_4388_11030.t7" 112 0 "a_20240_12186.t0" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t4" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -33520 -66638 -33519 -66637  "None" "a_n3766_n71400.t46" 7264 0 "a_n73502_6630.t3" -2724 186240,3050
device msubckt nfet_03v3 740 -28246 741 -28245  "SAR_logic_dac_0.VSSD" "a_n944_n28246#" 112 0 "a_180_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -11448 -26986 -11447 -26985  "VDDD.t203" "a_n23256_n28014.t5" 112 0 "a_n13180_n28246.t3" 780 101400,1820 "a_n15944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -14084 12056 -14083 12057  "VDDD.t944" "a_n25892_11028.t5" 112 0 "a_n15816_10796.t1" 780 101400,1820 "a_n18580_10796#" 780 101400,1820
device msubckt pfet_03v3 10008 -1944 10009 -1943  "VDDD.t208" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t12" 112 0 "a_9448_n1944#" 780 101400,1820 "VDDD.t209" 780 101400,1820
device msubckt nfet_03v3 -49512 10796 -49511 10797  "SAR_logic_dac_0.VSSD" "Reset.t84" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t5" 312 38064,868
device msubckt pfet_03v3 79756 7948 79757 7949  "VDDD.t174" "Set.t127" 112 0 "a_79196_7948#" 780 101400,1820 "VDDD.t175" 780 101400,1820
device msubckt pfet_03v3 -46808 -39340 -46807 -39339  "VDDD.t530" "a_n47888_n40380.t4" 112 0 "a_n46938_n39340.t12" 780 101400,1820 "a_n46752_n40600.t10" 780 101400,1820
device msubckt nfet_03v3 -56668 -7080 -56667 -7079  "SAR_logic_dac_0.VSSD" "clks.t65" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n56612_n7080.t0" 312 38064,868
device msubckt nfet_03v3 79140 6688 79141 6689  "SAR_logic_dac_0.VSSD" "a_76018_7948.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_74728_6688.t2" 312 38064,868
device msubckt nfet_03v3 50228 -7312 50229 -7311  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_50284_n7312.t2" 312 38064,868
device msubckt nfet_03v3 14000 -28246 14001 -28245  "SAR_logic_dac_0.VSSD" "a_6744_n28014.t5" 112 0 "a_8972_n28246.t1" 312 38064,868 "a_14056_n28246#" 312 38064,868
device msubckt pfet_03v3 -26048 -1814 -26047 -1813  "VDDD.t838" "a_n29878_n1986.t7" 440 0 "a_n28602_n1950.t1" 780 101400,1820 "VDDD.t839" 780 101400,1820
device msubckt nfet_03v3 68688 -7350 68689 -7349  "SAR_logic_dac_0.VSSD" "a_66122_n1986.t7" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t5" 312 38064,868 "a_67352_n7430#" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 37480 -69998 37481 -69997  "None" "a_9107_n62067.t14" 7264 0 "a_n61752_n40600.t1" -2724 186240,3050
device msubckt pfet_03v3 13192 -39340 13193 -39339  "VDDD.t345" "a_12112_n40380.t4" 112 0 "a_13062_n39340.t20" 780 101400,1820 "a_13248_n40600.t19" 780 101400,1820
device msubckt nfet_03v3 -81512 10796 -81511 10797  "SAR_logic_dac_0.VSSD" "Reset.t83" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t8" 312 38064,868
device msubckt pfet_03v3 48740 7948 48741 7949  "VDDD.t718" "a_38108_7810.t5" 112 0 "a_44018_7948.t0" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t4" 780 101400,1820
device msubckt nfet_03v3 46488 10796 46489 10797  "SAR_logic_dac_0.VSSD" "Reset.t82" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t8" 312 38064,868
device msubckt nfet_03v3 8152 -7080 8153 -7079  "SAR_logic_dac_0.VSSD" "a_7388_n7080.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_8208_n7080.t1" 312 38064,868
device msubckt pfet_03v3 42524 12056 42525 12057  "VDDD.t939" "Reset.t81" 112 0 "a_41964_12056#" 780 101400,1820 "a_41964_10796.t4" 780 101400,1820
device msubckt nfet_03v3 57056 -40380 57057 -40379  "SAR_logic_dac_0.VSSD" "a_56362_n40380.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_57112_n40380.t0" 312 38064,868
device msubckt nfet_03v3 -13160 -3204 -13159 -3203  "SAR_logic_dac_0.VSSD" "a_n23792_n2836.t7" 112 0 "a_n17882_n1944.t1" 312 38064,868 "a_n88834_12056.t12" 312 38064,868
device msubckt pfet_03v3 -32944 -39680 -32943 -39679  "VDDD.t824" "a_n33638_n40380.t5" 112 0 "VDDD.t825" 780 101400,1820 "a_n32888_n40380.t1" 780 101400,1820
device msubckt pfet_03v3 55544 -26986 55545 -26985  "VDDD.t605" "a_53972_n28246.t6" 112 0 "VDDD.t606" 780 101400,1820 "a_55600_n26986#" 780 101400,1820
device msubckt nfet_03v3 -58768 11028 -58767 11029  "SAR_logic_dac_0.VSSD" "a_n59612_11030.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n58712_11028.t1" 312 38064,868
device msubckt nfet_03v3 -46760 -3204 -46759 -3203  "SAR_logic_dac_0.VSSD" "a_n49882_n1944.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n51172_n3204.t3" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -38560 -64958 -38559 -64957  "None" "a_n3766_n71400.t45" 7264 0 "a_n46938_n39340.t4" -2724 186240,3050
device msubckt pfet_03v3 15606 -39680 15607 -39679  "VDDD.t348" "a_14578_n40600#" 112 0 "VDDD.t349" 780 101400,1820 "a_15662_n40380#" 780 101400,1820
device msubckt pfet_03v3 -18636 12056 -18635 12057  "VDDD.t573" "a_n26712_11028.t7" 112 0 "a_n23664_10796.t1" 780 101400,1820 "a_n18580_10796#" 780 101400,1820
device msubckt pfet_03v3 20084 -2272 20085 -2271  "VDDD.t764" "a_8208_n2836.t7" 112 0 "a_8208_n2082.t1" 780 101400,1820 "VDDD.t765" 780 101400,1820
device msubckt pfet_03v3 30124 -26986 30125 -26985  "VDDD.t46" "clks.t64" 112 0 "VDDD.t47" 780 101400,1820 "a_30180_n26986#" 780 101400,1820
device msubckt pfet_03v3 13747 -62288 13748 -62287  "VDDD.t648" "a_8997_n61931.t11" 112 0 "a_12789_n62288.t4" 780 101400,1820 "a_12789_n61114.t4" 780 101400,1820
device msubckt pfet_03v3 16108 -61114 16109 -61113  "VDDD.t624" "a_12789_n62288.t12" 112 0 "VDDD.t625" 780 101400,1820 "a_14736_n61114.t0" 780 101400,1820
device msubckt nfet_03v3 -90768 11028 -90767 11029  "SAR_logic_dac_0.VSSD" "a_n91612_11030.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n90712_11028.t0" 312 38064,868
device msubckt pfet_03v3 44772 -1944 44773 -1943  "VDDD.t950" "a_40208_n2836.t7" 112 0 "a_40090_n1944#" 780 101400,1820 "a_44828_n3204.t4" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 47560 -69998 47561 -69997  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t0" -2724 186240,3050
device msubckt nfet_03v3 18572 -63495 18573 -63494  "SAR_logic_dac_0.VSSD" "a_n88834_12056.t25" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_18628_n63495#" 312 38064,868
device msubckt nfet_03v3 -694 -62170 -693 -62169  "SAR_logic_dac_0.VSSD" "A.t0" 800 0 "a_n816_n62796#" 312 38064,868 "a_n2025_n63804#" 312 38064,868
device msubckt pfet_03v3 -36084 -26986 -36083 -26985  "VDDD.t172" "Set.t126" 112 0 "VDDD.t173" 780 101400,1820 "a_n36028_n26986#" 780 101400,1820
device msubckt nfet_03v3 31862 -40600 31863 -40599  "SAR_logic_dac_0.VSSD" "a_27112_n40380.t4" 112 0 "a_30662_n40380#" 312 38064,868 "a_28248_n40600.t11" 312 38064,868
device msubckt nfet_03v3 52016 -7312 52017 -7311  "SAR_logic_dac_0.VSSD" "a_39388_n7080.t7" 112 0 "a_50284_n7312.t4" 312 38064,868 "a_47520_n7312.t3" 312 38064,868
device msubckt pfet_03v3 -50636 12056 -50635 12057  "VDDD.t232" "a_n58712_11028.t7" 112 0 "a_n55664_10796.t2" 780 101400,1820 "a_n50580_10796#" 780 101400,1820
device msubckt pfet_03v3 56002 12152 56003 12153  "VDDD.t799" "a_36388_11030.t6" 112 0 "a_n1938_n39340.t5" 780 101400,1820 "VCM.t14" 780 101400,1820
device msubckt nfet_03v3 11109 -63033 11110 -63032  "SAR_logic_dac_0.VSSD" "a_n3766_n71400.t44" 112 0 "a_9175_n63033.t7" 620 75640,1484 "a_8997_n63033.t1" 620 75640,1484
device msubckt nfet_03v3 31764 -28246 31765 -28245  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t12" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_31820_n28246.t4" 312 38064,868
device msubckt nfet_03v3 27524 -28246 27525 -28245  "SAR_logic_dac_0.VSSD" "a_21744_n28014.t5" 112 0 "a_25600_n28246.t4" 312 38064,868 "a_22988_n28246.t2" 312 38064,868
device msubckt pfet_03v3 22932 -26986 22933 -26985  "VDDD.t236" "a_21744_n28014.t4" 112 0 "a_15180_n28246.t4" 780 101400,1820 "a_22988_n28246.t3" 780 101400,1820
device msubckt nfet_03v3 12624 -7312 12625 -7311  "SAR_logic_dac_0.VSSD" "Reset.t80" 112 0 "a_12064_n7312.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 12486 -71400 12487 -71399  "SAR_logic_dac_0.VSSD" "a_2716_n69502#" 112 0 "a_9280_n69596#" 312 38064,868 "a_10462_n71400.t5" 312 38064,868
device msubckt pfet_03v3 35440 11730 35441 11731  "VDDD.t385" "a_n14820_n28246.t11" 112 0 "VDDD.t386" 780 101400,1820 "a_35496_11030.t1" 780 101400,1820
device msubckt pfet_03v3 -59312 -6090 -59311 -6089  "VDDD.t639" "a_n61878_n2740.t6" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t6" 780 101400,1820 "a_n60648_n7430#" 780 101400,1820
device msubckt pfet_03v3 -44260 -26986 -44259 -26985  "VDDD.t969" "a_n45944_n28246#" 112 0 "a_n44820_n26986#" 780 101400,1820 "a_n44820_n28246.t3" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 34120 -64958 34121 -64957  "None" "a_9107_n62067.t30" 7264 0 "a_n31752_n40600.t3" -2724 186240,3050
device msubckt nfet_03v3 -3954 -64206 -3953 -64205  "SAR_logic_dac_0.VSSD" "clks.t63" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n3898_n64206.t2" 312 38064,868
device msubckt pfet_03v3 -9426 12186 -9425 12187  "VDDD.t859" "a_n11760_12186.t3" 440 0 "VDDD.t860" 780 101400,1820 "a_n31938_n39340.t10" 780 101400,1820
device msubckt pfet_03v3 -14796 -6052 -14795 -6051  "VDDD.t560" "a_n16480_n7312.t5" 112 0 "a_n15356_n6052#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t1" 780 101400,1820
device msubckt pfet_03v3 15280 -61114 15281 -61113  "VDDD.t622" "a_12789_n62288.t11" 112 0 "VDDD.t623" 780 101400,1820 "a_14736_n61114.t1" 780 101400,1820
device msubckt pfet_03v3 -53312 -27314 -53311 -27313  "VDDD.t643" "a_n54076_n28014.t7" 112 0 "VDDD.t644" 780 101400,1820 "a_n53256_n28014.t1" 780 101400,1820
device msubckt nfet_03v3 5104 6920 5105 6921  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t6" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -32476 -28246 -32475 -28245  "SAR_logic_dac_0.VSSD" "a_n38256_n28014.t5" 112 0 "a_n34400_n28246.t2" 312 38064,868 "a_n37012_n28246.t1" 312 38064,868
device msubckt nfet_03v3 -28236 -28246 -28235 -28245  "SAR_logic_dac_0.VSSD" "a_n29820_n28246.t12" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n28180_n28246.t0" 312 38064,868
device msubckt pfet_03v3 -51852 7948 -51851 7949  "VDDD.t971" "a_n57892_7056.t7" 112 0 "a_n51982_7948.t3" 780 101400,1820 "a_n51796_6688.t4" 780 101400,1820
device msubckt pfet_03v3 -24708 7948 -24707 7949  "VDDD.t171" "Set.t125" 112 0 "a_n25824_6688.t0" 780 101400,1820 "a_n24652_7948#" 780 101400,1820
device msubckt nfet_03v3 -56092 6688 -56091 6689  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t5" 112 0 "a_n57824_6688.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -3694 -39680 -3693 -39679  "VDDD.t383" "a_n14820_n28246.t10" 112 0 "VDDD.t384" 780 101400,1820 "a_n3638_n40380.t1" 780 101400,1820
device msubckt pfet_03v3 31862 -39340 31863 -39339  "VDDD.t657" "a_26362_n40380.t6" 112 0 "a_30662_n40380#" 780 101400,1820 "a_28248_n40600.t10" 780 101400,1820
device msubckt nfet_03v3 -43096 -2972 -43095 -2971  "SAR_logic_dac_0.VSSD" "a_n61878_n1986.t7" 112 0 "a_n55792_n2836.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 9532 -26986 9533 -26985  "VDDD.t854" "a_7988_n28246.t5" 112 0 "a_8972_n26986#" 780 101400,1820 "a_8972_n28246.t4" 780 101400,1820
device msubckt nfet_03v3 51688 -28014 51689 -28013  "SAR_logic_dac_0.VSSD" "a_50924_n28014.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_51744_n28014.t0" 312 38064,868
device msubckt pfet_03v3 -23068 7948 -23067 7949  "VDDD.t322" "a_n26010_7948.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t1" 780 101400,1820 "a_n23012_7948#" 780 101400,1820
device msubckt pfet_03v3 -18488 7948 -18487 7949  "VDDD.t938" "Reset.t79" 112 0 "a_n19796_6688.t3" 780 101400,1820 "a_n18432_7948#" 780 101400,1820
device msubckt nfet_03v3 -18694 -40380 -18693 -40379  "SAR_logic_dac_0.VSSD" "a_n29820_n28246.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n18638_n40380.t0" 312 38064,868
device msubckt nfet_03v3 47756 6688 47757 6689  "SAR_logic_dac_0.VSSD" "Set.t124" 112 0 "a_42728_6688.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 44200 -64958 44201 -64957  "None" "m4_42400_n66758#" 7264 0 "a_73248_n40600.t0" -2724 193280,3114
device msubckt nfet_03v3 -10552 10892 -10551 10893  "SAR_logic_dac_0.VSSD" "a_n27612_11030.t7" 112 0 "a_n11760_12186.t2" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t5" 312 38064,868
device msubckt pfet_03v3 -48896 12056 -48895 12057  "VDDD.t356" "a_n50580_10796#" 112 0 "a_n49456_12056#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t1" 780 101400,1820
device msubckt nfet_03v3 -27312 -3108 -27311 -3107  "SAR_logic_dac_0.VSSD" "a_n29878_n1986.t6" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t4" 312 38064,868 "a_n28602_n1950.t0" 312 38064,868
device msubckt pfet_03v3 -9132 -27314 -9131 -27313  "VDDD.t416" "Valid.t22" 112 0 "VDDD.t417" 780 101400,1820 "a_n9076_n28014.t1" 780 101400,1820
device msubckt nfet_03v3 54696 -2970 54697 -2969  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t11" 112 0 "a_34122_n2740.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 1340 -67200 1341 -67199  "None" "a_5136_n69460.t2" 14912 0 "a_2656_n71400.t4" -5592 364074,5770
device msubckt nfet_03v3 79104 10796 79105 10797  "SAR_logic_dac_0.VSSD" "a_77420_10796#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t7" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 22620 6630 22621 6631  "SAR_logic_dac_0.VSSD" "a_20438_6650#" 440 0 "a_n16938_n39340.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 62380 -28246 62381 -28245  "SAR_logic_dac_0.VSSD" "Set.t123" 112 0 "a_61820_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 16740 6688 16741 6689  "SAR_logic_dac_0.VSSD" "a_6108_7056.t6" 112 0 "a_12018_7948.t1" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t7" 312 38064,868
device msubckt pfet_03v3 -12620 -26986 -12619 -26985  "VDDD.t170" "Set.t122" 112 0 "a_n13180_n26986#" 780 101400,1820 "a_n13180_n28246.t1" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -36880 -69998 -36879 -69997  "None" "a_n3766_n71400.t43" 7264 0 "a_n31938_n39340.t0" -2724 186240,3050
device msubckt nfet_03v3 15446 -71400 15447 -71399  "SAR_logic_dac_0.VSSD" "a_9160_n69460.t9" 112 0 "a_9107_n62067.t9" 1200 146400,2644 "Vinn.t0" 1200 146400,2644
device msubckt pfet_03v3 -80896 12056 -80895 12057  "VDDD.t822" "a_n82580_10796#" 112 0 "a_n81456_12056#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t6" 780 101400,1820
device msubckt nfet_03v3 -19376 -7312 -19375 -7311  "SAR_logic_dac_0.VSSD" "Reset.t78" 112 0 "a_n19936_n7312.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -41426 12186 -41425 12187  "VDDD.t325" "a_n43760_12186.t3" 440 0 "VDDD.t326" 780 101400,1820 "a_n46938_n39340.t1" 780 101400,1820
device msubckt pfet_03v3 42056 -39680 42057 -39679  "VDDD.t745" "a_41362_n40380.t6" 112 0 "VDDD.t746" 780 101400,1820 "a_42112_n40380.t1" 780 101400,1820
device msubckt pfet_03v3 -80860 7948 -80859 7949  "VDDD.t323" "a_n83982_7948.t5" 112 0 "a_n85272_6688.t2" 780 101400,1820 "a_n80804_7948#" 780 101400,1820
device msubckt nfet_03v3 -46000 -28246 -45999 -28245  "SAR_logic_dac_0.VSSD" "a_n53256_n28014.t5" 112 0 "a_n51028_n28246.t1" 312 38064,868 "a_n45944_n28246#" 312 38064,868
device msubckt nfet_03v3 -80244 6688 -80243 6689  "SAR_logic_dac_0.VSSD" "Set.t121" 112 0 "a_n85272_6688.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -18840 -26986 -18839 -26985  "VDDD.t45" "clks.t62" 112 0 "a_n19400_n26986#" 780 101400,1820 "a_n19400_n28246.t0" 780 101400,1820
device msubckt nfet_03v3 8280 10796 8281 10797  "SAR_logic_dac_0.VSSD" "Set.t120" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_8336_10796.t2" 312 38064,868
device msubckt nfet_03v3 -23312 -28014 -23311 -28013  "SAR_logic_dac_0.VSSD" "a_n24076_n28014.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n23256_n28014.t1" 312 38064,868
device msubckt nfet_03v3 -51376 -7312 -51375 -7311  "SAR_logic_dac_0.VSSD" "Reset.t77" 112 0 "a_n51936_n7312.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 76008 -7312 76009 -7311  "SAR_logic_dac_0.VSSD" "a_74436_n7312.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_76064_n7312.t4" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -23440 -64958 -23439 -64957  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t4" -2724 186240,3050
device msubckt nfet_03v3 -26448 -28246 -26447 -28245  "SAR_logic_dac_0.VSSD" "a_n39076_n28014.t6" 112 0 "a_n28180_n28246.t3" 312 38064,868 "a_n30944_n28246#" 312 38064,868
device msubckt nfet_03v3 49240 -3204 49241 -3203  "SAR_logic_dac_0.VSSD" "a_46118_n1944.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_44828_n3204.t0" 312 38064,868
device msubckt pfet_03v3 41908 12056 41909 12057  "VDDD.t528" "a_40336_10796.t6" 112 0 "VDDD.t529" 780 101400,1820 "a_41964_12056#" 780 101400,1820
device msubckt nfet_03v3 -702 -71400 -701 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "Vcom.t5" 1200 146400,2644 "a_n3766_n71400.t5" 1200 146400,2644
device msubckt pfet_03v3 17808 -62487 17809 -62486  "VDDD.t729" "a_12909_n61250.t12" 112 0 "VDDD.t730" 780 101400,1820 "a_n88834_12056.t19" 780 101400,1820
device msubckt pfet_03v3 78128 7948 78129 7949  "VDDD.t429" "a_74728_6688.t6" 112 0 "a_77568_7948#" 780 101400,1820 "VDDD.t430" 780 101400,1820
device msubckt nfet_03v3 -11984 -7312 -11983 -7311  "SAR_logic_dac_0.VSSD" "a_n24612_n7080.t7" 112 0 "a_n13716_n7312.t2" 312 38064,868 "a_n16480_n7312.t0" 312 38064,868
device msubckt nfet_03v3 -58138 -40600 -58137 -40599  "SAR_logic_dac_0.VSSD" "a_n62888_n40380.t4" 112 0 "a_n59338_n40380#" 312 38064,868 "a_n61752_n40600.t17" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 32440 -69998 32441 -69997  "None" "a_9107_n62067.t29" 7264 0 "a_n46752_n40600.t0" -2724 186240,3050
device msubckt pfet_03v3 -58896 7620 -58895 7621  "VDDD.t464" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 780 101400,1820 "VDDD.t465" 780 101400,1820
device msubckt nfet_03v3 71908 6688 71909 6689  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t6" 112 0 "a_70176_6688.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 18844 -6052 18845 -6051  "VDDD.t169" "Set.t119" 112 0 "a_18284_n6052#" 780 101400,1820 "a_18284_n7312.t0" 780 101400,1820
device msubckt nfet_03v3 -21992 -3204 -21991 -3203  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t12" 112 0 "a_n23724_n3204.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 81240 -3204 81241 -3203  "SAR_logic_dac_0.VSSD" "a_78118_n1944.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_76828_n3204.t3" 312 38064,868
device msubckt pfet_03v3 -45196 7620 -45195 7621  "VDDD.t43" "clks.t61" 112 0 "a_n57892_7056.t1" 780 101400,1820 "VDDD.t44" 780 101400,1820
device msubckt pfet_03v3 42524 -26986 42525 -26985  "VDDD.t269" "a_35924_n28014.t7" 112 0 "a_40600_n28246.t1" 780 101400,1820 "a_37988_n28246.t1" 780 101400,1820
device msubckt pfet_03v3 -15256 12056 -15255 12057  "VDDD.t168" "Set.t118" 112 0 "a_n15816_12056#" 780 101400,1820 "a_n15816_10796.t3" 780 101400,1820
device msubckt pfet_03v3 66134 -1848 66135 -1847  "VDDD.t871" "a_66122_n1986.t6" 112 0 "VCM.t18" 780 101400,1820 "a_28062_n39340.t11" 780 101400,1820
device msubckt pfet_03v3 -47412 -6052 -47411 -6051  "VDDD.t936" "Reset.t76" 112 0 "VDDD.t937" 780 101400,1820 "a_n47356_n6052#" 780 101400,1820
device msubckt pfet_03v3 -84132 -27314 -84131 -27313  "VDDD.t414" "Valid.t21" 112 0 "VDDD.t415" 780 101400,1820 "a_n84076_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 68916 -26986 68917 -26985  "VDDD.t166" "Set.t117" 112 0 "VDDD.t167" 780 101400,1820 "a_68972_n26986#" 780 101400,1820
device msubckt nfet_03v3 84084 -2972 84085 -2971  "SAR_logic_dac_0.VSSD" "a_72208_n2836.t7" 112 0 "a_72208_n2082.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 7296 10796 7297 10797  "SAR_logic_dac_0.VSSD" "a_5288_11028.t7" 112 0 "a_n88834_12056.t5" 312 38064,868 "a_7352_10796.t2" 312 38064,868
device msubckt pfet_03v3 50844 -6052 50845 -6051  "VDDD.t165" "Set.t116" 112 0 "a_50284_n6052#" 780 101400,1820 "a_50284_n7312.t1" 780 101400,1820
device msubckt nfet_03v3 30740 -28246 30741 -28245  "SAR_logic_dac_0.VSSD" "a_29056_n28246#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 41392 -1944 41393 -1943  "VDDD.t164" "Set.t115" 112 0 "a_40276_n3204.t0" 780 101400,1820 "a_41448_n1944#" 780 101400,1820
device msubckt nfet_03v3 -52068 -28246 -52067 -28245  "SAR_logic_dac_0.VSSD" "a_n54076_n28014.t6" 112 0 "a_n60570_11594.t4" 312 38064,868 "a_n52012_n28246.t3" 312 38064,868
device msubckt pfet_03v3 74380 -6052 74381 -6051  "VDDD.t162" "Set.t114" 112 0 "VDDD.t163" 780 101400,1820 "a_74436_n6052#" 780 101400,1820
device msubckt pfet_03v3 -43236 -26986 -43235 -26985  "VDDD.t222" "a_n44820_n28246.t12" 112 0 "VDDD.t223" 780 101400,1820 "a_n43180_n26986#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -33520 -64958 -33519 -64957  "None" "a_n3766_n71400.t42" 7264 0 "a_n73502_6630.t4" -2724 186240,3050
device msubckt pfet_03v3 -58138 -39340 -58137 -39339  "VDDD.t689" "a_n63638_n40380.t6" 112 0 "a_n59338_n40380#" 780 101400,1820 "a_n61752_n40600.t19" 780 101400,1820
device msubckt nfet_03v3 -13068 11028 -13067 11029  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t12" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 312 38064,868
device msubckt pfet_03v3 -77068 11728 -77067 11729  "VDDD.t244" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t12" 112 0 "VDDD.t245" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 780 101400,1820
device msubckt nfet_03v3 20904 -2972 20905 -2971  "SAR_logic_dac_0.VSSD" "a_2122_n1986.t6" 112 0 "a_8208_n2836.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -42196 -2970 -42195 -2969  "SAR_logic_dac_0.VSSD" "a_n61878_n2740.t5" 112 0 "a_n61878_n1986.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 45124 -28246 45125 -28245  "SAR_logic_dac_0.VSSD" "clks.t60" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_22686_n2406.t0" 312 38064,868
device msubckt pfet_03v3 -49456 -26986 -49455 -26985  "VDDD.t612" "a_n51028_n28246.t6" 112 0 "VDDD.t613" 780 101400,1820 "a_n49400_n26986#" 780 101400,1820
device msubckt pfet_03v3 77988 -6052 77989 -6051  "VDDD.t481" "a_71388_n7080.t6" 112 0 "a_76064_n7312.t0" 780 101400,1820 "a_73452_n7312.t1" 780 101400,1820
device msubckt nfet_03v3 -44876 -28246 -44875 -28245  "SAR_logic_dac_0.VSSD" "clks.t59" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n44820_n28246.t0" 312 38064,868
device msubckt pfet_03v3 -22452 7948 -22451 7949  "VDDD.t934" "Reset.t75" 112 0 "a_n23012_7948#" 780 101400,1820 "VDDD.t935" 780 101400,1820
device msubckt pfet_03v3 7908 7948 7909 7949  "VDDD.t520" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t5" 112 0 "a_7348_7948#" 780 101400,1820 "VDDD.t521" 780 101400,1820
device msubckt nfet_03v3 -13772 -7312 -13771 -7311  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n13716_n7312.t3" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -16720 -68318 -16719 -68317  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t5" -2724 186240,3050
device msubckt pfet_03v3 -17872 7948 -17871 7949  "VDDD.t507" "a_n21272_6688.t6" 112 0 "a_n18432_7948#" 780 101400,1820 "VDDD.t508" 780 101400,1820
device msubckt pfet_03v3 53448 12152 53449 12153  "VDDD.t698" "a_35496_11030.t7" 112 0 "a_52240_12186.t0" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t1" 780 101400,1820
device msubckt nfet_03v3 37232 11028 37233 11029  "SAR_logic_dac_0.VSSD" "a_36388_11030.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_37288_11028.t1" 312 38064,868
device msubckt nfet_03v3 5754 -7350 5755 -7349  "SAR_logic_dac_0.VSSD" "a_2122_n2740.t6" 440 0 "a_3352_n7430#" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 37932 -28246 37933 -28245  "SAR_logic_dac_0.VSSD" "a_35924_n28014.t6" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t0" 312 38064,868 "a_37988_n28246.t0" 312 38064,868
device msubckt pfet_03v3 5952 -1814 5953 -1813  "VDDD.t372" "a_2122_n1986.t5" 440 0 "a_3398_n1950.t0" 780 101400,1820 "VDDD.t373" 780 101400,1820
device msubckt nfet_03v3 -59260 -28246 -59259 -28245  "SAR_logic_dac_0.VSSD" "a_n60944_n28246#" 112 0 "a_n60570_11594.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 73396 -6052 73397 -6051  "VDDD.t257" "a_72208_n7080.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t0" 780 101400,1820 "a_73452_n7312.t2" 780 101400,1820
device msubckt nfet_03v3 2380 -28246 2381 -28245  "SAR_logic_dac_0.VSSD" "Set.t113" 112 0 "a_1820_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 72220 -1944 72221 -1943  "VDDD.t313" "a_72208_n2082.t5" 112 0 "a_72090_n1944#" 780 101400,1820 "a_72276_n3204.t0" 780 101400,1820
device msubckt pfet_03v3 78488 12056 78489 12057  "VDDD.t932" "Reset.t74" 112 0 "VDDD.t933" 780 101400,1820 "a_78544_12056#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -21760 -69998 -21759 -69997  "None" "m4_n28600_n66758#" 7264 0 "a_28062_n39340.t3" -2724 186240,3050
device msubckt nfet_03v3 -21004 -7312 -21003 -7311  "SAR_logic_dac_0.VSSD" "a_n22548_n7312.t5" 112 0 "a_n21564_n7312.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 21032 -7080 21033 -7079  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 43192 -40600 43193 -40599  "SAR_logic_dac_0.VSSD" "a_41362_n40380.t5" 112 0 "a_34190_n3108.t8" 312 38064,868 "a_43248_n40600.t6" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 52600 -69998 52601 -69997  "None" "m4_42400_n66758#" 7264 0 "a_28248_n40600.t1" -2724 186240,3050
device msubckt pfet_03v3 -59668 11730 -59667 11731  "VDDD.t65" "a_n60504_11030.t5" 112 0 "VDDD.t66" 780 101400,1820 "a_n59612_11030.t1" 780 101400,1820
device msubckt nfet_03v3 43032 -3204 43033 -3203  "SAR_logic_dac_0.VSSD" "a_40090_n1944#" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t0" 312 38064,868
device msubckt nfet_03v3 -54604 -7312 -54603 -7311  "SAR_logic_dac_0.VSSD" "a_n56612_n7080.t7" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t7" 312 38064,868 "a_n54548_n7312.t2" 312 38064,868
device msubckt pfet_03v3 -23848 -6380 -23847 -6379  "VDDD.t805" "a_n24612_n7080.t6" 112 0 "VDDD.t806" 780 101400,1820 "a_n23792_n7080.t1" 780 101400,1820
device msubckt pfet_03v3 -61000 -26986 -60999 -26985  "VDDD.t626" "a_n69076_n28014.t7" 112 0 "a_n66028_n28246.t3" 780 101400,1820 "a_n60944_n28246#" 780 101400,1820
device msubckt nfet_03v3 -24796 -2972 -24795 -2971  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t11" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -54132 -28014 -54131 -28013  "SAR_logic_dac_0.VSSD" "Valid.t20" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n54076_n28014.t0" 312 38064,868
device msubckt nfet_03v3 -18012 -7312 -18011 -7311  "SAR_logic_dac_0.VSSD" "a_n23792_n7080.t5" 112 0 "a_n19936_n7312.t4" 312 38064,868 "a_n22548_n7312.t2" 312 38064,868
device msubckt nfet_03v3 50868 -28014 50869 -28013  "SAR_logic_dac_0.VSSD" "Valid.t19" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_50924_n28014.t0" 312 38064,868
device msubckt nfet_03v3 18804 6920 18805 6921  "SAR_logic_dac_0.VSSD" "clks.t58" 112 0 "a_6108_7056.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 338 -71400 339 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "Vcom.t6" 1200 146400,2644 "a_n3766_n71400.t6" 1200 146400,2644
device msubckt pfet_03v3 15612 -1944 15613 -1943  "VDDD.t931" "Reset.t73" 112 0 "a_14304_n3204.t4" 780 101400,1820 "a_15668_n1944#" 780 101400,1820
device msubckt pfet_03v3 -35468 -26986 -35467 -26985  "VDDD.t957" "a_n37012_n28246.t5" 112 0 "a_n36028_n26986#" 780 101400,1820 "a_n36028_n28246.t3" 780 101400,1820
device msubckt nfet_03v3 63552 -28246 63553 -28245  "SAR_logic_dac_0.VSSD" "a_50924_n28014.t6" 112 0 "a_61820_n28246.t0" 312 38064,868 "a_59056_n28246#" 312 38064,868
device msubckt pfet_03v3 -41448 -26986 -41447 -26985  "VDDD.t641" "a_n53256_n28014.t4" 112 0 "a_n43180_n28246.t4" 780 101400,1820 "a_n45944_n28246#" 780 101400,1820
device msubckt nfet_03v3 -2262 -71400 -2261 -71399  "SAR_logic_dac_0.VSSD" "a_n3310_n70140.t9" 112 0 "Vinp.t0" 1200 146400,2644 "a_n3766_n71400.t0" 1200 146400,2644
device msubckt pfet_03v3 -91668 11730 -91667 11731  "VDDD.t335" "a_n92504_11030.t5" 112 0 "VDDD.t336" 780 101400,1820 "a_n91612_11030.t0" 780 101400,1820
device msubckt pfet_03v3 40152 -6380 40153 -6379  "VDDD.t847" "a_39388_n7080.t6" 112 0 "VDDD.t848" 780 101400,1820 "a_40208_n7080.t1" 780 101400,1820
device msubckt nfet_03v3 46128 6688 46129 6689  "SAR_logic_dac_0.VSSD" "a_42728_6688.t6" 112 0 "a_44204_6688.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 44000 -28246 44001 -28245  "SAR_logic_dac_0.VSSD" "a_36744_n28014.t5" 112 0 "a_38972_n28246.t2" 312 38064,868 "a_44056_n28246#" 312 38064,868
device msubckt nfet_03v3 -50012 -7312 -50011 -7311  "SAR_logic_dac_0.VSSD" "a_n55792_n7080.t5" 112 0 "a_n51936_n7312.t1" 312 38064,868 "a_n54548_n7312.t1" 312 38064,868
device msubckt pfet_03v3 78248 -1944 78249 -1943  "VDDD.t867" "a_72208_n2836.t6" 112 0 "a_78118_n1944.t2" 780 101400,1820 "a_78304_n3204.t2" 780 101400,1820
device msubckt pfet_03v3 77512 7948 77513 7949  "VDDD.t930" "Reset.t72" 112 0 "a_76204_6688.t2" 780 101400,1820 "a_77568_7948#" 780 101400,1820
device msubckt nfet_03v3 9720 -64119 9721 -64118  "SAR_logic_dac_0.VSSD" "a_2738_n63132.t10" 112 0 "SAR_logic_dac_0.VSSD" 620 75640,1484 "a_9175_n63033.t14" 620 75640,1484
device msubckt nfet_03v3 -20968 -3204 -20967 -3203  "SAR_logic_dac_0.VSSD" "a_n23910_n1944#" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t5" 312 38064,868
device msubckt pfet_03v3 43192 -39340 43193 -39339  "VDDD.t810" "a_42112_n40380.t4" 112 0 "a_34190_n3108.t10" 780 101400,1820 "a_43248_n40600.t5" 780 101400,1820
device msubckt pfet_03v3 5104 7620 5105 7621  "VDDD.t800" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 780 101400,1820 "VDDD.t801" 780 101400,1820
device msubckt pfet_03v3 -48388 -1944 -48387 -1943  "VDDD.t929" "Reset.t71" 112 0 "a_n49696_n3204.t2" 780 101400,1820 "a_n48332_n1944#" 780 101400,1820
device msubckt pfet_03v3 -8312 -27314 -8311 -27313  "VDDD.t329" "a_n9076_n28014.t7" 112 0 "VDDD.t330" 780 101400,1820 "a_n8256_n28014.t1" 780 101400,1820
device msubckt nfet_03v3 48588 -7312 48589 -7311  "SAR_logic_dac_0.VSSD" "Reset.t70" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t2" 312 38064,868
device msubckt pfet_03v3 26306 -39680 26307 -39679  "VDDD.t976" "a_15180_n28246.t12" 112 0 "VDDD.t977" 780 101400,1820 "a_26362_n40380.t1" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -31840 -69998 -31839 -69997  "None" "a_n3766_n71400.t41" 7264 0 "a_n73502_6630.t5" -2724 186240,3050
device msubckt nfet_03v3 -27620 -28246 -27619 -28245  "SAR_logic_dac_0.VSSD" "Set.t112" 112 0 "a_n28180_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -53620 -7312 -53619 -7311  "SAR_logic_dac_0.VSSD" "Set.t111" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n53564_n7312.t1" 312 38064,868
device msubckt nfet_03v3 -79872 10796 -79871 10797  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n79816_10796.t0" 312 38064,868
device msubckt nfet_03v3 75648 -3204 75649 -3203  "SAR_logic_dac_0.VSSD" "Reset.t69" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t8" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 8916 -26986 8917 -26985  "VDDD.t160" "Set.t110" 112 0 "VDDD.t161" 780 101400,1820 "a_8972_n26986#" 780 101400,1820
device msubckt pfet_03v3 -62944 -39680 -62943 -39679  "VDDD.t687" "a_n63638_n40380.t5" 112 0 "VDDD.t688" 780 101400,1820 "a_n62888_n40380.t1" 780 101400,1820
device msubckt nfet_03v3 -89948 11028 -89947 11029  "SAR_logic_dac_0.VSSD" "a_n90712_11028.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n89892_11028.t0" 312 38064,868
device msubckt nfet_03v3 80588 -7312 80589 -7311  "SAR_logic_dac_0.VSSD" "Reset.t68" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t0" 312 38064,868
device msubckt pfet_03v3 15464 -6052 15465 -6051  "VDDD.t750" "a_7388_n7080.t6" 112 0 "a_10436_n7312.t3" 780 101400,1820 "a_15520_n7312.t1" 780 101400,1820
device msubckt pfet_03v3 45606 -39680 45607 -39679  "VDDD.t395" "a_44578_n40600#" 112 0 "VDDD.t396" 780 101400,1820 "a_45662_n40380#" 780 101400,1820
device msubckt pfet_03v3 -19992 -6052 -19991 -6051  "VDDD.t762" "a_n21564_n7312.t6" 112 0 "VDDD.t763" 780 101400,1820 "a_n19936_n6052#" 780 101400,1820
device msubckt pfet_03v3 60124 -26986 60125 -26985  "VDDD.t41" "clks.t57" 112 0 "VDDD.t42" 780 101400,1820 "a_60180_n26986#" 780 101400,1820
device msubckt pfet_03v3 -23780 -1944 -23779 -1943  "VDDD.t812" "a_n23792_n2082.t5" 112 0 "a_n23910_n1944#" 780 101400,1820 "a_n23724_n3204.t3" 780 101400,1820
device msubckt nfet_03v3 -47772 -3204 -47771 -3203  "SAR_logic_dac_0.VSSD" "a_n51172_n3204.t6" 112 0 "a_n49696_n3204.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -66084 -26986 -66083 -26985  "VDDD.t158" "Set.t109" 112 0 "VDDD.t159" 780 101400,1820 "a_n66028_n26986#" 780 101400,1820
device msubckt nfet_03v3 61862 -40600 61863 -40599  "SAR_logic_dac_0.VSSD" "a_57112_n40380.t4" 112 0 "a_60662_n40380#" 312 38064,868 "a_58248_n40600.t2" 312 38064,868
device msubckt nfet_03v3 -87104 10796 -87103 10797  "SAR_logic_dac_0.VSSD" "a_n88648_10796.t5" 112 0 "a_n87664_10796.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -41920 -69998 -41919 -69997  "None" "a_n3766_n71400.t40" 7264 0 "a_n73502_6630.t6" -2724 186240,3050
device msubckt pfet_03v3 -51992 -6052 -51991 -6051  "VDDD.t663" "a_n53564_n7312.t6" 112 0 "VDDD.t664" 780 101400,1820 "a_n51936_n6052#" 780 101400,1820
device msubckt nfet_03v3 61764 -28246 61765 -28245  "SAR_logic_dac_0.VSSD" "a_n9314_n2406.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_61820_n28246.t4" 312 38064,868
device msubckt pfet_03v3 76624 -6052 76625 -6051  "VDDD.t928" "Reset.t67" 112 0 "a_76064_n6052#" 780 101400,1820 "a_76064_n7312.t2" 780 101400,1820
device msubckt nfet_03v3 57524 -28246 57525 -28245  "SAR_logic_dac_0.VSSD" "a_51744_n28014.t5" 112 0 "a_55600_n28246.t3" 312 38064,868 "a_52988_n28246.t3" 312 38064,868
device msubckt pfet_03v3 52932 -26986 52933 -26985  "VDDD.t785" "a_51744_n28014.t4" 112 0 "a_22686_n2406.t4" 780 101400,1820 "a_52988_n28246.t2" 780 101400,1820
device msubckt nfet_03v3 8220 -3204 8221 -3203  "SAR_logic_dac_0.VSSD" "a_8208_n2836.t6" 112 0 "a_8090_n1944#" 312 38064,868 "a_8276_n3204.t4" 312 38064,868
device msubckt pfet_03v3 -74260 -26986 -74259 -26985  "VDDD.t485" "a_n75944_n28246#" 112 0 "a_n74820_n26986#" 780 101400,1820 "a_n92570_11594.t1" 780 101400,1820
device msubckt pfet_03v3 -42552 12152 -42551 12153  "VDDD.t67" "a_n60504_11030.t4" 112 0 "a_n43760_12186.t2" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t7" 780 101400,1820
device msubckt pfet_03v3 -83312 -27314 -83311 -27313  "VDDD.t713" "a_n84076_n28014.t7" 112 0 "VDDD.t714" 780 101400,1820 "a_n83256_n28014.t1" 780 101400,1820
device msubckt nfet_03v3 -62476 -28246 -62475 -28245  "SAR_logic_dac_0.VSSD" "a_n68256_n28014.t5" 112 0 "a_n64400_n28246.t3" 312 38064,868 "a_n67012_n28246.t1" 312 38064,868
device msubckt pfet_03v3 4688 -6090 4689 -6089  "VDDD.t734" "a_2122_n2740.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t5" 780 101400,1820 "a_3352_n7430#" 780 101400,1820
device msubckt nfet_03v3 -58236 -28246 -58235 -28245  "SAR_logic_dac_0.VSSD" "a_n60570_11594.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n58180_n28246.t4" 312 38064,868
device msubckt pfet_03v3 8246 -70888 8247 -70887  "VDDA.t2" "a_3810_n71028.t6" 112 0 "VDDA.t3" 780 101400,1820 "a_2716_n69502#" 780 101400,1820
device msubckt pfet_03v3 36688 -27314 36689 -27313  "VDDD.t267" "a_35924_n28014.t5" 112 0 "VDDD.t268" 780 101400,1820 "a_36744_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 61862 -39340 61863 -39339  "VDDD.t793" "a_56362_n40380.t5" 112 0 "a_60662_n40380#" 780 101400,1820 "a_58248_n40600.t5" 780 101400,1820
device msubckt nfet_03v3 42008 -3204 42009 -3203  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t12" 112 0 "a_40276_n3204.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -47260 7948 -47259 7949  "VDDD.t292" "a_n57892_7810.t5" 112 0 "a_n51982_7948.t0" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t0" 780 101400,1820
device msubckt pfet_03v3 -58768 11728 -58767 11729  "VDDD.t556" "a_n59612_11030.t5" 112 0 "VDDD.t557" 780 101400,1820 "a_n58712_11028.t0" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -4260 -67200 -4259 -67199  "None" "a_5136_n69460.t2" 14912 0 "a_2656_n71400.t5" -5592 364074,5770
device msubckt pfet_03v3 -54608 -1944 -54607 -1943  "VDDD.t157" "Set.t108" 112 0 "a_n55724_n3204.t0" 780 101400,1820 "a_n54552_n1944#" 780 101400,1820
device msubckt nfet_03v3 3552 -28246 3553 -28245  "SAR_logic_dac_0.VSSD" "a_n9076_n28014.t6" 112 0 "a_1820_n28246.t0" 312 38064,868 "a_n944_n28246#" 312 38064,868
device msubckt nfet_03v3 -48694 -40380 -48693 -40379  "SAR_logic_dac_0.VSSD" "a_n60570_11594.t10" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n48638_n40380.t0" 312 38064,868
device msubckt nfet_03v3 -694 -62796 -693 -62795  "SAR_logic_dac_0.VSSD" "a_n3898_n64206.t11" 800 0 "a_n816_n62796#" 312 38064,868 "a_n294_n63300#" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -35200 -69998 -35199 -69997  "None" "a_n3766_n71400.t39" 7264 0 "a_n46938_n39340.t5" -2724 186240,3050
device msubckt pfet_03v3 -16244 7948 -16243 7949  "VDDD.t155" "Set.t107" 112 0 "a_n16804_7948#" 780 101400,1820 "VDDD.t156" 780 101400,1820
device msubckt pfet_03v3 -90768 11728 -90767 11729  "VDDD.t543" "a_n91612_11030.t6" 112 0 "VDDD.t544" 780 101400,1820 "a_n90712_11028.t1" 780 101400,1820
device msubckt pfet_03v3 16108 -62288 16109 -62287  "VDDD.t624" "a_8997_n63033.t11" 112 0 "a_14736_n61114.t4" 780 101400,1820 "a_12909_n61250.t2" 780 101400,1820
device msubckt nfet_03v3 45512 6688 45513 6689  "SAR_logic_dac_0.VSSD" "Reset.t66" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_44204_6688.t2" 312 38064,868
device msubckt nfet_03v3 18932 11028 18933 11029  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t12" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 48744 10796 48745 10797  "SAR_logic_dac_0.VSSD" "Set.t106" 112 0 "a_48184_10796.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -7068 -28246 -7067 -28245  "SAR_logic_dac_0.VSSD" "a_n9076_n28014.t5" 112 0 "a_n14820_n28246.t1" 312 38064,868 "a_n7012_n28246.t1" 312 38064,868
device msubckt pfet_03v3 -2476 -26986 -2475 -26985  "VDDD.t328" "a_n9076_n28014.t4" 112 0 "a_n4400_n28246.t2" 780 101400,1820 "a_n7012_n28246.t0" 780 101400,1820
device msubckt nfet_03v3 11966 -71400 11967 -71399  "SAR_logic_dac_0.VSSD" "a_9160_n69460.t8" 112 0 "a_9280_n69596#" 312 38064,868 "a_10462_n71400.t4" 312 38064,868
device msubckt pfet_03v3 -42620 -26986 -42619 -26985  "VDDD.t154" "Set.t105" 112 0 "a_n43180_n26986#" 780 101400,1820 "a_n43180_n28246.t2" 780 101400,1820
device msubckt nfet_03v3 39292 6688 39293 6689  "SAR_logic_dac_0.VSSD" "Set.t104" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_38176_6688.t2" 312 38064,868
device msubckt nfet_03v3 50932 11028 50933 11029  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 80744 10796 80745 10797  "SAR_logic_dac_0.VSSD" "Set.t103" 112 0 "a_80184_10796.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 15280 -62288 15281 -62287  "VDDD.t622" "a_8997_n63033.t10" 112 0 "a_14736_n61114.t5" 780 101400,1820 "a_12909_n61250.t4" 780 101400,1820
device msubckt pfet_03v3 72056 -39680 72057 -39679  "VDDD.t250" "a_71362_n40380.t6" 112 0 "VDDD.t251" 780 101400,1820 "a_72112_n40380.t1" 780 101400,1820
device msubckt nfet_03v3 -76000 -28246 -75999 -28245  "SAR_logic_dac_0.VSSD" "a_n83256_n28014.t5" 112 0 "a_n81028_n28246.t0" 312 38064,868 "a_n75944_n28246#" 312 38064,868
device msubckt nfet_03v3 -73380 6630 -73379 6631  "SAR_logic_dac_0.VSSD" "a_n75562_6650#" 440 0 "a_n73502_6630.t23" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 76772 -3204 76773 -3203  "SAR_logic_dac_0.VSSD" "a_72208_n2082.t4" 112 0 "a_72090_n1944#" 312 38064,868 "a_76828_n3204.t2" 312 38064,868
device msubckt pfet_03v3 -48840 -26986 -48839 -26985  "VDDD.t40" "clks.t56" 112 0 "a_n49400_n26986#" 780 101400,1820 "a_n49400_n28246.t0" 780 101400,1820
device msubckt nfet_03v3 -26246 -7350 -26245 -7349  "SAR_logic_dac_0.VSSD" "a_n29878_n2740.t7" 440 0 "a_n28648_n7430#" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -16720 -66638 -16719 -66637  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t6" -2724 186240,3050
device msubckt nfet_03v3 9908 10796 9909 10797  "SAR_logic_dac_0.VSSD" "a_8336_10796.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_9964_10796.t4" 312 38064,868
device msubckt pfet_03v3 -42552 7910 -42551 7911  "VDDD.t68" "a_n60504_11030.t3" 112 0 "a_n43562_6650#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t8" 780 101400,1820
device msubckt nfet_03v3 -53312 -28014 -53311 -28013  "SAR_logic_dac_0.VSSD" "a_n54076_n28014.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n53256_n28014.t0" 312 38064,868
device msubckt nfet_03v3 -56448 -28246 -56447 -28245  "SAR_logic_dac_0.VSSD" "a_n69076_n28014.t6" 112 0 "a_n58180_n28246.t3" 312 38064,868 "a_n60944_n28246#" 312 38064,868
device msubckt nfet_03v3 74672 6688 74673 6689  "SAR_logic_dac_0.VSSD" "a_70108_7810.t5" 112 0 "a_69990_7948.t0" 312 38064,868 "a_74728_6688.t3" 312 38064,868
device msubckt nfet_03v3 -54092 10796 -54091 10797  "SAR_logic_dac_0.VSSD" "a_n55664_10796.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n54036_10796.t1" 312 38064,868
device msubckt nfet_03v3 1862 -40600 1863 -40599  "SAR_logic_dac_0.VSSD" "a_n2888_n40380.t4" 112 0 "a_662_n40380#" 312 38064,868 "a_n1752_n40600.t2" 312 38064,868
device msubckt pfet_03v3 -7998 12152 -7997 12153  "VDDD.t397" "a_n27612_11030.t6" 112 0 "a_n31938_n39340.t11" 780 101400,1820 "VCM.t4" 780 101400,1820
device msubckt pfet_03v3 72524 -26986 72525 -26985  "VDDD.t802" "a_65924_n28014.t7" 112 0 "a_70600_n28246.t4" 780 101400,1820 "a_67988_n28246.t3" 780 101400,1820
device msubckt nfet_03v3 1764 -28246 1765 -28245  "SAR_logic_dac_0.VSSD" "a_180_n28246.t12" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_1820_n28246.t3" 312 38064,868
device msubckt nfet_03v3 11160 -28246 11161 -28245  "SAR_logic_dac_0.VSSD" "clks.t55" 112 0 "a_10600_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 73548 7948 73549 7949  "VDDD.t926" "Reset.t65" 112 0 "a_72988_7948#" 780 101400,1820 "VDDD.t927" 780 101400,1820
device msubckt nfet_03v3 -85328 6688 -85327 6689  "SAR_logic_dac_0.VSSD" "a_n89892_7810.t5" 112 0 "a_n90010_7948.t1" 312 38064,868 "a_n85272_6688.t0" 312 38064,868
device msubckt nfet_03v3 36332 11030 36333 11031  "SAR_logic_dac_0.VSSD" "a_35496_11030.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_36388_11030.t0" 312 38064,868
device msubckt nfet_03v3 15104 10796 15105 10797  "SAR_logic_dac_0.VSSD" "a_13420_10796#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t5" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 9396 -7312 9397 -7311  "SAR_logic_dac_0.VSSD" "a_7388_n7080.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t6" 312 38064,868 "a_9452_n7312.t3" 312 38064,868
device msubckt pfet_03v3 15694 -61114 15695 -61113  "VDDD.t620" "a_12789_n62288.t10" 112 0 "a_14736_n61114.t2" 780 101400,1820 "VDDD.t621" 780 101400,1820
device msubckt nfet_03v3 60740 -28246 60741 -28245  "SAR_logic_dac_0.VSSD" "a_59056_n28246#" 112 0 "a_n9314_n2406.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -82068 -28246 -82067 -28245  "SAR_logic_dac_0.VSSD" "a_n84076_n28014.t6" 112 0 "D.t1" 312 38064,868 "a_n82012_n28246.t3" 312 38064,868
device msubckt nfet_03v3 -9132 -28014 -9131 -28013  "SAR_logic_dac_0.VSSD" "Valid.t18" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n9076_n28014.t0" 312 38064,868
device msubckt nfet_03v3 17380 -28246 17381 -28245  "SAR_logic_dac_0.VSSD" "Set.t102" 112 0 "a_16820_n28246.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -14394 -39680 -14393 -39679  "VDDD.t598" "a_n15422_n40600#" 112 0 "VDDD.t599" 780 101400,1820 "a_n14338_n40380#" 780 101400,1820
device msubckt pfet_03v3 18804 7620 18805 7621  "VDDD.t38" "clks.t54" 112 0 "a_6108_7056.t1" 780 101400,1820 "VDDD.t39" 780 101400,1820
device msubckt nfet_03v3 -75782 6650 -75781 6651  "SAR_logic_dac_0.VSSD" "a_n92504_11030.t4" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n75562_6650#" 312 38064,868
device msubckt pfet_03v3 -73236 -26986 -73235 -26985  "VDDD.t820" "a_n92570_11594.t12" 112 0 "VDDD.t821" 780 101400,1820 "a_n73180_n26986#" 780 101400,1820
device msubckt nfet_03v3 14926 -71400 14927 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "a_9107_n62067.t0" 1200 146400,2644 "Vcom.t0" 1200 146400,2644
device csubckt cap_mim_2f0_m4m5_noshield -15040 -68318 -15039 -68317  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t7" -2724 186240,3050
device msubckt pfet_03v3 1862 -39340 1863 -39339  "VDDD.t569" "a_n3638_n40380.t6" 112 0 "a_662_n40380#" 780 101400,1820 "a_n1752_n40600.t0" 780 101400,1820
device msubckt nfet_03v3 -15260 6688 -15259 6689  "SAR_logic_dac_0.VSSD" "a_n25892_7056.t7" 112 0 "a_n19982_7948.t3" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t8" 312 38064,868
device msubckt nfet_03v3 69754 -7350 69755 -7349  "SAR_logic_dac_0.VSSD" "a_66122_n2740.t6" 440 0 "a_67352_n7430#" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 75124 -28246 75125 -28245  "SAR_logic_dac_0.VSSD" "clks.t53" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n41314_n2406.t0" 312 38064,868
device msubckt nfet_03v3 12008 -7312 12009 -7311  "SAR_logic_dac_0.VSSD" "a_10436_n7312.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_12064_n7312.t0" 312 38064,868
device msubckt pfet_03v3 -79456 -26986 -79455 -26985  "VDDD.t227" "a_n81028_n28246.t6" 112 0 "VDDD.t228" 780 101400,1820 "a_n79400_n26986#" 780 101400,1820
device msubckt nfet_03v3 17006 -71400 17007 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "a_9107_n62067.t1" 1200 146400,2644 "Vcom.t1" 1200 146400,2644
device msubckt pfet_03v3 69952 -1814 69953 -1813  "VDDD.t869" "a_66122_n1986.t5" 440 0 "a_67398_n1950.t1" 780 101400,1820 "VDDD.t870" 780 101400,1820
device msubckt nfet_03v3 -74876 -28246 -74875 -28245  "SAR_logic_dac_0.VSSD" "clks.t52" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n92570_11594.t0" 312 38064,868
device msubckt nfet_03v3 -14016 6920 -14015 6921  "SAR_logic_dac_0.VSSD" "a_n25892_7056.t6" 112 0 "a_n25892_7810.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -33694 -39680 -33693 -39679  "VDDD.t220" "a_n44820_n28246.t11" 112 0 "VDDD.t221" 780 101400,1820 "a_n33638_n40380.t1" 780 101400,1820
device msubckt nfet_03v3 18840 -3204 18841 -3203  "SAR_logic_dac_0.VSSD" "a_8208_n2836.t5" 112 0 "a_14118_n1944.t3" 312 38064,868 "a_n88834_12056.t20" 312 38064,868
device msubckt nfet_03v3 -16536 -7312 -16535 -7311  "SAR_logic_dac_0.VSSD" "a_n23792_n7080.t4" 112 0 "a_n21564_n7312.t4" 312 38064,868 "a_n16480_n7312.t2" 312 38064,868
device msubckt pfet_03v3 -19228 -1944 -19227 -1943  "VDDD.t600" "a_n23792_n2836.t6" 112 0 "a_n23910_n1944#" 780 101400,1820 "a_n19172_n3204.t3" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -20080 -69998 -20079 -69997  "None" "m4_n28600_n66758#" 7264 0 "a_34190_n3108.t1" -2724 186240,3050
device msubckt nfet_03v3 13936 -63440 13937 -63439  "SAR_logic_dac_0.VSSD" "a_12789_n62288.t9" 112 0 "a_12909_n61250.t1" 1260 153720,2764 "SAR_logic_dac_0.VSSD" 1260 100800,1420
device msubckt nfet_03v3 67932 -28246 67933 -28245  "SAR_logic_dac_0.VSSD" "a_65924_n28014.t6" 112 0 "a_n9314_n2406.t4" 312 38064,868 "a_67988_n28246.t2" 312 38064,868
device msubckt nfet_03v3 17808 -63187 17809 -63186  "SAR_logic_dac_0.VSSD" "a_12909_n61250.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n88834_12056.t18" 312 38064,868
device msubckt nfet_03v3 50840 -3204 50841 -3203  "SAR_logic_dac_0.VSSD" "a_40208_n2836.t6" 112 0 "a_46118_n1944.t3" 312 38064,868 "a_n88834_12056.t23" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -25120 -68318 -25119 -68317  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t8" -2724 186240,3050
device msubckt nfet_03v3 326 -62170 327 -62169  "SAR_logic_dac_0.VSSD" "B.t0" 800 0 "a_204_n62796#" 312 38064,868 "a_n2025_n63804#" 312 38064,868
device msubckt pfet_03v3 -51228 -1944 -51227 -1943  "VDDD.t195" "a_n55792_n2836.t6" 112 0 "a_n55910_n1944#" 780 101400,1820 "a_n51172_n3204.t0" 780 101400,1820
device msubckt nfet_03v3 20084 -2972 20085 -2971  "SAR_logic_dac_0.VSSD" "a_8208_n2836.t4" 112 0 "a_8208_n2082.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -478 -40600 -477 -40599  "SAR_logic_dac_0.VSSD" "a_n2888_n40380.t3" 112 0 "a_n1938_n39340.t7" 312 38064,868 "a_n422_n40600#" 312 38064,868
device msubckt pfet_03v3 -39132 -27314 -39131 -27313  "VDDD.t412" "Valid.t17" 112 0 "VDDD.t413" 780 101400,1820 "a_n39076_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 15140 7948 15141 7949  "VDDD.t966" "a_12018_7948.t5" 112 0 "a_10728_6688.t4" 780 101400,1820 "a_15196_7948#" 780 101400,1820
device msubckt pfet_03v3 10380 -6052 10381 -6051  "VDDD.t152" "Set.t101" 112 0 "VDDD.t153" 780 101400,1820 "a_10436_n6052#" 780 101400,1820
device msubckt nfet_03v3 73192 -40600 73193 -40599  "SAR_logic_dac_0.VSSD" "a_71362_n40380.t5" 112 0 "a_n29810_n3108.t1" 312 38064,868 "a_73248_n40600.t1" 312 38064,868
device msubckt pfet_03v3 35868 -27314 35869 -27313  "VDDD.t410" "Valid.t16" 112 0 "VDDD.t411" 780 101400,1820 "a_35924_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 39332 -6380 39333 -6379  "VDDD.t36" "clks.t51" 112 0 "VDDD.t37" 780 101400,1820 "a_39388_n7080.t1" 780 101400,1820
device msubckt nfet_03v3 -78084 10796 -78083 10797  "SAR_logic_dac_0.VSSD" "a_n90712_11028.t6" 112 0 "a_n79816_10796.t3" 312 38064,868 "a_n82580_10796#" 312 38064,868
device msubckt nfet_03v3 -84132 -28014 -84131 -28013  "SAR_logic_dac_0.VSSD" "Valid.t15" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n84076_n28014.t0" 312 38064,868
device msubckt pfet_03v3 -13068 11728 -13067 11729  "VDDD.t77" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t11" 112 0 "VDDD.t78" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 780 101400,1820
device msubckt nfet_03v3 45364 10796 45365 10797  "SAR_logic_dac_0.VSSD" "a_38108_11028.t5" 112 0 "a_40336_10796.t0" 312 38064,868 "a_45420_10796#" 312 38064,868
device msubckt nfet_03v3 17856 -3204 17857 -3203  "SAR_logic_dac_0.VSSD" "Set.t100" 112 0 "a_12828_n3204.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 45880 -68318 45881 -68317  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t1" -2724 186240,3050
device msubckt nfet_03v3 -10552 6650 -10551 6651  "SAR_logic_dac_0.VSSD" "a_n27612_11030.t5" 112 0 "a_n11562_6650#" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t4" 312 38064,868
device msubckt nfet_03v3 16486 -71400 16487 -71399  "SAR_logic_dac_0.VSSD" "a_9160_n69460.t7" 112 0 "a_9107_n62067.t8" 1200 146400,2644 "Vinn.t1" 1200 146400,2644
device msubckt pfet_03v3 -65468 -26986 -65467 -26985  "VDDD.t279" "a_n67012_n28246.t5" 112 0 "a_n66028_n26986#" 780 101400,1820 "a_n66028_n28246.t1" 780 101400,1820
device msubckt pfet_03v3 -71448 -26986 -71447 -26985  "VDDD.t342" "a_n83256_n28014.t4" 112 0 "a_n73180_n28246.t0" 780 101400,1820 "a_n75944_n28246#" 780 101400,1820
device msubckt pfet_03v3 13988 -6052 13989 -6051  "VDDD.t749" "a_7388_n7080.t4" 112 0 "a_12064_n7312.t2" 780 101400,1820 "a_9452_n7312.t2" 780 101400,1820
device msubckt pfet_03v3 71332 -6380 71333 -6379  "VDDD.t34" "clks.t50" 112 0 "VDDD.t35" 780 101400,1820 "a_71388_n7080.t1" 780 101400,1820
device msubckt nfet_03v3 74000 -28246 74001 -28245  "SAR_logic_dac_0.VSSD" "a_66744_n28014.t5" 112 0 "a_68972_n28246.t0" 312 38064,868 "a_74056_n28246#" 312 38064,868
device msubckt pfet_03v3 -478 -39340 -477 -39339  "VDDD.t568" "a_n3638_n40380.t5" 112 0 "a_n1938_n39340.t4" 780 101400,1820 "a_n422_n40600#" 780 101400,1820
device msubckt pfet_03v3 -17512 12056 -17511 12057  "VDDD.t924" "Reset.t64" 112 0 "VDDD.t925" 780 101400,1820 "a_n17456_12056#" 780 101400,1820
device msubckt nfet_03v3 73392 -3204 73393 -3203  "SAR_logic_dac_0.VSSD" "Set.t99" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_72276_n3204.t1" 312 38064,868
device msubckt pfet_03v3 73192 -39340 73193 -39339  "VDDD.t970" "a_72112_n40380.t4" 112 0 "a_n29810_n3108.t7" 780 101400,1820 "a_73248_n40600.t3" 780 101400,1820
device msubckt pfet_03v3 37232 11728 37233 11729  "VDDD.t797" "a_36388_11030.t4" 112 0 "VDDD.t798" 780 101400,1820 "a_37288_11028.t0" 780 101400,1820
device msubckt nfet_03v3 38120 6688 38121 6689  "SAR_logic_dac_0.VSSD" "a_38108_7056.t6" 112 0 "a_37990_7948.t3" 312 38064,868 "a_38176_6688.t4" 312 38064,868
device msubckt pfet_03v3 56306 -39680 56307 -39679  "VDDD.t603" "a_22686_n2406.t12" 112 0 "VDDD.t604" 780 101400,1820 "a_56362_n40380.t1" 780 101400,1820
device msubckt pfet_03v3 -57880 7948 -57879 7949  "VDDD.t291" "a_n57892_7810.t4" 112 0 "a_n58010_7948.t1" 780 101400,1820 "a_n57824_6688.t0" 780 101400,1820
device msubckt nfet_03v3 -53476 10796 -53475 10797  "SAR_logic_dac_0.VSSD" "Reset.t63" 112 0 "a_n54036_10796.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 41548 6688 41549 6689  "SAR_logic_dac_0.VSSD" "Reset.t62" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -57620 -28246 -57619 -28245  "SAR_logic_dac_0.VSSD" "Set.t98" 112 0 "a_n58180_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -46796 -7312 -46795 -7311  "SAR_logic_dac_0.VSSD" "a_n48480_n7312.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 72932 7948 72933 7949  "VDDD.t428" "a_69990_7948.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t1" 780 101400,1820 "a_72988_7948#" 780 101400,1820
device msubckt pfet_03v3 42996 -6052 42997 -6051  "VDDD.t809" "a_41452_n7312.t4" 112 0 "a_42436_n6052#" 780 101400,1820 "a_42436_n7312.t2" 780 101400,1820
device msubckt nfet_03v3 3440 11030 3441 11031  "SAR_logic_dac_0.VSSD" "a_n29820_n28246.t10" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_3496_11030.t0" 312 38064,868
device msubckt pfet_03v3 14488 12056 14489 12057  "VDDD.t922" "Reset.t61" 112 0 "VDDD.t923" 780 101400,1820 "a_14544_12056#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 55960 -68318 55961 -68317  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t2" -2724 186240,3050
device msubckt pfet_03v3 71292 7948 71293 7949  "VDDD.t151" "Set.t97" 112 0 "a_70176_6688.t1" 780 101400,1820 "a_71348_7948#" 780 101400,1820
device msubckt nfet_03v3 49916 10796 49917 10797  "SAR_logic_dac_0.VSSD" "a_37288_11028.t7" 112 0 "a_48184_10796.t4" 312 38064,868 "a_45420_10796#" 312 38064,868
device msubckt pfet_03v3 32380 -26986 32381 -26985  "VDDD.t150" "Set.t96" 112 0 "a_31820_n26986#" 780 101400,1820 "a_31820_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 85448 6650 85449 6651  "SAR_logic_dac_0.VSSD" "a_68388_11030.t7" 112 0 "a_84438_6650#" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t3" 312 38064,868
device msubckt pfet_03v3 44148 7948 44149 7949  "VDDD.t787" "a_38108_7056.t5" 112 0 "a_44018_7948.t3" 780 101400,1820 "a_44204_6688.t1" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -40240 -69998 -40239 -69997  "None" "a_n3766_n71400.t38" 7264 0 "a_n73502_6630.t7" -2724 186240,3050
device msubckt pfet_03v3 18228 -6052 18229 -6051  "VDDD.t58" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t4" 112 0 "VDDD.t59" 780 101400,1820 "a_18284_n6052#" 780 101400,1820
device msubckt nfet_03v3 -1903 -63804 -1902 -63803  "SAR_logic_dac_0.VSSD" "a_n3898_n64206.t7" 14000 0 "a_n2025_n63804#" 312 38064,868 "a_5097_n64308#" 312 38064,868
device msubckt pfet_03v3 75606 -39680 75607 -39679  "VDDD.t755" "a_74578_n40600#" 112 0 "VDDD.t756" 780 101400,1820 "a_75662_n40380#" 780 101400,1820
device msubckt pfet_03v3 53804 -2270 53805 -2269  "VDDD.t512" "a_34122_n2740.t7" 112 0 "a_34122_n1986.t1" 780 101400,1820 "VDDD.t513" 780 101400,1820
device msubckt pfet_03v3 48228 -1944 48229 -1943  "VDDD.t864" "a_44828_n3204.t6" 112 0 "a_47668_n1944#" 780 101400,1820 "VDDD.t865" 780 101400,1820
device msubckt nfet_03v3 81916 10796 81917 10797  "SAR_logic_dac_0.VSSD" "a_69288_11028.t7" 112 0 "a_80184_10796.t3" 312 38064,868 "a_77420_10796#" 312 38064,868
device msubckt pfet_03v3 -16000 -26986 -15999 -26985  "VDDD.t311" "a_n24076_n28014.t5" 112 0 "a_n21028_n28246.t0" 780 101400,1820 "a_n15944_n28246#" 780 101400,1820
device msubckt nfet_03v3 -77196 6920 -77195 6921  "SAR_logic_dac_0.VSSD" "clks.t49" 112 0 "a_n89892_7056.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -23848 -7080 -23847 -7079  "SAR_logic_dac_0.VSSD" "a_n24612_n7080.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n23792_n7080.t0" 312 38064,868
device msubckt pfet_03v3 50228 -6052 50229 -6051  "VDDD.t487" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t5" 112 0 "VDDD.t488" 780 101400,1820 "a_50284_n6052#" 780 101400,1820
device msubckt nfet_03v3 18552 -28246 18553 -28245  "SAR_logic_dac_0.VSSD" "a_5924_n28014.t6" 112 0 "a_16820_n28246.t3" 312 38064,868 "a_14056_n28246#" 312 38064,868
device msubckt nfet_03v3 -1742 -71400 -1741 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "Vcom.t7" 1200 146400,2644 "a_n3766_n71400.t7" 1200 146400,2644
device msubckt pfet_03v3 68688 -6090 68689 -6089  "VDDD.t577" "a_66122_n2740.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t6" 780 101400,1820 "a_67352_n7430#" 780 101400,1820
device msubckt nfet_03v3 14522 -40600 14523 -40599  "SAR_logic_dac_0.VSSD" "a_12112_n40380.t3" 112 0 "a_13062_n39340.t21" 312 38064,868 "a_14578_n40600#" 312 38064,868
device msubckt nfet_03v3 24532 -28246 24533 -28245  "SAR_logic_dac_0.VSSD" "a_22988_n28246.t5" 112 0 "a_23972_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 14248 -1944 14249 -1943  "VDDD.t238" "a_8208_n2836.t3" 112 0 "a_14118_n1944.t0" 780 101400,1820 "a_14304_n3204.t0" 780 101400,1820
device msubckt pfet_03v3 80228 -1944 80229 -1943  "VDDD.t214" "a_76828_n3204.t6" 112 0 "a_79668_n1944#" 780 101400,1820 "VDDD.t215" 780 101400,1820
device msubckt pfet_03v3 -9304 -2270 -9303 -2269  "VDDD.t503" "a_n9314_n2406.t10" 112 0 "a_n29878_n2740.t1" 780 101400,1820 "VDDD.t504" 780 101400,1820
device msubckt nfet_03v3 7932 -28246 7933 -28245  "SAR_logic_dac_0.VSSD" "a_5924_n28014.t5" 112 0 "a_180_n28246.t4" 312 38064,868 "a_7988_n28246.t2" 312 38064,868
device msubckt nfet_03v3 40152 -7080 40153 -7079  "SAR_logic_dac_0.VSSD" "a_39388_n7080.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_40208_n7080.t0" 312 38064,868
device msubckt pfet_03v3 -29866 -1848 -29865 -1847  "VDDD.t837" "a_n29878_n1986.t5" 112 0 "VCM.t15" 780 101400,1820 "a_n29810_n3108.t5" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -16720 -64958 -16719 -64957  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t9" -2724 186240,3050
device msubckt pfet_03v3 -42968 -6380 -42967 -6379  "VDDD.t431" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t6" 112 0 "VDDD.t432" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 780 101400,1820
device msubckt nfet_03v3 3298 -71400 3299 -71399  "SAR_logic_dac_0.VSSD" "a_n3310_n70140.t8" 112 0 "a_2656_n71400.t1" 312 38064,868 "a_2782_n69366#" 312 38064,868
device msubckt nfet_03v3 -15872 10796 -15871 10797  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t10" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n15816_10796.t4" 312 38064,868
device msubckt nfet_03v3 11648 -3204 11649 -3203  "SAR_logic_dac_0.VSSD" "Reset.t60" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t7" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 47612 -3204 47613 -3203  "SAR_logic_dac_0.VSSD" "Reset.t59" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_46304_n3204.t3" 312 38064,868
device msubckt pfet_03v3 -52352 -1944 -52351 -1943  "VDDD.t920" "Reset.t58" 112 0 "a_n52912_n1944#" 780 101400,1820 "VDDD.t921" 780 101400,1820
device msubckt nfet_03v3 -13156 -7312 -13155 -7311  "SAR_logic_dac_0.VSSD" "Set.t95" 112 0 "a_n13716_n7312.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 66688 -27314 66689 -27313  "VDDD.t693" "a_65924_n28014.t5" 112 0 "VDDD.t694" 780 101400,1820 "a_66744_n28014.t1" 780 101400,1820
device msubckt nfet_03v3 -8312 -28014 -8311 -28013  "SAR_logic_dac_0.VSSD" "a_n9076_n28014.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n8256_n28014.t0" 312 38064,868
device msubckt nfet_03v3 -25948 11028 -25947 11029  "SAR_logic_dac_0.VSSD" "a_n26712_11028.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n25892_11028.t1" 312 38064,868
device msubckt nfet_03v3 -17752 -3204 -17751 -3203  "SAR_logic_dac_0.VSSD" "a_n23792_n2082.t4" 112 0 "a_n17882_n1944.t2" 312 38064,868 "a_n17696_n3204.t4" 312 38064,868
device msubckt pfet_03v3 -61866 -1848 -61865 -1847  "VDDD.t770" "a_n61878_n1986.t6" 112 0 "VCM.t13" 780 101400,1820 "a_n61810_n3108.t1" 780 101400,1820
device msubckt pfet_03v3 39204 -2272 39205 -2271  "VDDD.t760" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t11" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 780 101400,1820 "VDDD.t761" 780 101400,1820
device msubckt pfet_03v3 14522 -39340 14523 -39339  "VDDD.t876" "a_11362_n40380.t5" 112 0 "a_13062_n39340.t2" 780 101400,1820 "a_14578_n40600#" 780 101400,1820
device msubckt pfet_03v3 -89948 11728 -89947 11729  "VDDD.t451" "a_n90712_11028.t5" 112 0 "VDDD.t452" 780 101400,1820 "a_n89892_11028.t1" 780 101400,1820
device msubckt pfet_03v3 -17944 -39680 -17943 -39679  "VDDD.t634" "a_n18638_n40380.t6" 112 0 "VDDD.t635" 780 101400,1820 "a_n17888_n40380.t1" 780 101400,1820
device msubckt pfet_03v3 -22068 -26986 -22067 -26985  "VDDD.t202" "a_n23256_n28014.t4" 112 0 "a_n29820_n28246.t1" 780 101400,1820 "a_n22012_n28246.t0" 780 101400,1820
device msubckt nfet_03v3 20218 6650 20219 6651  "SAR_logic_dac_0.VSSD" "a_3496_11030.t7" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_20438_6650#" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 30760 -68318 30761 -68317  "None" "a_9107_n62067.t17" 7264 0 "a_n61752_n40600.t2" -2724 186240,3050
device msubckt nfet_03v3 81984 6920 81985 6921  "SAR_logic_dac_0.VSSD" "a_70108_7056.t7" 112 0 "a_70108_7810.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 71204 -2272 71205 -2271  "VDDD.t551" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t12" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 780 101400,1820 "VDDD.t552" 780 101400,1820
device msubckt nfet_03v3 36688 -3108 36689 -3107  "SAR_logic_dac_0.VSSD" "a_34122_n1986.t7" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t3" 312 38064,868 "a_35398_n1950.t1" 312 38064,868
device msubckt pfet_03v3 52016 -6052 52017 -6051  "VDDD.t807" "a_40208_n7080.t5" 112 0 "a_50284_n7312.t3" 780 101400,1820 "a_47520_n7312.t0" 780 101400,1820
device msubckt nfet_03v3 -92560 11030 -92559 11031  "SAR_logic_dac_0.VSSD" "a_n92570_11594.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n92504_11030.t0" 312 38064,868
device msubckt pfet_03v3 15124 -26986 15125 -26985  "VDDD.t32" "clks.t48" 112 0 "VDDD.t33" 780 101400,1820 "a_15180_n26986#" 780 101400,1820
device msubckt nfet_03v3 -23104 10796 -23103 10797  "SAR_logic_dac_0.VSSD" "a_n24648_10796.t5" 112 0 "a_n23664_10796.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 10544 -28246 10545 -28245  "SAR_logic_dac_0.VSSD" "a_8972_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_10600_n28246.t0" 312 38064,868
device msubckt pfet_03v3 -86092 12056 -86091 12057  "VDDD.t304" "a_n87664_10796.t6" 112 0 "VDDD.t305" 780 101400,1820 "a_n86036_12056#" 780 101400,1820
device msubckt pfet_03v3 -14876 -26986 -14875 -26985  "VDDD.t30" "clks.t47" 112 0 "VDDD.t31" 780 101400,1820 "a_n14820_n26986#" 780 101400,1820
device msubckt nfet_03v3 16862 -40600 16863 -40599  "SAR_logic_dac_0.VSSD" "a_12112_n40380.t2" 112 0 "a_15662_n40380#" 312 38064,868 "a_13248_n40600.t18" 312 38064,868
device msubckt nfet_03v3 -56704 10796 -56703 10797  "SAR_logic_dac_0.VSSD" "a_n58712_11028.t6" 112 0 "a_n88834_12056.t21" 312 38064,868 "a_n56648_10796.t2" 312 38064,868
device msubckt pfet_03v3 12624 -6052 12625 -6051  "VDDD.t919" "Reset.t57" 112 0 "a_12064_n6052#" 780 101400,1820 "a_12064_n7312.t3" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -15040 -66638 -15039 -66637  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t10" -2724 186240,3050
device msubckt pfet_03v3 -41304 -2270 -41303 -2269  "VDDD.t534" "a_n41314_n2406.t9" 112 0 "a_n61878_n2740.t1" 780 101400,1820 "VDDD.t535" 780 101400,1820
device msubckt nfet_03v3 -25880 6688 -25879 6689  "SAR_logic_dac_0.VSSD" "a_n25892_7056.t5" 112 0 "a_n26010_7948.t1" 312 38064,868 "a_n25824_6688.t2" 312 38064,868
device msubckt pfet_03v3 3398 -1814 3399 -1813  "VDDD.t518" "a_3398_n1950.t3" 440 0 "a_2190_n3108.t9" 780 101400,1820 "VDDD.t519" 780 101400,1820
device msubckt nfet_03v3 16764 -28246 16765 -28245  "SAR_logic_dac_0.VSSD" "a_15180_n28246.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_16820_n28246.t2" 312 38064,868
device msubckt pfet_03v3 -72620 -26986 -72619 -26985  "VDDD.t149" "Set.t94" 112 0 "a_n73180_n26986#" 780 101400,1820 "a_n73180_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 82844 -7312 82845 -7311  "SAR_logic_dac_0.VSSD" "Set.t93" 112 0 "a_82284_n7312.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 40932 6688 40933 6689  "SAR_logic_dac_0.VSSD" "a_37990_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t0" 312 38064,868
device msubckt pfet_03v3 -29260 -26986 -29259 -26985  "VDDD.t863" "a_n30944_n28246#" 112 0 "a_n29820_n26986#" 780 101400,1820 "a_n29820_n28246.t3" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 35800 -69998 35801 -69997  "None" "a_9107_n62067.t18" 7264 0 "a_n46752_n40600.t1" -2724 186240,3050
device msubckt pfet_03v3 14161 -61114 14162 -61113  "VDDD.t647" "a_12909_n61250.t10" 112 0 "VDDD.t728" 780 101400,1820 "a_12789_n61114.t0" 780 101400,1820
device msubckt pfet_03v3 47104 12056 47105 12057  "VDDD.t239" "a_45420_10796#" 112 0 "a_46544_12056#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t2" 780 101400,1820
device msubckt nfet_03v3 -55780 -3204 -55779 -3203  "SAR_logic_dac_0.VSSD" "a_n55792_n2836.t5" 112 0 "a_n55910_n1944#" 312 38064,868 "a_n55724_n3204.t4" 312 38064,868
device msubckt nfet_03v3 -52112 10796 -52111 10797  "SAR_logic_dac_0.VSSD" "a_n57892_11028.t5" 112 0 "a_n54036_10796.t0" 312 38064,868 "a_n56648_10796.t0" 312 38064,868
device msubckt pfet_03v3 -38312 -27314 -38311 -27313  "VDDD.t440" "a_n39076_n28014.t5" 112 0 "VDDD.t441" 780 101400,1820 "a_n38256_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 -78840 -26986 -78839 -26985  "VDDD.t29" "clks.t46" 112 0 "a_n79400_n26986#" 780 101400,1820 "a_n79400_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 -17476 -28246 -17475 -28245  "SAR_logic_dac_0.VSSD" "a_n23256_n28014.t3" 112 0 "a_n19400_n28246.t3" 312 38064,868 "a_n22012_n28246.t1" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 40840 -68318 40841 -68317  "None" "a_9107_n62067.t14" 7264 0 "a_n16752_n40600.t0" -2724 186240,3050
device msubckt pfet_03v3 -14016 7620 -14015 7621  "VDDD.t962" "a_n25892_7056.t4" 112 0 "a_n25892_7810.t0" 780 101400,1820 "VDDD.t963" 780 101400,1820
device msubckt nfet_03v3 12148 6688 12149 6689  "SAR_logic_dac_0.VSSD" "a_6108_7810.t5" 112 0 "a_12018_7948.t2" 312 38064,868 "a_12204_6688.t0" 312 38064,868
device msubckt nfet_03v3 19188 -63495 19189 -63494  "SAR_logic_dac_0.VSSD" "a_17114_n63187.t3" 112 0 "a_18628_n63495#" 312 38064,868 "Valid.t1" 312 38064,868
device msubckt nfet_03v3 -83312 -28014 -83311 -28013  "SAR_logic_dac_0.VSSD" "a_n84076_n28014.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n83256_n28014.t0" 312 38064,868
device msubckt pfet_03v3 16862 -39340 16863 -39339  "VDDD.t875" "a_11362_n40380.t4" 112 0 "a_15662_n40380#" 780 101400,1820 "a_13248_n40600.t16" 780 101400,1820
device msubckt nfet_03v3 8246 -71588 8247 -71587  "SAR_logic_dac_0.VSSD" "a_3810_n71028.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_2716_n69502#" 312 38064,868
device msubckt nfet_03v3 36688 -28014 36689 -28013  "SAR_logic_dac_0.VSSD" "a_35924_n28014.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_36744_n28014.t0" 312 38064,868
device msubckt nfet_03v3 -55720 10796 -55719 10797  "SAR_logic_dac_0.VSSD" "Set.t92" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n55664_10796.t0" 312 38064,868
device msubckt pfet_03v3 -83852 7948 -83851 7949  "VDDD.t631" "a_n89892_7056.t7" 112 0 "a_n83982_7948.t3" 780 101400,1820 "a_n83796_6688.t1" 780 101400,1820
device msubckt nfet_03v3 -4456 -28246 -4455 -28245  "SAR_logic_dac_0.VSSD" "a_n6028_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n4400_n28246.t3" 312 38064,868
device msubckt pfet_03v3 -56708 7948 -56707 7949  "VDDD.t148" "Set.t91" 112 0 "a_n57824_6688.t1" 780 101400,1820 "a_n56652_7948#" 780 101400,1820
device msubckt nfet_03v3 -88092 6688 -88091 6689  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t5" 112 0 "a_n89824_6688.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -14144 -1944 -14143 -1943  "VDDD.t146" "Set.t90" 112 0 "a_n14704_n1944#" 780 101400,1820 "VDDD.t147" 780 101400,1820
device msubckt nfet_03v3 -79256 10796 -79255 10797  "SAR_logic_dac_0.VSSD" "Set.t89" 112 0 "a_n79816_10796.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 33552 -26986 33553 -26985  "VDDD.t235" "a_21744_n28014.t3" 112 0 "a_31820_n28246.t0" 780 101400,1820 "a_29056_n28246#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -25120 -66638 -25119 -66637  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t11" -2724 186240,3050
device msubckt pfet_03v3 740 -26986 741 -26985  "VDDD.t197" "a_n944_n28246#" 112 0 "a_180_n26986#" 780 101400,1820 "a_180_n28246.t0" 780 101400,1820
device msubckt nfet_03v3 -694 -63300 -693 -63299  "SAR_logic_dac_0.VSSD" "a_n3898_n64206.t10" 800 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n294_n63300#" 312 38064,868
device msubckt pfet_03v3 -55068 7948 -55067 7949  "VDDD.t290" "a_n58010_7948.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t0" 780 101400,1820 "a_n55012_7948#" 780 101400,1820
device msubckt nfet_03v3 41160 -28246 41161 -28245  "SAR_logic_dac_0.VSSD" "clks.t45" 112 0 "a_40600_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 18932 11728 18933 11729  "VDDD.t703" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t11" 112 0 "VDDD.t704" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 -11916 -2272 -11915 -2271  "VDDD.t523" "a_n23792_n2836.t5" 112 0 "a_n23792_n2082.t1" 780 101400,1820 "VDDD.t524" 780 101400,1820
device msubckt nfet_03v3 17204 -7312 17205 -7311  "SAR_logic_dac_0.VSSD" "a_15520_n7312.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 14000 -26986 14001 -26985  "VDDD.t438" "a_5924_n28014.t4" 112 0 "a_8972_n28246.t2" 780 101400,1820 "a_14056_n28246#" 780 101400,1820
device msubckt pfet_03v3 70120 7948 70121 7949  "VDDD.t473" "a_70108_7810.t4" 112 0 "a_69990_7948.t1" 780 101400,1820 "a_70176_6688.t4" 780 101400,1820
device msubckt nfet_03v3 10313 -61931 10314 -61930  "SAR_logic_dac_0.VSSD" "a_9107_n62067.t28" 112 0 "a_9175_n63033.t0" 620 75640,1484 "a_8997_n61931.t1" 620 75640,1484
device csubckt cap_mim_2f0_m4m5_noshield 29080 -69998 29081 -69997  "None" "a_9107_n62067.t17" 7264 0 "a_n61752_n40600.t3" -2724 186240,3050
device msubckt nfet_03v3 9366 -71400 9367 -71399  "SAR_logic_dac_0.VSSD" "a_3810_n71028.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_9422_n71400#" 312 38064,868
device msubckt pfet_03v3 -19376 -6052 -19375 -6051  "VDDD.t918" "Reset.t56" 112 0 "a_n19936_n6052#" 780 101400,1820 "a_n19936_n7312.t2" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 50920 -68318 50921 -68317  "None" "m4_42400_n66758#" 7264 0 "a_43248_n40600.t0" -2724 193280,3114
device csubckt cap_mim_2f0_m4m5_noshield 45880 -66638 45881 -66637  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t3" -2724 186240,3050
device msubckt nfet_03v3 79756 6688 79757 6689  "SAR_logic_dac_0.VSSD" "Set.t88" 112 0 "a_74728_6688.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 47380 -28246 47381 -28245  "SAR_logic_dac_0.VSSD" "Set.t87" 112 0 "a_46820_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -44394 -39680 -44393 -39679  "VDDD.t233" "a_n45422_n40600#" 112 0 "VDDD.t234" 780 101400,1820 "a_n44338_n40380#" 780 101400,1820
device msubckt pfet_03v3 50932 11728 50933 11729  "VDDD.t462" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t10" 112 0 "VDDD.t463" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 86696 -2270 86697 -2269  "VDDD.t974" "a_15180_n28246.t10" 112 0 "a_66122_n2740.t1" 780 101400,1820 "VDDD.t975" 780 101400,1820
device msubckt pfet_03v3 -1680 -63017 -1679 -63016  "VDDD.t483" "a_n3898_n64206.t9" 112 0 "VDDD.t484" 780 101400,1820 "a_n2025_n63804#" 780 101400,1820
device msubckt pfet_03v3 54574 12186 54575 12187  "VDDD.t852" "a_52240_12186.t3" 440 0 "VDDD.t853" 780 101400,1820 "a_n1938_n39340.t6" 780 101400,1820
device msubckt nfet_03v3 40280 10796 40281 10797  "SAR_logic_dac_0.VSSD" "Set.t86" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_40336_10796.t1" 312 38064,868
device msubckt pfet_03v3 6688 -27314 6689 -27313  "VDDD.t436" "a_5924_n28014.t3" 112 0 "VDDD.t437" 780 101400,1820 "a_6744_n28014.t1" 780 101400,1820
device msubckt nfet_03v3 12772 -3204 12773 -3203  "SAR_logic_dac_0.VSSD" "a_8208_n2082.t5" 112 0 "a_8090_n1944#" 312 38064,868 "a_12828_n3204.t4" 312 38064,868
device msubckt pfet_03v3 -51376 -6052 -51375 -6051  "VDDD.t917" "Reset.t55" 112 0 "a_n51936_n6052#" 780 101400,1820 "a_n51936_n7312.t3" 780 101400,1820
device msubckt pfet_03v3 27056 -39680 27057 -39679  "VDDD.t655" "a_26362_n40380.t5" 112 0 "VDDD.t656" 780 101400,1820 "a_27112_n40380.t1" 780 101400,1820
device msubckt pfet_03v3 76008 -6052 76009 -6051  "VDDD.t861" "a_74436_n7312.t5" 112 0 "VDDD.t862" 780 101400,1820 "a_76064_n6052#" 780 101400,1820
device msubckt pfet_03v3 8896 12056 8897 12057  "VDDD.t780" "a_7352_10796.t5" 112 0 "a_8336_12056#" 780 101400,1820 "a_8336_10796.t3" 780 101400,1820
device msubckt pfet_03v3 -13160 -1944 -13159 -1943  "VDDD.t662" "a_n23792_n2082.t3" 112 0 "a_n17882_n1944.t3" 780 101400,1820 "a_n88834_12056.t15" 780 101400,1820
device msubckt nfet_03v3 54620 6630 54621 6631  "SAR_logic_dac_0.VSSD" "a_52438_6650#" 440 0 "a_n1938_n39340.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 48740 6688 48741 6689  "SAR_logic_dac_0.VSSD" "a_38108_7056.t4" 112 0 "a_44018_7948.t2" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t7" 312 38064,868
device msubckt pfet_03v3 77364 12056 77365 12057  "VDDD.t353" "a_69288_11028.t6" 112 0 "a_72336_10796.t2" 780 101400,1820 "a_77420_10796#" 780 101400,1820
device msubckt pfet_03v3 -46760 -1944 -46759 -1943  "VDDD.t422" "a_n49882_n1944.t4" 112 0 "a_n51172_n3204.t2" 780 101400,1820 "a_n46704_n1944#" 780 101400,1820
device msubckt pfet_03v3 -11984 -6052 -11983 -6051  "VDDD.t226" "a_n23792_n7080.t3" 112 0 "a_n13716_n7312.t4" 780 101400,1820 "a_n16480_n7312.t3" 780 101400,1820
device msubckt pfet_03v3 -63694 -39680 -63693 -39679  "VDDD.t818" "a_n92570_11594.t10" 112 0 "VDDD.t819" 780 101400,1820 "a_n63638_n40380.t1" 780 101400,1820
device msubckt nfet_03v3 43888 10796 43889 10797  "SAR_logic_dac_0.VSSD" "a_38108_11028.t4" 112 0 "a_41964_10796.t2" 312 38064,868 "a_39352_10796.t3" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 39160 -69998 39161 -69997  "None" "a_9107_n62067.t14" 7264 0 "a_n61752_n40600.t4" -2724 186240,3050
device csubckt cap_mim_2f0_m4m5_noshield 55960 -66638 55961 -66637  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t4" -2724 186240,3050
device msubckt nfet_03v3 13936 -63224 13937 -63223  "SAR_logic_dac_0.VSSD" "a_12909_n61250.t9" 112 0 "SAR_logic_dac_0.VSSD" 1260 100800,1420 "a_12789_n62288.t5" 1260 153720,2764
device msubckt pfet_03v3 31764 -26986 31765 -26985  "VDDD.t741" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t10" 112 0 "VDDD.t742" 780 101400,1820 "a_31820_n26986#" 780 101400,1820
device msubckt pfet_03v3 36332 11730 36333 11731  "VDDD.t696" "a_35496_11030.t5" 112 0 "VDDD.t697" 780 101400,1820 "a_36388_11030.t1" 780 101400,1820
device msubckt pfet_03v3 27524 -26986 27525 -26985  "VDDD.t378" "a_20924_n28014.t6" 112 0 "a_25600_n28246.t3" 780 101400,1820 "a_22988_n28246.t0" 780 101400,1820
device msubckt pfet_03v3 2726 -69366 2727 -69365  "VDDA.t5" "a_2716_n69502#" 112 0 "VDDA.t6" 800 104000,1860 "a_2782_n69366#" 800 104000,1860
device msubckt pfet_03v3 -85476 12056 -85475 12057  "VDDD.t916" "Reset.t54" 112 0 "a_n86036_12056#" 780 101400,1820 "a_n86036_10796.t3" 780 101400,1820
device msubckt nfet_03v3 72896 10796 72897 10797  "SAR_logic_dac_0.VSSD" "a_71352_10796.t4" 112 0 "a_72336_10796.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 15694 -62288 15695 -62287  "VDDD.t620" "a_8997_n63033.t9" 112 0 "a_12909_n61250.t5" 780 101400,1820 "a_14736_n61114.t6" 780 101400,1820
device msubckt pfet_03v3 -69132 -27314 -69131 -27313  "VDDD.t408" "Valid.t14" 112 0 "VDDD.t409" 780 101400,1820 "a_n69076_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 -3954 -62946 -3953 -62945  "VDDD.t27" "clks.t44" 112 0 "VDDD.t28" 780 101400,1820 "a_n3898_n62946#" 780 101400,1820
device msubckt pfet_03v3 65868 -27314 65869 -27313  "VDDD.t406" "Valid.t13" 112 0 "VDDD.t407" 780 101400,1820 "a_65924_n28014.t1" 780 101400,1820
device msubckt nfet_03v3 15740 -28246 15741 -28245  "SAR_logic_dac_0.VSSD" "a_14056_n28246#" 112 0 "a_15180_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 47464 -7312 47465 -7311  "SAR_logic_dac_0.VSSD" "a_40208_n7080.t4" 112 0 "a_42436_n7312.t1" 312 38064,868 "a_47520_n7312.t1" 312 38064,868
device msubckt pfet_03v3 -77196 7620 -77195 7621  "VDDD.t25" "clks.t43" 112 0 "a_n89892_7056.t1" 780 101400,1820 "VDDD.t26" 780 101400,1820
device msubckt nfet_03v3 -37068 -28246 -37067 -28245  "SAR_logic_dac_0.VSSD" "a_n39076_n28014.t4" 112 0 "a_n44820_n28246.t2" 312 38064,868 "a_n37012_n28246.t3" 312 38064,868
device msubckt pfet_03v3 -32476 -26986 -32475 -26985  "VDDD.t368" "a_n39076_n28014.t3" 112 0 "a_n34400_n28246.t3" 780 101400,1820 "a_n37012_n28246.t2" 780 101400,1820
device msubckt pfet_03v3 -28236 -26986 -28235 -26985  "VDDD.t592" "a_n29820_n28246.t9" 112 0 "VDDD.t593" 780 101400,1820 "a_n28180_n26986#" 780 101400,1820
device msubckt nfet_03v3 48128 10796 48129 10797  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t9" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_48184_10796.t3" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -18400 -69998 -18399 -69997  "None" "m4_n28600_n66758#" 7264 0 "a_28062_n39340.t4" -2724 186240,3050
device msubckt pfet_03v3 -13772 -6052 -13771 -6051  "VDDD.t192" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t5" 112 0 "VDDD.t193" 780 101400,1820 "a_n13716_n6052#" 780 101400,1820
device msubckt nfet_03v3 23916 -28246 23917 -28245  "SAR_logic_dac_0.VSSD" "Set.t85" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_23972_n28246.t0" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 49240 -69998 49241 -69997  "None" "m4_42400_n66758#" 7264 0 "a_28248_n40600.t2" -2724 186240,3050
device msubckt nfet_03v3 -51852 6688 -51851 6689  "SAR_logic_dac_0.VSSD" "a_n57892_7810.t3" 112 0 "a_n51982_7948.t1" 312 38064,868 "a_n51796_6688.t0" 312 38064,868
device msubckt pfet_03v3 52904 -2272 52905 -2271  "VDDD.t614" "a_34122_n1986.t6" 112 0 "a_40208_n2836.t1" 780 101400,1820 "VDDD.t615" 780 101400,1820
device msubckt nfet_03v3 -29876 -28246 -29875 -28245  "SAR_logic_dac_0.VSSD" "clks.t42" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n29820_n28246.t0" 312 38064,868
device msubckt nfet_03v3 80128 10796 80129 10797  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_80184_10796.t4" 312 38064,868
device msubckt nfet_03v3 -24708 6688 -24707 6689  "SAR_logic_dac_0.VSSD" "Set.t84" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n25824_6688.t1" 312 38064,868
device msubckt nfet_03v3 67440 11030 67441 11031  "SAR_logic_dac_0.VSSD" "a_180_n28246.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_67496_11030.t1" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 54280 -68318 54281 -68317  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t5" -2724 186240,3050
device msubckt nfet_03v3 -23068 6688 -23067 6689  "SAR_logic_dac_0.VSSD" "a_n26010_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t0" 312 38064,868
device msubckt nfet_03v3 326 -62796 327 -62795  "SAR_logic_dac_0.VSSD" "a_n3898_n64206.t8" 800 0 "a_204_n62796#" 312 38064,868 "a_726_n63300#" 312 38064,868
device msubckt pfet_03v3 -54452 7948 -54451 7949  "VDDD.t914" "Reset.t53" 112 0 "a_n55012_7948#" 780 101400,1820 "VDDD.t915" 780 101400,1820
device msubckt nfet_03v3 -18488 6688 -18487 6689  "SAR_logic_dac_0.VSSD" "Reset.t52" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n19796_6688.t4" 312 38064,868
device msubckt pfet_03v3 -27312 -1848 -27311 -1847  "VDDD.t69" "a_n29878_n2740.t6" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t8" 780 101400,1820 "a_n28602_n1950.t2" 780 101400,1820
device msubckt pfet_03v3 -49872 7948 -49871 7949  "VDDD.t180" "a_n53272_6688.t6" 112 0 "a_n50432_7948#" 780 101400,1820 "VDDD.t181" 780 101400,1820
device msubckt pfet_03v3 -21004 -6052 -21003 -6051  "VDDD.t224" "a_n22548_n7312.t4" 112 0 "a_n21564_n6052#" 780 101400,1820 "a_n21564_n7312.t1" 780 101400,1820
device msubckt pfet_03v3 62380 -26986 62381 -26985  "VDDD.t145" "Set.t83" 112 0 "a_61820_n26986#" 780 101400,1820 "a_61820_n28246.t2" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 30760 -66638 30761 -66637  "None" "a_9107_n62067.t27" 7264 0 "a_n61752_n40600.t5" -2724 186240,3050
device msubckt pfet_03v3 -54604 -6052 -54603 -6051  "VDDD.t340" "a_n55792_n7080.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t2" 780 101400,1820 "a_n54548_n7312.t0" 780 101400,1820
device msubckt pfet_03v3 17058 -62487 17059 -62486  "VDDD.t618" "a_12789_n62288.t8" 112 0 "VDDD.t619" 780 101400,1820 "a_17114_n63187.t1" 780 101400,1820
device msubckt pfet_03v3 -47872 12056 -47871 12057  "VDDD.t964" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t12" 112 0 "VDDD.t965" 780 101400,1820 "a_n47816_12056#" 780 101400,1820
device msubckt nfet_03v3 -14084 10796 -14083 10797  "SAR_logic_dac_0.VSSD" "a_n26712_11028.t5" 112 0 "a_n15816_10796.t0" 312 38064,868 "a_n18580_10796#" 312 38064,868
device msubckt pfet_03v3 -18012 -6052 -18011 -6051  "VDDD.t804" "a_n24612_n7080.t4" 112 0 "a_n19936_n7312.t1" 780 101400,1820 "a_n22548_n7312.t1" 780 101400,1820
device msubckt pfet_03v3 81984 7620 81985 7621  "VDDD.t672" "a_70108_7056.t6" 112 0 "a_70108_7810.t1" 780 101400,1820 "VDDD.t673" 780 101400,1820
device msubckt nfet_03v3 28192 -40600 28193 -40599  "SAR_logic_dac_0.VSSD" "a_26362_n40380.t4" 112 0 "a_28062_n39340.t0" 312 38064,868 "a_28248_n40600.t9" 312 38064,868
device msubckt pfet_03v3 -46000 -26986 -45999 -26985  "VDDD.t642" "a_n54076_n28014.t4" 112 0 "a_n51028_n28246.t2" 780 101400,1820 "a_n45944_n28246#" 780 101400,1820
device msubckt pfet_03v3 34568 -27314 34569 -27313  "VDDD.t739" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t9" 112 0 "VDDD.t740" 780 101400,1820 "a_34624_n28014#" 780 101400,1820
device msubckt nfet_03v3 -39132 -28014 -39131 -28013  "SAR_logic_dac_0.VSSD" "Valid.t12" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n39076_n28014.t0" 312 38064,868
device msubckt pfet_03v3 7246 -70888 7247 -70887  "VDDA.t0" "clks.t41" 112 0 "VDDA.t1" 780 101400,1820 "a_3810_n71028.t0" 780 101400,1820
device msubckt nfet_03v3 -90896 6920 -90895 6921  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 15966 -71400 15967 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "a_9107_n62067.t2" 1200 146400,2644 "Vcom.t2" 1200 146400,2644
device msubckt nfet_03v3 35868 -28014 35869 -28013  "SAR_logic_dac_0.VSSD" "Valid.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_35924_n28014.t0" 312 38064,868
device msubckt pfet_03v3 12919 -61114 12920 -61113  "VDDD.t646" "a_12909_n61250.t8" 112 0 "a_12789_n61114.t1" 780 101400,1820 "VDDD.t727" 780 101400,1820
device msubckt nfet_03v3 39332 -7080 39333 -7079  "SAR_logic_dac_0.VSSD" "clks.t40" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_39388_n7080.t0" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -15040 -64958 -15039 -64957  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t12" -2724 186240,3050
device msubckt pfet_03v3 -50012 -6052 -50011 -6051  "VDDD.t754" "a_n56612_n7080.t6" 112 0 "a_n51936_n7312.t2" 780 101400,1820 "a_n54548_n7312.t3" 780 101400,1820
device msubckt nfet_03v3 48552 -28246 48553 -28245  "SAR_logic_dac_0.VSSD" "a_35924_n28014.t3" 112 0 "a_46820_n28246.t1" 312 38064,868 "a_44056_n28246#" 312 38064,868
device msubckt pfet_03v3 -56796 -2272 -56795 -2271  "VDDD.t722" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t12" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 780 101400,1820 "VDDD.t723" 780 101400,1820
device msubckt nfet_03v3 34134 -3108 34135 -3107  "SAR_logic_dac_0.VSSD" "a_34122_n2740.t6" 112 0 "VCM.t6" 312 38064,868 "a_34190_n3108.t6" 312 38064,868
device msubckt nfet_03v3 44522 -40600 44523 -40599  "SAR_logic_dac_0.VSSD" "a_42112_n40380.t3" 112 0 "a_34190_n3108.t9" 312 38064,868 "a_44578_n40600#" 312 38064,868
device msubckt nfet_03v3 -80860 6688 -80859 6689  "SAR_logic_dac_0.VSSD" "a_n83982_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n85272_6688.t1" 312 38064,868
device msubckt pfet_03v3 49240 -1944 49241 -1943  "VDDD.t445" "a_46118_n1944.t4" 112 0 "a_44828_n3204.t2" 780 101400,1820 "a_49296_n1944#" 780 101400,1820
device msubckt pfet_03v3 -26448 -26986 -26447 -26985  "VDDD.t362" "a_n38256_n28014.t4" 112 0 "a_n28180_n28246.t4" 780 101400,1820 "a_n30944_n28246#" 780 101400,1820
device msubckt nfet_03v3 54532 -28246 54533 -28245  "SAR_logic_dac_0.VSSD" "a_52988_n28246.t5" 112 0 "a_53972_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 18046 -71400 18047 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "a_9107_n62067.t3" 1200 146400,2644 "Vcom.t3" 1200 146400,2644
device msubckt pfet_03v3 48588 -6052 48589 -6051  "VDDD.t912" "Reset.t51" 112 0 "VDDD.t913" 780 101400,1820 "a_48644_n6052#" 780 101400,1820
device msubckt nfet_03v3 29000 -28246 29001 -28245  "SAR_logic_dac_0.VSSD" "a_21744_n28014.t2" 112 0 "a_23972_n28246.t4" 312 38064,868 "a_29056_n28246#" 312 38064,868
device msubckt pfet_03v3 -55104 12056 -55103 12057  "VDDD.t369" "a_n56648_10796.t5" 112 0 "a_n55664_12056#" 780 101400,1820 "a_n55664_10796.t3" 780 101400,1820
device msubckt nfet_03v3 42524 10796 42525 10797  "SAR_logic_dac_0.VSSD" "Reset.t50" 112 0 "a_41964_10796.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 71332 -7080 71333 -7079  "SAR_logic_dac_0.VSSD" "clks.t39" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_71388_n7080.t0" 312 38064,868
device msubckt nfet_03v3 -27312 -7350 -27311 -7349  "SAR_logic_dac_0.VSSD" "a_n29878_n1986.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t3" 312 38064,868 "a_n28648_n7430#" 312 38064,868
device msubckt pfet_03v3 -53620 -6052 -53619 -6051  "VDDD.t143" "Set.t82" 112 0 "VDDD.t144" 780 101400,1820 "a_n53564_n6052#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 40840 -66638 40841 -66637  "None" "a_9107_n62067.t14" 7264 0 "a_n16752_n40600.t1" -2724 186240,3050
device msubckt pfet_03v3 -88704 12056 -88703 12057  "VDDD.t608" "a_n89892_11028.t5" 112 0 "a_n88834_12056.t13" 780 101400,1820 "a_n88648_10796.t3" 780 101400,1820
device msubckt pfet_03v3 28192 -39340 28193 -39339  "VDDD.t525" "a_27112_n40380.t3" 112 0 "a_28062_n39340.t14" 780 101400,1820 "a_28248_n40600.t8" 780 101400,1820
device msubckt nfet_03v3 37104 6920 37105 6921  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t6" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 81240 -1944 81241 -1943  "VDDD.t295" "a_78118_n1944.t4" 112 0 "a_76828_n3204.t1" 780 101400,1820 "a_81296_n1944#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -38560 -69998 -38559 -69997  "None" "a_n3766_n71400.t37" 7264 0 "a_n46938_n39340.t6" -2724 186240,3050
device msubckt pfet_03v3 -21992 -1944 -21991 -1943  "VDDD.t254" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t10" 112 0 "a_n22552_n1944#" 780 101400,1820 "VDDD.t255" 780 101400,1820
device msubckt nfet_03v3 78128 6688 78129 6689  "SAR_logic_dac_0.VSSD" "a_74728_6688.t5" 112 0 "a_76204_6688.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 80588 -6052 80589 -6051  "VDDD.t910" "Reset.t49" 112 0 "VDDD.t911" 780 101400,1820 "a_80644_n6052#" 780 101400,1820
device msubckt nfet_03v3 -18636 10796 -18635 10797  "SAR_logic_dac_0.VSSD" "a_n25892_11028.t4" 112 0 "a_n23664_10796.t4" 312 38064,868 "a_n18580_10796#" 312 38064,868
device msubckt pfet_03v3 3440 11730 3441 11731  "VDDD.t590" "a_n29820_n28246.t8" 112 0 "VDDD.t591" 780 101400,1820 "a_3496_11030.t1" 780 101400,1820
device msubckt pfet_03v3 5974 -69460 5975 -69459  "w_4832_n69638#" "a_2782_n69366#" 112 0 "a_5136_n69460.t1" 800 104000,1860 "a_n3310_n70140.t1" 800 104000,1860
device msubckt nfet_03v3 35352 -7370 35353 -7369  "SAR_logic_dac_0.VSSD" "a_35352_n7430#" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_34190_n3108.t0" 312 38064,868
device msubckt pfet_03v3 44522 -39340 44523 -39339  "VDDD.t744" "a_41362_n40380.t4" 112 0 "a_34190_n3108.t7" 780 101400,1820 "a_44578_n40600#" 780 101400,1820
device msubckt pfet_03v3 30740 -26986 30741 -26985  "VDDD.t354" "a_29056_n28246#" 112 0 "a_30180_n26986#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t2" 780 101400,1820
device msubckt pfet_03v3 -47944 -39680 -47943 -39679  "VDDD.t359" "a_n48638_n40380.t4" 112 0 "VDDD.t360" 780 101400,1820 "a_n47888_n40380.t1" 780 101400,1820
device msubckt pfet_03v3 2682 -62432 2683 -62431  "VDDD.t366" "a_n2025_n63804#" 112 0 "VDDD.t367" 780 101400,1820 "a_2738_n63132.t1" 780 101400,1820
device msubckt pfet_03v3 5868 -27314 5869 -27313  "VDDD.t404" "Valid.t10" 112 0 "VDDD.t405" 780 101400,1820 "a_5924_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 -52068 -26986 -52067 -26985  "VDDD.t561" "a_n53256_n28014.t3" 112 0 "a_n60570_11594.t3" 780 101400,1820 "a_n52012_n28246.t2" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -25120 -64958 -25119 -64957  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t13" -2724 186240,3050
device msubckt pfet_03v3 -84112 12056 -84111 12057  "VDDD.t450" "a_n90712_11028.t4" 112 0 "a_n86036_10796.t1" 780 101400,1820 "a_n88648_10796.t1" 780 101400,1820
device msubckt nfet_03v3 -3840 -28246 -3839 -28245  "SAR_logic_dac_0.VSSD" "clks.t38" 112 0 "a_n4400_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 11306 -40380 11307 -40379  "SAR_logic_dac_0.VSSD" "a_180_n28246.t10" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_11362_n40380.t1" 312 38064,868
device msubckt nfet_03v3 -50636 10796 -50635 10797  "SAR_logic_dac_0.VSSD" "a_n57892_11028.t4" 112 0 "a_n55664_10796.t1" 312 38064,868 "a_n50580_10796#" 312 38064,868
device msubckt nfet_03v3 -1903 -64308 -1902 -64307  "SAR_logic_dac_0.VSSD" "a_n3898_n64206.t7" 14000 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_5097_n64308#" 312 38064,868
device msubckt nfet_03v3 56002 10892 56003 10893  "SAR_logic_dac_0.VSSD" "a_35496_11030.t4" 112 0 "a_n1938_n39340.t0" 312 38064,868 "VCM.t11" 312 38064,868
device msubckt pfet_03v3 -10432 -27314 -10431 -27313  "VDDD.t381" "a_n14820_n28246.t9" 112 0 "VDDD.t382" 780 101400,1820 "a_n10376_n28014#" 780 101400,1820
device msubckt pfet_03v3 80740 7948 80741 7949  "VDDD.t324" "a_70108_7810.t3" 112 0 "a_76018_7948.t3" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t0" 780 101400,1820
device msubckt pfet_03v3 67398 -1814 67399 -1813  "VDDD.t460" "a_67398_n1950.t3" 440 0 "a_28062_n39340.t10" 780 101400,1820 "VDDD.t461" 780 101400,1820
device msubckt nfet_03v3 9517 -61931 9518 -61930  "SAR_logic_dac_0.VSSD" "a_9107_n62067.t26" 112 0 "a_9175_n63033.t4" 620 75640,1484 "a_8997_n61931.t2" 620 75640,1484
device msubckt pfet_03v3 45124 -26986 45125 -26985  "VDDD.t23" "clks.t37" 112 0 "VDDD.t24" 780 101400,1820 "a_45180_n26986#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 34120 -69998 34121 -69997  "None" "a_9107_n62067.t25" 7264 0 "a_n31752_n40600.t2" -2724 186240,3050
device msubckt nfet_03v3 40544 -28246 40545 -28245  "SAR_logic_dac_0.VSSD" "a_38972_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_40600_n28246.t0" 312 38064,868
device msubckt pfet_03v3 -87720 12056 -87719 12057  "VDDD.t141" "Set.t81" 112 0 "VDDD.t142" 780 101400,1820 "a_n87664_12056#" 780 101400,1820
device msubckt pfet_03v3 -44876 -26986 -44875 -26985  "VDDD.t21" "clks.t36" 112 0 "VDDD.t22" 780 101400,1820 "a_n44820_n26986#" 780 101400,1820
device msubckt nfet_03v3 10516 -64119 10517 -64118  "SAR_logic_dac_0.VSSD" "a_2738_n63132.t9" 112 0 "SAR_logic_dac_0.VSSD" 620 75640,1484 "a_9175_n63033.t13" 620 75640,1484
device csubckt cap_mim_2f0_m4m5_noshield 50920 -66638 50921 -66637  "None" "m4_42400_n66758#" 7264 0 "a_43248_n40600.t1" -2724 193280,3114
device msubckt nfet_03v3 40220 -3204 40221 -3203  "SAR_logic_dac_0.VSSD" "a_40208_n2836.t5" 112 0 "a_40090_n1944#" 312 38064,868 "a_40276_n3204.t4" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 45880 -64958 45881 -64957  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t6" -2724 186240,3050
device msubckt nfet_03v3 46862 -40600 46863 -40599  "SAR_logic_dac_0.VSSD" "a_42112_n40380.t2" 112 0 "a_45662_n40380#" 312 38064,868 "a_43248_n40600.t4" 312 38064,868
device msubckt nfet_03v3 46764 -28246 46765 -28245  "SAR_logic_dac_0.VSSD" "a_22686_n2406.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_46820_n28246.t0" 312 38064,868
device msubckt pfet_03v3 16744 12056 16745 12057  "VDDD.t140" "Set.t80" 112 0 "a_16184_12056#" 780 101400,1820 "a_16184_10796.t1" 780 101400,1820
device msubckt pfet_03v3 10672 7948 10673 7949  "VDDD.t707" "a_6108_7056.t5" 112 0 "a_5990_7948.t3" 780 101400,1820 "a_10728_6688.t3" 780 101400,1820
device msubckt nfet_03v3 -22452 6688 -22451 6689  "SAR_logic_dac_0.VSSD" "Reset.t48" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 37932 -26986 37933 -26985  "VDDD.t565" "a_36744_n28014.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t4" 780 101400,1820 "a_37988_n28246.t3" 780 101400,1820
device msubckt nfet_03v3 7908 6688 7909 6689  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t3" 112 0 "a_6176_6688.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -59260 -26986 -59259 -26985  "VDDD.t426" "a_n60944_n28246#" 112 0 "a_n59820_n26986#" 780 101400,1820 "a_n60570_11594.t1" 780 101400,1820
device msubckt nfet_03v3 -3302 -71400 -3301 -71399  "SAR_logic_dac_0.VSSD" "a_n3310_n70140.t7" 112 0 "Vinp.t1" 1200 146400,2644 "a_n3766_n71400.t1" 1200 146400,2644
device msubckt nfet_03v3 9119 -63033 9120 -63032  "SAR_logic_dac_0.VSSD" "a_n3766_n71400.t36" 112 0 "a_8997_n63033.t2" 620 75640,1484 "a_9175_n63033.t8" 620 75640,1484
device msubckt nfet_03v3 -17872 6688 -17871 6689  "SAR_logic_dac_0.VSSD" "a_n21272_6688.t5" 112 0 "a_n19796_6688.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -21084 -28246 -21083 -28245  "SAR_logic_dac_0.VSSD" "Set.t79" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n21028_n28246.t1" 312 38064,868
device msubckt nfet_03v3 2778 -71400 2779 -71399  "SAR_logic_dac_0.VSSD" "a_2716_n69502#" 112 0 "a_2656_n71400.t3" 312 38064,868 "a_2782_n69366#" 312 38064,868
device msubckt pfet_03v3 -68312 -27314 -68311 -27313  "VDDD.t857" "a_n69076_n28014.t5" 112 0 "VDDD.t858" 780 101400,1820 "a_n68256_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 52020 12186 52021 12187  "VDDD.t795" "a_36388_11030.t3" 440 0 "VDDD.t796" 780 101400,1820 "a_52240_12186.t1" 780 101400,1820
device msubckt nfet_03v3 -47476 -28246 -47475 -28245  "SAR_logic_dac_0.VSSD" "a_n53256_n28014.t2" 112 0 "a_n49400_n28246.t3" 312 38064,868 "a_n52012_n28246.t1" 312 38064,868
device msubckt pfet_03v3 2380 -26986 2381 -26985  "VDDD.t139" "Set.t78" 112 0 "a_1820_n26986#" 780 101400,1820 "a_1820_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 -30478 -40600 -30477 -40599  "SAR_logic_dac_0.VSSD" "a_n32888_n40380.t4" 112 0 "a_n31938_n39340.t4" 312 38064,868 "a_n30422_n40600#" 312 38064,868
device msubckt pfet_03v3 -25948 11728 -25947 11729  "VDDD.t571" "a_n26712_11028.t4" 112 0 "VDDD.t572" 780 101400,1820 "a_n25892_11028.t0" 780 101400,1820
device msubckt nfet_03v3 -42968 -7080 -42967 -7079  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 312 38064,868
device msubckt pfet_03v3 46862 -39340 46863 -39339  "VDDD.t743" "a_41362_n40380.t3" 112 0 "a_45662_n40380#" 780 101400,1820 "a_43248_n40600.t7" 780 101400,1820
device msubckt pfet_03v3 72280 12056 72281 12057  "VDDD.t137" "Set.t77" 112 0 "VDDD.t138" 780 101400,1820 "a_72336_12056#" 780 101400,1820
device msubckt pfet_03v3 -21328 7948 -21327 7949  "VDDD.t179" "a_n25892_7056.t3" 112 0 "a_n26010_7948.t0" 780 101400,1820 "a_n21272_6688.t1" 780 101400,1820
device msubckt nfet_03v3 46248 -3204 46249 -3203  "SAR_logic_dac_0.VSSD" "a_40208_n2082.t5" 112 0 "a_46118_n1944.t0" 312 38064,868 "a_46304_n3204.t1" 312 38064,868
device msubckt pfet_03v3 43032 -1944 43033 -1943  "VDDD.t270" "a_40090_n1944#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t1" 780 101400,1820 "a_43088_n1944#" 780 101400,1820
device msubckt nfet_03v3 66688 -28014 66689 -28013  "SAR_logic_dac_0.VSSD" "a_65924_n28014.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_66744_n28014.t0" 312 38064,868
device msubckt nfet_03v3 -48896 10796 -48895 10797  "SAR_logic_dac_0.VSSD" "a_n50580_10796#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -16388 -3204 -16387 -3203  "SAR_logic_dac_0.VSSD" "Reset.t47" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n17696_n3204.t2" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 55960 -64958 55961 -64957  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t7" -2724 186240,3050
device msubckt pfet_03v3 63552 -26986 63553 -26985  "VDDD.t775" "a_51744_n28014.t3" 112 0 "a_61820_n28246.t3" 780 101400,1820 "a_59056_n28246#" 780 101400,1820
device msubckt pfet_03v3 -92560 11730 -92559 11731  "VDDD.t816" "a_n92570_11594.t9" 112 0 "VDDD.t817" 780 101400,1820 "a_n92504_11030.t1" 780 101400,1820
device msubckt pfet_03v3 75888 12056 75889 12057  "VDDD.t352" "a_69288_11028.t5" 112 0 "a_73964_10796.t2" 780 101400,1820 "a_71352_10796.t2" 780 101400,1820
device msubckt pfet_03v3 -79260 7948 -79259 7949  "VDDD.t300" "a_n89892_7810.t4" 112 0 "a_n83982_7948.t0" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t0" 780 101400,1820
device msubckt pfet_03v3 -22092 12056 -22091 12057  "VDDD.t320" "a_n23664_10796.t6" 112 0 "VDDD.t321" 780 101400,1820 "a_n22036_12056#" 780 101400,1820
device msubckt pfet_03v3 53032 -6380 53033 -6379  "VDDD.t489" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t4" 112 0 "VDDD.t490" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 39296 12056 39297 12057  "VDDD.t710" "a_38108_11028.t3" 112 0 "a_n88834_12056.t17" 780 101400,1820 "a_39352_10796.t2" 780 101400,1820
device msubckt nfet_03v3 -80896 10796 -80895 10797  "SAR_logic_dac_0.VSSD" "a_n82580_10796#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t7" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 71160 -28246 71161 -28245  "SAR_logic_dac_0.VSSD" "clks.t35" 112 0 "a_70600_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 44000 -26986 44001 -26985  "VDDD.t256" "a_35924_n28014.t2" 112 0 "a_38972_n28246.t0" 780 101400,1820 "a_44056_n28246#" 780 101400,1820
device msubckt pfet_03v3 -30478 -39340 -30477 -39339  "VDDD.t823" "a_n33638_n40380.t4" 112 0 "a_n31938_n39340.t7" 780 101400,1820 "a_n30422_n40600#" 780 101400,1820
device msubckt nfet_03v3 858 -71400 859 -71399  "SAR_logic_dac_0.VSSD" "a_n3310_n70140.t6" 112 0 "Vinp.t2" 1200 146400,2644 "a_n3766_n71400.t2" 1200 146400,2644
device msubckt pfet_03v3 -75980 12186 -75979 12187  "VDDD.t541" "a_n91612_11030.t5" 440 0 "VDDD.t542" 780 101400,1820 "a_n75760_12186.t2" 780 101400,1820
device msubckt nfet_03v3 -15412 -7312 -15411 -7311  "SAR_logic_dac_0.VSSD" "Reset.t46" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t2" 312 38064,868
device msubckt nfet_03v3 -2782 -71400 -2781 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "Vcom.t8" 1200 146400,2644 "a_n3766_n71400.t8" 1200 146400,2644
device msubckt pfet_03v3 -20968 -1944 -20967 -1943  "VDDD.t842" "a_n23910_n1944#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t6" 780 101400,1820 "a_n20912_n1944#" 780 101400,1820
device msubckt pfet_03v3 -48244 7948 -48243 7949  "VDDD.t135" "Set.t76" 112 0 "a_n48804_7948#" 780 101400,1820 "VDDD.t136" 780 101400,1820
device msubckt pfet_03v3 -50488 7948 -50487 7949  "VDDD.t909" "Reset.t45" 112 0 "a_n51796_6688.t1" 780 101400,1820 "a_n50432_7948#" 780 101400,1820
device msubckt nfet_03v3 77380 -28246 77381 -28245  "SAR_logic_dac_0.VSSD" "Set.t75" 112 0 "a_76820_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -23440 -69998 -23439 -69997  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t14" -2724 186240,3050
device msubckt pfet_03v3 71296 12056 71297 12057  "VDDD.t650" "a_70108_11028.t5" 112 0 "a_n88834_12056.t14" 780 101400,1820 "a_71352_10796.t1" 780 101400,1820
device msubckt pfet_03v3 -27620 -26986 -27619 -26985  "VDDD.t134" "Set.t74" 112 0 "a_n28180_n26986#" 780 101400,1820 "a_n28180_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 42380 -7312 42381 -7311  "SAR_logic_dac_0.VSSD" "Set.t73" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_42436_n7312.t0" 312 38064,868
device msubckt nfet_03v3 77512 6688 77513 6689  "SAR_logic_dac_0.VSSD" "Reset.t44" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_76204_6688.t3" 312 38064,868
device msubckt pfet_03v3 14161 -62288 14162 -62287  "VDDD.t647" "a_8997_n61931.t10" 112 0 "a_12789_n61114.t5" 780 101400,1820 "a_12789_n62288.t3" 780 101400,1820
device msubckt nfet_03v3 41908 10796 41909 10797  "SAR_logic_dac_0.VSSD" "a_40336_10796.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_41964_10796.t1" 312 38064,868
device msubckt pfet_03v3 57056 -39680 57057 -39679  "VDDD.t791" "a_56362_n40380.t4" 112 0 "VDDD.t792" 780 101400,1820 "a_57112_n40380.t1" 780 101400,1820
device msubckt pfet_03v3 75648 -1944 75649 -1943  "VDDD.t907" "Reset.t43" 112 0 "a_75088_n1944#" 780 101400,1820 "VDDD.t908" 780 101400,1820
device msubckt nfet_03v3 11109 -61931 11110 -61930  "SAR_logic_dac_0.VSSD" "a_9107_n62067.t24" 112 0 "a_9175_n63033.t1" 620 75640,1484 "a_8997_n61931.t3" 620 75640,1484
device csubckt cap_mim_2f0_m4m5_noshield 54280 -66638 54281 -66637  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t8" -2724 186240,3050
device msubckt pfet_03v3 39908 7948 39909 7949  "VDDD.t667" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t5" 112 0 "a_39348_7948#" 780 101400,1820 "VDDD.t668" 780 101400,1820
device msubckt nfet_03v3 45988 -7312 45989 -7311  "SAR_logic_dac_0.VSSD" "a_40208_n7080.t3" 112 0 "a_44064_n7312.t0" 312 38064,868 "a_41452_n7312.t1" 312 38064,868
device msubckt nfet_03v3 -38312 -28014 -38311 -28013  "SAR_logic_dac_0.VSSD" "a_n39076_n28014.t2" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n38256_n28014.t0" 312 38064,868
device msubckt pfet_03v3 -11096 -2272 -11095 -2271  "VDDD.t840" "a_n29878_n1986.t3" 112 0 "a_n23792_n2836.t1" 780 101400,1820 "VDDD.t841" 780 101400,1820
device msubckt nfet_03v3 1346 -62170 1347 -62169  "SAR_logic_dac_0.VSSD" "C.t0" 800 0 "a_1224_n62796#" 312 38064,868 "a_n2025_n63804#" 312 38064,868
device msubckt nfet_03v3 -15256 10796 -15255 10797  "SAR_logic_dac_0.VSSD" "Set.t72" 112 0 "a_n15816_10796.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 38052 11028 38053 11029  "SAR_logic_dac_0.VSSD" "a_37288_11028.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_38108_11028.t0" 312 38064,868
device msubckt pfet_03v3 -47772 -1944 -47771 -1943  "VDDD.t242" "a_n51172_n3204.t5" 112 0 "a_n48332_n1944#" 780 101400,1820 "VDDD.t243" 780 101400,1820
device msubckt pfet_03v3 -74552 7910 -74551 7911  "VDDD.t317" "a_n92504_11030.t3" 112 0 "a_n75562_6650#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t2" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 30760 -64958 30761 -64957  "None" "a_9107_n62067.t10" 7264 0 "a_n61752_n40600.t6" -2724 186240,3050
device csubckt cap_mim_2f0_m4m5_noshield -33520 -69998 -33519 -69997  "None" "a_n3766_n71400.t35" 7264 0 "a_n73502_6630.t8" -2724 186240,3050
device msubckt pfet_03v3 9396 -6052 9397 -6051  "VDDD.t960" "a_8208_n7080.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t8" 780 101400,1820 "a_9452_n7312.t1" 780 101400,1820
device msubckt nfet_03v3 41396 -7312 41397 -7311  "SAR_logic_dac_0.VSSD" "a_39388_n7080.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t8" 312 38064,868 "a_41452_n7312.t3" 312 38064,868
device msubckt pfet_03v3 61764 -26986 61765 -26985  "VDDD.t501" "a_n9314_n2406.t9" 112 0 "VDDD.t502" 780 101400,1820 "a_61820_n26986#" 780 101400,1820
device msubckt nfet_03v3 53804 -2970 53805 -2969  "SAR_logic_dac_0.VSSD" "a_34122_n2740.t5" 112 0 "a_34122_n1986.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 57524 -26986 57525 -26985  "VDDD.t774" "a_50924_n28014.t5" 112 0 "a_55600_n28246.t4" 780 101400,1820 "a_52988_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 70052 11028 70053 11029  "SAR_logic_dac_0.VSSD" "a_69288_11028.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_70108_11028.t1" 312 38064,868
device msubckt nfet_03v3 74996 -7312 74997 -7311  "SAR_logic_dac_0.VSSD" "a_73452_n7312.t5" 112 0 "a_74436_n7312.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 5232 11028 5233 11029  "SAR_logic_dac_0.VSSD" "a_4388_11030.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_5288_11028.t0" 312 38064,868
device msubckt pfet_03v3 8220 -1944 8221 -1943  "VDDD.t448" "a_8208_n2082.t4" 112 0 "a_8090_n1944#" 780 101400,1820 "a_8276_n3204.t2" 780 101400,1820
device msubckt pfet_03v3 22696 -2270 22697 -2269  "VDDD.t601" "a_22686_n2406.t10" 112 0 "a_2122_n2740.t1" 780 101400,1820 "VDDD.t602" 780 101400,1820
device msubckt nfet_03v3 -22608 -3204 -22607 -3203  "SAR_logic_dac_0.VSSD" "Set.t71" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n23724_n3204.t1" 312 38064,868
device msubckt nfet_03v3 45740 -28246 45741 -28245  "SAR_logic_dac_0.VSSD" "a_44056_n28246#" 112 0 "a_22686_n2406.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -24668 -6380 -24667 -6379  "VDDD.t19" "clks.t34" 112 0 "VDDD.t20" 780 101400,1820 "a_n24612_n7080.t1" 780 101400,1820
device msubckt nfet_03v3 -67068 -28246 -67067 -28245  "SAR_logic_dac_0.VSSD" "a_n69076_n28014.t4" 112 0 "a_n92570_11594.t4" 312 38064,868 "a_n67012_n28246.t3" 312 38064,868
device msubckt pfet_03v3 -90896 7620 -90895 7621  "VDDD.t562" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t3" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 780 101400,1820 "VDDD.t563" 780 101400,1820
device msubckt pfet_03v3 -62476 -26986 -62475 -26985  "VDDD.t856" "a_n69076_n28014.t3" 112 0 "a_n64400_n28246.t4" 780 101400,1820 "a_n67012_n28246.t2" 780 101400,1820
device msubckt nfet_03v3 -2722 -64206 -2721 -64205  "SAR_logic_dac_0.VSSD" "Valid.t9" 112 0 "a_n3898_n64206.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -46144 -3204 -46143 -3203  "SAR_logic_dac_0.VSSD" "Set.t70" 112 0 "a_n51172_n3204.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -58236 -26986 -58235 -26985  "VDDD.t50" "a_n60570_11594.t9" 112 0 "VDDD.t51" 780 101400,1820 "a_n58180_n26986#" 780 101400,1820
device msubckt pfet_03v3 12008 -6052 12009 -6051  "VDDD.t778" "a_10436_n7312.t5" 112 0 "VDDD.t779" 780 101400,1820 "a_12064_n6052#" 780 101400,1820
device msubckt nfet_03v3 -9304 -2970 -9303 -2969  "SAR_logic_dac_0.VSSD" "a_n9314_n2406.t8" 112 0 "a_n29878_n2740.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 53448 10892 53449 10893  "SAR_logic_dac_0.VSSD" "a_36388_11030.t2" 112 0 "a_52240_12186.t2" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t5" 312 38064,868
device msubckt pfet_03v3 -46084 12056 -46083 12057  "VDDD.t380" "a_n57892_11028.t3" 112 0 "a_n47816_10796.t3" 780 101400,1820 "a_n50580_10796#" 780 101400,1820
device msubckt pfet_03v3 13364 12056 13365 12057  "VDDD.t517" "a_5288_11028.t6" 112 0 "a_8336_10796.t1" 780 101400,1820 "a_13420_10796#" 780 101400,1820
device msubckt pfet_03v3 42008 -1944 42009 -1943  "VDDD.t758" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t10" 112 0 "a_41448_n1944#" 780 101400,1820 "VDDD.t759" 780 101400,1820
device msubckt nfet_03v3 53916 -28246 53917 -28245  "SAR_logic_dac_0.VSSD" "Set.t69" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_53972_n28246.t3" 312 38064,868
device msubckt pfet_03v3 -16536 -6052 -16535 -6051  "VDDD.t803" "a_n24612_n7080.t3" 112 0 "a_n21564_n7312.t3" 780 101400,1820 "a_n16480_n7312.t1" 780 101400,1820
device msubckt nfet_03v3 6688 -28014 6689 -28013  "SAR_logic_dac_0.VSSD" "a_5924_n28014.t2" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_6744_n28014.t0" 312 38064,868
device msubckt nfet_03v3 82228 -7312 82229 -7311  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_82284_n7312.t2" 312 38064,868
device msubckt nfet_03v3 -59876 -28246 -59875 -28245  "SAR_logic_dac_0.VSSD" "clks.t33" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n60570_11594.t0" 312 38064,868
device msubckt pfet_03v3 -58048 -1814 -58047 -1813  "VDDD.t768" "a_n61878_n1986.t5" 440 0 "a_n60602_n1950.t1" 780 101400,1820 "VDDD.t769" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 40840 -64958 40841 -64957  "None" "a_9107_n62067.t14" 7264 0 "a_n1752_n40600.t4" -2724 193280,3114
device msubckt pfet_03v3 21448 7910 21449 7911  "VDDD.t302" "a_3496_11030.t6" 112 0 "a_20438_6650#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t0" 780 101400,1820
device msubckt pfet_03v3 37104 7620 37105 7621  "VDDD.t665" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 780 101400,1820 "VDDD.t666" 780 101400,1820
device msubckt nfet_03v3 -47260 6688 -47259 6689  "SAR_logic_dac_0.VSSD" "a_n57892_7056.t6" 112 0 "a_n51982_7948.t2" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t6" 312 38064,868
device msubckt pfet_03v3 3552 -26986 3553 -26985  "VDDD.t783" "a_n8256_n28014.t5" 112 0 "a_1820_n28246.t4" 780 101400,1820 "a_n944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -18694 -39680 -18693 -39679  "VDDD.t588" "a_n29820_n28246.t7" 112 0 "VDDD.t589" 780 101400,1820 "a_n18638_n40380.t1" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 14780 -67200 14781 -67199  "None" "a_9346_n69460.t2" 14912 0 "a_10462_n71400.t1" -5592 364074,5770
device msubckt nfet_03v3 39204 -2972 39205 -2971  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t9" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 78488 10796 78489 10797  "SAR_logic_dac_0.VSSD" "Reset.t42" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t6" 312 38064,868
device msubckt nfet_03v3 -46016 6920 -46015 6921  "SAR_logic_dac_0.VSSD" "a_n57892_7056.t5" 112 0 "a_n57892_7810.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -34456 -28246 -34455 -28245  "SAR_logic_dac_0.VSSD" "a_n36028_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n34400_n28246.t4" 312 38064,868
device msubckt pfet_03v3 74524 12056 74525 12057  "VDDD.t906" "Reset.t41" 112 0 "a_73964_12056#" 780 101400,1820 "a_73964_10796.t3" 780 101400,1820
device msubckt pfet_03v3 -16860 7948 -16859 7949  "VDDD.t961" "a_n19982_7948.t5" 112 0 "a_n21272_6688.t4" 780 101400,1820 "a_n16804_7948#" 780 101400,1820
device msubckt nfet_03v3 -45160 -3204 -45159 -3203  "SAR_logic_dac_0.VSSD" "a_n55792_n2836.t4" 112 0 "a_n49882_n1944.t3" 312 38064,868 "a_n88834_12056.t9" 312 38064,868
device msubckt nfet_03v3 -16244 6688 -16243 6689  "SAR_logic_dac_0.VSSD" "Set.t68" 112 0 "a_n21272_6688.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -21476 12056 -21475 12057  "VDDD.t905" "Reset.t40" 112 0 "a_n22036_12056#" 780 101400,1820 "a_n22036_10796.t3" 780 101400,1820
device msubckt pfet_03v3 -7068 -26986 -7067 -26985  "VDDD.t782" "a_n8256_n28014.t4" 112 0 "a_n14820_n28246.t4" 780 101400,1820 "a_n7012_n28246.t3" 780 101400,1820
device msubckt nfet_03v3 71204 -2972 71205 -2971  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t11" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 17916 12056 17917 12057  "VDDD.t539" "a_6108_11028.t5" 112 0 "a_16184_10796.t3" 780 101400,1820 "a_13420_10796#" 780 101400,1820
device msubckt pfet_03v3 52084 -2272 52085 -2271  "VDDD.t948" "a_40208_n2836.t4" 112 0 "a_40208_n2082.t1" 780 101400,1820 "VDDD.t949" 780 101400,1820
device msubckt nfet_03v3 58192 -40600 58193 -40599  "SAR_logic_dac_0.VSSD" "a_56362_n40380.t3" 112 0 "a_2190_n3108.t1" 312 38064,868 "a_58248_n40600.t4" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 50920 -64958 50921 -64957  "None" "m4_42400_n66758#" 7264 0 "a_43248_n40600.t2" -2724 186240,3050
device msubckt pfet_03v3 -76000 -26986 -75999 -26985  "VDDD.t315" "a_n84076_n28014.t4" 112 0 "a_n81028_n28246.t2" 780 101400,1820 "a_n75944_n28246#" 780 101400,1820
device msubckt pfet_03v3 64568 -27314 64569 -27313  "VDDD.t499" "a_n9314_n2406.t7" 112 0 "VDDD.t500" 780 101400,1820 "a_64624_n28014#" 780 101400,1820
device msubckt nfet_03v3 -2944 -40380 -2943 -40379  "SAR_logic_dac_0.VSSD" "a_n3638_n40380.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n2888_n40380.t0" 312 38064,868
device msubckt pfet_03v3 76772 -1944 76773 -1943  "VDDD.t866" "a_72208_n2836.t5" 112 0 "a_72090_n1944#" 780 101400,1820 "a_76828_n3204.t4" 780 101400,1820
device msubckt nfet_03v3 -69132 -28014 -69131 -28013  "SAR_logic_dac_0.VSSD" "Valid.t8" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n69076_n28014.t0" 312 38064,868
device msubckt nfet_03v3 -41304 -2970 -41303 -2969  "SAR_logic_dac_0.VSSD" "a_n41314_n2406.t8" 112 0 "a_n61878_n2740.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 65868 -28014 65869 -28013  "SAR_logic_dac_0.VSSD" "Valid.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_65924_n28014.t0" 312 38064,868
device msubckt nfet_03v3 84016 -7312 84017 -7311  "SAR_logic_dac_0.VSSD" "a_71388_n7080.t5" 112 0 "a_82284_n7312.t1" 312 38064,868 "a_79520_n7312.t3" 312 38064,868
device msubckt nfet_03v3 78552 -28246 78553 -28245  "SAR_logic_dac_0.VSSD" "a_65924_n28014.t3" 112 0 "a_76820_n28246.t4" 312 38064,868 "a_74056_n28246#" 312 38064,868
device msubckt pfet_03v3 47140 7948 47141 7949  "VDDD.t855" "a_44018_7948.t5" 112 0 "a_42728_6688.t4" 780 101400,1820 "a_47196_7948#" 780 101400,1820
device msubckt pfet_03v3 -82636 12056 -82635 12057  "VDDD.t449" "a_n90712_11028.t3" 112 0 "a_n87664_10796.t3" 780 101400,1820 "a_n82580_10796#" 780 101400,1820
device msubckt pfet_03v3 88002 12152 88003 12153  "VDDD.t478" "a_68388_11030.t6" 112 0 "a_13062_n39340.t22" 780 101400,1820 "VCM.t5" 780 101400,1820
device msubckt pfet_03v3 -56448 -26986 -56447 -26985  "VDDD.t836" "a_n68256_n28014.t4" 112 0 "a_n58180_n28246.t2" 780 101400,1820 "a_n60944_n28246#" 780 101400,1820
device msubckt nfet_03v3 74522 -40600 74523 -40599  "SAR_logic_dac_0.VSSD" "a_72112_n40380.t3" 112 0 "a_n29810_n3108.t4" 312 38064,868 "a_74578_n40600#" 312 38064,868
device msubckt pfet_03v3 -10196 -2270 -10195 -2269  "VDDD.t71" "a_n29878_n2740.t5" 112 0 "a_n29878_n1986.t1" 780 101400,1820 "VDDD.t72" 780 101400,1820
device msubckt pfet_03v3 67440 11730 67441 11731  "VDDD.t833" "a_180_n28246.t9" 112 0 "VDDD.t834" 780 101400,1820 "a_67496_11030.t0" 780 101400,1820
device msubckt nfet_03v3 44624 -7312 44625 -7311  "SAR_logic_dac_0.VSSD" "Reset.t39" 112 0 "a_44064_n7312.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 59000 -28246 59001 -28245  "SAR_logic_dac_0.VSSD" "a_51744_n28014.t2" 112 0 "a_53972_n28246.t4" 312 38064,868 "a_59056_n28246#" 312 38064,868
device msubckt nfet_03v3 -42552 6650 -42551 6651  "SAR_logic_dac_0.VSSD" "a_n59612_11030.t4" 112 0 "a_n43562_6650#" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t4" 312 38064,868
device msubckt pfet_03v3 -46796 -6052 -46795 -6051  "VDDD.t811" "a_n48480_n7312.t4" 112 0 "a_n47356_n6052#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t1" 780 101400,1820
device msubckt nfet_03v3 -20468 -28246 -20467 -28245  "SAR_logic_dac_0.VSSD" "a_n22012_n28246.t5" 112 0 "a_n21028_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 58192 -39340 58193 -39339  "VDDD.t459" "a_57112_n40380.t3" 112 0 "a_2190_n3108.t4" 780 101400,1820 "a_58248_n40600.t3" 780 101400,1820
device msubckt nfet_03v3 50804 6920 50805 6921  "SAR_logic_dac_0.VSSD" "clks.t32" 112 0 "a_38108_7056.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 1764 -26986 1765 -26985  "VDDD.t831" "a_180_n28246.t8" 112 0 "VDDD.t832" 780 101400,1820 "a_1820_n26986#" 780 101400,1820
device msubckt pfet_03v3 11160 -26986 11161 -26985  "VDDD.t18" "clks.t31" 112 0 "a_10600_n26986#" 780 101400,1820 "a_10600_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 326 -63300 327 -63299  "SAR_logic_dac_0.VSSD" "a_n3898_n64206.t6" 800 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_726_n63300#" 312 38064,868
device msubckt pfet_03v3 74522 -39340 74523 -39339  "VDDD.t249" "a_71362_n40380.t4" 112 0 "a_n29810_n3108.t0" 780 101400,1820 "a_74578_n40600#" 780 101400,1820
device msubckt pfet_03v3 60740 -26986 60741 -26985  "VDDD.t433" "a_59056_n28246#" 112 0 "a_60180_n26986#" 780 101400,1820 "a_n9314_n2406.t2" 780 101400,1820
device msubckt pfet_03v3 -89880 7948 -89879 7949  "VDDD.t299" "a_n89892_7810.t3" 112 0 "a_n90010_7948.t0" 780 101400,1820 "a_n89824_6688.t1" 780 101400,1820
device msubckt pfet_03v3 -82068 -26986 -82067 -26985  "VDDD.t341" "a_n83256_n28014.t3" 112 0 "D.t0" 780 101400,1820 "a_n82012_n28246.t1" 780 101400,1820
device msubckt pfet_03v3 17380 -26986 17381 -26985  "VDDD.t133" "Set.t67" 112 0 "a_16820_n26986#" 780 101400,1820 "a_16820_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 73548 6688 73549 6689  "SAR_logic_dac_0.VSSD" "Reset.t38" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -1808 -40600 -1807 -40599  "SAR_logic_dac_0.VSSD" "a_n3638_n40380.t3" 112 0 "a_n1938_n39340.t3" 312 38064,868 "a_n1752_n40600.t1" 312 38064,868
device msubckt nfet_03v3 41306 -40380 41307 -40379  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t8" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_41362_n40380.t0" 312 38064,868
device msubckt nfet_03v3 -11916 -2972 -11915 -2971  "SAR_logic_dac_0.VSSD" "a_n23792_n2836.t4" 112 0 "a_n23792_n2082.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -40432 -27314 -40431 -27313  "VDDD.t218" "a_n44820_n28246.t10" 112 0 "VDDD.t219" 780 101400,1820 "a_n40376_n28014#" 780 101400,1820
device msubckt nfet_03v3 17058 -63187 17059 -63186  "SAR_logic_dac_0.VSSD" "a_12789_n62288.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_17114_n63187.t0" 312 38064,868
device msubckt pfet_03v3 75124 -26986 75125 -26985  "VDDD.t16" "clks.t30" 112 0 "VDDD.t17" 780 101400,1820 "a_75180_n26986#" 780 101400,1820
device msubckt nfet_03v3 70544 -28246 70545 -28245  "SAR_logic_dac_0.VSSD" "a_68972_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_70600_n28246.t3" 312 38064,868
device msubckt nfet_03v3 -42552 10892 -42551 10893  "SAR_logic_dac_0.VSSD" "a_n59612_11030.t3" 112 0 "a_n43760_12186.t0" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t3" 312 38064,868
device msubckt pfet_03v3 76148 7948 76149 7949  "VDDD.t671" "a_70108_7056.t5" 112 0 "a_76018_7948.t0" 780 101400,1820 "a_76204_6688.t1" 780 101400,1820
device msubckt pfet_03v3 -74876 -26986 -74875 -26985  "VDDD.t14" "clks.t29" 112 0 "VDDD.t15" 780 101400,1820 "a_n74820_n26986#" 780 101400,1820
device msubckt pfet_03v3 12919 -62288 12920 -62287  "VDDD.t646" "a_8997_n61931.t9" 112 0 "a_12789_n62288.t2" 780 101400,1820 "a_12789_n61114.t6" 780 101400,1820
device msubckt nfet_03v3 -59312 -3108 -59311 -3107  "SAR_logic_dac_0.VSSD" "a_n61878_n1986.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t0" 312 38064,868 "a_n60602_n1950.t0" 312 38064,868
device msubckt nfet_03v3 76862 -40600 76863 -40599  "SAR_logic_dac_0.VSSD" "a_72112_n40380.t2" 112 0 "a_75662_n40380#" 312 38064,868 "a_73248_n40600.t4" 312 38064,868
device msubckt nfet_03v3 86696 -2970 86697 -2969  "SAR_logic_dac_0.VSSD" "a_15180_n28246.t9" 112 0 "a_66122_n2740.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 34568 -28014 34569 -28013  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_34624_n28014#" 312 38064,868
device msubckt nfet_03v3 7246 -71588 7247 -71587  "SAR_logic_dac_0.VSSD" "clks.t28" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_3810_n71028.t1" 312 38064,868
device msubckt pfet_03v3 18840 -1944 18841 -1943  "VDDD.t73" "a_8208_n2082.t3" 112 0 "a_14118_n1944.t2" 780 101400,1820 "a_n88834_12056.t6" 780 101400,1820
device msubckt nfet_03v3 76764 -28246 76765 -28245  "SAR_logic_dac_0.VSSD" "a_n41314_n2406.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_76820_n28246.t3" 312 38064,868
device msubckt nfet_03v3 17526 -71400 17527 -71399  "SAR_logic_dac_0.VSSD" "a_9160_n69460.t6" 112 0 "a_9107_n62067.t7" 1200 146400,2644 "Vinn.t2" 1200 146400,2644
device msubckt pfet_03v3 -1808 -39340 -1807 -39339  "VDDD.t952" "a_n2888_n40380.t2" 112 0 "a_n1938_n39340.t8" 780 101400,1820 "a_n1752_n40600.t3" 780 101400,1820
device msubckt pfet_03v3 67932 -26986 67933 -26985  "VDDD.t691" "a_66744_n28014.t4" 112 0 "a_n9314_n2406.t0" 780 101400,1820 "a_67988_n28246.t1" 780 101400,1820
device msubckt pfet_03v3 -24704 12056 -24703 12057  "VDDD.t943" "a_n25892_11028.t3" 112 0 "a_n88834_12056.t22" 780 101400,1820 "a_n24648_10796.t3" 780 101400,1820
device msubckt pfet_03v3 -73426 12186 -73425 12187  "VDDD.t658" "a_n75760_12186.t3" 440 0 "VDDD.t659" 780 101400,1820 "a_n73502_6630.t21" 780 101400,1820
device msubckt pfet_03v3 -13156 -6052 -13155 -6051  "VDDD.t132" "Set.t66" 112 0 "a_n13716_n6052#" 780 101400,1820 "a_n13716_n7312.t0" 780 101400,1820
device msubckt nfet_03v3 -51084 -28246 -51083 -28245  "SAR_logic_dac_0.VSSD" "Set.t65" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n51028_n28246.t0" 312 38064,868
device msubckt pfet_03v3 50840 -1944 50841 -1943  "VDDD.t685" "a_40208_n2082.t4" 112 0 "a_46118_n1944.t1" 780 101400,1820 "a_n88834_12056.t16" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 54280 -64958 54281 -64957  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t9" -2724 186240,3050
device msubckt pfet_03v3 -24092 7948 -24091 7949  "VDDD.t424" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t6" 112 0 "a_n24652_7948#" 780 101400,1820 "VDDD.t425" 780 101400,1820
device msubckt pfet_03v3 9548 7948 9549 7949  "VDDD.t903" "Reset.t37" 112 0 "a_8988_7948#" 780 101400,1820 "VDDD.t904" 780 101400,1820
device msubckt nfet_03v3 -77476 -28246 -77475 -28245  "SAR_logic_dac_0.VSSD" "a_n83256_n28014.t2" 112 0 "a_n79400_n28246.t3" 312 38064,868 "a_n82012_n28246.t0" 312 38064,868
device msubckt nfet_03v3 -60478 -40600 -60477 -40599  "SAR_logic_dac_0.VSSD" "a_n62888_n40380.t3" 112 0 "a_n73502_6630.t2" 312 38064,868 "a_n60422_n40600#" 312 38064,868
device msubckt pfet_03v3 76862 -39340 76863 -39339  "VDDD.t248" "a_71362_n40380.t3" 112 0 "a_75662_n40380#" 780 101400,1820 "a_73248_n40600.t2" 780 101400,1820
device msubckt pfet_03v3 -20112 12056 -20111 12057  "VDDD.t570" "a_n26712_11028.t3" 112 0 "a_n22036_10796.t2" 780 101400,1820 "a_n24648_10796.t1" 780 101400,1820
device msubckt pfet_03v3 73908 12056 73909 12057  "VDDD.t711" "a_72336_10796.t6" 112 0 "VDDD.t712" 780 101400,1820 "a_73964_12056#" 780 101400,1820
device msubckt nfet_03v3 -43984 -7312 -43983 -7311  "SAR_logic_dac_0.VSSD" "a_n56612_n7080.t5" 112 0 "a_n45716_n7312.t4" 312 38064,868 "a_n48480_n7312.t3" 312 38064,868
device msubckt pfet_03v3 18572 -62235 18573 -62234  "VDDD.t715" "a_n88834_12056.t24" 112 0 "VDDD.t716" 780 101400,1820 "Valid.t2" 780 101400,1820
device msubckt pfet_03v3 17856 -1944 17857 -1943  "VDDD.t130" "Set.t64" 112 0 "a_17296_n1944#" 780 101400,1820 "VDDD.t131" 780 101400,1820
device msubckt pfet_03v3 4568 -27314 4569 -27313  "VDDD.t829" "a_180_n28246.t7" 112 0 "VDDD.t830" 780 101400,1820 "a_4624_n28014#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 37480 -68318 37481 -68317  "None" "a_9107_n62067.t14" 7264 0 "a_n61752_n40600.t7" -2724 186240,3050
device msubckt pfet_03v3 15756 7948 15757 7949  "VDDD.t128" "Set.t63" 112 0 "a_15196_7948#" 780 101400,1820 "VDDD.t129" 780 101400,1820
device msubckt nfet_03v3 2682 -63132 2683 -63131  "SAR_logic_dac_0.VSSD" "a_n2025_n63804#" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_2738_n63132.t0" 312 38064,868
device msubckt nfet_03v3 5868 -28014 5869 -28013  "SAR_logic_dac_0.VSSD" "Valid.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_5924_n28014.t0" 312 38064,868
device msubckt nfet_03v3 15140 6688 15141 6689  "SAR_logic_dac_0.VSSD" "a_12018_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_10728_6688.t2" 312 38064,868
device msubckt pfet_03v3 -23720 12056 -23719 12057  "VDDD.t126" "Set.t62" 112 0 "VDDD.t127" 780 101400,1820 "a_n23664_12056#" 780 101400,1820
device msubckt nfet_03v3 -53992 -3204 -53991 -3203  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t11" 112 0 "a_n55724_n3204.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -10432 -28014 -10431 -28013  "SAR_logic_dac_0.VSSD" "a_n14820_n28246.t8" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n10376_n28014#" 312 38064,868
device msubckt pfet_03v3 74000 -26986 74001 -26985  "VDDD.t692" "a_65924_n28014.t2" 112 0 "a_68972_n28246.t2" 780 101400,1820 "a_74056_n28246#" 780 101400,1820
device msubckt pfet_03v3 -47256 12056 -47255 12057  "VDDD.t125" "Set.t61" 112 0 "a_n47816_12056#" 780 101400,1820 "a_n47816_10796.t0" 780 101400,1820
device msubckt pfet_03v3 -60478 -39340 -60477 -39339  "VDDD.t686" "a_n63638_n40380.t4" 112 0 "a_n73502_6630.t22" 780 101400,1820 "a_n60422_n40600#" 780 101400,1820
device msubckt nfet_03v3 52218 6650 52219 6651  "SAR_logic_dac_0.VSSD" "a_35496_11030.t3" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_52438_6650#" 312 38064,868
device msubckt pfet_03v3 82844 -6052 82845 -6051  "VDDD.t124" "Set.t60" 112 0 "a_82284_n6052#" 780 101400,1820 "a_82284_n7312.t3" 780 101400,1820
device msubckt nfet_03v3 10711 -63033 10712 -63032  "SAR_logic_dac_0.VSSD" "a_n3766_n71400.t34" 112 0 "a_8997_n63033.t3" 620 75640,1484 "a_9175_n63033.t9" 620 75640,1484
device msubckt pfet_03v3 73392 -1944 73393 -1943  "VDDD.t123" "Set.t59" 112 0 "a_72276_n3204.t2" 780 101400,1820 "a_73448_n1944#" 780 101400,1820
device msubckt nfet_03v3 16228 -3204 16229 -3203  "SAR_logic_dac_0.VSSD" "a_12828_n3204.t6" 112 0 "a_14304_n3204.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -57620 -26986 -57619 -26985  "VDDD.t122" "Set.t58" 112 0 "a_n58180_n26986#" 780 101400,1820 "a_n58180_n28246.t0" 780 101400,1820
device msubckt nfet_03v3 19086 -71400 19087 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "a_9107_n62067.t4" 1200 146400,2644 "Vcom.t4" 1200 146400,2644
device msubckt nfet_03v3 -45068 11028 -45067 11029  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 52904 -2972 52905 -2971  "SAR_logic_dac_0.VSSD" "a_34122_n1986.t5" 112 0 "a_40208_n2836.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 4332 11030 4333 11031  "SAR_logic_dac_0.VSSD" "a_3496_11030.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_4388_11030.t1" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 47560 -68318 47561 -68317  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t10" -2724 186240,3050
device msubckt nfet_03v3 -57880 6688 -57879 6689  "SAR_logic_dac_0.VSSD" "a_n57892_7056.t4" 112 0 "a_n58010_7948.t3" 312 38064,868 "a_n57824_6688.t3" 312 38064,868
device msubckt nfet_03v3 -7998 10892 -7997 10893  "SAR_logic_dac_0.VSSD" "a_n28504_11030.t7" 112 0 "a_n31938_n39340.t6" 312 38064,868 "VCM.t0" 312 38064,868
device msubckt nfet_03v3 72932 6688 72933 6689  "SAR_logic_dac_0.VSSD" "a_69990_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t0" 312 38064,868
device msubckt nfet_03v3 -45772 -7312 -45771 -7311  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n45716_n7312.t3" 312 38064,868
device msubckt nfet_03v3 -68312 -28014 -68311 -28013  "SAR_logic_dac_0.VSSD" "a_n69076_n28014.t2" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n68256_n28014.t0" 312 38064,868
device msubckt pfet_03v3 85448 12152 85449 12153  "VDDD.t294" "a_67496_11030.t7" 112 0 "a_84240_12186.t0" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t2" 780 101400,1820
device msubckt nfet_03v3 71292 6688 71293 6689  "SAR_logic_dac_0.VSSD" "Set.t57" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_70176_6688.t0" 312 38064,868
device msubckt nfet_03v3 69232 11028 69233 11029  "SAR_logic_dac_0.VSSD" "a_68388_11030.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_69288_11028.t0" 312 38064,868
device msubckt pfet_03v3 -46016 7620 -46015 7621  "VDDD.t850" "a_n57892_7056.t3" 112 0 "a_n57892_7810.t0" 780 101400,1820 "VDDD.t851" 780 101400,1820
device msubckt nfet_03v3 44148 6688 44149 6689  "SAR_logic_dac_0.VSSD" "a_38108_7810.t4" 112 0 "a_44018_7948.t1" 312 38064,868 "a_44204_6688.t0" 312 38064,868
device msubckt pfet_03v3 11888 12056 11889 12057  "VDDD.t516" "a_5288_11028.t5" 112 0 "a_9964_10796.t0" 780 101400,1820 "a_7352_10796.t3" 780 101400,1820
device msubckt nfet_03v3 -33840 -28246 -33839 -28245  "SAR_logic_dac_0.VSSD" "clks.t27" 112 0 "a_n34400_n28246.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -1000 -28246 -999 -28245  "SAR_logic_dac_0.VSSD" "a_n8256_n28014.t3" 112 0 "a_n6028_n28246.t4" 312 38064,868 "a_n944_n28246#" 312 38064,868
device msubckt pfet_03v3 17204 -6052 17205 -6051  "VDDD.t486" "a_15520_n7312.t4" 112 0 "a_16644_n6052#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t0" 780 101400,1820
device msubckt pfet_03v3 18552 -26986 18553 -26985  "VDDD.t392" "a_6744_n28014.t4" 112 0 "a_16820_n28246.t4" 780 101400,1820 "a_14056_n28246#" 780 101400,1820
device msubckt nfet_03v3 -20352 -3204 -20351 -3203  "SAR_logic_dac_0.VSSD" "Reset.t36" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 24532 -26986 24533 -26985  "VDDD.t466" "a_22988_n28246.t4" 112 0 "a_23972_n26986#" 780 101400,1820 "a_23972_n28246.t1" 780 101400,1820
device msubckt pfet_03v3 -11980 12186 -11979 12187  "VDDD.t457" "a_n27612_11030.t4" 440 0 "VDDD.t458" 780 101400,1820 "a_n11760_12186.t1" 780 101400,1820
device msubckt nfet_03v3 26160 -28246 26161 -28245  "SAR_logic_dac_0.VSSD" "clks.t26" 112 0 "a_25600_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -26800 -68318 -26799 -68317  "None" "m4_n28600_n66758#" 7264 0 "a_2190_n3108.t2" -2724 186240,3050
device msubckt pfet_03v3 7932 -26986 7933 -26985  "VDDD.t391" "a_6744_n28014.t3" 112 0 "a_180_n28246.t3" 780 101400,1820 "a_7988_n28246.t1" 780 101400,1820
device msubckt pfet_03v3 -88708 7948 -88707 7949  "VDDD.t121" "Set.t56" 112 0 "a_n89824_6688.t2" 780 101400,1820 "a_n88652_7948#" 780 101400,1820
device msubckt nfet_03v3 -53004 -7312 -53003 -7311  "SAR_logic_dac_0.VSSD" "a_n54548_n7312.t5" 112 0 "a_n53564_n7312.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 53032 -7080 53033 -7079  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 -27668 11030 -27667 11031  "SAR_logic_dac_0.VSSD" "a_n28504_11030.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n27612_11030.t0" 312 38064,868
device msubckt nfet_03v3 75032 -3204 75033 -3203  "SAR_logic_dac_0.VSSD" "a_72090_n1944#" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t2" 312 38064,868
device msubckt pfet_03v3 -55848 -6380 -55847 -6379  "VDDD.t752" "a_n56612_n7080.t4" 112 0 "VDDD.t753" 780 101400,1820 "a_n55792_n7080.t1" 780 101400,1820
device msubckt nfet_03v3 75740 -28246 75741 -28245  "SAR_logic_dac_0.VSSD" "a_74056_n28246#" 112 0 "a_n41314_n2406.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -87068 7948 -87067 7949  "VDDD.t724" "a_n90010_7948.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t1" 780 101400,1820 "a_n87012_7948#" 780 101400,1820
device msubckt nfet_03v3 -56796 -2972 -56795 -2971  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t10" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 10302 -60297 10303 -60296  "VDDD.t682" "a_2738_n63132.t8" 112 0 "VDDD.t683" 470 61100,1200 "a_8997_n63033.t7" 470 61100,1200
device msubckt pfet_03v3 40896 12056 40897 12057  "VDDD.t64" "a_39352_10796.t5" 112 0 "a_40336_12056#" 780 101400,1820 "a_40336_10796.t4" 780 101400,1820
device msubckt pfet_03v3 -29394 -39680 -29393 -39679  "VDDD.t198" "a_n30422_n40600#" 112 0 "VDDD.t199" 780 101400,1820 "a_n29338_n40380#" 780 101400,1820
device msubckt pfet_03v3 47612 -1944 47613 -1943  "VDDD.t902" "Reset.t35" 112 0 "a_46304_n3204.t2" 780 101400,1820 "a_47668_n1944#" 780 101400,1820
device msubckt pfet_03v3 11648 -1944 11649 -1943  "VDDD.t900" "Reset.t34" 112 0 "a_11088_n1944#" 780 101400,1820 "VDDD.t901" 780 101400,1820
device msubckt pfet_03v3 8932 7948 8933 7949  "VDDD.t651" "a_5990_7948.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t0" 780 101400,1820 "a_8988_7948#" 780 101400,1820
device msubckt pfet_03v3 -17752 -1944 -17751 -1943  "VDDD.t522" "a_n23792_n2836.t3" 112 0 "a_n17882_n1944.t0" 780 101400,1820 "a_n17696_n3204.t0" 780 101400,1820
device msubckt pfet_03v3 7292 7948 7293 7949  "VDDD.t120" "Set.t55" 112 0 "a_6176_6688.t0" 780 101400,1820 "a_7348_7948#" 780 101400,1820
device msubckt pfet_03v3 72152 -6380 72153 -6379  "VDDD.t479" "a_71388_n7080.t4" 112 0 "VDDD.t480" 780 101400,1820 "a_72208_n7080.t1" 780 101400,1820
device msubckt pfet_03v3 16128 12056 16129 12057  "VDDD.t701" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t10" 112 0 "VDDD.t702" 780 101400,1820 "a_16184_12056#" 780 101400,1820
device msubckt pfet_03v3 7332 -6380 7333 -6379  "VDDD.t12" "clks.t25" 112 0 "VDDD.t13" 780 101400,1820 "a_7388_n7080.t1" 780 101400,1820
device msubckt nfet_03v3 1346 -62796 1347 -62795  "SAR_logic_dac_0.VSSD" "a_n3898_n64206.t5" 800 0 "a_1224_n62796#" 312 38064,868 "a_1746_n63300#" 312 38064,868
device msubckt nfet_03v3 -52968 -3204 -52967 -3203  "SAR_logic_dac_0.VSSD" "a_n55910_n1944#" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t4" 312 38064,868
device msubckt pfet_03v3 -48694 -39680 -48693 -39679  "VDDD.t48" "a_n60570_11594.t8" 112 0 "VDDD.t49" 780 101400,1820 "a_n48638_n40380.t1" 780 101400,1820
device msubckt pfet_03v3 50804 7620 50805 7621  "VDDD.t10" "clks.t24" 112 0 "a_38108_7056.t1" 780 101400,1820 "VDDD.t11" 780 101400,1820
device msubckt nfet_03v3 9392 -3204 9393 -3203  "SAR_logic_dac_0.VSSD" "Set.t54" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_8276_n3204.t0" 312 38064,868
device msubckt pfet_03v3 38052 11728 38053 11729  "VDDD.t52" "a_37288_11028.t5" 112 0 "VDDD.t53" 780 101400,1820 "a_38108_11028.t1" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -36880 -68318 -36879 -68317  "None" "a_n3766_n71400.t33" 7264 0 "a_n31938_n39340.t1" -2724 193280,3114
device msubckt nfet_03v3 86620 6630 86621 6631  "SAR_logic_dac_0.VSSD" "a_84438_6650#" 440 0 "a_13062_n39340.t19" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 36688 -1848 36689 -1847  "VDDD.t511" "a_34122_n2740.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t6" 780 101400,1820 "a_35398_n1950.t0" 780 101400,1820
device msubckt nfet_03v3 12056 -40380 12057 -40379  "SAR_logic_dac_0.VSSD" "a_11362_n40380.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_12112_n40380.t0" 312 38064,868
device msubckt pfet_03v3 10544 -26986 10545 -26985  "VDDD.t497" "a_8972_n28246.t5" 112 0 "VDDD.t498" 780 101400,1820 "a_10600_n26986#" 780 101400,1820
device msubckt nfet_03v3 -64456 -28246 -64455 -28245  "SAR_logic_dac_0.VSSD" "a_n66028_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n64400_n28246.t2" 312 38064,868
device msubckt nfet_03v3 10996 -7312 10997 -7311  "SAR_logic_dac_0.VSSD" "a_9452_n7312.t5" 112 0 "a_10436_n7312.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 70052 11728 70053 11729  "VDDD.t350" "a_69288_11028.t3" 112 0 "VDDD.t351" 780 101400,1820 "a_70108_11028.t0" 780 101400,1820
device msubckt pfet_03v3 5232 11728 5233 11729  "VDDD.t331" "a_4388_11030.t5" 112 0 "VDDD.t332" 780 101400,1820 "a_5288_11028.t1" 780 101400,1820
device msubckt pfet_03v3 47464 -6052 47465 -6051  "VDDD.t846" "a_39388_n7080.t3" 112 0 "a_42436_n7312.t4" 780 101400,1820 "a_47520_n7312.t2" 780 101400,1820
device msubckt pfet_03v3 16764 -26986 16765 -26985  "VDDD.t972" "a_15180_n28246.t8" 112 0 "VDDD.t973" 780 101400,1820 "a_16820_n26986#" 780 101400,1820
device msubckt pfet_03v3 -55780 -1944 -55779 -1943  "VDDD.t813" "a_n55792_n2082.t5" 112 0 "a_n55910_n1944#" 780 101400,1820 "a_n55724_n3204.t2" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 32440 -68318 32441 -68317  "None" "a_9107_n62067.t23" 7264 0 "a_n46752_n40600.t2" -2724 186240,3050
device msubckt pfet_03v3 -17476 -26986 -17475 -26985  "VDDD.t310" "a_n24076_n28014.t4" 112 0 "a_n19400_n28246.t4" 780 101400,1820 "a_n22012_n28246.t3" 780 101400,1820
device msubckt nfet_03v3 -17512 10796 -17511 10797  "SAR_logic_dac_0.VSSD" "Reset.t33" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t7" 312 38064,868
device msubckt nfet_03v3 -24668 -7080 -24667 -7079  "SAR_logic_dac_0.VSSD" "clks.t23" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n24612_n7080.t0" 312 38064,868
device msubckt pfet_03v3 14128 7948 14129 7949  "VDDD.t526" "a_10728_6688.t6" 112 0 "a_13568_7948#" 780 101400,1820 "VDDD.t527" 780 101400,1820
device msubckt nfet_03v3 36688 -7350 36689 -7349  "SAR_logic_dac_0.VSSD" "a_34122_n1986.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t2" 312 38064,868 "a_35352_n7430#" 312 38064,868
device msubckt pfet_03v3 -4456 -26986 -4455 -26985  "VDDD.t277" "a_n6028_n28246.t5" 112 0 "VDDD.t278" 780 101400,1820 "a_n4400_n26986#" 780 101400,1820
device msubckt pfet_03v3 -74552 12152 -74551 12153  "VDDD.t316" "a_n92504_11030.t2" 112 0 "a_n75760_12186.t0" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t1" 780 101400,1820
device msubckt nfet_03v3 -6084 -28246 -6083 -28245  "SAR_logic_dac_0.VSSD" "Set.t53" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n6028_n28246.t1" 312 38064,868
device msubckt nfet_03v3 14488 10796 14489 10797  "SAR_logic_dac_0.VSSD" "Reset.t32" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t8" 312 38064,868
device msubckt nfet_03v3 -50468 -28246 -50467 -28245  "SAR_logic_dac_0.VSSD" "a_n52012_n28246.t5" 112 0 "a_n51028_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -83852 6688 -83851 6689  "SAR_logic_dac_0.VSSD" "a_n89892_7810.t2" 112 0 "a_n83982_7948.t1" 312 38064,868 "a_n83796_6688.t0" 312 38064,868
device msubckt pfet_03v3 10524 12056 10525 12057  "VDDD.t899" "Reset.t31" 112 0 "a_9964_12056#" 780 101400,1820 "a_9964_10796.t2" 780 101400,1820
device msubckt pfet_03v3 41160 -26986 41161 -26985  "VDDD.t9" "clks.t22" 112 0 "a_40600_n26986#" 780 101400,1820 "a_40600_n28246.t2" 780 101400,1820
device msubckt nfet_03v3 -56708 6688 -56707 6689  "SAR_logic_dac_0.VSSD" "Set.t52" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n57824_6688.t2" 312 38064,868
device msubckt nfet_03v3 74008 -3204 74009 -3203  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t10" 112 0 "a_72276_n3204.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -26768 11028 -26767 11029  "SAR_logic_dac_0.VSSD" "a_n27612_11030.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n26712_11028.t1" 312 38064,868
device msubckt nfet_03v3 -14760 -3204 -14759 -3203  "SAR_logic_dac_0.VSSD" "a_n17882_n1944.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n19172_n3204.t2" 312 38064,868
device msubckt nfet_03v3 -55068 6688 -55067 6689  "SAR_logic_dac_0.VSSD" "a_n58010_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t1" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 37480 -66638 37481 -66637  "None" "a_9107_n62067.t14" 7264 0 "a_n61752_n40600.t8" -2724 186240,3050
device msubckt nfet_03v3 15590 -63222 15591 -63221  "SAR_logic_dac_0.VSSD" "a_12126_n63187#" 112 0 "SAR_logic_dac_0.VSSD" 620 75640,1484 "a_12909_n61250.t0" 620 75640,1484
device msubckt pfet_03v3 47380 -26986 47381 -26985  "VDDD.t119" "Set.t51" 112 0 "a_46820_n26986#" 780 101400,1820 "a_46820_n28246.t2" 780 101400,1820
device msubckt pfet_03v3 -86452 7948 -86451 7949  "VDDD.t897" "Reset.t30" 112 0 "a_n87012_7948#" 780 101400,1820 "VDDD.t898" 780 101400,1820
device msubckt nfet_03v3 71306 -40380 71307 -40379  "SAR_logic_dac_0.VSSD" "a_n9314_n2406.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_71362_n40380.t0" 312 38064,868
device msubckt nfet_03v3 70120 6688 70121 6689  "SAR_logic_dac_0.VSSD" "a_70108_7056.t4" 112 0 "a_69990_7948.t2" 312 38064,868 "a_70176_6688.t2" 312 38064,868
device msubckt pfet_03v3 -70432 -27314 -70431 -27313  "VDDD.t814" "a_n92570_11594.t8" 112 0 "VDDD.t815" 780 101400,1820 "a_n70376_n28014#" 780 101400,1820
device msubckt nfet_03v3 9886 -71400 9887 -71399  "SAR_logic_dac_0.VSSD" "VDDA.t11" 112 0 "a_9422_n71400#" 312 38064,868 "a_9160_n69460.t1" 312 38064,868
device msubckt pfet_03v3 12772 -1944 12773 -1943  "VDDD.t237" "a_8208_n2836.t2" 112 0 "a_8090_n1944#" 780 101400,1820 "a_12828_n3204.t0" 780 101400,1820
device msubckt pfet_03v3 7204 -2272 7205 -2271  "VDDD.t206" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t11" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 780 101400,1820 "VDDD.t207" 780 101400,1820
device msubckt nfet_03v3 9915 -63033 9916 -63032  "SAR_logic_dac_0.VSSD" "a_n3766_n71400.t32" 112 0 "a_8997_n63033.t4" 620 75640,1484 "a_9175_n63033.t10" 620 75640,1484
device msubckt nfet_03v3 20016 -7312 20017 -7311  "SAR_logic_dac_0.VSSD" "a_7388_n7080.t3" 112 0 "a_18284_n7312.t4" 312 38064,868 "a_15520_n7312.t0" 312 38064,868
device msubckt pfet_03v3 19568 -27314 19569 -27313  "VDDD.t182" "a_15180_n28246.t7" 112 0 "VDDD.t183" 780 101400,1820 "a_19624_n28014#" 780 101400,1820
device msubckt pfet_03v3 24002 12152 24003 12153  "VDDD.t868" "a_4388_11030.t4" 112 0 "a_n16938_n39340.t5" 780 101400,1820 "VCM.t17" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -16720 -69998 -16719 -69997  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t15" -2724 186240,3050
device msubckt nfet_03v3 64568 -28014 64569 -28013  "SAR_logic_dac_0.VSSD" "a_n9314_n2406.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_64624_n28014#" 312 38064,868
device msubckt pfet_03v3 -27312 -6090 -27311 -6089  "VDDD.t70" "a_n29878_n2740.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t7" 780 101400,1820 "a_n28648_n7430#" 780 101400,1820
device msubckt nfet_03v3 29522 -40600 29523 -40599  "SAR_logic_dac_0.VSSD" "a_27112_n40380.t2" 112 0 "a_28062_n39340.t15" 312 38064,868 "a_29578_n40600#" 312 38064,868
device msubckt nfet_03v3 39532 -28246 39533 -28245  "SAR_logic_dac_0.VSSD" "a_37988_n28246.t5" 112 0 "a_38972_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -21760 -68318 -21759 -68317  "None" "m4_n28600_n66758#" 7264 0 "a_28062_n39340.t5" -2724 186240,3050
device msubckt nfet_03v3 4688 -3108 4689 -3107  "SAR_logic_dac_0.VSSD" "a_2122_n1986.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t3" 312 38064,868 "a_3398_n1950.t1" 312 38064,868
device msubckt pfet_03v3 12070 -62487 12071 -62486  "VDDD.t680" "a_2738_n63132.t7" 112 0 "VDDD.t681" 780 101400,1820 "a_12126_n63187#" 780 101400,1820
device msubckt nfet_03v3 82932 11028 82933 11029  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t10" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 52600 -68318 52601 -68317  "None" "m4_42400_n66758#" 7264 0 "a_28248_n40600.t3" -2724 186240,3050
device csubckt cap_mim_2f0_m4m5_noshield 47560 -66638 47561 -66637  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t11" -2724 186240,3050
device msubckt nfet_03v3 -81084 -28246 -81083 -28245  "SAR_logic_dac_0.VSSD" "Set.t50" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n81028_n28246.t1" 312 38064,868
device msubckt pfet_03v3 5266 -69460 5267 -69459  "w_4832_n69638#" "a_n3310_n70140.t5" 112 0 "a_5136_n69460.t0" 800 104000,1860 "VDDA.t9" 800 104000,1860
device msubckt pfet_03v3 9290 -69460 9291 -69459  "w_9072_n69638#" "a_9280_n69596#" 112 0 "a_9160_n69460.t0" 800 104000,1860 "a_9346_n69460.t0" 800 104000,1860
device msubckt nfet_03v3 -58246 -7350 -58245 -7349  "SAR_logic_dac_0.VSSD" "a_n61878_n2740.t4" 440 0 "a_n60648_n7430#" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -11096 -2972 -11095 -2971  "SAR_logic_dac_0.VSSD" "a_n29878_n1986.t2" 112 0 "a_n23792_n2836.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 6120 7948 6121 7949  "VDDD.t365" "a_6108_7810.t4" 112 0 "a_5990_7948.t1" 780 101400,1820 "a_6176_6688.t2" 780 101400,1820
device msubckt nfet_03v3 -13138 -40600 -13137 -40599  "SAR_logic_dac_0.VSSD" "a_n17888_n40380.t4" 112 0 "a_n14338_n40380#" 312 38064,868 "a_n16752_n40600.t5" 312 38064,868
device msubckt nfet_03v3 69104 6920 69105 6921  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 29522 -39340 29523 -39339  "VDDD.t654" "a_26362_n40380.t3" 112 0 "a_28062_n39340.t1" 780 101400,1820 "a_29578_n40600#" 780 101400,1820
device msubckt pfet_03v3 15740 -26986 15741 -26985  "VDDD.t273" "a_14056_n28246#" 112 0 "a_15180_n26986#" 780 101400,1820 "a_15180_n28246.t0" 780 101400,1820
device msubckt nfet_03v3 -86092 10796 -86091 10797  "SAR_logic_dac_0.VSSD" "a_n87664_10796.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n86036_10796.t0" 312 38064,868
device msubckt pfet_03v3 -37068 -26986 -37067 -26985  "VDDD.t361" "a_n38256_n28014.t3" 112 0 "a_n44820_n28246.t1" 780 101400,1820 "a_n37012_n28246.t0" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -31840 -68318 -31839 -68317  "None" "a_n3766_n71400.t31" 7264 0 "a_n73502_6630.t9" -2724 186240,3050
device msubckt pfet_03v3 -16896 12056 -16895 12057  "VDDD.t274" "a_n18580_10796#" 112 0 "a_n17456_12056#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t3" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -26800 -66638 -26799 -66637  "None" "m4_n28600_n66758#" 7264 0 "a_2190_n3108.t3" -2724 186240,3050
device msubckt pfet_03v3 13512 7948 13513 7949  "VDDD.t896" "Reset.t29" 112 0 "a_12204_6688.t3" 780 101400,1820 "a_13568_7948#" 780 101400,1820
device msubckt pfet_03v3 23916 -26986 23917 -26985  "VDDD.t117" "Set.t49" 112 0 "VDDD.t118" 780 101400,1820 "a_23972_n26986#" 780 101400,1820
device msubckt nfet_03v3 22696 -2970 22697 -2969  "SAR_logic_dac_0.VSSD" "a_22686_n2406.t9" 112 0 "a_2122_n2740.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -40432 -28014 -40431 -28013  "SAR_logic_dac_0.VSSD" "a_n44820_n28246.t9" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n40376_n28014#" 312 38064,868
device msubckt nfet_03v3 25544 -28246 25545 -28245  "SAR_logic_dac_0.VSSD" "a_23972_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_25600_n28246.t0" 312 38064,868
device msubckt nfet_03v3 -32944 -40380 -32943 -40379  "SAR_logic_dac_0.VSSD" "a_n33638_n40380.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n32888_n40380.t0" 312 38064,868
device msubckt nfet_03v3 47104 10796 47105 10797  "SAR_logic_dac_0.VSSD" "a_45420_10796#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 68332 11030 68333 11031  "SAR_logic_dac_0.VSSD" "a_67496_11030.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_68388_11030.t0" 312 38064,868
device msubckt pfet_03v3 -29876 -26986 -29875 -26985  "VDDD.t7" "clks.t21" 112 0 "VDDD.t8" 780 101400,1820 "a_n29820_n26986#" 780 101400,1820
device msubckt pfet_03v3 -13138 -39340 -13137 -39339  "VDDD.t633" "a_n18638_n40380.t5" 112 0 "a_n14338_n40380#" 780 101400,1820 "a_n16752_n40600.t3" 780 101400,1820
device msubckt nfet_03v3 44008 -7312 44009 -7311  "SAR_logic_dac_0.VSSD" "a_42436_n7312.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_44064_n7312.t1" 312 38064,868
device msubckt pfet_03v3 42672 7948 42673 7949  "VDDD.t786" "a_38108_7056.t3" 112 0 "a_37990_7948.t2" 780 101400,1820 "a_42728_6688.t2" 780 101400,1820
device msubckt nfet_03v3 17240 -3204 17241 -3203  "SAR_logic_dac_0.VSSD" "a_14118_n1944.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_12828_n3204.t2" 312 38064,868
device msubckt nfet_03v3 -54452 6688 -54451 6689  "SAR_logic_dac_0.VSSD" "Reset.t28" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -41920 -68318 -41919 -68317  "None" "a_n3766_n71400.t30" 7264 0 "a_n73502_6630.t10" -2724 186240,3050
device msubckt nfet_03v3 -15478 -40600 -15477 -40599  "SAR_logic_dac_0.VSSD" "a_n17888_n40380.t3" 112 0 "a_n16938_n39340.t4" 312 38064,868 "a_n15422_n40600#" 312 38064,868
device msubckt pfet_03v3 -39998 12152 -39997 12153  "VDDD.t555" "a_n59612_11030.t2" 112 0 "a_n46938_n39340.t13" 780 101400,1820 "VCM.t8" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -36880 -66638 -36879 -66637  "None" "a_n3766_n71400.t29" 7264 0 "a_n31938_n39340.t2" -2724 193280,3114
device msubckt nfet_03v3 -49872 6688 -49871 6689  "SAR_logic_dac_0.VSSD" "a_n53272_6688.t5" 112 0 "a_n51796_6688.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -48536 -7312 -48535 -7311  "SAR_logic_dac_0.VSSD" "a_n55792_n7080.t3" 112 0 "a_n53564_n7312.t0" 312 38064,868 "a_n48480_n7312.t1" 312 38064,868
device msubckt nfet_03v3 -14260 -28246 -14259 -28245  "SAR_logic_dac_0.VSSD" "a_n15944_n28246#" 112 0 "a_n14820_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -1460 -67200 -1459 -67199  "None" "a_5136_n69460.t2" 14912 0 "a_2656_n71400.t5" -5592 364074,5770
device msubckt nfet_03v3 -63840 -28246 -63839 -28245  "SAR_logic_dac_0.VSSD" "clks.t20" 112 0 "a_n64400_n28246.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -31808 -40600 -31807 -40599  "SAR_logic_dac_0.VSSD" "a_n33638_n40380.t2" 112 0 "a_n31938_n39340.t8" 312 38064,868 "a_n31752_n40600.t4" 312 38064,868
device msubckt pfet_03v3 -71998 12152 -71997 12153  "VDDD.t540" "a_n91612_11030.t4" 112 0 "a_n73502_6630.t19" 780 101400,1820 "VCM.t7" 780 101400,1820
device msubckt nfet_03v3 82840 -3204 82841 -3203  "SAR_logic_dac_0.VSSD" "a_72208_n2836.t4" 112 0 "a_78118_n1944.t3" 312 38064,868 "a_n88834_12056.t10" 312 38064,868
device msubckt pfet_03v3 48552 -26986 48553 -26985  "VDDD.t564" "a_36744_n28014.t3" 112 0 "a_46820_n28246.t4" 780 101400,1820 "a_44056_n28246#" 780 101400,1820
device msubckt pfet_03v3 -53328 7948 -53327 7949  "VDDD.t849" "a_n57892_7056.t2" 112 0 "a_n58010_7948.t2" 780 101400,1820 "a_n53272_6688.t4" 780 101400,1820
device msubckt pfet_03v3 34134 -1848 34135 -1847  "VDDD.t874" "a_34122_n1986.t3" 112 0 "VCM.t19" 780 101400,1820 "a_34190_n3108.t11" 780 101400,1820
device msubckt nfet_03v3 4568 -28014 4569 -28013  "SAR_logic_dac_0.VSSD" "a_180_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_4624_n28014#" 312 38064,868
device msubckt nfet_03v3 -3694 -40380 -3693 -40379  "SAR_logic_dac_0.VSSD" "a_n14820_n28246.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n3638_n40380.t0" 312 38064,868
device msubckt pfet_03v3 -15412 -6052 -15411 -6051  "VDDD.t894" "Reset.t27" 112 0 "VDDD.t895" 780 101400,1820 "a_n15356_n6052#" 780 101400,1820
device msubckt pfet_03v3 54532 -26986 54533 -26985  "VDDD.t719" "a_52988_n28246.t4" 112 0 "a_53972_n26986#" 780 101400,1820 "a_53972_n28246.t0" 780 101400,1820
device msubckt nfet_03v3 52084 -2972 52085 -2971  "SAR_logic_dac_0.VSSD" "a_40208_n2836.t3" 112 0 "a_40208_n2082.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 56160 -28246 56161 -28245  "SAR_logic_dac_0.VSSD" "clks.t19" 112 0 "a_55600_n28246.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 29000 -26986 29001 -26985  "VDDD.t377" "a_20924_n28014.t5" 112 0 "a_23972_n28246.t3" 780 101400,1820 "a_29056_n28246#" 780 101400,1820
device msubckt pfet_03v3 -15478 -39340 -15477 -39339  "VDDD.t632" "a_n18638_n40380.t4" 112 0 "a_n16938_n39340.t7" 780 101400,1820 "a_n15422_n40600#" 780 101400,1820
device msubckt nfet_03v3 8896 10796 8897 10797  "SAR_logic_dac_0.VSSD" "a_7352_10796.t4" 112 0 "a_8336_10796.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 42380 -6052 42381 -6051  "VDDD.t115" "Set.t48" 112 0 "VDDD.t116" 780 101400,1820 "a_42436_n6052#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 32440 -66638 32441 -66637  "None" "a_9107_n62067.t22" 7264 0 "a_n46752_n40600.t3" -2724 186240,3050
device msubckt pfet_03v3 14866 -61114 14867 -61113  "VDDD.t616" "a_12789_n62288.t6" 112 0 "a_14736_n61114.t3" 780 101400,1820 "VDDD.t617" 780 101400,1820
device msubckt nfet_03v3 -9380 6630 -9379 6631  "SAR_logic_dac_0.VSSD" "a_n11562_6650#" 440 0 "a_n31938_n39340.t9" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 77364 10796 77365 10797  "SAR_logic_dac_0.VSSD" "a_70108_11028.t4" 112 0 "a_72336_10796.t0" 312 38064,868 "a_77420_10796#" 312 38064,868
device msubckt pfet_03v3 -45068 11728 -45067 11729  "VDDD.t699" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t10" 112 0 "VDDD.t700" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 780 101400,1820
device msubckt nfet_03v3 49856 -3204 49857 -3203  "SAR_logic_dac_0.VSSD" "Set.t47" 112 0 "a_44828_n3204.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -59394 -39680 -59393 -39679  "VDDD.t453" "a_n60422_n40600#" 112 0 "VDDD.t454" 780 101400,1820 "a_n59338_n40380#" 780 101400,1820
device msubckt nfet_03v3 18566 -71400 18567 -71399  "SAR_logic_dac_0.VSSD" "a_9160_n69460.t5" 112 0 "a_9107_n62067.t6" 1200 146400,2644 "Vinn.t3" 1200 146400,2644
device msubckt nfet_03v3 -10196 -2970 -10195 -2969  "SAR_logic_dac_0.VSSD" "a_n29878_n2740.t3" 112 0 "a_n29878_n1986.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -31808 -39340 -31807 -39339  "VDDD.t194" "a_n32888_n40380.t3" 112 0 "a_n31938_n39340.t5" 780 101400,1820 "a_n31752_n40600.t6" 780 101400,1820
device msubckt pfet_03v3 4332 11730 4333 11731  "VDDD.t186" "a_3496_11030.t4" 112 0 "VDDD.t187" 780 101400,1820 "a_4388_11030.t0" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -35200 -68318 -35199 -68317  "None" "a_n3766_n71400.t28" 7264 0 "a_n46938_n39340.t7" -2724 186240,3050
device msubckt nfet_03v3 17984 6920 17985 6921  "SAR_logic_dac_0.VSSD" "a_6108_7056.t4" 112 0 "a_6108_7810.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 45988 -6052 45989 -6051  "VDDD.t845" "a_39388_n7080.t2" 112 0 "a_44064_n7312.t4" 780 101400,1820 "a_41452_n7312.t2" 780 101400,1820
device msubckt pfet_03v3 -82488 7948 -82487 7949  "VDDD.t893" "Reset.t26" 112 0 "a_n83796_6688.t4" 780 101400,1820 "a_n82432_7948#" 780 101400,1820
device msubckt nfet_03v3 81856 -3204 81857 -3203  "SAR_logic_dac_0.VSSD" "Set.t46" 112 0 "a_76828_n3204.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 124 -28246 125 -28245  "SAR_logic_dac_0.VSSD" "clks.t18" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_180_n28246.t2" 312 38064,868
device msubckt pfet_03v3 21448 12152 21449 12153  "VDDD.t640" "a_3496_11030.t3" 112 0 "a_20240_12186.t2" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t1" 780 101400,1820
device msubckt pfet_03v3 -3840 -26986 -3839 -26985  "VDDD.t6" "clks.t17" 112 0 "a_n4400_n26986#" 780 101400,1820 "a_n4400_n28246.t0" 780 101400,1820
device msubckt pfet_03v3 -49512 12056 -49511 12057  "VDDD.t891" "Reset.t25" 112 0 "VDDD.t892" 780 101400,1820 "a_n49456_12056#" 780 101400,1820
device msubckt nfet_03v3 -5468 -28246 -5467 -28245  "SAR_logic_dac_0.VSSD" "a_n7012_n28246.t5" 112 0 "a_n6028_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 3818 -71400 3819 -71399  "SAR_logic_dac_0.VSSD" "a_3810_n71028.t3" 112 0 "a_2656_n71400.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -182 -71400 -181 -71399  "SAR_logic_dac_0.VSSD" "a_n3310_n70140.t4" 112 0 "Vinp.t3" 1200 146400,2644 "a_n3766_n71400.t3" 1200 146400,2644
device msubckt pfet_03v3 69232 11728 69233 11729  "VDDD.t476" "a_68388_11030.t4" 112 0 "VDDD.t477" 780 101400,1820 "a_69288_11028.t1" 780 101400,1820
device msubckt nfet_03v3 42056 -40380 42057 -40379  "SAR_logic_dac_0.VSSD" "a_41362_n40380.t2" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_42112_n40380.t0" 312 38064,868
device msubckt nfet_03v3 -85476 10796 -85475 10797  "SAR_logic_dac_0.VSSD" "Reset.t24" 112 0 "a_n86036_10796.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 41396 -6052 41397 -6051  "VDDD.t808" "a_40208_n7080.t2" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t4" 780 101400,1820 "a_41452_n7312.t0" 780 101400,1820
device msubckt pfet_03v3 40544 -26986 40545 -26985  "VDDD.t958" "a_38972_n28246.t5" 112 0 "VDDD.t959" 780 101400,1820 "a_40600_n26986#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 42520 -66638 42521 -66637  "None" "a_9107_n62067.t21" 7264 0 "m4_42400_n66758#" -2724 192766,3110
device msubckt pfet_03v3 74996 -6052 74997 -6051  "VDDD.t548" "a_73452_n7312.t4" 112 0 "a_74436_n6052#" 780 101400,1820 "a_74436_n7312.t2" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 37480 -64958 37481 -64957  "None" "a_9107_n62067.t14" 7264 0 "a_n61752_n40600.t9" -2724 186240,3050
device msubckt pfet_03v3 -81512 12056 -81511 12057  "VDDD.t889" "Reset.t23" 112 0 "VDDD.t890" 780 101400,1820 "a_n81456_12056#" 780 101400,1820
device msubckt nfet_03v3 80740 6688 80741 6689  "SAR_logic_dac_0.VSSD" "a_70108_7056.t3" 112 0 "a_76018_7948.t1" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t5" 312 38064,868
device msubckt pfet_03v3 40220 -1944 40221 -1943  "VDDD.t684" "a_40208_n2082.t3" 112 0 "a_40090_n1944#" 780 101400,1820 "a_40276_n3204.t2" 780 101400,1820
device msubckt pfet_03v3 46488 12056 46489 12057  "VDDD.t887" "Reset.t22" 112 0 "VDDD.t888" 780 101400,1820 "a_46544_12056#" 780 101400,1820
device msubckt pfet_03v3 46764 -26986 46765 -26985  "VDDD.t288" "a_22686_n2406.t8" 112 0 "VDDD.t289" 780 101400,1820 "a_46820_n26986#" 780 101400,1820
device msubckt nfet_03v3 11032 -3204 11033 -3203  "SAR_logic_dac_0.VSSD" "a_8090_n1944#" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t1" 312 38064,868
device msubckt pfet_03v3 -27668 11730 -27667 11731  "VDDD.t212" "a_n28504_11030.t5" 112 0 "VDDD.t213" 780 101400,1820 "a_n27612_11030.t1" 780 101400,1820
device msubckt nfet_03v3 -22604 -7312 -22603 -7311  "SAR_logic_dac_0.VSSD" "a_n24612_n7080.t2" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t1" 312 38064,868 "a_n22548_n7312.t0" 312 38064,868
device msubckt pfet_03v3 85804 -2270 85805 -2269  "VDDD.t575" "a_66122_n2740.t4" 112 0 "a_66122_n1986.t0" 780 101400,1820 "VDDD.t576" 780 101400,1820
device msubckt pfet_03v3 -21084 -26986 -21083 -26985  "VDDD.t113" "Set.t45" 112 0 "VDDD.t114" 780 101400,1820 "a_n21028_n26986#" 780 101400,1820
device msubckt pfet_03v3 -19852 7948 -19851 7949  "VDDD.t178" "a_n25892_7056.t2" 112 0 "a_n19982_7948.t0" 780 101400,1820 "a_n19796_6688.t1" 780 101400,1820
device msubckt nfet_03v3 10672 6688 10673 6689  "SAR_logic_dac_0.VSSD" "a_6108_7810.t3" 112 0 "a_5990_7948.t0" 312 38064,868 "a_10728_6688.t1" 312 38064,868
device msubckt pfet_03v3 -47476 -26986 -47475 -26985  "VDDD.t470" "a_n54076_n28014.t3" 112 0 "a_n49400_n28246.t2" 780 101400,1820 "a_n52012_n28246.t0" 780 101400,1820
device msubckt nfet_03v3 -55848 -7080 -55847 -7079  "SAR_logic_dac_0.VSSD" "a_n56612_n7080.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n55792_n7080.t0" 312 38064,868
device msubckt pfet_03v3 82228 -6052 82229 -6051  "VDDD.t584" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t4" 112 0 "VDDD.t585" 780 101400,1820 "a_82284_n6052#" 780 101400,1820
device msubckt nfet_03v3 12524 -28246 12525 -28245  "SAR_logic_dac_0.VSSD" "a_6744_n28014.t2" 112 0 "a_10600_n28246.t4" 312 38064,868 "a_7988_n28246.t0" 312 38064,868
device msubckt nfet_03v3 -3822 -71400 -3821 -71399  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.VSSD" 112 0 "Vcom.t9" 1200 146400,2644 "a_n3766_n71400.t9" 1200 146400,2644
device csubckt cap_mim_2f0_m4m5_noshield -21760 -66638 -21759 -66637  "None" "m4_n28600_n66758#" 7264 0 "a_28062_n39340.t6" -2724 186240,3050
device msubckt pfet_03v3 46248 -1944 46249 -1943  "VDDD.t947" "a_40208_n2836.t2" 112 0 "a_46118_n1944.t2" 780 101400,1820 "a_46304_n3204.t4" 780 101400,1820
device msubckt nfet_03v3 38916 -28246 38917 -28245  "SAR_logic_dac_0.VSSD" "Set.t44" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_38972_n28246.t1" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 52600 -66638 52601 -66637  "None" "m4_42400_n66758#" 7264 0 "a_28248_n40600.t4" -2724 186240,3050
device csubckt cap_mim_2f0_m4m5_noshield 47560 -64958 47561 -64957  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t12" -2724 186240,3050
device msubckt nfet_03v3 1346 -63300 1347 -63299  "SAR_logic_dac_0.VSSD" "a_n3898_n64206.t4" 800 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_1746_n63300#" 312 38064,868
device msubckt pfet_03v3 -16388 -1944 -16387 -1943  "VDDD.t886" "Reset.t21" 112 0 "a_n17696_n3204.t1" 780 101400,1820 "a_n16332_n1944#" 780 101400,1820
device msubckt nfet_03v3 16588 -7312 16589 -7311  "SAR_logic_dac_0.VSSD" "Reset.t20" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t2" 312 38064,868
device msubckt nfet_03v3 72152 -7080 72153 -7079  "SAR_logic_dac_0.VSSD" "a_71388_n7080.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_72208_n7080.t0" 312 38064,868
device msubckt nfet_03v3 -13236 -28246 -13235 -28245  "SAR_logic_dac_0.VSSD" "a_n14820_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n13180_n28246.t0" 312 38064,868
device msubckt nfet_03v3 7332 -7080 7333 -7079  "SAR_logic_dac_0.VSSD" "clks.t16" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_7388_n7080.t0" 312 38064,868
device msubckt nfet_03v3 -80468 -28246 -80467 -28245  "SAR_logic_dac_0.VSSD" "a_n82012_n28246.t4" 112 0 "a_n81028_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -21328 6688 -21327 6689  "SAR_logic_dac_0.VSSD" "a_n25892_7810.t3" 112 0 "a_n26010_7948.t2" 312 38064,868 "a_n21272_6688.t2" 312 38064,868
device msubckt nfet_03v3 5378 -71400 5379 -71399  "SAR_logic_dac_0.VSSD" "VDDA.t10" 112 0 "a_n3310_n70140.t0" 312 38064,868 "a_5434_n71400#" 312 38064,868
device msubckt nfet_03v3 -21620 -7312 -21619 -7311  "SAR_logic_dac_0.VSSD" "Set.t43" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n21564_n7312.t2" 312 38064,868
device msubckt nfet_03v3 2134 -3108 2135 -3107  "SAR_logic_dac_0.VSSD" "a_2122_n2740.t4" 112 0 "VCM.t12" 312 38064,868 "a_2190_n3108.t8" 312 38064,868
device msubckt nfet_03v3 -3338 -64206 -3337 -64205  "SAR_logic_dac_0.VSSD" "a_n41314_n2406.t6" 112 0 "a_n3898_n64206.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 79612 -3204 79613 -3203  "SAR_logic_dac_0.VSSD" "Reset.t19" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_78304_n3204.t3" 312 38064,868
device msubckt nfet_03v3 -47872 10796 -47871 10797  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q.t9" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n47816_10796.t2" 312 38064,868
device msubckt nfet_03v3 43648 -3204 43649 -3203  "SAR_logic_dac_0.VSSD" "Reset.t18" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t7" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 71160 -26986 71161 -26985  "VDDD.t5" "clks.t15" 112 0 "a_70600_n26986#" 780 101400,1820 "a_70600_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 -45156 -7312 -45155 -7311  "SAR_logic_dac_0.VSSD" "Set.t42" 112 0 "a_n45716_n7312.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -19456 -28246 -19455 -28245  "SAR_logic_dac_0.VSSD" "a_n21028_n28246.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n19400_n28246.t2" 312 38064,868
device msubckt nfet_03v3 -57948 11028 -57947 11029  "SAR_logic_dac_0.VSSD" "a_n58712_11028.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n57892_11028.t0" 312 38064,868
device msubckt nfet_03v3 -11782 6650 -11781 6651  "SAR_logic_dac_0.VSSD" "a_n28504_11030.t4" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n11562_6650#" 312 38064,868
device msubckt nfet_03v3 -49752 -3204 -49751 -3203  "SAR_logic_dac_0.VSSD" "a_n55792_n2082.t4" 112 0 "a_n49882_n1944.t0" 312 38064,868 "a_n49696_n3204.t0" 312 38064,868
device msubckt pfet_03v3 53448 7910 53449 7911  "VDDD.t695" "a_35496_11030.t2" 112 0 "a_52438_6650#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q.t0" 780 101400,1820
device msubckt nfet_03v3 -79260 6688 -79259 6689  "SAR_logic_dac_0.VSSD" "a_n89892_7056.t6" 112 0 "a_n83982_7948.t2" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t5" 312 38064,868
device msubckt pfet_03v3 69104 7620 69105 7621  "VDDD.t955" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 780 101400,1820 "VDDD.t956" 780 101400,1820
device msubckt pfet_03v3 10716 -60297 10717 -60296  "VDDD.t678" "a_2738_n63132.t6" 112 0 "a_8997_n63033.t6" 470 61100,1200 "VDDD.t679" 470 61100,1200
device csubckt cap_mim_2f0_m4m5_noshield -15040 -69998 -15039 -69997  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t16" -2724 186240,3050
device msubckt pfet_03v3 77380 -26986 77381 -26985  "VDDD.t112" "Set.t41" 112 0 "a_76820_n26986#" 780 101400,1820 "a_76820_n28246.t2" 780 101400,1820
device msubckt nfet_03v3 -78016 6920 -78015 6921  "SAR_logic_dac_0.VSSD" "a_n89892_7056.t5" 112 0 "a_n89892_7810.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -31840 -66638 -31839 -66637  "None" "a_n3766_n71400.t27" 7264 0 "a_n73502_6630.t11" -2724 186240,3050
device csubckt cap_mim_2f0_m4m5_noshield -26800 -64958 -26799 -64957  "None" "m4_n28600_n66758#" 7264 0 "a_n29810_n3108.t2" -2724 193280,3114
device msubckt pfet_03v3 -48860 7948 -48859 7949  "VDDD.t781" "a_n51982_7948.t4" 112 0 "a_n53272_6688.t2" 780 101400,1820 "a_n48804_7948#" 780 101400,1820
device msubckt nfet_03v3 -15772 -3204 -15771 -3203  "SAR_logic_dac_0.VSSD" "a_n19172_n3204.t5" 112 0 "a_n17696_n3204.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -20080 -68318 -20079 -68317  "None" "m4_n28600_n66758#" 7264 0 "a_34190_n3108.t2" -2724 193280,3114
device msubckt nfet_03v3 68688 -3108 68689 -3107  "SAR_logic_dac_0.VSSD" "a_66122_n1986.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t4" 312 38064,868 "a_67398_n1950.t2" 312 38064,868
device msubckt pfet_03v3 84016 -6052 84017 -6051  "VDDD.t609" "a_72208_n7080.t4" 112 0 "a_82284_n7312.t0" 780 101400,1820 "a_79520_n7312.t1" 780 101400,1820
device msubckt pfet_03v3 606 -39680 607 -39679  "VDDD.t493" "a_n422_n40600#" 112 0 "VDDD.t494" 780 101400,1820 "a_662_n40380#" 780 101400,1820
device msubckt nfet_03v3 -48244 6688 -48243 6689  "SAR_logic_dac_0.VSSD" "Set.t40" 112 0 "a_n53272_6688.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -50488 6688 -50487 6689  "SAR_logic_dac_0.VSSD" "Reset.t17" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n51796_6688.t2" 312 38064,868
device msubckt nfet_03v3 3352 -7370 3353 -7369  "SAR_logic_dac_0.VSSD" "a_3352_n7430#" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_2190_n3108.t6" 312 38064,868
device msubckt nfet_03v3 -55104 10796 -55103 10797  "SAR_logic_dac_0.VSSD" "a_n56648_10796.t4" 112 0 "a_n55664_10796.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 49568 -27314 49569 -27313  "VDDD.t286" "a_22686_n2406.t7" 112 0 "VDDD.t287" 780 101400,1820 "a_49624_n28014#" 780 101400,1820
device msubckt pfet_03v3 -81872 7948 -81871 7949  "VDDD.t776" "a_n85272_6688.t5" 112 0 "a_n82432_7948#" 780 101400,1820 "VDDD.t777" 780 101400,1820
device msubckt nfet_03v3 -88704 10796 -88703 10797  "SAR_logic_dac_0.VSSD" "a_n90712_11028.t2" 112 0 "a_n88834_12056.t3" 312 38064,868 "a_n88648_10796.t0" 312 38064,868
device msubckt pfet_03v3 44624 -6052 44625 -6051  "VDDD.t885" "Reset.t16" 112 0 "a_44064_n6052#" 780 101400,1820 "a_44064_n7312.t3" 780 101400,1820
device msubckt pfet_03v3 9998 -69460 9999 -69459  "w_9072_n69638#" "a_9160_n69460.t4" 112 0 "VDDA.t4" 800 104000,1860 "a_9346_n69460.t1" 800 104000,1860
device msubckt nfet_03v3 59522 -40600 59523 -40599  "SAR_logic_dac_0.VSSD" "a_57112_n40380.t2" 112 0 "a_2190_n3108.t7" 312 38064,868 "a_59578_n40600#" 312 38064,868
device msubckt nfet_03v3 69532 -28246 69533 -28245  "SAR_logic_dac_0.VSSD" "a_67988_n28246.t4" 112 0 "a_68972_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -10552 12152 -10551 12153  "VDDD.t211" "a_n28504_11030.t3" 112 0 "a_n11760_12186.t0" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t1" 780 101400,1820
device msubckt nfet_03v3 39908 6688 39909 6689  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q.t3" 112 0 "a_38176_6688.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -31000 -28246 -30999 -28245  "SAR_logic_dac_0.VSSD" "a_n38256_n28014.t2" 112 0 "a_n36028_n28246.t1" 312 38064,868 "a_n30944_n28246#" 312 38064,868
device msubckt nfet_03v3 10406 -71400 10407 -71399  "SAR_logic_dac_0.VSSD" "a_9160_n69460.t3" 112 0 "Vinn.t5" 312 38064,868 "a_10462_n71400.t3" 312 38064,868
device msubckt pfet_03v3 79104 12056 79105 12057  "VDDD.t978" "a_77420_10796#" 112 0 "a_78544_12056#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t8" 780 101400,1820
device msubckt pfet_03v3 79140 7948 79141 7949  "VDDD.t471" "a_76018_7948.t4" 112 0 "a_74728_6688.t1" 780 101400,1820 "a_79196_7948#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -25120 -69998 -25119 -69997  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t17" -2724 186240,3050
device msubckt nfet_03v3 -84112 10796 -84111 10797  "SAR_logic_dac_0.VSSD" "a_n89892_11028.t4" 112 0 "a_n86036_10796.t2" 312 38064,868 "a_n88648_10796.t2" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -41920 -66638 -41919 -66637  "None" "a_n3766_n71400.t26" 7264 0 "a_n73502_6630.t12" -2724 186240,3050
device msubckt nfet_03v3 -11448 -28246 -11447 -28245  "SAR_logic_dac_0.VSSD" "a_n24076_n28014.t3" 112 0 "a_n13180_n28246.t4" 312 38064,868 "a_n15944_n28246#" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -36880 -64958 -36879 -64957  "None" "a_n3766_n71400.t25" 7264 0 "a_n31938_n39340.t3" -2724 186240,3050
device msubckt nfet_03v3 10008 -3204 10009 -3203  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t10" 112 0 "a_8276_n3204.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -74552 6650 -74551 6651  "SAR_logic_dac_0.VSSD" "a_n91612_11030.t3" 112 0 "a_n75562_6650#" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t4" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -30160 -68318 -30159 -68317  "None" "a_n3766_n71400.t24" 7264 0 "a_n16938_n39340.t2" -2724 186240,3050
device msubckt pfet_03v3 -26768 11728 -26767 11729  "VDDD.t455" "a_n27612_11030.t2" 112 0 "VDDD.t456" 780 101400,1820 "a_n26712_11028.t0" 780 101400,1820
device msubckt nfet_03v3 -43138 -40600 -43137 -40599  "SAR_logic_dac_0.VSSD" "a_n47888_n40380.t3" 112 0 "a_n44338_n40380#" 312 38064,868 "a_n46752_n40600.t11" 312 38064,868
device msubckt pfet_03v3 59522 -39340 59523 -39339  "VDDD.t790" "a_56362_n40380.t2" 112 0 "a_2190_n3108.t0" 780 101400,1820 "a_59578_n40600#" 780 101400,1820
device msubckt nfet_03v3 82804 6920 82805 6921  "SAR_logic_dac_0.VSSD" "clks.t14" 112 0 "a_70108_7056.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -22608 -1944 -22607 -1943  "VDDD.t111" "Set.t39" 112 0 "a_n23724_n3204.t2" 780 101400,1820 "a_n22552_n1944#" 780 101400,1820
device msubckt pfet_03v3 45740 -26986 45741 -26985  "VDDD.t427" "a_44056_n28246#" 112 0 "a_45180_n26986#" 780 101400,1820 "a_22686_n2406.t2" 780 101400,1820
device msubckt pfet_03v3 8280 12056 8281 12057  "VDDD.t109" "Set.t38" 112 0 "VDDD.t110" 780 101400,1820 "a_8336_12056#" 780 101400,1820
device msubckt nfet_03v3 -87720 10796 -87719 10797  "SAR_logic_dac_0.VSSD" "Set.t37" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n87664_10796.t2" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 45880 -69998 45881 -69997  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t13" -2724 186240,3050
device msubckt pfet_03v3 -67068 -26986 -67067 -26985  "VDDD.t835" "a_n68256_n28014.t3" 112 0 "a_n92570_11594.t3" 780 101400,1820 "a_n67012_n28246.t0" 780 101400,1820
device msubckt pfet_03v3 -2722 -62946 -2721 -62945  "VDDD.t403" "Valid.t5" 112 0 "a_n3282_n62946#" 780 101400,1820 "a_n3898_n64206.t0" 780 101400,1820
device msubckt pfet_03v3 -46144 -1944 -46143 -1943  "VDDD.t107" "Set.t36" 112 0 "a_n46704_n1944#" 780 101400,1820 "VDDD.t108" 780 101400,1820
device msubckt nfet_03v3 26306 -40380 26307 -40379  "SAR_logic_dac_0.VSSD" "a_15180_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_26362_n40380.t0" 312 38064,868
device msubckt pfet_03v3 -25432 -27314 -25431 -27313  "VDDD.t586" "a_n29820_n28246.t6" 112 0 "VDDD.t587" 780 101400,1820 "a_n25376_n28014#" 780 101400,1820
device msubckt pfet_03v3 53916 -26986 53917 -26985  "VDDD.t105" "Set.t35" 112 0 "VDDD.t106" 780 101400,1820 "a_53972_n26986#" 780 101400,1820
device msubckt nfet_03v3 16744 10796 16745 10797  "SAR_logic_dac_0.VSSD" "Set.t34" 112 0 "a_16184_10796.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -70432 -28014 -70431 -28013  "SAR_logic_dac_0.VSSD" "a_n92570_11594.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n70376_n28014#" 312 38064,868
device msubckt pfet_03v3 -43916 -2272 -43915 -2271  "VDDD.t546" "a_n55792_n2836.t3" 112 0 "a_n55792_n2082.t1" 780 101400,1820 "VDDD.t547" 780 101400,1820
device msubckt nfet_03v3 -62944 -40380 -62943 -40379  "SAR_logic_dac_0.VSSD" "a_n63638_n40380.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n62888_n40380.t0" 312 38064,868
device msubckt nfet_03v3 49204 -7312 49205 -7311  "SAR_logic_dac_0.VSSD" "a_47520_n7312.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 55544 -28246 55545 -28245  "SAR_logic_dac_0.VSSD" "a_53972_n28246.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_55600_n28246.t2" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 32440 -64958 32441 -64957  "None" "a_9107_n62067.t20" 7264 0 "a_n46752_n40600.t4" -2724 186240,3050
device msubckt pfet_03v3 -59876 -26986 -59875 -26985  "VDDD.t3" "clks.t13" 112 0 "VDDD.t4" 780 101400,1820 "a_n59820_n26986#" 780 101400,1820
device msubckt pfet_03v3 -43138 -39340 -43137 -39339  "VDDD.t358" "a_n48638_n40380.t3" 112 0 "a_n44338_n40380#" 780 101400,1820 "a_n46752_n40600.t8" 780 101400,1820
device msubckt nfet_03v3 19568 -28014 19569 -28013  "SAR_logic_dac_0.VSSD" "a_15180_n28246.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_19624_n28014#" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -40240 -68318 -40239 -68317  "None" "a_n3766_n71400.t23" 7264 0 "a_n73502_6630.t13" -2724 186240,3050
device msubckt pfet_03v3 82932 11728 82933 11729  "VDDD.t280" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t9" 112 0 "VDDD.t281" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -35200 -66638 -35199 -66637  "None" "a_n3766_n71400.t22" 7264 0 "a_n46938_n39340.t8" -2724 186240,3050
device msubckt pfet_03v3 86574 12186 86575 12187  "VDDD.t594" "a_84240_12186.t3" 440 0 "VDDD.t595" 780 101400,1820 "a_13062_n39340.t23" 780 101400,1820
device msubckt nfet_03v3 81204 -7312 81205 -7311  "SAR_logic_dac_0.VSSD" "a_79520_n7312.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 30124 -28246 30125 -28245  "SAR_logic_dac_0.VSSD" "clks.t12" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t1" 312 38064,868
device msubckt pfet_03v3 7296 12056 7297 12057  "VDDD.t538" "a_6108_11028.t4" 112 0 "a_n88834_12056.t7" 780 101400,1820 "a_7352_10796.t0" 780 101400,1820
device msubckt pfet_03v3 -34456 -26986 -34455 -26985  "VDDD.t389" "a_n36028_n28246.t5" 112 0 "VDDD.t390" 780 101400,1820 "a_n34400_n26986#" 780 101400,1820
device msubckt nfet_03v3 72280 10796 72281 10797  "SAR_logic_dac_0.VSSD" "Set.t33" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_72336_10796.t1" 312 38064,868
device msubckt pfet_03v3 17984 7620 17985 7621  "VDDD.t705" "a_6108_7056.t3" 112 0 "a_6108_7810.t1" 780 101400,1820 "VDDD.t706" 780 101400,1820
device msubckt nfet_03v3 44772 -3204 44773 -3203  "SAR_logic_dac_0.VSSD" "a_40208_n2082.t2" 112 0 "a_40090_n1944#" 312 38064,868 "a_44828_n3204.t3" 312 38064,868
device msubckt nfet_03v3 12070 -63187 12071 -63186  "SAR_logic_dac_0.VSSD" "a_2738_n63132.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_12126_n63187#" 312 38064,868
device msubckt nfet_03v3 21448 6650 21449 6651  "SAR_logic_dac_0.VSSD" "a_4388_11030.t3" 112 0 "a_20438_6650#" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t3" 312 38064,868
device msubckt nfet_03v3 -36084 -28246 -36083 -28245  "SAR_logic_dac_0.VSSD" "Set.t32" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n36028_n28246.t0" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 55960 -69998 55961 -69997  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t14" -2724 186240,3050
device msubckt pfet_03v3 13333 -61114 13334 -61113  "VDDD.t645" "a_12909_n61250.t7" 112 0 "VDDD.t726" 780 101400,1820 "a_12789_n61114.t2" 780 101400,1820
device msubckt pfet_03v3 -45160 -1944 -45159 -1943  "VDDD.t545" "a_n55792_n2082.t3" 112 0 "a_n49882_n1944.t1" 780 101400,1820 "a_n88834_12056.t8" 780 101400,1820
device msubckt nfet_03v3 -26896 6920 -26895 6921  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t5" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -43984 -6052 -43983 -6051  "VDDD.t339" "a_n55792_n7080.t2" 112 0 "a_n45716_n7312.t0" 780 101400,1820 "a_n48480_n7312.t0" 780 101400,1820
device msubckt nfet_03v3 -45478 -40600 -45477 -40599  "SAR_logic_dac_0.VSSD" "a_n47888_n40380.t2" 112 0 "a_n46938_n39340.t0" 312 38064,868 "a_n45422_n40600#" 312 38064,868
device msubckt nfet_03v3 -22092 10796 -22091 10797  "SAR_logic_dac_0.VSSD" "a_n23664_10796.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n22036_10796.t1" 312 38064,868
device msubckt nfet_03v3 75888 10796 75889 10797  "SAR_logic_dac_0.VSSD" "a_70108_11028.t3" 112 0 "a_73964_10796.t1" 312 38064,868 "a_71352_10796.t0" 312 38064,868
device msubckt nfet_03v3 22932 -28246 22933 -28245  "SAR_logic_dac_0.VSSD" "a_20924_n28014.t4" 112 0 "a_15180_n28246.t3" 312 38064,868 "a_22988_n28246.t1" 312 38064,868
device msubckt nfet_03v3 -16860 6688 -16859 6689  "SAR_logic_dac_0.VSSD" "a_n19982_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n21272_6688.t3" 312 38064,868
device msubckt nfet_03v3 -13196 6920 -13195 6921  "SAR_logic_dac_0.VSSD" "clks.t11" 112 0 "a_n25892_7056.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -44260 -28246 -44259 -28245  "SAR_logic_dac_0.VSSD" "a_n45944_n28246#" 112 0 "a_n44820_n28246.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -56092 7948 -56091 7949  "VDDD.t343" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q.t3" 112 0 "a_n56652_7948#" 780 101400,1820 "VDDD.t344" 780 101400,1820
device msubckt nfet_03v3 39296 10796 39297 10797  "SAR_logic_dac_0.VSSD" "a_37288_11028.t4" 112 0 "a_n88834_12056.t4" 312 38064,868 "a_39352_10796.t1" 312 38064,868
device msubckt nfet_03v3 -61808 -40600 -61807 -40599  "SAR_logic_dac_0.VSSD" "a_n63638_n40380.t2" 112 0 "a_n73502_6630.t20" 312 38064,868 "a_n61752_n40600.t18" 312 38064,868
device msubckt pfet_03v3 9474 -60297 9475 -60296  "VDDD.t676" "a_2738_n63132.t4" 112 0 "VDDD.t677" 470 61100,1200 "a_8997_n61931.t6" 470 61100,1200
device msubckt pfet_03v3 78552 -26986 78553 -26985  "VDDD.t690" "a_66744_n28014.t3" 112 0 "a_76820_n28246.t0" 780 101400,1820 "a_74056_n28246#" 780 101400,1820
device msubckt nfet_03v3 71296 10796 71297 10797  "SAR_logic_dac_0.VSSD" "a_69288_11028.t2" 112 0 "a_n88834_12056.t1" 312 38064,868 "a_71352_10796.t3" 312 38064,868
device msubckt nfet_03v3 9532 -28246 9533 -28245  "SAR_logic_dac_0.VSSD" "a_7988_n28246.t4" 112 0 "a_8972_n28246.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 68332 11730 68333 11731  "VDDD.t297" "a_67496_11030.t5" 112 0 "VDDD.t298" 780 101400,1820 "a_68388_11030.t1" 780 101400,1820
device msubckt pfet_03v3 59000 -26986 59001 -26985  "VDDD.t773" "a_50924_n28014.t4" 112 0 "a_53972_n28246.t2" 780 101400,1820 "a_59056_n28246#" 780 101400,1820
device msubckt pfet_03v3 -45478 -39340 -45477 -39339  "VDDD.t357" "a_n48638_n40380.t2" 112 0 "a_n46938_n39340.t2" 780 101400,1820 "a_n45422_n40600#" 780 101400,1820
device msubckt nfet_03v3 6052 11028 6053 11029  "SAR_logic_dac_0.VSSD" "a_5288_11028.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_6108_11028.t0" 312 38064,868
device msubckt pfet_03v3 47756 7948 47757 7949  "VDDD.t103" "Set.t31" 112 0 "a_47196_7948#" 780 101400,1820 "VDDD.t104" 780 101400,1820
device msubckt nfet_03v3 47140 6688 47141 6689  "SAR_logic_dac_0.VSSD" "a_44018_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_42728_6688.t3" 312 38064,868
device msubckt nfet_03v3 79464 -7312 79465 -7311  "SAR_logic_dac_0.VSSD" "a_72208_n7080.t3" 112 0 "a_74436_n7312.t0" 312 38064,868 "a_79520_n7312.t0" 312 38064,868
device msubckt pfet_03v3 -20468 -26986 -20467 -26985  "VDDD.t363" "a_n22012_n28246.t4" 112 0 "a_n21028_n26986#" 780 101400,1820 "a_n21028_n28246.t2" 780 101400,1820
device msubckt pfet_03v3 19188 -62235 19189 -62234  "VDDD.t337" "a_17114_n63187.t2" 112 0 "Valid.t0" 780 101400,1820 "VDDD.t338" 780 101400,1820
device msubckt pfet_03v3 -61808 -39340 -61807 -39339  "VDDD.t355" "a_n62888_n40380.t2" 112 0 "a_n73502_6630.t1" 780 101400,1820 "a_n61752_n40600.t16" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -21760 -64958 -21759 -64957  "None" "m4_n28600_n66758#" 7264 0 "a_28062_n39340.t7" -2724 186240,3050
device msubckt nfet_03v3 37754 -7350 37755 -7349  "SAR_logic_dac_0.VSSD" "a_34122_n2740.t3" 440 0 "a_35352_n7430#" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 84218 6650 84219 6651  "SAR_logic_dac_0.VSSD" "a_67496_11030.t4" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_84438_6650#" 312 38064,868
device msubckt pfet_03v3 16740 7948 16741 7949  "VDDD.t364" "a_6108_7810.t2" 112 0 "a_12018_7948.t3" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t2" 780 101400,1820
device msubckt pfet_03v3 37952 -1814 37953 -1813  "VDDD.t872" "a_34122_n1986.t2" 440 0 "a_35398_n1950.t2" 780 101400,1820 "VDDD.t873" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 52600 -64958 52601 -64957  "None" "m4_42400_n66758#" 7264 0 "a_28248_n40600.t5" -2724 186240,3050
device msubckt pfet_03v3 -45772 -6052 -45771 -6051  "VDDD.t434" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t3" 112 0 "VDDD.t435" 780 101400,1820 "a_n45716_n6052#" 780 101400,1820
device msubckt pfet_03v3 84904 -2272 84905 -2271  "VDDD.t246" "a_66122_n1986.t3" 112 0 "a_72208_n2836.t1" 780 101400,1820 "VDDD.t247" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 30760 -69998 30761 -69997  "None" "a_9107_n62067.t17" 7264 0 "a_n61752_n40600.t10" -2724 186240,3050
device msubckt pfet_03v3 11306 -39680 11307 -39679  "VDDD.t827" "a_180_n28246.t5" 112 0 "VDDD.t828" 780 101400,1820 "a_11362_n40380.t0" 780 101400,1820
device msubckt pfet_03v3 -80244 7948 -80243 7949  "VDDD.t101" "Set.t30" 112 0 "a_n80804_7948#" 780 101400,1820 "VDDD.t102" 780 101400,1820
device msubckt nfet_03v3 -12620 -28246 -12619 -28245  "SAR_logic_dac_0.VSSD" "Set.t29" 112 0 "a_n13180_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 9119 -61931 9120 -61930  "SAR_logic_dac_0.VSSD" "a_9107_n62067.t19" 112 0 "a_8997_n61931.t4" 620 75640,1484 "a_9175_n63033.t2" 620 75640,1484
device msubckt nfet_03v3 -89880 6688 -89879 6689  "SAR_logic_dac_0.VSSD" "a_n89892_7056.t4" 112 0 "a_n90010_7948.t2" 312 38064,868 "a_n89824_6688.t4" 312 38064,868
device msubckt nfet_03v3 72056 -40380 72057 -40379  "SAR_logic_dac_0.VSSD" "a_71362_n40380.t2" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_72112_n40380.t0" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 35800 -68318 35801 -68317  "None" "a_9107_n62067.t18" 7264 0 "a_n46752_n40600.t5" -2724 186240,3050
device msubckt pfet_03v3 70544 -26986 70545 -26985  "VDDD.t495" "a_68972_n28246.t5" 112 0 "VDDD.t496" 780 101400,1820 "a_70600_n26986#" 780 101400,1820
device msubckt nfet_03v3 10118 -64119 10119 -64118  "SAR_logic_dac_0.VSSD" "a_2738_n63132.t3" 112 0 "a_9175_n63033.t12" 620 75640,1484 "SAR_logic_dac_0.VSSD" 620 75640,1484
device msubckt pfet_03v3 -59312 -1848 -59311 -1847  "VDDD.t638" "a_n61878_n2740.t3" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t5" 780 101400,1820 "a_n60602_n1950.t2" 780 101400,1820
device msubckt nfet_03v3 -18840 -28246 -18839 -28245  "SAR_logic_dac_0.VSSD" "clks.t10" 112 0 "a_n19400_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -53004 -6052 -53003 -6051  "VDDD.t951" "a_n54548_n7312.t4" 112 0 "a_n53564_n6052#" 780 101400,1820 "a_n53564_n7312.t3" 780 101400,1820
device msubckt pfet_03v3 30606 -39680 30607 -39679  "VDDD.t553" "a_29578_n40600#" 112 0 "VDDD.t554" 780 101400,1820 "a_30662_n40380#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -31840 -64958 -31839 -64957  "None" "a_n3766_n71400.t21" 7264 0 "a_n73502_6630.t14" -2724 186240,3050
device msubckt pfet_03v3 71908 7948 71909 7949  "VDDD.t953" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q.t3" 112 0 "a_71348_7948#" 780 101400,1820 "VDDD.t954" 780 101400,1820
device msubckt pfet_03v3 -78016 7620 -78015 7621  "VDDD.t629" "a_n89892_7056.t3" 112 0 "a_n89892_7810.t1" 780 101400,1820 "VDDD.t630" 780 101400,1820
device msubckt pfet_03v3 76764 -26986 76765 -26985  "VDDD.t200" "a_n41314_n2406.t5" 112 0 "VDDD.t201" 780 101400,1820 "a_76820_n26986#" 780 101400,1820
device msubckt nfet_03v3 76148 6688 76149 6689  "SAR_logic_dac_0.VSSD" "a_70108_7810.t2" 112 0 "a_76018_7948.t2" 312 38064,868 "a_76204_6688.t4" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -20080 -66638 -20079 -66637  "None" "m4_n28600_n66758#" 7264 0 "a_34190_n3108.t3" -2724 193280,3114
device msubckt nfet_03v3 7204 -2972 7205 -2971  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t9" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -79872 12056 -79871 12057  "VDDD.t346" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t10" 112 0 "VDDD.t347" 780 101400,1820 "a_n79816_12056#" 780 101400,1820
device msubckt nfet_03v3 -46084 10796 -46083 10797  "SAR_logic_dac_0.VSSD" "a_n58712_11028.t4" 112 0 "a_n47816_10796.t4" 312 38064,868 "a_n50580_10796#" 312 38064,868
device msubckt nfet_03v3 13364 10796 13365 10797  "SAR_logic_dac_0.VSSD" "a_6108_11028.t3" 112 0 "a_8336_10796.t0" 312 38064,868 "a_13420_10796#" 312 38064,868
device msubckt pfet_03v3 14866 -62288 14867 -62287  "VDDD.t616" "a_8997_n63033.t8" 112 0 "a_12909_n61250.t3" 780 101400,1820 "a_14736_n61114.t7" 780 101400,1820
device msubckt pfet_03v3 -51084 -26986 -51083 -26985  "VDDD.t99" "Set.t28" 112 0 "VDDD.t100" 780 101400,1820 "a_n51028_n26986#" 780 101400,1820
device msubckt pfet_03v3 -77476 -26986 -77475 -26985  "VDDD.t314" "a_n84076_n28014.t3" 112 0 "a_n79400_n28246.t4" 780 101400,1820 "a_n82012_n28246.t2" 780 101400,1820
device msubckt nfet_03v3 42524 -28246 42525 -28245  "SAR_logic_dac_0.VSSD" "a_36744_n28014.t2" 112 0 "a_40600_n28246.t4" 312 38064,868 "a_37988_n28246.t2" 312 38064,868
device msubckt nfet_03v3 66134 -3108 66135 -3107  "SAR_logic_dac_0.VSSD" "a_66122_n2740.t3" 112 0 "VCM.t10" 312 38064,868 "a_28062_n39340.t12" 312 38064,868
device msubckt nfet_03v3 -24092 6688 -24091 6689  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t4" 112 0 "a_n25824_6688.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 68916 -28246 68917 -28245  "SAR_logic_dac_0.VSSD" "Set.t27" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_68972_n28246.t1" 312 38064,868
device msubckt nfet_03v3 9548 6688 9549 6689  "SAR_logic_dac_0.VSSD" "Reset.t15" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 41392 -3204 41393 -3203  "SAR_logic_dac_0.VSSD" "Set.t26" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_40276_n3204.t1" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 29080 -68318 29081 -68317  "None" "a_9107_n62067.t17" 7264 0 "a_n61752_n40600.t11" -2724 186240,3050
device msubckt pfet_03v3 -87104 12056 -87103 12057  "VDDD.t303" "a_n88648_10796.t4" 112 0 "a_n87664_12056#" 780 101400,1820 "a_n87664_10796.t0" 780 101400,1820
device msubckt nfet_03v3 -28648 -7370 -28647 -7369  "SAR_logic_dac_0.VSSD" "a_n28648_n7430#" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n29810_n3108.t3" 312 38064,868
device msubckt nfet_03v3 74524 10796 74525 10797  "SAR_logic_dac_0.VSSD" "Reset.t14" 112 0 "a_73964_10796.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -59312 -7350 -59311 -7349  "SAR_logic_dac_0.VSSD" "a_n61878_n1986.t3" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t1" 312 38064,868 "a_n60648_n7430#" 312 38064,868
device msubckt nfet_03v3 -43236 -28246 -43235 -28245  "SAR_logic_dac_0.VSSD" "a_n44820_n28246.t8" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n43180_n28246.t0" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -41920 -64958 -41919 -64957  "None" "a_n3766_n71400.t20" 7264 0 "a_n73502_6630.t15" -2724 186240,3050
device msubckt nfet_03v3 -21476 10796 -21475 10797  "SAR_logic_dac_0.VSSD" "Reset.t13" 112 0 "a_n22036_10796.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 21688 -27314 21689 -27313  "VDDD.t375" "a_20924_n28014.t3" 112 0 "VDDD.t376" 780 101400,1820 "a_21744_n28014.t1" 780 101400,1820
device msubckt pfet_03v3 -53992 -1944 -53991 -1943  "VDDD.t720" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t9" 112 0 "a_n54552_n1944#" 780 101400,1820 "VDDD.t721" 780 101400,1820
device msubckt nfet_03v3 -14796 -7312 -14795 -7311  "SAR_logic_dac_0.VSSD" "a_n16480_n7312.t4" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -30160 -66638 -30159 -66637  "None" "a_n3766_n71400.t19" 7264 0 "a_n16938_n39340.t3" -2724 186240,3050
device msubckt pfet_03v3 10996 -6052 10997 -6051  "VDDD.t318" "a_9452_n7312.t4" 112 0 "a_10436_n6052#" 780 101400,1820 "a_10436_n7312.t0" 780 101400,1820
device msubckt nfet_03v3 -60648 -7370 -60647 -7369  "SAR_logic_dac_0.VSSD" "a_n60648_n7430#" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n61810_n3108.t2" 312 38064,868
device msubckt nfet_03v3 15756 6688 15757 6689  "SAR_logic_dac_0.VSSD" "Set.t25" 112 0 "a_10728_6688.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -49456 -28246 -49455 -28245  "SAR_logic_dac_0.VSSD" "a_n51028_n28246.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n49400_n28246.t4" 312 38064,868
device msubckt nfet_03v3 17916 10796 17917 10797  "SAR_logic_dac_0.VSSD" "a_5288_11028.t3" 112 0 "a_16184_10796.t2" 312 38064,868 "a_13420_10796#" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 50920 -69998 50921 -69997  "None" "m4_42400_n66758#" 7264 0 "a_43248_n40600.t3" -2724 186240,3050
device msubckt pfet_03v3 82804 7620 82805 7621  "VDDD.t1" "clks.t9" 112 0 "a_70108_7056.t1" 780 101400,1820 "VDDD.t2" 780 101400,1820
device msubckt nfet_03v3 67352 -7370 67353 -7369  "SAR_logic_dac_0.VSSD" "a_67352_n7430#" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_28062_n39340.t13" 312 38064,868
device msubckt nfet_03v3 -33694 -40380 -33693 -40379  "SAR_logic_dac_0.VSSD" "a_n44820_n28246.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n33638_n40380.t0" 312 38064,868
device msubckt pfet_03v3 21804 -2270 21805 -2269  "VDDD.t732" "a_2122_n2740.t3" 112 0 "a_2122_n1986.t0" 780 101400,1820 "VDDD.t733" 780 101400,1820
device msubckt pfet_03v3 16228 -1944 16229 -1943  "VDDD.t240" "a_12828_n3204.t5" 112 0 "a_15668_n1944#" 780 101400,1820 "VDDD.t241" 780 101400,1820
device msubckt nfet_03v3 -82636 10796 -82635 10797  "SAR_logic_dac_0.VSSD" "a_n89892_11028.t3" 112 0 "a_n87664_10796.t4" 312 38064,868 "a_n82580_10796#" 312 38064,868
device msubckt nfet_03v3 88002 10892 88003 10893  "SAR_logic_dac_0.VSSD" "a_67496_11030.t3" 112 0 "a_13062_n39340.t0" 312 38064,868 "VCM.t1" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 39160 -68318 39161 -68317  "None" "a_9107_n62067.t14" 7264 0 "a_n61752_n40600.t12" -2724 186240,3050
device msubckt pfet_03v3 79568 -27314 79569 -27313  "VDDD.t333" "a_n41314_n2406.t4" 112 0 "VDDD.t334" 780 101400,1820 "a_79624_n28014#" 780 101400,1820
device msubckt pfet_03v3 36688 -6090 36689 -6089  "VDDD.t491" "a_34122_n2740.t2" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q.t5" 780 101400,1820 "a_35352_n7430#" 780 101400,1820
device msubckt nfet_03v3 72220 -3204 72221 -3203  "SAR_logic_dac_0.VSSD" "a_72208_n2836.t3" 112 0 "a_72090_n1944#" 312 38064,868 "a_72276_n3204.t3" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -40240 -66638 -40239 -66637  "None" "a_n3766_n71400.t18" 7264 0 "a_n73502_6630.t16" -2724 186240,3050
device csubckt cap_mim_2f0_m4m5_noshield -35200 -64958 -35199 -64957  "None" "a_n3766_n71400.t17" 7264 0 "a_n46938_n39340.t9" -2724 186240,3050
device msubckt pfet_03v3 48744 12056 48745 12057  "VDDD.t98" "Set.t24" 112 0 "a_48184_12056#" 780 101400,1820 "a_48184_10796.t2" 780 101400,1820
device msubckt nfet_03v3 -61000 -28246 -60999 -28245  "SAR_logic_dac_0.VSSD" "a_n68256_n28014.t2" 112 0 "a_n66028_n28246.t4" 312 38064,868 "a_n60944_n28246#" 312 38064,868
device msubckt pfet_03v3 -10968 -6380 -10967 -6379  "VDDD.t190" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t4" 112 0 "VDDD.t191" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 -33840 -26986 -33839 -26985  "VDDD.t0" "clks.t8" 112 0 "a_n34400_n26986#" 780 101400,1820 "a_n34400_n28246.t1" 780 101400,1820
device msubckt pfet_03v3 -1000 -26986 -999 -26985  "VDDD.t327" "a_n9076_n28014.t2" 112 0 "a_n6028_n28246.t0" 780 101400,1820 "a_n944_n28246#" 780 101400,1820
device msubckt pfet_03v3 46128 7948 46129 7949  "VDDD.t306" "a_42728_6688.t5" 112 0 "a_45568_7948#" 780 101400,1820 "VDDD.t307" 780 101400,1820
device msubckt nfet_03v3 15612 -3204 15613 -3203  "SAR_logic_dac_0.VSSD" "Reset.t12" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_14304_n3204.t3" 312 38064,868
device msubckt nfet_03v3 4858 -71400 4859 -71399  "SAR_logic_dac_0.VSSD" "a_n3310_n70140.t3" 112 0 "a_2656_n71400.t0" 312 38064,868 "Vinp.t5" 312 38064,868
device msubckt nfet_03v3 -35468 -28246 -35467 -28245  "SAR_logic_dac_0.VSSD" "a_n37012_n28246.t4" 112 0 "a_n36028_n28246.t4" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -20352 -1944 -20351 -1943  "VDDD.t883" "Reset.t11" 112 0 "a_n20912_n1944#" 780 101400,1820 "VDDD.t884" 780 101400,1820
device msubckt pfet_03v3 -26896 7620 -26895 7621  "VDDD.t467" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q.t3" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 780 101400,1820 "VDDD.t468" 780 101400,1820
device msubckt pfet_03v3 84020 12186 84021 12187  "VDDD.t474" "a_68388_11030.t3" 440 0 "VDDD.t475" 780 101400,1820 "a_84240_12186.t1" 780 101400,1820
device msubckt nfet_03v3 -41448 -28246 -41447 -28245  "SAR_logic_dac_0.VSSD" "a_n54076_n28014.t2" 112 0 "a_n43180_n28246.t3" 312 38064,868 "a_n45944_n28246#" 312 38064,868
device msubckt pfet_03v3 80744 12056 80745 12057  "VDDD.t97" "Set.t23" 112 0 "a_80184_12056#" 780 101400,1820 "a_80184_10796.t1" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -18400 -68318 -18399 -68317  "None" "m4_n28600_n66758#" 7264 0 "a_28062_n39340.t8" -2724 186240,3050
device msubckt pfet_03v3 -57948 11728 -57947 11729  "VDDD.t230" "a_n58712_11028.t3" 112 0 "VDDD.t231" 780 101400,1820 "a_n57892_11028.t1" 780 101400,1820
device msubckt pfet_03v3 26160 -26986 26161 -26985  "VDDD.t266" "clks.t7" 112 0 "a_25600_n26986#" 780 101400,1820 "a_25600_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 -28560 11030 -28559 11031  "SAR_logic_dac_0.VSSD" "a_n44820_n28246.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n28504_11030.t0" 312 38064,868
device msubckt pfet_03v3 -13196 7620 -13195 7621  "VDDD.t264" "clks.t6" 112 0 "a_n25892_7056.t1" 780 101400,1820 "VDDD.t265" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 49240 -68318 49241 -68317  "None" "m4_42400_n66758#" 7264 0 "a_28248_n40600.t6" -2724 186240,3050
device msubckt nfet_03v3 78248 -3204 78249 -3203  "SAR_logic_dac_0.VSSD" "a_72208_n2082.t3" 112 0 "a_78118_n1944.t0" 312 38064,868 "a_78304_n3204.t0" 312 38064,868
device msubckt pfet_03v3 75032 -1944 75033 -1943  "VDDD.t472" "a_72090_n1944#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t1" 780 101400,1820 "a_75088_n1944#" 780 101400,1820
device msubckt pfet_03v3 75740 -26986 75741 -26985  "VDDD.t423" "a_74056_n28246#" 112 0 "a_75180_n26986#" 780 101400,1820 "a_n41314_n2406.t1" 780 101400,1820
device msubckt pfet_03v3 9908 12056 9909 12057  "VDDD.t967" "a_8336_10796.t5" 112 0 "VDDD.t968" 780 101400,1820 "a_9964_12056#" 780 101400,1820
device msubckt pfet_03v3 -28602 -1814 -28601 -1813  "VDDD.t945" "a_n28602_n1950.t3" 440 0 "a_n29810_n3108.t6" 780 101400,1820 "VDDD.t946" 780 101400,1820
device msubckt nfet_03v3 -48388 -3204 -48387 -3203  "SAR_logic_dac_0.VSSD" "Reset.t10" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n49696_n3204.t3" 312 38064,868
device msubckt pfet_03v3 20016 -6052 20017 -6051  "VDDD.t492" "a_8208_n7080.t3" 112 0 "a_18284_n7312.t3" 780 101400,1820 "a_15520_n7312.t3" 780 101400,1820
device msubckt nfet_03v3 56306 -40380 56307 -40379  "SAR_logic_dac_0.VSSD" "a_22686_n2406.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_56362_n40380.t0" 312 38064,868
device msubckt nfet_03v3 -88708 6688 -88707 6689  "SAR_logic_dac_0.VSSD" "Set.t22" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n89824_6688.t3" 312 38064,868
device msubckt nfet_03v3 -60560 11030 -60559 11031  "SAR_logic_dac_0.VSSD" "a_n60570_11594.t7" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n60504_11030.t0" 312 38064,868
device msubckt pfet_03v3 -55432 -27314 -55431 -27313  "VDDD.t62" "a_n60570_11594.t6" 112 0 "VDDD.t63" 780 101400,1820 "a_n55376_n28014#" 780 101400,1820
device msubckt pfet_03v3 -54092 12056 -54091 12057  "VDDD.t610" "a_n55664_10796.t5" 112 0 "VDDD.t611" 780 101400,1820 "a_n54036_12056#" 780 101400,1820
device msubckt nfet_03v3 18844 -7312 18845 -7311  "SAR_logic_dac_0.VSSD" "Set.t21" 112 0 "a_18284_n7312.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -87068 6688 -87067 6689  "SAR_logic_dac_0.VSSD" "a_n90010_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t0" 312 38064,868
device msubckt pfet_03v3 85032 -6380 85033 -6379  "VDDD.t582" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q.t3" 112 0 "VDDD.t583" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 780 101400,1820
device msubckt nfet_03v3 -24704 10796 -24703 10797  "SAR_logic_dac_0.VSSD" "a_n26712_11028.t2" 112 0 "a_n88834_12056.t11" 312 38064,868 "a_n24648_10796.t0" 312 38064,868
device msubckt nfet_03v3 8916 -28246 8917 -28245  "SAR_logic_dac_0.VSSD" "Set.t20" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_8972_n28246.t0" 312 38064,868
device msubckt pfet_03v3 -60602 -1814 -60601 -1813  "VDDD.t509" "a_n60602_n1950.t3" 440 0 "a_n61810_n3108.t0" 780 101400,1820 "VDDD.t510" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 54280 -69998 54281 -69997  "None" "m4_42400_n66758#" 7264 0 "a_13248_n40600.t15" -2724 186240,3050
device msubckt nfet_03v3 8932 6688 8933 6689  "SAR_logic_dac_0.VSSD" "a_5990_7948.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q.t1" 312 38064,868
device msubckt nfet_03v3 -47412 -7312 -47411 -7311  "SAR_logic_dac_0.VSSD" "Reset.t9" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q.t2" 312 38064,868
device msubckt pfet_03v3 -52968 -1944 -52967 -1943  "VDDD.t531" "a_n55910_n1944#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q.t3" 780 101400,1820 "a_n52912_n1944#" 780 101400,1820
device msubckt nfet_03v3 49568 -28014 49569 -28013  "SAR_logic_dac_0.VSSD" "a_22686_n2406.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_49624_n28014#" 312 38064,868
device msubckt nfet_03v3 50844 -7312 50845 -7311  "SAR_logic_dac_0.VSSD" "Set.t19" 112 0 "a_50284_n7312.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 7292 6688 7293 6689  "SAR_logic_dac_0.VSSD" "Set.t18" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_6176_6688.t1" 312 38064,868
device msubckt pfet_03v3 9392 -1944 9393 -1943  "VDDD.t96" "Set.t17" 112 0 "a_8276_n3204.t1" 780 101400,1820 "a_9448_n1944#" 780 101400,1820
device msubckt pfet_03v3 15104 12056 15105 12057  "VDDD.t757" "a_13420_10796#" 112 0 "a_14544_12056#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t6" 780 101400,1820
device msubckt nfet_03v3 60124 -28246 60125 -28245  "SAR_logic_dac_0.VSSD" "clks.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n9314_n2406.t1" 312 38064,868
device msubckt nfet_03v3 -23780 -3204 -23779 -3203  "SAR_logic_dac_0.VSSD" "a_n23792_n2836.t2" 112 0 "a_n23910_n1944#" 312 38064,868 "a_n23724_n3204.t0" 312 38064,868
device msubckt nfet_03v3 74380 -7312 74381 -7311  "SAR_logic_dac_0.VSSD" "Set.t16" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_74436_n7312.t4" 312 38064,868
device msubckt pfet_03v3 -64456 -26986 -64455 -26985  "VDDD.t443" "a_n66028_n28246.t5" 112 0 "VDDD.t444" 780 101400,1820 "a_n64400_n26986#" 780 101400,1820
device msubckt nfet_03v3 -20112 10796 -20111 10797  "SAR_logic_dac_0.VSSD" "a_n25892_11028.t2" 112 0 "a_n22036_10796.t0" 312 38064,868 "a_n24648_10796.t2" 312 38064,868
device msubckt nfet_03v3 73908 10796 73909 10797  "SAR_logic_dac_0.VSSD" "a_72336_10796.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_73964_10796.t0" 312 38064,868
device msubckt nfet_03v3 -66084 -28246 -66083 -28245  "SAR_logic_dac_0.VSSD" "Set.t15" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n66028_n28246.t0" 312 38064,868
device msubckt nfet_03v3 77988 -7312 77989 -7311  "SAR_logic_dac_0.VSSD" "a_72208_n7080.t2" 112 0 "a_76064_n7312.t1" 312 38064,868 "a_73452_n7312.t3" 312 38064,868
device msubckt nfet_03v3 52932 -28246 52933 -28245  "SAR_logic_dac_0.VSSD" "a_50924_n28014.t3" 112 0 "a_22686_n2406.t1" 312 38064,868 "a_52988_n28246.t0" 312 38064,868
device msubckt nfet_03v3 -23720 10796 -23719 10797  "SAR_logic_dac_0.VSSD" "Set.t14" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n23664_10796.t0" 312 38064,868
device msubckt nfet_03v3 -74260 -28246 -74259 -28245  "SAR_logic_dac_0.VSSD" "a_n75944_n28246#" 112 0 "a_n92570_11594.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -43096 -2272 -43095 -2271  "VDDD.t766" "a_n61878_n1986.t2" 112 0 "a_n55792_n2836.t0" 780 101400,1820 "VDDD.t767" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 35800 -66638 35801 -66637  "None" "a_9107_n62067.t16" 7264 0 "a_n46752_n40600.t6" -2724 186240,3050
device msubckt nfet_03v3 -47256 10796 -47255 10797  "SAR_logic_dac_0.VSSD" "Set.t13" 112 0 "a_n47816_10796.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -2944 -39680 -2943 -39679  "VDDD.t566" "a_n3638_n40380.t2" 112 0 "VDDD.t567" 780 101400,1820 "a_n2888_n40380.t1" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -38560 -68318 -38559 -68317  "None" "a_n3766_n71400.t16" 7264 0 "a_n46938_n39340.t10" -2724 186240,3050
device msubckt nfet_03v3 73396 -7312 73397 -7311  "SAR_logic_dac_0.VSSD" "a_71388_n7080.t2" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t3" 312 38064,868 "a_73452_n7312.t0" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -20080 -64958 -20079 -64957  "None" "m4_n28600_n66758#" 7264 0 "a_34190_n3108.t4" -2724 186240,3050
device msubckt pfet_03v3 -24132 -27314 -24131 -27313  "VDDD.t401" "Valid.t4" 112 0 "VDDD.t402" 780 101400,1820 "a_n24076_n28014.t0" 780 101400,1820
device msubckt nfet_03v3 85804 -2970 85805 -2969  "SAR_logic_dac_0.VSSD" "a_66122_n2740.t2" 112 0 "a_66122_n1986.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 20868 -27314 20869 -27313  "VDDD.t399" "Valid.t3" 112 0 "VDDD.t400" 780 101400,1820 "a_20924_n28014.t0" 780 101400,1820
device msubckt nfet_03v3 -25432 -28014 -25431 -28013  "SAR_logic_dac_0.VSSD" "a_n29820_n28246.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n25376_n28014#" 312 38064,868
device msubckt nfet_03v3 -17944 -40380 -17943 -40379  "SAR_logic_dac_0.VSSD" "a_n18638_n40380.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n17888_n40380.t0" 312 38064,868
device msubckt nfet_03v3 14128 6688 14129 6689  "SAR_logic_dac_0.VSSD" "a_10728_6688.t5" 112 0 "a_12204_6688.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 54696 -2270 54697 -2269  "VDDD.t737" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t6" 112 0 "a_34122_n2740.t1" 780 101400,1820 "VDDD.t738" 780 101400,1820
device msubckt pfet_03v3 -6084 -26986 -6083 -26985  "VDDD.t94" "Set.t12" 112 0 "VDDD.t95" 780 101400,1820 "a_n6028_n26986#" 780 101400,1820
device msubckt pfet_03v3 22574 12186 22575 12187  "VDDD.t446" "a_20240_12186.t3" 440 0 "VDDD.t447" 780 101400,1820 "a_n16938_n39340.t9" 780 101400,1820
device msubckt nfet_03v3 -54608 -3204 -54607 -3203  "SAR_logic_dac_0.VSSD" "Set.t11" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n55724_n3204.t1" 312 38064,868
device msubckt pfet_03v3 -50468 -26986 -50467 -26985  "VDDD.t469" "a_n52012_n28246.t4" 112 0 "a_n51028_n26986#" 780 101400,1820 "a_n51028_n28246.t4" 780 101400,1820
device msubckt pfet_03v3 45512 7948 45513 7949  "VDDD.t882" "Reset.t8" 112 0 "a_44204_6688.t3" 780 101400,1820 "a_45568_7948#" 780 101400,1820
device msubckt pfet_03v3 -56668 -6380 -56667 -6379  "VDDD.t262" "clks.t4" 112 0 "VDDD.t263" 780 101400,1820 "a_n56612_n7080.t1" 780 101400,1820
device msubckt pfet_03v3 44008 -6052 44009 -6051  "VDDD.t596" "a_42436_n7312.t5" 112 0 "VDDD.t597" 780 101400,1820 "a_44064_n6052#" 780 101400,1820
device msubckt nfet_03v3 85448 10892 85449 10893  "SAR_logic_dac_0.VSSD" "a_68388_11030.t2" 112 0 "a_84240_12186.t2" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t4" 312 38064,868
device msubckt nfet_03v3 11446 -71400 11447 -71399  "SAR_logic_dac_0.VSSD" "a_3810_n71028.t2" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_10462_n71400.t0" 312 38064,868
device msubckt pfet_03v3 -78084 12056 -78083 12057  "VDDD.t607" "a_n89892_11028.t2" 112 0 "a_n79816_10796.t4" 780 101400,1820 "a_n82580_10796#" 780 101400,1820
device msubckt pfet_03v3 74008 -1944 74009 -1943  "VDDD.t549" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q.t9" 112 0 "a_73448_n1944#" 780 101400,1820 "VDDD.t550" 780 101400,1820
device msubckt pfet_03v3 13333 -62288 13334 -62287  "VDDD.t645" "a_8997_n61931.t8" 112 0 "a_12789_n61114.t7" 780 101400,1820 "a_12789_n62288.t1" 780 101400,1820
device msubckt pfet_03v3 45364 12056 45365 12057  "VDDD.t55" "a_37288_11028.t3" 112 0 "a_40336_10796.t2" 780 101400,1820 "a_45420_10796#" 780 101400,1820
device msubckt pfet_03v3 -14760 -1944 -14759 -1943  "VDDD.t580" "a_n17882_n1944.t4" 112 0 "a_n19172_n3204.t1" 780 101400,1820 "a_n14704_n1944#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 34120 -68318 34121 -68317  "None" "a_9107_n62067.t15" 7264 0 "a_n31752_n40600.t1" -2724 193280,3114
device msubckt pfet_03v3 39292 7948 39293 7949  "VDDD.t93" "Set.t10" 112 0 "a_38176_6688.t1" 780 101400,1820 "a_39348_7948#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 29080 -66638 29081 -66637  "None" "a_9107_n62067.t10" 7264 0 "a_n61752_n40600.t13" -2724 186240,3050
device msubckt pfet_03v3 -48536 -6052 -48535 -6051  "VDDD.t751" "a_n56612_n7080.t2" 112 0 "a_n53564_n7312.t2" 780 101400,1820 "a_n48480_n7312.t2" 780 101400,1820
device msubckt nfet_03v3 11888 10796 11889 10797  "SAR_logic_dac_0.VSSD" "a_6108_11028.t2" 112 0 "a_9964_10796.t1" 312 38064,868 "a_7352_10796.t1" 312 38064,868
device msubckt pfet_03v3 8152 -6380 8153 -6379  "VDDD.t747" "a_7388_n7080.t2" 112 0 "VDDD.t748" 780 101400,1820 "a_8208_n7080.t0" 780 101400,1820
device msubckt nfet_03v3 -2476 -28246 -2475 -28245  "SAR_logic_dac_0.VSSD" "a_n8256_n28014.t2" 112 0 "a_n4400_n28246.t4" 312 38064,868 "a_n7012_n28246.t2" 312 38064,868
device msubckt pfet_03v3 41306 -39680 41307 -39679  "VDDD.t735" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Logic_0.CK4.t5" 112 0 "VDDD.t736" 780 101400,1820 "a_41362_n40380.t1" 780 101400,1820
device msubckt nfet_03v3 -42620 -28246 -42619 -28245  "SAR_logic_dac_0.VSSD" "Set.t9" 112 0 "a_n43180_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -30160 -64958 -30159 -64957  "None" "a_n3766_n71400.t15" 7264 0 "a_n1938_n39340.t1" -2724 193280,3114
device msubckt pfet_03v3 74672 7948 74673 7949  "VDDD.t670" "a_70108_7056.t2" 112 0 "a_69990_7948.t3" 780 101400,1820 "a_74728_6688.t4" 780 101400,1820
device msubckt nfet_03v3 -86452 6688 -86451 6689  "SAR_logic_dac_0.VSSD" "Reset.t7" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -16808 -40600 -16807 -40599  "SAR_logic_dac_0.VSSD" "a_n18638_n40380.t2" 112 0 "a_n16938_n39340.t6" 312 38064,868 "a_n16752_n40600.t2" 312 38064,868
device msubckt nfet_03v3 -48840 -28246 -48839 -28245  "SAR_logic_dac_0.VSSD" "clks.t3" 112 0 "a_n49400_n28246.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -53476 12056 -53475 12057  "VDDD.t881" "Reset.t6" 112 0 "a_n54036_12056#" 780 101400,1820 "a_n54036_10796.t2" 780 101400,1820
device msubckt nfet_03v3 40896 10796 40897 10797  "SAR_logic_dac_0.VSSD" "a_39352_10796.t4" 112 0 "a_40336_10796.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 60606 -39680 60607 -39679  "VDDD.t188" "a_59578_n40600#" 112 0 "VDDD.t189" 780 101400,1820 "a_60662_n40380#" 780 101400,1820
device msubckt pfet_03v3 39532 -26986 39533 -26985  "VDDD.t537" "a_37988_n28246.t4" 112 0 "a_38972_n26986#" 780 101400,1820 "a_38972_n28246.t4" 780 101400,1820
device msubckt pfet_03v3 6052 11728 6053 11729  "VDDD.t514" "a_5288_11028.t2" 112 0 "VDDD.t515" 780 101400,1820 "a_6108_11028.t1" 780 101400,1820
device msubckt pfet_03v3 4688 -1848 4689 -1847  "VDDD.t731" "a_2122_n2740.t2" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t4" 780 101400,1820 "a_3398_n1950.t2" 780 101400,1820
device msubckt nfet_03v3 15464 -7312 15465 -7311  "SAR_logic_dac_0.VSSD" "a_8208_n7080.t2" 112 0 "a_10436_n7312.t4" 312 38064,868 "a_15520_n7312.t2" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 44200 -68318 44201 -68317  "None" "m4_42400_n66758#" 7264 0 "a_58248_n40600.t1" -2724 186240,3050
device csubckt cap_mim_2f0_m4m5_noshield 39160 -66638 39161 -66637  "None" "a_9107_n62067.t14" 7264 0 "a_n61752_n40600.t14" -2724 186240,3050
device msubckt pfet_03v3 13747 -61114 13748 -61113  "VDDD.t648" "a_12909_n61250.t6" 112 0 "a_12789_n61114.t3" 780 101400,1820 "VDDD.t725" 780 101400,1820
device msubckt pfet_03v3 84084 -2272 84085 -2271  "VDDD.t284" "a_72208_n2836.t2" 112 0 "a_72208_n2082.t1" 780 101400,1820 "VDDD.t285" 780 101400,1820
device msubckt pfet_03v3 49916 12056 49917 12057  "VDDD.t709" "a_38108_11028.t2" 112 0 "a_48184_10796.t0" 780 101400,1820 "a_45420_10796#" 780 101400,1820
device msubckt pfet_03v3 -85328 7948 -85327 7949  "VDDD.t628" "a_n89892_7056.t2" 112 0 "a_n90010_7948.t3" 780 101400,1820 "a_n85272_6688.t4" 780 101400,1820
device msubckt pfet_03v3 -81084 -26986 -81083 -26985  "VDDD.t91" "Set.t8" 112 0 "VDDD.t92" 780 101400,1820 "a_n81028_n26986#" 780 101400,1820
device msubckt nfet_03v3 16128 10796 16129 10797  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q.t9" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_16184_10796.t4" 312 38064,868
device msubckt nfet_03v3 -19992 -7312 -19991 -7311  "SAR_logic_dac_0.VSSD" "a_n21564_n7312.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n19936_n7312.t0" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -40240 -64958 -40239 -64957  "None" "a_n3766_n71400.t14" 7264 0 "a_n73502_6630.t17" -2724 186240,3050
device msubckt nfet_03v3 72524 -28246 72525 -28245  "SAR_logic_dac_0.VSSD" "a_66744_n28014.t2" 112 0 "a_70600_n28246.t0" 312 38064,868 "a_67988_n28246.t0" 312 38064,868
device msubckt pfet_03v3 -16808 -39340 -16807 -39339  "VDDD.t669" "a_n17888_n40380.t2" 112 0 "a_n16938_n39340.t8" 780 101400,1820 "a_n16752_n40600.t4" 780 101400,1820
device msubckt nfet_03v3 14406 -71400 14407 -71399  "SAR_logic_dac_0.VSSD" "a_9160_n69460.t2" 112 0 "a_9107_n62067.t5" 1200 146400,2644 "Vinn.t4" 1200 146400,2644
device msubckt pfet_03v3 20904 -2272 20905 -2271  "VDDD.t370" "a_2122_n1986.t3" 112 0 "a_8208_n2836.t1" 780 101400,1820 "VDDD.t371" 780 101400,1820
device msubckt pfet_03v3 81916 12056 81917 12057  "VDDD.t649" "a_70108_11028.t2" 112 0 "a_80184_10796.t0" 780 101400,1820 "a_77420_10796#" 780 101400,1820
device msubckt pfet_03v3 -42196 -2270 -42195 -2269  "VDDD.t636" "a_n61878_n2740.t2" 112 0 "a_n61878_n1986.t1" 780 101400,1820 "VDDD.t637" 780 101400,1820
device msubckt nfet_03v3 10711 -61931 10712 -61930  "SAR_logic_dac_0.VSSD" "a_9107_n62067.t13" 112 0 "a_8997_n61931.t5" 620 75640,1484 "a_9175_n63033.t3" 620 75640,1484
device msubckt nfet_03v3 35440 11030 35441 11031  "SAR_logic_dac_0.VSSD" "a_n14820_n28246.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_35496_11030.t0" 312 38064,868
device msubckt nfet_03v3 -51992 -7312 -51991 -7311  "SAR_logic_dac_0.VSSD" "a_n53564_n7312.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n51936_n7312.t0" 312 38064,868
device msubckt nfet_03v3 76624 -7312 76625 -7311  "SAR_logic_dac_0.VSSD" "Reset.t5" 112 0 "a_76064_n7312.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -15260 7948 -15259 7949  "VDDD.t579" "a_n25892_7810.t2" 112 0 "a_n19982_7948.t2" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t6" 780 101400,1820
device msubckt nfet_03v3 6120 6688 6121 6689  "SAR_logic_dac_0.VSSD" "a_6108_7056.t2" 112 0 "a_5990_7948.t2" 312 38064,868 "a_6176_6688.t3" 312 38064,868
device msubckt pfet_03v3 9888 -60297 9889 -60296  "VDDD.t674" "a_2738_n63132.t2" 112 0 "a_8997_n61931.t7" 470 61100,1200 "VDDD.t675" 470 61100,1200
device msubckt nfet_03v3 12883 -63222 12884 -63221  "SAR_logic_dac_0.VSSD" "a_12126_n63187#" 112 0 "SAR_logic_dac_0.VSSD" 620 75640,1484 "a_12789_n62288.t0" 620 75640,1484
device msubckt nfet_03v3 -73236 -28246 -73235 -28245  "SAR_logic_dac_0.VSSD" "a_n92570_11594.t6" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n73180_n28246.t4" 312 38064,868
device msubckt nfet_03v3 49984 6920 49985 6921  "SAR_logic_dac_0.VSSD" "a_38108_7056.t2" 112 0 "a_38108_7810.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -23440 -68318 -23439 -68317  "None" "m4_n28600_n66758#" 7264 0 "a_13062_n39340.t18" -2724 186240,3050
device msubckt pfet_03v3 51688 -27314 51689 -27313  "VDDD.t771" "a_50924_n28014.t2" 112 0 "VDDD.t772" 780 101400,1820 "a_51744_n28014.t1" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -18400 -66638 -18399 -66637  "None" "m4_n28600_n66758#" 7264 0 "a_28062_n39340.t9" -2724 186240,3050
device msubckt nfet_03v3 4688 -7350 4689 -7349  "SAR_logic_dac_0.VSSD" "a_2122_n1986.t2" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t2" 312 38064,868 "a_3352_n7430#" 312 38064,868
device msubckt nfet_03v3 27056 -40380 27057 -40379  "SAR_logic_dac_0.VSSD" "a_26362_n40380.t2" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_27112_n40380.t0" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 49240 -66638 49241 -66637  "None" "m4_42400_n66758#" 7264 0 "a_28248_n40600.t7" -2724 186240,3050
device msubckt pfet_03v3 25544 -26986 25545 -26985  "VDDD.t184" "a_23972_n28246.t5" 112 0 "VDDD.t185" 780 101400,1820 "a_25600_n26986#" 780 101400,1820
device msubckt nfet_03v3 -79456 -28246 -79455 -28245  "SAR_logic_dac_0.VSSD" "a_n81028_n28246.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n79400_n28246.t2" 312 38064,868
device msubckt pfet_03v3 -22604 -6052 -22603 -6051  "VDDD.t225" "a_n23792_n7080.t2" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t0" 780 101400,1820 "a_n22548_n7312.t3" 780 101400,1820
device msubckt nfet_03v3 10313 -63033 10314 -63032  "SAR_logic_dac_0.VSSD" "a_n3766_n71400.t13" 112 0 "a_9175_n63033.t11" 620 75640,1484 "a_8997_n63033.t5" 620 75640,1484
device msubckt nfet_03v3 13512 6688 13513 6689  "SAR_logic_dac_0.VSSD" "Reset.t4" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_12204_6688.t4" 312 38064,868
device msubckt pfet_03v3 -15872 12056 -15871 12057  "VDDD.t75" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t9" 112 0 "VDDD.t76" 780 101400,1820 "a_n15816_12056#" 780 101400,1820
device msubckt nfet_03v3 -63694 -40380 -63693 -40379  "SAR_logic_dac_0.VSSD" "a_n92570_11594.t5" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n63638_n40380.t0" 312 38064,868
device msubckt nfet_03v3 -19228 -3204 -19227 -3203  "SAR_logic_dac_0.VSSD" "a_n23792_n2082.t2" 112 0 "a_n23910_n1944#" 312 38064,868 "a_n19172_n3204.t4" 312 38064,868
device msubckt nfet_03v3 -43916 -2972 -43915 -2971  "SAR_logic_dac_0.VSSD" "a_n55792_n2836.t2" 112 0 "a_n55792_n2082.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -24796 -2272 -24795 -2271  "VDDD.t252" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q.t9" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 780 101400,1820 "VDDD.t253" 780 101400,1820
device msubckt nfet_03v3 -74552 10892 -74551 10893  "SAR_logic_dac_0.VSSD" "a_n91612_11030.t2" 112 0 "a_n75760_12186.t1" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t3" 312 38064,868
device msubckt pfet_03v3 17240 -1944 17241 -1943  "VDDD.t74" "a_14118_n1944.t4" 112 0 "a_12828_n3204.t3" 780 101400,1820 "a_17296_n1944#" 780 101400,1820
device msubckt nfet_03v3 -51228 -3204 -51227 -3203  "SAR_logic_dac_0.VSSD" "a_n55792_n2082.t2" 112 0 "a_n55910_n1944#" 312 38064,868 "a_n51172_n3204.t4" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -33520 -68318 -33519 -68317  "None" "a_n3766_n71400.t12" 7264 0 "a_n73502_6630.t18" -2724 186240,3050
device msubckt nfet_03v3 -41380 6630 -41379 6631  "SAR_logic_dac_0.VSSD" "a_n43562_6650#" 440 0 "a_n46938_n39340.t14" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield -28480 -66638 -28479 -66637  "None" "a_n3766_n71400.t11" 7264 0 "m4_n28600_n66758#" -2724 192766,3110
device msubckt pfet_03v3 16588 -6052 16589 -6051  "VDDD.t879" "Reset.t3" 112 0 "VDDD.t880" 780 101400,1820 "a_16644_n6052#" 780 101400,1820
device msubckt pfet_03v3 -23104 12056 -23103 12057  "VDDD.t319" "a_n24648_10796.t4" 112 0 "a_n23664_12056#" 780 101400,1820 "a_n23664_10796.t3" 780 101400,1820
device msubckt pfet_03v3 -10552 7910 -10551 7911  "VDDD.t210" "a_n28504_11030.t2" 112 0 "a_n11562_6650#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t0" 780 101400,1820
device msubckt pfet_03v3 -14260 -26986 -14259 -26985  "VDDD.t581" "a_n15944_n28246#" 112 0 "a_n14820_n26986#" 780 101400,1820 "a_n14820_n28246.t2" 780 101400,1820
device msubckt nfet_03v3 10524 10796 10525 10797  "SAR_logic_dac_0.VSSD" "Reset.t2" 112 0 "a_9964_10796.t3" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 -21620 -6052 -21619 -6051  "VDDD.t89" "Set.t7" 112 0 "VDDD.t90" 780 101400,1820 "a_n21564_n6052#" 780 101400,1820
device msubckt nfet_03v3 42672 6688 42673 6689  "SAR_logic_dac_0.VSSD" "a_38108_7810.t3" 112 0 "a_37990_7948.t1" 312 38064,868 "a_42728_6688.t0" 312 38064,868
device msubckt pfet_03v3 -56704 12056 -56703 12057  "VDDD.t379" "a_n57892_11028.t2" 112 0 "a_n88834_12056.t2" 780 101400,1820 "a_n56648_10796.t1" 780 101400,1820
device msubckt pfet_03v3 -23312 -27314 -23311 -27313  "VDDD.t308" "a_n24076_n28014.t2" 112 0 "VDDD.t309" 780 101400,1820 "a_n23256_n28014.t0" 780 101400,1820
device msubckt pfet_03v3 -63840 -26986 -63839 -26985  "VDDD.t261" "clks.t2" 112 0 "a_n64400_n26986#" 780 101400,1820 "a_n64400_n28246.t1" 780 101400,1820
device msubckt pfet_03v3 -45156 -6052 -45155 -6051  "VDDD.t88" "Set.t6" 112 0 "a_n45716_n6052#" 780 101400,1820 "a_n45716_n7312.t2" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 11980 -67200 11981 -67199  "None" "a_9346_n69460.t2" 14912 0 "a_10462_n71400.t1" -5592 364074,5770
device msubckt pfet_03v3 82840 -1944 82841 -1943  "VDDD.t312" "a_72208_n2082.t2" 112 0 "a_78118_n1944.t1" 780 101400,1820 "a_n88834_12056.t0" 780 101400,1820
device msubckt nfet_03v3 -65468 -28246 -65467 -28245  "SAR_logic_dac_0.VSSD" "a_n67012_n28246.t4" 112 0 "a_n66028_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -71448 -28246 -71447 -28245  "SAR_logic_dac_0.VSSD" "a_n84076_n28014.t2" 112 0 "a_n73180_n28246.t3" 312 38064,868 "a_n75944_n28246#" 312 38064,868
device msubckt pfet_03v3 38120 7948 38121 7949  "VDDD.t717" "a_38108_7810.t2" 112 0 "a_37990_7948.t0" 780 101400,1820 "a_38176_6688.t0" 780 101400,1820
device msubckt pfet_03v3 56160 -26986 56161 -26985  "VDDD.t260" "clks.t1" 112 0 "a_55600_n26986#" 780 101400,1820 "a_55600_n28246.t1" 780 101400,1820
device msubckt nfet_03v3 21688 -28014 21689 -28013  "SAR_logic_dac_0.VSSD" "a_20924_n28014.t2" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_21744_n28014.t0" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 35800 -64958 35801 -64957  "None" "a_9107_n62067.t12" 7264 0 "a_n46752_n40600.t7" -2724 186240,3050
device msubckt pfet_03v3 -52112 12056 -52111 12057  "VDDD.t229" "a_n58712_11028.t2" 112 0 "a_n54036_10796.t4" 780 101400,1820 "a_n56648_10796.t3" 780 101400,1820
device msubckt pfet_03v3 41548 7948 41549 7949  "VDDD.t877" "Reset.t1" 112 0 "a_40988_7948#" 780 101400,1820 "VDDD.t878" 780 101400,1820
device msubckt nfet_03v3 -53328 6688 -53327 6689  "SAR_logic_dac_0.VSSD" "a_n57892_7810.t2" 112 0 "a_n58010_7948.t0" 312 38064,868 "a_n53272_6688.t0" 312 38064,868
device msubckt nfet_03v3 24002 10892 24003 10893  "SAR_logic_dac_0.VSSD" "a_3496_11030.t2" 112 0 "a_n16938_n39340.t1" 312 38064,868 "VCM.t16" 312 38064,868
device msubckt pfet_03v3 49856 -1944 49857 -1943  "VDDD.t86" "Set.t5" 112 0 "a_49296_n1944#" 780 101400,1820 "VDDD.t87" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield -38560 -66638 -38559 -66637  "None" "a_n3766_n71400.t10" 7264 0 "a_n46938_n39340.t11" -2724 186240,3050
device msubckt pfet_03v3 35398 -1814 35399 -1813  "VDDD.t271" "a_35398_n1950.t3" 440 0 "a_34190_n3108.t5" 780 101400,1820 "VDDD.t272" 780 101400,1820
device msubckt nfet_03v3 -43782 6650 -43781 6651  "SAR_logic_dac_0.VSSD" "a_n60504_11030.t2" 440 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n43562_6650#" 312 38064,868
device msubckt pfet_03v3 85448 7910 85449 7911  "VDDD.t296" "a_67496_11030.t2" 112 0 "a_84438_6650#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q.t1" 780 101400,1820
device msubckt pfet_03v3 -55720 12056 -55719 12057  "VDDD.t84" "Set.t4" 112 0 "VDDD.t85" 780 101400,1820 "a_n55664_12056#" 780 101400,1820
device msubckt pfet_03v3 -79256 12056 -79255 12057  "VDDD.t83" "Set.t3" 112 0 "a_n79816_12056#" 780 101400,1820 "a_n79816_10796.t1" 780 101400,1820
device msubckt pfet_03v3 81856 -1944 81857 -1943  "VDDD.t81" "Set.t2" 112 0 "a_81296_n1944#" 780 101400,1820 "VDDD.t82" 780 101400,1820
device msubckt pfet_03v3 124 -26986 125 -26985  "VDDD.t258" "clks.t0" 112 0 "VDDD.t259" 780 101400,1820 "a_180_n26986#" 780 101400,1820
device msubckt nfet_03v3 32380 -28246 32381 -28245  "SAR_logic_dac_0.VSSD" "Set.t1" 112 0 "a_31820_n28246.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 79568 -28014 79569 -28013  "SAR_logic_dac_0.VSSD" "a_n41314_n2406.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_79624_n28014#" 312 38064,868
device msubckt pfet_03v3 -5468 -26986 -5467 -26985  "VDDD.t843" "a_n7012_n28246.t4" 112 0 "a_n6028_n26986#" 780 101400,1820 "a_n6028_n28246.t2" 780 101400,1820
device msubckt nfet_03v3 -82488 6688 -82487 6689  "SAR_logic_dac_0.VSSD" "Reset.t0" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "a_n83796_6688.t3" 312 38064,868
device msubckt pfet_03v3 12056 -39680 12057 -39679  "VDDD.t275" "a_11362_n40380.t2" 112 0 "VDDD.t276" 780 101400,1820 "a_12112_n40380.t1" 780 101400,1820
device msubckt nfet_03v3 -1222 -71400 -1221 -71399  "SAR_logic_dac_0.VSSD" "a_n3310_n70140.t2" 112 0 "Vinp.t4" 1200 146400,2644 "a_n3766_n71400.t4" 1200 146400,2644
device msubckt nfet_03v3 48228 -3204 48229 -3203  "SAR_logic_dac_0.VSSD" "a_44828_n3204.t5" 112 0 "a_46304_n3204.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -77068 11028 -77067 11029  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q.t9" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 -16000 -28246 -15999 -28245  "SAR_logic_dac_0.VSSD" "a_n23256_n28014.t2" 112 0 "a_n21028_n28246.t4" 312 38064,868 "a_n15944_n28246#" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 34120 -66638 34121 -66637  "None" "a_9107_n62067.t11" 7264 0 "a_n31752_n40600.t0" -2724 193280,3114
device msubckt nfet_03v3 84904 -2972 84905 -2971  "SAR_logic_dac_0.VSSD" "a_66122_n1986.t2" 112 0 "a_72208_n2836.t0" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device csubckt cap_mim_2f0_m4m5_noshield 29080 -64958 29081 -64957  "None" "a_9107_n62067.t10" 7264 0 "a_n61752_n40600.t15" -2724 186240,3050
device msubckt pfet_03v3 20020 12186 20021 12187  "VDDD.t204" "a_4388_11030.t2" 440 0 "VDDD.t205" 780 101400,1820 "a_20240_12186.t1" 780 101400,1820
device msubckt nfet_03v3 -10968 -7080 -10967 -7079  "SAR_logic_dac_0.VSSD" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q.t3" 112 0 "SAR_logic_dac_0.VSSD" 312 38064,868 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 312 38064,868
device msubckt pfet_03v3 -28560 11730 -28559 11731  "VDDD.t216" "a_n44820_n28246.t5" 112 0 "VDDD.t217" 780 101400,1820 "a_n28504_11030.t1" 780 101400,1820
device msubckt pfet_03v3 40280 12056 40281 12057  "VDDD.t79" "Set.t0" 112 0 "VDDD.t80" 780 101400,1820 "a_40336_12056#" 780 101400,1820
device msubckt nfet_03v3 80228 -3204 80229 -3203  "SAR_logic_dac_0.VSSD" "a_76828_n3204.t5" 112 0 "a_78304_n3204.t1" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt pfet_03v3 12538 -69366 12539 -69365  "VDDA.t7" "a_2716_n69502#" 112 0 "a_9280_n69596#" 800 104000,1860 "VDDA.t8" 800 104000,1860
device msubckt nfet_03v3 14248 -3204 14249 -3203  "SAR_logic_dac_0.VSSD" "a_8208_n2082.t2" 112 0 "a_14118_n1944.t1" 312 38064,868 "a_14304_n3204.t2" 312 38064,868
device msubckt pfet_03v3 11032 -1944 11033 -1943  "VDDD.t301" "a_8090_n1944#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q.t0" 780 101400,1820 "a_11088_n1944#" 780 101400,1820
device csubckt cap_mim_2f0_m4m5_noshield 17580 -67200 17581 -67199  "None" "a_9346_n69460.t2" 14912 0 "a_10462_n71400.t2" -5592 364074,5770
device msubckt nfet_03v3 -16896 10796 -16895 10797  "SAR_logic_dac_0.VSSD" "a_n18580_10796#" 112 0 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q.t2" 312 38064,868 "SAR_logic_dac_0.VSSD" 312 38064,868
device msubckt nfet_03v3 -28138 -40600 -28137 -40599  "SAR_logic_dac_0.VSSD" "a_n32888_n40380.t2" 112 0 "a_n29338_n40380#" 312 38064,868 "a_n31752_n40600.t5" 312 38064,868
device msubckt nfet_03v3 -29866 -3108 -29865 -3107  "SAR_logic_dac_0.VSSD" "a_n29878_n2740.t2" 112 0 "VCM.t21" 312 38064,868 "a_n29810_n3108.t8" 312 38064,868
device msubckt pfet_03v3 -60560 11730 -60559 11731  "VDDD.t60" "a_n60570_11594.t5" 112 0 "VDDD.t61" 780 101400,1820 "a_n60504_11030.t1" 780 101400,1820
device msubckt pfet_03v3 43888 12056 43889 12057  "VDDD.t54" "a_37288_11028.t2" 112 0 "a_41964_10796.t0" 780 101400,1820 "a_39352_10796.t0" 780 101400,1820
device msubckt pfet_03v3 21032 -6380 21033 -6379  "VDDD.t56" "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q.t3" 112 0 "VDDD.t57" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 49204 -6052 49205 -6051  "VDDD.t398" "a_47520_n7312.t4" 112 0 "a_48644_n6052#" 780 101400,1820 "SAR_logic_dac_0.SAR_Asynchronous_top_neg_logic_0/SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q.t0" 780 101400,1820
