#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 11 13:19:00 2019
# Process ID: 6672
# Current directory: H:/VHDL/project_2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7844 H:\VHDL\project_2\project_2\project_2.xpr
# Log file: H:/VHDL/project_2/project_2/vivado.log
# Journal file: H:/VHDL/project_2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/VHDL/project_2/project_2/project_2.xpr
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/mod3.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/mod3counter_tb.vhd]
set_property is_enabled true [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/compar.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/compar_tb.vhd w ]
add_files -fileset sim_1 H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/compar_tb.vhd
update_compile_order -fileset sim_1
close [ open H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/cmp4.vhd w ]
add_files H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/cmp4.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb_comparator_VHDL.tcl
close_sim
launch_simulation
source tb_comparator_VHDL.tcl
close_sim
launch_simulation
source tb_comparator_VHDL.tcl
close_sim
launch_simulation
source tb_comparator_VHDL.tcl
close_sim
launch_simulation
source tb_comparator_VHDL.tcl
close_sim
launch_simulation
source tb_comparator_VHDL.tcl
close_sim
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/cmp4.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/compar.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/compar_tb.vhd]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/mod3tb.vhd w ]
add_files -fileset sim_1 H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/mod3tb.vhd
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/mod3.vhd]
update_compile_order -fileset sources_1
launch_simulation
source mod3tb.tcl
close_sim
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb_mod3.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source tb_mod3.tcl
close_sim
launch_simulation
source tb_mod3.tcl
close_sim
launch_simulation
