91,91c91,91
< receiver (clk, wb_rst_i, lcr, rf_pop, srx_pad_i, enable, rda_int, counter_t, rf_count, rf_data_out, rf_error_bit, rf_overrun, rx_reset, lsr_mask, rstate);
---
> receiver (clk, wb_rst_i, lcr, rf_pop, srx_pad_i, enable, rda_int, counter_t, rf_count, rf_data_out, rf_error_bit, rf_overrun, rx_reset, lsr_mask, rstate, rf_push);
249,249c249,249
< assign lsr0 = (rf_count == 0 && fifo_write);
---
> assign lsr0 = (rf_count == 0 && rf_push);
313,314d312
< wire tx_fifo_write;
< assign tx_fifo_write = (wb_we_i && ~ dlab && wb_addr_i == `UART_REG_TR);
323,323c321,321
<     lsr5r <= # 1 (tx_fifo_write) ? 0 : lsr5r || (lsr5 && ~ lsr5_d);
---
>     lsr5r <= # 1 (fifo_write) ? 0 : lsr5r || (lsr5 && ~ lsr5_d);
334,334c332,332
<     lsr6r <= # 1 (tx_fifo_write) ? 0 : lsr6r || (lsr6 && ~ lsr6_d);
---
>     lsr6r <= # 1 (fifo_write) ? 0 : lsr6r || (lsr6 && ~ lsr6_d);
