

================================================================
== Vitis HLS Report for 'merge_rx_meta'
================================================================
* Date:           Sat Mar 18 14:40:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.290 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       90|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       90|       60|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op15_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_45_nbreadreq_fu_48_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_40_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  24|          12|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |m_axis_rx_meta_TDATA_blk_n  |   9|          2|    1|          2|
    |rx_udpMetaFifo_blk_n        |   9|          2|    1|          2|
    |s_axis_rx_meta_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  36|          8|    4|          8|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |meta0_their_address_V_reg_108      |  32|   0|   32|          0|
    |meta1_valid_reg_113                |   1|   0|    1|          0|
    |meta1_valid_reg_113_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_i_45_reg_104                   |   1|   0|    1|          0|
    |tmp_i_45_reg_104_pp0_iter1_reg     |   1|   0|    1|          0|
    |tmp_i_reg_100                      |   1|   0|    1|          0|
    |tmp_i_reg_100_pp0_iter1_reg        |   1|   0|    1|          0|
    |trunc_ln173_reg_117                |  48|   0|   48|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  90|   0|   90|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|   merge_rx_meta|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|   merge_rx_meta|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|   merge_rx_meta|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|   merge_rx_meta|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|   merge_rx_meta|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|   merge_rx_meta|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|   merge_rx_meta|  return value|
|s_axis_rx_meta_TVALID   |   in|    1|        axis|  s_axis_rx_meta|       pointer|
|s_axis_rx_meta_TDATA    |   in|   48|        axis|  s_axis_rx_meta|       pointer|
|s_axis_rx_meta_TREADY   |  out|    1|        axis|  s_axis_rx_meta|       pointer|
|rx_udpMetaFifo_dout     |   in|   49|     ap_fifo|  rx_udpMetaFifo|       pointer|
|rx_udpMetaFifo_empty_n  |   in|    1|     ap_fifo|  rx_udpMetaFifo|       pointer|
|rx_udpMetaFifo_read     |  out|    1|     ap_fifo|  rx_udpMetaFifo|       pointer|
|m_axis_rx_meta_TREADY   |   in|    1|        axis|  m_axis_rx_meta|       pointer|
|m_axis_rx_meta_TDATA    |  out|  176|        axis|  m_axis_rx_meta|       pointer|
|m_axis_rx_meta_TVALID   |  out|    1|        axis|  m_axis_rx_meta|       pointer|
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i176 %m_axis_rx_meta, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %s_axis_rx_meta, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln185 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:185]   --->   Operation 10 'specpipeline' 'specpipeline_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i48P128A, i48 %s_axis_rx_meta, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 11 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %tmp_i, void %merge_rx_meta.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:187]   --->   Operation 12 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_i_45 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i49P0A, i49 %rx_udpMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 13 'nbreadreq' 'tmp_i_45' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 49> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %tmp_i_45, void %merge_rx_meta.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:187]   --->   Operation 14 'br' 'br_ln187' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_axis_rx_meta_read = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %s_axis_rx_meta" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 15 'read' 's_axis_rx_meta_read' <Predicate = (tmp_i & tmp_i_45)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%meta0_their_address_V = trunc i48 %s_axis_rx_meta_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 16 'trunc' 'meta0_their_address_V' <Predicate = (tmp_i & tmp_i_45)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.16ns)   --->   "%rx_udpMetaFifo_read = read i49 @_ssdm_op_Read.ap_fifo.volatile.i49P0A, i49 %rx_udpMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 17 'read' 'rx_udpMetaFifo_read' <Predicate = (tmp_i & tmp_i_45)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 49> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%meta1_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %rx_udpMetaFifo_read, i32 48" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'bitselect' 'meta1_valid' <Predicate = (tmp_i & tmp_i_45)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %meta1_valid, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:191]   --->   Operation 19 'br' 'br_ln191' <Predicate = (tmp_i & tmp_i_45)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i49 %rx_udpMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 20 'trunc' 'trunc_ln173' <Predicate = (tmp_i & tmp_i_45 & meta1_valid)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln195 = br void %merge_rx_meta.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:195]   --->   Operation 21 'br' 'br_ln195' <Predicate = (tmp_i & tmp_i_45)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i48.i96.i32, i48 %trunc_ln173, i96 0, i32 %meta0_their_address_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 22 'bitconcatenate' 'p_0' <Predicate = (tmp_i & tmp_i_45 & meta1_valid)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i176P128A, i176 %m_axis_rx_meta, i176 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 23 'write' 'write_ln173' <Predicate = (tmp_i & tmp_i_45 & meta1_valid)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i176P128A, i176 %m_axis_rx_meta, i176 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 24 'write' 'write_ln173' <Predicate = (tmp_i & tmp_i_45 & meta1_valid)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln194 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:194]   --->   Operation 25 'br' 'br_ln194' <Predicate = (tmp_i & tmp_i_45 & meta1_valid)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_rx_meta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_rx_meta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_udpMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specpipeline_ln185    (specpipeline  ) [ 0000]
tmp_i                 (nbreadreq     ) [ 0111]
br_ln187              (br            ) [ 0000]
tmp_i_45              (nbreadreq     ) [ 0111]
br_ln187              (br            ) [ 0000]
s_axis_rx_meta_read   (read          ) [ 0000]
meta0_their_address_V (trunc         ) [ 0110]
rx_udpMetaFifo_read   (read          ) [ 0000]
meta1_valid           (bitselect     ) [ 0111]
br_ln191              (br            ) [ 0000]
trunc_ln173           (trunc         ) [ 0110]
br_ln195              (br            ) [ 0000]
p_0                   (bitconcatenate) [ 0101]
write_ln173           (write         ) [ 0000]
br_ln194              (br            ) [ 0000]
ret_ln0               (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_rx_meta">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_meta"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_rx_meta">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_meta"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_udpMetaFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udpMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i49P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i49P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i176.i48.i96.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i176P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="tmp_i_nbreadreq_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="48" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_i_45_nbreadreq_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="49" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_45/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="s_axis_rx_meta_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="48" slack="0"/>
<pin id="58" dir="0" index="1" bw="48" slack="0"/>
<pin id="59" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_rx_meta_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="rx_udpMetaFifo_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="49" slack="0"/>
<pin id="64" dir="0" index="1" bw="49" slack="0"/>
<pin id="65" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_udpMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="176" slack="0"/>
<pin id="71" dir="0" index="2" bw="176" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="meta0_their_address_V_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="48" slack="0"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="meta0_their_address_V/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="meta1_valid_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="49" slack="0"/>
<pin id="82" dir="0" index="2" bw="7" slack="0"/>
<pin id="83" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="meta1_valid/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="trunc_ln173_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="49" slack="0"/>
<pin id="89" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_0_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="176" slack="0"/>
<pin id="93" dir="0" index="1" bw="48" slack="1"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="0" index="3" bw="32" slack="1"/>
<pin id="96" dir="1" index="4" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="tmp_i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="104" class="1005" name="tmp_i_45_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_45 "/>
</bind>
</comp>

<comp id="108" class="1005" name="meta0_their_address_V_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="meta0_their_address_V "/>
</bind>
</comp>

<comp id="113" class="1005" name="meta1_valid_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta1_valid "/>
</bind>
</comp>

<comp id="117" class="1005" name="trunc_ln173_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="48" slack="1"/>
<pin id="119" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="122" class="1005" name="p_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="176" slack="1"/>
<pin id="124" dir="1" index="1" bw="176" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="22" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="53"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="56" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="62" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="90"><net_src comp="62" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="99"><net_src comp="91" pin="4"/><net_sink comp="68" pin=2"/></net>

<net id="103"><net_src comp="40" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="48" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="75" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="91" pin=3"/></net>

<net id="116"><net_src comp="79" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="87" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="125"><net_src comp="91" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_rx_meta | {}
	Port: m_axis_rx_meta | {3 }
	Port: rx_udpMetaFifo | {}
 - Input state : 
	Port: merge_rx_meta : s_axis_rx_meta | {1 }
	Port: merge_rx_meta : m_axis_rx_meta | {}
	Port: merge_rx_meta : rx_udpMetaFifo | {1 }
  - Chain level:
	State 1
		br_ln191 : 1
	State 2
		write_ln173 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
| nbreadreq|      tmp_i_nbreadreq_fu_40     |
|          |    tmp_i_45_nbreadreq_fu_48    |
|----------|--------------------------------|
|   read   | s_axis_rx_meta_read_read_fu_56 |
|          | rx_udpMetaFifo_read_read_fu_62 |
|----------|--------------------------------|
|   write  |         grp_write_fu_68        |
|----------|--------------------------------|
|   trunc  |   meta0_their_address_V_fu_75  |
|          |        trunc_ln173_fu_87       |
|----------|--------------------------------|
| bitselect|        meta1_valid_fu_79       |
|----------|--------------------------------|
|bitconcatenate|            p_0_fu_91           |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|meta0_their_address_V_reg_108|   32   |
|     meta1_valid_reg_113     |    1   |
|         p_0_reg_122         |   176  |
|       tmp_i_45_reg_104      |    1   |
|        tmp_i_reg_100        |    1   |
|     trunc_ln173_reg_117     |   48   |
+-----------------------------+--------+
|            Total            |   259  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p2  |   2  |  176 |   352  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   352  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   259  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   259  |    9   |
+-----------+--------+--------+--------+
