Analysis & Elaboration report for DataPath
Wed Mar 26 20:00:52 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for memram:ram|altsyncram:altsyncram_component|altsyncram_lnn1:auto_generated
  6. Parameter Settings for User Entity Instance: register:R0
  7. Parameter Settings for User Entity Instance: register:R1
  8. Parameter Settings for User Entity Instance: register:R2
  9. Parameter Settings for User Entity Instance: register:R3
 10. Parameter Settings for User Entity Instance: register:R4
 11. Parameter Settings for User Entity Instance: register:R5
 12. Parameter Settings for User Entity Instance: register:R6
 13. Parameter Settings for User Entity Instance: register:R7
 14. Parameter Settings for User Entity Instance: register:R8
 15. Parameter Settings for User Entity Instance: register:R9
 16. Parameter Settings for User Entity Instance: register:R10
 17. Parameter Settings for User Entity Instance: register:R11
 18. Parameter Settings for User Entity Instance: register:R12
 19. Parameter Settings for User Entity Instance: register:R13
 20. Parameter Settings for User Entity Instance: register:R14
 21. Parameter Settings for User Entity Instance: register:R15
 22. Parameter Settings for User Entity Instance: register:HI
 23. Parameter Settings for User Entity Instance: register:LO
 24. Parameter Settings for User Entity Instance: register:IR
 25. Parameter Settings for User Entity Instance: register:Y
 26. Parameter Settings for User Entity Instance: register:InPort
 27. Parameter Settings for User Entity Instance: register:OutPort
 28. Parameter Settings for User Entity Instance: MAR_register:MAR
 29. Parameter Settings for User Entity Instance: register_64:Z
 30. Parameter Settings for User Entity Instance: PC_register:PC
 31. Parameter Settings for User Entity Instance: MDR_register:MDR
 32. Parameter Settings for User Entity Instance: memram:ram|altsyncram:altsyncram_component
 33. altsyncram Parameter Settings by Entity Instance
 34. Analysis & Elaboration Settings
 35. Port Connectivity Checks: "Bus:bus|Mux32to1:multiplexer"
 36. Port Connectivity Checks: "Bus:bus"
 37. Port Connectivity Checks: "ALU:alu|rotateRight:ror_op"
 38. Port Connectivity Checks: "ALU:alu|subtractor:sub_op|adder:add2"
 39. Port Connectivity Checks: "ALU:alu|subtractor:sub_op|adder:add1"
 40. Port Connectivity Checks: "register:OutPort"
 41. Port Connectivity Checks: "register:InPort"
 42. Port Connectivity Checks: "register:Y"
 43. Port Connectivity Checks: "register:IR"
 44. Analysis & Elaboration Messages
 45. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Mar 26 20:00:52 2025       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; DataPath                                    ;
; Top-level Entity Name         ; DataPath                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |DataPath|memram:ram ; memram.v        ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for memram:ram|altsyncram:altsyncram_component|altsyncram_lnn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R0            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R1            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R2            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R3            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R4            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R5            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R6            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R7            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R8            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R9            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R10           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R11           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R12           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R13           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R14           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R15           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:HI            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:LO            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:IR            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Y             ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:InPort        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:OutPort       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAR_register:MAR       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_64:Z                                          ;
+----------------+------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                            ; Type            ;
+----------------+------------------------------------------------------------------+-----------------+
; DATA_WIDTH_IN  ; 64                                                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                                                               ; Signed Integer  ;
; INIT           ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
+----------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_register:PC         ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MDR_register:MDR       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ld.hex               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_lnn1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; memram:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DataPath           ; DataPath           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Bus:bus|Mux32to1:multiplexer" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; I25  ; Input ; Info     ; Stuck at GND                   ;
; I26  ; Input ; Info     ; Stuck at GND                   ;
; I27  ; Input ; Info     ; Stuck at GND                   ;
; I28  ; Input ; Info     ; Stuck at GND                   ;
; I29  ; Input ; Info     ; Stuck at GND                   ;
; I30  ; Input ; Info     ; Stuck at GND                   ;
; I31  ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Bus:bus"                      ;
+------------------------+-------+----------+--------------+
; Port                   ; Type  ; Severity ; Details      ;
+------------------------+-------+----------+--------------+
; select_signals[31..25] ; Input ; Info     ; Stuck at GND ;
+------------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|rotateRight:ror_op"                                                                                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rotate ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|subtractor:sub_op|adder:add2"                                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (32 bits) it drives.  The 32 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B    ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (32 bits) it drives.  The 32 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu|subtractor:sub_op|adder:add1"                                                                                                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A              ; Input  ; Warning  ; Input port expression (64 bits) is wider than the input port (32 bits) it drives.  The 32 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B              ; Input  ; Warning  ; Input port expression (64 bits) is wider than the input port (32 bits) it drives.  The 32 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[31..1]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; B[0]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Result[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "register:OutPort" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; Rin  ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+---------------------------------------------+
; Port Connectivity Checks: "register:InPort" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; Rin  ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+----------------------------------------+
; Port Connectivity Checks: "register:Y" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; Rout ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "register:IR" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; Rout ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 26 20:00:42 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c DataPath --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: DataPath File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdr_register.v
    Info (12023): Found entity 1: MDR_register File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/MDR_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32to1.v
    Info (12023): Found entity 1: Mux32to1 File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Mux_32to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encoder32to5.v
    Info (12023): Found entity 1: Encoder32to5 File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Encoder32to5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encoder32to5_test.v
    Info (12023): Found entity 1: Encoder32to5_test File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Encoder32to5_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux32to1_test.v
    Info (12023): Found entity 1: Mux32to1_test File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Mux32to1_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_test.v
    Info (12023): Found entity 1: Bus_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Bus_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register_test.v
    Info (12023): Found entity 1: register_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/register_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mdr_test.v
    Info (12023): Found entity 1: MDR_register_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/MDR_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adder_test.v
    Info (12023): Found entity 1: adder_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/adder_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file subtractor_test.v
    Info (12023): Found entity 1: subtractor_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/subtractor_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file datapath_test.v
    Info (12023): Found entity 1: DataPath_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register_64.v
    Info (12023): Found entity 1: register_64 File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/register_64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sra.v
    Info (12023): Found entity 1: sra File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/sra.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftright.v
    Info (12023): Found entity 1: shiftRight File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/shiftRight.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft.v
    Info (12023): Found entity 1: shiftLeft File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/shiftLeft.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotateright.v
    Info (12023): Found entity 1: rotateRight File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/rotateRight.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotateleft.v
    Info (12023): Found entity 1: rotLeft File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/rotateLeft.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oralu.v
    Info (12023): Found entity 1: orALU File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/orALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file notalu.v
    Info (12023): Found entity 1: notALU File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/notALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file negalu.v
    Info (12023): Found entity 1: negALU File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/negALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andalu.v
    Info (12023): Found entity 1: andALU File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/andALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file booth.v
    Info (12023): Found entity 1: booth File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisor.v
    Info (12023): Found entity 1: divisor File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/divisor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor.v
    Info (12023): Found entity 1: subtractor File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/subtractor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.v
    Info (12023): Found entity 1: PC_register File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/PC_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisor_tb.v
    Info (12023): Found entity 1: divisor_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/divisor_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register_r0.v
    Info (12023): Found entity 1: register_R0 File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/register_R0.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: CON_FF File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/CON_FF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file selectandencoder.v
    Info (12023): Found entity 1: SelectAndEncoder File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/SelectAndEncoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder4to16.v
    Info (12023): Found entity 1: decoder4to16 File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/decoder4to16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file selectandencoder_tb.v
    Info (12023): Found entity 1: selectAndEncoder_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/selectAndEncoder_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file datapath_p2_tb.v
    Info (12023): Found entity 1: DataPath_P2_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath_P2_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc_register_tb.v
    Info (12023): Found entity 1: PC_register_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/PC_register_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decoder2to4.v
    Info (12023): Found entity 1: decoder2_to_4 File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/decoder2to4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file con_ff testbench.v
    Info (12023): Found entity 1: CON_FF_tb File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/CON_FF testbench.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memram.v
    Info (12023): Found entity 1: memram File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/memram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mar_register.v
    Info (12023): Found entity 1: MAR_register File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/MAR_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file c_sign_extender.v
    Info (12023): Found entity 1: C_sign_extender File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/C_sign_extender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.v
    Info (12023): Found entity 1: Mux_2to1 File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Mux_2to1.v Line: 1
Info (12127): Elaborating entity "DataPath" for the top level hierarchy
Info (12128): Elaborating entity "SelectAndEncoder" for hierarchy "SelectAndEncoder:select_and_encoder" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 39
Info (12128): Elaborating entity "decoder4to16" for hierarchy "SelectAndEncoder:select_and_encoder|decoder4to16:dec" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/SelectAndEncoder.v Line: 43
Info (12128): Elaborating entity "register" for hierarchy "register:R0" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 42
Info (12128): Elaborating entity "MAR_register" for hierarchy "MAR_register:MAR" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 67
Info (12128): Elaborating entity "register_64" for hierarchy "register_64:Z" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 68
Info (12128): Elaborating entity "PC_register" for hierarchy "PC_register:PC" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 69
Info (12128): Elaborating entity "MDR_register" for hierarchy "MDR_register:MDR" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 71
Info (12128): Elaborating entity "C_sign_extender" for hierarchy "C_sign_extender:C_sign" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 74
Info (12128): Elaborating entity "Mux_2to1" for hierarchy "Mux_2to1:muxY" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 77
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at ALU.v(14): object "div_counter" assigned a value but never read File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 14
Info (12128): Elaborating entity "andALU" for hierarchy "ALU:alu|andALU:and_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 17
Info (12128): Elaborating entity "orALU" for hierarchy "ALU:alu|orALU:or_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 18
Info (12128): Elaborating entity "notALU" for hierarchy "ALU:alu|notALU:not_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 19
Info (12128): Elaborating entity "adder" for hierarchy "ALU:alu|adder:add_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 20
Info (12128): Elaborating entity "subtractor" for hierarchy "ALU:alu|subtractor:sub_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 21
Info (12128): Elaborating entity "booth" for hierarchy "ALU:alu|booth:mult_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 22
Warning (10199): Verilog HDL Case Statement warning at booth.v(27): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v Line: 27
Warning (10199): Verilog HDL Case Statement warning at booth.v(29): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v Line: 29
Warning (10199): Verilog HDL Case Statement warning at booth.v(31): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v Line: 31
Warning (10199): Verilog HDL Case Statement warning at booth.v(33): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/booth.v Line: 33
Info (12128): Elaborating entity "shiftLeft" for hierarchy "ALU:alu|shiftLeft:shl_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 23
Info (12128): Elaborating entity "shiftRight" for hierarchy "ALU:alu|shiftRight:shr_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 24
Info (12128): Elaborating entity "sra" for hierarchy "ALU:alu|sra:sra_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 25
Info (12128): Elaborating entity "rotLeft" for hierarchy "ALU:alu|rotLeft:rol_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 26
Info (12128): Elaborating entity "rotateRight" for hierarchy "ALU:alu|rotateRight:ror_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 27
Info (12128): Elaborating entity "negALU" for hierarchy "ALU:alu|negALU:neg_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 28
Info (12128): Elaborating entity "divisor" for hierarchy "ALU:alu|divisor:div_op" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/ALU.v Line: 37
Info (12128): Elaborating entity "Bus" for hierarchy "Bus:bus" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 93
Info (12128): Elaborating entity "Encoder32to5" for hierarchy "Bus:bus|Encoder32to5:encoder" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Bus.v Line: 18
Warning (10762): Verilog HDL Case Statement warning at Encoder32to5.v(7): can't check case statement for completeness because the case expression has too many possible states File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Encoder32to5.v Line: 7
Info (10264): Verilog HDL Case Statement information at Encoder32to5.v(7): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Encoder32to5.v Line: 7
Info (12128): Elaborating entity "Mux32to1" for hierarchy "Bus:bus|Mux32to1:multiplexer" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/Bus.v Line: 29
Info (12128): Elaborating entity "memram" for hierarchy "memram:ram" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "memram:ram|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/memram.v Line: 85
Info (12130): Elaborated megafunction instantiation "memram:ram|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/memram.v Line: 85
Info (12133): Instantiated megafunction "memram:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/memram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ld.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "READ_LATENCY=0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnn1.tdf
    Info (12023): Found entity 1: altsyncram_lnn1 File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/db/altsyncram_lnn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lnn1" for hierarchy "memram:ram|altsyncram:altsyncram_component|altsyncram_lnn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CON_FF" for hierarchy "CON_FF:con_ff" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/DataPath.v Line: 105
Info (12128): Elaborating entity "decoder2_to_4" for hierarchy "CON_FF:con_ff|decoder2_to_4:decoder" File: C:/intelFPGA_lite/18.1/ELEC374/ELEC374/CON_FF.v Line: 16
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/ELEC374/ELEC374/output_files/DataPath.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Wed Mar 26 20:00:52 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/ELEC374/ELEC374/output_files/DataPath.map.smsg.


