{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603140157303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603140157303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 17:42:37 2020 " "Processing started: Mon Oct 19 17:42:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603140157303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140157303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140157303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603140157814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603140157814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/flipflopGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166077 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166081 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-comportamento " "Found design unit 1: UnidadeControle-comportamento" {  } { { "UnidadeControle.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/UnidadeControle.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166082 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-funcionamento " "Found design unit 1: TopLevel-funcionamento" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166083 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRam.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaRam.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166085 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRam.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaRam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_TIMER-comportamento " "Found design unit 1: IO_TIMER-comportamento" {  } { { "IO_TIMER.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/IO_TIMER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166086 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_TIMER " "Found entity 1: IO_TIMER" {  } { { "IO_TIMER.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/IO_TIMER.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_de_dados-funcionamento " "Found design unit 1: fluxo_de_dados-funcionamento" {  } { { "fluxo_de_dados.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166087 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_de_dados " "Found entity 1: fluxo_de_dados" {  } { { "fluxo_de_dados.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166089 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-comportamento " "Found design unit 1: decodificador-comportamento" {  } { { "decodificador.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/decodificador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166090 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-comportamento " "Found design unit 1: CPU-comportamento" {  } { { "CPU.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/CPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166092 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7seg-comportamento " "Found design unit 1: conversorHex7seg-comportamento" {  } { { "conversorHex7seg.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/conversorHex7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166093 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7seg " "Found entity 1: conversorHex7seg" {  } { { "conversorHex7seg.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/conversorHex7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/bancoReg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166095 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/bancoReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166097 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/ULA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166099 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166100 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166101 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-arch_name " "Found design unit 1: fetch-arch_name" {  } { { "fetch.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166102 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603140166102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140166102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603140166142 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 TopLevel.vhd(10) " "VHDL Signal Declaration warning at TopLevel.vhd(10): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603140166143 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 TopLevel.vhd(10) " "VHDL Signal Declaration warning at TopLevel.vhd(10): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603140166143 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 TopLevel.vhd(10) " "VHDL Signal Declaration warning at TopLevel.vhd(10): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603140166144 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 TopLevel.vhd(10) " "VHDL Signal Declaration warning at TopLevel.vhd(10): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603140166144 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED TopLevel.vhd(11) " "VHDL Signal Declaration warning at TopLevel.vhd(11): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603140166144 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Processador " "Elaborating entity \"CPU\" for hierarchy \"CPU:Processador\"" {  } { { "TopLevel.vhd" "Processador" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_de_dados CPU:Processador\|fluxo_de_dados:FD " "Elaborating entity \"fluxo_de_dados\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\"" {  } { { "CPU.vhd" "FD" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/CPU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\"" {  } { { "fluxo_de_dados.vhd" "FETCH" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|muxGenerico2x1:MUX\"" {  } { { "fetch.vhd" "MUX" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|registradorGenerico:PC\"" {  } { { "fetch.vhd" "PC" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|memoriaROM:ROM\"" {  } { { "fetch.vhd" "ROM" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|somadorGenerico:SOMA " "Elaborating entity \"somadorGenerico\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|somadorGenerico:SOMA\"" {  } { { "fetch.vhd" "SOMA" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg " "Elaborating entity \"bancoReg\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg\"" {  } { { "fluxo_de_dados.vhd" "BancoReg" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:Processador\|fluxo_de_dados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|ULA:ULA\"" {  } { { "fluxo_de_dados.vhd" "ULA" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166200 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one ULA.vhd(27) " "VHDL Signal Declaration warning at ULA.vhd(27): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "ULA.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/ULA.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603140166201 "|TopLevel|CPU:Processador|fluxo_de_dados:FD|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle CPU:Processador\|UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"CPU:Processador\|UnidadeControle:UC\"" {  } { { "CPU.vhd" "UC" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/CPU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:TICTAC " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:TICTAC\"" {  } { { "TopLevel.vhd" "TICTAC" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopGenerico divisorGenerico_e_Interface:TICTAC\|flipflopGenerico:registraUmSegundo " "Elaborating entity \"flipflopGenerico\" for hierarchy \"divisorGenerico_e_Interface:TICTAC\|flipflopGenerico:registraUmSegundo\"" {  } { { "divisorGenerico_e_Interface.vhd" "registraUmSegundo" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:SEGU " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:SEGU\"" {  } { { "TopLevel.vhd" "SEGU" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7seg conversorHex7seg:showHEX0 " "Elaborating entity \"conversorHex7seg\" for hierarchy \"conversorHex7seg:showHEX0\"" {  } { { "TopLevel.vhd" "showHEX0" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:DECODER " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:DECODER\"" {  } { { "TopLevel.vhd" "DECODER" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140166217 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg\|registrador " "RAM logic \"CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/bancoReg.vhd" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603140166477 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603140166477 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[0\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[0\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[1\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[1\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[2\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[2\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[3\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[3\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[4\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[4\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[5\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[5\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[6\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[6\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[7\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[7\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[8\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[8\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[9\] " "Converted tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[9\]\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603140166494 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603140166494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603140166930 "|TopLevel|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603140166930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603140166991 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603140167406 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603140167516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603140167516 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603140167563 "|TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603140167563 "|TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603140167563 "|TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603140167563 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603140167563 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603140167563 "|TopLevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603140167563 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603140167563 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603140167563 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603140167563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603140167564 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603140167564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Implemented 212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603140167564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603140167564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603140167582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 17:42:47 2020 " "Processing ended: Mon Oct 19 17:42:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603140167582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603140167582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603140167582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603140167582 ""}
