{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509139220233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509139220264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 14:20:19 2017 " "Processing started: Fri Oct 27 14:20:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509139220264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509139220264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509139220264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1509139221383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file fivecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveCounter " "Found entity 1: FiveCounter" {  } { { "FiveCounter.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/FiveCounter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con8to12.v 1 1 " "Found 1 design units, including 1 entities, in source file con8to12.v" { { "Info" "ISGN_ENTITY_NAME" "1 con8to12 " "Found entity 1: con8to12" {  } { { "con8to12.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/con8to12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systeminterface.v 1 1 " "Found 1 design units, including 1 entities, in source file systeminterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SystemInterface " "Found entity 1: SystemInterface" {  } { { "SystemInterface.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/SystemInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevencounter.v 1 1 " "Found 1 design units, including 1 entities, in source file sevencounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenCounter " "Found entity 1: SevenCounter" {  } { { "SevenCounter.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/SevenCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersignal.v 1 1 " "Found 1 design units, including 1 entities, in source file registersignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSignal " "Found entity 1: RegisterSignal" {  } { { "RegisterSignal.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/RegisterSignal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pressure.v 1 1 " "Found 1 design units, including 1 entities, in source file pressure.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pressure " "Found entity 1: Pressure" {  } { { "Pressure.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/Pressure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file eightcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightCounter " "Found entity 1: EightCounter" {  } { { "EightCounter.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/EightCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door.v 1 1 " "Found 1 design units, including 1 entities, in source file door.v" { { "Info" "ISGN_ENTITY_NAME" "1 Door " "Found entity 1: Door" {  } { { "Door.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/Door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrivalworkflow.v 1 1 " "Found 1 design units, including 1 entities, in source file arrivalworkflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArrivalWorkflow " "Found entity 1: ArrivalWorkflow" {  } { { "ArrivalWorkflow.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/ArrivalWorkflow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221737 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "departureworkflow.v 1 1 " "Found 1 design units, including 1 entities, in source file departureworkflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 DepartureWorkflow " "Found entity 1: DepartureWorkflow" {  } { { "DepartureWorkflow.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DepartureWorkflow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file minutecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinuteCounter " "Found entity 1: MinuteCounter" {  } { { "MinuteCounter.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/MinuteCounter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509139221783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509139221783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isLowPressure ArrivalWorkflow.v(13) " "Verilog HDL Implicit Net warning at ArrivalWorkflow.v(13): created implicit net for \"isLowPressure\"" {  } { { "ArrivalWorkflow.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/ArrivalWorkflow.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139221783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isHighPressure ArrivalWorkflow.v(14) " "Verilog HDL Implicit Net warning at ArrivalWorkflow.v(14): created implicit net for \"isHighPressure\"" {  } { { "ArrivalWorkflow.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/ArrivalWorkflow.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139221783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isLowPressure DepartureWorkflow.v(13) " "Verilog HDL Implicit Net warning at DepartureWorkflow.v(13): created implicit net for \"isLowPressure\"" {  } { { "DepartureWorkflow.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DepartureWorkflow.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139221783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isHighPressure DepartureWorkflow.v(14) " "Verilog HDL Implicit Net warning at DepartureWorkflow.v(14): created implicit net for \"isHighPressure\"" {  } { { "DepartureWorkflow.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DepartureWorkflow.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139221783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509139224478 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..0\] DE1_SoC.v(4) " "Output port \"LEDR\[5..0\]\" at DE1_SoC.v(4) has no driver" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1509139224509 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "DE1_SoC.v" "cdiv" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemInterface SystemInterface:sInterface " "Elaborating entity \"SystemInterface\" for hierarchy \"SystemInterface:sInterface\"" {  } { { "DE1_SoC.v" "sInterface" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pressure SystemInterface:sInterface\|Pressure:pressureTracker " "Elaborating entity \"Pressure\" for hierarchy \"SystemInterface:sInterface\|Pressure:pressureTracker\"" {  } { { "SystemInterface.v" "pressureTracker" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/SystemInterface.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenCounter SystemInterface:sInterface\|Pressure:pressureTracker\|SevenCounter:seven " "Elaborating entity \"SevenCounter\" for hierarchy \"SystemInterface:sInterface\|Pressure:pressureTracker\|SevenCounter:seven\"" {  } { { "Pressure.v" "seven" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/Pressure.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SevenCounter.v(15) " "Verilog HDL assignment warning at SevenCounter.v(15): truncated value with size 32 to match size of target (7)" {  } { { "SevenCounter.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/SevenCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509139224643 "|DE1_SoC|SystemInterface:sInterface|Pressure:pressureTracker|SevenCounter:seven"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightCounter SystemInterface:sInterface\|Pressure:pressureTracker\|EightCounter:eight " "Elaborating entity \"EightCounter\" for hierarchy \"SystemInterface:sInterface\|Pressure:pressureTracker\|EightCounter:eight\"" {  } { { "Pressure.v" "eight" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/Pressure.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 EightCounter.v(15) " "Verilog HDL assignment warning at EightCounter.v(15): truncated value with size 32 to match size of target (7)" {  } { { "EightCounter.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/EightCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509139224680 "|DE1_SoC|SystemInterface:sInterface|Pressure:pressureTracker|EightCounter:eight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Door SystemInterface:sInterface\|Door:id " "Elaborating entity \"Door\" for hierarchy \"SystemInterface:sInterface\|Door:id\"" {  } { { "SystemInterface.v" "id" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/SystemInterface.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterSignal SystemInterface:sInterface\|Door:id\|RegisterSignal:register " "Elaborating entity \"RegisterSignal\" for hierarchy \"SystemInterface:sInterface\|Door:id\|RegisterSignal:register\"" {  } { { "Door.v" "register" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/Door.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveCounter SystemInterface:sInterface\|FiveCounter:fiveCounter " "Elaborating entity \"FiveCounter\" for hierarchy \"SystemInterface:sInterface\|FiveCounter:fiveCounter\"" {  } { { "SystemInterface.v" "fiveCounter" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/SystemInterface.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinuteCounter SystemInterface:sInterface\|FiveCounter:fiveCounter\|MinuteCounter:counter " "Elaborating entity \"MinuteCounter\" for hierarchy \"SystemInterface:sInterface\|FiveCounter:fiveCounter\|MinuteCounter:counter\"" {  } { { "FiveCounter.v" "counter" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/FiveCounter.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArrivalWorkflow SystemInterface:sInterface\|ArrivalWorkflow:arrivalWorkflow " "Elaborating entity \"ArrivalWorkflow\" for hierarchy \"SystemInterface:sInterface\|ArrivalWorkflow:arrivalWorkflow\"" {  } { { "SystemInterface.v" "arrivalWorkflow" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/SystemInterface.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DepartureWorkflow SystemInterface:sInterface\|DepartureWorkflow:departureWorkflow " "Elaborating entity \"DepartureWorkflow\" for hierarchy \"SystemInterface:sInterface\|DepartureWorkflow:departureWorkflow\"" {  } { { "SystemInterface.v" "departureWorkflow" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/SystemInterface.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con8to12 con8to12:convertToBCD " "Elaborating entity \"con8to12\" for hierarchy \"con8to12:convertToBCD\"" {  } { { "DE1_SoC.v" "convertToBCD" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 con8to12.v(19) " "Verilog HDL assignment warning at con8to12.v(19): truncated value with size 32 to match size of target (4)" {  } { { "con8to12.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/con8to12.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509139224878 "|DE1_SoC|con8to12:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 con8to12.v(22) " "Verilog HDL assignment warning at con8to12.v(22): truncated value with size 32 to match size of target (4)" {  } { { "con8to12.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/con8to12.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509139224878 "|DE1_SoC|con8to12:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:seg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:seg0\"" {  } { { "DE1_SoC.v" "seg0" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509139224878 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509139227281 "|DE1_SoC|LEDR[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1509139227281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1509139227397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1509139227945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1509139228029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1509139228383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228383 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228662 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228662 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228662 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228662 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228662 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228662 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228662 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228662 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/pawns/Documents/University of Washington/CSE/CSE_371/EE371/Project2/QuartusInterlock/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509139228662 "|DE1_SoC|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1509139228662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1509139228662 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1509139228662 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1509139228662 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1509139228662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509139228800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 14:20:28 2017 " "Processing ended: Fri Oct 27 14:20:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509139228800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509139228800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509139228800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509139228800 ""}
