
ZadanieScaraC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001074  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080011b0  080011b0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080011b0  080011b0  000111b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080011b4  080011b4  000111b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000001c  20000000  080011b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f8  2000001c  080011d4  0002001c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000114  080011d4  00020114  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005100  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000d4e  00000000  00000000  00025145  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000728  00000000  00000000  00025e98  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000680  00000000  00000000  000265c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000023d7  00000000  00000000  00026c40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002159  00000000  00000000  00029017  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0002b170  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001e34  00000000  00000000  0002b1f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      000000df  00000000  00000000  0002d024  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000001c 	.word	0x2000001c
 8000158:	00000000 	.word	0x00000000
 800015c:	08001198 	.word	0x08001198

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000020 	.word	0x20000020
 8000178:	08001198 	.word	0x08001198

0800017c <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800017c:	b480      	push	{r7}
 800017e:	b083      	sub	sp, #12
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000184:	4a05      	ldr	r2, [pc, #20]	; (800019c <NVIC_PriorityGroupConfig+0x20>)
 8000186:	687b      	ldr	r3, [r7, #4]
 8000188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800018c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000190:	60d3      	str	r3, [r2, #12]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	e000ed00 	.word	0xe000ed00

080001a0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b085      	sub	sp, #20
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001a8:	2300      	movs	r3, #0
 80001aa:	73fb      	strb	r3, [r7, #15]
 80001ac:	2300      	movs	r3, #0
 80001ae:	73bb      	strb	r3, [r7, #14]
 80001b0:	230f      	movs	r3, #15
 80001b2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	78db      	ldrb	r3, [r3, #3]
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d038      	beq.n	800022e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001bc:	4b26      	ldr	r3, [pc, #152]	; (8000258 <NVIC_Init+0xb8>)
 80001be:	68db      	ldr	r3, [r3, #12]
 80001c0:	43db      	mvns	r3, r3
 80001c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80001c6:	0a1b      	lsrs	r3, r3, #8
 80001c8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001ca:	7bfb      	ldrb	r3, [r7, #15]
 80001cc:	f1c3 0304 	rsb	r3, r3, #4
 80001d0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001d2:	7b7a      	ldrb	r2, [r7, #13]
 80001d4:	7bfb      	ldrb	r3, [r7, #15]
 80001d6:	fa42 f303 	asr.w	r3, r2, r3
 80001da:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	785b      	ldrb	r3, [r3, #1]
 80001e0:	461a      	mov	r2, r3
 80001e2:	7bbb      	ldrb	r3, [r7, #14]
 80001e4:	fa02 f303 	lsl.w	r3, r2, r3
 80001e8:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	789a      	ldrb	r2, [r3, #2]
 80001ee:	7b7b      	ldrb	r3, [r7, #13]
 80001f0:	4013      	ands	r3, r2
 80001f2:	b2da      	uxtb	r2, r3
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	4313      	orrs	r3, r2
 80001f8:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 80001fa:	7bfb      	ldrb	r3, [r7, #15]
 80001fc:	011b      	lsls	r3, r3, #4
 80001fe:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000200:	4a16      	ldr	r2, [pc, #88]	; (800025c <NVIC_Init+0xbc>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	4413      	add	r3, r2
 8000208:	7bfa      	ldrb	r2, [r7, #15]
 800020a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800020e:	4a13      	ldr	r2, [pc, #76]	; (800025c <NVIC_Init+0xbc>)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	095b      	lsrs	r3, r3, #5
 8000216:	b2db      	uxtb	r3, r3
 8000218:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	781b      	ldrb	r3, [r3, #0]
 800021e:	f003 031f 	and.w	r3, r3, #31
 8000222:	2101      	movs	r1, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000228:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800022c:	e00f      	b.n	800024e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800022e:	490b      	ldr	r1, [pc, #44]	; (800025c <NVIC_Init+0xbc>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	095b      	lsrs	r3, r3, #5
 8000236:	b2db      	uxtb	r3, r3
 8000238:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	f003 031f 	and.w	r3, r3, #31
 8000242:	2201      	movs	r2, #1
 8000244:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000246:	f100 0320 	add.w	r3, r0, #32
 800024a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800024e:	bf00      	nop
 8000250:	3714      	adds	r7, #20
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	e000ed00 	.word	0xe000ed00
 800025c:	e000e100 	.word	0xe000e100

08000260 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000260:	b480      	push	{r7}
 8000262:	b087      	sub	sp, #28
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
 8000268:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800026a:	2300      	movs	r3, #0
 800026c:	617b      	str	r3, [r7, #20]
 800026e:	2300      	movs	r3, #0
 8000270:	613b      	str	r3, [r7, #16]
 8000272:	2300      	movs	r3, #0
 8000274:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]
 800027a:	e07e      	b.n	800037a <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800027c:	2201      	movs	r2, #1
 800027e:	697b      	ldr	r3, [r7, #20]
 8000280:	fa02 f303 	lsl.w	r3, r2, r3
 8000284:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	681a      	ldr	r2, [r3, #0]
 800028a:	693b      	ldr	r3, [r7, #16]
 800028c:	4013      	ands	r3, r2
 800028e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000290:	68fa      	ldr	r2, [r7, #12]
 8000292:	693b      	ldr	r3, [r7, #16]
 8000294:	429a      	cmp	r2, r3
 8000296:	d16d      	bne.n	8000374 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	681a      	ldr	r2, [r3, #0]
 800029c:	697b      	ldr	r3, [r7, #20]
 800029e:	005b      	lsls	r3, r3, #1
 80002a0:	2103      	movs	r1, #3
 80002a2:	fa01 f303 	lsl.w	r3, r1, r3
 80002a6:	43db      	mvns	r3, r3
 80002a8:	401a      	ands	r2, r3
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	681a      	ldr	r2, [r3, #0]
 80002b2:	683b      	ldr	r3, [r7, #0]
 80002b4:	791b      	ldrb	r3, [r3, #4]
 80002b6:	4619      	mov	r1, r3
 80002b8:	697b      	ldr	r3, [r7, #20]
 80002ba:	005b      	lsls	r3, r3, #1
 80002bc:	fa01 f303 	lsl.w	r3, r1, r3
 80002c0:	431a      	orrs	r2, r3
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	791b      	ldrb	r3, [r3, #4]
 80002ca:	2b01      	cmp	r3, #1
 80002cc:	d003      	beq.n	80002d6 <GPIO_Init+0x76>
 80002ce:	683b      	ldr	r3, [r7, #0]
 80002d0:	791b      	ldrb	r3, [r3, #4]
 80002d2:	2b02      	cmp	r3, #2
 80002d4:	d136      	bne.n	8000344 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689a      	ldr	r2, [r3, #8]
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	005b      	lsls	r3, r3, #1
 80002de:	2103      	movs	r1, #3
 80002e0:	fa01 f303 	lsl.w	r3, r1, r3
 80002e4:	43db      	mvns	r3, r3
 80002e6:	401a      	ands	r2, r3
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	689a      	ldr	r2, [r3, #8]
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	795b      	ldrb	r3, [r3, #5]
 80002f4:	4619      	mov	r1, r3
 80002f6:	697b      	ldr	r3, [r7, #20]
 80002f8:	005b      	lsls	r3, r3, #1
 80002fa:	fa01 f303 	lsl.w	r3, r1, r3
 80002fe:	431a      	orrs	r2, r3
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	889b      	ldrh	r3, [r3, #4]
 8000308:	b29a      	uxth	r2, r3
 800030a:	697b      	ldr	r3, [r7, #20]
 800030c:	b29b      	uxth	r3, r3
 800030e:	2101      	movs	r1, #1
 8000310:	fa01 f303 	lsl.w	r3, r1, r3
 8000314:	b29b      	uxth	r3, r3
 8000316:	43db      	mvns	r3, r3
 8000318:	b29b      	uxth	r3, r3
 800031a:	4013      	ands	r3, r2
 800031c:	b29a      	uxth	r2, r3
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	889b      	ldrh	r3, [r3, #4]
 8000326:	b29b      	uxth	r3, r3
 8000328:	b21a      	sxth	r2, r3
 800032a:	683b      	ldr	r3, [r7, #0]
 800032c:	799b      	ldrb	r3, [r3, #6]
 800032e:	4619      	mov	r1, r3
 8000330:	697b      	ldr	r3, [r7, #20]
 8000332:	b29b      	uxth	r3, r3
 8000334:	fa01 f303 	lsl.w	r3, r1, r3
 8000338:	b21b      	sxth	r3, r3
 800033a:	4313      	orrs	r3, r2
 800033c:	b21b      	sxth	r3, r3
 800033e:	b29a      	uxth	r2, r3
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	68da      	ldr	r2, [r3, #12]
 8000348:	697b      	ldr	r3, [r7, #20]
 800034a:	b29b      	uxth	r3, r3
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	2103      	movs	r1, #3
 8000350:	fa01 f303 	lsl.w	r3, r1, r3
 8000354:	43db      	mvns	r3, r3
 8000356:	401a      	ands	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	68da      	ldr	r2, [r3, #12]
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	79db      	ldrb	r3, [r3, #7]
 8000364:	4619      	mov	r1, r3
 8000366:	697b      	ldr	r3, [r7, #20]
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	fa01 f303 	lsl.w	r3, r1, r3
 800036e:	431a      	orrs	r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000374:	697b      	ldr	r3, [r7, #20]
 8000376:	3301      	adds	r3, #1
 8000378:	617b      	str	r3, [r7, #20]
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	2b0f      	cmp	r3, #15
 800037e:	f67f af7d 	bls.w	800027c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000382:	bf00      	nop
 8000384:	371c      	adds	r7, #28
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr

0800038c <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800038c:	b480      	push	{r7}
 800038e:	b085      	sub	sp, #20
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	460b      	mov	r3, r1
 8000396:	807b      	strh	r3, [r7, #2]
 8000398:	4613      	mov	r3, r2
 800039a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80003a0:	2300      	movs	r3, #0
 80003a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80003a4:	787a      	ldrb	r2, [r7, #1]
 80003a6:	887b      	ldrh	r3, [r7, #2]
 80003a8:	f003 0307 	and.w	r3, r3, #7
 80003ac:	009b      	lsls	r3, r3, #2
 80003ae:	fa02 f303 	lsl.w	r3, r2, r3
 80003b2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80003b4:	887b      	ldrh	r3, [r7, #2]
 80003b6:	08db      	lsrs	r3, r3, #3
 80003b8:	b29b      	uxth	r3, r3
 80003ba:	4618      	mov	r0, r3
 80003bc:	887b      	ldrh	r3, [r7, #2]
 80003be:	08db      	lsrs	r3, r3, #3
 80003c0:	b29b      	uxth	r3, r3
 80003c2:	461a      	mov	r2, r3
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	3208      	adds	r2, #8
 80003c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003cc:	887b      	ldrh	r3, [r7, #2]
 80003ce:	f003 0307 	and.w	r3, r3, #7
 80003d2:	009b      	lsls	r3, r3, #2
 80003d4:	210f      	movs	r1, #15
 80003d6:	fa01 f303 	lsl.w	r3, r1, r3
 80003da:	43db      	mvns	r3, r3
 80003dc:	ea02 0103 	and.w	r1, r2, r3
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	f100 0208 	add.w	r2, r0, #8
 80003e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80003ea:	887b      	ldrh	r3, [r7, #2]
 80003ec:	08db      	lsrs	r3, r3, #3
 80003ee:	b29b      	uxth	r3, r3
 80003f0:	461a      	mov	r2, r3
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	3208      	adds	r2, #8
 80003f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	4313      	orrs	r3, r2
 80003fe:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000400:	887b      	ldrh	r3, [r7, #2]
 8000402:	08db      	lsrs	r3, r3, #3
 8000404:	b29b      	uxth	r3, r3
 8000406:	461a      	mov	r2, r3
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	3208      	adds	r2, #8
 800040c:	68b9      	ldr	r1, [r7, #8]
 800040e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000412:	bf00      	nop
 8000414:	3714      	adds	r7, #20
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr

0800041c <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800041c:	b480      	push	{r7}
 800041e:	b089      	sub	sp, #36	; 0x24
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8000424:	2300      	movs	r3, #0
 8000426:	61fb      	str	r3, [r7, #28]
 8000428:	2300      	movs	r3, #0
 800042a:	61bb      	str	r3, [r7, #24]
 800042c:	2300      	movs	r3, #0
 800042e:	617b      	str	r3, [r7, #20]
 8000430:	2300      	movs	r3, #0
 8000432:	613b      	str	r3, [r7, #16]
 8000434:	2300      	movs	r3, #0
 8000436:	60fb      	str	r3, [r7, #12]
 8000438:	2300      	movs	r3, #0
 800043a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800043c:	4b5f      	ldr	r3, [pc, #380]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800043e:	689b      	ldr	r3, [r3, #8]
 8000440:	f003 030c 	and.w	r3, r3, #12
 8000444:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8000446:	69fb      	ldr	r3, [r7, #28]
 8000448:	2b0c      	cmp	r3, #12
 800044a:	d865      	bhi.n	8000518 <RCC_GetClocksFreq+0xfc>
 800044c:	a201      	add	r2, pc, #4	; (adr r2, 8000454 <RCC_GetClocksFreq+0x38>)
 800044e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000452:	bf00      	nop
 8000454:	08000489 	.word	0x08000489
 8000458:	08000519 	.word	0x08000519
 800045c:	08000519 	.word	0x08000519
 8000460:	08000519 	.word	0x08000519
 8000464:	080004a9 	.word	0x080004a9
 8000468:	08000519 	.word	0x08000519
 800046c:	08000519 	.word	0x08000519
 8000470:	08000519 	.word	0x08000519
 8000474:	080004b1 	.word	0x080004b1
 8000478:	08000519 	.word	0x08000519
 800047c:	08000519 	.word	0x08000519
 8000480:	08000519 	.word	0x08000519
 8000484:	080004b9 	.word	0x080004b9
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000488:	4b4c      	ldr	r3, [pc, #304]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800048a:	685b      	ldr	r3, [r3, #4]
 800048c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000490:	0b5b      	lsrs	r3, r3, #13
 8000492:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	3301      	adds	r3, #1
 8000498:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800049c:	fa02 f303 	lsl.w	r3, r2, r3
 80004a0:	461a      	mov	r2, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	601a      	str	r2, [r3, #0]
      break;
 80004a6:	e047      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	4a45      	ldr	r2, [pc, #276]	; (80005c0 <RCC_GetClocksFreq+0x1a4>)
 80004ac:	601a      	str	r2, [r3, #0]
      break;
 80004ae:	e043      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	4a44      	ldr	r2, [pc, #272]	; (80005c4 <RCC_GetClocksFreq+0x1a8>)
 80004b4:	601a      	str	r2, [r3, #0]
      break;
 80004b6:	e03f      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80004b8:	4b40      	ldr	r3, [pc, #256]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 80004ba:	689b      	ldr	r3, [r3, #8]
 80004bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80004c0:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80004c2:	4b3e      	ldr	r3, [pc, #248]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 80004c4:	689b      	ldr	r3, [r3, #8]
 80004c6:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80004ca:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80004cc:	69bb      	ldr	r3, [r7, #24]
 80004ce:	0c9b      	lsrs	r3, r3, #18
 80004d0:	4a3d      	ldr	r2, [pc, #244]	; (80005c8 <RCC_GetClocksFreq+0x1ac>)
 80004d2:	5cd3      	ldrb	r3, [r2, r3]
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	0d9b      	lsrs	r3, r3, #22
 80004dc:	3301      	adds	r3, #1
 80004de:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80004e0:	4b36      	ldr	r3, [pc, #216]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 80004e2:	689b      	ldr	r3, [r3, #8]
 80004e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004e8:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 80004ea:	693b      	ldr	r3, [r7, #16]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d109      	bne.n	8000504 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 80004f0:	69bb      	ldr	r3, [r7, #24]
 80004f2:	4a33      	ldr	r2, [pc, #204]	; (80005c0 <RCC_GetClocksFreq+0x1a4>)
 80004f4:	fb02 f203 	mul.w	r2, r2, r3
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8000502:	e019      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8000504:	69bb      	ldr	r3, [r7, #24]
 8000506:	4a2f      	ldr	r2, [pc, #188]	; (80005c4 <RCC_GetClocksFreq+0x1a8>)
 8000508:	fb02 f203 	mul.w	r2, r2, r3
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	601a      	str	r2, [r3, #0]
      }
      break;
 8000516:	e00f      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000518:	4b28      	ldr	r3, [pc, #160]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000520:	0b5b      	lsrs	r3, r3, #13
 8000522:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	3301      	adds	r3, #1
 8000528:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800052c:	fa02 f303 	lsl.w	r3, r2, r3
 8000530:	461a      	mov	r2, r3
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	601a      	str	r2, [r3, #0]
      break;
 8000536:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000538:	4b20      	ldr	r3, [pc, #128]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800053a:	689b      	ldr	r3, [r3, #8]
 800053c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000540:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8000542:	69fb      	ldr	r3, [r7, #28]
 8000544:	091b      	lsrs	r3, r3, #4
 8000546:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8000548:	4a20      	ldr	r2, [pc, #128]	; (80005cc <RCC_GetClocksFreq+0x1b0>)
 800054a:	69fb      	ldr	r3, [r7, #28]
 800054c:	4413      	add	r3, r2
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	b2db      	uxtb	r3, r3
 8000552:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	40da      	lsrs	r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000560:	4b16      	ldr	r3, [pc, #88]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 8000562:	689b      	ldr	r3, [r3, #8]
 8000564:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000568:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 800056a:	69fb      	ldr	r3, [r7, #28]
 800056c:	0a1b      	lsrs	r3, r3, #8
 800056e:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000570:	4a16      	ldr	r2, [pc, #88]	; (80005cc <RCC_GetClocksFreq+0x1b0>)
 8000572:	69fb      	ldr	r3, [r7, #28]
 8000574:	4413      	add	r3, r2
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	b2db      	uxtb	r3, r3
 800057a:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	40da      	lsrs	r2, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000588:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800058a:	689b      	ldr	r3, [r3, #8]
 800058c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000590:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8000592:	69fb      	ldr	r3, [r7, #28]
 8000594:	0adb      	lsrs	r3, r3, #11
 8000596:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000598:	4a0c      	ldr	r2, [pc, #48]	; (80005cc <RCC_GetClocksFreq+0x1b0>)
 800059a:	69fb      	ldr	r3, [r7, #28]
 800059c:	4413      	add	r3, r2
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	685a      	ldr	r2, [r3, #4]
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	40da      	lsrs	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	60da      	str	r2, [r3, #12]
}
 80005b0:	bf00      	nop
 80005b2:	3724      	adds	r7, #36	; 0x24
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bc80      	pop	{r7}
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	40023800 	.word	0x40023800
 80005c0:	00f42400 	.word	0x00f42400
 80005c4:	007a1200 	.word	0x007a1200
 80005c8:	20000000 	.word	0x20000000
 80005cc:	2000000c 	.word	0x2000000c

080005d0 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	460b      	mov	r3, r1
 80005da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80005dc:	78fb      	ldrb	r3, [r7, #3]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d006      	beq.n	80005f0 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80005e2:	4909      	ldr	r1, [pc, #36]	; (8000608 <RCC_AHBPeriphClockCmd+0x38>)
 80005e4:	4b08      	ldr	r3, [pc, #32]	; (8000608 <RCC_AHBPeriphClockCmd+0x38>)
 80005e6:	69da      	ldr	r2, [r3, #28]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4313      	orrs	r3, r2
 80005ec:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 80005ee:	e006      	b.n	80005fe <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80005f0:	4905      	ldr	r1, [pc, #20]	; (8000608 <RCC_AHBPeriphClockCmd+0x38>)
 80005f2:	4b05      	ldr	r3, [pc, #20]	; (8000608 <RCC_AHBPeriphClockCmd+0x38>)
 80005f4:	69da      	ldr	r2, [r3, #28]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	43db      	mvns	r3, r3
 80005fa:	4013      	ands	r3, r2
 80005fc:	61cb      	str	r3, [r1, #28]
  }
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	40023800 	.word	0x40023800

0800060c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	460b      	mov	r3, r1
 8000616:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000618:	78fb      	ldrb	r3, [r7, #3]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d006      	beq.n	800062c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800061e:	4909      	ldr	r1, [pc, #36]	; (8000644 <RCC_APB1PeriphClockCmd+0x38>)
 8000620:	4b08      	ldr	r3, [pc, #32]	; (8000644 <RCC_APB1PeriphClockCmd+0x38>)
 8000622:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4313      	orrs	r3, r2
 8000628:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800062a:	e006      	b.n	800063a <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800062c:	4905      	ldr	r1, [pc, #20]	; (8000644 <RCC_APB1PeriphClockCmd+0x38>)
 800062e:	4b05      	ldr	r3, [pc, #20]	; (8000644 <RCC_APB1PeriphClockCmd+0x38>)
 8000630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	43db      	mvns	r3, r3
 8000636:	4013      	ands	r3, r2
 8000638:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 800063a:	bf00      	nop
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr
 8000644:	40023800 	.word	0x40023800

08000648 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	881b      	ldrh	r3, [r3, #0]
 800065a:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000662:	d00b      	beq.n	800067c <TIM_TimeBaseInit+0x34>
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a1c      	ldr	r2, [pc, #112]	; (80006d8 <TIM_TimeBaseInit+0x90>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d007      	beq.n	800067c <TIM_TimeBaseInit+0x34>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a1b      	ldr	r2, [pc, #108]	; (80006dc <TIM_TimeBaseInit+0x94>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d003      	beq.n	800067c <TIM_TimeBaseInit+0x34>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a1a      	ldr	r2, [pc, #104]	; (80006e0 <TIM_TimeBaseInit+0x98>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d108      	bne.n	800068e <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800067c:	89fb      	ldrh	r3, [r7, #14]
 800067e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000682:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	885a      	ldrh	r2, [r3, #2]
 8000688:	89fb      	ldrh	r3, [r7, #14]
 800068a:	4313      	orrs	r3, r2
 800068c:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a14      	ldr	r2, [pc, #80]	; (80006e4 <TIM_TimeBaseInit+0x9c>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d00c      	beq.n	80006b0 <TIM_TimeBaseInit+0x68>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4a13      	ldr	r2, [pc, #76]	; (80006e8 <TIM_TimeBaseInit+0xa0>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d008      	beq.n	80006b0 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 800069e:	89fb      	ldrh	r3, [r7, #14]
 80006a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80006a4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	891a      	ldrh	r2, [r3, #8]
 80006aa:	89fb      	ldrh	r3, [r7, #14]
 80006ac:	4313      	orrs	r3, r2
 80006ae:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	89fa      	ldrh	r2, [r7, #14]
 80006b4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	685a      	ldr	r2, [r3, #4]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	881a      	ldrh	r2, [r3, #0]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2201      	movs	r2, #1
 80006ca:	829a      	strh	r2, [r3, #20]
}
 80006cc:	bf00      	nop
 80006ce:	3714      	adds	r7, #20
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bc80      	pop	{r7}
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	40000400 	.word	0x40000400
 80006dc:	40000800 	.word	0x40000800
 80006e0:	40000c00 	.word	0x40000c00
 80006e4:	40001000 	.word	0x40001000
 80006e8:	40001400 	.word	0x40001400

080006ec <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	460b      	mov	r3, r1
 80006f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80006f8:	78fb      	ldrb	r3, [r7, #3]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d008      	beq.n	8000710 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	881b      	ldrh	r3, [r3, #0]
 8000702:	b29b      	uxth	r3, r3
 8000704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000708:	b29a      	uxth	r2, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 800070e:	e007      	b.n	8000720 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	881b      	ldrh	r3, [r3, #0]
 8000714:	b29b      	uxth	r3, r3
 8000716:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800071a:	b29a      	uxth	r2, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	801a      	strh	r2, [r3, #0]
  }
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	bc80      	pop	{r7}
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop

0800072c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
 8000734:	460b      	mov	r3, r1
 8000736:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000738:	78fb      	ldrb	r3, [r7, #3]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d008      	beq.n	8000750 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	b29b      	uxth	r3, r3
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	b29a      	uxth	r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800074e:	e007      	b.n	8000760 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	881b      	ldrh	r3, [r3, #0]
 8000754:	b29b      	uxth	r3, r3
 8000756:	f023 0301 	bic.w	r3, r3, #1
 800075a:	b29a      	uxth	r2, r3
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	801a      	strh	r2, [r3, #0]
  }
}
 8000760:	bf00      	nop
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop

0800076c <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	81fb      	strh	r3, [r7, #14]
 800077a:	2300      	movs	r3, #0
 800077c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	8c1b      	ldrh	r3, [r3, #32]
 8000782:	b29b      	uxth	r3, r3
 8000784:	f023 0301 	bic.w	r3, r3, #1
 8000788:	b29a      	uxth	r2, r3
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	8c1b      	ldrh	r3, [r3, #32]
 8000792:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	8b1b      	ldrh	r3, [r3, #24]
 8000798:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 800079a:	89fb      	ldrh	r3, [r7, #14]
 800079c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80007a0:	81fb      	strh	r3, [r7, #14]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 80007a2:	89fb      	ldrh	r3, [r7, #14]
 80007a4:	f023 0303 	bic.w	r3, r3, #3
 80007a8:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	881a      	ldrh	r2, [r3, #0]
 80007ae:	89fb      	ldrh	r3, [r7, #14]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80007b4:	89bb      	ldrh	r3, [r7, #12]
 80007b6:	f023 0302 	bic.w	r3, r3, #2
 80007ba:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	891a      	ldrh	r2, [r3, #8]
 80007c0:	89bb      	ldrh	r3, [r7, #12]
 80007c2:	4313      	orrs	r3, r2
 80007c4:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	885a      	ldrh	r2, [r3, #2]
 80007ca:	89bb      	ldrh	r3, [r7, #12]
 80007cc:	4313      	orrs	r3, r2
 80007ce:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	685a      	ldr	r2, [r3, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	89fa      	ldrh	r2, [r7, #14]
 80007dc:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	89ba      	ldrh	r2, [r7, #12]
 80007e2:	841a      	strh	r2, [r3, #32]
}
 80007e4:	bf00      	nop
 80007e6:	3714      	adds	r7, #20
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop

080007f0 <TIM_OC2Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	81fb      	strh	r3, [r7, #14]
 80007fe:	2300      	movs	r3, #0
 8000800:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	8c1b      	ldrh	r3, [r3, #32]
 8000806:	b29b      	uxth	r3, r3
 8000808:	f023 0310 	bic.w	r3, r3, #16
 800080c:	b29a      	uxth	r2, r3
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	8c1b      	ldrh	r3, [r3, #32]
 8000816:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	8b1b      	ldrh	r3, [r3, #24]
 800081c:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 800081e:	89fb      	ldrh	r3, [r7, #14]
 8000820:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000824:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	881b      	ldrh	r3, [r3, #0]
 800082a:	021b      	lsls	r3, r3, #8
 800082c:	b29a      	uxth	r2, r3
 800082e:	89fb      	ldrh	r3, [r7, #14]
 8000830:	4313      	orrs	r3, r2
 8000832:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8000834:	89bb      	ldrh	r3, [r7, #12]
 8000836:	f023 0320 	bic.w	r3, r3, #32
 800083a:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	891b      	ldrh	r3, [r3, #8]
 8000840:	011b      	lsls	r3, r3, #4
 8000842:	b29a      	uxth	r2, r3
 8000844:	89bb      	ldrh	r3, [r7, #12]
 8000846:	4313      	orrs	r3, r2
 8000848:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	885b      	ldrh	r3, [r3, #2]
 800084e:	011b      	lsls	r3, r3, #4
 8000850:	b29a      	uxth	r2, r3
 8000852:	89bb      	ldrh	r3, [r7, #12]
 8000854:	4313      	orrs	r3, r2
 8000856:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	685a      	ldr	r2, [r3, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	639a      	str	r2, [r3, #56]	; 0x38
    
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	89fa      	ldrh	r2, [r7, #14]
 8000864:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	89ba      	ldrh	r2, [r7, #12]
 800086a:	841a      	strh	r2, [r3, #32]
}
 800086c:	bf00      	nop
 800086e:	3714      	adds	r7, #20
 8000870:	46bd      	mov	sp, r7
 8000872:	bc80      	pop	{r7}
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop

08000878 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000878:	b480      	push	{r7}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	460b      	mov	r3, r1
 8000882:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000884:	2300      	movs	r3, #0
 8000886:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	8b1b      	ldrh	r3, [r3, #24]
 800088c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800088e:	89fb      	ldrh	r3, [r7, #14]
 8000890:	f023 0308 	bic.w	r3, r3, #8
 8000894:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8000896:	89fa      	ldrh	r2, [r7, #14]
 8000898:	887b      	ldrh	r3, [r7, #2]
 800089a:	4313      	orrs	r3, r2
 800089c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	89fa      	ldrh	r2, [r7, #14]
 80008a2:	831a      	strh	r2, [r3, #24]
}
 80008a4:	bf00      	nop
 80008a6:	3714      	adds	r7, #20
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bc80      	pop	{r7}
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop

080008b0 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b085      	sub	sp, #20
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
 80008b8:	460b      	mov	r3, r1
 80008ba:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	8b1b      	ldrh	r3, [r3, #24]
 80008c4:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 80008c6:	89fb      	ldrh	r3, [r7, #14]
 80008c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80008cc:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80008ce:	887b      	ldrh	r3, [r7, #2]
 80008d0:	021b      	lsls	r3, r3, #8
 80008d2:	b29a      	uxth	r2, r3
 80008d4:	89fb      	ldrh	r3, [r7, #14]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	89fa      	ldrh	r2, [r7, #14]
 80008de:	831a      	strh	r2, [r3, #24]
}
 80008e0:	bf00      	nop
 80008e2:	3714      	adds	r7, #20
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bc80      	pop	{r7}
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08a      	sub	sp, #40	; 0x28
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80008f6:	2300      	movs	r3, #0
 80008f8:	627b      	str	r3, [r7, #36]	; 0x24
 80008fa:	2300      	movs	r3, #0
 80008fc:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80008fe:	2300      	movs	r3, #0
 8000900:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000902:	2300      	movs	r3, #0
 8000904:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	8a1b      	ldrh	r3, [r3, #16]
 800090a:	b29b      	uxth	r3, r3
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800090e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000910:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000914:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	88db      	ldrh	r3, [r3, #6]
 800091a:	461a      	mov	r2, r3
 800091c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800091e:	4313      	orrs	r3, r2
 8000920:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000924:	b29a      	uxth	r2, r3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	899b      	ldrh	r3, [r3, #12]
 800092e:	b29b      	uxth	r3, r3
 8000930:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000934:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000938:	f023 030c 	bic.w	r3, r3, #12
 800093c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	889a      	ldrh	r2, [r3, #4]
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	891b      	ldrh	r3, [r3, #8]
 8000946:	4313      	orrs	r3, r2
 8000948:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800094e:	4313      	orrs	r3, r2
 8000950:	b29b      	uxth	r3, r3
 8000952:	461a      	mov	r2, r3
 8000954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000956:	4313      	orrs	r3, r2
 8000958:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800095a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800095c:	b29a      	uxth	r2, r3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	8a9b      	ldrh	r3, [r3, #20]
 8000966:	b29b      	uxth	r3, r3
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800096a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800096c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000970:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	899b      	ldrh	r3, [r3, #12]
 8000976:	461a      	mov	r2, r3
 8000978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800097a:	4313      	orrs	r3, r2
 800097c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800097e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000980:	b29a      	uxth	r2, r3
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000986:	f107 0308 	add.w	r3, r7, #8
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff fd46 	bl	800041c <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4a2e      	ldr	r2, [pc, #184]	; (8000a4c <USART_Init+0x160>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d102      	bne.n	800099e <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	623b      	str	r3, [r7, #32]
 800099c:	e001      	b.n	80009a2 <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	899b      	ldrh	r3, [r3, #12]
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	b21b      	sxth	r3, r3
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	da0c      	bge.n	80009c8 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80009ae:	6a3a      	ldr	r2, [r7, #32]
 80009b0:	4613      	mov	r3, r2
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	4413      	add	r3, r2
 80009b6:	009a      	lsls	r2, r3, #2
 80009b8:	441a      	add	r2, r3
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c4:	61fb      	str	r3, [r7, #28]
 80009c6:	e00b      	b.n	80009e0 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80009c8:	6a3a      	ldr	r2, [r7, #32]
 80009ca:	4613      	mov	r3, r2
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	4413      	add	r3, r2
 80009d0:	009a      	lsls	r2, r3, #2
 80009d2:	441a      	add	r2, r3
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	fbb2 f3f3 	udiv	r3, r2, r3
 80009de:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80009e0:	69fb      	ldr	r3, [r7, #28]
 80009e2:	4a1b      	ldr	r2, [pc, #108]	; (8000a50 <USART_Init+0x164>)
 80009e4:	fba2 2303 	umull	r2, r3, r2, r3
 80009e8:	095b      	lsrs	r3, r3, #5
 80009ea:	011b      	lsls	r3, r3, #4
 80009ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80009ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f0:	091b      	lsrs	r3, r3, #4
 80009f2:	2264      	movs	r2, #100	; 0x64
 80009f4:	fb02 f303 	mul.w	r3, r2, r3
 80009f8:	69fa      	ldr	r2, [r7, #28]
 80009fa:	1ad3      	subs	r3, r2, r3
 80009fc:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	899b      	ldrh	r3, [r3, #12]
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	b21b      	sxth	r3, r3
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	da0c      	bge.n	8000a24 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	00db      	lsls	r3, r3, #3
 8000a0e:	3332      	adds	r3, #50	; 0x32
 8000a10:	4a0f      	ldr	r2, [pc, #60]	; (8000a50 <USART_Init+0x164>)
 8000a12:	fba2 2303 	umull	r2, r3, r2, r3
 8000a16:	095b      	lsrs	r3, r3, #5
 8000a18:	f003 0307 	and.w	r3, r3, #7
 8000a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24
 8000a22:	e00b      	b.n	8000a3c <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	011b      	lsls	r3, r3, #4
 8000a28:	3332      	adds	r3, #50	; 0x32
 8000a2a:	4a09      	ldr	r2, [pc, #36]	; (8000a50 <USART_Init+0x164>)
 8000a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a30:	095b      	lsrs	r3, r3, #5
 8000a32:	f003 030f 	and.w	r3, r3, #15
 8000a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a3e:	b29a      	uxth	r2, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	811a      	strh	r2, [r3, #8]
}
 8000a44:	bf00      	nop
 8000a46:	3728      	adds	r7, #40	; 0x28
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	40013800 	.word	0x40013800
 8000a50:	51eb851f 	.word	0x51eb851f

08000a54 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000a60:	78fb      	ldrb	r3, [r7, #3]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d008      	beq.n	8000a78 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	899b      	ldrh	r3, [r3, #12]
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000a76:	e007      	b.n	8000a88 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	899b      	ldrh	r3, [r3, #12]
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	819a      	strh	r2, [r3, #12]
  }
}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bc80      	pop	{r7}
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	889b      	ldrh	r3, [r3, #4]
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000aa6:	b29b      	uxth	r3, r3



}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop

08000ab4 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b087      	sub	sp, #28
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	460b      	mov	r3, r1
 8000abe:	807b      	strh	r3, [r7, #2]
 8000ac0:	4613      	mov	r3, r2
 8000ac2:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	613b      	str	r3, [r7, #16]
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	2300      	movs	r3, #0
 8000ace:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ad8:	887b      	ldrh	r3, [r7, #2]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	095b      	lsrs	r3, r3, #5
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000ae2:	887b      	ldrh	r3, [r7, #2]
 8000ae4:	f003 031f 	and.w	r3, r3, #31
 8000ae8:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000aea:	2201      	movs	r2, #1
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	fa02 f303 	lsl.w	r3, r2, r3
 8000af2:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d103      	bne.n	8000b02 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	330c      	adds	r3, #12
 8000afe:	617b      	str	r3, [r7, #20]
 8000b00:	e009      	b.n	8000b16 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000b02:	693b      	ldr	r3, [r7, #16]
 8000b04:	2b02      	cmp	r3, #2
 8000b06:	d103      	bne.n	8000b10 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	3310      	adds	r3, #16
 8000b0c:	617b      	str	r3, [r7, #20]
 8000b0e:	e002      	b.n	8000b16 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	3314      	adds	r3, #20
 8000b14:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000b16:	787b      	ldrb	r3, [r7, #1]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d006      	beq.n	8000b2a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	697a      	ldr	r2, [r7, #20]
 8000b20:	6811      	ldr	r1, [r2, #0]
 8000b22:	68ba      	ldr	r2, [r7, #8]
 8000b24:	430a      	orrs	r2, r1
 8000b26:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000b28:	e006      	b.n	8000b38 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	697a      	ldr	r2, [r7, #20]
 8000b2e:	6811      	ldr	r1, [r2, #0]
 8000b30:	68ba      	ldr	r2, [r7, #8]
 8000b32:	43d2      	mvns	r2, r2
 8000b34:	400a      	ands	r2, r1
 8000b36:	601a      	str	r2, [r3, #0]
  }
}
 8000b38:	bf00      	nop
 8000b3a:	371c      	adds	r7, #28
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bc80      	pop	{r7}
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop

08000b44 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b087      	sub	sp, #28
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	460b      	mov	r3, r1
 8000b4e:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000b50:	2300      	movs	r3, #0
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	2300      	movs	r3, #0
 8000b56:	617b      	str	r3, [r7, #20]
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000b60:	887b      	ldrh	r3, [r7, #2]
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	095b      	lsrs	r3, r3, #5
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000b6a:	887b      	ldrh	r3, [r7, #2]
 8000b6c:	f003 031f 	and.w	r3, r3, #31
 8000b70:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000b72:	2201      	movs	r2, #1
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d107      	bne.n	8000b92 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	899b      	ldrh	r3, [r3, #12]
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	461a      	mov	r2, r3
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	617b      	str	r3, [r7, #20]
 8000b90:	e011      	b.n	8000bb6 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	2b02      	cmp	r3, #2
 8000b96:	d107      	bne.n	8000ba8 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	8a1b      	ldrh	r3, [r3, #16]
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	617b      	str	r3, [r7, #20]
 8000ba6:	e006      	b.n	8000bb6 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	8a9b      	ldrh	r3, [r3, #20]
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	461a      	mov	r2, r3
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	0a1b      	lsrs	r3, r3, #8
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc6:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	881b      	ldrh	r3, [r3, #0]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	461a      	mov	r2, r3
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d005      	beq.n	8000be8 <USART_GetITStatus+0xa4>
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d002      	beq.n	8000be8 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000be2:	2301      	movs	r3, #1
 8000be4:	74fb      	strb	r3, [r7, #19]
 8000be6:	e001      	b.n	8000bec <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000be8:	2300      	movs	r3, #0
 8000bea:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000bec:	7cfb      	ldrb	r3, [r7, #19]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	371c      	adds	r7, #28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bc80      	pop	{r7}
 8000bf6:	4770      	bx	lr

08000bf8 <USART_ClearITPendingBit>:
  * @note TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000c04:	2300      	movs	r3, #0
 8000c06:	81fb      	strh	r3, [r7, #14]
 8000c08:	2300      	movs	r3, #0
 8000c0a:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8000c0c:	887b      	ldrh	r3, [r7, #2]
 8000c0e:	0a1b      	lsrs	r3, r3, #8
 8000c10:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000c12:	89fb      	ldrh	r3, [r7, #14]
 8000c14:	2201      	movs	r2, #1
 8000c16:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1a:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8000c1c:	89bb      	ldrh	r3, [r7, #12]
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	b29a      	uxth	r2, r3
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	801a      	strh	r2, [r3, #0]
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bc80      	pop	{r7}
 8000c2e:	4770      	bx	lr

08000c30 <pwm_initOutput>:
uint16_t PrescalerValue = 0, timerPeriodValue=0;



void pwm_initOutput()
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
	 /* TIMX clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8000c34:	2101      	movs	r1, #1
 8000c36:	2004      	movs	r0, #4
 8000c38:	f7ff fce8 	bl	800060c <RCC_APB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	2002      	movs	r0, #2
 8000c40:	f7ff fce4 	bl	800060c <RCC_APB1PeriphClockCmd>
    /* GPIOA clock enable */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000c44:	2101      	movs	r1, #1
 8000c46:	2002      	movs	r0, #2
 8000c48:	f7ff fcc2 	bl	80005d0 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f7ff fcbe 	bl	80005d0 <RCC_AHBPeriphClockCmd>


	/*--------------------------------- GPIO Configuration -------------------------*/
	/* GPIOB Configuration: Pin 6 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 ;
 8000c54:	4b4e      	ldr	r3, [pc, #312]	; (8000d90 <pwm_initOutput+0x160>)
 8000c56:	2240      	movs	r2, #64	; 0x40
 8000c58:	601a      	str	r2, [r3, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000c5a:	4b4d      	ldr	r3, [pc, #308]	; (8000d90 <pwm_initOutput+0x160>)
 8000c5c:	2202      	movs	r2, #2
 8000c5e:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000c60:	4b4b      	ldr	r3, [pc, #300]	; (8000d90 <pwm_initOutput+0x160>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 8000c66:	4b4a      	ldr	r3, [pc, #296]	; (8000d90 <pwm_initOutput+0x160>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	71da      	strb	r2, [r3, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000c6c:	4b48      	ldr	r3, [pc, #288]	; (8000d90 <pwm_initOutput+0x160>)
 8000c6e:	2203      	movs	r2, #3
 8000c70:	715a      	strb	r2, [r3, #5]

	// GPIOA Configuration: Pin 6 | Pin 7
	GPIO_InitStructure1.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
 8000c72:	4b48      	ldr	r3, [pc, #288]	; (8000d94 <pwm_initOutput+0x164>)
 8000c74:	22c0      	movs	r2, #192	; 0xc0
 8000c76:	601a      	str	r2, [r3, #0]
	GPIO_InitStructure1.GPIO_Mode = GPIO_Mode_AF;
 8000c78:	4b46      	ldr	r3, [pc, #280]	; (8000d94 <pwm_initOutput+0x164>)
 8000c7a:	2202      	movs	r2, #2
 8000c7c:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure1.GPIO_OType = GPIO_OType_PP;
 8000c7e:	4b45      	ldr	r3, [pc, #276]	; (8000d94 <pwm_initOutput+0x164>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure1.GPIO_PuPd  = GPIO_PuPd_UP;
 8000c84:	4b43      	ldr	r3, [pc, #268]	; (8000d94 <pwm_initOutput+0x164>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	71da      	strb	r2, [r3, #7]
	GPIO_InitStructure1.GPIO_Speed = GPIO_Speed_40MHz;
 8000c8a:	4b42      	ldr	r3, [pc, #264]	; (8000d94 <pwm_initOutput+0x164>)
 8000c8c:	2203      	movs	r2, #3
 8000c8e:	715a      	strb	r2, [r3, #5]


	// Inicializcia truktry
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000c90:	493f      	ldr	r1, [pc, #252]	; (8000d90 <pwm_initOutput+0x160>)
 8000c92:	4841      	ldr	r0, [pc, #260]	; (8000d98 <pwm_initOutput+0x168>)
 8000c94:	f7ff fae4 	bl	8000260 <GPIO_Init>
	GPIO_Init(GPIOA, &GPIO_InitStructure1);
 8000c98:	493e      	ldr	r1, [pc, #248]	; (8000d94 <pwm_initOutput+0x164>)
 8000c9a:	4840      	ldr	r0, [pc, #256]	; (8000d9c <pwm_initOutput+0x16c>)
 8000c9c:	f7ff fae0 	bl	8000260 <GPIO_Init>

    // Nastavenie Aleternatvnych funckii
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_TIM4); //
 8000ca0:	2202      	movs	r2, #2
 8000ca2:	2106      	movs	r1, #6
 8000ca4:	483c      	ldr	r0, [pc, #240]	; (8000d98 <pwm_initOutput+0x168>)
 8000ca6:	f7ff fb71 	bl	800038c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_TIM3); //
 8000caa:	2202      	movs	r2, #2
 8000cac:	2107      	movs	r1, #7
 8000cae:	483b      	ldr	r0, [pc, #236]	; (8000d9c <pwm_initOutput+0x16c>)
 8000cb0:	f7ff fb6c 	bl	800038c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_TIM3); //
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	2106      	movs	r1, #6
 8000cb8:	4838      	ldr	r0, [pc, #224]	; (8000d9c <pwm_initOutput+0x16c>)
 8000cba:	f7ff fb67 	bl	800038c <GPIO_PinAFConfig>

	/* Compute the prescaler value */
	PrescalerValue = (uint16_t) 16; //160
 8000cbe:	4b38      	ldr	r3, [pc, #224]	; (8000da0 <pwm_initOutput+0x170>)
 8000cc0:	2210      	movs	r2, #16
 8000cc2:	801a      	strh	r2, [r3, #0]

	// Dme deleno 50 lebo mme 50 Hz
	timerPeriodValue = (2000/300) - 1;
 8000cc4:	4b37      	ldr	r3, [pc, #220]	; (8000da4 <pwm_initOutput+0x174>)
 8000cc6:	2205      	movs	r2, #5
 8000cc8:	801a      	strh	r2, [r3, #0]
	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 3332;//1999
 8000cca:	4b37      	ldr	r3, [pc, #220]	; (8000da8 <pwm_initOutput+0x178>)
 8000ccc:	f640 5204 	movw	r2, #3332	; 0xd04
 8000cd0:	605a      	str	r2, [r3, #4]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue; //PrescalerValue;
 8000cd2:	4b33      	ldr	r3, [pc, #204]	; (8000da0 <pwm_initOutput+0x170>)
 8000cd4:	881a      	ldrh	r2, [r3, #0]
 8000cd6:	4b34      	ldr	r3, [pc, #208]	; (8000da8 <pwm_initOutput+0x178>)
 8000cd8:	801a      	strh	r2, [r3, #0]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000cda:	4b33      	ldr	r3, [pc, #204]	; (8000da8 <pwm_initOutput+0x178>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	811a      	strh	r2, [r3, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000ce0:	4b31      	ldr	r3, [pc, #196]	; (8000da8 <pwm_initOutput+0x178>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	805a      	strh	r2, [r3, #2]

	TIM_TimeBaseStructure1.TIM_Period =19999 ;//18500 //19999
 8000ce6:	4b31      	ldr	r3, [pc, #196]	; (8000dac <pwm_initOutput+0x17c>)
 8000ce8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000cec:	605a      	str	r2, [r3, #4]
    TIM_TimeBaseStructure1.TIM_Prescaler = PrescalerValue; //PrescalerValue;
 8000cee:	4b2c      	ldr	r3, [pc, #176]	; (8000da0 <pwm_initOutput+0x170>)
 8000cf0:	881a      	ldrh	r2, [r3, #0]
 8000cf2:	4b2e      	ldr	r3, [pc, #184]	; (8000dac <pwm_initOutput+0x17c>)
 8000cf4:	801a      	strh	r2, [r3, #0]
    TIM_TimeBaseStructure1.TIM_ClockDivision = 0;
 8000cf6:	4b2d      	ldr	r3, [pc, #180]	; (8000dac <pwm_initOutput+0x17c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	811a      	strh	r2, [r3, #8]
    TIM_TimeBaseStructure1.TIM_CounterMode = TIM_CounterMode_Up;
 8000cfc:	4b2b      	ldr	r3, [pc, #172]	; (8000dac <pwm_initOutput+0x17c>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	805a      	strh	r2, [r3, #2]

   /* Inicializcia Timerov */
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8000d02:	4929      	ldr	r1, [pc, #164]	; (8000da8 <pwm_initOutput+0x178>)
 8000d04:	482a      	ldr	r0, [pc, #168]	; (8000db0 <pwm_initOutput+0x180>)
 8000d06:	f7ff fc9f 	bl	8000648 <TIM_TimeBaseInit>
	TIM_Cmd(TIM4, ENABLE);  //
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	4828      	ldr	r0, [pc, #160]	; (8000db0 <pwm_initOutput+0x180>)
 8000d0e:	f7ff fd0d 	bl	800072c <TIM_Cmd>

	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure1);
 8000d12:	4926      	ldr	r1, [pc, #152]	; (8000dac <pwm_initOutput+0x17c>)
 8000d14:	4827      	ldr	r0, [pc, #156]	; (8000db4 <pwm_initOutput+0x184>)
 8000d16:	f7ff fc97 	bl	8000648 <TIM_TimeBaseInit>
	TIM_Cmd(TIM3, ENABLE);
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	4825      	ldr	r0, [pc, #148]	; (8000db4 <pwm_initOutput+0x184>)
 8000d1e:	f7ff fd05 	bl	800072c <TIM_Cmd>

	/* PWM1 Mode configuration: Channel1 */

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000d22:	4b25      	ldr	r3, [pc, #148]	; (8000db8 <pwm_initOutput+0x188>)
 8000d24:	2260      	movs	r2, #96	; 0x60
 8000d26:	801a      	strh	r2, [r3, #0]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000d28:	4b23      	ldr	r3, [pc, #140]	; (8000db8 <pwm_initOutput+0x188>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	805a      	strh	r2, [r3, #2]
	TIM_OCInitStructure.TIM_Pulse = 0;//1000 - 1
 8000d2e:	4b22      	ldr	r3, [pc, #136]	; (8000db8 <pwm_initOutput+0x188>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	605a      	str	r2, [r3, #4]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000d34:	4b20      	ldr	r3, [pc, #128]	; (8000db8 <pwm_initOutput+0x188>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	811a      	strh	r2, [r3, #8]

	/*Nastavenie Chanelov */
	TIM_OC1Init(TIM4, &TIM_OCInitStructure); //
 8000d3a:	491f      	ldr	r1, [pc, #124]	; (8000db8 <pwm_initOutput+0x188>)
 8000d3c:	481c      	ldr	r0, [pc, #112]	; (8000db0 <pwm_initOutput+0x180>)
 8000d3e:	f7ff fd15 	bl	800076c <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000d42:	2108      	movs	r1, #8
 8000d44:	481a      	ldr	r0, [pc, #104]	; (8000db0 <pwm_initOutput+0x180>)
 8000d46:	f7ff fd97 	bl	8000878 <TIM_OC1PreloadConfig>

    TIM_OC1Init(TIM3, &TIM_OCInitStructure); //
 8000d4a:	491b      	ldr	r1, [pc, #108]	; (8000db8 <pwm_initOutput+0x188>)
 8000d4c:	4819      	ldr	r0, [pc, #100]	; (8000db4 <pwm_initOutput+0x184>)
 8000d4e:	f7ff fd0d 	bl	800076c <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8000d52:	2108      	movs	r1, #8
 8000d54:	4817      	ldr	r0, [pc, #92]	; (8000db4 <pwm_initOutput+0x184>)
 8000d56:	f7ff fd8f 	bl	8000878 <TIM_OC1PreloadConfig>

    TIM_OC2Init(TIM3, &TIM_OCInitStructure); //
 8000d5a:	4917      	ldr	r1, [pc, #92]	; (8000db8 <pwm_initOutput+0x188>)
 8000d5c:	4815      	ldr	r0, [pc, #84]	; (8000db4 <pwm_initOutput+0x184>)
 8000d5e:	f7ff fd47 	bl	80007f0 <TIM_OC2Init>
    TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8000d62:	2108      	movs	r1, #8
 8000d64:	4813      	ldr	r0, [pc, #76]	; (8000db4 <pwm_initOutput+0x184>)
 8000d66:	f7ff fda3 	bl	80008b0 <TIM_OC2PreloadConfig>


    TIM_ARRPreloadConfig(TIM4, ENABLE);
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	4810      	ldr	r0, [pc, #64]	; (8000db0 <pwm_initOutput+0x180>)
 8000d6e:	f7ff fcbd 	bl	80006ec <TIM_ARRPreloadConfig>
    TIM_ARRPreloadConfig(TIM3, ENABLE);
 8000d72:	2101      	movs	r1, #1
 8000d74:	480f      	ldr	r0, [pc, #60]	; (8000db4 <pwm_initOutput+0x184>)
 8000d76:	f7ff fcb9 	bl	80006ec <TIM_ARRPreloadConfig>

	/* TIM4 enable counter */
	TIM_Cmd(TIM4, ENABLE);
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	480c      	ldr	r0, [pc, #48]	; (8000db0 <pwm_initOutput+0x180>)
 8000d7e:	f7ff fcd5 	bl	800072c <TIM_Cmd>
	/* TIM5 enable counter */
	TIM_Cmd(TIM3, ENABLE);
 8000d82:	2101      	movs	r1, #1
 8000d84:	480b      	ldr	r0, [pc, #44]	; (8000db4 <pwm_initOutput+0x184>)
 8000d86:	f7ff fcd1 	bl	800072c <TIM_Cmd>
}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	20000070 	.word	0x20000070
 8000d94:	2000005c 	.word	0x2000005c
 8000d98:	40020400 	.word	0x40020400
 8000d9c:	40020000 	.word	0x40020000
 8000da0:	20000038 	.word	0x20000038
 8000da4:	2000003a 	.word	0x2000003a
 8000da8:	20000050 	.word	0x20000050
 8000dac:	20000044 	.word	0x20000044
 8000db0:	40000800 	.word	0x40000800
 8000db4:	40000400 	.word	0x40000400
 8000db8:	20000064 	.word	0x20000064

08000dbc <initUSART2>:

uint16_t value = 0;


void initUSART2(void)   /// usart 1
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b088      	sub	sp, #32
 8000dc0:	af00      	add	r7, sp, #0
  USART_InitTypeDef USART_InitStructure;
  NVIC_InitTypeDef NVIC_InitStructure;
  GPIO_InitTypeDef GPIO_InitStructure;

  /*Nastavenie hodn pre GPIOA  */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f7ff fc03 	bl	80005d0 <RCC_AHBPeriphClockCmd>
  /*Nastavienie hodn pre usart 2  */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000dca:	2101      	movs	r1, #1
 8000dcc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000dd0:	f7ff fc1c 	bl	800060c <RCC_APB1PeriphClockCmd>


    /* Nastavenie Pinov pre Usart pre odoslavanie a prmanie */
    GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8000dd4:	2207      	movs	r2, #7
 8000dd6:	2102      	movs	r1, #2
 8000dd8:	4824      	ldr	r0, [pc, #144]	; (8000e6c <initUSART2+0xb0>)
 8000dda:	f7ff fad7 	bl	800038c <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8000dde:	2207      	movs	r2, #7
 8000de0:	2103      	movs	r1, #3
 8000de2:	4822      	ldr	r0, [pc, #136]	; (8000e6c <initUSART2+0xb0>)
 8000de4:	f7ff fad2 	bl	800038c <GPIO_PinAFConfig>

    /*Inicializcia GPIO */
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000de8:	2302      	movs	r3, #2
 8000dea:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000dec:	2303      	movs	r3, #3
 8000dee:	727b      	strb	r3, [r7, #9]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000df0:	2300      	movs	r3, #0
 8000df2:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;   //  GPIO_Pin_10 | GPIO_Pin_9;
 8000df8:	230c      	movs	r3, #12
 8000dfa:	607b      	str	r3, [r7, #4]

    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	4619      	mov	r1, r3
 8000e00:	481a      	ldr	r0, [pc, #104]	; (8000e6c <initUSART2+0xb0>)
 8000e02:	f7ff fa2d 	bl	8000260 <GPIO_Init>

    //usart configuration
    USART_InitStructure.USART_BaudRate = 9600;
 8000e06:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000e0a:	613b      	str	r3, [r7, #16]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000e10:	2300      	movs	r3, #0
 8000e12:	82fb      	strh	r3, [r7, #22]
    USART_InitStructure.USART_Parity = USART_Parity_No;
 8000e14:	2300      	movs	r3, #0
 8000e16:	833b      	strh	r3, [r7, #24]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	83bb      	strh	r3, [r7, #28]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000e1c:	230c      	movs	r3, #12
 8000e1e:	837b      	strh	r3, [r7, #26]
    USART_Init(USART2, &USART_InitStructure);   // usart 1
 8000e20:	f107 0310 	add.w	r3, r7, #16
 8000e24:	4619      	mov	r1, r3
 8000e26:	4812      	ldr	r0, [pc, #72]	; (8000e70 <initUSART2+0xb4>)
 8000e28:	f7ff fd60 	bl	80008ec <USART_Init>


    //configuring interrupts

      NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 8000e2c:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000e30:	f7ff f9a4 	bl	800017c <NVIC_PriorityGroupConfig>


      NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8000e34:	2326      	movs	r3, #38	; 0x26
 8000e36:	733b      	strb	r3, [r7, #12]
      NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	737b      	strb	r3, [r7, #13]
      NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	73bb      	strb	r3, [r7, #14]
      NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000e40:	2301      	movs	r3, #1
 8000e42:	73fb      	strb	r3, [r7, #15]
      NVIC_Init(&NVIC_InitStructure);
 8000e44:	f107 030c 	add.w	r3, r7, #12
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff f9a9 	bl	80001a0 <NVIC_Init>
      //choosing which event should cause interrupt
      USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000e4e:	2201      	movs	r2, #1
 8000e50:	f240 5125 	movw	r1, #1317	; 0x525
 8000e54:	4806      	ldr	r0, [pc, #24]	; (8000e70 <initUSART2+0xb4>)
 8000e56:	f7ff fe2d 	bl	8000ab4 <USART_ITConfig>

      // Enable USART
      USART_Cmd(USART2, ENABLE);
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	4804      	ldr	r0, [pc, #16]	; (8000e70 <initUSART2+0xb4>)
 8000e5e:	f7ff fdf9 	bl	8000a54 <USART_Cmd>

}
 8000e62:	bf00      	nop
 8000e64:	3720      	adds	r7, #32
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40020000 	.word	0x40020000
 8000e70:	40004400 	.word	0x40004400

08000e74 <USART2_IRQHandler>:
/*
 *  V tejto funkcii rieime prijatie pola v ktorom mme zakodovan  o ak pohyb sa jedn a ak su jeho parametre pre jednotliv motory
 *
 */
void USART2_IRQHandler(void)  //USART1_IRQHandler
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
    uint16_t pom = 0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	80fb      	strh	r3, [r7, #6]

        if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8000e7e:	f240 5125 	movw	r1, #1317	; 0x525
 8000e82:	4819      	ldr	r0, [pc, #100]	; (8000ee8 <USART2_IRQHandler+0x74>)
 8000e84:	f7ff fe5e 	bl	8000b44 <USART_GetITStatus>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d028      	beq.n	8000ee0 <USART2_IRQHandler+0x6c>
        {
            if (pocetik == 0){          // tato podmienka spravi, ze v pripade ze sa posiela novy prikaz (to je vtedy ked je pocetik = 0)
 8000e8e:	4b17      	ldr	r3, [pc, #92]	; (8000eec <USART2_IRQHandler+0x78>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d102      	bne.n	8000e9c <USART2_IRQHandler+0x28>
                retazicek[0] = '\0';    // tak vyresetuj vysledny retazec
 8000e96:	4b16      	ldr	r3, [pc, #88]	; (8000ef0 <USART2_IRQHandler+0x7c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
            }

            USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 8000e9c:	f240 5125 	movw	r1, #1317	; 0x525
 8000ea0:	4811      	ldr	r0, [pc, #68]	; (8000ee8 <USART2_IRQHandler+0x74>)
 8000ea2:	f7ff fea9 	bl	8000bf8 <USART_ClearITPendingBit>
            char znacicek = USART_ReceiveData(USART2);
 8000ea6:	4810      	ldr	r0, [pc, #64]	; (8000ee8 <USART2_IRQHandler+0x74>)
 8000ea8:	f7ff fdf4 	bl	8000a94 <USART_ReceiveData>
 8000eac:	4603      	mov	r3, r0
 8000eae:	717b      	strb	r3, [r7, #5]

            retazicek[pocetik++] = znacicek;    // tu sa pridavaju znaky do vysledneho retazca
 8000eb0:	4b0e      	ldr	r3, [pc, #56]	; (8000eec <USART2_IRQHandler+0x78>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	1c5a      	adds	r2, r3, #1
 8000eb6:	490d      	ldr	r1, [pc, #52]	; (8000eec <USART2_IRQHandler+0x78>)
 8000eb8:	600a      	str	r2, [r1, #0]
 8000eba:	490d      	ldr	r1, [pc, #52]	; (8000ef0 <USART2_IRQHandler+0x7c>)
 8000ebc:	797a      	ldrb	r2, [r7, #5]
 8000ebe:	54ca      	strb	r2, [r1, r3]

            if(znacicek == '\n'){       // tato podmienka spravi, ze ak zachyti znak enter, tak resetne premennu pocetik - teda
 8000ec0:	797b      	ldrb	r3, [r7, #5]
 8000ec2:	2b0a      	cmp	r3, #10
 8000ec4:	d10c      	bne.n	8000ee0 <USART2_IRQHandler+0x6c>
                pocetik = 0;           // to je koniec prikazu a ked pride dalsi prikaz tak ho uz uklada nanovo
 8000ec6:	4b09      	ldr	r3, [pc, #36]	; (8000eec <USART2_IRQHandler+0x78>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
                if (gCallback1)
 8000ecc:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <USART2_IRQHandler+0x80>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d005      	beq.n	8000ee0 <USART2_IRQHandler+0x6c>
                 {
                    gCallback1(retazicek);
 8000ed4:	4b07      	ldr	r3, [pc, #28]	; (8000ef4 <USART2_IRQHandler+0x80>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a05      	ldr	r2, [pc, #20]	; (8000ef0 <USART2_IRQHandler+0x7c>)
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	4610      	mov	r0, r2
 8000ede:	4798      	blx	r3



        }

}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40004400 	.word	0x40004400
 8000eec:	20000040 	.word	0x20000040
 8000ef0:	200000f0 	.word	0x200000f0
 8000ef4:	2000003c 	.word	0x2000003c

08000ef8 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
  int i = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	607b      	str	r3, [r7, #4]
  */

  /* TODO - Add your application code here */


  initUSART2();
 8000f02:	f7ff ff5b 	bl	8000dbc <initUSART2>
  pwm_initOutput();
 8000f06:	f7ff fe93 	bl	8000c30 <pwm_initOutput>
	  	  }
*/

//	RegisterCallbackUART2(vykresli);

	i++;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	607b      	str	r3, [r7, #4]
  }
 8000f10:	e7fb      	b.n	8000f0a <main+0x12>
 8000f12:	bf00      	nop

08000f14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f4c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f18:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f1a:	e003      	b.n	8000f24 <LoopCopyDataInit>

08000f1c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	; (8000f50 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8000f1e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f20:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f22:	3104      	adds	r1, #4

08000f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f24:	480b      	ldr	r0, [pc, #44]	; (8000f54 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 8000f26:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8000f28:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f2a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f2c:	d3f6      	bcc.n	8000f1c <CopyDataInit>
  ldr r2, =_sbss
 8000f2e:	4a0b      	ldr	r2, [pc, #44]	; (8000f5c <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8000f30:	e002      	b.n	8000f38 <LoopFillZerobss>

08000f32 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f32:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000f34:	f842 3b04 	str.w	r3, [r2], #4

08000f38 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000f38:	4b09      	ldr	r3, [pc, #36]	; (8000f60 <LoopFillZerobss+0x28>)
  cmp r2, r3
 8000f3a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000f3c:	d3f9      	bcc.n	8000f32 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f3e:	f000 f841 	bl	8000fc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f42:	f000 f903 	bl	800114c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f46:	f7ff ffd7 	bl	8000ef8 <main>
  bx lr
 8000f4a:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f4c:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8000f50:	080011b8 	.word	0x080011b8
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f54:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000f58:	2000001c 	.word	0x2000001c
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8000f5c:	2000001c 	.word	0x2000001c
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8000f60:	20000114 	.word	0x20000114

08000f64 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f64:	e7fe      	b.n	8000f64 <ADC1_IRQHandler>
	...

08000f68 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr

08000f74 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000f78:	e7fe      	b.n	8000f78 <HardFault_Handler+0x4>
 8000f7a:	bf00      	nop

08000f7c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000f80:	e7fe      	b.n	8000f80 <MemManage_Handler+0x4>
 8000f82:	bf00      	nop

08000f84 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000f88:	e7fe      	b.n	8000f88 <BusFault_Handler+0x4>
 8000f8a:	bf00      	nop

08000f8c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000f90:	e7fe      	b.n	8000f90 <UsageFault_Handler+0x4>
 8000f92:	bf00      	nop

08000f94 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr

08000fa0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr

08000fac <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr

08000fb8 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr

08000fc4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000fc8:	4a15      	ldr	r2, [pc, #84]	; (8001020 <SystemInit+0x5c>)
 8000fca:	4b15      	ldr	r3, [pc, #84]	; (8001020 <SystemInit+0x5c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd2:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8000fd4:	4912      	ldr	r1, [pc, #72]	; (8001020 <SystemInit+0x5c>)
 8000fd6:	4b12      	ldr	r3, [pc, #72]	; (8001020 <SystemInit+0x5c>)
 8000fd8:	689a      	ldr	r2, [r3, #8]
 8000fda:	4b12      	ldr	r3, [pc, #72]	; (8001024 <SystemInit+0x60>)
 8000fdc:	4013      	ands	r3, r2
 8000fde:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000fe0:	4a0f      	ldr	r2, [pc, #60]	; (8001020 <SystemInit+0x5c>)
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	; (8001020 <SystemInit+0x5c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8000fea:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8000fee:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ff0:	4a0b      	ldr	r2, [pc, #44]	; (8001020 <SystemInit+0x5c>)
 8000ff2:	4b0b      	ldr	r3, [pc, #44]	; (8001020 <SystemInit+0x5c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ffa:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000ffc:	4a08      	ldr	r2, [pc, #32]	; (8001020 <SystemInit+0x5c>)
 8000ffe:	4b08      	ldr	r3, [pc, #32]	; (8001020 <SystemInit+0x5c>)
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001006:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <SystemInit+0x5c>)
 800100a:	2200      	movs	r2, #0
 800100c:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 800100e:	f000 f80d 	bl	800102c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001012:	4b05      	ldr	r3, [pc, #20]	; (8001028 <SystemInit+0x64>)
 8001014:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001018:	609a      	str	r2, [r3, #8]
#endif
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800
 8001024:	88ffc00c 	.word	0x88ffc00c
 8001028:	e000ed00 	.word	0xe000ed00

0800102c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001032:	2300      	movs	r3, #0
 8001034:	607b      	str	r3, [r7, #4]
 8001036:	2300      	movs	r3, #0
 8001038:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800103a:	4a41      	ldr	r2, [pc, #260]	; (8001140 <SetSysClock+0x114>)
 800103c:	4b40      	ldr	r3, [pc, #256]	; (8001140 <SetSysClock+0x114>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001044:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001046:	4b3e      	ldr	r3, [pc, #248]	; (8001140 <SetSysClock+0x114>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800104e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3301      	adds	r3, #1
 8001054:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d103      	bne.n	8001064 <SetSysClock+0x38>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001062:	d1f0      	bne.n	8001046 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001064:	4b36      	ldr	r3, [pc, #216]	; (8001140 <SetSysClock+0x114>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001070:	2301      	movs	r3, #1
 8001072:	603b      	str	r3, [r7, #0]
 8001074:	e001      	b.n	800107a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001076:	2300      	movs	r3, #0
 8001078:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	2b01      	cmp	r3, #1
 800107e:	d15a      	bne.n	8001136 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8001080:	4a30      	ldr	r2, [pc, #192]	; (8001144 <SetSysClock+0x118>)
 8001082:	4b30      	ldr	r3, [pc, #192]	; (8001144 <SetSysClock+0x118>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f043 0304 	orr.w	r3, r3, #4
 800108a:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 800108c:	4a2d      	ldr	r2, [pc, #180]	; (8001144 <SetSysClock+0x118>)
 800108e:	4b2d      	ldr	r3, [pc, #180]	; (8001144 <SetSysClock+0x118>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f043 0302 	orr.w	r3, r3, #2
 8001096:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8001098:	4a2a      	ldr	r2, [pc, #168]	; (8001144 <SetSysClock+0x118>)
 800109a:	4b2a      	ldr	r3, [pc, #168]	; (8001144 <SetSysClock+0x118>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f043 0301 	orr.w	r3, r3, #1
 80010a2:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80010a4:	4a26      	ldr	r2, [pc, #152]	; (8001140 <SetSysClock+0x114>)
 80010a6:	4b26      	ldr	r3, [pc, #152]	; (8001140 <SetSysClock+0x114>)
 80010a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ae:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 80010b0:	4b25      	ldr	r3, [pc, #148]	; (8001148 <SetSysClock+0x11c>)
 80010b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010b6:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 80010b8:	bf00      	nop
 80010ba:	4b23      	ldr	r3, [pc, #140]	; (8001148 <SetSysClock+0x11c>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f003 0310 	and.w	r3, r3, #16
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f9      	bne.n	80010ba <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80010c6:	4a1e      	ldr	r2, [pc, #120]	; (8001140 <SetSysClock+0x114>)
 80010c8:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <SetSysClock+0x114>)
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80010ce:	4a1c      	ldr	r2, [pc, #112]	; (8001140 <SetSysClock+0x114>)
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <SetSysClock+0x114>)
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 80010d6:	4a1a      	ldr	r2, [pc, #104]	; (8001140 <SetSysClock+0x114>)
 80010d8:	4b19      	ldr	r3, [pc, #100]	; (8001140 <SetSysClock+0x114>)
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 80010de:	4a18      	ldr	r2, [pc, #96]	; (8001140 <SetSysClock+0x114>)
 80010e0:	4b17      	ldr	r3, [pc, #92]	; (8001140 <SetSysClock+0x114>)
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80010e8:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 80010ea:	4a15      	ldr	r2, [pc, #84]	; (8001140 <SetSysClock+0x114>)
 80010ec:	4b14      	ldr	r3, [pc, #80]	; (8001140 <SetSysClock+0x114>)
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 80010f4:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80010f6:	4a12      	ldr	r2, [pc, #72]	; (8001140 <SetSysClock+0x114>)
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <SetSysClock+0x114>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001100:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001102:	bf00      	nop
 8001104:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <SetSysClock+0x114>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d0f9      	beq.n	8001104 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001110:	4a0b      	ldr	r2, [pc, #44]	; (8001140 <SetSysClock+0x114>)
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <SetSysClock+0x114>)
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	f023 0303 	bic.w	r3, r3, #3
 800111a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 800111c:	4a08      	ldr	r2, [pc, #32]	; (8001140 <SetSysClock+0x114>)
 800111e:	4b08      	ldr	r3, [pc, #32]	; (8001140 <SetSysClock+0x114>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	f043 0303 	orr.w	r3, r3, #3
 8001126:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001128:	bf00      	nop
 800112a:	4b05      	ldr	r3, [pc, #20]	; (8001140 <SetSysClock+0x114>)
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	f003 030c 	and.w	r3, r3, #12
 8001132:	2b0c      	cmp	r3, #12
 8001134:	d1f9      	bne.n	800112a <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr
 8001140:	40023800 	.word	0x40023800
 8001144:	40023c00 	.word	0x40023c00
 8001148:	40007000 	.word	0x40007000

0800114c <__libc_init_array>:
 800114c:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <__libc_init_array+0x3c>)
 800114e:	b570      	push	{r4, r5, r6, lr}
 8001150:	461e      	mov	r6, r3
 8001152:	4c0e      	ldr	r4, [pc, #56]	; (800118c <__libc_init_array+0x40>)
 8001154:	2500      	movs	r5, #0
 8001156:	1ae4      	subs	r4, r4, r3
 8001158:	10a4      	asrs	r4, r4, #2
 800115a:	42a5      	cmp	r5, r4
 800115c:	d004      	beq.n	8001168 <__libc_init_array+0x1c>
 800115e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001162:	4798      	blx	r3
 8001164:	3501      	adds	r5, #1
 8001166:	e7f8      	b.n	800115a <__libc_init_array+0xe>
 8001168:	f000 f816 	bl	8001198 <_init>
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <__libc_init_array+0x44>)
 800116e:	4c09      	ldr	r4, [pc, #36]	; (8001194 <__libc_init_array+0x48>)
 8001170:	461e      	mov	r6, r3
 8001172:	1ae4      	subs	r4, r4, r3
 8001174:	10a4      	asrs	r4, r4, #2
 8001176:	2500      	movs	r5, #0
 8001178:	42a5      	cmp	r5, r4
 800117a:	d004      	beq.n	8001186 <__libc_init_array+0x3a>
 800117c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001180:	4798      	blx	r3
 8001182:	3501      	adds	r5, #1
 8001184:	e7f8      	b.n	8001178 <__libc_init_array+0x2c>
 8001186:	bd70      	pop	{r4, r5, r6, pc}
 8001188:	080011b0 	.word	0x080011b0
 800118c:	080011b0 	.word	0x080011b0
 8001190:	080011b0 	.word	0x080011b0
 8001194:	080011b4 	.word	0x080011b4

08001198 <_init>:
 8001198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800119a:	bf00      	nop
 800119c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800119e:	bc08      	pop	{r3}
 80011a0:	469e      	mov	lr, r3
 80011a2:	4770      	bx	lr

080011a4 <_fini>:
 80011a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011a6:	bf00      	nop
 80011a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011aa:	bc08      	pop	{r3}
 80011ac:	469e      	mov	lr, r3
 80011ae:	4770      	bx	lr
