
1-blink.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d302 	mov	sp, #134217728	; 0x8000000
    8004:	eb000005 	bl	8020 <notmain>

00008008 <hang>:
    8008:	eafffffe 	b	8008 <hang>

0000800c <PUT32>:
    800c:	e5801000 	str	r1, [r0]
    8010:	e12fff1e 	bx	lr

00008014 <GET32>:
    8014:	e5900000 	ldr	r0, [r0]
    8018:	e12fff1e 	bx	lr

0000801c <nop>:
    801c:	e12fff1e 	bx	lr

00008020 <notmain>:
    8020:	e92d4070 	push	{r4, r5, r6, lr}
    8024:	e3a00014 	mov	r0, #20
    8028:	eb00000e 	bl	8068 <gpio_set_output>
    802c:	e3a0400a 	mov	r4, #10
    8030:	e3a06014 	mov	r6, #20
    8034:	e59f5028 	ldr	r5, [pc, #40]	; 8064 <notmain+0x44>
    8038:	e1a00006 	mov	r0, r6
    803c:	eb000020 	bl	80c4 <gpio_set_on>
    8040:	e1a00005 	mov	r0, r5
    8044:	eb000090 	bl	828c <delay_cycles>
    8048:	e1a00006 	mov	r0, r6
    804c:	eb000025 	bl	80e8 <gpio_set_off>
    8050:	e1a00005 	mov	r0, r5
    8054:	eb00008c 	bl	828c <delay_cycles>
    8058:	e2544001 	subs	r4, r4, #1
    805c:	1afffff5 	bne	8038 <notmain+0x18>
    8060:	e8bd8070 	pop	{r4, r5, r6, pc}
    8064:	000186a0 	andeq	r8, r1, r0, lsr #13

00008068 <gpio_set_output>:
    8068:	e350001f 	cmp	r0, #31
    806c:	812fff1e 	bxhi	lr
    8070:	e92d4070 	push	{r4, r5, r6, lr}
    8074:	e1a04000 	mov	r4, r0
    8078:	e59f5040 	ldr	r5, [pc, #64]	; 80c0 <gpio_set_output+0x58>
    807c:	e0853095 	umull	r3, r5, r5, r0
    8080:	e1a051a5 	lsr	r5, r5, #3
    8084:	e2850302 	add	r0, r5, #134217728	; 0x8000000
    8088:	e2800702 	add	r0, r0, #524288	; 0x80000
    808c:	e1a06100 	lsl	r6, r0, #2
    8090:	e1a00006 	mov	r0, r6
    8094:	ebffffde 	bl	8014 <GET32>
    8098:	e0855105 	add	r5, r5, r5, lsl #2
    809c:	e0444085 	sub	r4, r4, r5, lsl #1
    80a0:	e0844084 	add	r4, r4, r4, lsl #1
    80a4:	e3a01007 	mov	r1, #7
    80a8:	e1c00411 	bic	r0, r0, r1, lsl r4
    80ac:	e3a01001 	mov	r1, #1
    80b0:	e1801411 	orr	r1, r0, r1, lsl r4
    80b4:	e1a00006 	mov	r0, r6
    80b8:	ebffffd3 	bl	800c <PUT32>
    80bc:	e8bd8070 	pop	{r4, r5, r6, pc}
    80c0:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

000080c4 <gpio_set_on>:
    80c4:	e350001f 	cmp	r0, #31
    80c8:	812fff1e 	bxhi	lr
    80cc:	e92d4010 	push	{r4, lr}
    80d0:	e3a01001 	mov	r1, #1
    80d4:	e1a01011 	lsl	r1, r1, r0
    80d8:	e59f0004 	ldr	r0, [pc, #4]	; 80e4 <gpio_set_on+0x20>
    80dc:	ebffffca 	bl	800c <PUT32>
    80e0:	e8bd8010 	pop	{r4, pc}
    80e4:	2020001c 	eorcs	r0, r0, ip, lsl r0

000080e8 <gpio_set_off>:
    80e8:	e350001f 	cmp	r0, #31
    80ec:	812fff1e 	bxhi	lr
    80f0:	e92d4010 	push	{r4, lr}
    80f4:	e3a01001 	mov	r1, #1
    80f8:	e1a01011 	lsl	r1, r1, r0
    80fc:	e59f0004 	ldr	r0, [pc, #4]	; 8108 <gpio_set_off+0x20>
    8100:	ebffffc1 	bl	800c <PUT32>
    8104:	e8bd8010 	pop	{r4, pc}
    8108:	20200028 	eorcs	r0, r0, r8, lsr #32

0000810c <gpio_write>:
    810c:	e92d4010 	push	{r4, lr}
    8110:	e3510000 	cmp	r1, #0
    8114:	0a000001 	beq	8120 <gpio_write+0x14>
    8118:	ebffffe9 	bl	80c4 <gpio_set_on>
    811c:	e8bd8010 	pop	{r4, pc}
    8120:	ebfffff0 	bl	80e8 <gpio_set_off>
    8124:	e8bd8010 	pop	{r4, pc}

00008128 <gpio_set_input>:
    8128:	e92d4070 	push	{r4, r5, r6, lr}
    812c:	e1a04000 	mov	r4, r0
    8130:	e59f5038 	ldr	r5, [pc, #56]	; 8170 <gpio_set_input+0x48>
    8134:	e0853095 	umull	r3, r5, r5, r0
    8138:	e1a051a5 	lsr	r5, r5, #3
    813c:	e2850302 	add	r0, r5, #134217728	; 0x8000000
    8140:	e2800702 	add	r0, r0, #524288	; 0x80000
    8144:	e1a06100 	lsl	r6, r0, #2
    8148:	e1a00006 	mov	r0, r6
    814c:	ebffffb0 	bl	8014 <GET32>
    8150:	e0855105 	add	r5, r5, r5, lsl #2
    8154:	e0444085 	sub	r4, r4, r5, lsl #1
    8158:	e0844084 	add	r4, r4, r4, lsl #1
    815c:	e3a01007 	mov	r1, #7
    8160:	e1c01411 	bic	r1, r0, r1, lsl r4
    8164:	e1a00006 	mov	r0, r6
    8168:	ebffffa7 	bl	800c <PUT32>
    816c:	e8bd8070 	pop	{r4, r5, r6, pc}
    8170:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00008174 <gpio_read>:
    8174:	e92d4010 	push	{r4, lr}
    8178:	e1a04000 	mov	r4, r0
    817c:	e59f0014 	ldr	r0, [pc, #20]	; 8198 <gpio_read+0x24>
    8180:	ebffffa3 	bl	8014 <GET32>
    8184:	e3a03001 	mov	r3, #1
    8188:	e0103413 	ands	r3, r0, r3, lsl r4
    818c:	13a00001 	movne	r0, #1
    8190:	03a00000 	moveq	r0, #0
    8194:	e8bd8010 	pop	{r4, pc}
    8198:	20200034 	eorcs	r0, r0, r4, lsr r0

0000819c <gpio_set_pullup>:
    819c:	e92d4070 	push	{r4, r5, r6, lr}
    81a0:	e1a04000 	mov	r4, r0
    81a4:	e3a01002 	mov	r1, #2
    81a8:	e59f0034 	ldr	r0, [pc, #52]	; 81e4 <gpio_set_pullup+0x48>
    81ac:	ebffff96 	bl	800c <PUT32>
    81b0:	e3a00096 	mov	r0, #150	; 0x96
    81b4:	eb000034 	bl	828c <delay_cycles>
    81b8:	e59f5028 	ldr	r5, [pc, #40]	; 81e8 <gpio_set_pullup+0x4c>
    81bc:	e3a01001 	mov	r1, #1
    81c0:	e1a01411 	lsl	r1, r1, r4
    81c4:	e1a00005 	mov	r0, r5
    81c8:	ebffff8f 	bl	800c <PUT32>
    81cc:	e3a00096 	mov	r0, #150	; 0x96
    81d0:	eb00002d 	bl	828c <delay_cycles>
    81d4:	e3a01000 	mov	r1, #0
    81d8:	e1a00005 	mov	r0, r5
    81dc:	ebffff8a 	bl	800c <PUT32>
    81e0:	e8bd8070 	pop	{r4, r5, r6, pc}
    81e4:	20200094 	mlacs	r0, r4, r0, r0
    81e8:	20200098 	mlacs	r0, r8, r0, r0

000081ec <gpio_set_pulldown>:
    81ec:	e92d4070 	push	{r4, r5, r6, lr}
    81f0:	e1a04000 	mov	r4, r0
    81f4:	e3a01001 	mov	r1, #1
    81f8:	e59f0034 	ldr	r0, [pc, #52]	; 8234 <gpio_set_pulldown+0x48>
    81fc:	ebffff82 	bl	800c <PUT32>
    8200:	e3a00096 	mov	r0, #150	; 0x96
    8204:	eb000020 	bl	828c <delay_cycles>
    8208:	e59f5028 	ldr	r5, [pc, #40]	; 8238 <gpio_set_pulldown+0x4c>
    820c:	e3a01001 	mov	r1, #1
    8210:	e1a01411 	lsl	r1, r1, r4
    8214:	e1a00005 	mov	r0, r5
    8218:	ebffff7b 	bl	800c <PUT32>
    821c:	e3a00096 	mov	r0, #150	; 0x96
    8220:	eb000019 	bl	828c <delay_cycles>
    8224:	e3a01000 	mov	r1, #0
    8228:	e1a00005 	mov	r0, r5
    822c:	ebffff76 	bl	800c <PUT32>
    8230:	e8bd8070 	pop	{r4, r5, r6, pc}
    8234:	20200094 	mlacs	r0, r4, r0, r0
    8238:	20200098 	mlacs	r0, r8, r0, r0

0000823c <gpio_pud_off>:
    823c:	e92d4070 	push	{r4, r5, r6, lr}
    8240:	e1a04000 	mov	r4, r0
    8244:	e3a01000 	mov	r1, #0
    8248:	e59f0034 	ldr	r0, [pc, #52]	; 8284 <gpio_pud_off+0x48>
    824c:	ebffff6e 	bl	800c <PUT32>
    8250:	e3a00096 	mov	r0, #150	; 0x96
    8254:	eb00000c 	bl	828c <delay_cycles>
    8258:	e59f5028 	ldr	r5, [pc, #40]	; 8288 <gpio_pud_off+0x4c>
    825c:	e3a01001 	mov	r1, #1
    8260:	e1a01411 	lsl	r1, r1, r4
    8264:	e1a00005 	mov	r0, r5
    8268:	ebffff67 	bl	800c <PUT32>
    826c:	e3a00096 	mov	r0, #150	; 0x96
    8270:	eb000005 	bl	828c <delay_cycles>
    8274:	e3a01000 	mov	r1, #0
    8278:	e1a00005 	mov	r0, r5
    827c:	ebffff62 	bl	800c <PUT32>
    8280:	e8bd8070 	pop	{r4, r5, r6, pc}
    8284:	20200094 	mlacs	r0, r4, r0, r0
    8288:	20200098 	mlacs	r0, r8, r0, r0

0000828c <delay_cycles>:
    828c:	e92d4010 	push	{r4, lr}
    8290:	e2404001 	sub	r4, r0, #1
    8294:	e3500000 	cmp	r0, #0
    8298:	08bd8010 	popeq	{r4, pc}
    829c:	ebffff5e 	bl	801c <nop>
    82a0:	e2444001 	sub	r4, r4, #1
    82a4:	e3740001 	cmn	r4, #1
    82a8:	1afffffb 	bne	829c <delay_cycles+0x10>
    82ac:	e8bd8010 	pop	{r4, pc}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4b5a3605 	blmi	168d82c <delay_cycles+0x16855a0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <delay_cycles+0x10c8a98>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	72412055 	subvc	r2, r1, #85	; 0x55
   c:	6d45206d 	stclvs	0, cr2, [r5, #-436]	; 0xfffffe4c
  10:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
  14:	54206465 	strtpl	r6, [r0], #-1125	; 0xfffffb9b
  18:	636c6f6f 	cmnvs	ip, #444	; 0x1bc
  1c:	6e696168 	powvsez	f6, f1, #0.0
  20:	2e303120 	rsfcssp	f3, f0, f0
  24:	30322d33 	eorscc	r2, r2, r3, lsr sp
  28:	312e3132 			; <UNDEFINED> instruction: 0x312e3132
  2c:	31202930 			; <UNDEFINED> instruction: 0x31202930
  30:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  34:	30322031 	eorscc	r2, r2, r1, lsr r0
  38:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
  3c:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
  40:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  44:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
	...
