<<<<<<< HEAD
Active-HDL 9.1.2353.4205  2015-12-19 14:30:19
=======
Active-HDL 9.1.2353.4205  2015-12-18 10:52:41
>>>>>>> 0674eb9efa7b0d767a46b09b32e153904d772419

Elaboration top modules:
Verilog Module                full_adder


----------------------------------------------------------------------------------------------
Verilog Module          | Library     | Info | Compiler Version         | Compilation Options
----------------------------------------------------------------------------------------------
full_adder              | singlecycle |      | 9.1.2353.4205  (Windows) | -l SingleCycle -O2
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
Library                 | Comment
----------------------------------------------------------------------------------------------
singlecycle             | None
----------------------------------------------------------------------------------------------
<<<<<<< HEAD


Simulation Options: asim -O5 +access +w_nets +accb +accr +access +r +access +r+w full_adder

=======
>>>>>>> 0674eb9efa7b0d767a46b09b32e153904d772419
