<module name="PRU_ICSS_0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRUSS_REVID" acronym="PRUSS_REVID" offset="0x0" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x47000A02" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_GPCFG0" acronym="PRUSS_GPCFG0" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PR1_PRU0_GP_MUX_SEL" width="4" begin="29" end="26" resetval="0x0" description="Controls the PRU-ICSS wrap mux selection." range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPO_SH_SEL" width="1" begin="25" end="25" resetval="0x0" description="Defines which shadow register is currently getting used for GPO shifting." range="" rwaccess="R"/>
    <bitfield id="PRU0_GPO_DIV1" width="5" begin="24" end="20" resetval="0x0" description="Divisor value (divide by PRU0_GPO_DIV1 + 1)." range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPO_DIV0" width="5" begin="19" end="15" resetval="0x0" description="Divisor value (divide by PRU0_GPO_DIV0 + 1)." range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPO_MODE" width="1" begin="14" end="14" resetval="0x0" description="PRU GPO (R30) modes:" range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_SB" width="1" begin="13" end="13" resetval="0x0" description="Start Bit event for 28-bit shift mode." range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_DIV1" width="5" begin="12" end="8" resetval="0x0" description="Divisor value (divide by PRU0_GPI_DIV1 + 1)." range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_DIV0" width="5" begin="7" end="3" resetval="0x0" description="Divisor value (divide by PRU0_GPI_DIV0 + 1)." range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_CLK_MODE" width="1" begin="2" end="2" resetval="0x0" description="Parallel 16-bit capture mode clock edge." range="" rwaccess="RW"/>
    <bitfield id="PRU0_GPI_MODE" width="2" begin="1" end="0" resetval="0x0" description="PRU GPI (R31) modes:" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_GPCFG1" acronym="PRUSS_GPCFG1" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PR1_PRU1_GP_MUX_SEL" width="4" begin="29" end="26" resetval="0x0" description="Controls the PRU-ICSS wrap mux selection." range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPO_SH_SEL" width="1" begin="25" end="25" resetval="0x0" description="Defines which shadow register is currently getting used for GPO shifting." range="" rwaccess="R"/>
    <bitfield id="PRU1_GPO_DIV1" width="5" begin="24" end="20" resetval="0x0" description="Divisor value (divide by PRU1_GPO_DIV1 + 1)." range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPO_DIV0" width="5" begin="19" end="15" resetval="0x0" description="Divisor value (divide by PRU1_GPO_DIV0 + 1)." range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPO_MODE" width="1" begin="14" end="14" resetval="0x0" description="PRU GPO (R30) modes:" range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_SB" width="1" begin="13" end="13" resetval="0x0" description="28-bit shift mode Start Bit event." range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_DIV1" width="5" begin="12" end="8" resetval="0x0" description="Divisor value (divide by PRU1_GPI_DIV1 + 1)." range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_DIV0" width="5" begin="7" end="3" resetval="0x0" description="Divisor value (divide by PRU1_GPI_DIV0 + 1)." range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_CLK_MODE" width="1" begin="2" end="2" resetval="0x0" description="Parallel 16-bit capture mode clock edge." range="" rwaccess="RW"/>
    <bitfield id="PRU1_GPI_MODE" width="2" begin="1" end="0" resetval="0x0" description="PRU GPI (R31) modes:" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_CGR" acronym="PRUSS_CGR" offset="0x10" width="32" description="">
    <bitfield id="ICSS_STOP_ACK" width="1" begin="31" end="31" resetval="0x0" description="Acknowledgement that ICSS clock can be stopped." range="" rwaccess="RW"/>
    <bitfield id="ICSS_STOP_REQ" width="1" begin="30" end="30" resetval="0x0" description="ICSS request to stop clock." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="29" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IEP_CLK_EN" width="1" begin="17" end="17" resetval="0x1" description="IEP clock enable." range="" rwaccess="RW"/>
    <bitfield id="IEP_CLK_STOP_ACK" width="1" begin="16" end="16" resetval="0x0" description="Acknowledgement that IEP clock can be stopped." range="" rwaccess="R"/>
    <bitfield id="IEP_CLK_STOP_REQ" width="1" begin="15" end="15" resetval="0x0" description="IEP request to stop clock." range="" rwaccess="RW"/>
    <bitfield id="ECAP_CLK_EN" width="1" begin="14" end="14" resetval="0x1" description="ECAP clock enable." range="" rwaccess="RW"/>
    <bitfield id="ECAP_CLK_STOP_ACK" width="1" begin="13" end="13" resetval="0x0" description="Acknowledgement that ECAP clock can be stopped." range="" rwaccess="R"/>
    <bitfield id="ECAP_CLK_STOP_REQ" width="1" begin="12" end="12" resetval="0x0" description="ECAP request to stop clock." range="" rwaccess="RW"/>
    <bitfield id="UART_CLK_EN" width="1" begin="11" end="11" resetval="0x1" description="UART clock enable." range="" rwaccess="RW"/>
    <bitfield id="UART_CLK_STOP_ACK" width="1" begin="10" end="10" resetval="0x0" description="Acknowledgement that UART clock can be stopped." range="" rwaccess="R"/>
    <bitfield id="UART_CLK_STOP_REQ" width="1" begin="9" end="9" resetval="0x0" description="UART request to stop clock." range="" rwaccess="RW"/>
    <bitfield id="PRUSS_INTC_CLK_EN" width="1" begin="8" end="8" resetval="0x1" description="PRUSS_INTC clock enable." range="" rwaccess="RW"/>
    <bitfield id="PRUSS_INTC_CLK_STOP_ACK" width="1" begin="7" end="7" resetval="0x0" description="Acknowledgement that PRUSS_INTC clock can be stopped." range="" rwaccess="R"/>
    <bitfield id="PRUSS_INTC_CLK_STOP_REQ" width="1" begin="6" end="6" resetval="0x0" description="PRUSS_INTC request to stop clock." range="" rwaccess="RW"/>
    <bitfield id="PRU1_CLK_EN" width="1" begin="5" end="5" resetval="0x1" description="PRU1 clock enable." range="" rwaccess="RW"/>
    <bitfield id="PRU1_CLK_STOP_ACK" width="1" begin="4" end="4" resetval="0x0" description="Acknowledgement that PRU1 clock can be stopped." range="" rwaccess="R"/>
    <bitfield id="PRU1_CLK_STOP_REQ" width="1" begin="3" end="3" resetval="0x0" description="PRU1 request to stop clock." range="" rwaccess="RW"/>
    <bitfield id="PRU0_CLK_EN" width="1" begin="2" end="2" resetval="0x1" description="PRU0 clock enable." range="" rwaccess="RW"/>
    <bitfield id="PRU0_CLK_STOP_ACK" width="1" begin="1" end="1" resetval="0x0" description="Acknowledgement that PRU0 clock can be stopped." range="" rwaccess="R"/>
    <bitfield id="PRU0_CLK_STOP_REQ" width="1" begin="0" end="0" resetval="0x0" description="PRU0 request to stop clock." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_PMAO" acronym="PRUSS_PMAO" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PMAO_PRU1" width="1" begin="1" end="1" resetval="0x0" description="PRU1 Master Port Address Offset Enable." range="" rwaccess="RW"/>
    <bitfield id="PMAO_PRU0" width="1" begin="0" end="0" resetval="0x0" description="PRU0 Master Port Address Offset Enable." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT" acronym="PRUSS_MII_RT" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MII_RT_EVENT_EN" width="1" begin="0" end="0" resetval="0x1" description="Enables the MII_RT Events to the PRU-ICSS_INTC." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_IEPCLK" acronym="PRUSS_IEPCLK" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OCP_EN" width="1" begin="0" end="0" resetval="0x0" description="IEP clock source." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_SPP" acronym="PRUSS_SPP" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XFR_SHIFT_EN" width="1" begin="1" end="1" resetval="0x0" description="Enables XIN XOUT shift functionality. When enabled, R0[4-0] (internal to PRU) defines the 32-bit offset for XIN and XOUT operations with the scratch pad." range="" rwaccess="RW"/>
    <bitfield id="PRU1_PAD_HP_EN" width="1" begin="0" end="0" resetval="0x0" description="Defines which PRU wins write cycle arbitration to a common scratch pad bank. The PRU which has higher priority will always perform the write cycle with no wait states. The lower PRU will get stalled wait states until higher PRU is not performing write cycles. If the lower priority PRU writes to the same byte has the higher priority PRU, then the lower priority PRU will over write the bytes." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_PIN_MX" acronym="PRUSS_PIN_MX" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved. Always write 0." range="" rwaccess="R"/>
    <bitfield id="PWM3_REMAP_EN" width="2" begin="11" end="10" resetval="0x0" description="Remaps the eHRPWM3_SYNCI to a PRU-ICSS Host Interrupt. This bit field is only controlled by PRU-ICSS_0. If enabled, PRU-ICSS Host Interrupt 7 controls eHRPWM3_SYNCI. See for more details about eHRPWM3_SYNCI signal. 0h: Disabled 1h: PRU-ICSS_0 Host Interrupt 7 controls eHRPWM3_SYNCI 2h: PRU-ICSS_1 Host Interrupt 7 controls eHRPWM3_SYNCI 3h: Reserved" range="" rwaccess="RW"/>
    <bitfield id="PWM0_REMAP_EN" width="2" begin="9" end="8" resetval="0x0" description="Remaps the eHRPWM0_SYNCI to a PRU-ICSS Host Interrupt. This bit field is only controlled by PRU-ICSS_0. If enabled, PRU-ICSS Host Interrupt 6 controls eHRPWM0_SYNCI. See for more details about eHRPWM0_SYNCI signal. 0h: Disabled 1h: PRU-ICSS_0 Host Interrupt 6 controls eHRPWM0_SYNCI 2h: PRU-ICSS_1 Host Interrupt 6 controls eHRPWM0_SYNCI 3h: Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
  </register>
</module>
