//Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
//Date        : Wed Mar 27 12:36:25 2024
//Host        : DESKTOP-40PU04J running 64-bit major release  (build 9200)
//Command     : generate_target system.bd
//Design      : system
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module AWGN_imp_NXZTWK
   (clk_i,
    output_o,
    reset);
  input clk_i;
  output [36:0]output_o;
  input reset;

  wire [31:0]ROM_fValues_0_readOut_0;
  wire [31:0]ROM_fValues_0_readOut_1;
  wire [31:0]ROM_fValues_0_readOut_2;
  wire [31:0]ROM_fValues_0_readOut_3;
  wire [31:0]ROM_gValues_0_readOut_0;
  wire [31:0]ROM_gValues_0_readOut_1;
  wire [31:0]ROM_gValues_0_readOut_2;
  wire [31:0]ROM_gValues_0_readOut_3;
  wire [6:0]addressSelector_1_address_o;
  wire [0:7]addressSelector_1_randomNumber;
  wire addressSelector_1_randomNumber1;
  wire [6:0]addressSelector_2_address_o;
  wire [0:7]addressSelector_2_randomNumber;
  wire addressSelector_2_randomNumber1;
  wire [6:0]addressSelector_3_address_o;
  wire [0:7]addressSelector_3_randomNumber;
  wire addressSelector_3_randomNumber1;
  wire [6:0]addressSelector_address_o;
  wire [0:7]addressSelector_randomNumber;
  wire addressSelector_randomNumber1;
  wire [36:0]boxMullerAdder_0_output_o;
  wire [31:0]boxMullerMultiplier_0_output_o;
  wire [31:0]boxMullerMultiplier_1_output_o;
  wire [31:0]boxMullerMultiplier_2_output_o;
  wire [31:0]boxMullerMultiplier_3_output_o;
  wire clk_i_1;
  wire xlconstant_1_dout;

  assign clk_i_1 = clk_i;
  assign output_o[36:0] = boxMullerAdder_0_output_o;
  assign xlconstant_1_dout = reset;
  system_ROM_fValues_0_4 ROM_fValues_0
       (.address_0(addressSelector_address_o),
        .address_1(addressSelector_1_address_o),
        .address_2(addressSelector_2_address_o),
        .address_3(addressSelector_3_address_o),
        .clk_i(clk_i_1),
        .readOut_0(ROM_fValues_0_readOut_0),
        .readOut_1(ROM_fValues_0_readOut_1),
        .readOut_2(ROM_fValues_0_readOut_2),
        .readOut_3(ROM_fValues_0_readOut_3));
  system_ROM_gValues_0_4 ROM_gValues_0
       (.address_0({addressSelector_randomNumber[0],addressSelector_randomNumber[1],addressSelector_randomNumber[2],addressSelector_randomNumber[3],addressSelector_randomNumber[4],addressSelector_randomNumber[5],addressSelector_randomNumber[6],addressSelector_randomNumber[7]}),
        .address_1({addressSelector_1_randomNumber[0],addressSelector_1_randomNumber[1],addressSelector_1_randomNumber[2],addressSelector_1_randomNumber[3],addressSelector_1_randomNumber[4],addressSelector_1_randomNumber[5],addressSelector_1_randomNumber[6],addressSelector_1_randomNumber[7]}),
        .address_2({addressSelector_2_randomNumber[0],addressSelector_2_randomNumber[1],addressSelector_2_randomNumber[2],addressSelector_2_randomNumber[3],addressSelector_2_randomNumber[4],addressSelector_2_randomNumber[5],addressSelector_2_randomNumber[6],addressSelector_2_randomNumber[7]}),
        .address_3({addressSelector_3_randomNumber[0],addressSelector_3_randomNumber[1],addressSelector_3_randomNumber[2],addressSelector_3_randomNumber[3],addressSelector_3_randomNumber[4],addressSelector_3_randomNumber[5],addressSelector_3_randomNumber[6],addressSelector_3_randomNumber[7]}),
        .clk_i(clk_i_1),
        .readOut_0(ROM_gValues_0_readOut_0),
        .readOut_1(ROM_gValues_0_readOut_1),
        .readOut_2(ROM_gValues_0_readOut_2),
        .readOut_3(ROM_gValues_0_readOut_3));
  addressSelector_imp_ZGXW1Y addressSelector
       (.address_o(addressSelector_address_o),
        .clk_i(clk_i_1),
        .randomNumber(addressSelector_randomNumber),
        .randomNumber1(addressSelector_randomNumber1),
        .reset(xlconstant_1_dout));
  addressSelector_1_imp_1FCUQ2U addressSelector_1
       (.address_o(addressSelector_1_address_o),
        .clk_i(clk_i_1),
        .randomNumber(addressSelector_1_randomNumber),
        .randomNumber1(addressSelector_1_randomNumber1),
        .reset(xlconstant_1_dout));
  addressSelector_2_imp_11ZTYXN addressSelector_2
       (.address_o(addressSelector_2_address_o),
        .clk_i(clk_i_1),
        .randomNumber(addressSelector_2_randomNumber),
        .randomNumber1(addressSelector_2_randomNumber1),
        .reset(xlconstant_1_dout));
  addressSelector_3_imp_CWQZLB addressSelector_3
       (.address_o(addressSelector_3_address_o),
        .clk_i(clk_i_1),
        .randomNumber(addressSelector_3_randomNumber),
        .randomNumber1(addressSelector_3_randomNumber1),
        .reset(xlconstant_1_dout));
  system_boxMullerAdder_0_1 boxMullerAdder_0
       (.clk_i(clk_i_1),
        .input_0(boxMullerMultiplier_0_output_o),
        .input_1(boxMullerMultiplier_2_output_o),
        .input_2(boxMullerMultiplier_1_output_o),
        .input_3(boxMullerMultiplier_3_output_o),
        .output_o(boxMullerAdder_0_output_o));
  system_boxMullerMultiplier_0_4 boxMullerMultiplier_0
       (.clk_i(clk_i_1),
        .fValue(ROM_fValues_0_readOut_0),
        .gValue(ROM_gValues_0_readOut_0),
        .output_o(boxMullerMultiplier_0_output_o),
        .sign(addressSelector_randomNumber1));
  system_boxMullerMultiplier_0_5 boxMullerMultiplier_1
       (.clk_i(clk_i_1),
        .fValue(ROM_fValues_0_readOut_1),
        .gValue(ROM_gValues_0_readOut_1),
        .output_o(boxMullerMultiplier_1_output_o),
        .sign(addressSelector_1_randomNumber1));
  system_boxMullerMultiplier_1_0 boxMullerMultiplier_2
       (.clk_i(clk_i_1),
        .fValue(ROM_fValues_0_readOut_2),
        .gValue(ROM_gValues_0_readOut_2),
        .output_o(boxMullerMultiplier_2_output_o),
        .sign(addressSelector_2_randomNumber1));
  system_boxMullerMultiplier_2_0 boxMullerMultiplier_3
       (.clk_i(clk_i_1),
        .fValue(ROM_fValues_0_readOut_3),
        .gValue(ROM_gValues_0_readOut_3),
        .output_o(boxMullerMultiplier_3_output_o),
        .sign(addressSelector_3_randomNumber1));
endmodule

module DataAcquisition_imp_11FS564
   (M_AXIS_PORT1_tdata,
    M_AXIS_PORT1_tvalid,
    adc_clk,
    adc_clk_n_i,
    adc_clk_p_i,
    adc_csn_o,
    adc_dat_a_i,
    adc_dat_b_i);
  output M_AXIS_PORT1_tdata;
  output M_AXIS_PORT1_tvalid;
  output adc_clk;
  input adc_clk_n_i;
  input adc_clk_p_i;
  output adc_csn_o;
  input [13:0]adc_dat_a_i;
  input [13:0]adc_dat_b_i;

  wire adc_clk_n_i_1;
  wire adc_clk_p_i_1;
  wire [13:0]adc_dat_a_i_1;
  wire [13:0]adc_dat_b_i_1;
  wire [31:0]axis_red_pitaya_adc_0_M_AXIS_TDATA;
  wire axis_red_pitaya_adc_0_M_AXIS_TVALID;
  wire axis_red_pitaya_adc_0_adc_clk;
  wire axis_red_pitaya_adc_0_adc_csn;
  wire [31:0]signal_split_0_M_AXIS_PORT1_TDATA;
  wire signal_split_0_M_AXIS_PORT1_TVALID;

  assign M_AXIS_PORT1_tdata = signal_split_0_M_AXIS_PORT1_TDATA[0];
  assign M_AXIS_PORT1_tvalid = signal_split_0_M_AXIS_PORT1_TVALID;
  assign adc_clk = axis_red_pitaya_adc_0_adc_clk;
  assign adc_clk_n_i_1 = adc_clk_n_i;
  assign adc_clk_p_i_1 = adc_clk_p_i;
  assign adc_csn_o = axis_red_pitaya_adc_0_adc_csn;
  assign adc_dat_a_i_1 = adc_dat_a_i[13:0];
  assign adc_dat_b_i_1 = adc_dat_b_i[13:0];
  system_axis_red_pitaya_adc_0_0 axis_red_pitaya_adc_0
       (.adc_clk(axis_red_pitaya_adc_0_adc_clk),
        .adc_clk_n(adc_clk_n_i_1),
        .adc_clk_p(adc_clk_p_i_1),
        .adc_csn(axis_red_pitaya_adc_0_adc_csn),
        .adc_dat_a(adc_dat_a_i_1),
        .adc_dat_b(adc_dat_b_i_1),
        .m_axis_tdata(axis_red_pitaya_adc_0_M_AXIS_TDATA),
        .m_axis_tvalid(axis_red_pitaya_adc_0_M_AXIS_TVALID));
  system_signal_split_0_0 signal_split_0
       (.M_AXIS_PORT1_tdata(signal_split_0_M_AXIS_PORT1_TDATA),
        .M_AXIS_PORT1_tvalid(signal_split_0_M_AXIS_PORT1_TVALID),
        .S_AXIS_tdata(axis_red_pitaya_adc_0_M_AXIS_TDATA),
        .S_AXIS_tvalid(axis_red_pitaya_adc_0_M_AXIS_TVALID));
endmodule

module PS7_imp_1QJPAX8
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FCLK_CLK0,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ARESETN);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  output FCLK_CLK0;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  output [31:0]M00_AXI_araddr;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  output [0:0]S00_ARESETN;

  wire [14:0]processing_system7_0_DDR_ADDR;
  wire [2:0]processing_system7_0_DDR_BA;
  wire processing_system7_0_DDR_CAS_N;
  wire processing_system7_0_DDR_CKE;
  wire processing_system7_0_DDR_CK_N;
  wire processing_system7_0_DDR_CK_P;
  wire processing_system7_0_DDR_CS_N;
  wire [3:0]processing_system7_0_DDR_DM;
  wire [31:0]processing_system7_0_DDR_DQ;
  wire [3:0]processing_system7_0_DDR_DQS_N;
  wire [3:0]processing_system7_0_DDR_DQS_P;
  wire processing_system7_0_DDR_ODT;
  wire processing_system7_0_DDR_RAS_N;
  wire processing_system7_0_DDR_RESET_N;
  wire processing_system7_0_DDR_WE_N;
  wire processing_system7_0_FCLK_CLK0;
  wire processing_system7_0_FCLK_RESET0_N;
  wire processing_system7_0_FIXED_IO_DDR_VRN;
  wire processing_system7_0_FIXED_IO_DDR_VRP;
  wire [53:0]processing_system7_0_FIXED_IO_MIO;
  wire processing_system7_0_FIXED_IO_PS_CLK;
  wire processing_system7_0_FIXED_IO_PS_PORB;
  wire processing_system7_0_FIXED_IO_PS_SRSTB;
  wire [31:0]processing_system7_0_M_AXI_GP0_ARADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_ARID;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARQOS;
  wire processing_system7_0_M_AXI_GP0_ARREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARSIZE;
  wire processing_system7_0_M_AXI_GP0_ARVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_AWADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_AWID;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWQOS;
  wire processing_system7_0_M_AXI_GP0_AWREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWSIZE;
  wire processing_system7_0_M_AXI_GP0_AWVALID;
  wire [11:0]processing_system7_0_M_AXI_GP0_BID;
  wire processing_system7_0_M_AXI_GP0_BREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_BRESP;
  wire processing_system7_0_M_AXI_GP0_BVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_RDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_RID;
  wire processing_system7_0_M_AXI_GP0_RLAST;
  wire processing_system7_0_M_AXI_GP0_RREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_RRESP;
  wire processing_system7_0_M_AXI_GP0_RVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_WDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_WID;
  wire processing_system7_0_M_AXI_GP0_WLAST;
  wire processing_system7_0_M_AXI_GP0_WREADY;
  wire [3:0]processing_system7_0_M_AXI_GP0_WSTRB;
  wire processing_system7_0_M_AXI_GP0_WVALID;
  wire [31:0]ps7_0_axi_periph_M00_AXI_ARADDR;
  wire ps7_0_axi_periph_M00_AXI_ARREADY;
  wire ps7_0_axi_periph_M00_AXI_ARVALID;
  wire [31:0]ps7_0_axi_periph_M00_AXI_AWADDR;
  wire ps7_0_axi_periph_M00_AXI_AWREADY;
  wire ps7_0_axi_periph_M00_AXI_AWVALID;
  wire ps7_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]ps7_0_axi_periph_M00_AXI_BRESP;
  wire ps7_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]ps7_0_axi_periph_M00_AXI_RDATA;
  wire ps7_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]ps7_0_axi_periph_M00_AXI_RRESP;
  wire ps7_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]ps7_0_axi_periph_M00_AXI_WDATA;
  wire ps7_0_axi_periph_M00_AXI_WREADY;
  wire [3:0]ps7_0_axi_periph_M00_AXI_WSTRB;
  wire ps7_0_axi_periph_M00_AXI_WVALID;
  wire [0:0]rst_ps7_0_125M_peripheral_aresetn;

  assign FCLK_CLK0 = processing_system7_0_FCLK_CLK0;
  assign M00_AXI_araddr[31:0] = ps7_0_axi_periph_M00_AXI_ARADDR;
  assign M00_AXI_arvalid = ps7_0_axi_periph_M00_AXI_ARVALID;
  assign M00_AXI_awaddr[31:0] = ps7_0_axi_periph_M00_AXI_AWADDR;
  assign M00_AXI_awvalid = ps7_0_axi_periph_M00_AXI_AWVALID;
  assign M00_AXI_bready = ps7_0_axi_periph_M00_AXI_BREADY;
  assign M00_AXI_rready = ps7_0_axi_periph_M00_AXI_RREADY;
  assign M00_AXI_wdata[31:0] = ps7_0_axi_periph_M00_AXI_WDATA;
  assign M00_AXI_wstrb[3:0] = ps7_0_axi_periph_M00_AXI_WSTRB;
  assign M00_AXI_wvalid = ps7_0_axi_periph_M00_AXI_WVALID;
  assign S00_ARESETN[0] = rst_ps7_0_125M_peripheral_aresetn;
  assign ps7_0_axi_periph_M00_AXI_ARREADY = M00_AXI_arready;
  assign ps7_0_axi_periph_M00_AXI_AWREADY = M00_AXI_awready;
  assign ps7_0_axi_periph_M00_AXI_BRESP = M00_AXI_bresp[1:0];
  assign ps7_0_axi_periph_M00_AXI_BVALID = M00_AXI_bvalid;
  assign ps7_0_axi_periph_M00_AXI_RDATA = M00_AXI_rdata[31:0];
  assign ps7_0_axi_periph_M00_AXI_RRESP = M00_AXI_rresp[1:0];
  assign ps7_0_axi_periph_M00_AXI_RVALID = M00_AXI_rvalid;
  assign ps7_0_axi_periph_M00_AXI_WREADY = M00_AXI_wready;
  system_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr[14:0]),
        .DDR_BankAddr(DDR_ba[2:0]),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm[3:0]),
        .DDR_DQ(DDR_dq[31:0]),
        .DDR_DQS(DDR_dqs_p[3:0]),
        .DDR_DQS_n(DDR_dqs_n[3:0]),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .ENET0_MDIO_I(1'b0),
        .FCLK_CLK0(processing_system7_0_FCLK_CLK0),
        .FCLK_RESET0_N(processing_system7_0_FCLK_RESET0_N),
        .MIO(FIXED_IO_mio[53:0]),
        .M_AXI_GP0_ACLK(processing_system7_0_FCLK_CLK0),
        .M_AXI_GP0_ARADDR(processing_system7_0_M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(processing_system7_0_M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(processing_system7_0_M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARID(processing_system7_0_M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(processing_system7_0_M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(processing_system7_0_M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(processing_system7_0_M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(processing_system7_0_M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(processing_system7_0_M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(processing_system7_0_M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(processing_system7_0_M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(processing_system7_0_M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(processing_system7_0_M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(processing_system7_0_M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(processing_system7_0_M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(processing_system7_0_M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(processing_system7_0_M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(processing_system7_0_M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(processing_system7_0_M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(processing_system7_0_M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(processing_system7_0_M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(processing_system7_0_M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(processing_system7_0_M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_M_AXI_GP0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .SPI0_MISO_I(1'b0),
        .SPI0_MOSI_I(1'b0),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SS_I(1'b0),
        .S_AXI_HP0_ACLK(processing_system7_0_FCLK_CLK0),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b1}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b1,1'b1}),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARSIZE({1'b0,1'b1,1'b1}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b1}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b1,1'b1}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWSIZE({1'b0,1'b1,1'b1}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .S_AXI_HP0_WVALID(1'b0),
        .USB0_VBUS_PWRFAULT(1'b0));
  system_ps7_0_axi_periph_0 ps7_0_axi_periph
       (.ACLK(processing_system7_0_FCLK_CLK0),
        .ARESETN(rst_ps7_0_125M_peripheral_aresetn),
        .M00_ACLK(processing_system7_0_FCLK_CLK0),
        .M00_ARESETN(rst_ps7_0_125M_peripheral_aresetn),
        .M00_AXI_araddr(ps7_0_axi_periph_M00_AXI_ARADDR),
        .M00_AXI_arready(ps7_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(ps7_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr(ps7_0_axi_periph_M00_AXI_AWADDR),
        .M00_AXI_awready(ps7_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(ps7_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(ps7_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(ps7_0_axi_periph_M00_AXI_BRESP),
        .M00_AXI_bvalid(ps7_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata(ps7_0_axi_periph_M00_AXI_RDATA),
        .M00_AXI_rready(ps7_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(ps7_0_axi_periph_M00_AXI_RRESP),
        .M00_AXI_rvalid(ps7_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(ps7_0_axi_periph_M00_AXI_WDATA),
        .M00_AXI_wready(ps7_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wstrb(ps7_0_axi_periph_M00_AXI_WSTRB),
        .M00_AXI_wvalid(ps7_0_axi_periph_M00_AXI_WVALID),
        .S00_ACLK(processing_system7_0_FCLK_CLK0),
        .S00_ARESETN(rst_ps7_0_125M_peripheral_aresetn),
        .S00_AXI_araddr(processing_system7_0_M_AXI_GP0_ARADDR),
        .S00_AXI_arburst(processing_system7_0_M_AXI_GP0_ARBURST),
        .S00_AXI_arcache(processing_system7_0_M_AXI_GP0_ARCACHE),
        .S00_AXI_arid(processing_system7_0_M_AXI_GP0_ARID),
        .S00_AXI_arlen(processing_system7_0_M_AXI_GP0_ARLEN),
        .S00_AXI_arlock(processing_system7_0_M_AXI_GP0_ARLOCK),
        .S00_AXI_arprot(processing_system7_0_M_AXI_GP0_ARPROT),
        .S00_AXI_arqos(processing_system7_0_M_AXI_GP0_ARQOS),
        .S00_AXI_arready(processing_system7_0_M_AXI_GP0_ARREADY),
        .S00_AXI_arsize(processing_system7_0_M_AXI_GP0_ARSIZE),
        .S00_AXI_arvalid(processing_system7_0_M_AXI_GP0_ARVALID),
        .S00_AXI_awaddr(processing_system7_0_M_AXI_GP0_AWADDR),
        .S00_AXI_awburst(processing_system7_0_M_AXI_GP0_AWBURST),
        .S00_AXI_awcache(processing_system7_0_M_AXI_GP0_AWCACHE),
        .S00_AXI_awid(processing_system7_0_M_AXI_GP0_AWID),
        .S00_AXI_awlen(processing_system7_0_M_AXI_GP0_AWLEN),
        .S00_AXI_awlock(processing_system7_0_M_AXI_GP0_AWLOCK),
        .S00_AXI_awprot(processing_system7_0_M_AXI_GP0_AWPROT),
        .S00_AXI_awqos(processing_system7_0_M_AXI_GP0_AWQOS),
        .S00_AXI_awready(processing_system7_0_M_AXI_GP0_AWREADY),
        .S00_AXI_awsize(processing_system7_0_M_AXI_GP0_AWSIZE),
        .S00_AXI_awvalid(processing_system7_0_M_AXI_GP0_AWVALID),
        .S00_AXI_bid(processing_system7_0_M_AXI_GP0_BID),
        .S00_AXI_bready(processing_system7_0_M_AXI_GP0_BREADY),
        .S00_AXI_bresp(processing_system7_0_M_AXI_GP0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_M_AXI_GP0_BVALID),
        .S00_AXI_rdata(processing_system7_0_M_AXI_GP0_RDATA),
        .S00_AXI_rid(processing_system7_0_M_AXI_GP0_RID),
        .S00_AXI_rlast(processing_system7_0_M_AXI_GP0_RLAST),
        .S00_AXI_rready(processing_system7_0_M_AXI_GP0_RREADY),
        .S00_AXI_rresp(processing_system7_0_M_AXI_GP0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_M_AXI_GP0_RVALID),
        .S00_AXI_wdata(processing_system7_0_M_AXI_GP0_WDATA),
        .S00_AXI_wid(processing_system7_0_M_AXI_GP0_WID),
        .S00_AXI_wlast(processing_system7_0_M_AXI_GP0_WLAST),
        .S00_AXI_wready(processing_system7_0_M_AXI_GP0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_M_AXI_GP0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_M_AXI_GP0_WVALID));
  system_rst_ps7_0_125M_0 rst_ps7_0_125M
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(processing_system7_0_FCLK_RESET0_N),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(rst_ps7_0_125M_peripheral_aresetn),
        .slowest_sync_clk(processing_system7_0_FCLK_CLK0));
endmodule

module SignalGenerator_imp_XB4TXX
   (Din,
    In2,
    clk_in1,
    dac_clk_o,
    dac_dat_o,
    dac_rst_o,
    dac_sel_o,
    dac_wrt_o,
    s_axis_tvalid);
  input [13:0]Din;
  input [13:0]In2;
  input clk_in1;
  output dac_clk_o;
  output [13:0]dac_dat_o;
  output dac_rst_o;
  output dac_sel_o;
  output dac_wrt_o;
  input s_axis_tvalid;

  wire [13:0]Din_1;
  wire [13:0]In2_1;
  wire axis_red_pitaya_adc_0_adc_clk;
  wire axis_red_pitaya_dac_0_dac_clk;
  wire [13:0]axis_red_pitaya_dac_0_dac_dat;
  wire axis_red_pitaya_dac_0_dac_rst;
  wire axis_red_pitaya_dac_0_dac_sel;
  wire axis_red_pitaya_dac_0_dac_wrt;
  wire clk_wiz_0_clk_out1;
  wire clk_wiz_0_locked;
  wire s_axis_tvalid_1;
  wire [31:0]xlconcat_0_dout;
  wire [1:0]xlconstant_0_dout;
  wire [1:0]xlconstant_1_dout;

  assign Din_1 = Din[13:0];
  assign In2_1 = In2[13:0];
  assign axis_red_pitaya_adc_0_adc_clk = clk_in1;
  assign dac_clk_o = axis_red_pitaya_dac_0_dac_clk;
  assign dac_dat_o[13:0] = axis_red_pitaya_dac_0_dac_dat;
  assign dac_rst_o = axis_red_pitaya_dac_0_dac_rst;
  assign dac_sel_o = axis_red_pitaya_dac_0_dac_sel;
  assign dac_wrt_o = axis_red_pitaya_dac_0_dac_wrt;
  assign s_axis_tvalid_1 = s_axis_tvalid;
  system_axis_red_pitaya_dac_0_0 axis_red_pitaya_dac_0
       (.aclk(axis_red_pitaya_adc_0_adc_clk),
        .dac_clk(axis_red_pitaya_dac_0_dac_clk),
        .dac_dat(axis_red_pitaya_dac_0_dac_dat),
        .dac_rst(axis_red_pitaya_dac_0_dac_rst),
        .dac_sel(axis_red_pitaya_dac_0_dac_sel),
        .dac_wrt(axis_red_pitaya_dac_0_dac_wrt),
        .ddr_clk(clk_wiz_0_clk_out1),
        .locked(clk_wiz_0_locked),
        .s_axis_tdata(xlconcat_0_dout),
        .s_axis_tvalid(s_axis_tvalid_1));
  system_clk_wiz_0_0 clk_wiz_0
       (.clk_in1(axis_red_pitaya_adc_0_adc_clk),
        .clk_out1(clk_wiz_0_clk_out1),
        .locked(clk_wiz_0_locked));
  system_xlconcat_0_0 xlconcat_0
       (.In0(Din_1),
        .In1(xlconstant_0_dout),
        .In2(In2_1),
        .In3(xlconstant_1_dout),
        .dout(xlconcat_0_dout));
  system_xlconstant_0_0 xlconstant_0
       (.dout(xlconstant_0_dout));
  system_xlconstant_0_1 xlconstant_1
       (.dout(xlconstant_1_dout));
endmodule

module addressSelector_1_imp_1FCUQ2U
   (address_o,
    clk_i,
    randomNumber,
    randomNumber1,
    reset);
  output [6:0]address_o;
  input clk_i;
  output [0:7]randomNumber;
  output randomNumber1;
  input reset;

  wire LF_LFSR_1bit_0_randomNumber;
  wire LF_LFSR_4bit_0_enable_o;
  wire [0:3]LF_LFSR_4bit_0_randomNumber;
  wire LF_LFSR_4bit_1_enable_o;
  wire [0:3]LF_LFSR_4bit_1_randomNumber;
  wire LF_LFSR_4bit_2_enable_o;
  wire [0:3]LF_LFSR_4bit_2_randomNumber;
  wire LF_LFSR_4bit_3_enable_o;
  wire [0:3]LF_LFSR_4bit_3_randomNumber;
  wire [0:7]LF_LFSR_8bit_0_randomNumber;
  wire [6:0]addressSelector_0_address_o;
  wire clk_i_1;
  wire reset_1;
  wire util_reduced_logic_0_Res;
  wire [3:0]xlconcat_0_dout;

  assign address_o[6:0] = addressSelector_0_address_o;
  assign clk_i_1 = clk_i;
  assign randomNumber[0:7] = LF_LFSR_8bit_0_randomNumber;
  assign randomNumber1 = LF_LFSR_1bit_0_randomNumber;
  assign reset_1 = reset;
  system_LF_LFSR_1bit_0_5 LF_LFSR_1bit_0
       (.clk_i(clk_i_1),
        .randomNumber(LF_LFSR_1bit_0_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_0_9 LF_LFSR_4bit_0
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_0_enable_o),
        .randomNumber(LF_LFSR_4bit_0_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_1_4 LF_LFSR_4bit_1
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_1_enable_o),
        .randomNumber(LF_LFSR_4bit_1_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_2_4 LF_LFSR_4bit_2
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_2_enable_o),
        .randomNumber(LF_LFSR_4bit_2_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_3_4 LF_LFSR_4bit_3
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_3_enable_o),
        .randomNumber(LF_LFSR_4bit_3_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_8bit_0_5 LF_LFSR_8bit_0
       (.clk_i(clk_i_1),
        .randomNumber(LF_LFSR_8bit_0_randomNumber),
        .reset(reset_1));
  system_addressSelector_0_1 addressSelector_0
       (.LFSR_0({LF_LFSR_4bit_0_randomNumber[0],LF_LFSR_4bit_0_randomNumber[1],LF_LFSR_4bit_0_randomNumber[2],LF_LFSR_4bit_0_randomNumber[3]}),
        .LFSR_1({LF_LFSR_4bit_1_randomNumber[0],LF_LFSR_4bit_1_randomNumber[1],LF_LFSR_4bit_1_randomNumber[2],LF_LFSR_4bit_1_randomNumber[3]}),
        .LFSR_2({LF_LFSR_4bit_2_randomNumber[0],LF_LFSR_4bit_2_randomNumber[1],LF_LFSR_4bit_2_randomNumber[2],LF_LFSR_4bit_2_randomNumber[3]}),
        .LFSR_3({LF_LFSR_4bit_3_randomNumber[0],LF_LFSR_4bit_3_randomNumber[1],LF_LFSR_4bit_3_randomNumber[2],LF_LFSR_4bit_3_randomNumber[3]}),
        .address_o(addressSelector_0_address_o),
        .clk_i(clk_i_1),
        .enable_i(util_reduced_logic_0_Res));
  system_util_reduced_logic_0_1 util_reduced_logic_0
       (.Op1(xlconcat_0_dout),
        .Res(util_reduced_logic_0_Res));
  system_xlconcat_0_2 xlconcat_0
       (.In0(LF_LFSR_4bit_0_enable_o),
        .In1(LF_LFSR_4bit_1_enable_o),
        .In2(LF_LFSR_4bit_3_enable_o),
        .In3(LF_LFSR_4bit_2_enable_o),
        .dout(xlconcat_0_dout));
endmodule

module addressSelector_2_imp_11ZTYXN
   (address_o,
    clk_i,
    randomNumber,
    randomNumber1,
    reset);
  output [6:0]address_o;
  input clk_i;
  output [0:7]randomNumber;
  output randomNumber1;
  input reset;

  wire LF_LFSR_1bit_0_randomNumber;
  wire LF_LFSR_4bit_0_enable_o;
  wire [0:3]LF_LFSR_4bit_0_randomNumber;
  wire LF_LFSR_4bit_1_enable_o;
  wire [0:3]LF_LFSR_4bit_1_randomNumber;
  wire LF_LFSR_4bit_2_enable_o;
  wire [0:3]LF_LFSR_4bit_2_randomNumber;
  wire LF_LFSR_4bit_3_enable_o;
  wire [0:3]LF_LFSR_4bit_3_randomNumber;
  wire [0:7]LF_LFSR_8bit_0_randomNumber;
  wire [6:0]addressSelector_0_address_o;
  wire clk_i_1;
  wire reset_1;
  wire util_reduced_logic_0_Res;
  wire [3:0]xlconcat_0_dout;

  assign address_o[6:0] = addressSelector_0_address_o;
  assign clk_i_1 = clk_i;
  assign randomNumber[0:7] = LF_LFSR_8bit_0_randomNumber;
  assign randomNumber1 = LF_LFSR_1bit_0_randomNumber;
  assign reset_1 = reset;
  system_LF_LFSR_1bit_0_6 LF_LFSR_1bit_0
       (.clk_i(clk_i_1),
        .randomNumber(LF_LFSR_1bit_0_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_0_10 LF_LFSR_4bit_0
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_0_enable_o),
        .randomNumber(LF_LFSR_4bit_0_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_1_5 LF_LFSR_4bit_1
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_1_enable_o),
        .randomNumber(LF_LFSR_4bit_1_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_2_5 LF_LFSR_4bit_2
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_2_enable_o),
        .randomNumber(LF_LFSR_4bit_2_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_3_5 LF_LFSR_4bit_3
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_3_enable_o),
        .randomNumber(LF_LFSR_4bit_3_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_8bit_0_6 LF_LFSR_8bit_0
       (.clk_i(clk_i_1),
        .randomNumber(LF_LFSR_8bit_0_randomNumber),
        .reset(reset_1));
  system_addressSelector_0_2 addressSelector_0
       (.LFSR_0({LF_LFSR_4bit_0_randomNumber[0],LF_LFSR_4bit_0_randomNumber[1],LF_LFSR_4bit_0_randomNumber[2],LF_LFSR_4bit_0_randomNumber[3]}),
        .LFSR_1({LF_LFSR_4bit_1_randomNumber[0],LF_LFSR_4bit_1_randomNumber[1],LF_LFSR_4bit_1_randomNumber[2],LF_LFSR_4bit_1_randomNumber[3]}),
        .LFSR_2({LF_LFSR_4bit_2_randomNumber[0],LF_LFSR_4bit_2_randomNumber[1],LF_LFSR_4bit_2_randomNumber[2],LF_LFSR_4bit_2_randomNumber[3]}),
        .LFSR_3({LF_LFSR_4bit_3_randomNumber[0],LF_LFSR_4bit_3_randomNumber[1],LF_LFSR_4bit_3_randomNumber[2],LF_LFSR_4bit_3_randomNumber[3]}),
        .address_o(addressSelector_0_address_o),
        .clk_i(clk_i_1),
        .enable_i(util_reduced_logic_0_Res));
  system_util_reduced_logic_0_2 util_reduced_logic_0
       (.Op1(xlconcat_0_dout),
        .Res(util_reduced_logic_0_Res));
  system_xlconcat_0_3 xlconcat_0
       (.In0(LF_LFSR_4bit_0_enable_o),
        .In1(LF_LFSR_4bit_1_enable_o),
        .In2(LF_LFSR_4bit_3_enable_o),
        .In3(LF_LFSR_4bit_2_enable_o),
        .dout(xlconcat_0_dout));
endmodule

module addressSelector_3_imp_CWQZLB
   (address_o,
    clk_i,
    randomNumber,
    randomNumber1,
    reset);
  output [6:0]address_o;
  input clk_i;
  output [0:7]randomNumber;
  output randomNumber1;
  input reset;

  wire LF_LFSR_1bit_0_randomNumber;
  wire LF_LFSR_4bit_0_enable_o;
  wire [0:3]LF_LFSR_4bit_0_randomNumber;
  wire LF_LFSR_4bit_1_enable_o;
  wire [0:3]LF_LFSR_4bit_1_randomNumber;
  wire LF_LFSR_4bit_2_enable_o;
  wire [0:3]LF_LFSR_4bit_2_randomNumber;
  wire LF_LFSR_4bit_3_enable_o;
  wire [0:3]LF_LFSR_4bit_3_randomNumber;
  wire [0:7]LF_LFSR_8bit_0_randomNumber;
  wire [6:0]addressSelector_0_address_o;
  wire clk_i_1;
  wire reset_1;
  wire util_reduced_logic_0_Res;
  wire [3:0]xlconcat_0_dout;

  assign address_o[6:0] = addressSelector_0_address_o;
  assign clk_i_1 = clk_i;
  assign randomNumber[0:7] = LF_LFSR_8bit_0_randomNumber;
  assign randomNumber1 = LF_LFSR_1bit_0_randomNumber;
  assign reset_1 = reset;
  system_LF_LFSR_1bit_0_7 LF_LFSR_1bit_0
       (.clk_i(clk_i_1),
        .randomNumber(LF_LFSR_1bit_0_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_0_11 LF_LFSR_4bit_0
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_0_enable_o),
        .randomNumber(LF_LFSR_4bit_0_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_1_6 LF_LFSR_4bit_1
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_1_enable_o),
        .randomNumber(LF_LFSR_4bit_1_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_2_6 LF_LFSR_4bit_2
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_2_enable_o),
        .randomNumber(LF_LFSR_4bit_2_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_3_6 LF_LFSR_4bit_3
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_3_enable_o),
        .randomNumber(LF_LFSR_4bit_3_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_8bit_0_7 LF_LFSR_8bit_0
       (.clk_i(clk_i_1),
        .randomNumber(LF_LFSR_8bit_0_randomNumber),
        .reset(reset_1));
  system_addressSelector_0_3 addressSelector_0
       (.LFSR_0({LF_LFSR_4bit_0_randomNumber[0],LF_LFSR_4bit_0_randomNumber[1],LF_LFSR_4bit_0_randomNumber[2],LF_LFSR_4bit_0_randomNumber[3]}),
        .LFSR_1({LF_LFSR_4bit_1_randomNumber[0],LF_LFSR_4bit_1_randomNumber[1],LF_LFSR_4bit_1_randomNumber[2],LF_LFSR_4bit_1_randomNumber[3]}),
        .LFSR_2({LF_LFSR_4bit_2_randomNumber[0],LF_LFSR_4bit_2_randomNumber[1],LF_LFSR_4bit_2_randomNumber[2],LF_LFSR_4bit_2_randomNumber[3]}),
        .LFSR_3({LF_LFSR_4bit_3_randomNumber[0],LF_LFSR_4bit_3_randomNumber[1],LF_LFSR_4bit_3_randomNumber[2],LF_LFSR_4bit_3_randomNumber[3]}),
        .address_o(addressSelector_0_address_o),
        .clk_i(clk_i_1),
        .enable_i(util_reduced_logic_0_Res));
  system_util_reduced_logic_0_3 util_reduced_logic_0
       (.Op1(xlconcat_0_dout),
        .Res(util_reduced_logic_0_Res));
  system_xlconcat_0_4 xlconcat_0
       (.In0(LF_LFSR_4bit_0_enable_o),
        .In1(LF_LFSR_4bit_1_enable_o),
        .In2(LF_LFSR_4bit_3_enable_o),
        .In3(LF_LFSR_4bit_2_enable_o),
        .dout(xlconcat_0_dout));
endmodule

module addressSelector_imp_ZGXW1Y
   (address_o,
    clk_i,
    randomNumber,
    randomNumber1,
    reset);
  output [6:0]address_o;
  input clk_i;
  output [0:7]randomNumber;
  output randomNumber1;
  input reset;

  wire LF_LFSR_1bit_0_randomNumber;
  wire LF_LFSR_4bit_0_enable_o;
  wire [0:3]LF_LFSR_4bit_0_randomNumber;
  wire LF_LFSR_4bit_1_enable_o;
  wire [0:3]LF_LFSR_4bit_1_randomNumber;
  wire LF_LFSR_4bit_2_enable_o;
  wire [0:3]LF_LFSR_4bit_2_randomNumber;
  wire LF_LFSR_4bit_3_enable_o;
  wire [0:3]LF_LFSR_4bit_3_randomNumber;
  wire [0:7]LF_LFSR_8bit_0_randomNumber;
  wire [6:0]addressSelector_0_address_o;
  wire clk_i_1;
  wire reset_1;
  wire util_reduced_logic_0_Res;
  wire [3:0]xlconcat_0_dout;

  assign address_o[6:0] = addressSelector_0_address_o;
  assign clk_i_1 = clk_i;
  assign randomNumber[0:7] = LF_LFSR_8bit_0_randomNumber;
  assign randomNumber1 = LF_LFSR_1bit_0_randomNumber;
  assign reset_1 = reset;
  system_LF_LFSR_1bit_0_4 LF_LFSR_1bit_0
       (.clk_i(clk_i_1),
        .randomNumber(LF_LFSR_1bit_0_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_0_8 LF_LFSR_4bit_0
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_0_enable_o),
        .randomNumber(LF_LFSR_4bit_0_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_1_3 LF_LFSR_4bit_1
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_1_enable_o),
        .randomNumber(LF_LFSR_4bit_1_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_2_3 LF_LFSR_4bit_2
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_2_enable_o),
        .randomNumber(LF_LFSR_4bit_2_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_4bit_3_3 LF_LFSR_4bit_3
       (.clk_i(clk_i_1),
        .enable_o(LF_LFSR_4bit_3_enable_o),
        .randomNumber(LF_LFSR_4bit_3_randomNumber),
        .reset(reset_1));
  system_LF_LFSR_8bit_0_4 LF_LFSR_8bit_0
       (.clk_i(clk_i_1),
        .randomNumber(LF_LFSR_8bit_0_randomNumber),
        .reset(reset_1));
  system_addressSelector_0_0 addressSelector_0
       (.LFSR_0({LF_LFSR_4bit_0_randomNumber[0],LF_LFSR_4bit_0_randomNumber[1],LF_LFSR_4bit_0_randomNumber[2],LF_LFSR_4bit_0_randomNumber[3]}),
        .LFSR_1({LF_LFSR_4bit_1_randomNumber[0],LF_LFSR_4bit_1_randomNumber[1],LF_LFSR_4bit_1_randomNumber[2],LF_LFSR_4bit_1_randomNumber[3]}),
        .LFSR_2({LF_LFSR_4bit_2_randomNumber[0],LF_LFSR_4bit_2_randomNumber[1],LF_LFSR_4bit_2_randomNumber[2],LF_LFSR_4bit_2_randomNumber[3]}),
        .LFSR_3({LF_LFSR_4bit_3_randomNumber[0],LF_LFSR_4bit_3_randomNumber[1],LF_LFSR_4bit_3_randomNumber[2],LF_LFSR_4bit_3_randomNumber[3]}),
        .address_o(addressSelector_0_address_o),
        .clk_i(clk_i_1),
        .enable_i(util_reduced_logic_0_Res));
  system_util_reduced_logic_0_0 util_reduced_logic_0
       (.Op1(xlconcat_0_dout),
        .Res(util_reduced_logic_0_Res));
  system_xlconcat_0_1 xlconcat_0
       (.In0(LF_LFSR_4bit_0_enable_o),
        .In1(LF_LFSR_4bit_1_enable_o),
        .In2(LF_LFSR_4bit_3_enable_o),
        .In3(LF_LFSR_4bit_2_enable_o),
        .dout(xlconcat_0_dout));
endmodule

module s00_couplers_imp_15HE6GA
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wid,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [11:0]S_AXI_arid;
  input [3:0]S_AXI_arlen;
  input [1:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [11:0]S_AXI_awid;
  input [3:0]S_AXI_awlen;
  input [1:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [11:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [11:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [11:0]S_AXI_wid;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [31:0]auto_pc_to_s00_couplers_ARADDR;
  wire auto_pc_to_s00_couplers_ARREADY;
  wire auto_pc_to_s00_couplers_ARVALID;
  wire [31:0]auto_pc_to_s00_couplers_AWADDR;
  wire auto_pc_to_s00_couplers_AWREADY;
  wire auto_pc_to_s00_couplers_AWVALID;
  wire auto_pc_to_s00_couplers_BREADY;
  wire [1:0]auto_pc_to_s00_couplers_BRESP;
  wire auto_pc_to_s00_couplers_BVALID;
  wire [31:0]auto_pc_to_s00_couplers_RDATA;
  wire auto_pc_to_s00_couplers_RREADY;
  wire [1:0]auto_pc_to_s00_couplers_RRESP;
  wire auto_pc_to_s00_couplers_RVALID;
  wire [31:0]auto_pc_to_s00_couplers_WDATA;
  wire auto_pc_to_s00_couplers_WREADY;
  wire [3:0]auto_pc_to_s00_couplers_WSTRB;
  wire auto_pc_to_s00_couplers_WVALID;
  wire [31:0]s00_couplers_to_auto_pc_ARADDR;
  wire [1:0]s00_couplers_to_auto_pc_ARBURST;
  wire [3:0]s00_couplers_to_auto_pc_ARCACHE;
  wire [11:0]s00_couplers_to_auto_pc_ARID;
  wire [3:0]s00_couplers_to_auto_pc_ARLEN;
  wire [1:0]s00_couplers_to_auto_pc_ARLOCK;
  wire [2:0]s00_couplers_to_auto_pc_ARPROT;
  wire [3:0]s00_couplers_to_auto_pc_ARQOS;
  wire s00_couplers_to_auto_pc_ARREADY;
  wire [2:0]s00_couplers_to_auto_pc_ARSIZE;
  wire s00_couplers_to_auto_pc_ARVALID;
  wire [31:0]s00_couplers_to_auto_pc_AWADDR;
  wire [1:0]s00_couplers_to_auto_pc_AWBURST;
  wire [3:0]s00_couplers_to_auto_pc_AWCACHE;
  wire [11:0]s00_couplers_to_auto_pc_AWID;
  wire [3:0]s00_couplers_to_auto_pc_AWLEN;
  wire [1:0]s00_couplers_to_auto_pc_AWLOCK;
  wire [2:0]s00_couplers_to_auto_pc_AWPROT;
  wire [3:0]s00_couplers_to_auto_pc_AWQOS;
  wire s00_couplers_to_auto_pc_AWREADY;
  wire [2:0]s00_couplers_to_auto_pc_AWSIZE;
  wire s00_couplers_to_auto_pc_AWVALID;
  wire [11:0]s00_couplers_to_auto_pc_BID;
  wire s00_couplers_to_auto_pc_BREADY;
  wire [1:0]s00_couplers_to_auto_pc_BRESP;
  wire s00_couplers_to_auto_pc_BVALID;
  wire [31:0]s00_couplers_to_auto_pc_RDATA;
  wire [11:0]s00_couplers_to_auto_pc_RID;
  wire s00_couplers_to_auto_pc_RLAST;
  wire s00_couplers_to_auto_pc_RREADY;
  wire [1:0]s00_couplers_to_auto_pc_RRESP;
  wire s00_couplers_to_auto_pc_RVALID;
  wire [31:0]s00_couplers_to_auto_pc_WDATA;
  wire [11:0]s00_couplers_to_auto_pc_WID;
  wire s00_couplers_to_auto_pc_WLAST;
  wire s00_couplers_to_auto_pc_WREADY;
  wire [3:0]s00_couplers_to_auto_pc_WSTRB;
  wire s00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[31:0] = auto_pc_to_s00_couplers_ARADDR;
  assign M_AXI_arvalid = auto_pc_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = auto_pc_to_s00_couplers_AWADDR;
  assign M_AXI_awvalid = auto_pc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = s00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[11:0] = s00_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[11:0] = s00_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = s00_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = s00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_s00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[31:0];
  assign s00_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_auto_pc_ARID = S_AXI_arid[11:0];
  assign s00_couplers_to_auto_pc_ARLEN = S_AXI_arlen[3:0];
  assign s00_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[1:0];
  assign s00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign s00_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[31:0];
  assign s00_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_auto_pc_AWID = S_AXI_awid[11:0];
  assign s00_couplers_to_auto_pc_AWLEN = S_AXI_awlen[3:0];
  assign s00_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[1:0];
  assign s00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign s00_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign s00_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign s00_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_auto_pc_WID = S_AXI_wid[11:0];
  assign s00_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign s00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  system_auto_pc_0 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s00_couplers_ARADDR),
        .m_axi_arready(auto_pc_to_s00_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_s00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s00_couplers_AWADDR),
        .m_axi_awready(auto_pc_to_s00_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_s00_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s00_couplers_RDATA),
        .m_axi_rready(auto_pc_to_s00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s00_couplers_WDATA),
        .m_axi_wready(auto_pc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s00_couplers_WVALID),
        .s_axi_araddr(s00_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(s00_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(s00_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(s00_couplers_to_auto_pc_ARID),
        .s_axi_arlen(s00_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(s00_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(s00_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(s00_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(s00_couplers_to_auto_pc_ARREADY),
        .s_axi_arsize(s00_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(s00_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(s00_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(s00_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(s00_couplers_to_auto_pc_AWID),
        .s_axi_awlen(s00_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(s00_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(s00_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(s00_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(s00_couplers_to_auto_pc_AWREADY),
        .s_axi_awsize(s00_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(s00_couplers_to_auto_pc_BID),
        .s_axi_bready(s00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(s00_couplers_to_auto_pc_RDATA),
        .s_axi_rid(s00_couplers_to_auto_pc_RID),
        .s_axi_rlast(s00_couplers_to_auto_pc_RLAST),
        .s_axi_rready(s00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(s00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(s00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(s00_couplers_to_auto_pc_WDATA),
        .s_axi_wid(s00_couplers_to_auto_pc_WID),
        .s_axi_wlast(s00_couplers_to_auto_pc_WLAST),
        .s_axi_wready(s00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_pc_WVALID));
endmodule

(* CORE_GENERATION_INFO = "system,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=75,numReposBlks=65,numNonXlnxBlks=3,numHierBlks=10,maxHierDepth=1,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=39,numPkgbdBlks=0,bdsource=USER,da_axi4_cnt=1,da_board_cnt=2,da_ps7_cnt=1,synth_mode=OOC_per_IP}" *) (* HW_HANDOFF = "system.hwdef" *) 
module system
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    adc_clk_n_i,
    adc_clk_p_i,
    adc_csn_o,
    adc_dat_a_i,
    adc_dat_b_i,
    adc_enc_n_o,
    adc_enc_p_o,
    dac_clk_o,
    dac_dat_o,
    dac_pwm_o,
    dac_rst_o,
    dac_sel_o,
    dac_wrt_o,
    daisy_n_i,
    daisy_n_o,
    daisy_p_i,
    daisy_p_o,
    exp_n_tri_io,
    exp_p_tri_io,
    led_o);
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) inout [14:0]DDR_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_odt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_we_n;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout FIXED_IO_ddr_vrn;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout FIXED_IO_ddr_vrp;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]FIXED_IO_mio;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout FIXED_IO_ps_clk;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout FIXED_IO_ps_porb;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout FIXED_IO_ps_srstb;
  input adc_clk_n_i;
  input adc_clk_p_i;
  output adc_csn_o;
  input [13:0]adc_dat_a_i;
  input [13:0]adc_dat_b_i;
  output adc_enc_n_o;
  output adc_enc_p_o;
  output dac_clk_o;
  output [13:0]dac_dat_o;
  output [3:0]dac_pwm_o;
  output dac_rst_o;
  output dac_sel_o;
  output dac_wrt_o;
  input [1:0]daisy_n_i;
  output [1:0]daisy_n_o;
  input [1:0]daisy_p_i;
  output [1:0]daisy_p_o;
  inout [7:0]exp_n_tri_io;
  inout [7:0]exp_p_tri_io;
  output [7:0]led_o;

  wire [36:0]AWGN_output_o;
  wire DataAcquisition_M_AXIS_PORT1_tvalid;
  wire PS7_FCLK_CLK0;
  wire [31:0]PS7_M00_AXI_ARADDR;
  wire PS7_M00_AXI_ARREADY;
  wire PS7_M00_AXI_ARVALID;
  wire [31:0]PS7_M00_AXI_AWADDR;
  wire PS7_M00_AXI_AWREADY;
  wire PS7_M00_AXI_AWVALID;
  wire PS7_M00_AXI_BREADY;
  wire [1:0]PS7_M00_AXI_BRESP;
  wire PS7_M00_AXI_BVALID;
  wire [31:0]PS7_M00_AXI_RDATA;
  wire PS7_M00_AXI_RREADY;
  wire [1:0]PS7_M00_AXI_RRESP;
  wire PS7_M00_AXI_RVALID;
  wire [31:0]PS7_M00_AXI_WDATA;
  wire PS7_M00_AXI_WREADY;
  wire [3:0]PS7_M00_AXI_WSTRB;
  wire PS7_M00_AXI_WVALID;
  wire [0:0]PS7_S00_ARESETN;
  wire adc_clk_n_i_1;
  wire adc_clk_p_i_1;
  wire [13:0]adc_dat_a_i_1;
  wire [13:0]adc_dat_b_i_1;
  wire [1023:0]axi_cfg_register_0_cfg_data;
  wire axis_red_pitaya_adc_0_adc_clk;
  wire axis_red_pitaya_adc_0_adc_csn;
  wire axis_red_pitaya_dac_0_dac_clk;
  wire [13:0]axis_red_pitaya_dac_0_dac_dat;
  wire axis_red_pitaya_dac_0_dac_rst;
  wire axis_red_pitaya_dac_0_dac_sel;
  wire axis_red_pitaya_dac_0_dac_wrt;
  wire [13:0]brownNoise_0_output_o;
  wire [1:0]daisy_n_i_1;
  wire [1:0]daisy_p_i_1;
  wire [0:0]enableBrown_Dout;
  wire [13:0]gainBrown_0_output_o;
  wire [31:0]gainBrown_Dout;
  wire [31:0]gainSpring_Dout;
  wire [31:0]gainStochastic_Dout;
  wire [13:0]gainWhite_0_output_o;
  wire [31:0]gainWhite_Dout;
  wire [14:0]processing_system7_0_DDR_ADDR;
  wire [2:0]processing_system7_0_DDR_BA;
  wire processing_system7_0_DDR_CAS_N;
  wire processing_system7_0_DDR_CKE;
  wire processing_system7_0_DDR_CK_N;
  wire processing_system7_0_DDR_CK_P;
  wire processing_system7_0_DDR_CS_N;
  wire [3:0]processing_system7_0_DDR_DM;
  wire [31:0]processing_system7_0_DDR_DQ;
  wire [3:0]processing_system7_0_DDR_DQS_N;
  wire [3:0]processing_system7_0_DDR_DQS_P;
  wire processing_system7_0_DDR_ODT;
  wire processing_system7_0_DDR_RAS_N;
  wire processing_system7_0_DDR_RESET_N;
  wire processing_system7_0_DDR_WE_N;
  wire processing_system7_0_FIXED_IO_DDR_VRN;
  wire processing_system7_0_FIXED_IO_DDR_VRP;
  wire [53:0]processing_system7_0_FIXED_IO_MIO;
  wire processing_system7_0_FIXED_IO_PS_CLK;
  wire processing_system7_0_FIXED_IO_PS_PORB;
  wire processing_system7_0_FIXED_IO_PS_SRSTB;
  wire [1:0]util_ds_buf_1_IBUF_OUT;
  wire [1:0]util_ds_buf_2_OBUF_DS_N;
  wire [1:0]util_ds_buf_2_OBUF_DS_P;
  wire [0:0]xlconstant_0_dout;

  assign adc_clk_n_i_1 = adc_clk_n_i;
  assign adc_clk_p_i_1 = adc_clk_p_i;
  assign adc_csn_o = axis_red_pitaya_adc_0_adc_csn;
  assign adc_dat_a_i_1 = adc_dat_a_i[13:0];
  assign adc_dat_b_i_1 = adc_dat_b_i[13:0];
  assign dac_clk_o = axis_red_pitaya_dac_0_dac_clk;
  assign dac_dat_o[13:0] = axis_red_pitaya_dac_0_dac_dat;
  assign dac_rst_o = axis_red_pitaya_dac_0_dac_rst;
  assign dac_sel_o = axis_red_pitaya_dac_0_dac_sel;
  assign dac_wrt_o = axis_red_pitaya_dac_0_dac_wrt;
  assign daisy_n_i_1 = daisy_n_i[1:0];
  assign daisy_n_o[1:0] = util_ds_buf_2_OBUF_DS_N;
  assign daisy_p_i_1 = daisy_p_i[1:0];
  assign daisy_p_o[1:0] = util_ds_buf_2_OBUF_DS_P;
  AWGN_imp_NXZTWK AWGN
       (.clk_i(axis_red_pitaya_adc_0_adc_clk),
        .output_o(AWGN_output_o),
        .reset(xlconstant_0_dout));
  DataAcquisition_imp_11FS564 DataAcquisition
       (.M_AXIS_PORT1_tvalid(DataAcquisition_M_AXIS_PORT1_tvalid),
        .adc_clk(axis_red_pitaya_adc_0_adc_clk),
        .adc_clk_n_i(adc_clk_n_i_1),
        .adc_clk_p_i(adc_clk_p_i_1),
        .adc_csn_o(axis_red_pitaya_adc_0_adc_csn),
        .adc_dat_a_i(adc_dat_a_i_1),
        .adc_dat_b_i(adc_dat_b_i_1));
  PS7_imp_1QJPAX8 PS7
       (.DDR_addr(DDR_addr[14:0]),
        .DDR_ba(DDR_ba[2:0]),
        .DDR_cas_n(DDR_cas_n),
        .DDR_ck_n(DDR_ck_n),
        .DDR_ck_p(DDR_ck_p),
        .DDR_cke(DDR_cke),
        .DDR_cs_n(DDR_cs_n),
        .DDR_dm(DDR_dm[3:0]),
        .DDR_dq(DDR_dq[31:0]),
        .DDR_dqs_n(DDR_dqs_n[3:0]),
        .DDR_dqs_p(DDR_dqs_p[3:0]),
        .DDR_odt(DDR_odt),
        .DDR_ras_n(DDR_ras_n),
        .DDR_reset_n(DDR_reset_n),
        .DDR_we_n(DDR_we_n),
        .FCLK_CLK0(PS7_FCLK_CLK0),
        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
        .FIXED_IO_mio(FIXED_IO_mio[53:0]),
        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb),
        .M00_AXI_araddr(PS7_M00_AXI_ARADDR),
        .M00_AXI_arready(PS7_M00_AXI_ARREADY),
        .M00_AXI_arvalid(PS7_M00_AXI_ARVALID),
        .M00_AXI_awaddr(PS7_M00_AXI_AWADDR),
        .M00_AXI_awready(PS7_M00_AXI_AWREADY),
        .M00_AXI_awvalid(PS7_M00_AXI_AWVALID),
        .M00_AXI_bready(PS7_M00_AXI_BREADY),
        .M00_AXI_bresp(PS7_M00_AXI_BRESP),
        .M00_AXI_bvalid(PS7_M00_AXI_BVALID),
        .M00_AXI_rdata(PS7_M00_AXI_RDATA),
        .M00_AXI_rready(PS7_M00_AXI_RREADY),
        .M00_AXI_rresp(PS7_M00_AXI_RRESP),
        .M00_AXI_rvalid(PS7_M00_AXI_RVALID),
        .M00_AXI_wdata(PS7_M00_AXI_WDATA),
        .M00_AXI_wready(PS7_M00_AXI_WREADY),
        .M00_AXI_wstrb(PS7_M00_AXI_WSTRB),
        .M00_AXI_wvalid(PS7_M00_AXI_WVALID),
        .S00_ARESETN(PS7_S00_ARESETN));
  SignalGenerator_imp_XB4TXX SignalGenerator
       (.Din(gainBrown_0_output_o),
        .In2(gainWhite_0_output_o),
        .clk_in1(axis_red_pitaya_adc_0_adc_clk),
        .dac_clk_o(axis_red_pitaya_dac_0_dac_clk),
        .dac_dat_o(axis_red_pitaya_dac_0_dac_dat),
        .dac_rst_o(axis_red_pitaya_dac_0_dac_rst),
        .dac_sel_o(axis_red_pitaya_dac_0_dac_sel),
        .dac_wrt_o(axis_red_pitaya_dac_0_dac_wrt),
        .s_axis_tvalid(DataAcquisition_M_AXIS_PORT1_tvalid));
  system_axi_cfg_register_0_0 axi_cfg_register_0
       (.aclk(PS7_FCLK_CLK0),
        .aresetn(PS7_S00_ARESETN),
        .cfg_data(axi_cfg_register_0_cfg_data),
        .s_axi_araddr(PS7_M00_AXI_ARADDR),
        .s_axi_arready(PS7_M00_AXI_ARREADY),
        .s_axi_arvalid(PS7_M00_AXI_ARVALID),
        .s_axi_awaddr(PS7_M00_AXI_AWADDR),
        .s_axi_awready(PS7_M00_AXI_AWREADY),
        .s_axi_awvalid(PS7_M00_AXI_AWVALID),
        .s_axi_bready(PS7_M00_AXI_BREADY),
        .s_axi_bresp(PS7_M00_AXI_BRESP),
        .s_axi_bvalid(PS7_M00_AXI_BVALID),
        .s_axi_rdata(PS7_M00_AXI_RDATA),
        .s_axi_rready(PS7_M00_AXI_RREADY),
        .s_axi_rresp(PS7_M00_AXI_RRESP),
        .s_axi_rvalid(PS7_M00_AXI_RVALID),
        .s_axi_wdata(PS7_M00_AXI_WDATA),
        .s_axi_wready(PS7_M00_AXI_WREADY),
        .s_axi_wstrb(PS7_M00_AXI_WSTRB),
        .s_axi_wvalid(PS7_M00_AXI_WVALID));
  system_brownNoise_0_0 brownNoise_0
       (.clk_i(axis_red_pitaya_adc_0_adc_clk),
        .enable(enableBrown_Dout),
        .gainSpring(gainSpring_Dout),
        .gainStochastic(gainStochastic_Dout),
        .output_o(brownNoise_0_output_o),
        .whiteInput(AWGN_output_o));
  system_xlslice_0_5 enableBrown
       (.Din(axi_cfg_register_0_cfg_data),
        .Dout(enableBrown_Dout));
  system_xlslice_0_4 gainBrown
       (.Din(axi_cfg_register_0_cfg_data),
        .Dout(gainBrown_Dout));
  system_gainBrown_0_1 gainBrown_0
       (.clk_i(axis_red_pitaya_adc_0_adc_clk),
        .gain(gainBrown_Dout),
        .input_i(brownNoise_0_output_o),
        .output_o(gainBrown_0_output_o));
  system_xlslice_0_3 gainSpring
       (.Din(axi_cfg_register_0_cfg_data),
        .Dout(gainSpring_Dout));
  system_xlslice_0_6 gainStochastic
       (.Din(axi_cfg_register_0_cfg_data),
        .Dout(gainStochastic_Dout));
  system_gainBrown_1 gainWhite
       (.Din(axi_cfg_register_0_cfg_data),
        .Dout(gainWhite_Dout));
  system_gainWhite_0_0 gainWhite_0
       (.clk_i(axis_red_pitaya_adc_0_adc_clk),
        .gain(gainWhite_Dout),
        .output_o(gainWhite_0_output_o),
        .whiteInput(AWGN_output_o));
  system_xlconstant_0_3 reset_AWGN
       (.dout(xlconstant_0_dout));
  system_util_ds_buf_1_0 util_ds_buf_1
       (.IBUF_DS_N(daisy_n_i_1),
        .IBUF_DS_P(daisy_p_i_1),
        .IBUF_OUT(util_ds_buf_1_IBUF_OUT));
  system_util_ds_buf_2_0 util_ds_buf_2
       (.OBUF_DS_N(util_ds_buf_2_OBUF_DS_N),
        .OBUF_DS_P(util_ds_buf_2_OBUF_DS_P),
        .OBUF_IN(util_ds_buf_1_IBUF_OUT));
endmodule

module system_ps7_0_axi_periph_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire S00_ACLK_1;
  wire S00_ARESETN_1;
  wire ps7_0_axi_periph_ACLK_net;
  wire ps7_0_axi_periph_ARESETN_net;
  wire [31:0]ps7_0_axi_periph_to_s00_couplers_ARADDR;
  wire [1:0]ps7_0_axi_periph_to_s00_couplers_ARBURST;
  wire [3:0]ps7_0_axi_periph_to_s00_couplers_ARCACHE;
  wire [11:0]ps7_0_axi_periph_to_s00_couplers_ARID;
  wire [3:0]ps7_0_axi_periph_to_s00_couplers_ARLEN;
  wire [1:0]ps7_0_axi_periph_to_s00_couplers_ARLOCK;
  wire [2:0]ps7_0_axi_periph_to_s00_couplers_ARPROT;
  wire [3:0]ps7_0_axi_periph_to_s00_couplers_ARQOS;
  wire ps7_0_axi_periph_to_s00_couplers_ARREADY;
  wire [2:0]ps7_0_axi_periph_to_s00_couplers_ARSIZE;
  wire ps7_0_axi_periph_to_s00_couplers_ARVALID;
  wire [31:0]ps7_0_axi_periph_to_s00_couplers_AWADDR;
  wire [1:0]ps7_0_axi_periph_to_s00_couplers_AWBURST;
  wire [3:0]ps7_0_axi_periph_to_s00_couplers_AWCACHE;
  wire [11:0]ps7_0_axi_periph_to_s00_couplers_AWID;
  wire [3:0]ps7_0_axi_periph_to_s00_couplers_AWLEN;
  wire [1:0]ps7_0_axi_periph_to_s00_couplers_AWLOCK;
  wire [2:0]ps7_0_axi_periph_to_s00_couplers_AWPROT;
  wire [3:0]ps7_0_axi_periph_to_s00_couplers_AWQOS;
  wire ps7_0_axi_periph_to_s00_couplers_AWREADY;
  wire [2:0]ps7_0_axi_periph_to_s00_couplers_AWSIZE;
  wire ps7_0_axi_periph_to_s00_couplers_AWVALID;
  wire [11:0]ps7_0_axi_periph_to_s00_couplers_BID;
  wire ps7_0_axi_periph_to_s00_couplers_BREADY;
  wire [1:0]ps7_0_axi_periph_to_s00_couplers_BRESP;
  wire ps7_0_axi_periph_to_s00_couplers_BVALID;
  wire [31:0]ps7_0_axi_periph_to_s00_couplers_RDATA;
  wire [11:0]ps7_0_axi_periph_to_s00_couplers_RID;
  wire ps7_0_axi_periph_to_s00_couplers_RLAST;
  wire ps7_0_axi_periph_to_s00_couplers_RREADY;
  wire [1:0]ps7_0_axi_periph_to_s00_couplers_RRESP;
  wire ps7_0_axi_periph_to_s00_couplers_RVALID;
  wire [31:0]ps7_0_axi_periph_to_s00_couplers_WDATA;
  wire [11:0]ps7_0_axi_periph_to_s00_couplers_WID;
  wire ps7_0_axi_periph_to_s00_couplers_WLAST;
  wire ps7_0_axi_periph_to_s00_couplers_WREADY;
  wire [3:0]ps7_0_axi_periph_to_s00_couplers_WSTRB;
  wire ps7_0_axi_periph_to_s00_couplers_WVALID;
  wire [31:0]s00_couplers_to_ps7_0_axi_periph_ARADDR;
  wire s00_couplers_to_ps7_0_axi_periph_ARREADY;
  wire s00_couplers_to_ps7_0_axi_periph_ARVALID;
  wire [31:0]s00_couplers_to_ps7_0_axi_periph_AWADDR;
  wire s00_couplers_to_ps7_0_axi_periph_AWREADY;
  wire s00_couplers_to_ps7_0_axi_periph_AWVALID;
  wire s00_couplers_to_ps7_0_axi_periph_BREADY;
  wire [1:0]s00_couplers_to_ps7_0_axi_periph_BRESP;
  wire s00_couplers_to_ps7_0_axi_periph_BVALID;
  wire [31:0]s00_couplers_to_ps7_0_axi_periph_RDATA;
  wire s00_couplers_to_ps7_0_axi_periph_RREADY;
  wire [1:0]s00_couplers_to_ps7_0_axi_periph_RRESP;
  wire s00_couplers_to_ps7_0_axi_periph_RVALID;
  wire [31:0]s00_couplers_to_ps7_0_axi_periph_WDATA;
  wire s00_couplers_to_ps7_0_axi_periph_WREADY;
  wire [3:0]s00_couplers_to_ps7_0_axi_periph_WSTRB;
  wire s00_couplers_to_ps7_0_axi_periph_WVALID;

  assign M00_AXI_araddr[31:0] = s00_couplers_to_ps7_0_axi_periph_ARADDR;
  assign M00_AXI_arvalid = s00_couplers_to_ps7_0_axi_periph_ARVALID;
  assign M00_AXI_awaddr[31:0] = s00_couplers_to_ps7_0_axi_periph_AWADDR;
  assign M00_AXI_awvalid = s00_couplers_to_ps7_0_axi_periph_AWVALID;
  assign M00_AXI_bready = s00_couplers_to_ps7_0_axi_periph_BREADY;
  assign M00_AXI_rready = s00_couplers_to_ps7_0_axi_periph_RREADY;
  assign M00_AXI_wdata[31:0] = s00_couplers_to_ps7_0_axi_periph_WDATA;
  assign M00_AXI_wstrb[3:0] = s00_couplers_to_ps7_0_axi_periph_WSTRB;
  assign M00_AXI_wvalid = s00_couplers_to_ps7_0_axi_periph_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN;
  assign S00_AXI_arready = ps7_0_axi_periph_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = ps7_0_axi_periph_to_s00_couplers_AWREADY;
  assign S00_AXI_bid[11:0] = ps7_0_axi_periph_to_s00_couplers_BID;
  assign S00_AXI_bresp[1:0] = ps7_0_axi_periph_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = ps7_0_axi_periph_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = ps7_0_axi_periph_to_s00_couplers_RDATA;
  assign S00_AXI_rid[11:0] = ps7_0_axi_periph_to_s00_couplers_RID;
  assign S00_AXI_rlast = ps7_0_axi_periph_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = ps7_0_axi_periph_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = ps7_0_axi_periph_to_s00_couplers_RVALID;
  assign S00_AXI_wready = ps7_0_axi_periph_to_s00_couplers_WREADY;
  assign ps7_0_axi_periph_ACLK_net = M00_ACLK;
  assign ps7_0_axi_periph_ARESETN_net = M00_ARESETN;
  assign ps7_0_axi_periph_to_s00_couplers_ARADDR = S00_AXI_araddr[31:0];
  assign ps7_0_axi_periph_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign ps7_0_axi_periph_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign ps7_0_axi_periph_to_s00_couplers_ARID = S00_AXI_arid[11:0];
  assign ps7_0_axi_periph_to_s00_couplers_ARLEN = S00_AXI_arlen[3:0];
  assign ps7_0_axi_periph_to_s00_couplers_ARLOCK = S00_AXI_arlock[1:0];
  assign ps7_0_axi_periph_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign ps7_0_axi_periph_to_s00_couplers_ARQOS = S00_AXI_arqos[3:0];
  assign ps7_0_axi_periph_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign ps7_0_axi_periph_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign ps7_0_axi_periph_to_s00_couplers_AWADDR = S00_AXI_awaddr[31:0];
  assign ps7_0_axi_periph_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign ps7_0_axi_periph_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign ps7_0_axi_periph_to_s00_couplers_AWID = S00_AXI_awid[11:0];
  assign ps7_0_axi_periph_to_s00_couplers_AWLEN = S00_AXI_awlen[3:0];
  assign ps7_0_axi_periph_to_s00_couplers_AWLOCK = S00_AXI_awlock[1:0];
  assign ps7_0_axi_periph_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign ps7_0_axi_periph_to_s00_couplers_AWQOS = S00_AXI_awqos[3:0];
  assign ps7_0_axi_periph_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign ps7_0_axi_periph_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign ps7_0_axi_periph_to_s00_couplers_BREADY = S00_AXI_bready;
  assign ps7_0_axi_periph_to_s00_couplers_RREADY = S00_AXI_rready;
  assign ps7_0_axi_periph_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign ps7_0_axi_periph_to_s00_couplers_WID = S00_AXI_wid[11:0];
  assign ps7_0_axi_periph_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign ps7_0_axi_periph_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign ps7_0_axi_periph_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign s00_couplers_to_ps7_0_axi_periph_ARREADY = M00_AXI_arready;
  assign s00_couplers_to_ps7_0_axi_periph_AWREADY = M00_AXI_awready;
  assign s00_couplers_to_ps7_0_axi_periph_BRESP = M00_AXI_bresp[1:0];
  assign s00_couplers_to_ps7_0_axi_periph_BVALID = M00_AXI_bvalid;
  assign s00_couplers_to_ps7_0_axi_periph_RDATA = M00_AXI_rdata[31:0];
  assign s00_couplers_to_ps7_0_axi_periph_RRESP = M00_AXI_rresp[1:0];
  assign s00_couplers_to_ps7_0_axi_periph_RVALID = M00_AXI_rvalid;
  assign s00_couplers_to_ps7_0_axi_periph_WREADY = M00_AXI_wready;
  s00_couplers_imp_15HE6GA s00_couplers
       (.M_ACLK(ps7_0_axi_periph_ACLK_net),
        .M_ARESETN(ps7_0_axi_periph_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_ps7_0_axi_periph_ARADDR),
        .M_AXI_arready(s00_couplers_to_ps7_0_axi_periph_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_ps7_0_axi_periph_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_ps7_0_axi_periph_AWADDR),
        .M_AXI_awready(s00_couplers_to_ps7_0_axi_periph_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_ps7_0_axi_periph_AWVALID),
        .M_AXI_bready(s00_couplers_to_ps7_0_axi_periph_BREADY),
        .M_AXI_bresp(s00_couplers_to_ps7_0_axi_periph_BRESP),
        .M_AXI_bvalid(s00_couplers_to_ps7_0_axi_periph_BVALID),
        .M_AXI_rdata(s00_couplers_to_ps7_0_axi_periph_RDATA),
        .M_AXI_rready(s00_couplers_to_ps7_0_axi_periph_RREADY),
        .M_AXI_rresp(s00_couplers_to_ps7_0_axi_periph_RRESP),
        .M_AXI_rvalid(s00_couplers_to_ps7_0_axi_periph_RVALID),
        .M_AXI_wdata(s00_couplers_to_ps7_0_axi_periph_WDATA),
        .M_AXI_wready(s00_couplers_to_ps7_0_axi_periph_WREADY),
        .M_AXI_wstrb(s00_couplers_to_ps7_0_axi_periph_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_ps7_0_axi_periph_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_araddr(ps7_0_axi_periph_to_s00_couplers_ARADDR),
        .S_AXI_arburst(ps7_0_axi_periph_to_s00_couplers_ARBURST),
        .S_AXI_arcache(ps7_0_axi_periph_to_s00_couplers_ARCACHE),
        .S_AXI_arid(ps7_0_axi_periph_to_s00_couplers_ARID),
        .S_AXI_arlen(ps7_0_axi_periph_to_s00_couplers_ARLEN),
        .S_AXI_arlock(ps7_0_axi_periph_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(ps7_0_axi_periph_to_s00_couplers_ARPROT),
        .S_AXI_arqos(ps7_0_axi_periph_to_s00_couplers_ARQOS),
        .S_AXI_arready(ps7_0_axi_periph_to_s00_couplers_ARREADY),
        .S_AXI_arsize(ps7_0_axi_periph_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(ps7_0_axi_periph_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(ps7_0_axi_periph_to_s00_couplers_AWADDR),
        .S_AXI_awburst(ps7_0_axi_periph_to_s00_couplers_AWBURST),
        .S_AXI_awcache(ps7_0_axi_periph_to_s00_couplers_AWCACHE),
        .S_AXI_awid(ps7_0_axi_periph_to_s00_couplers_AWID),
        .S_AXI_awlen(ps7_0_axi_periph_to_s00_couplers_AWLEN),
        .S_AXI_awlock(ps7_0_axi_periph_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(ps7_0_axi_periph_to_s00_couplers_AWPROT),
        .S_AXI_awqos(ps7_0_axi_periph_to_s00_couplers_AWQOS),
        .S_AXI_awready(ps7_0_axi_periph_to_s00_couplers_AWREADY),
        .S_AXI_awsize(ps7_0_axi_periph_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(ps7_0_axi_periph_to_s00_couplers_AWVALID),
        .S_AXI_bid(ps7_0_axi_periph_to_s00_couplers_BID),
        .S_AXI_bready(ps7_0_axi_periph_to_s00_couplers_BREADY),
        .S_AXI_bresp(ps7_0_axi_periph_to_s00_couplers_BRESP),
        .S_AXI_bvalid(ps7_0_axi_periph_to_s00_couplers_BVALID),
        .S_AXI_rdata(ps7_0_axi_periph_to_s00_couplers_RDATA),
        .S_AXI_rid(ps7_0_axi_periph_to_s00_couplers_RID),
        .S_AXI_rlast(ps7_0_axi_periph_to_s00_couplers_RLAST),
        .S_AXI_rready(ps7_0_axi_periph_to_s00_couplers_RREADY),
        .S_AXI_rresp(ps7_0_axi_periph_to_s00_couplers_RRESP),
        .S_AXI_rvalid(ps7_0_axi_periph_to_s00_couplers_RVALID),
        .S_AXI_wdata(ps7_0_axi_periph_to_s00_couplers_WDATA),
        .S_AXI_wid(ps7_0_axi_periph_to_s00_couplers_WID),
        .S_AXI_wlast(ps7_0_axi_periph_to_s00_couplers_WLAST),
        .S_AXI_wready(ps7_0_axi_periph_to_s00_couplers_WREADY),
        .S_AXI_wstrb(ps7_0_axi_periph_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(ps7_0_axi_periph_to_s00_couplers_WVALID));
endmodule
