# Risc V VHDL 5 Stages Pipeline

![image (3)](https://github.com/user-attachments/assets/323dff06-e9e8-466a-80a0-488c203bee9c)
