// Seed: 4145293991
module module_0 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    input wor id_3,
    output tri1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wand id_7,
    output supply1 id_8,
    input wire id_9,
    input tri0 id_10,
    input supply0 id_11,
    output wire id_12,
    input wand id_13
    , id_15
);
  wire id_16;
  wire id_17;
  wire id_18;
  assign id_8 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    output wire id_4,
    input wire id_5,
    input uwire id_6
);
  wire id_8;
  wire id_9;
  module_0(
      id_0, id_5, id_1, id_0, id_3, id_5, id_6, id_6, id_3, id_0, id_6, id_0, id_2, id_6
  );
endmodule
