DECL|AHBCLKDivider|member|uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
DECL|APB1CLKDivider|member|uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
DECL|APB2CLKDivider|member|uint32_t APB2CLKDivider; /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
DECL|FLASHSIZE_BASE_ADDRESS|macro|FLASHSIZE_BASE_ADDRESS
DECL|LL_GetFlashSize|function|__STATIC_INLINE uint32_t LL_GetFlashSize(void)
DECL|LL_GetPackageType|function|__STATIC_INLINE uint32_t LL_GetPackageType(void)
DECL|LL_GetUID_Word0|function|__STATIC_INLINE uint32_t LL_GetUID_Word0(void)
DECL|LL_GetUID_Word1|function|__STATIC_INLINE uint32_t LL_GetUID_Word1(void)
DECL|LL_GetUID_Word2|function|__STATIC_INLINE uint32_t LL_GetUID_Word2(void)
DECL|LL_InitTick|function|__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
DECL|LL_MAX_DELAY|macro|LL_MAX_DELAY
DECL|LL_UTILS_ClkInitTypeDef|typedef|} LL_UTILS_ClkInitTypeDef;
DECL|LL_UTILS_HSEBYPASS_OFF|macro|LL_UTILS_HSEBYPASS_OFF
DECL|LL_UTILS_HSEBYPASS_ON|macro|LL_UTILS_HSEBYPASS_ON
DECL|LL_UTILS_PACKAGETYPE_BGA132|macro|LL_UTILS_PACKAGETYPE_BGA132
DECL|LL_UTILS_PACKAGETYPE_LQFP100|macro|LL_UTILS_PACKAGETYPE_LQFP100
DECL|LL_UTILS_PACKAGETYPE_LQFP144_CSP72|macro|LL_UTILS_PACKAGETYPE_LQFP144_CSP72
DECL|LL_UTILS_PACKAGETYPE_LQFP48|macro|LL_UTILS_PACKAGETYPE_LQFP48
DECL|LL_UTILS_PACKAGETYPE_LQFP64|macro|LL_UTILS_PACKAGETYPE_LQFP64
DECL|LL_UTILS_PACKAGETYPE_UFBGA100|macro|LL_UTILS_PACKAGETYPE_UFBGA100
DECL|LL_UTILS_PACKAGETYPE_UFBGA169|macro|LL_UTILS_PACKAGETYPE_UFBGA169
DECL|LL_UTILS_PACKAGETYPE_UFBGA64|macro|LL_UTILS_PACKAGETYPE_UFBGA64
DECL|LL_UTILS_PACKAGETYPE_UFQFPN32|macro|LL_UTILS_PACKAGETYPE_UFQFPN32
DECL|LL_UTILS_PACKAGETYPE_UFQFPN48|macro|LL_UTILS_PACKAGETYPE_UFQFPN48
DECL|LL_UTILS_PACKAGETYPE_WLCSP49|macro|LL_UTILS_PACKAGETYPE_WLCSP49
DECL|LL_UTILS_PACKAGETYPE_WLCSP64|macro|LL_UTILS_PACKAGETYPE_WLCSP64
DECL|LL_UTILS_PLLInitTypeDef|typedef|} LL_UTILS_PLLInitTypeDef;
DECL|PACKAGE_BASE_ADDRESS|macro|PACKAGE_BASE_ADDRESS
DECL|PLLM|member|uint32_t PLLM; /*!< Division factor for PLL VCO input clock.
DECL|PLLN|member|uint32_t PLLN; /*!< Multiplication factor for PLL VCO output clock.
DECL|PLLR|member|uint32_t PLLR; /*!< Division for the main system clock.
DECL|UID_BASE_ADDRESS|macro|UID_BASE_ADDRESS
DECL|__STM32L4xx_LL_UTILS_H|macro|__STM32L4xx_LL_UTILS_H
