read_verilog Mrf.v
rename top gate
write_blif Mrf.blif