$date
	Tue Apr 02 19:10:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module slt_tb $end
$var wire 32 ! out [31:0] $end
$var reg 1 " a $end
$var reg 1 # alu0 $end
$var reg 1 $ alu1 $end
$var reg 1 % b $end
$var reg 1 & sumN $end
$scope module slt1 $end
$var wire 1 " a $end
$var wire 1 # alu0 $end
$var wire 1 $ alu1 $end
$var wire 1 ' and1 $end
$var wire 1 ( and2 $end
$var wire 1 % b $end
$var wire 1 ) not1 $end
$var wire 1 & sumN $end
$var wire 1 * xor1 $end
$var wire 1 + xor2 $end
$var wire 1 , xor3 $end
$var wire 1 - xor4 $end
$var wire 1 . xorNot $end
$var wire 32 / out [31:0] $end
$scope module z $end
$var wire 1 - a $end
$var reg 32 0 out [31:0] $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 1
b0 0
b0 /
1.
0-
0,
0+
0*
1)
0(
0'
0&
0%
0$
0#
0"
b0 !
$end
#1
0.
1+
1*
1%
#2
b1 !
b1 /
b1 0
b100000 1
1-
1(
1'
0.
0*
1+
1,
0%
1"
#3
b0 !
b0 /
b0 0
b100000 1
0-
0(
1.
0'
0+
1*
1%
