cell 1 BUFX2:BUFX2_insert39
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[11] layer 1 -80 -70
pin name Y signal sel_B_11_bF$buf0 layer 1 85 0
cell 2 BUFX2:BUFX2_insert38
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[11] layer 1 -80 -70
pin name Y signal sel_B_11_bF$buf1 layer 1 85 0
cell 3 BUFX2:BUFX2_insert37
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[11] layer 1 -80 -70
pin name Y signal sel_B_11_bF$buf2 layer 1 85 0
cell 4 BUFX2:BUFX2_insert36
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[11] layer 1 -80 -70
pin name Y signal sel_B_11_bF$buf3 layer 1 85 0
cell 5 BUFX2:BUFX2_insert35
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[11] layer 1 -80 -70
pin name Y signal sel_B_11_bF$buf4 layer 1 85 0
cell 6 BUFX2:BUFX2_insert34
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[2] layer 1 -80 -70
pin name Y signal sel_A_2_bF$buf0 layer 1 85 0
cell 7 BUFX2:BUFX2_insert33
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[2] layer 1 -80 -70
pin name Y signal sel_A_2_bF$buf1 layer 1 85 0
cell 8 BUFX2:BUFX2_insert32
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[2] layer 1 -80 -70
pin name Y signal sel_A_2_bF$buf2 layer 1 85 0
cell 9 BUFX2:BUFX2_insert31
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[2] layer 1 -80 -70
pin name Y signal sel_A_2_bF$buf3 layer 1 85 0
cell 10 BUFX2:BUFX2_insert30
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[2] layer 1 -80 -70
pin name Y signal sel_A_2_bF$buf4 layer 1 85 0
cell 11 BUFX2:BUFX2_insert29
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[5] layer 1 -80 -70
pin name Y signal sel_A_5_bF$buf0 layer 1 85 0
cell 12 BUFX2:BUFX2_insert28
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[5] layer 1 -80 -70
pin name Y signal sel_A_5_bF$buf1 layer 1 85 0
cell 13 BUFX2:BUFX2_insert27
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[5] layer 1 -80 -70
pin name Y signal sel_A_5_bF$buf2 layer 1 85 0
cell 14 BUFX2:BUFX2_insert26
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[5] layer 1 -80 -70
pin name Y signal sel_A_5_bF$buf3 layer 1 85 0
cell 15 BUFX2:BUFX2_insert25
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[5] layer 1 -80 -70
pin name Y signal sel_A_5_bF$buf4 layer 1 85 0
cell 16 BUFX2:BUFX2_insert24
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[2] layer 1 -80 -70
pin name Y signal sel_B_2_bF$buf0 layer 1 85 0
cell 17 BUFX2:BUFX2_insert23
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[2] layer 1 -80 -70
pin name Y signal sel_B_2_bF$buf1 layer 1 85 0
cell 18 BUFX2:BUFX2_insert22
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[2] layer 1 -80 -70
pin name Y signal sel_B_2_bF$buf2 layer 1 85 0
cell 19 BUFX2:BUFX2_insert21
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[2] layer 1 -80 -70
pin name Y signal sel_B_2_bF$buf3 layer 1 85 0
cell 20 BUFX2:BUFX2_insert20
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[2] layer 1 -80 -70
pin name Y signal sel_B_2_bF$buf4 layer 1 85 0
cell 21 BUFX2:BUFX2_insert19
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[8] layer 1 -80 -70
pin name Y signal sel_A_8_bF$buf0 layer 1 85 0
cell 22 BUFX2:BUFX2_insert18
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[8] layer 1 -80 -70
pin name Y signal sel_A_8_bF$buf1 layer 1 85 0
cell 23 BUFX2:BUFX2_insert17
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[8] layer 1 -80 -70
pin name Y signal sel_A_8_bF$buf2 layer 1 85 0
cell 24 BUFX2:BUFX2_insert16
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[8] layer 1 -80 -70
pin name Y signal sel_A_8_bF$buf3 layer 1 85 0
cell 25 BUFX2:BUFX2_insert15
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[8] layer 1 -80 -70
pin name Y signal sel_A_8_bF$buf4 layer 1 85 0
cell 26 BUFX2:BUFX2_insert14
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[5] layer 1 -80 -70
pin name Y signal sel_B_5_bF$buf0 layer 1 85 0
cell 27 BUFX2:BUFX2_insert13
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[5] layer 1 -80 -70
pin name Y signal sel_B_5_bF$buf1 layer 1 85 0
cell 28 BUFX2:BUFX2_insert12
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[5] layer 1 -80 -70
pin name Y signal sel_B_5_bF$buf2 layer 1 85 0
cell 29 BUFX2:BUFX2_insert11
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[5] layer 1 -80 -70
pin name Y signal sel_B_5_bF$buf3 layer 1 85 0
cell 30 BUFX2:BUFX2_insert10
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[5] layer 1 -80 -70
pin name Y signal sel_B_5_bF$buf4 layer 1 85 0
cell 31 BUFX2:BUFX2_insert9
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[8] layer 1 -80 -70
pin name Y signal sel_B_8_bF$buf0 layer 1 85 0
cell 32 BUFX2:BUFX2_insert8
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[8] layer 1 -80 -70
pin name Y signal sel_B_8_bF$buf1 layer 1 85 0
cell 33 BUFX2:BUFX2_insert7
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[8] layer 1 -80 -70
pin name Y signal sel_B_8_bF$buf2 layer 1 85 0
cell 34 BUFX2:BUFX2_insert6
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[8] layer 1 -80 -70
pin name Y signal sel_B_8_bF$buf3 layer 1 85 0
cell 35 BUFX2:BUFX2_insert5
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[8] layer 1 -80 -70
pin name Y signal sel_B_8_bF$buf4 layer 1 85 0
cell 36 BUFX2:BUFX2_insert4
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[11] layer 1 -80 -70
pin name Y signal sel_A_11_bF$buf0 layer 1 85 0
cell 37 BUFX2:BUFX2_insert3
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[11] layer 1 -80 -70
pin name Y signal sel_A_11_bF$buf1 layer 1 85 0
cell 38 BUFX2:BUFX2_insert2
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[11] layer 1 -80 -70
pin name Y signal sel_A_11_bF$buf2 layer 1 85 0
cell 39 BUFX2:BUFX2_insert1
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[11] layer 1 -80 -70
pin name Y signal sel_A_11_bF$buf3 layer 1 85 0
cell 40 BUFX2:BUFX2_insert0
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[11] layer 1 -80 -70
pin name Y signal sel_A_11_bF$buf4 layer 1 85 0
cell 41 NAND2X1:_1000_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _469_ layer 1 80 70
pin name Y signal _470_ layer 1 50 -340
cell 42 NAND3X1:_1001_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _468_ layer 1 -20 -50
pin name C signal _470_ layer 1 40 130
pin name Y signal _471_ layer 1 -40 340
cell 43 INVX1:_1002_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[12] layer 1 -40 -270
pin name Y signal _472_ layer 1 40 0
cell 44 NAND2X1:_1003_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[28] layer 1 80 70
pin name Y signal _473_ layer 1 50 -340
cell 45 OAI21X1:_1004_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _472_ layer 1 -80 -165
pin_group
pin name sel_B_8_bF$pin/B signal sel_B_8_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _473_ layer 1 80 150
pin name Y signal _474_ layer 1 25 -50
cell 46 NAND2X1:_1005_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[7] layer 1 -80 -170
pin name B signal _474_ layer 1 80 70
pin name Y signal _475_ layer 1 50 -340
cell 47 NAND3X1:_1006_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[6] layer 1 -120 30
pin name B signal _471_ layer 1 -20 -50
pin name C signal _475_ layer 1 40 130
pin name Y signal _476_ layer 1 -40 340
cell 48 NAND3X1:_1007_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _456_ layer 1 -120 30
pin name B signal _467_ layer 1 -20 -50
pin name C signal _476_ layer 1 40 130
pin name Y signal _477_ layer 1 -40 340
cell 49 INVX2:_1008_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal sel_A[6] layer 1 -40 -170
pin name Y signal _320_ layer 1 40 0
cell 50 INVX4:_1009_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[7] layer 1 -80 -170
pin name Y signal _321_ layer 1 0 0
cell 51 OR2X2:_1010_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_A[0] layer 1 -120 -270
pin_group
pin name sel_A_8_bF$pin/B signal sel_A_8_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _322_ layer 1 120 -50
cell 52 INVX1:_1011_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[16] layer 1 -40 -270
pin name Y signal _323_ layer 1 40 0
cell 53 NAND2X1:_1012_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _323_ layer 1 80 70
pin name Y signal _324_ layer 1 50 -340
cell 54 NAND3X1:_1013_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _322_ layer 1 -20 -50
pin name C signal _324_ layer 1 40 130
pin name Y signal _325_ layer 1 -40 340
cell 55 INVX1:_1014_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[24] layer 1 -40 -270
pin name Y signal _326_ layer 1 40 0
cell 56 NAND2X1:_1015_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _326_ layer 1 80 70
pin name Y signal _327_ layer 1 50 -340
cell 57 OR2X2:_1016_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[8] layer 1 -20 -110
pin name Y signal _328_ layer 1 120 -50
cell 58 NAND3X1:_1017_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[7] layer 1 -120 30
pin name B signal _328_ layer 1 -20 -50
pin name C signal _327_ layer 1 40 130
pin name Y signal _329_ layer 1 -40 340
cell 59 NAND3X1:_1018_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _320_ layer 1 -120 30
pin name B signal _325_ layer 1 -20 -50
pin name C signal _329_ layer 1 40 130
pin name Y signal _330_ layer 1 -40 340
cell 60 OR2X2:_1019_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[4] layer 1 -20 -110
pin name Y signal _331_ layer 1 120 -50
cell 61 INVX1:_1020_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[20] layer 1 -40 -270
pin name Y signal _332_ layer 1 40 0
cell 62 NAND2X1:_1021_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _332_ layer 1 80 70
pin name Y signal _333_ layer 1 50 -340
cell 63 NAND3X1:_1022_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _331_ layer 1 -20 -50
pin name C signal _333_ layer 1 40 130
pin name Y signal _334_ layer 1 -40 340
cell 64 INVX1:_1023_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[12] layer 1 -40 -270
pin name Y signal _335_ layer 1 40 0
cell 65 NAND2X1:_1024_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[28] layer 1 80 70
pin name Y signal _336_ layer 1 50 -340
cell 66 OAI21X1:_1025_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _335_ layer 1 -80 -165
pin_group
pin name sel_A_8_bF$pin/B signal sel_A_8_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _336_ layer 1 80 150
pin name Y signal _337_ layer 1 25 -50
cell 67 NAND2X1:_1026_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[7] layer 1 -80 -170
pin name B signal _337_ layer 1 80 70
pin name Y signal _338_ layer 1 50 -340
cell 68 NAND3X1:_1027_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[6] layer 1 -120 30
pin name B signal _334_ layer 1 -20 -50
pin name C signal _338_ layer 1 40 130
pin name Y signal _339_ layer 1 -40 340
cell 69 NAND3X1:_1028_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[2] layer 1 -120 30
pin name B signal _330_ layer 1 -20 -50
pin name C signal _339_ layer 1 40 130
pin name Y signal _340_ layer 1 -40 340
cell 70 AOI21X1:_1029_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _477_ layer 1 -80 -35
pin name B signal _340_ layer 1 -40 -130
pin name C signal _455_ layer 1 120 -250
pin name Y signal _319_[0] layer 1 40 -340
cell 71 OR2X2:_1030_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[1] layer 1 -20 -110
pin name Y signal _341_ layer 1 120 -50
cell 72 INVX1:_1031_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[17] layer 1 -40 -270
pin name Y signal _342_ layer 1 40 0
cell 73 NAND2X1:_1032_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _342_ layer 1 80 70
pin name Y signal _343_ layer 1 50 -340
cell 74 NAND3X1:_1033_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _341_ layer 1 -20 -50
pin name C signal _343_ layer 1 40 130
pin name Y signal _344_ layer 1 -40 340
cell 75 INVX1:_1034_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[25] layer 1 -40 -270
pin name Y signal _345_ layer 1 40 0
cell 76 NAND2X1:_1035_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _345_ layer 1 80 70
pin name Y signal _346_ layer 1 50 -340
cell 77 OR2X2:_1036_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[9] layer 1 -20 -110
pin name Y signal _347_ layer 1 120 -50
cell 78 NAND3X1:_1037_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[7] layer 1 -120 30
pin name B signal _347_ layer 1 -20 -50
pin name C signal _346_ layer 1 40 130
pin name Y signal _348_ layer 1 -40 340
cell 79 NAND3X1:_1038_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _457_ layer 1 -120 30
pin name B signal _344_ layer 1 -20 -50
pin name C signal _348_ layer 1 40 130
pin name Y signal _349_ layer 1 -40 340
cell 80 OR2X2:_1039_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[5] layer 1 -20 -110
pin name Y signal _350_ layer 1 120 -50
cell 81 INVX1:_1040_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[21] layer 1 -40 -270
pin name Y signal _351_ layer 1 40 0
cell 82 NAND2X1:_1041_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _351_ layer 1 80 70
pin name Y signal _352_ layer 1 50 -340
cell 83 NAND3X1:_1042_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _350_ layer 1 -20 -50
pin name C signal _352_ layer 1 40 130
pin name Y signal _353_ layer 1 -40 340
cell 84 INVX1:_1043_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[13] layer 1 -40 -270
pin name Y signal _354_ layer 1 40 0
cell 85 NAND2X1:_1044_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[29] layer 1 80 70
pin name Y signal _355_ layer 1 50 -340
cell 86 OAI21X1:_1045_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _354_ layer 1 -80 -165
pin_group
pin name sel_B_8_bF$pin/B signal sel_B_8_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _355_ layer 1 80 150
pin name Y signal _356_ layer 1 25 -50
cell 87 NAND2X1:_1046_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[7] layer 1 -80 -170
pin name B signal _356_ layer 1 80 70
pin name Y signal _357_ layer 1 50 -340
cell 88 NAND3X1:_1047_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[6] layer 1 -120 30
pin name B signal _353_ layer 1 -20 -50
pin name C signal _357_ layer 1 40 130
pin name Y signal _358_ layer 1 -40 340
cell 89 NAND3X1:_1048_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _456_ layer 1 -120 30
pin name B signal _349_ layer 1 -20 -50
pin name C signal _358_ layer 1 40 130
pin name Y signal _359_ layer 1 -40 340
cell 90 OR2X2:_1049_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[1] layer 1 -20 -110
pin name Y signal _360_ layer 1 120 -50
cell 91 INVX1:_1050_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[17] layer 1 -40 -270
pin name Y signal _361_ layer 1 40 0
cell 92 NAND2X1:_1051_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _361_ layer 1 80 70
pin name Y signal _362_ layer 1 50 -340
cell 93 NAND3X1:_1052_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _360_ layer 1 -20 -50
pin name C signal _362_ layer 1 40 130
pin name Y signal _363_ layer 1 -40 340
cell 94 INVX1:_1053_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[25] layer 1 -40 -270
pin name Y signal _364_ layer 1 40 0
cell 95 NAND2X1:_1054_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _364_ layer 1 80 70
pin name Y signal _365_ layer 1 50 -340
cell 96 OR2X2:_1055_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[9] layer 1 -20 -110
pin name Y signal _366_ layer 1 120 -50
cell 97 NAND3X1:_1056_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[7] layer 1 -120 30
pin name B signal _366_ layer 1 -20 -50
pin name C signal _365_ layer 1 40 130
pin name Y signal _367_ layer 1 -40 340
cell 98 NAND3X1:_1057_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _320_ layer 1 -120 30
pin name B signal _363_ layer 1 -20 -50
pin name C signal _367_ layer 1 40 130
pin name Y signal _368_ layer 1 -40 340
cell 99 OR2X2:_1058_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[5] layer 1 -20 -110
pin name Y signal _369_ layer 1 120 -50
cell 100 INVX1:_1059_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[21] layer 1 -40 -270
pin name Y signal _370_ layer 1 40 0
cell 101 NAND2X1:_1060_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _370_ layer 1 80 70
pin name Y signal _371_ layer 1 50 -340
cell 102 NAND3X1:_1061_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _369_ layer 1 -20 -50
pin name C signal _371_ layer 1 40 130
pin name Y signal _372_ layer 1 -40 340
cell 103 INVX1:_1062_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[13] layer 1 -40 -270
pin name Y signal _373_ layer 1 40 0
cell 104 NAND2X1:_1063_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[29] layer 1 80 70
pin name Y signal _374_ layer 1 50 -340
cell 105 OAI21X1:_1064_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _373_ layer 1 -80 -165
pin_group
pin name sel_A_8_bF$pin/B signal sel_A_8_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _374_ layer 1 80 150
pin name Y signal _375_ layer 1 25 -50
cell 106 NAND2X1:_1065_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[7] layer 1 -80 -170
pin name B signal _375_ layer 1 80 70
pin name Y signal _376_ layer 1 50 -340
cell 107 NAND3X1:_1066_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[6] layer 1 -120 30
pin name B signal _372_ layer 1 -20 -50
pin name C signal _376_ layer 1 40 130
pin name Y signal _377_ layer 1 -40 340
cell 108 NAND3X1:_1067_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[2] layer 1 -120 30
pin name B signal _368_ layer 1 -20 -50
pin name C signal _377_ layer 1 40 130
pin name Y signal _378_ layer 1 -40 340
cell 109 AOI21X1:_1068_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _359_ layer 1 -80 -35
pin name B signal _378_ layer 1 -40 -130
pin name C signal _455_ layer 1 120 -250
pin name Y signal _319_[1] layer 1 40 -340
cell 110 OR2X2:_1069_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[2] layer 1 -20 -110
pin name Y signal _379_ layer 1 120 -50
cell 111 INVX1:_1070_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[18] layer 1 -40 -270
pin name Y signal _380_ layer 1 40 0
cell 112 NAND2X1:_1071_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _380_ layer 1 80 70
pin name Y signal _381_ layer 1 50 -340
cell 113 NAND3X1:_1072_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _379_ layer 1 -20 -50
pin name C signal _381_ layer 1 40 130
pin name Y signal _382_ layer 1 -40 340
cell 114 INVX1:_1073_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[26] layer 1 -40 -270
pin name Y signal _383_ layer 1 40 0
cell 115 NAND2X1:_1074_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _383_ layer 1 80 70
pin name Y signal _384_ layer 1 50 -340
cell 116 OR2X2:_1075_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[10] layer 1 -20 -110
pin name Y signal _385_ layer 1 120 -50
cell 117 NAND3X1:_1076_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[7] layer 1 -120 30
pin name B signal _385_ layer 1 -20 -50
pin name C signal _384_ layer 1 40 130
pin name Y signal _386_ layer 1 -40 340
cell 118 NAND3X1:_1077_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _457_ layer 1 -120 30
pin name B signal _382_ layer 1 -20 -50
pin name C signal _386_ layer 1 40 130
pin name Y signal _387_ layer 1 -40 340
cell 119 OR2X2:_1078_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[6] layer 1 -20 -110
pin name Y signal _388_ layer 1 120 -50
cell 120 INVX1:_1079_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[22] layer 1 -40 -270
pin name Y signal _389_ layer 1 40 0
cell 121 NAND2X1:_1080_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _389_ layer 1 80 70
pin name Y signal _390_ layer 1 50 -340
cell 122 NAND3X1:_1081_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _388_ layer 1 -20 -50
pin name C signal _390_ layer 1 40 130
pin name Y signal _391_ layer 1 -40 340
cell 123 INVX1:_1082_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[14] layer 1 -40 -270
pin name Y signal _392_ layer 1 40 0
cell 124 NAND2X1:_1083_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[30] layer 1 80 70
pin name Y signal _393_ layer 1 50 -340
cell 125 OAI21X1:_1084_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _392_ layer 1 -80 -165
pin_group
pin name sel_B_8_bF$pin/B signal sel_B_8_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _393_ layer 1 80 150
pin name Y signal _394_ layer 1 25 -50
cell 126 NAND2X1:_1085_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[7] layer 1 -80 -170
pin name B signal _394_ layer 1 80 70
pin name Y signal _395_ layer 1 50 -340
cell 127 NAND3X1:_1086_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[6] layer 1 -120 30
pin name B signal _391_ layer 1 -20 -50
pin name C signal _395_ layer 1 40 130
pin name Y signal _396_ layer 1 -40 340
cell 128 NAND3X1:_1087_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _456_ layer 1 -120 30
pin name B signal _387_ layer 1 -20 -50
pin name C signal _396_ layer 1 40 130
pin name Y signal _397_ layer 1 -40 340
cell 129 OR2X2:_1088_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[6] layer 1 -20 -110
pin name Y signal _398_ layer 1 120 -50
cell 130 INVX1:_1089_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[22] layer 1 -40 -270
pin name Y signal _399_ layer 1 40 0
cell 131 NAND2X1:_1090_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _399_ layer 1 80 70
pin name Y signal _400_ layer 1 50 -340
cell 132 NAND3X1:_1091_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _398_ layer 1 -20 -50
pin name C signal _400_ layer 1 40 130
pin name Y signal _401_ layer 1 -40 340
cell 133 INVX1:_1092_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[30] layer 1 -40 -270
pin name Y signal _402_ layer 1 40 0
cell 134 NAND2X1:_1093_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _402_ layer 1 80 70
pin name Y signal _403_ layer 1 50 -340
cell 135 OR2X2:_1094_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[14] layer 1 -20 -110
pin name Y signal _404_ layer 1 120 -50
cell 136 NAND3X1:_1095_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[7] layer 1 -120 30
pin name B signal _404_ layer 1 -20 -50
pin name C signal _403_ layer 1 40 130
pin name Y signal _405_ layer 1 -40 340
cell 137 NAND3X1:_1096_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[6] layer 1 -120 30
pin name B signal _401_ layer 1 -20 -50
pin name C signal _405_ layer 1 40 130
pin name Y signal _406_ layer 1 -40 340
cell 138 OR2X2:_1097_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[2] layer 1 -20 -110
pin name Y signal _407_ layer 1 120 -50
cell 139 INVX1:_1098_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[18] layer 1 -40 -270
pin name Y signal _408_ layer 1 40 0
cell 140 NAND2X1:_1099_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _408_ layer 1 80 70
pin name Y signal _409_ layer 1 50 -340
cell 141 NAND3X1:_1100_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _407_ layer 1 -20 -50
pin name C signal _409_ layer 1 40 130
pin name Y signal _410_ layer 1 -40 340
cell 142 INVX1:_1101_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[10] layer 1 -40 -270
pin name Y signal _411_ layer 1 40 0
cell 143 NAND2X1:_1102_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[26] layer 1 80 70
pin name Y signal _412_ layer 1 50 -340
cell 144 OAI21X1:_1103_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _411_ layer 1 -80 -165
pin_group
pin name sel_A_8_bF$pin/B signal sel_A_8_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _412_ layer 1 80 150
pin name Y signal _413_ layer 1 25 -50
cell 145 NAND2X1:_1104_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[7] layer 1 -80 -170
pin name B signal _413_ layer 1 80 70
pin name Y signal _414_ layer 1 50 -340
cell 146 NAND3X1:_1105_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _320_ layer 1 -120 30
pin name B signal _410_ layer 1 -20 -50
pin name C signal _414_ layer 1 40 130
pin name Y signal _415_ layer 1 -40 340
cell 147 NAND3X1:_1106_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[2] layer 1 -120 30
pin name B signal _406_ layer 1 -20 -50
pin name C signal _415_ layer 1 40 130
pin name Y signal _416_ layer 1 -40 340
cell 148 AOI21X1:_1107_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _397_ layer 1 -80 -35
pin name B signal _416_ layer 1 -40 -130
pin name C signal _455_ layer 1 120 -250
pin name Y signal _319_[2] layer 1 40 -340
cell 149 OR2X2:_1108_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[3] layer 1 -20 -110
pin name Y signal _417_ layer 1 120 -50
cell 150 INVX1:_1109_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[19] layer 1 -40 -270
pin name Y signal _418_ layer 1 40 0
cell 151 NAND2X1:_1110_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _418_ layer 1 80 70
pin name Y signal _419_ layer 1 50 -340
cell 152 NAND3X1:_1111_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _417_ layer 1 -20 -50
pin name C signal _419_ layer 1 40 130
pin name Y signal _420_ layer 1 -40 340
cell 153 INVX1:_1112_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[27] layer 1 -40 -270
pin name Y signal _421_ layer 1 40 0
cell 154 NAND2X1:_1113_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _421_ layer 1 80 70
pin name Y signal _422_ layer 1 50 -340
cell 155 OR2X2:_1114_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[11] layer 1 -20 -110
pin name Y signal _423_ layer 1 120 -50
cell 156 NAND3X1:_1115_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[7] layer 1 -120 30
pin name B signal _423_ layer 1 -20 -50
pin name C signal _422_ layer 1 40 130
pin name Y signal _424_ layer 1 -40 340
cell 157 NAND3X1:_1116_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _457_ layer 1 -120 30
pin name B signal _420_ layer 1 -20 -50
pin name C signal _424_ layer 1 40 130
pin name Y signal _425_ layer 1 -40 340
cell 158 OR2X2:_1117_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[7] layer 1 -20 -110
pin name Y signal _426_ layer 1 120 -50
cell 159 INVX1:_1118_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[23] layer 1 -40 -270
pin name Y signal _427_ layer 1 40 0
cell 160 NAND2X1:_1119_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _427_ layer 1 80 70
pin name Y signal _428_ layer 1 50 -340
cell 161 NAND3X1:_1120_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _426_ layer 1 -20 -50
pin name C signal _428_ layer 1 40 130
pin name Y signal _429_ layer 1 -40 340
cell 162 INVX1:_1121_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[15] layer 1 -40 -270
pin name Y signal _430_ layer 1 40 0
cell 163 NAND2X1:_1122_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[31] layer 1 80 70
pin name Y signal _431_ layer 1 50 -340
cell 164 OAI21X1:_1123_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _430_ layer 1 -80 -165
pin_group
pin name sel_B_8_bF$pin/B signal sel_B_8_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _431_ layer 1 80 150
pin name Y signal _432_ layer 1 25 -50
cell 165 NAND2X1:_1124_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[7] layer 1 -80 -170
pin name B signal _432_ layer 1 80 70
pin name Y signal _433_ layer 1 50 -340
cell 166 NAND3X1:_1125_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[6] layer 1 -120 30
pin name B signal _429_ layer 1 -20 -50
pin name C signal _433_ layer 1 40 130
pin name Y signal _434_ layer 1 -40 340
cell 167 NAND3X1:_1126_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _456_ layer 1 -120 30
pin name B signal _425_ layer 1 -20 -50
pin name C signal _434_ layer 1 40 130
pin name Y signal _435_ layer 1 -40 340
cell 168 OR2X2:_1127_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[3] layer 1 -20 -110
pin name Y signal _436_ layer 1 120 -50
cell 169 INVX1:_1128_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[19] layer 1 -40 -270
pin name Y signal _437_ layer 1 40 0
cell 170 NAND2X1:_1129_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _437_ layer 1 80 70
pin name Y signal _438_ layer 1 50 -340
cell 171 NAND3X1:_1130_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _436_ layer 1 -20 -50
pin name C signal _438_ layer 1 40 130
pin name Y signal _439_ layer 1 -40 340
cell 172 INVX1:_1131_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[27] layer 1 -40 -270
pin name Y signal _440_ layer 1 40 0
cell 173 NAND2X1:_1132_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _440_ layer 1 80 70
pin name Y signal _441_ layer 1 50 -340
cell 174 OR2X2:_1133_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[11] layer 1 -20 -110
pin name Y signal _442_ layer 1 120 -50
cell 175 NAND3X1:_1134_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[7] layer 1 -120 30
pin name B signal _442_ layer 1 -20 -50
pin name C signal _441_ layer 1 40 130
pin name Y signal _443_ layer 1 -40 340
cell 176 NAND3X1:_1135_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _320_ layer 1 -120 30
pin name B signal _439_ layer 1 -20 -50
pin name C signal _443_ layer 1 40 130
pin name Y signal _444_ layer 1 -40 340
cell 177 OR2X2:_1136_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[7] layer 1 -20 -110
pin name Y signal _445_ layer 1 120 -50
cell 178 INVX1:_1137_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[23] layer 1 -40 -270
pin name Y signal _446_ layer 1 40 0
cell 179 NAND2X1:_1138_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _446_ layer 1 80 70
pin name Y signal _447_ layer 1 50 -340
cell 180 NAND3X1:_1139_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _445_ layer 1 -20 -50
pin name C signal _447_ layer 1 40 130
pin name Y signal _448_ layer 1 -40 340
cell 181 INVX1:_1140_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[15] layer 1 -40 -270
pin name Y signal _449_ layer 1 40 0
cell 182 NAND2X1:_1141_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_8_bF$pin/A signal sel_A_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[31] layer 1 80 70
pin name Y signal _450_ layer 1 50 -340
cell 183 OAI21X1:_1142_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _449_ layer 1 -80 -165
pin_group
pin name sel_A_8_bF$pin/B signal sel_A_8_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _450_ layer 1 80 150
pin name Y signal _451_ layer 1 25 -50
cell 184 NAND2X1:_1143_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[7] layer 1 -80 -170
pin name B signal _451_ layer 1 80 70
pin name Y signal _452_ layer 1 50 -340
cell 185 NAND3X1:_1144_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[6] layer 1 -120 30
pin name B signal _448_ layer 1 -20 -50
pin name C signal _452_ layer 1 40 130
pin name Y signal _453_ layer 1 -40 340
cell 186 NAND3X1:_1145_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[2] layer 1 -120 30
pin name B signal _444_ layer 1 -20 -50
pin name C signal _453_ layer 1 40 130
pin name Y signal _454_ layer 1 -40 340
cell 187 AOI21X1:_1146_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _435_ layer 1 -80 -35
pin name B signal _454_ layer 1 -40 -130
pin name C signal _455_ layer 1 120 -250
pin name Y signal _319_[3] layer 1 40 -340
cell 188 DFFPOSX1:_1147_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _319_[0] layer 1 -225 -55
pin name Q signal _0_[8] layer 1 290 -210
cell 189 DFFPOSX1:_1148_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _319_[1] layer 1 -225 -55
pin name Q signal _0_[9] layer 1 290 -210
cell 190 DFFPOSX1:_1149_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _319_[2] layer 1 -225 -55
pin name Q signal _0_[10] layer 1 290 -210
cell 191 DFFPOSX1:_1150_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _319_[3] layer 1 -225 -55
pin name Q signal _0_[11] layer 1 290 -210
cell 192 INVX2:_1151_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal RESET_L layer 1 -40 -170
pin name Y signal _614_ layer 1 40 0
cell 193 INVX2:_1152_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL[3] layer 1 -40 -170
pin name Y signal _615_ layer 1 40 0
cell 194 INVX2:_1153_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal sel_B[9] layer 1 -40 -170
pin name Y signal _616_ layer 1 40 0
cell 195 INVX4:_1154_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[10] layer 1 -80 -170
pin name Y signal _617_ layer 1 0 0
cell 196 OR2X2:_1155_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_B[0] layer 1 -120 -270
pin_group
pin name sel_B_11_bF$pin/B signal sel_B_11_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _618_ layer 1 120 -50
cell 197 INVX1:_1156_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[16] layer 1 -40 -270
pin name Y signal _619_ layer 1 40 0
cell 198 NAND2X1:_1157_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _619_ layer 1 80 70
pin name Y signal _620_ layer 1 50 -340
cell 199 NAND3X1:_1158_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _618_ layer 1 -20 -50
pin name C signal _620_ layer 1 40 130
pin name Y signal _621_ layer 1 -40 340
cell 200 INVX1:_1159_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[24] layer 1 -40 -270
pin name Y signal _622_ layer 1 40 0
cell 201 NAND2X1:_1160_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _622_ layer 1 80 70
pin name Y signal _623_ layer 1 50 -340
cell 202 OR2X2:_1161_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[8] layer 1 -20 -110
pin name Y signal _624_ layer 1 120 -50
cell 203 NAND3X1:_1162_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[10] layer 1 -120 30
pin name B signal _624_ layer 1 -20 -50
pin name C signal _623_ layer 1 40 130
pin name Y signal _625_ layer 1 -40 340
cell 204 NAND3X1:_1163_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _616_ layer 1 -120 30
pin name B signal _621_ layer 1 -20 -50
pin name C signal _625_ layer 1 40 130
pin name Y signal _626_ layer 1 -40 340
cell 205 OR2X2:_1164_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[4] layer 1 -20 -110
pin name Y signal _627_ layer 1 120 -50
cell 206 INVX1:_1165_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[20] layer 1 -40 -270
pin name Y signal _628_ layer 1 40 0
cell 207 NAND2X1:_1166_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _628_ layer 1 80 70
pin name Y signal _629_ layer 1 50 -340
cell 208 NAND3X1:_1167_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _627_ layer 1 -20 -50
pin name C signal _629_ layer 1 40 130
pin name Y signal _630_ layer 1 -40 340
cell 209 INVX1:_1168_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[12] layer 1 -40 -270
pin name Y signal _631_ layer 1 40 0
cell 210 NAND2X1:_1169_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[28] layer 1 80 70
pin name Y signal _632_ layer 1 50 -340
cell 211 OAI21X1:_1170_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _631_ layer 1 -80 -165
pin_group
pin name sel_B_11_bF$pin/B signal sel_B_11_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _632_ layer 1 80 150
pin name Y signal _633_ layer 1 25 -50
cell 212 NAND2X1:_1171_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[10] layer 1 -80 -170
pin name B signal _633_ layer 1 80 70
pin name Y signal _634_ layer 1 50 -340
cell 213 NAND3X1:_1172_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[9] layer 1 -120 30
pin name B signal _630_ layer 1 -20 -50
pin name C signal _634_ layer 1 40 130
pin name Y signal _635_ layer 1 -40 340
cell 214 NAND3X1:_1173_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _615_ layer 1 -120 30
pin name B signal _626_ layer 1 -20 -50
pin name C signal _635_ layer 1 40 130
pin name Y signal _636_ layer 1 -40 340
cell 215 INVX2:_1174_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal sel_A[9] layer 1 -40 -170
pin name Y signal _479_ layer 1 40 0
cell 216 INVX4:_1175_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[10] layer 1 -80 -170
pin name Y signal _480_ layer 1 0 0
cell 217 OR2X2:_1176_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_A[0] layer 1 -120 -270
pin_group
pin name sel_A_11_bF$pin/B signal sel_A_11_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _481_ layer 1 120 -50
cell 218 INVX1:_1177_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[16] layer 1 -40 -270
pin name Y signal _482_ layer 1 40 0
cell 219 NAND2X1:_1178_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _482_ layer 1 80 70
pin name Y signal _483_ layer 1 50 -340
cell 220 NAND3X1:_1179_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _481_ layer 1 -20 -50
pin name C signal _483_ layer 1 40 130
pin name Y signal _484_ layer 1 -40 340
cell 221 INVX1:_1180_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[24] layer 1 -40 -270
pin name Y signal _485_ layer 1 40 0
cell 222 NAND2X1:_1181_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _485_ layer 1 80 70
pin name Y signal _486_ layer 1 50 -340
cell 223 OR2X2:_1182_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[8] layer 1 -20 -110
pin name Y signal _487_ layer 1 120 -50
cell 224 NAND3X1:_1183_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[10] layer 1 -120 30
pin name B signal _487_ layer 1 -20 -50
pin name C signal _486_ layer 1 40 130
pin name Y signal _488_ layer 1 -40 340
cell 225 NAND3X1:_1184_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _479_ layer 1 -120 30
pin name B signal _484_ layer 1 -20 -50
pin name C signal _488_ layer 1 40 130
pin name Y signal _489_ layer 1 -40 340
cell 226 OR2X2:_1185_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[4] layer 1 -20 -110
pin name Y signal _490_ layer 1 120 -50
cell 227 INVX1:_1186_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[20] layer 1 -40 -270
pin name Y signal _491_ layer 1 40 0
cell 228 NAND2X1:_1187_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _491_ layer 1 80 70
pin name Y signal _492_ layer 1 50 -340
cell 229 NAND3X1:_1188_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _490_ layer 1 -20 -50
pin name C signal _492_ layer 1 40 130
pin name Y signal _493_ layer 1 -40 340
cell 230 INVX1:_1189_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[12] layer 1 -40 -270
pin name Y signal _494_ layer 1 40 0
cell 231 NAND2X1:_1190_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[28] layer 1 80 70
pin name Y signal _495_ layer 1 50 -340
cell 232 OAI21X1:_1191_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _494_ layer 1 -80 -165
pin_group
pin name sel_A_11_bF$pin/B signal sel_A_11_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _495_ layer 1 80 150
pin name Y signal _496_ layer 1 25 -50
cell 233 NAND2X1:_1192_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[10] layer 1 -80 -170
pin name B signal _496_ layer 1 80 70
pin name Y signal _497_ layer 1 50 -340
cell 234 NAND3X1:_1193_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[9] layer 1 -120 30
pin name B signal _493_ layer 1 -20 -50
pin name C signal _497_ layer 1 40 130
pin name Y signal _498_ layer 1 -40 340
cell 235 NAND3X1:_1194_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[3] layer 1 -120 30
pin name B signal _489_ layer 1 -20 -50
pin name C signal _498_ layer 1 40 130
pin name Y signal _499_ layer 1 -40 340
cell 236 AOI21X1:_1195_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _636_ layer 1 -80 -35
pin name B signal _499_ layer 1 -40 -130
pin name C signal _614_ layer 1 120 -250
pin name Y signal _478_[0] layer 1 40 -340
cell 237 OR2X2:_1196_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[1] layer 1 -20 -110
pin name Y signal _500_ layer 1 120 -50
cell 238 INVX1:_1197_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[17] layer 1 -40 -270
pin name Y signal _501_ layer 1 40 0
cell 239 NAND2X1:_1198_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _501_ layer 1 80 70
pin name Y signal _502_ layer 1 50 -340
cell 240 NAND3X1:_1199_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _500_ layer 1 -20 -50
pin name C signal _502_ layer 1 40 130
pin name Y signal _503_ layer 1 -40 340
cell 241 INVX1:_1200_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[25] layer 1 -40 -270
pin name Y signal _504_ layer 1 40 0
cell 242 NAND2X1:_1201_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _504_ layer 1 80 70
pin name Y signal _505_ layer 1 50 -340
cell 243 OR2X2:_1202_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[9] layer 1 -20 -110
pin name Y signal _506_ layer 1 120 -50
cell 244 NAND3X1:_1203_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[10] layer 1 -120 30
pin name B signal _506_ layer 1 -20 -50
pin name C signal _505_ layer 1 40 130
pin name Y signal _507_ layer 1 -40 340
cell 245 NAND3X1:_1204_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _616_ layer 1 -120 30
pin name B signal _503_ layer 1 -20 -50
pin name C signal _507_ layer 1 40 130
pin name Y signal _508_ layer 1 -40 340
cell 246 OR2X2:_1205_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[5] layer 1 -20 -110
pin name Y signal _509_ layer 1 120 -50
cell 247 INVX1:_1206_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[21] layer 1 -40 -270
pin name Y signal _510_ layer 1 40 0
cell 248 NAND2X1:_1207_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _510_ layer 1 80 70
pin name Y signal _511_ layer 1 50 -340
cell 249 NAND3X1:_1208_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _509_ layer 1 -20 -50
pin name C signal _511_ layer 1 40 130
pin name Y signal _512_ layer 1 -40 340
cell 250 INVX1:_1209_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[13] layer 1 -40 -270
pin name Y signal _513_ layer 1 40 0
cell 251 NAND2X1:_1210_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[29] layer 1 80 70
pin name Y signal _514_ layer 1 50 -340
cell 252 OAI21X1:_1211_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _513_ layer 1 -80 -165
pin_group
pin name sel_B_11_bF$pin/B signal sel_B_11_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _514_ layer 1 80 150
pin name Y signal _515_ layer 1 25 -50
cell 253 NAND2X1:_1212_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[10] layer 1 -80 -170
pin name B signal _515_ layer 1 80 70
pin name Y signal _516_ layer 1 50 -340
cell 254 NAND3X1:_1213_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[9] layer 1 -120 30
pin name B signal _512_ layer 1 -20 -50
pin name C signal _516_ layer 1 40 130
pin name Y signal _517_ layer 1 -40 340
cell 255 NAND3X1:_1214_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _615_ layer 1 -120 30
pin name B signal _508_ layer 1 -20 -50
pin name C signal _517_ layer 1 40 130
pin name Y signal _518_ layer 1 -40 340
cell 256 OR2X2:_1215_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[1] layer 1 -20 -110
pin name Y signal _519_ layer 1 120 -50
cell 257 INVX1:_1216_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[17] layer 1 -40 -270
pin name Y signal _520_ layer 1 40 0
cell 258 NAND2X1:_1217_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _520_ layer 1 80 70
pin name Y signal _521_ layer 1 50 -340
cell 259 NAND3X1:_1218_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _519_ layer 1 -20 -50
pin name C signal _521_ layer 1 40 130
pin name Y signal _522_ layer 1 -40 340
cell 260 INVX1:_1219_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[25] layer 1 -40 -270
pin name Y signal _523_ layer 1 40 0
cell 261 NAND2X1:_1220_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _523_ layer 1 80 70
pin name Y signal _524_ layer 1 50 -340
cell 262 OR2X2:_1221_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[9] layer 1 -20 -110
pin name Y signal _525_ layer 1 120 -50
cell 263 NAND3X1:_1222_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[10] layer 1 -120 30
pin name B signal _525_ layer 1 -20 -50
pin name C signal _524_ layer 1 40 130
pin name Y signal _526_ layer 1 -40 340
cell 264 NAND3X1:_1223_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _479_ layer 1 -120 30
pin name B signal _522_ layer 1 -20 -50
pin name C signal _526_ layer 1 40 130
pin name Y signal _527_ layer 1 -40 340
cell 265 OR2X2:_1224_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[5] layer 1 -20 -110
pin name Y signal _528_ layer 1 120 -50
cell 266 INVX1:_1225_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[21] layer 1 -40 -270
pin name Y signal _529_ layer 1 40 0
cell 267 NAND2X1:_1226_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _529_ layer 1 80 70
pin name Y signal _530_ layer 1 50 -340
cell 268 NAND3X1:_1227_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _528_ layer 1 -20 -50
pin name C signal _530_ layer 1 40 130
pin name Y signal _531_ layer 1 -40 340
cell 269 INVX1:_1228_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[13] layer 1 -40 -270
pin name Y signal _532_ layer 1 40 0
cell 270 NAND2X1:_1229_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[29] layer 1 80 70
pin name Y signal _533_ layer 1 50 -340
cell 271 OAI21X1:_1230_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _532_ layer 1 -80 -165
pin_group
pin name sel_A_11_bF$pin/B signal sel_A_11_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _533_ layer 1 80 150
pin name Y signal _534_ layer 1 25 -50
cell 272 NAND2X1:_1231_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[10] layer 1 -80 -170
pin name B signal _534_ layer 1 80 70
pin name Y signal _535_ layer 1 50 -340
cell 273 NAND3X1:_1232_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[9] layer 1 -120 30
pin name B signal _531_ layer 1 -20 -50
pin name C signal _535_ layer 1 40 130
pin name Y signal _536_ layer 1 -40 340
cell 274 NAND3X1:_1233_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[3] layer 1 -120 30
pin name B signal _527_ layer 1 -20 -50
pin name C signal _536_ layer 1 40 130
pin name Y signal _537_ layer 1 -40 340
cell 275 AOI21X1:_1234_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _518_ layer 1 -80 -35
pin name B signal _537_ layer 1 -40 -130
pin name C signal _614_ layer 1 120 -250
pin name Y signal _478_[1] layer 1 40 -340
cell 276 OR2X2:_1235_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[2] layer 1 -20 -110
pin name Y signal _538_ layer 1 120 -50
cell 277 INVX1:_1236_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[18] layer 1 -40 -270
pin name Y signal _539_ layer 1 40 0
cell 278 NAND2X1:_1237_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _539_ layer 1 80 70
pin name Y signal _540_ layer 1 50 -340
cell 279 NAND3X1:_1238_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _538_ layer 1 -20 -50
pin name C signal _540_ layer 1 40 130
pin name Y signal _541_ layer 1 -40 340
cell 280 INVX1:_1239_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[26] layer 1 -40 -270
pin name Y signal _542_ layer 1 40 0
cell 281 NAND2X1:_1240_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _542_ layer 1 80 70
pin name Y signal _543_ layer 1 50 -340
cell 282 OR2X2:_1241_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[10] layer 1 -20 -110
pin name Y signal _544_ layer 1 120 -50
cell 283 NAND3X1:_1242_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[10] layer 1 -120 30
pin name B signal _544_ layer 1 -20 -50
pin name C signal _543_ layer 1 40 130
pin name Y signal _545_ layer 1 -40 340
cell 284 NAND3X1:_1243_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _616_ layer 1 -120 30
pin name B signal _541_ layer 1 -20 -50
pin name C signal _545_ layer 1 40 130
pin name Y signal _546_ layer 1 -40 340
cell 285 OR2X2:_1244_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[6] layer 1 -20 -110
pin name Y signal _547_ layer 1 120 -50
cell 286 INVX1:_1245_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[22] layer 1 -40 -270
pin name Y signal _548_ layer 1 40 0
cell 287 NAND2X1:_1246_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _548_ layer 1 80 70
pin name Y signal _549_ layer 1 50 -340
cell 288 NAND3X1:_1247_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _547_ layer 1 -20 -50
pin name C signal _549_ layer 1 40 130
pin name Y signal _550_ layer 1 -40 340
cell 289 INVX1:_1248_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[14] layer 1 -40 -270
pin name Y signal _551_ layer 1 40 0
cell 290 NAND2X1:_1249_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[30] layer 1 80 70
pin name Y signal _552_ layer 1 50 -340
cell 291 OAI21X1:_1250_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _551_ layer 1 -80 -165
pin_group
pin name sel_B_11_bF$pin/B signal sel_B_11_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _552_ layer 1 80 150
pin name Y signal _553_ layer 1 25 -50
cell 292 NAND2X1:_1251_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[10] layer 1 -80 -170
pin name B signal _553_ layer 1 80 70
pin name Y signal _554_ layer 1 50 -340
cell 293 NAND3X1:_1252_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[9] layer 1 -120 30
pin name B signal _550_ layer 1 -20 -50
pin name C signal _554_ layer 1 40 130
pin name Y signal _555_ layer 1 -40 340
cell 294 NAND3X1:_1253_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _615_ layer 1 -120 30
pin name B signal _546_ layer 1 -20 -50
pin name C signal _555_ layer 1 40 130
pin name Y signal _556_ layer 1 -40 340
cell 295 OR2X2:_1254_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[6] layer 1 -20 -110
pin name Y signal _557_ layer 1 120 -50
cell 296 INVX1:_1255_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[22] layer 1 -40 -270
pin name Y signal _558_ layer 1 40 0
cell 297 NAND2X1:_1256_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _558_ layer 1 80 70
pin name Y signal _559_ layer 1 50 -340
cell 298 NAND3X1:_1257_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _557_ layer 1 -20 -50
pin name C signal _559_ layer 1 40 130
pin name Y signal _560_ layer 1 -40 340
cell 299 INVX1:_1258_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[30] layer 1 -40 -270
pin name Y signal _561_ layer 1 40 0
cell 300 NAND2X1:_1259_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _561_ layer 1 80 70
pin name Y signal _562_ layer 1 50 -340
cell 301 OR2X2:_1260_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[14] layer 1 -20 -110
pin name Y signal _563_ layer 1 120 -50
cell 302 NAND3X1:_1261_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[10] layer 1 -120 30
pin name B signal _563_ layer 1 -20 -50
pin name C signal _562_ layer 1 40 130
pin name Y signal _564_ layer 1 -40 340
cell 303 NAND3X1:_1262_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[9] layer 1 -120 30
pin name B signal _560_ layer 1 -20 -50
pin name C signal _564_ layer 1 40 130
pin name Y signal _565_ layer 1 -40 340
cell 304 OR2X2:_1263_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[2] layer 1 -20 -110
pin name Y signal _566_ layer 1 120 -50
cell 305 INVX1:_1264_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[18] layer 1 -40 -270
pin name Y signal _567_ layer 1 40 0
cell 306 NAND2X1:_1265_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _567_ layer 1 80 70
pin name Y signal _568_ layer 1 50 -340
cell 307 NAND3X1:_1266_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _566_ layer 1 -20 -50
pin name C signal _568_ layer 1 40 130
pin name Y signal _569_ layer 1 -40 340
cell 308 INVX1:_1267_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[10] layer 1 -40 -270
pin name Y signal _570_ layer 1 40 0
cell 309 NAND2X1:_1268_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[26] layer 1 80 70
pin name Y signal _571_ layer 1 50 -340
cell 310 OAI21X1:_1269_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _570_ layer 1 -80 -165
pin_group
pin name sel_A_11_bF$pin/B signal sel_A_11_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _571_ layer 1 80 150
pin name Y signal _572_ layer 1 25 -50
cell 311 NAND2X1:_1270_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[10] layer 1 -80 -170
pin name B signal _572_ layer 1 80 70
pin name Y signal _573_ layer 1 50 -340
cell 312 NAND3X1:_1271_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _479_ layer 1 -120 30
pin name B signal _569_ layer 1 -20 -50
pin name C signal _573_ layer 1 40 130
pin name Y signal _574_ layer 1 -40 340
cell 313 NAND3X1:_1272_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[3] layer 1 -120 30
pin name B signal _565_ layer 1 -20 -50
pin name C signal _574_ layer 1 40 130
pin name Y signal _575_ layer 1 -40 340
cell 314 AOI21X1:_1273_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _556_ layer 1 -80 -35
pin name B signal _575_ layer 1 -40 -130
pin name C signal _614_ layer 1 120 -250
pin name Y signal _478_[2] layer 1 40 -340
cell 315 OR2X2:_1274_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[3] layer 1 -20 -110
pin name Y signal _576_ layer 1 120 -50
cell 316 INVX1:_1275_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[19] layer 1 -40 -270
pin name Y signal _577_ layer 1 40 0
cell 317 NAND2X1:_1276_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _577_ layer 1 80 70
pin name Y signal _578_ layer 1 50 -340
cell 318 NAND3X1:_1277_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _576_ layer 1 -20 -50
pin name C signal _578_ layer 1 40 130
pin name Y signal _579_ layer 1 -40 340
cell 319 INVX1:_1278_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[27] layer 1 -40 -270
pin name Y signal _580_ layer 1 40 0
cell 320 NAND2X1:_1279_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _580_ layer 1 80 70
pin name Y signal _581_ layer 1 50 -340
cell 321 OR2X2:_1280_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[11] layer 1 -20 -110
pin name Y signal _582_ layer 1 120 -50
cell 322 NAND3X1:_1281_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[10] layer 1 -120 30
pin name B signal _582_ layer 1 -20 -50
pin name C signal _581_ layer 1 40 130
pin name Y signal _583_ layer 1 -40 340
cell 323 NAND3X1:_1282_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _616_ layer 1 -120 30
pin name B signal _579_ layer 1 -20 -50
pin name C signal _583_ layer 1 40 130
pin name Y signal _584_ layer 1 -40 340
cell 324 OR2X2:_1283_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[7] layer 1 -20 -110
pin name Y signal _585_ layer 1 120 -50
cell 325 INVX1:_1284_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[23] layer 1 -40 -270
pin name Y signal _586_ layer 1 40 0
cell 326 NAND2X1:_1285_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _586_ layer 1 80 70
pin name Y signal _587_ layer 1 50 -340
cell 327 NAND3X1:_1286_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _585_ layer 1 -20 -50
pin name C signal _587_ layer 1 40 130
pin name Y signal _588_ layer 1 -40 340
cell 328 INVX1:_1287_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[15] layer 1 -40 -270
pin name Y signal _589_ layer 1 40 0
cell 329 NAND2X1:_1288_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_11_bF$pin/A signal sel_B_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[31] layer 1 80 70
pin name Y signal _590_ layer 1 50 -340
cell 330 OAI21X1:_1289_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _589_ layer 1 -80 -165
pin_group
pin name sel_B_11_bF$pin/B signal sel_B_11_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _590_ layer 1 80 150
pin name Y signal _591_ layer 1 25 -50
cell 331 NAND2X1:_1290_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[10] layer 1 -80 -170
pin name B signal _591_ layer 1 80 70
pin name Y signal _592_ layer 1 50 -340
cell 332 NAND3X1:_1291_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[9] layer 1 -120 30
pin name B signal _588_ layer 1 -20 -50
pin name C signal _592_ layer 1 40 130
pin name Y signal _593_ layer 1 -40 340
cell 333 NAND3X1:_1292_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _615_ layer 1 -120 30
pin name B signal _584_ layer 1 -20 -50
pin name C signal _593_ layer 1 40 130
pin name Y signal _594_ layer 1 -40 340
cell 334 OR2X2:_1293_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[3] layer 1 -20 -110
pin name Y signal _595_ layer 1 120 -50
cell 335 INVX1:_1294_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[19] layer 1 -40 -270
pin name Y signal _596_ layer 1 40 0
cell 336 NAND2X1:_1295_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _596_ layer 1 80 70
pin name Y signal _597_ layer 1 50 -340
cell 337 NAND3X1:_1296_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _595_ layer 1 -20 -50
pin name C signal _597_ layer 1 40 130
pin name Y signal _598_ layer 1 -40 340
cell 338 INVX1:_1297_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[27] layer 1 -40 -270
pin name Y signal _599_ layer 1 40 0
cell 339 NAND2X1:_1298_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _599_ layer 1 80 70
pin name Y signal _600_ layer 1 50 -340
cell 340 OR2X2:_1299_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[11] layer 1 -20 -110
pin name Y signal _601_ layer 1 120 -50
cell 341 NAND3X1:_1300_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[10] layer 1 -120 30
pin name B signal _601_ layer 1 -20 -50
pin name C signal _600_ layer 1 40 130
pin name Y signal _602_ layer 1 -40 340
cell 342 NAND3X1:_1301_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _479_ layer 1 -120 30
pin name B signal _598_ layer 1 -20 -50
pin name C signal _602_ layer 1 40 130
pin name Y signal _603_ layer 1 -40 340
cell 343 OR2X2:_1302_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[7] layer 1 -20 -110
pin name Y signal _604_ layer 1 120 -50
cell 344 INVX1:_1303_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[23] layer 1 -40 -270
pin name Y signal _605_ layer 1 40 0
cell 345 NAND2X1:_1304_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _605_ layer 1 80 70
pin name Y signal _606_ layer 1 50 -340
cell 346 NAND3X1:_1305_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _604_ layer 1 -20 -50
pin name C signal _606_ layer 1 40 130
pin name Y signal _607_ layer 1 -40 340
cell 347 INVX1:_1306_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[15] layer 1 -40 -270
pin name Y signal _608_ layer 1 40 0
cell 348 NAND2X1:_1307_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_11_bF$pin/A signal sel_A_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[31] layer 1 80 70
pin name Y signal _609_ layer 1 50 -340
cell 349 OAI21X1:_1308_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _608_ layer 1 -80 -165
pin_group
pin name sel_A_11_bF$pin/B signal sel_A_11_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _609_ layer 1 80 150
pin name Y signal _610_ layer 1 25 -50
cell 350 NAND2X1:_1309_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[10] layer 1 -80 -170
pin name B signal _610_ layer 1 80 70
pin name Y signal _611_ layer 1 50 -340
cell 351 NAND3X1:_1310_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[9] layer 1 -120 30
pin name B signal _607_ layer 1 -20 -50
pin name C signal _611_ layer 1 40 130
pin name Y signal _612_ layer 1 -40 340
cell 352 NAND3X1:_1311_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[3] layer 1 -120 30
pin name B signal _603_ layer 1 -20 -50
pin name C signal _612_ layer 1 40 130
pin name Y signal _613_ layer 1 -40 340
cell 353 AOI21X1:_1312_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _594_ layer 1 -80 -35
pin name B signal _613_ layer 1 -40 -130
pin name C signal _614_ layer 1 120 -250
pin name Y signal _478_[3] layer 1 40 -340
cell 354 DFFPOSX1:_1313_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _478_[0] layer 1 -225 -55
pin name Q signal _0_[12] layer 1 290 -210
cell 355 DFFPOSX1:_1314_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _478_[1] layer 1 -225 -55
pin name Q signal _0_[13] layer 1 290 -210
cell 356 DFFPOSX1:_1315_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _478_[2] layer 1 -225 -55
pin name Q signal _0_[14] layer 1 290 -210
cell 357 DFFPOSX1:_1316_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _478_[3] layer 1 -225 -55
pin name Q signal _0_[15] layer 1 290 -210
cell 358 BUFX2:_637_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[0] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[0] layer 1 85 0
cell 359 BUFX2:_638_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[1] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[1] layer 1 85 0
cell 360 BUFX2:_639_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[2] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[2] layer 1 85 0
cell 361 BUFX2:_640_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[3] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[3] layer 1 85 0
cell 362 BUFX2:_641_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[4] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[4] layer 1 85 0
cell 363 BUFX2:_642_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[5] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[5] layer 1 85 0
cell 364 BUFX2:_643_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[6] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[6] layer 1 85 0
cell 365 BUFX2:_644_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[7] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[7] layer 1 85 0
cell 366 BUFX2:_645_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[8] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[8] layer 1 85 0
cell 367 BUFX2:_646_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[9] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[9] layer 1 85 0
cell 368 BUFX2:_647_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[10] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[10] layer 1 85 0
cell 369 BUFX2:_648_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[11] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[11] layer 1 85 0
cell 370 BUFX2:_649_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[12] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[12] layer 1 85 0
cell 371 BUFX2:_650_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[13] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[13] layer 1 85 0
cell 372 BUFX2:_651_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[14] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[14] layer 1 85 0
cell 373 BUFX2:_652_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_[15] layer 1 -80 -70
pin name Y signal NIBBLE_OUT[15] layer 1 85 0
cell 374 INVX2:_653_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal RESET_L layer 1 -40 -170
pin name Y signal _137_ layer 1 40 0
cell 375 INVX2:_654_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL[0] layer 1 -40 -170
pin name Y signal _138_ layer 1 40 0
cell 376 INVX2:_655_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal sel_B[0] layer 1 -40 -170
pin name Y signal _139_ layer 1 40 0
cell 377 INVX4:_656_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[1] layer 1 -80 -170
pin name Y signal _140_ layer 1 0 0
cell 378 OR2X2:_657_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_B[0] layer 1 -120 -270
pin_group
pin name sel_B_2_bF$pin/B signal sel_B_2_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _141_ layer 1 120 -50
cell 379 INVX1:_658_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[16] layer 1 -40 -270
pin name Y signal _142_ layer 1 40 0
cell 380 NAND2X1:_659_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _142_ layer 1 80 70
pin name Y signal _143_ layer 1 50 -340
cell 381 NAND3X1:_660_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _141_ layer 1 -20 -50
pin name C signal _143_ layer 1 40 130
pin name Y signal _144_ layer 1 -40 340
cell 382 INVX1:_661_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[24] layer 1 -40 -270
pin name Y signal _145_ layer 1 40 0
cell 383 NAND2X1:_662_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _145_ layer 1 80 70
pin name Y signal _146_ layer 1 50 -340
cell 384 OR2X2:_663_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[8] layer 1 -20 -110
pin name Y signal _147_ layer 1 120 -50
cell 385 NAND3X1:_664_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[1] layer 1 -120 30
pin name B signal _147_ layer 1 -20 -50
pin name C signal _146_ layer 1 40 130
pin name Y signal _148_ layer 1 -40 340
cell 386 NAND3X1:_665_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _139_ layer 1 -120 30
pin name B signal _144_ layer 1 -20 -50
pin name C signal _148_ layer 1 40 130
pin name Y signal _149_ layer 1 -40 340
cell 387 OR2X2:_666_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[4] layer 1 -20 -110
pin name Y signal _150_ layer 1 120 -50
cell 388 INVX1:_667_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[20] layer 1 -40 -270
pin name Y signal _151_ layer 1 40 0
cell 389 NAND2X1:_668_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _151_ layer 1 80 70
pin name Y signal _152_ layer 1 50 -340
cell 390 NAND3X1:_669_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _150_ layer 1 -20 -50
pin name C signal _152_ layer 1 40 130
pin name Y signal _153_ layer 1 -40 340
cell 391 INVX1:_670_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[12] layer 1 -40 -270
pin name Y signal _154_ layer 1 40 0
cell 392 NAND2X1:_671_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[28] layer 1 80 70
pin name Y signal _155_ layer 1 50 -340
cell 393 OAI21X1:_672_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _154_ layer 1 -80 -165
pin_group
pin name sel_B_2_bF$pin/B signal sel_B_2_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _155_ layer 1 80 150
pin name Y signal _156_ layer 1 25 -50
cell 394 NAND2X1:_673_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[1] layer 1 -80 -170
pin name B signal _156_ layer 1 80 70
pin name Y signal _157_ layer 1 50 -340
cell 395 NAND3X1:_674_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[0] layer 1 -120 30
pin name B signal _153_ layer 1 -20 -50
pin name C signal _157_ layer 1 40 130
pin name Y signal _158_ layer 1 -40 340
cell 396 NAND3X1:_675_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _138_ layer 1 -120 30
pin name B signal _149_ layer 1 -20 -50
pin name C signal _158_ layer 1 40 130
pin name Y signal _159_ layer 1 -40 340
cell 397 INVX2:_676_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal sel_A[0] layer 1 -40 -170
pin name Y signal _2_ layer 1 40 0
cell 398 INVX4:_677_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[1] layer 1 -80 -170
pin name Y signal _3_ layer 1 0 0
cell 399 OR2X2:_678_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_A[0] layer 1 -120 -270
pin_group
pin name sel_A_2_bF$pin/B signal sel_A_2_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _4_ layer 1 120 -50
cell 400 INVX1:_679_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[16] layer 1 -40 -270
pin name Y signal _5_ layer 1 40 0
cell 401 NAND2X1:_680_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _5_ layer 1 80 70
pin name Y signal _6_ layer 1 50 -340
cell 402 NAND3X1:_681_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _4_ layer 1 -20 -50
pin name C signal _6_ layer 1 40 130
pin name Y signal _7_ layer 1 -40 340
cell 403 INVX1:_682_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[24] layer 1 -40 -270
pin name Y signal _8_ layer 1 40 0
cell 404 NAND2X1:_683_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _8_ layer 1 80 70
pin name Y signal _9_ layer 1 50 -340
cell 405 OR2X2:_684_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[8] layer 1 -20 -110
pin name Y signal _10_ layer 1 120 -50
cell 406 NAND3X1:_685_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[1] layer 1 -120 30
pin name B signal _10_ layer 1 -20 -50
pin name C signal _9_ layer 1 40 130
pin name Y signal _11_ layer 1 -40 340
cell 407 NAND3X1:_686_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _2_ layer 1 -120 30
pin name B signal _7_ layer 1 -20 -50
pin name C signal _11_ layer 1 40 130
pin name Y signal _12_ layer 1 -40 340
cell 408 OR2X2:_687_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[4] layer 1 -20 -110
pin name Y signal _13_ layer 1 120 -50
cell 409 INVX1:_688_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[20] layer 1 -40 -270
pin name Y signal _14_ layer 1 40 0
cell 410 NAND2X1:_689_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _14_ layer 1 80 70
pin name Y signal _15_ layer 1 50 -340
cell 411 NAND3X1:_690_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _13_ layer 1 -20 -50
pin name C signal _15_ layer 1 40 130
pin name Y signal _16_ layer 1 -40 340
cell 412 INVX1:_691_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[12] layer 1 -40 -270
pin name Y signal _17_ layer 1 40 0
cell 413 NAND2X1:_692_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[28] layer 1 80 70
pin name Y signal _18_ layer 1 50 -340
cell 414 OAI21X1:_693_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _17_ layer 1 -80 -165
pin_group
pin name sel_A_2_bF$pin/B signal sel_A_2_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _18_ layer 1 80 150
pin name Y signal _19_ layer 1 25 -50
cell 415 NAND2X1:_694_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[1] layer 1 -80 -170
pin name B signal _19_ layer 1 80 70
pin name Y signal _20_ layer 1 50 -340
cell 416 NAND3X1:_695_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[0] layer 1 -120 30
pin name B signal _16_ layer 1 -20 -50
pin name C signal _20_ layer 1 40 130
pin name Y signal _21_ layer 1 -40 340
cell 417 NAND3X1:_696_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[0] layer 1 -120 30
pin name B signal _12_ layer 1 -20 -50
pin name C signal _21_ layer 1 40 130
pin name Y signal _22_ layer 1 -40 340
cell 418 AOI21X1:_697_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _159_ layer 1 -80 -35
pin name B signal _22_ layer 1 -40 -130
pin name C signal _137_ layer 1 120 -250
pin name Y signal _1_[0] layer 1 40 -340
cell 419 OR2X2:_698_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[1] layer 1 -20 -110
pin name Y signal _23_ layer 1 120 -50
cell 420 INVX1:_699_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[17] layer 1 -40 -270
pin name Y signal _24_ layer 1 40 0
cell 421 NAND2X1:_700_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _24_ layer 1 80 70
pin name Y signal _25_ layer 1 50 -340
cell 422 NAND3X1:_701_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _23_ layer 1 -20 -50
pin name C signal _25_ layer 1 40 130
pin name Y signal _26_ layer 1 -40 340
cell 423 INVX1:_702_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[25] layer 1 -40 -270
pin name Y signal _27_ layer 1 40 0
cell 424 NAND2X1:_703_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _27_ layer 1 80 70
pin name Y signal _28_ layer 1 50 -340
cell 425 OR2X2:_704_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[9] layer 1 -20 -110
pin name Y signal _29_ layer 1 120 -50
cell 426 NAND3X1:_705_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[1] layer 1 -120 30
pin name B signal _29_ layer 1 -20 -50
pin name C signal _28_ layer 1 40 130
pin name Y signal _30_ layer 1 -40 340
cell 427 NAND3X1:_706_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _139_ layer 1 -120 30
pin name B signal _26_ layer 1 -20 -50
pin name C signal _30_ layer 1 40 130
pin name Y signal _31_ layer 1 -40 340
cell 428 OR2X2:_707_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[5] layer 1 -20 -110
pin name Y signal _32_ layer 1 120 -50
cell 429 INVX1:_708_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[21] layer 1 -40 -270
pin name Y signal _33_ layer 1 40 0
cell 430 NAND2X1:_709_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _33_ layer 1 80 70
pin name Y signal _34_ layer 1 50 -340
cell 431 NAND3X1:_710_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _32_ layer 1 -20 -50
pin name C signal _34_ layer 1 40 130
pin name Y signal _35_ layer 1 -40 340
cell 432 INVX1:_711_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[13] layer 1 -40 -270
pin name Y signal _36_ layer 1 40 0
cell 433 NAND2X1:_712_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[29] layer 1 80 70
pin name Y signal _37_ layer 1 50 -340
cell 434 OAI21X1:_713_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _36_ layer 1 -80 -165
pin_group
pin name sel_B_2_bF$pin/B signal sel_B_2_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _37_ layer 1 80 150
pin name Y signal _38_ layer 1 25 -50
cell 435 NAND2X1:_714_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[1] layer 1 -80 -170
pin name B signal _38_ layer 1 80 70
pin name Y signal _39_ layer 1 50 -340
cell 436 NAND3X1:_715_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[0] layer 1 -120 30
pin name B signal _35_ layer 1 -20 -50
pin name C signal _39_ layer 1 40 130
pin name Y signal _40_ layer 1 -40 340
cell 437 NAND3X1:_716_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _138_ layer 1 -120 30
pin name B signal _31_ layer 1 -20 -50
pin name C signal _40_ layer 1 40 130
pin name Y signal _41_ layer 1 -40 340
cell 438 OR2X2:_717_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[1] layer 1 -20 -110
pin name Y signal _42_ layer 1 120 -50
cell 439 INVX1:_718_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[17] layer 1 -40 -270
pin name Y signal _43_ layer 1 40 0
cell 440 NAND2X1:_719_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _43_ layer 1 80 70
pin name Y signal _44_ layer 1 50 -340
cell 441 NAND3X1:_720_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _42_ layer 1 -20 -50
pin name C signal _44_ layer 1 40 130
pin name Y signal _45_ layer 1 -40 340
cell 442 INVX1:_721_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[25] layer 1 -40 -270
pin name Y signal _46_ layer 1 40 0
cell 443 NAND2X1:_722_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _46_ layer 1 80 70
pin name Y signal _47_ layer 1 50 -340
cell 444 OR2X2:_723_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[9] layer 1 -20 -110
pin name Y signal _48_ layer 1 120 -50
cell 445 NAND3X1:_724_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[1] layer 1 -120 30
pin name B signal _48_ layer 1 -20 -50
pin name C signal _47_ layer 1 40 130
pin name Y signal _49_ layer 1 -40 340
cell 446 NAND3X1:_725_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _2_ layer 1 -120 30
pin name B signal _45_ layer 1 -20 -50
pin name C signal _49_ layer 1 40 130
pin name Y signal _50_ layer 1 -40 340
cell 447 OR2X2:_726_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[5] layer 1 -20 -110
pin name Y signal _51_ layer 1 120 -50
cell 448 INVX1:_727_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[21] layer 1 -40 -270
pin name Y signal _52_ layer 1 40 0
cell 449 NAND2X1:_728_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _52_ layer 1 80 70
pin name Y signal _53_ layer 1 50 -340
cell 450 NAND3X1:_729_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _51_ layer 1 -20 -50
pin name C signal _53_ layer 1 40 130
pin name Y signal _54_ layer 1 -40 340
cell 451 INVX1:_730_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[13] layer 1 -40 -270
pin name Y signal _55_ layer 1 40 0
cell 452 NAND2X1:_731_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[29] layer 1 80 70
pin name Y signal _56_ layer 1 50 -340
cell 453 OAI21X1:_732_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _55_ layer 1 -80 -165
pin_group
pin name sel_A_2_bF$pin/B signal sel_A_2_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _56_ layer 1 80 150
pin name Y signal _57_ layer 1 25 -50
cell 454 NAND2X1:_733_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[1] layer 1 -80 -170
pin name B signal _57_ layer 1 80 70
pin name Y signal _58_ layer 1 50 -340
cell 455 NAND3X1:_734_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[0] layer 1 -120 30
pin name B signal _54_ layer 1 -20 -50
pin name C signal _58_ layer 1 40 130
pin name Y signal _59_ layer 1 -40 340
cell 456 NAND3X1:_735_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[0] layer 1 -120 30
pin name B signal _50_ layer 1 -20 -50
pin name C signal _59_ layer 1 40 130
pin name Y signal _60_ layer 1 -40 340
cell 457 AOI21X1:_736_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _41_ layer 1 -80 -35
pin name B signal _60_ layer 1 -40 -130
pin name C signal _137_ layer 1 120 -250
pin name Y signal _1_[1] layer 1 40 -340
cell 458 OR2X2:_737_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[2] layer 1 -20 -110
pin name Y signal _61_ layer 1 120 -50
cell 459 INVX1:_738_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[18] layer 1 -40 -270
pin name Y signal _62_ layer 1 40 0
cell 460 NAND2X1:_739_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _62_ layer 1 80 70
pin name Y signal _63_ layer 1 50 -340
cell 461 NAND3X1:_740_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _61_ layer 1 -20 -50
pin name C signal _63_ layer 1 40 130
pin name Y signal _64_ layer 1 -40 340
cell 462 INVX1:_741_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[26] layer 1 -40 -270
pin name Y signal _65_ layer 1 40 0
cell 463 NAND2X1:_742_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _65_ layer 1 80 70
pin name Y signal _66_ layer 1 50 -340
cell 464 OR2X2:_743_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[10] layer 1 -20 -110
pin name Y signal _67_ layer 1 120 -50
cell 465 NAND3X1:_744_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[1] layer 1 -120 30
pin name B signal _67_ layer 1 -20 -50
pin name C signal _66_ layer 1 40 130
pin name Y signal _68_ layer 1 -40 340
cell 466 NAND3X1:_745_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _139_ layer 1 -120 30
pin name B signal _64_ layer 1 -20 -50
pin name C signal _68_ layer 1 40 130
pin name Y signal _69_ layer 1 -40 340
cell 467 OR2X2:_746_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[6] layer 1 -20 -110
pin name Y signal _70_ layer 1 120 -50
cell 468 INVX1:_747_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[22] layer 1 -40 -270
pin name Y signal _71_ layer 1 40 0
cell 469 NAND2X1:_748_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _71_ layer 1 80 70
pin name Y signal _72_ layer 1 50 -340
cell 470 NAND3X1:_749_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _70_ layer 1 -20 -50
pin name C signal _72_ layer 1 40 130
pin name Y signal _73_ layer 1 -40 340
cell 471 INVX1:_750_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[14] layer 1 -40 -270
pin name Y signal _74_ layer 1 40 0
cell 472 NAND2X1:_751_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[30] layer 1 80 70
pin name Y signal _75_ layer 1 50 -340
cell 473 OAI21X1:_752_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _74_ layer 1 -80 -165
pin_group
pin name sel_B_2_bF$pin/B signal sel_B_2_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _75_ layer 1 80 150
pin name Y signal _76_ layer 1 25 -50
cell 474 NAND2X1:_753_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[1] layer 1 -80 -170
pin name B signal _76_ layer 1 80 70
pin name Y signal _77_ layer 1 50 -340
cell 475 NAND3X1:_754_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[0] layer 1 -120 30
pin name B signal _73_ layer 1 -20 -50
pin name C signal _77_ layer 1 40 130
pin name Y signal _78_ layer 1 -40 340
cell 476 NAND3X1:_755_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _138_ layer 1 -120 30
pin name B signal _69_ layer 1 -20 -50
pin name C signal _78_ layer 1 40 130
pin name Y signal _79_ layer 1 -40 340
cell 477 OR2X2:_756_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[6] layer 1 -20 -110
pin name Y signal _80_ layer 1 120 -50
cell 478 INVX1:_757_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[22] layer 1 -40 -270
pin name Y signal _81_ layer 1 40 0
cell 479 NAND2X1:_758_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _81_ layer 1 80 70
pin name Y signal _82_ layer 1 50 -340
cell 480 NAND3X1:_759_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _80_ layer 1 -20 -50
pin name C signal _82_ layer 1 40 130
pin name Y signal _83_ layer 1 -40 340
cell 481 INVX1:_760_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[30] layer 1 -40 -270
pin name Y signal _84_ layer 1 40 0
cell 482 NAND2X1:_761_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _84_ layer 1 80 70
pin name Y signal _85_ layer 1 50 -340
cell 483 OR2X2:_762_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[14] layer 1 -20 -110
pin name Y signal _86_ layer 1 120 -50
cell 484 NAND3X1:_763_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[1] layer 1 -120 30
pin name B signal _86_ layer 1 -20 -50
pin name C signal _85_ layer 1 40 130
pin name Y signal _87_ layer 1 -40 340
cell 485 NAND3X1:_764_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[0] layer 1 -120 30
pin name B signal _83_ layer 1 -20 -50
pin name C signal _87_ layer 1 40 130
pin name Y signal _88_ layer 1 -40 340
cell 486 OR2X2:_765_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[2] layer 1 -20 -110
pin name Y signal _89_ layer 1 120 -50
cell 487 INVX1:_766_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[18] layer 1 -40 -270
pin name Y signal _90_ layer 1 40 0
cell 488 NAND2X1:_767_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _90_ layer 1 80 70
pin name Y signal _91_ layer 1 50 -340
cell 489 NAND3X1:_768_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _89_ layer 1 -20 -50
pin name C signal _91_ layer 1 40 130
pin name Y signal _92_ layer 1 -40 340
cell 490 INVX1:_769_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[10] layer 1 -40 -270
pin name Y signal _93_ layer 1 40 0
cell 491 NAND2X1:_770_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[26] layer 1 80 70
pin name Y signal _94_ layer 1 50 -340
cell 492 OAI21X1:_771_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _93_ layer 1 -80 -165
pin_group
pin name sel_A_2_bF$pin/B signal sel_A_2_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _94_ layer 1 80 150
pin name Y signal _95_ layer 1 25 -50
cell 493 NAND2X1:_772_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[1] layer 1 -80 -170
pin name B signal _95_ layer 1 80 70
pin name Y signal _96_ layer 1 50 -340
cell 494 NAND3X1:_773_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _2_ layer 1 -120 30
pin name B signal _92_ layer 1 -20 -50
pin name C signal _96_ layer 1 40 130
pin name Y signal _97_ layer 1 -40 340
cell 495 NAND3X1:_774_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[0] layer 1 -120 30
pin name B signal _88_ layer 1 -20 -50
pin name C signal _97_ layer 1 40 130
pin name Y signal _98_ layer 1 -40 340
cell 496 AOI21X1:_775_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _79_ layer 1 -80 -35
pin name B signal _98_ layer 1 -40 -130
pin name C signal _137_ layer 1 120 -250
pin name Y signal _1_[2] layer 1 40 -340
cell 497 OR2X2:_776_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[3] layer 1 -20 -110
pin name Y signal _99_ layer 1 120 -50
cell 498 INVX1:_777_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[19] layer 1 -40 -270
pin name Y signal _100_ layer 1 40 0
cell 499 NAND2X1:_778_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _100_ layer 1 80 70
pin name Y signal _101_ layer 1 50 -340
cell 500 NAND3X1:_779_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _99_ layer 1 -20 -50
pin name C signal _101_ layer 1 40 130
pin name Y signal _102_ layer 1 -40 340
cell 501 INVX1:_780_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[27] layer 1 -40 -270
pin name Y signal _103_ layer 1 40 0
cell 502 NAND2X1:_781_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _103_ layer 1 80 70
pin name Y signal _104_ layer 1 50 -340
cell 503 OR2X2:_782_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[11] layer 1 -20 -110
pin name Y signal _105_ layer 1 120 -50
cell 504 NAND3X1:_783_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[1] layer 1 -120 30
pin name B signal _105_ layer 1 -20 -50
pin name C signal _104_ layer 1 40 130
pin name Y signal _106_ layer 1 -40 340
cell 505 NAND3X1:_784_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _139_ layer 1 -120 30
pin name B signal _102_ layer 1 -20 -50
pin name C signal _106_ layer 1 40 130
pin name Y signal _107_ layer 1 -40 340
cell 506 OR2X2:_785_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[7] layer 1 -20 -110
pin name Y signal _108_ layer 1 120 -50
cell 507 INVX1:_786_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[23] layer 1 -40 -270
pin name Y signal _109_ layer 1 40 0
cell 508 NAND2X1:_787_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _109_ layer 1 80 70
pin name Y signal _110_ layer 1 50 -340
cell 509 NAND3X1:_788_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _108_ layer 1 -20 -50
pin name C signal _110_ layer 1 40 130
pin name Y signal _111_ layer 1 -40 340
cell 510 INVX1:_789_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[15] layer 1 -40 -270
pin name Y signal _112_ layer 1 40 0
cell 511 NAND2X1:_790_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_2_bF$pin/A signal sel_B_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[31] layer 1 80 70
pin name Y signal _113_ layer 1 50 -340
cell 512 OAI21X1:_791_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _112_ layer 1 -80 -165
pin_group
pin name sel_B_2_bF$pin/B signal sel_B_2_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _113_ layer 1 80 150
pin name Y signal _114_ layer 1 25 -50
cell 513 NAND2X1:_792_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[1] layer 1 -80 -170
pin name B signal _114_ layer 1 80 70
pin name Y signal _115_ layer 1 50 -340
cell 514 NAND3X1:_793_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[0] layer 1 -120 30
pin name B signal _111_ layer 1 -20 -50
pin name C signal _115_ layer 1 40 130
pin name Y signal _116_ layer 1 -40 340
cell 515 NAND3X1:_794_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _138_ layer 1 -120 30
pin name B signal _107_ layer 1 -20 -50
pin name C signal _116_ layer 1 40 130
pin name Y signal _117_ layer 1 -40 340
cell 516 OR2X2:_795_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[3] layer 1 -20 -110
pin name Y signal _118_ layer 1 120 -50
cell 517 INVX1:_796_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[19] layer 1 -40 -270
pin name Y signal _119_ layer 1 40 0
cell 518 NAND2X1:_797_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _119_ layer 1 80 70
pin name Y signal _120_ layer 1 50 -340
cell 519 NAND3X1:_798_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _118_ layer 1 -20 -50
pin name C signal _120_ layer 1 40 130
pin name Y signal _121_ layer 1 -40 340
cell 520 INVX1:_799_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[27] layer 1 -40 -270
pin name Y signal _122_ layer 1 40 0
cell 521 NAND2X1:_800_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _122_ layer 1 80 70
pin name Y signal _123_ layer 1 50 -340
cell 522 OR2X2:_801_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[11] layer 1 -20 -110
pin name Y signal _124_ layer 1 120 -50
cell 523 NAND3X1:_802_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[1] layer 1 -120 30
pin name B signal _124_ layer 1 -20 -50
pin name C signal _123_ layer 1 40 130
pin name Y signal _125_ layer 1 -40 340
cell 524 NAND3X1:_803_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _2_ layer 1 -120 30
pin name B signal _121_ layer 1 -20 -50
pin name C signal _125_ layer 1 40 130
pin name Y signal _126_ layer 1 -40 340
cell 525 OR2X2:_804_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[7] layer 1 -20 -110
pin name Y signal _127_ layer 1 120 -50
cell 526 INVX1:_805_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[23] layer 1 -40 -270
pin name Y signal _128_ layer 1 40 0
cell 527 NAND2X1:_806_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _128_ layer 1 80 70
pin name Y signal _129_ layer 1 50 -340
cell 528 NAND3X1:_807_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _127_ layer 1 -20 -50
pin name C signal _129_ layer 1 40 130
pin name Y signal _130_ layer 1 -40 340
cell 529 INVX1:_808_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[15] layer 1 -40 -270
pin name Y signal _131_ layer 1 40 0
cell 530 NAND2X1:_809_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_2_bF$pin/A signal sel_A_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[31] layer 1 80 70
pin name Y signal _132_ layer 1 50 -340
cell 531 OAI21X1:_810_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _131_ layer 1 -80 -165
pin_group
pin name sel_A_2_bF$pin/B signal sel_A_2_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _132_ layer 1 80 150
pin name Y signal _133_ layer 1 25 -50
cell 532 NAND2X1:_811_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[1] layer 1 -80 -170
pin name B signal _133_ layer 1 80 70
pin name Y signal _134_ layer 1 50 -340
cell 533 NAND3X1:_812_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[0] layer 1 -120 30
pin name B signal _130_ layer 1 -20 -50
pin name C signal _134_ layer 1 40 130
pin name Y signal _135_ layer 1 -40 340
cell 534 NAND3X1:_813_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[0] layer 1 -120 30
pin name B signal _126_ layer 1 -20 -50
pin name C signal _135_ layer 1 40 130
pin name Y signal _136_ layer 1 -40 340
cell 535 AOI21X1:_814_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _117_ layer 1 -80 -35
pin name B signal _136_ layer 1 -40 -130
pin name C signal _137_ layer 1 120 -250
pin name Y signal _1_[3] layer 1 40 -340
cell 536 DFFPOSX1:_815_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _1_[0] layer 1 -225 -55
pin name Q signal _0_[0] layer 1 290 -210
cell 537 DFFPOSX1:_816_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _1_[1] layer 1 -225 -55
pin name Q signal _0_[1] layer 1 290 -210
cell 538 DFFPOSX1:_817_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _1_[2] layer 1 -225 -55
pin name Q signal _0_[2] layer 1 290 -210
cell 539 DFFPOSX1:_818_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _1_[3] layer 1 -225 -55
pin name Q signal _0_[3] layer 1 290 -210
cell 540 INVX2:_819_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal RESET_L layer 1 -40 -170
pin name Y signal _296_ layer 1 40 0
cell 541 INVX2:_820_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL[1] layer 1 -40 -170
pin name Y signal _297_ layer 1 40 0
cell 542 INVX2:_821_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal sel_B[3] layer 1 -40 -170
pin name Y signal _298_ layer 1 40 0
cell 543 INVX4:_822_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[4] layer 1 -80 -170
pin name Y signal _299_ layer 1 0 0
cell 544 OR2X2:_823_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_B[0] layer 1 -120 -270
pin_group
pin name sel_B_5_bF$pin/B signal sel_B_5_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _300_ layer 1 120 -50
cell 545 INVX1:_824_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[16] layer 1 -40 -270
pin name Y signal _301_ layer 1 40 0
cell 546 NAND2X1:_825_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _301_ layer 1 80 70
pin name Y signal _302_ layer 1 50 -340
cell 547 NAND3X1:_826_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _300_ layer 1 -20 -50
pin name C signal _302_ layer 1 40 130
pin name Y signal _303_ layer 1 -40 340
cell 548 INVX1:_827_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[24] layer 1 -40 -270
pin name Y signal _304_ layer 1 40 0
cell 549 NAND2X1:_828_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _304_ layer 1 80 70
pin name Y signal _305_ layer 1 50 -340
cell 550 OR2X2:_829_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[8] layer 1 -20 -110
pin name Y signal _306_ layer 1 120 -50
cell 551 NAND3X1:_830_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[4] layer 1 -120 30
pin name B signal _306_ layer 1 -20 -50
pin name C signal _305_ layer 1 40 130
pin name Y signal _307_ layer 1 -40 340
cell 552 NAND3X1:_831_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _298_ layer 1 -120 30
pin name B signal _303_ layer 1 -20 -50
pin name C signal _307_ layer 1 40 130
pin name Y signal _308_ layer 1 -40 340
cell 553 OR2X2:_832_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[4] layer 1 -20 -110
pin name Y signal _309_ layer 1 120 -50
cell 554 INVX1:_833_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[20] layer 1 -40 -270
pin name Y signal _310_ layer 1 40 0
cell 555 NAND2X1:_834_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _310_ layer 1 80 70
pin name Y signal _311_ layer 1 50 -340
cell 556 NAND3X1:_835_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _309_ layer 1 -20 -50
pin name C signal _311_ layer 1 40 130
pin name Y signal _312_ layer 1 -40 340
cell 557 INVX1:_836_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[12] layer 1 -40 -270
pin name Y signal _313_ layer 1 40 0
cell 558 NAND2X1:_837_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[28] layer 1 80 70
pin name Y signal _314_ layer 1 50 -340
cell 559 OAI21X1:_838_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _313_ layer 1 -80 -165
pin_group
pin name sel_B_5_bF$pin/B signal sel_B_5_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _314_ layer 1 80 150
pin name Y signal _315_ layer 1 25 -50
cell 560 NAND2X1:_839_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[4] layer 1 -80 -170
pin name B signal _315_ layer 1 80 70
pin name Y signal _316_ layer 1 50 -340
cell 561 NAND3X1:_840_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[3] layer 1 -120 30
pin name B signal _312_ layer 1 -20 -50
pin name C signal _316_ layer 1 40 130
pin name Y signal _317_ layer 1 -40 340
cell 562 NAND3X1:_841_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _297_ layer 1 -120 30
pin name B signal _308_ layer 1 -20 -50
pin name C signal _317_ layer 1 40 130
pin name Y signal _318_ layer 1 -40 340
cell 563 INVX2:_842_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal sel_A[3] layer 1 -40 -170
pin name Y signal _161_ layer 1 40 0
cell 564 INVX4:_843_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[4] layer 1 -80 -170
pin name Y signal _162_ layer 1 0 0
cell 565 OR2X2:_844_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_A[0] layer 1 -120 -270
pin_group
pin name sel_A_5_bF$pin/B signal sel_A_5_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _163_ layer 1 120 -50
cell 566 INVX1:_845_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[16] layer 1 -40 -270
pin name Y signal _164_ layer 1 40 0
cell 567 NAND2X1:_846_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _164_ layer 1 80 70
pin name Y signal _165_ layer 1 50 -340
cell 568 NAND3X1:_847_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _163_ layer 1 -20 -50
pin name C signal _165_ layer 1 40 130
pin name Y signal _166_ layer 1 -40 340
cell 569 INVX1:_848_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[24] layer 1 -40 -270
pin name Y signal _167_ layer 1 40 0
cell 570 NAND2X1:_849_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _167_ layer 1 80 70
pin name Y signal _168_ layer 1 50 -340
cell 571 OR2X2:_850_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[8] layer 1 -20 -110
pin name Y signal _169_ layer 1 120 -50
cell 572 NAND3X1:_851_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[4] layer 1 -120 30
pin name B signal _169_ layer 1 -20 -50
pin name C signal _168_ layer 1 40 130
pin name Y signal _170_ layer 1 -40 340
cell 573 NAND3X1:_852_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _161_ layer 1 -120 30
pin name B signal _166_ layer 1 -20 -50
pin name C signal _170_ layer 1 40 130
pin name Y signal _171_ layer 1 -40 340
cell 574 OR2X2:_853_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[4] layer 1 -20 -110
pin name Y signal _172_ layer 1 120 -50
cell 575 INVX1:_854_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[20] layer 1 -40 -270
pin name Y signal _173_ layer 1 40 0
cell 576 NAND2X1:_855_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _173_ layer 1 80 70
pin name Y signal _174_ layer 1 50 -340
cell 577 NAND3X1:_856_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _172_ layer 1 -20 -50
pin name C signal _174_ layer 1 40 130
pin name Y signal _175_ layer 1 -40 340
cell 578 INVX1:_857_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[12] layer 1 -40 -270
pin name Y signal _176_ layer 1 40 0
cell 579 NAND2X1:_858_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[28] layer 1 80 70
pin name Y signal _177_ layer 1 50 -340
cell 580 OAI21X1:_859_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _176_ layer 1 -80 -165
pin_group
pin name sel_A_5_bF$pin/B signal sel_A_5_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _177_ layer 1 80 150
pin name Y signal _178_ layer 1 25 -50
cell 581 NAND2X1:_860_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[4] layer 1 -80 -170
pin name B signal _178_ layer 1 80 70
pin name Y signal _179_ layer 1 50 -340
cell 582 NAND3X1:_861_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[3] layer 1 -120 30
pin name B signal _175_ layer 1 -20 -50
pin name C signal _179_ layer 1 40 130
pin name Y signal _180_ layer 1 -40 340
cell 583 NAND3X1:_862_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[1] layer 1 -120 30
pin name B signal _171_ layer 1 -20 -50
pin name C signal _180_ layer 1 40 130
pin name Y signal _181_ layer 1 -40 340
cell 584 AOI21X1:_863_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _318_ layer 1 -80 -35
pin name B signal _181_ layer 1 -40 -130
pin name C signal _296_ layer 1 120 -250
pin name Y signal _160_[0] layer 1 40 -340
cell 585 OR2X2:_864_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[1] layer 1 -20 -110
pin name Y signal _182_ layer 1 120 -50
cell 586 INVX1:_865_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[17] layer 1 -40 -270
pin name Y signal _183_ layer 1 40 0
cell 587 NAND2X1:_866_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _183_ layer 1 80 70
pin name Y signal _184_ layer 1 50 -340
cell 588 NAND3X1:_867_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _182_ layer 1 -20 -50
pin name C signal _184_ layer 1 40 130
pin name Y signal _185_ layer 1 -40 340
cell 589 INVX1:_868_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[25] layer 1 -40 -270
pin name Y signal _186_ layer 1 40 0
cell 590 NAND2X1:_869_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _186_ layer 1 80 70
pin name Y signal _187_ layer 1 50 -340
cell 591 OR2X2:_870_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[9] layer 1 -20 -110
pin name Y signal _188_ layer 1 120 -50
cell 592 NAND3X1:_871_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[4] layer 1 -120 30
pin name B signal _188_ layer 1 -20 -50
pin name C signal _187_ layer 1 40 130
pin name Y signal _189_ layer 1 -40 340
cell 593 NAND3X1:_872_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _298_ layer 1 -120 30
pin name B signal _185_ layer 1 -20 -50
pin name C signal _189_ layer 1 40 130
pin name Y signal _190_ layer 1 -40 340
cell 594 OR2X2:_873_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[5] layer 1 -20 -110
pin name Y signal _191_ layer 1 120 -50
cell 595 INVX1:_874_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[21] layer 1 -40 -270
pin name Y signal _192_ layer 1 40 0
cell 596 NAND2X1:_875_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _192_ layer 1 80 70
pin name Y signal _193_ layer 1 50 -340
cell 597 NAND3X1:_876_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _191_ layer 1 -20 -50
pin name C signal _193_ layer 1 40 130
pin name Y signal _194_ layer 1 -40 340
cell 598 INVX1:_877_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[13] layer 1 -40 -270
pin name Y signal _195_ layer 1 40 0
cell 599 NAND2X1:_878_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[29] layer 1 80 70
pin name Y signal _196_ layer 1 50 -340
cell 600 OAI21X1:_879_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _195_ layer 1 -80 -165
pin_group
pin name sel_B_5_bF$pin/B signal sel_B_5_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _196_ layer 1 80 150
pin name Y signal _197_ layer 1 25 -50
cell 601 NAND2X1:_880_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[4] layer 1 -80 -170
pin name B signal _197_ layer 1 80 70
pin name Y signal _198_ layer 1 50 -340
cell 602 NAND3X1:_881_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[3] layer 1 -120 30
pin name B signal _194_ layer 1 -20 -50
pin name C signal _198_ layer 1 40 130
pin name Y signal _199_ layer 1 -40 340
cell 603 NAND3X1:_882_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _297_ layer 1 -120 30
pin name B signal _190_ layer 1 -20 -50
pin name C signal _199_ layer 1 40 130
pin name Y signal _200_ layer 1 -40 340
cell 604 OR2X2:_883_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[1] layer 1 -20 -110
pin name Y signal _201_ layer 1 120 -50
cell 605 INVX1:_884_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[17] layer 1 -40 -270
pin name Y signal _202_ layer 1 40 0
cell 606 NAND2X1:_885_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _202_ layer 1 80 70
pin name Y signal _203_ layer 1 50 -340
cell 607 NAND3X1:_886_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _201_ layer 1 -20 -50
pin name C signal _203_ layer 1 40 130
pin name Y signal _204_ layer 1 -40 340
cell 608 INVX1:_887_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[25] layer 1 -40 -270
pin name Y signal _205_ layer 1 40 0
cell 609 NAND2X1:_888_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _205_ layer 1 80 70
pin name Y signal _206_ layer 1 50 -340
cell 610 OR2X2:_889_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[9] layer 1 -20 -110
pin name Y signal _207_ layer 1 120 -50
cell 611 NAND3X1:_890_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[4] layer 1 -120 30
pin name B signal _207_ layer 1 -20 -50
pin name C signal _206_ layer 1 40 130
pin name Y signal _208_ layer 1 -40 340
cell 612 NAND3X1:_891_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _161_ layer 1 -120 30
pin name B signal _204_ layer 1 -20 -50
pin name C signal _208_ layer 1 40 130
pin name Y signal _209_ layer 1 -40 340
cell 613 OR2X2:_892_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[5] layer 1 -20 -110
pin name Y signal _210_ layer 1 120 -50
cell 614 INVX1:_893_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[21] layer 1 -40 -270
pin name Y signal _211_ layer 1 40 0
cell 615 NAND2X1:_894_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _211_ layer 1 80 70
pin name Y signal _212_ layer 1 50 -340
cell 616 NAND3X1:_895_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _210_ layer 1 -20 -50
pin name C signal _212_ layer 1 40 130
pin name Y signal _213_ layer 1 -40 340
cell 617 INVX1:_896_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[13] layer 1 -40 -270
pin name Y signal _214_ layer 1 40 0
cell 618 NAND2X1:_897_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[29] layer 1 80 70
pin name Y signal _215_ layer 1 50 -340
cell 619 OAI21X1:_898_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _214_ layer 1 -80 -165
pin_group
pin name sel_A_5_bF$pin/B signal sel_A_5_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _215_ layer 1 80 150
pin name Y signal _216_ layer 1 25 -50
cell 620 NAND2X1:_899_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[4] layer 1 -80 -170
pin name B signal _216_ layer 1 80 70
pin name Y signal _217_ layer 1 50 -340
cell 621 NAND3X1:_900_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[3] layer 1 -120 30
pin name B signal _213_ layer 1 -20 -50
pin name C signal _217_ layer 1 40 130
pin name Y signal _218_ layer 1 -40 340
cell 622 NAND3X1:_901_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[1] layer 1 -120 30
pin name B signal _209_ layer 1 -20 -50
pin name C signal _218_ layer 1 40 130
pin name Y signal _219_ layer 1 -40 340
cell 623 AOI21X1:_902_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _200_ layer 1 -80 -35
pin name B signal _219_ layer 1 -40 -130
pin name C signal _296_ layer 1 120 -250
pin name Y signal _160_[1] layer 1 40 -340
cell 624 OR2X2:_903_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[2] layer 1 -20 -110
pin name Y signal _220_ layer 1 120 -50
cell 625 INVX1:_904_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[18] layer 1 -40 -270
pin name Y signal _221_ layer 1 40 0
cell 626 NAND2X1:_905_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _221_ layer 1 80 70
pin name Y signal _222_ layer 1 50 -340
cell 627 NAND3X1:_906_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _220_ layer 1 -20 -50
pin name C signal _222_ layer 1 40 130
pin name Y signal _223_ layer 1 -40 340
cell 628 INVX1:_907_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[26] layer 1 -40 -270
pin name Y signal _224_ layer 1 40 0
cell 629 NAND2X1:_908_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _224_ layer 1 80 70
pin name Y signal _225_ layer 1 50 -340
cell 630 OR2X2:_909_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[10] layer 1 -20 -110
pin name Y signal _226_ layer 1 120 -50
cell 631 NAND3X1:_910_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[4] layer 1 -120 30
pin name B signal _226_ layer 1 -20 -50
pin name C signal _225_ layer 1 40 130
pin name Y signal _227_ layer 1 -40 340
cell 632 NAND3X1:_911_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _298_ layer 1 -120 30
pin name B signal _223_ layer 1 -20 -50
pin name C signal _227_ layer 1 40 130
pin name Y signal _228_ layer 1 -40 340
cell 633 OR2X2:_912_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[6] layer 1 -20 -110
pin name Y signal _229_ layer 1 120 -50
cell 634 INVX1:_913_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[22] layer 1 -40 -270
pin name Y signal _230_ layer 1 40 0
cell 635 NAND2X1:_914_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _230_ layer 1 80 70
pin name Y signal _231_ layer 1 50 -340
cell 636 NAND3X1:_915_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _229_ layer 1 -20 -50
pin name C signal _231_ layer 1 40 130
pin name Y signal _232_ layer 1 -40 340
cell 637 INVX1:_916_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[14] layer 1 -40 -270
pin name Y signal _233_ layer 1 40 0
cell 638 NAND2X1:_917_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[30] layer 1 80 70
pin name Y signal _234_ layer 1 50 -340
cell 639 OAI21X1:_918_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _233_ layer 1 -80 -165
pin_group
pin name sel_B_5_bF$pin/B signal sel_B_5_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _234_ layer 1 80 150
pin name Y signal _235_ layer 1 25 -50
cell 640 NAND2X1:_919_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[4] layer 1 -80 -170
pin name B signal _235_ layer 1 80 70
pin name Y signal _236_ layer 1 50 -340
cell 641 NAND3X1:_920_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[3] layer 1 -120 30
pin name B signal _232_ layer 1 -20 -50
pin name C signal _236_ layer 1 40 130
pin name Y signal _237_ layer 1 -40 340
cell 642 NAND3X1:_921_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _297_ layer 1 -120 30
pin name B signal _228_ layer 1 -20 -50
pin name C signal _237_ layer 1 40 130
pin name Y signal _238_ layer 1 -40 340
cell 643 OR2X2:_922_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[6] layer 1 -20 -110
pin name Y signal _239_ layer 1 120 -50
cell 644 INVX1:_923_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[22] layer 1 -40 -270
pin name Y signal _240_ layer 1 40 0
cell 645 NAND2X1:_924_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _240_ layer 1 80 70
pin name Y signal _241_ layer 1 50 -340
cell 646 NAND3X1:_925_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _239_ layer 1 -20 -50
pin name C signal _241_ layer 1 40 130
pin name Y signal _242_ layer 1 -40 340
cell 647 INVX1:_926_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[30] layer 1 -40 -270
pin name Y signal _243_ layer 1 40 0
cell 648 NAND2X1:_927_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _243_ layer 1 80 70
pin name Y signal _244_ layer 1 50 -340
cell 649 OR2X2:_928_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[14] layer 1 -20 -110
pin name Y signal _245_ layer 1 120 -50
cell 650 NAND3X1:_929_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[4] layer 1 -120 30
pin name B signal _245_ layer 1 -20 -50
pin name C signal _244_ layer 1 40 130
pin name Y signal _246_ layer 1 -40 340
cell 651 NAND3X1:_930_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[3] layer 1 -120 30
pin name B signal _242_ layer 1 -20 -50
pin name C signal _246_ layer 1 40 130
pin name Y signal _247_ layer 1 -40 340
cell 652 OR2X2:_931_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[2] layer 1 -20 -110
pin name Y signal _248_ layer 1 120 -50
cell 653 INVX1:_932_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[18] layer 1 -40 -270
pin name Y signal _249_ layer 1 40 0
cell 654 NAND2X1:_933_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _249_ layer 1 80 70
pin name Y signal _250_ layer 1 50 -340
cell 655 NAND3X1:_934_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _248_ layer 1 -20 -50
pin name C signal _250_ layer 1 40 130
pin name Y signal _251_ layer 1 -40 340
cell 656 INVX1:_935_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[10] layer 1 -40 -270
pin name Y signal _252_ layer 1 40 0
cell 657 NAND2X1:_936_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[26] layer 1 80 70
pin name Y signal _253_ layer 1 50 -340
cell 658 OAI21X1:_937_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _252_ layer 1 -80 -165
pin_group
pin name sel_A_5_bF$pin/B signal sel_A_5_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _253_ layer 1 80 150
pin name Y signal _254_ layer 1 25 -50
cell 659 NAND2X1:_938_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[4] layer 1 -80 -170
pin name B signal _254_ layer 1 80 70
pin name Y signal _255_ layer 1 50 -340
cell 660 NAND3X1:_939_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _161_ layer 1 -120 30
pin name B signal _251_ layer 1 -20 -50
pin name C signal _255_ layer 1 40 130
pin name Y signal _256_ layer 1 -40 340
cell 661 NAND3X1:_940_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[1] layer 1 -120 30
pin name B signal _247_ layer 1 -20 -50
pin name C signal _256_ layer 1 40 130
pin name Y signal _257_ layer 1 -40 340
cell 662 AOI21X1:_941_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _238_ layer 1 -80 -35
pin name B signal _257_ layer 1 -40 -130
pin name C signal _296_ layer 1 120 -250
pin name Y signal _160_[2] layer 1 40 -340
cell 663 OR2X2:_942_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[3] layer 1 -20 -110
pin name Y signal _258_ layer 1 120 -50
cell 664 INVX1:_943_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[19] layer 1 -40 -270
pin name Y signal _259_ layer 1 40 0
cell 665 NAND2X1:_944_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _259_ layer 1 80 70
pin name Y signal _260_ layer 1 50 -340
cell 666 NAND3X1:_945_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _258_ layer 1 -20 -50
pin name C signal _260_ layer 1 40 130
pin name Y signal _261_ layer 1 -40 340
cell 667 INVX1:_946_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[27] layer 1 -40 -270
pin name Y signal _262_ layer 1 40 0
cell 668 NAND2X1:_947_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _262_ layer 1 80 70
pin name Y signal _263_ layer 1 50 -340
cell 669 OR2X2:_948_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[11] layer 1 -20 -110
pin name Y signal _264_ layer 1 120 -50
cell 670 NAND3X1:_949_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[4] layer 1 -120 30
pin name B signal _264_ layer 1 -20 -50
pin name C signal _263_ layer 1 40 130
pin name Y signal _265_ layer 1 -40 340
cell 671 NAND3X1:_950_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _298_ layer 1 -120 30
pin name B signal _261_ layer 1 -20 -50
pin name C signal _265_ layer 1 40 130
pin name Y signal _266_ layer 1 -40 340
cell 672 OR2X2:_951_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[7] layer 1 -20 -110
pin name Y signal _267_ layer 1 120 -50
cell 673 INVX1:_952_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[23] layer 1 -40 -270
pin name Y signal _268_ layer 1 40 0
cell 674 NAND2X1:_953_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _268_ layer 1 80 70
pin name Y signal _269_ layer 1 50 -340
cell 675 NAND3X1:_954_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _267_ layer 1 -20 -50
pin name C signal _269_ layer 1 40 130
pin name Y signal _270_ layer 1 -40 340
cell 676 INVX1:_955_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[15] layer 1 -40 -270
pin name Y signal _271_ layer 1 40 0
cell 677 NAND2X1:_956_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_5_bF$pin/A signal sel_B_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[31] layer 1 80 70
pin name Y signal _272_ layer 1 50 -340
cell 678 OAI21X1:_957_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _271_ layer 1 -80 -165
pin_group
pin name sel_B_5_bF$pin/B signal sel_B_5_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _272_ layer 1 80 150
pin name Y signal _273_ layer 1 25 -50
cell 679 NAND2X1:_958_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[4] layer 1 -80 -170
pin name B signal _273_ layer 1 80 70
pin name Y signal _274_ layer 1 50 -340
cell 680 NAND3X1:_959_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[3] layer 1 -120 30
pin name B signal _270_ layer 1 -20 -50
pin name C signal _274_ layer 1 40 130
pin name Y signal _275_ layer 1 -40 340
cell 681 NAND3X1:_960_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _297_ layer 1 -120 30
pin name B signal _266_ layer 1 -20 -50
pin name C signal _275_ layer 1 40 130
pin name Y signal _276_ layer 1 -40 340
cell 682 OR2X2:_961_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[3] layer 1 -20 -110
pin name Y signal _277_ layer 1 120 -50
cell 683 INVX1:_962_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[19] layer 1 -40 -270
pin name Y signal _278_ layer 1 40 0
cell 684 NAND2X1:_963_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _278_ layer 1 80 70
pin name Y signal _279_ layer 1 50 -340
cell 685 NAND3X1:_964_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _277_ layer 1 -20 -50
pin name C signal _279_ layer 1 40 130
pin name Y signal _280_ layer 1 -40 340
cell 686 INVX1:_965_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[27] layer 1 -40 -270
pin name Y signal _281_ layer 1 40 0
cell 687 NAND2X1:_966_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _281_ layer 1 80 70
pin name Y signal _282_ layer 1 50 -340
cell 688 OR2X2:_967_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[11] layer 1 -20 -110
pin name Y signal _283_ layer 1 120 -50
cell 689 NAND3X1:_968_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[4] layer 1 -120 30
pin name B signal _283_ layer 1 -20 -50
pin name C signal _282_ layer 1 40 130
pin name Y signal _284_ layer 1 -40 340
cell 690 NAND3X1:_969_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _161_ layer 1 -120 30
pin name B signal _280_ layer 1 -20 -50
pin name C signal _284_ layer 1 40 130
pin name Y signal _285_ layer 1 -40 340
cell 691 OR2X2:_970_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[7] layer 1 -20 -110
pin name Y signal _286_ layer 1 120 -50
cell 692 INVX1:_971_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[23] layer 1 -40 -270
pin name Y signal _287_ layer 1 40 0
cell 693 NAND2X1:_972_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _287_ layer 1 80 70
pin name Y signal _288_ layer 1 50 -340
cell 694 NAND3X1:_973_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _286_ layer 1 -20 -50
pin name C signal _288_ layer 1 40 130
pin name Y signal _289_ layer 1 -40 340
cell 695 INVX1:_974_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[15] layer 1 -40 -270
pin name Y signal _290_ layer 1 40 0
cell 696 NAND2X1:_975_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_A_5_bF$pin/A signal sel_A_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[31] layer 1 80 70
pin name Y signal _291_ layer 1 50 -340
cell 697 OAI21X1:_976_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _290_ layer 1 -80 -165
pin_group
pin name sel_A_5_bF$pin/B signal sel_A_5_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _291_ layer 1 80 150
pin name Y signal _292_ layer 1 25 -50
cell 698 NAND2X1:_977_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_A[4] layer 1 -80 -170
pin name B signal _292_ layer 1 80 70
pin name Y signal _293_ layer 1 50 -340
cell 699 NAND3X1:_978_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_A[3] layer 1 -120 30
pin name B signal _289_ layer 1 -20 -50
pin name C signal _293_ layer 1 40 130
pin name Y signal _294_ layer 1 -40 340
cell 700 NAND3X1:_979_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL[1] layer 1 -120 30
pin name B signal _285_ layer 1 -20 -50
pin name C signal _294_ layer 1 40 130
pin name Y signal _295_ layer 1 -40 340
cell 701 AOI21X1:_980_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _276_ layer 1 -80 -35
pin name B signal _295_ layer 1 -40 -130
pin name C signal _296_ layer 1 120 -250
pin name Y signal _160_[3] layer 1 40 -340
cell 702 DFFPOSX1:_981_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _160_[0] layer 1 -225 -55
pin name Q signal _0_[4] layer 1 290 -210
cell 703 DFFPOSX1:_982_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _160_[1] layer 1 -225 -55
pin name Q signal _0_[5] layer 1 290 -210
cell 704 DFFPOSX1:_983_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _160_[2] layer 1 -225 -55
pin name Q signal _0_[6] layer 1 290 -210
cell 705 DFFPOSX1:_984_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin name CLK signal CLK layer 1 -250 -140
pin name D signal _160_[3] layer 1 -225 -55
pin name Q signal _0_[7] layer 1 290 -210
cell 706 INVX2:_985_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal RESET_L layer 1 -40 -170
pin name Y signal _455_ layer 1 40 0
cell 707 INVX2:_986_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL[2] layer 1 -40 -170
pin name Y signal _456_ layer 1 40 0
cell 708 INVX2:_987_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal sel_B[6] layer 1 -40 -170
pin name Y signal _457_ layer 1 40 0
cell 709 INVX4:_988_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal sel_B[7] layer 1 -80 -170
pin name Y signal _458_ layer 1 0 0
cell 710 OR2X2:_989_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_B[0] layer 1 -120 -270
pin_group
pin name sel_B_8_bF$pin/B signal sel_B_8_bF$buf2 layer 1 -20 -110
end_pin_group
pin name Y signal _459_ layer 1 120 -50
cell 711 INVX1:_990_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[16] layer 1 -40 -270
pin name Y signal _460_ layer 1 40 0
cell 712 NAND2X1:_991_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _460_ layer 1 80 70
pin name Y signal _461_ layer 1 50 -340
cell 713 NAND3X1:_992_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _459_ layer 1 -20 -50
pin name C signal _461_ layer 1 40 130
pin name Y signal _462_ layer 1 -40 340
cell 714 INVX1:_993_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[24] layer 1 -40 -270
pin name Y signal _463_ layer 1 40 0
cell 715 NAND2X1:_994_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _463_ layer 1 80 70
pin name Y signal _464_ layer 1 50 -340
cell 716 OR2X2:_995_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[8] layer 1 -20 -110
pin name Y signal _465_ layer 1 120 -50
cell 717 NAND3X1:_996_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal sel_B[7] layer 1 -120 30
pin name B signal _465_ layer 1 -20 -50
pin name C signal _464_ layer 1 40 130
pin name Y signal _466_ layer 1 -40 340
cell 718 NAND3X1:_997_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _457_ layer 1 -120 30
pin name B signal _462_ layer 1 -20 -50
pin name C signal _466_ layer 1 40 130
pin name Y signal _467_ layer 1 -40 340
cell 719 OR2X2:_998_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name sel_B_8_bF$pin/A signal sel_B_8_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[4] layer 1 -20 -110
pin name Y signal _468_ layer 1 120 -50
cell 720 INVX1:_999_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[20] layer 1 -40 -270
pin name Y signal _469_ layer 1 40 0
pad 1 name twpin_CLK
corners 4 -40 -100 -40 100 40 100 40 -100
pin name CLK signal CLK layer 1 0 0

pad 2 name twpin_DATA_A[31]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[31] signal DATA_A[31] layer 1 0 0
pad 3 name twpin_DATA_A[30]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[30] signal DATA_A[30] layer 1 0 0
pad 4 name twpin_DATA_A[29]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[29] signal DATA_A[29] layer 1 0 0
pad 5 name twpin_DATA_A[28]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[28] signal DATA_A[28] layer 1 0 0
pad 6 name twpin_DATA_A[27]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[27] signal DATA_A[27] layer 1 0 0
pad 7 name twpin_DATA_A[26]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[26] signal DATA_A[26] layer 1 0 0
pad 8 name twpin_DATA_A[25]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[25] signal DATA_A[25] layer 1 0 0
pad 9 name twpin_DATA_A[24]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[24] signal DATA_A[24] layer 1 0 0
pad 10 name twpin_DATA_A[23]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[23] signal DATA_A[23] layer 1 0 0
pad 11 name twpin_DATA_A[22]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[22] signal DATA_A[22] layer 1 0 0
pad 12 name twpin_DATA_A[21]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[21] signal DATA_A[21] layer 1 0 0
pad 13 name twpin_DATA_A[20]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[20] signal DATA_A[20] layer 1 0 0
pad 14 name twpin_DATA_A[19]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[19] signal DATA_A[19] layer 1 0 0
pad 15 name twpin_DATA_A[18]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[18] signal DATA_A[18] layer 1 0 0
pad 16 name twpin_DATA_A[17]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[17] signal DATA_A[17] layer 1 0 0
pad 17 name twpin_DATA_A[16]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[16] signal DATA_A[16] layer 1 0 0
pad 18 name twpin_DATA_A[15]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[15] signal DATA_A[15] layer 1 0 0
pad 19 name twpin_DATA_A[14]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[14] signal DATA_A[14] layer 1 0 0
pad 20 name twpin_DATA_A[13]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[13] signal DATA_A[13] layer 1 0 0
pad 21 name twpin_DATA_A[12]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[12] signal DATA_A[12] layer 1 0 0
pad 22 name twpin_DATA_A[11]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[11] signal DATA_A[11] layer 1 0 0
pad 23 name twpin_DATA_A[10]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[10] signal DATA_A[10] layer 1 0 0
pad 24 name twpin_DATA_A[9]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[9] signal DATA_A[9] layer 1 0 0
pad 25 name twpin_DATA_A[8]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[8] signal DATA_A[8] layer 1 0 0
pad 26 name twpin_DATA_A[7]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[7] signal DATA_A[7] layer 1 0 0
pad 27 name twpin_DATA_A[6]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[6] signal DATA_A[6] layer 1 0 0
pad 28 name twpin_DATA_A[5]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[5] signal DATA_A[5] layer 1 0 0
pad 29 name twpin_DATA_A[4]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[4] signal DATA_A[4] layer 1 0 0
pad 30 name twpin_DATA_A[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[3] signal DATA_A[3] layer 1 0 0
pad 31 name twpin_DATA_A[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[2] signal DATA_A[2] layer 1 0 0
pad 32 name twpin_DATA_A[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[1] signal DATA_A[1] layer 1 0 0
pad 33 name twpin_DATA_A[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[0] signal DATA_A[0] layer 1 0 0

pad 34 name twpin_DATA_B[31]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[31] signal DATA_B[31] layer 1 0 0
pad 35 name twpin_DATA_B[30]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[30] signal DATA_B[30] layer 1 0 0
pad 36 name twpin_DATA_B[29]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[29] signal DATA_B[29] layer 1 0 0
pad 37 name twpin_DATA_B[28]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[28] signal DATA_B[28] layer 1 0 0
pad 38 name twpin_DATA_B[27]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[27] signal DATA_B[27] layer 1 0 0
pad 39 name twpin_DATA_B[26]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[26] signal DATA_B[26] layer 1 0 0
pad 40 name twpin_DATA_B[25]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[25] signal DATA_B[25] layer 1 0 0
pad 41 name twpin_DATA_B[24]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[24] signal DATA_B[24] layer 1 0 0
pad 42 name twpin_DATA_B[23]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[23] signal DATA_B[23] layer 1 0 0
pad 43 name twpin_DATA_B[22]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[22] signal DATA_B[22] layer 1 0 0
pad 44 name twpin_DATA_B[21]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[21] signal DATA_B[21] layer 1 0 0
pad 45 name twpin_DATA_B[20]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[20] signal DATA_B[20] layer 1 0 0
pad 46 name twpin_DATA_B[19]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[19] signal DATA_B[19] layer 1 0 0
pad 47 name twpin_DATA_B[18]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[18] signal DATA_B[18] layer 1 0 0
pad 48 name twpin_DATA_B[17]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[17] signal DATA_B[17] layer 1 0 0
pad 49 name twpin_DATA_B[16]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[16] signal DATA_B[16] layer 1 0 0
pad 50 name twpin_DATA_B[15]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[15] signal DATA_B[15] layer 1 0 0
pad 51 name twpin_DATA_B[14]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[14] signal DATA_B[14] layer 1 0 0
pad 52 name twpin_DATA_B[13]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[13] signal DATA_B[13] layer 1 0 0
pad 53 name twpin_DATA_B[12]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[12] signal DATA_B[12] layer 1 0 0
pad 54 name twpin_DATA_B[11]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[11] signal DATA_B[11] layer 1 0 0
pad 55 name twpin_DATA_B[10]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[10] signal DATA_B[10] layer 1 0 0
pad 56 name twpin_DATA_B[9]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[9] signal DATA_B[9] layer 1 0 0
pad 57 name twpin_DATA_B[8]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[8] signal DATA_B[8] layer 1 0 0
pad 58 name twpin_DATA_B[7]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[7] signal DATA_B[7] layer 1 0 0
pad 59 name twpin_DATA_B[6]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[6] signal DATA_B[6] layer 1 0 0
pad 60 name twpin_DATA_B[5]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[5] signal DATA_B[5] layer 1 0 0
pad 61 name twpin_DATA_B[4]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[4] signal DATA_B[4] layer 1 0 0
pad 62 name twpin_DATA_B[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[3] signal DATA_B[3] layer 1 0 0
pad 63 name twpin_DATA_B[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[2] signal DATA_B[2] layer 1 0 0
pad 64 name twpin_DATA_B[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[1] signal DATA_B[1] layer 1 0 0
pad 65 name twpin_DATA_B[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[0] signal DATA_B[0] layer 1 0 0

pad 66 name twpin_NIBBLE_OUT[15]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[15] signal NIBBLE_OUT[15] layer 1 0 0
pad 67 name twpin_NIBBLE_OUT[14]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[14] signal NIBBLE_OUT[14] layer 1 0 0
pad 68 name twpin_NIBBLE_OUT[13]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[13] signal NIBBLE_OUT[13] layer 1 0 0
pad 69 name twpin_NIBBLE_OUT[12]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[12] signal NIBBLE_OUT[12] layer 1 0 0
pad 70 name twpin_NIBBLE_OUT[11]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[11] signal NIBBLE_OUT[11] layer 1 0 0
pad 71 name twpin_NIBBLE_OUT[10]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[10] signal NIBBLE_OUT[10] layer 1 0 0
pad 72 name twpin_NIBBLE_OUT[9]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[9] signal NIBBLE_OUT[9] layer 1 0 0
pad 73 name twpin_NIBBLE_OUT[8]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[8] signal NIBBLE_OUT[8] layer 1 0 0
pad 74 name twpin_NIBBLE_OUT[7]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[7] signal NIBBLE_OUT[7] layer 1 0 0
pad 75 name twpin_NIBBLE_OUT[6]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[6] signal NIBBLE_OUT[6] layer 1 0 0
pad 76 name twpin_NIBBLE_OUT[5]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[5] signal NIBBLE_OUT[5] layer 1 0 0
pad 77 name twpin_NIBBLE_OUT[4]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[4] signal NIBBLE_OUT[4] layer 1 0 0
pad 78 name twpin_NIBBLE_OUT[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[3] signal NIBBLE_OUT[3] layer 1 0 0
pad 79 name twpin_NIBBLE_OUT[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[2] signal NIBBLE_OUT[2] layer 1 0 0
pad 80 name twpin_NIBBLE_OUT[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[1] signal NIBBLE_OUT[1] layer 1 0 0
pad 81 name twpin_NIBBLE_OUT[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name NIBBLE_OUT[0] signal NIBBLE_OUT[0] layer 1 0 0

pad 82 name twpin_RESET_L
corners 4 -40 -100 -40 100 40 100 40 -100
pin name RESET_L signal RESET_L layer 1 0 0

pad 83 name twpin_SEL[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL[3] signal SEL[3] layer 1 0 0
pad 84 name twpin_SEL[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL[2] signal SEL[2] layer 1 0 0
pad 85 name twpin_SEL[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL[1] signal SEL[1] layer 1 0 0
pad 86 name twpin_SEL[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL[0] signal SEL[0] layer 1 0 0

pad 87 name twpin_sel_A[11]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[11] signal sel_A[11] layer 1 0 0
pad 88 name twpin_sel_A[10]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[10] signal sel_A[10] layer 1 0 0
pad 89 name twpin_sel_A[9]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[9] signal sel_A[9] layer 1 0 0
pad 90 name twpin_sel_A[8]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[8] signal sel_A[8] layer 1 0 0
pad 91 name twpin_sel_A[7]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[7] signal sel_A[7] layer 1 0 0
pad 92 name twpin_sel_A[6]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[6] signal sel_A[6] layer 1 0 0
pad 93 name twpin_sel_A[5]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[5] signal sel_A[5] layer 1 0 0
pad 94 name twpin_sel_A[4]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[4] signal sel_A[4] layer 1 0 0
pad 95 name twpin_sel_A[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[3] signal sel_A[3] layer 1 0 0
pad 96 name twpin_sel_A[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[2] signal sel_A[2] layer 1 0 0
pad 97 name twpin_sel_A[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[1] signal sel_A[1] layer 1 0 0
pad 98 name twpin_sel_A[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_A[0] signal sel_A[0] layer 1 0 0

pad 99 name twpin_sel_B[11]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[11] signal sel_B[11] layer 1 0 0
pad 100 name twpin_sel_B[10]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[10] signal sel_B[10] layer 1 0 0
pad 101 name twpin_sel_B[9]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[9] signal sel_B[9] layer 1 0 0
pad 102 name twpin_sel_B[8]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[8] signal sel_B[8] layer 1 0 0
pad 103 name twpin_sel_B[7]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[7] signal sel_B[7] layer 1 0 0
pad 104 name twpin_sel_B[6]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[6] signal sel_B[6] layer 1 0 0
pad 105 name twpin_sel_B[5]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[5] signal sel_B[5] layer 1 0 0
pad 106 name twpin_sel_B[4]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[4] signal sel_B[4] layer 1 0 0
pad 107 name twpin_sel_B[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[3] signal sel_B[3] layer 1 0 0
pad 108 name twpin_sel_B[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[2] signal sel_B[2] layer 1 0 0
pad 109 name twpin_sel_B[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[1] signal sel_B[1] layer 1 0 0
pad 110 name twpin_sel_B[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name sel_B[0] signal sel_B[0] layer 1 0 0

