{
  "Top": "Filter2d_accel",
  "RtlTop": "Filter2d_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "Filter2d_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "img_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "img_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "filter": {
      "index": "1",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "filter_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "filter_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "shift": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "shift",
          "usage": "data",
          "direction": "in"
        }]
    },
    "conv_out": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "conv_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "conv_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "maxpool_out": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "maxpool_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "maxpool_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=impl",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top Filter2d_accel -name Filter2d_accel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Filter2d_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "Uncertainty": "0.891",
    "IsCombinational": "0",
    "II": "16407 ~ 4297523364",
    "Latency": "16468"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Filter2d_accel",
    "Version": "1.0",
    "DisplayName": "Filter2d_accel",
    "Revision": "2113542795",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Filter2d_accel_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/kedhar\/Vitis_Libraries\/vision\/L1\/examples\/customconv\/..\/..\/..\/L1\/examples\/customconv\/xf_custom_convolution_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Filter2d_accel_add_64ns_64ns_64_2_1.vhd",
      "impl\/vhdl\/Filter2d_accel_addrbound.vhd",
      "impl\/vhdl\/Filter2d_accel_Array2xfMat_8_0_128_128_1_2_s.vhd",
      "impl\/vhdl\/Filter2d_accel_ashr_32s_8ns_32_7_0.vhd",
      "impl\/vhdl\/Filter2d_accel_Axi2AxiStream.vhd",
      "impl\/vhdl\/Filter2d_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.vhd",
      "impl\/vhdl\/Filter2d_accel_Axi2Mat.vhd",
      "impl\/vhdl\/Filter2d_accel_AxiStream2Axi.vhd",
      "impl\/vhdl\/Filter2d_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.vhd",
      "impl\/vhdl\/Filter2d_accel_AxiStream2Mat.vhd",
      "impl\/vhdl\/Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.vhd",
      "impl\/vhdl\/Filter2d_accel_AxiStream2MatStream_2_s.vhd",
      "impl\/vhdl\/Filter2d_accel_Block_entry1_proc.vhd",
      "impl\/vhdl\/Filter2d_accel_control_r_s_axi.vhd",
      "impl\/vhdl\/Filter2d_accel_control_s_axi.vhd",
      "impl\/vhdl\/Filter2d_accel_entry_proc.vhd",
      "impl\/vhdl\/Filter2d_accel_entry_proc5.vhd",
      "impl\/vhdl\/Filter2d_accel_entry_proc6.vhd",
      "impl\/vhdl\/Filter2d_accel_entry_proc7.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w4_d2_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w4_d2_S_x.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w8_d2_S_x.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w8_d2_S_x0.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w15_d2_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w16_d3_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w32_d3_S_x.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w64_d5_S.vhd",
      "impl\/vhdl\/Filter2d_accel_fifo_w64_d6_S.vhd",
      "impl\/vhdl\/Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s.vhd",
      "impl\/vhdl\/Filter2d_accel_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.vhd",
      "impl\/vhdl\/Filter2d_accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Filter2d_accel_gmem0_m_axi.vhd",
      "impl\/vhdl\/Filter2d_accel_gmem1_m_axi.vhd",
      "impl\/vhdl\/Filter2d_accel_gmem2_m_axi.vhd",
      "impl\/vhdl\/Filter2d_accel_gmem3_m_axi.vhd",
      "impl\/vhdl\/Filter2d_accel_last_blk_pxl_width.vhd",
      "impl\/vhdl\/Filter2d_accel_last_blk_pxl_width_1.vhd",
      "impl\/vhdl\/Filter2d_accel_lshr_8ns_3ns_8_2_1.vhd",
      "impl\/vhdl\/Filter2d_accel_lshr_8ns_8ns_8_2_1.vhd",
      "impl\/vhdl\/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.vhd",
      "impl\/vhdl\/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.vhd",
      "impl\/vhdl\/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.vhd",
      "impl\/vhdl\/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.vhd",
      "impl\/vhdl\/Filter2d_accel_Mat2Axi.vhd",
      "impl\/vhdl\/Filter2d_accel_Mat2Axi_Block_entry24_proc.vhd",
      "impl\/vhdl\/Filter2d_accel_Mat2AxiStream.vhd",
      "impl\/vhdl\/Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.vhd",
      "impl\/vhdl\/Filter2d_accel_MatStream2AxiStream_2_s.vhd",
      "impl\/vhdl\/Filter2d_accel_mul_15s_15s_15_3_1.vhd",
      "impl\/vhdl\/Filter2d_accel_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/Filter2d_accel_mul_16s_8ns_24_4_0.vhd",
      "impl\/vhdl\/Filter2d_accel_mul_32s_32s_32_5_1.vhd",
      "impl\/vhdl\/Filter2d_accel_pool_gpt.vhd",
      "impl\/vhdl\/Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.vhd",
      "impl\/vhdl\/Filter2d_accel_shl_8ns_3ns_8_2_1.vhd",
      "impl\/vhdl\/Filter2d_accel_shl_8ns_4ns_8_2_1.vhd",
      "impl\/vhdl\/Filter2d_accel_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/Filter2d_accel_start_for_AxiStream2Mat_U0.vhd",
      "impl\/vhdl\/Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.vhd",
      "impl\/vhdl\/Filter2d_accel_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.vhd",
      "impl\/vhdl\/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.vhd",
      "impl\/vhdl\/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W.vhd",
      "impl\/vhdl\/Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s.vhd",
      "impl\/vhdl\/Filter2d_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Filter2d_accel_add_64ns_64ns_64_2_1.v",
      "impl\/verilog\/Filter2d_accel_addrbound.v",
      "impl\/verilog\/Filter2d_accel_Array2xfMat_8_0_128_128_1_2_s.v",
      "impl\/verilog\/Filter2d_accel_ashr_32s_8ns_32_7_0.v",
      "impl\/verilog\/Filter2d_accel_Axi2AxiStream.v",
      "impl\/verilog\/Filter2d_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v",
      "impl\/verilog\/Filter2d_accel_Axi2Mat.v",
      "impl\/verilog\/Filter2d_accel_AxiStream2Axi.v",
      "impl\/verilog\/Filter2d_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.v",
      "impl\/verilog\/Filter2d_accel_AxiStream2Mat.v",
      "impl\/verilog\/Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v",
      "impl\/verilog\/Filter2d_accel_AxiStream2MatStream_2_s.v",
      "impl\/verilog\/Filter2d_accel_Block_entry1_proc.v",
      "impl\/verilog\/Filter2d_accel_control_r_s_axi.v",
      "impl\/verilog\/Filter2d_accel_control_s_axi.v",
      "impl\/verilog\/Filter2d_accel_entry_proc.v",
      "impl\/verilog\/Filter2d_accel_entry_proc5.v",
      "impl\/verilog\/Filter2d_accel_entry_proc6.v",
      "impl\/verilog\/Filter2d_accel_entry_proc7.v",
      "impl\/verilog\/Filter2d_accel_fifo_w4_d2_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w4_d2_S_x.v",
      "impl\/verilog\/Filter2d_accel_fifo_w8_d2_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w8_d2_S_x.v",
      "impl\/verilog\/Filter2d_accel_fifo_w8_d2_S_x0.v",
      "impl\/verilog\/Filter2d_accel_fifo_w15_d2_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w16_d3_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w32_d2_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w32_d2_S_x.v",
      "impl\/verilog\/Filter2d_accel_fifo_w32_d3_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w32_d3_S_x.v",
      "impl\/verilog\/Filter2d_accel_fifo_w32_d4_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w64_d2_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w64_d4_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w64_d5_S.v",
      "impl\/verilog\/Filter2d_accel_fifo_w64_d6_S.v",
      "impl\/verilog\/Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s.v",
      "impl\/verilog\/Filter2d_accel_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.v",
      "impl\/verilog\/Filter2d_accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Filter2d_accel_gmem0_m_axi.v",
      "impl\/verilog\/Filter2d_accel_gmem1_m_axi.v",
      "impl\/verilog\/Filter2d_accel_gmem2_m_axi.v",
      "impl\/verilog\/Filter2d_accel_gmem3_m_axi.v",
      "impl\/verilog\/Filter2d_accel_hls_deadlock_detection_unit.v",
      "impl\/verilog\/Filter2d_accel_hls_deadlock_detector.vh",
      "impl\/verilog\/Filter2d_accel_hls_deadlock_report_unit.vh",
      "impl\/verilog\/Filter2d_accel_last_blk_pxl_width.v",
      "impl\/verilog\/Filter2d_accel_last_blk_pxl_width_1.v",
      "impl\/verilog\/Filter2d_accel_lshr_8ns_3ns_8_2_1.v",
      "impl\/verilog\/Filter2d_accel_lshr_8ns_8ns_8_2_1.v",
      "impl\/verilog\/Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0.v",
      "impl\/verilog\/Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0.v",
      "impl\/verilog\/Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0.v",
      "impl\/verilog\/Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0.v",
      "impl\/verilog\/Filter2d_accel_Mat2Axi.v",
      "impl\/verilog\/Filter2d_accel_Mat2Axi_Block_entry24_proc.v",
      "impl\/verilog\/Filter2d_accel_Mat2AxiStream.v",
      "impl\/verilog\/Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v",
      "impl\/verilog\/Filter2d_accel_MatStream2AxiStream_2_s.v",
      "impl\/verilog\/Filter2d_accel_mul_15s_15s_15_3_1.v",
      "impl\/verilog\/Filter2d_accel_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/Filter2d_accel_mul_16s_8ns_24_4_0.v",
      "impl\/verilog\/Filter2d_accel_mul_32s_32s_32_5_1.v",
      "impl\/verilog\/Filter2d_accel_pool_gpt.v",
      "impl\/verilog\/Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.v",
      "impl\/verilog\/Filter2d_accel_shl_8ns_3ns_8_2_1.v",
      "impl\/verilog\/Filter2d_accel_shl_8ns_4ns_8_2_1.v",
      "impl\/verilog\/Filter2d_accel_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/Filter2d_accel_start_for_AxiStream2Mat_U0.v",
      "impl\/verilog\/Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v",
      "impl\/verilog\/Filter2d_accel_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.v",
      "impl\/verilog\/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v",
      "impl\/verilog\/Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W.v",
      "impl\/verilog\/Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s.v",
      "impl\/verilog\/Filter2d_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/data\/Filter2d_accel.mdd",
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/data\/Filter2d_accel.tcl",
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/data\/Filter2d_accel.yaml",
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/src\/xfilter2d_accel.c",
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/src\/xfilter2d_accel.h",
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/src\/xfilter2d_accel_hw.h",
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/src\/xfilter2d_accel_linux.c",
      "impl\/misc\/drivers\/Filter2d_accel_v1_0\/src\/xfilter2d_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Filter2d_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "shift",
          "access": "W",
          "description": "Data signal of shift",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "shift",
              "access": "W",
              "description": "Bit 7 to 0 of shift"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x20",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "shift"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "cols"
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "offsetMasterName": "m_axi_gmem3",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "img_in_1",
          "access": "W",
          "description": "Data signal of img_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in",
              "access": "W",
              "description": "Bit 31 to 0 of img_in"
            }]
        },
        {
          "offset": "0x14",
          "name": "img_in_2",
          "access": "W",
          "description": "Data signal of img_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in",
              "access": "W",
              "description": "Bit 63 to 32 of img_in"
            }]
        },
        {
          "offset": "0x1c",
          "name": "filter_1",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 31 to 0 of filter"
            }]
        },
        {
          "offset": "0x20",
          "name": "filter_2",
          "access": "W",
          "description": "Data signal of filter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter",
              "access": "W",
              "description": "Bit 63 to 32 of filter"
            }]
        },
        {
          "offset": "0x28",
          "name": "conv_out_1",
          "access": "W",
          "description": "Data signal of conv_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv_out",
              "access": "W",
              "description": "Bit 31 to 0 of conv_out"
            }]
        },
        {
          "offset": "0x2c",
          "name": "conv_out_2",
          "access": "W",
          "description": "Data signal of conv_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv_out",
              "access": "W",
              "description": "Bit 63 to 32 of conv_out"
            }]
        },
        {
          "offset": "0x34",
          "name": "maxpool_out_1",
          "access": "W",
          "description": "Data signal of maxpool_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "maxpool_out",
              "access": "W",
              "description": "Bit 31 to 0 of maxpool_out"
            }]
        },
        {
          "offset": "0x38",
          "name": "maxpool_out_2",
          "access": "W",
          "description": "Data signal of maxpool_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "maxpool_out",
              "access": "W",
              "description": "Bit 63 to 32 of maxpool_out"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "conv_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "maxpool_out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "img_in"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "filter"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "filter"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "conv_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "conv_out"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "maxpool_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "maxpool_out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Filter2d_accel",
      "Instances": [
        {
          "ModuleName": "entry_proc7",
          "InstanceName": "entry_proc7_U0"
        },
        {
          "ModuleName": "Block_entry1_proc",
          "InstanceName": "Block_entry1_proc_U0"
        },
        {
          "ModuleName": "Array2xfMat_8_0_128_128_1_2_s",
          "InstanceName": "Array2xfMat_8_0_128_128_1_2_U0",
          "Instances": [{
              "ModuleName": "Axi2Mat",
              "InstanceName": "grp_Axi2Mat_fu_84",
              "Instances": [
                {
                  "ModuleName": "Axi2AxiStream",
                  "InstanceName": "Axi2AxiStream_U0",
                  "Instances": [{
                      "ModuleName": "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1",
                      "InstanceName": "grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108"
                    }]
                },
                {
                  "ModuleName": "AxiStream2Mat",
                  "InstanceName": "AxiStream2Mat_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc5",
                      "InstanceName": "entry_proc5_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width",
                      "InstanceName": "last_blk_pxl_width_U0"
                    },
                    {
                      "ModuleName": "AxiStream2MatStream_2_s",
                      "InstanceName": "AxiStream2MatStream_2_U0",
                      "Instances": [{
                          "ModuleName": "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow",
                          "InstanceName": "grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58"
                        }]
                    }
                  ]
                }
              ]
            }]
        },
        {
          "ModuleName": "filter2D_0_3_3_0_0_128_128_1_2_2_s",
          "InstanceName": "filter2D_0_3_3_0_0_128_128_1_2_2_U0",
          "Instances": [
            {
              "ModuleName": "filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2",
              "InstanceName": "grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129"
            },
            {
              "ModuleName": "xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s",
              "InstanceName": "grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145",
              "Instances": [{
                  "ModuleName": "xFFilter2Dkernel_Pipeline_COL_LOOP",
                  "InstanceName": "grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196",
                  "Instances": [{
                      "ModuleName": "xFApplyFilter2D_0_0_3_3_1_s",
                      "InstanceName": "grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377"
                    }]
                }]
            }
          ]
        },
        {
          "ModuleName": "xfMat2Array_8_0_128_128_1_2_1_s",
          "InstanceName": "xfMat2Array_8_0_128_128_1_2_1_U0",
          "Instances": [{
              "ModuleName": "Mat2Axi",
              "InstanceName": "grp_Mat2Axi_fu_74",
              "Instances": [
                {
                  "ModuleName": "addrbound",
                  "InstanceName": "addrbound_U0"
                },
                {
                  "ModuleName": "Mat2AxiStream",
                  "InstanceName": "Mat2AxiStream_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc",
                      "InstanceName": "entry_proc_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width_1",
                      "InstanceName": "last_blk_pxl_width_1_U0"
                    },
                    {
                      "ModuleName": "MatStream2AxiStream_2_s",
                      "InstanceName": "MatStream2AxiStream_2_U0",
                      "Instances": [{
                          "ModuleName": "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol",
                          "InstanceName": "grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79"
                        }]
                    }
                  ]
                },
                {
                  "ModuleName": "entry_proc6",
                  "InstanceName": "entry_proc6_U0"
                },
                {
                  "ModuleName": "Mat2Axi_Block_entry24_proc",
                  "InstanceName": "Mat2Axi_Block_entry24_proc_U0"
                },
                {
                  "ModuleName": "AxiStream2Axi",
                  "InstanceName": "AxiStream2Axi_U0",
                  "Instances": [{
                      "ModuleName": "AxiStream2Axi_Pipeline_MMIterOutLoop2",
                      "InstanceName": "grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67"
                    }]
                }
              ]
            }]
        },
        {
          "ModuleName": "pool_gpt",
          "InstanceName": "pool_gpt_U0",
          "Instances": [{
              "ModuleName": "pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2",
              "InstanceName": "grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66"
            }]
        }
      ]
    },
    "Info": {
      "entry_proc7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_entry1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2MatStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Array2xfMat_8_0_128_128_1_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFApplyFilter2D_0_0_3_3_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFFilter2Dkernel_Pipeline_COL_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter2D_0_3_3_0_0_128_128_1_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "addrbound": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi_Block_entry24_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MatStream2AxiStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2Array_8_0_128_128_1_2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool_gpt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Filter2d_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc7": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "1.204"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "28",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry1_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "130",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "46",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "67",
          "LatencyWorst": "131",
          "PipelineIIMin": "4",
          "PipelineIIMax": "131",
          "PipelineII": "4 ~ 131",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "4.133"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1021_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "129",
            "Latency": "2 ~ 129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "28",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "87",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "79",
          "LatencyWorst": "143",
          "PipelineIIMin": "16",
          "PipelineIIMax": "143",
          "PipelineII": "16 ~ 143",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "4.133"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "59",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "328",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc5": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.409"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "46",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "1.204"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "19",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "16393",
          "LatencyWorst": "32777",
          "PipelineIIMin": "11",
          "PipelineIIMax": "32777",
          "PipelineII": "11 ~ 32777",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.104"
        },
        "Loops": [{
            "Name": "MMIterInLoopRow",
            "TripCount": "",
            "LatencyMin": "9",
            "LatencyMax": "32775",
            "Latency": "9 ~ 32775",
            "PipelineII": "2",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "1212",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1115",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_s": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "16399",
          "LatencyWorst": "32783",
          "PipelineIIMin": "17",
          "PipelineIIMax": "32783",
          "PipelineII": "17 ~ 32783",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "3.269"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1412",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1233",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Mat": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "16400",
          "LatencyWorst": "32784",
          "PipelineIIMin": "18",
          "PipelineIIMax": "32784",
          "PipelineII": "18 ~ 32784",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "3.269"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1716",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1526",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "16405",
          "LatencyWorst": "32789",
          "PipelineIIMin": "18",
          "PipelineIIMax": "32784",
          "PipelineII": "18 ~ 32784",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "4.133"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "2072",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2059",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Array2xfMat_8_0_128_128_1_2_s": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "16407",
          "LatencyWorst": "32791",
          "PipelineIIMin": "25",
          "PipelineIIMax": "32791",
          "PipelineII": "25 ~ 32791",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "4.133"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "2079",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2133",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "3.593"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_834_1_VITIS_LOOP_835_2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "161",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "117",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFApplyFilter2D_0_0_3_3_1_s": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "1",
          "PipelineDepth": "20",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.665"
        },
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "1791",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "552",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFFilter2Dkernel_Pipeline_COL_LOOP": {
        "Latency": {
          "LatencyBest": "31",
          "LatencyAvg": "",
          "LatencyWorst": "65566",
          "PipelineIIMin": "31",
          "PipelineIIMax": "65566",
          "PipelineII": "31 ~ 65566",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "3.635"
        },
        "Loops": [{
            "Name": "COL_LOOP",
            "TripCount": "",
            "LatencyMin": "29",
            "LatencyMax": "65564",
            "Latency": "29 ~ 65564",
            "PipelineII": "1",
            "PipelineDepth": "29"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "2820",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1301",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s": {
        "Latency": {
          "LatencyBest": "181",
          "LatencyAvg": "",
          "LatencyWorst": "4297523341",
          "PipelineIIMin": "181",
          "PipelineIIMax": "4297523341",
          "PipelineII": "181 ~ 4297523341",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "3.635"
        },
        "Loops": [{
            "Name": "ROW_LOOP",
            "TripCount": "",
            "LatencyMin": "180",
            "LatencyMax": "4297523340",
            "Latency": "180 ~ 4297523340",
            "PipelineII": "",
            "PipelineDepthMin": "36",
            "PipelineDepthMax": "65571",
            "PipelineDepth": "36 ~ 65571"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "3080",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1684",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter2D_0_3_3_0_0_128_128_1_2_2_s": {
        "Latency": {
          "LatencyBest": "203",
          "LatencyAvg": "",
          "LatencyWorst": "4297523363",
          "PipelineIIMin": "203",
          "PipelineIIMax": "4297523363",
          "PipelineII": "203 ~ 4297523363",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "3.635"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "3351",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "2039",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc6": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "1.204"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "19",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "addrbound": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.545"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "44",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi_Block_entry24_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "1.204"
        },
        "Area": {
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "19",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "1.204"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "28",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "1.204"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "19",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "8199",
          "LatencyWorst": "32775",
          "PipelineIIMin": "9",
          "PipelineIIMax": "32775",
          "PipelineII": "9 ~ 32775",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.295"
        },
        "Loops": [{
            "Name": "MMIterOutRow_MMIterOutCol",
            "TripCount": "",
            "LatencyMin": "7",
            "LatencyMax": "32773",
            "Latency": "7 ~ 32773",
            "PipelineII": "2",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "406",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "504",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_s": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "8205",
          "LatencyWorst": "32781",
          "PipelineIIMin": "15",
          "PipelineIIMax": "32781",
          "PipelineII": "15 ~ 32781",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.295"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "616",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "645",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2AxiStream": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "8206",
          "LatencyWorst": "32782",
          "PipelineIIMin": "16",
          "PipelineIIMax": "32782",
          "PipelineII": "16 ~ 32782",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.295"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "920",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "920",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "8195",
          "LatencyWorst": "16387",
          "PipelineIIMin": "4",
          "PipelineIIMax": "16387",
          "PipelineII": "4 ~ 16387",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.835"
        },
        "Loops": [{
            "Name": "MMIterOutLoop2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "16385",
            "Latency": "2 ~ 16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "43",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "92",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "8203",
          "LatencyWorst": "16395",
          "PipelineIIMin": "12",
          "PipelineIIMax": "16395",
          "PipelineII": "12 ~ 16395",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.835"
        },
        "Area": {
          "FF": "118",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "321",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "8212",
          "LatencyWorst": "32782",
          "PipelineIIMin": "16",
          "PipelineIIMax": "32782",
          "PipelineII": "16 ~ 32782",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.835"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1492",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1630",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2Array_8_0_128_128_1_2_1_s": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "8213",
          "LatencyWorst": "32783",
          "PipelineIIMin": "22",
          "PipelineIIMax": "32783",
          "PipelineII": "22 ~ 32783",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.835"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1578",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1709",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2": {
        "Latency": {
          "LatencyBest": "16398",
          "LatencyAvg": "16398",
          "LatencyWorst": "16398",
          "PipelineII": "16398",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "3.422"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1_VITIS_LOOP_10_2",
            "TripCount": "4096",
            "Latency": "16396",
            "PipelineII": "4",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "911",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "479",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pool_gpt": {
        "Latency": {
          "LatencyBest": "16406",
          "LatencyAvg": "16406",
          "LatencyWorst": "16406",
          "PipelineII": "16406",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "3.422"
        },
        "Area": {
          "FF": "1050",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "726",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Filter2d_accel": {
        "Latency": {
          "LatencyBest": "16468",
          "LatencyAvg": "",
          "LatencyWorst": "4297523366",
          "PipelineIIMin": "16407",
          "PipelineIIMax": "4297523364",
          "PipelineII": "16407 ~ 4297523364",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "4.133"
        },
        "Area": {
          "BRAM_18K": "11",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "15",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "13177",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "11660",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "21",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-04 12:15:45 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
