<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1553184856">
  <File Type="VDS-TIMING-PB" Name="icap_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="icap_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="icap.dcp"/>
  <File Type="RDS-UTIL-PB" Name="icap_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="icap_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="icap_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="icap.vds"/>
  <File Type="REPORTS-TCL" Name="icap_reports.tcl"/>
  <File Type="PA-TCL" Name="icap.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/debouncer.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/flip_flop_d.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/icap.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="icap"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/nexys_ddr_4.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/nexys_ddr_4.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_RuntimeOptimized" Flow="Vivado Synthesis 2018">
      <Desc>Trades off Performance and Area for better Runtime.</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="FlattenHierarchy">1</Option>
      <Option Id="Directive">0</Option>
      <Option Id="FsmExtraction">0</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="icap_template"/>
  <BlockFileSet Type="BlockSrcs" Name="ila_0"/>
</GenRun>
