Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Thu Apr 11 00:55:48 2024
| Host         : DESKTOP-MU57QG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Low_part_OR_Adder_timing_summary_routed.rpt -pb Low_part_OR_Adder_timing_summary_routed.pb -rpx Low_part_OR_Adder_timing_summary_routed.rpx -warn_on_violation
| Design       : Low_part_OR_Adder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.129ns  (logic 3.480ns (56.779%)  route 2.649ns (43.221%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  A_IBUF[6]_inst/O
                         net (fo=3, routed)           1.252     2.080    A_IBUF[6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.064     2.144 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.398     3.541    Sum_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         2.588     6.129 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.129    Sum[6]
    R22                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.035ns  (logic 3.339ns (55.329%)  route 2.696ns (44.671%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  A_IBUF[6]_inst/O
                         net (fo=3, routed)           1.254     2.082    nolabel_line31/A_IBUF[0]
    SLICE_X0Y15          LUT4 (Prop_lut4_I0_O)        0.053     2.135 r  nolabel_line31/c_out/O
                         net (fo=1, routed)           1.441     3.577    C_out_OBUF
    R21                  OBUF (Prop_obuf_I_O)         2.458     6.035 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.035    C_out
    R21                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 3.338ns (55.634%)  route 2.662ns (44.366%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  A_IBUF[6]_inst/O
                         net (fo=3, routed)           1.252     2.080    A_IBUF[6]
    SLICE_X0Y15          LUT4 (Prop_lut4_I1_O)        0.053     2.133 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.411     3.543    Sum_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         2.457     6.000 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.000    Sum[7]
    P21                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.737ns  (logic 3.319ns (57.861%)  route 2.417ns (42.139%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           1.007     1.808    A_IBUF[0]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.053     1.861 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.411     3.272    Sum_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         2.465     5.737 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.737    Sum[0]
    T22                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.724ns  (logic 3.351ns (58.541%)  route 2.373ns (41.459%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  A_IBUF[5]_inst/O
                         net (fo=1, routed)           0.963     1.791    A_IBUF[5]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.053     1.844 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.411     3.255    Sum_OBUF[5]
    R23                  OBUF (Prop_obuf_I_O)         2.469     5.724 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.724    Sum[5]
    R23                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.703ns  (logic 3.330ns (58.387%)  route 2.373ns (41.613%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=1, routed)           0.963     1.781    A_IBUF[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.053     1.834 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.411     3.245    Sum_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         2.458     5.703 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.703    Sum[1]
    R20                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 3.321ns (58.325%)  route 2.373ns (41.675%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           0.963     1.777    A_IBUF[2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.053     1.830 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.411     3.240    Sum_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         2.454     5.695 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.695    Sum[2]
    T20                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.312ns (58.259%)  route 2.373ns (41.741%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  A_IBUF[3]_inst/O
                         net (fo=1, routed)           0.963     1.750    A_IBUF[3]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.053     1.803 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.411     3.214    Sum_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         2.472     5.686 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.686    Sum[3]
    T25                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 3.308ns (58.224%)  route 2.373ns (41.776%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  A_IBUF[4]_inst/O
                         net (fo=1, routed)           0.963     1.748    A_IBUF[4]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.053     1.801 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.411     3.212    Sum_OBUF[4]
    T24                  OBUF (Prop_obuf_I_O)         2.469     5.681 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.681    Sum[4]
    T24                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.407ns (66.723%)  route 0.702ns (33.277%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  B_IBUF[7]_inst/O
                         net (fo=2, routed)           0.309     0.402    B_IBUF[7]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.028     0.430 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.393     0.823    Sum_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         1.286     2.109 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.109    Sum[7]
    P21                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.370ns (64.794%)  route 0.744ns (35.206%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  B_IBUF[2]_inst/O
                         net (fo=1, routed)           0.352     0.410    B_IBUF[2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.028     0.438 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.393     0.831    Sum_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         1.283     2.114 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.114    Sum[2]
    T20                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.408ns (66.140%)  route 0.721ns (33.860%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  B_IBUF[7]_inst/O
                         net (fo=2, routed)           0.310     0.403    nolabel_line31/B_IBUF[1]
    SLICE_X0Y15          LUT4 (Prop_lut4_I2_O)        0.028     0.431 r  nolabel_line31/c_out/O
                         net (fo=1, routed)           0.410     0.842    C_out_OBUF
    R21                  OBUF (Prop_obuf_I_O)         1.287     2.129 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.129    C_out
    R21                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.392ns (65.157%)  route 0.744ns (34.843%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  B_IBUF[1]_inst/O
                         net (fo=1, routed)           0.352     0.429    B_IBUF[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.028     0.457 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     0.849    Sum_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         1.287     2.136 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.136    Sum[1]
    R20                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.394ns (65.197%)  route 0.744ns (34.803%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  B_IBUF[5]_inst/O
                         net (fo=1, routed)           0.352     0.420    B_IBUF[5]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.028     0.448 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.393     0.841    Sum_OBUF[5]
    R23                  OBUF (Prop_obuf_I_O)         1.298     2.139 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.139    Sum[5]
    R23                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.398ns (65.253%)  route 0.744ns (34.747%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           0.352     0.428    B_IBUF[0]
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.028     0.456 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.393     0.849    Sum_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.294     2.142 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.142    Sum[0]
    T22                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.402ns (65.326%)  route 0.744ns (34.674%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           0.352     0.425    B_IBUF[3]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.028     0.453 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.393     0.846    Sum_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         1.301     2.147 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.147    Sum[3]
    T25                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.405ns (65.370%)  route 0.744ns (34.630%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  B_IBUF[4]_inst/O
                         net (fo=1, routed)           0.352     0.431    B_IBUF[4]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.028     0.459 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.393     0.851    Sum_OBUF[4]
    T24                  OBUF (Prop_obuf_I_O)         1.298     2.150 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.150    Sum[4]
    T24                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.443ns (64.619%)  route 0.790ns (35.381%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.404     0.477    B_IBUF[6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.029     0.506 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.387     0.892    Sum_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         1.341     2.233 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.233    Sum[6]
    R22                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------





