{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688214239324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688214239324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  1 17:53:59 2023 " "Processing started: Sat Jul  1 17:53:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688214239324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688214239324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688214239324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688214239551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688214239551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/madan/onedrive/desktop/verilog/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/madan/onedrive/desktop/verilog/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688214244424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688214244424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688214244444 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fifo_counter fifo.v(4) " "Verilog HDL warning at fifo.v(4): object fifo_counter used but never assigned" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1688214244447 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(24) " "Verilog HDL assignment warning at fifo.v(24): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688214244448 "|fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(40) " "Verilog HDL assignment warning at fifo.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688214244449 "|fifo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_counter 0 fifo.v(4) " "Net \"fifo_counter\" at fifo.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688214244450 "|fifo"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "empty VCC " "Pin \"empty\" is stuck at VCC" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "full GND " "Pin \"full\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|full"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688214244758 "|fifo|data_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688214244758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "136 " "136 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688214244773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688214244860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688214244860 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "we " "No output dependent on input pin \"we\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|we"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "re " "No output dependent on input pin \"re\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|re"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "../rtl/fifo.v" "" { Text "C:/Users/madan/OneDrive/Desktop/verilog/rtl/fifo.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688214244901 "|fifo|data_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688214244901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688214244902 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688214244902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688214244902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688214244909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  1 17:54:04 2023 " "Processing ended: Sat Jul  1 17:54:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688214244909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688214244909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688214244909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688214244909 ""}
