-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_channel_mult is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    H_real_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    H_real_spl0_empty_n : IN STD_LOGIC;
    H_real_spl0_read : OUT STD_LOGIC;
    H_imag_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    H_imag_spl0_empty_n : IN STD_LOGIC;
    H_imag_spl0_read : OUT STD_LOGIC;
    xr_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    xr_empty_n : IN STD_LOGIC;
    xr_read : OUT STD_LOGIC;
    xi_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    xi_empty_n : IN STD_LOGIC;
    xi_read : OUT STD_LOGIC;
    channel_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    channel_out_full_n : IN STD_LOGIC;
    channel_out_write : OUT STD_LOGIC );
end;


architecture behav of TOP_channel_mult is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_start : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_done : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_idle : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_ready : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_H_real_spl0_read : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_H_imag_spl0_read : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080344_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080344_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080341_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080341_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080338_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080338_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080335_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080335_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080330_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080330_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080327_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080327_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080324_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080324_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080321_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080321_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080320_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080320_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080317_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080317_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080314_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080314_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080311_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080311_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080308_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080308_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080305_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080305_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080302_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080302_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080299_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080299_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_1_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_2_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_conv_i_i_i35287_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_conv_i_i_i35287_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_3_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_4_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_5_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_6_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_7_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_7_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_8_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_8_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_9_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_9_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_10_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_10_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_11_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_11_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_12_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_12_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_13_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_13_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_14_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_14_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_15_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_15_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_16_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_16_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_17_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_17_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079239_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079239_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_18_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_18_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_19_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_19_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_20_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_20_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_21_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_21_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_22_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_22_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_23_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_23_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_24_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_24_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_25_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_25_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_26_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_26_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_27_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_27_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_28_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_28_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_29_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_29_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_30_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_30_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_31_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_31_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_32_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_32_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079191_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079191_i_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_33_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_33_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_34_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_34_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_35_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_35_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_36_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_36_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_37_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_37_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_38_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_38_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_39_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_39_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_40_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_40_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_41_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_41_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_42_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_42_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_43_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_43_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_44_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_44_out_ap_vld : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_start : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_idle : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_ready : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_channel_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_channel_out_write : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_xr_read : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_xi_read : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call85 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_channel_mult_Pipeline_CHANNEL2REAL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_real_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_real_spl0_empty_n : IN STD_LOGIC;
        H_real_spl0_read : OUT STD_LOGIC;
        H_imag_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_imag_spl0_empty_n : IN STD_LOGIC;
        H_imag_spl0_read : OUT STD_LOGIC;
        p_0_0_080344_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080344_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080341_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080341_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080338_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080338_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080335_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080335_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080330_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080330_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080327_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080327_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080324_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080324_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080321_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080321_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080320_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080320_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080317_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080317_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080314_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080314_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080311_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080311_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080308_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080308_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080305_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080305_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080302_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080302_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_080299_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_080299_i_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_1_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_2_out_ap_vld : OUT STD_LOGIC;
        conv_i_i_i35287_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_i35287_i_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_3_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_4_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_5_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_6_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_7_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_8_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_8_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_9_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_10_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_11_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_11_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_12_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_13_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_14_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_14_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_15_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_15_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_16_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_17_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_17_out_ap_vld : OUT STD_LOGIC;
        p_0_0_079239_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_079239_i_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_18_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_19_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_19_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_20_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_21_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_22_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_23_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_23_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_24_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_24_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_25_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_25_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_26_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_26_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_27_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_27_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_28_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_28_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_29_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_29_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_30_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_30_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_31_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_31_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_32_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_32_out_ap_vld : OUT STD_LOGIC;
        p_0_0_079191_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_079191_i_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_33_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_33_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_34_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_34_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_35_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_35_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_36_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_36_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_37_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_37_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_38_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_38_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_39_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_39_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_40_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_40_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_41_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_41_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_42_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_42_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_43_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_43_out_ap_vld : OUT STD_LOGIC;
        CHANNEL_V_44_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_44_out_ap_vld : OUT STD_LOGIC );
    end component;


    component TOP_channel_mult_Pipeline_VITIS_LOOP_63_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        channel_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        channel_out_full_n : IN STD_LOGIC;
        channel_out_write : OUT STD_LOGIC;
        sext_ln1171 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_72 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_73 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_74 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_75 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_76 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_77 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_78 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_79 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_80 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_81 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_82 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_83 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_84 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_85 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_86 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_87 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_88 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_89 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_90 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_91 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_92 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_93 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_94 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_95 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_96 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_97 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_98 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_99 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_100 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_101 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_102 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_103 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_104 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_105 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_106 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_107 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_108 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_109 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_110 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_111 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_112 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_113 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_114 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_115 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_116 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_117 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_118 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_119 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_120 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_121 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_122 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_123 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_124 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_125 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_126 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_127 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_128 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_129 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_130 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_131 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_132 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_133 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1171_134 : IN STD_LOGIC_VECTOR (15 downto 0);
        xr_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        xr_empty_n : IN STD_LOGIC;
        xr_read : OUT STD_LOGIC;
        xi_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        xi_empty_n : IN STD_LOGIC;
        xi_read : OUT STD_LOGIC );
    end component;



begin
    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282 : component TOP_channel_mult_Pipeline_CHANNEL2REAL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_start,
        ap_done => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_done,
        ap_idle => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_idle,
        ap_ready => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_ready,
        H_real_spl0_dout => H_real_spl0_dout,
        H_real_spl0_empty_n => H_real_spl0_empty_n,
        H_real_spl0_read => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_H_real_spl0_read,
        H_imag_spl0_dout => H_imag_spl0_dout,
        H_imag_spl0_empty_n => H_imag_spl0_empty_n,
        H_imag_spl0_read => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_H_imag_spl0_read,
        p_0_0_080344_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080344_i_out,
        p_0_0_080344_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080344_i_out_ap_vld,
        p_0_0_080341_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080341_i_out,
        p_0_0_080341_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080341_i_out_ap_vld,
        p_0_0_080338_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080338_i_out,
        p_0_0_080338_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080338_i_out_ap_vld,
        p_0_0_080335_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080335_i_out,
        p_0_0_080335_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080335_i_out_ap_vld,
        p_0_0_080330_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080330_i_out,
        p_0_0_080330_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080330_i_out_ap_vld,
        p_0_0_080327_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080327_i_out,
        p_0_0_080327_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080327_i_out_ap_vld,
        p_0_0_080324_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080324_i_out,
        p_0_0_080324_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080324_i_out_ap_vld,
        p_0_0_080321_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080321_i_out,
        p_0_0_080321_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080321_i_out_ap_vld,
        p_0_0_080320_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080320_i_out,
        p_0_0_080320_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080320_i_out_ap_vld,
        p_0_0_080317_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080317_i_out,
        p_0_0_080317_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080317_i_out_ap_vld,
        p_0_0_080314_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080314_i_out,
        p_0_0_080314_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080314_i_out_ap_vld,
        p_0_0_080311_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080311_i_out,
        p_0_0_080311_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080311_i_out_ap_vld,
        p_0_0_080308_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080308_i_out,
        p_0_0_080308_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080308_i_out_ap_vld,
        p_0_0_080305_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080305_i_out,
        p_0_0_080305_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080305_i_out_ap_vld,
        p_0_0_080302_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080302_i_out,
        p_0_0_080302_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080302_i_out_ap_vld,
        p_0_0_080299_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080299_i_out,
        p_0_0_080299_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080299_i_out_ap_vld,
        CHANNEL_V_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_out,
        CHANNEL_V_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_out_ap_vld,
        CHANNEL_V_1_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_1_out,
        CHANNEL_V_1_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_1_out_ap_vld,
        CHANNEL_V_2_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_2_out,
        CHANNEL_V_2_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_2_out_ap_vld,
        conv_i_i_i35287_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_conv_i_i_i35287_i_out,
        conv_i_i_i35287_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_conv_i_i_i35287_i_out_ap_vld,
        CHANNEL_V_3_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_3_out,
        CHANNEL_V_3_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_3_out_ap_vld,
        CHANNEL_V_4_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_4_out,
        CHANNEL_V_4_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_4_out_ap_vld,
        CHANNEL_V_5_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_5_out,
        CHANNEL_V_5_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_5_out_ap_vld,
        CHANNEL_V_6_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_6_out,
        CHANNEL_V_6_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_6_out_ap_vld,
        CHANNEL_V_7_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_7_out,
        CHANNEL_V_7_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_7_out_ap_vld,
        CHANNEL_V_8_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_8_out,
        CHANNEL_V_8_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_8_out_ap_vld,
        CHANNEL_V_9_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_9_out,
        CHANNEL_V_9_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_9_out_ap_vld,
        CHANNEL_V_10_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_10_out,
        CHANNEL_V_10_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_10_out_ap_vld,
        CHANNEL_V_11_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_11_out,
        CHANNEL_V_11_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_11_out_ap_vld,
        CHANNEL_V_12_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_12_out,
        CHANNEL_V_12_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_12_out_ap_vld,
        CHANNEL_V_13_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_13_out,
        CHANNEL_V_13_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_13_out_ap_vld,
        CHANNEL_V_14_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_14_out,
        CHANNEL_V_14_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_14_out_ap_vld,
        CHANNEL_V_15_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_15_out,
        CHANNEL_V_15_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_15_out_ap_vld,
        CHANNEL_V_16_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_16_out,
        CHANNEL_V_16_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_16_out_ap_vld,
        CHANNEL_V_17_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_17_out,
        CHANNEL_V_17_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_17_out_ap_vld,
        p_0_0_079239_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079239_i_out,
        p_0_0_079239_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079239_i_out_ap_vld,
        CHANNEL_V_18_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_18_out,
        CHANNEL_V_18_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_18_out_ap_vld,
        CHANNEL_V_19_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_19_out,
        CHANNEL_V_19_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_19_out_ap_vld,
        CHANNEL_V_20_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_20_out,
        CHANNEL_V_20_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_20_out_ap_vld,
        CHANNEL_V_21_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_21_out,
        CHANNEL_V_21_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_21_out_ap_vld,
        CHANNEL_V_22_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_22_out,
        CHANNEL_V_22_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_22_out_ap_vld,
        CHANNEL_V_23_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_23_out,
        CHANNEL_V_23_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_23_out_ap_vld,
        CHANNEL_V_24_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_24_out,
        CHANNEL_V_24_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_24_out_ap_vld,
        CHANNEL_V_25_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_25_out,
        CHANNEL_V_25_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_25_out_ap_vld,
        CHANNEL_V_26_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_26_out,
        CHANNEL_V_26_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_26_out_ap_vld,
        CHANNEL_V_27_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_27_out,
        CHANNEL_V_27_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_27_out_ap_vld,
        CHANNEL_V_28_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_28_out,
        CHANNEL_V_28_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_28_out_ap_vld,
        CHANNEL_V_29_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_29_out,
        CHANNEL_V_29_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_29_out_ap_vld,
        CHANNEL_V_30_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_30_out,
        CHANNEL_V_30_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_30_out_ap_vld,
        CHANNEL_V_31_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_31_out,
        CHANNEL_V_31_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_31_out_ap_vld,
        CHANNEL_V_32_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_32_out,
        CHANNEL_V_32_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_32_out_ap_vld,
        p_0_0_079191_i_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079191_i_out,
        p_0_0_079191_i_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079191_i_out_ap_vld,
        CHANNEL_V_33_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_33_out,
        CHANNEL_V_33_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_33_out_ap_vld,
        CHANNEL_V_34_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_34_out,
        CHANNEL_V_34_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_34_out_ap_vld,
        CHANNEL_V_35_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_35_out,
        CHANNEL_V_35_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_35_out_ap_vld,
        CHANNEL_V_36_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_36_out,
        CHANNEL_V_36_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_36_out_ap_vld,
        CHANNEL_V_37_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_37_out,
        CHANNEL_V_37_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_37_out_ap_vld,
        CHANNEL_V_38_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_38_out,
        CHANNEL_V_38_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_38_out_ap_vld,
        CHANNEL_V_39_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_39_out,
        CHANNEL_V_39_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_39_out_ap_vld,
        CHANNEL_V_40_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_40_out,
        CHANNEL_V_40_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_40_out_ap_vld,
        CHANNEL_V_41_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_41_out,
        CHANNEL_V_41_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_41_out_ap_vld,
        CHANNEL_V_42_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_42_out,
        CHANNEL_V_42_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_42_out_ap_vld,
        CHANNEL_V_43_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_43_out,
        CHANNEL_V_43_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_43_out_ap_vld,
        CHANNEL_V_44_out => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_44_out,
        CHANNEL_V_44_out_ap_vld => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_44_out_ap_vld);

    grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354 : component TOP_channel_mult_Pipeline_VITIS_LOOP_63_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_start,
        ap_done => grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done,
        ap_idle => grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_idle,
        ap_ready => grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_ready,
        channel_out_din => grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_channel_out_din,
        channel_out_full_n => channel_out_full_n,
        channel_out_write => grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_channel_out_write,
        sext_ln1171 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_34_out,
        sext_ln1171_72 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_4_out,
        sext_ln1171_73 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_35_out,
        sext_ln1171_74 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_5_out,
        sext_ln1171_75 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_36_out,
        sext_ln1171_76 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_6_out,
        sext_ln1171_77 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_33_out,
        sext_ln1171_78 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_3_out,
        sext_ln1171_79 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080327_i_out,
        sext_ln1171_80 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_19_out,
        sext_ln1171_81 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080324_i_out,
        sext_ln1171_82 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_20_out,
        sext_ln1171_83 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080321_i_out,
        sext_ln1171_84 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_21_out,
        sext_ln1171_85 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080330_i_out,
        sext_ln1171_86 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_18_out,
        sext_ln1171_87 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_38_out,
        sext_ln1171_88 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_8_out,
        sext_ln1171_89 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_39_out,
        sext_ln1171_90 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_9_out,
        sext_ln1171_91 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_40_out,
        sext_ln1171_92 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_10_out,
        sext_ln1171_93 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_37_out,
        sext_ln1171_94 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_7_out,
        sext_ln1171_95 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080317_i_out,
        sext_ln1171_96 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_23_out,
        sext_ln1171_97 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080314_i_out,
        sext_ln1171_98 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_24_out,
        sext_ln1171_99 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080311_i_out,
        sext_ln1171_100 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_25_out,
        sext_ln1171_101 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080320_i_out,
        sext_ln1171_102 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_22_out,
        sext_ln1171_103 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_42_out,
        sext_ln1171_104 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_12_out,
        sext_ln1171_105 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_43_out,
        sext_ln1171_106 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_13_out,
        sext_ln1171_107 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_44_out,
        sext_ln1171_108 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_14_out,
        sext_ln1171_109 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_41_out,
        sext_ln1171_110 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_11_out,
        sext_ln1171_111 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080305_i_out,
        sext_ln1171_112 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_27_out,
        sext_ln1171_113 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080302_i_out,
        sext_ln1171_114 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_28_out,
        sext_ln1171_115 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080299_i_out,
        sext_ln1171_116 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_29_out,
        sext_ln1171_117 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080308_i_out,
        sext_ln1171_118 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_26_out,
        sext_ln1171_119 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_31_out,
        sext_ln1171_120 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_1_out,
        sext_ln1171_121 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_32_out,
        sext_ln1171_122 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_2_out,
        sext_ln1171_123 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079191_i_out,
        sext_ln1171_124 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_conv_i_i_i35287_i_out,
        sext_ln1171_125 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_30_out,
        sext_ln1171_126 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_out,
        sext_ln1171_127 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080341_i_out,
        sext_ln1171_128 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_16_out,
        sext_ln1171_129 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080338_i_out,
        sext_ln1171_130 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_17_out,
        sext_ln1171_131 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080335_i_out,
        sext_ln1171_132 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_079239_i_out,
        sext_ln1171_133 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_p_0_0_080344_i_out,
        sext_ln1171_134 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_CHANNEL_V_15_out,
        xr_dout => xr_dout,
        xr_empty_n => xr_empty_n,
        xr_read => grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_xr_read,
        xi_dout => xi_dout,
        xi_empty_n => xi_empty_n,
        xi_read => grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_xi_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_ready = ap_const_logic_1)) then 
                    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_ready = ap_const_logic_1)) then 
                    grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_done, grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;

    H_imag_spl0_read_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_H_imag_spl0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_imag_spl0_read <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_H_imag_spl0_read;
        else 
            H_imag_spl0_read <= ap_const_logic_0;
        end if; 
    end process;


    H_real_spl0_read_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_H_real_spl0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_real_spl0_read <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_H_real_spl0_read;
        else 
            H_real_spl0_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_done)
    begin
        if ((grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done)
    begin
        if ((grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call85_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call85 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    channel_out_din <= grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_channel_out_din;

    channel_out_write_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_channel_out_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            channel_out_write <= grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_channel_out_write;
        else 
            channel_out_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_start <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282_ap_start_reg;
    grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_start <= grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_ap_start_reg;

    xi_read_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_xi_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xi_read <= grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_xi_read;
        else 
            xi_read <= ap_const_logic_0;
        end if; 
    end process;


    xr_read_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_xr_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xr_read <= grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354_xr_read;
        else 
            xr_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
