// Seed: 2402292997
module module_0 (
    input tri id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output supply0 id_7,
    output tri1 id_8,
    input supply0 id_9,
    input supply1 id_10
);
  assign id_8 = id_3;
  assign module_1.id_7 = 0;
  wire [-1 : -1] id_12, id_13;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wand id_6,
    output tri0 id_7,
    input supply0 id_8,
    output wand id_9
);
  wire id_11, id_12, id_13, id_14;
  logic id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4,
      id_9,
      id_5,
      id_0,
      id_5,
      id_3,
      id_6,
      id_1
  );
endmodule
