

================================================================
== Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Thu Mar 30 10:45:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.151 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |        9|        9|         6|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 9 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln40"   --->   Operation 10 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%icmp_ln79_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln79_1"   --->   Operation 11 'read' 'icmp_ln79_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%icmp_ln79_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln79"   --->   Operation 12 'read' 'icmp_ln79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i6 %zext_ln40_read"   --->   Operation 13 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %streamCtxRAM, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [src/initializer.cpp:40]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.13ns)   --->   "%icmp_ln40 = icmp_eq  i3 %i, i3 5" [src/initializer.cpp:40]   --->   Operation 19 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.65ns)   --->   "%add_ln40 = add i3 %i, i3 1" [src/initializer.cpp:40]   --->   Operation 21 'add' 'add_ln40' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split10, void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit.loopexit3.exitStub" [src/initializer.cpp:40]   --->   Operation 22 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_cast = zext i3 %i" [src/initializer.cpp:40]   --->   Operation 23 'zext' 'i_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%B_FRAME_INIT_VALS_addr = getelementptr i8 %B_FRAME_INIT_VALS, i64 0, i64 %i_1_cast" [src/initializer.cpp:41]   --->   Operation 24 'getelementptr' 'B_FRAME_INIT_VALS_addr' <Predicate = (!icmp_ln40 & icmp_ln79_1_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%P_FRAME_INIT_VALS_addr = getelementptr i8 %P_FRAME_INIT_VALS, i64 0, i64 %i_1_cast" [src/initializer.cpp:41]   --->   Operation 25 'getelementptr' 'P_FRAME_INIT_VALS_addr' <Predicate = (!icmp_ln40 & icmp_ln79_read & !icmp_ln79_1_read)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%I_FRAME_INIT_VALS_addr = getelementptr i8 %I_FRAME_INIT_VALS, i64 0, i64 %i_1_cast" [src/initializer.cpp:41]   --->   Operation 26 'getelementptr' 'I_FRAME_INIT_VALS_addr' <Predicate = (!icmp_ln40 & !icmp_ln79_read & !icmp_ln79_1_read)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%B_FRAME_INIT_VALS_load = load i3 %B_FRAME_INIT_VALS_addr" [src/initializer.cpp:41]   --->   Operation 27 'load' 'B_FRAME_INIT_VALS_load' <Predicate = (!icmp_ln40 & icmp_ln79_1_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%P_FRAME_INIT_VALS_load = load i3 %P_FRAME_INIT_VALS_addr" [src/initializer.cpp:41]   --->   Operation 28 'load' 'P_FRAME_INIT_VALS_load' <Predicate = (!icmp_ln40 & icmp_ln79_read & !icmp_ln79_1_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%I_FRAME_INIT_VALS_load = load i3 %I_FRAME_INIT_VALS_addr" [src/initializer.cpp:41]   --->   Operation 29 'load' 'I_FRAME_INIT_VALS_load' <Predicate = (!icmp_ln40 & !icmp_ln79_read & !icmp_ln79_1_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln40 = store i3 %add_ln40, i3 %i_1" [src/initializer.cpp:40]   --->   Operation 30 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.15>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%B_FRAME_INIT_VALS_load = load i3 %B_FRAME_INIT_VALS_addr" [src/initializer.cpp:41]   --->   Operation 31 'load' 'B_FRAME_INIT_VALS_load' <Predicate = (icmp_ln79_1_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%P_FRAME_INIT_VALS_load = load i3 %P_FRAME_INIT_VALS_addr" [src/initializer.cpp:41]   --->   Operation 32 'load' 'P_FRAME_INIT_VALS_load' <Predicate = (icmp_ln79_read & !icmp_ln79_1_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%I_FRAME_INIT_VALS_load = load i3 %I_FRAME_INIT_VALS_addr" [src/initializer.cpp:41]   --->   Operation 33 'load' 'I_FRAME_INIT_VALS_load' <Predicate = (!icmp_ln79_read & !icmp_ln79_1_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 5> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_1)   --->   "%select_ln41 = select i1 %icmp_ln79_read, i8 %P_FRAME_INIT_VALS_load, i8 %I_FRAME_INIT_VALS_load" [src/initializer.cpp:41]   --->   Operation 34 'select' 'select_ln41' <Predicate = (!icmp_ln79_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_1 = select i1 %icmp_ln79_1_read, i8 %B_FRAME_INIT_VALS_load, i8 %select_ln41" [src/initializer.cpp:41]   --->   Operation 35 'select' 'select_ln41_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln41_1, i32 4, i32 7" [src/initializer.cpp:11]   --->   Operation 36 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %trunc_ln1" [src/initializer.cpp:11]   --->   Operation 37 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln1, i2 0" [src/initializer.cpp:11]   --->   Operation 38 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i6 %and_ln" [src/initializer.cpp:11]   --->   Operation 39 'zext' 'zext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i7 %zext_ln11, i7 83" [src/initializer.cpp:11]   --->   Operation 40 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%slope = add i7 %add_ln11, i7 %zext_ln11_2" [src/initializer.cpp:11]   --->   Operation 41 'add' 'slope' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i8 %select_ln41_1" [src/initializer.cpp:12]   --->   Operation 42 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i7 %slope" [src/initializer.cpp:11]   --->   Operation 43 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.74ns)   --->   "%mul_ln14 = mul i13 %sext_ln11, i13 %zext_ln40_cast" [src/initializer.cpp:14]   --->   Operation 44 'mul' 'mul_ln14' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %mul_ln14, i32 4, i32 12" [src/initializer.cpp:14]   --->   Operation 45 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln12, i3 0" [src/initializer.cpp:12]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %shl_ln" [src/initializer.cpp:14]   --->   Operation 47 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i9 %trunc_ln2" [src/initializer.cpp:14]   --->   Operation 48 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14 = add i10 %sext_ln14, i10 1008" [src/initializer.cpp:14]   --->   Operation 49 'add' 'add_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln14_1 = add i10 %add_ln14, i10 %zext_ln14" [src/initializer.cpp:14]   --->   Operation 50 'add' 'add_ln14_1' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 51 [1/1] (1.77ns)   --->   "%icmp_ln8 = icmp_slt  i10 %add_ln14_1, i10 1" [src/utils.h:8]   --->   Operation 51 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.68ns)   --->   "%select_ln8 = select i1 %icmp_ln8, i10 1, i10 %add_ln14_1" [src/utils.h:8]   --->   Operation 52 'select' 'select_ln8' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i10 %select_ln8" [src/utils.h:13]   --->   Operation 53 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.77ns)   --->   "%icmp_ln14 = icmp_ult  i10 %select_ln8, i10 126" [src/utils.h:14]   --->   Operation 54 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.99ns)   --->   "%initState = select i1 %icmp_ln14, i7 %trunc_ln13, i7 126" [src/initializer.cpp:16]   --->   Operation 55 'select' 'initState' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %initState, i32 6" [src/initializer.cpp:15]   --->   Operation 56 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.48>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/initializer.cpp:40]   --->   Operation 57 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%xor_ln16 = xor i7 %initState, i7 64" [src/initializer.cpp:16]   --->   Operation 58 'xor' 'xor_ln16' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.87ns)   --->   "%sub_ln16 = sub i7 63, i7 %initState" [src/initializer.cpp:16]   --->   Operation 59 'sub' 'sub_ln16' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln16 = select i1 %tmp, i7 %xor_ln16, i7 %sub_ln16" [src/initializer.cpp:16]   --->   Operation 60 'select' 'select_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ctxState = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln16, i1 %tmp" [src/initializer.cpp:16]   --->   Operation 61 'bitconcatenate' 'ctxState' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.61ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %streamCtxRAM, i8 %ctxState" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 62 'write' 'write_ln173' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 512> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ icmp_ln79]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln79_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ streamCtxRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_FRAME_INIT_VALS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ P_FRAME_INIT_VALS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ I_FRAME_INIT_VALS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 0100000]
zext_ln40_read         (read             ) [ 0000000]
icmp_ln79_1_read       (read             ) [ 0110000]
icmp_ln79_read         (read             ) [ 0110000]
zext_ln40_cast         (zext             ) [ 0111000]
specinterface_ln0      (specinterface    ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i                      (load             ) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
icmp_ln40              (icmp             ) [ 0111110]
empty                  (speclooptripcount) [ 0000000]
add_ln40               (add              ) [ 0000000]
br_ln40                (br               ) [ 0000000]
i_1_cast               (zext             ) [ 0000000]
B_FRAME_INIT_VALS_addr (getelementptr    ) [ 0110000]
P_FRAME_INIT_VALS_addr (getelementptr    ) [ 0110000]
I_FRAME_INIT_VALS_addr (getelementptr    ) [ 0110000]
store_ln40             (store            ) [ 0000000]
B_FRAME_INIT_VALS_load (load             ) [ 0000000]
P_FRAME_INIT_VALS_load (load             ) [ 0000000]
I_FRAME_INIT_VALS_load (load             ) [ 0000000]
select_ln41            (select           ) [ 0000000]
select_ln41_1          (select           ) [ 0000000]
trunc_ln1              (partselect       ) [ 0000000]
zext_ln11              (zext             ) [ 0000000]
and_ln                 (bitconcatenate   ) [ 0000000]
zext_ln11_2            (zext             ) [ 0000000]
add_ln11               (add              ) [ 0000000]
slope                  (add              ) [ 0101000]
trunc_ln12             (trunc            ) [ 0101100]
sext_ln11              (sext             ) [ 0000000]
mul_ln14               (mul              ) [ 0000000]
trunc_ln2              (partselect       ) [ 0100100]
shl_ln                 (bitconcatenate   ) [ 0000000]
zext_ln14              (zext             ) [ 0000000]
sext_ln14              (sext             ) [ 0000000]
add_ln14               (add              ) [ 0000000]
add_ln14_1             (add              ) [ 0100010]
icmp_ln8               (icmp             ) [ 0000000]
select_ln8             (select           ) [ 0000000]
trunc_ln13             (trunc            ) [ 0000000]
icmp_ln14              (icmp             ) [ 0000000]
initState              (select           ) [ 0100001]
tmp                    (bitselect        ) [ 0100001]
specloopname_ln40      (specloopname     ) [ 0000000]
xor_ln16               (xor              ) [ 0000000]
sub_ln16               (sub              ) [ 0000000]
select_ln16            (select           ) [ 0000000]
ctxState               (bitconcatenate   ) [ 0000000]
write_ln173            (write            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="icmp_ln79">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="icmp_ln79_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln40">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="streamCtxRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamCtxRAM"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_FRAME_INIT_VALS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_FRAME_INIT_VALS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="P_FRAME_INIT_VALS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_FRAME_INIT_VALS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="I_FRAME_INIT_VALS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_FRAME_INIT_VALS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln40_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln79_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln79_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln79_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln79_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln173_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="B_FRAME_INIT_VALS_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_FRAME_INIT_VALS_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="P_FRAME_INIT_VALS_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_FRAME_INIT_VALS_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="I_FRAME_INIT_VALS_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_FRAME_INIT_VALS_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_FRAME_INIT_VALS_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_FRAME_INIT_VALS_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="I_FRAME_INIT_VALS_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln40_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln40_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln40_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_1_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln40_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln41_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln41_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="4" slack="0"/>
<pin id="211" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln11_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and_ln_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln11_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln11_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="7" slack="0"/>
<pin id="235" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="slope_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="slope/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln12_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln11_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="1"/>
<pin id="250" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="mul_ln14_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="2"/>
<pin id="254" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="0"/>
<pin id="258" dir="0" index="1" bw="13" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="0" index="3" bw="5" slack="0"/>
<pin id="261" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="2"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln14_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln14_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="1"/>
<pin id="279" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln14_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln14_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln8_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln8_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="10" slack="1"/>
<pin id="301" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln13_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln14_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="initState_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="0" index="2" bw="2" slack="0"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="initState/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln16_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sub_ln16_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="7" slack="1"/>
<pin id="338" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln16_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="0" index="2" bw="7" slack="0"/>
<pin id="344" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="ctxState_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="7" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ctxState/6 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln79_1_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79_1_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="icmp_ln79_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79_read "/>
</bind>
</comp>

<comp id="372" class="1005" name="zext_ln40_cast_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="2"/>
<pin id="374" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln40_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="4"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="381" class="1005" name="B_FRAME_INIT_VALS_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_FRAME_INIT_VALS_addr "/>
</bind>
</comp>

<comp id="386" class="1005" name="P_FRAME_INIT_VALS_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="1"/>
<pin id="388" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="P_FRAME_INIT_VALS_addr "/>
</bind>
</comp>

<comp id="391" class="1005" name="I_FRAME_INIT_VALS_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="1"/>
<pin id="393" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="I_FRAME_INIT_VALS_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="slope_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="1"/>
<pin id="398" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="slope "/>
</bind>
</comp>

<comp id="401" class="1005" name="trunc_ln12_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="2"/>
<pin id="403" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="406" class="1005" name="trunc_ln2_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="1"/>
<pin id="408" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="411" class="1005" name="add_ln14_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="1"/>
<pin id="413" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="initState_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="1"/>
<pin id="419" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="initState "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="86" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="117" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="124" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="131" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="92" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="165" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="191"><net_src comp="174" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="144" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="150" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="138" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="199" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="206" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="216" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="228" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="199" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="251" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="273" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="297" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="68" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="304" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="72" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="314" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="74" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="80" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="82" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="330" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="84" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="340" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="347" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="358"><net_src comp="88" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="365"><net_src comp="98" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="370"><net_src comp="104" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="375"><net_src comp="156" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="380"><net_src comp="168" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="117" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="389"><net_src comp="124" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="394"><net_src comp="131" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="399"><net_src comp="238" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="404"><net_src comp="244" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="409"><net_src comp="256" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="414"><net_src comp="286" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="420"><net_src comp="314" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="426"><net_src comp="322" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="347" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: streamCtxRAM | {6 }
 - Input state : 
	Port: cabac_top_Pipeline_VITIS_LOOP_40_1 : icmp_ln79 | {1 }
	Port: cabac_top_Pipeline_VITIS_LOOP_40_1 : icmp_ln79_1 | {1 }
	Port: cabac_top_Pipeline_VITIS_LOOP_40_1 : zext_ln40 | {1 }
	Port: cabac_top_Pipeline_VITIS_LOOP_40_1 : B_FRAME_INIT_VALS | {1 2 }
	Port: cabac_top_Pipeline_VITIS_LOOP_40_1 : P_FRAME_INIT_VALS | {1 2 }
	Port: cabac_top_Pipeline_VITIS_LOOP_40_1 : I_FRAME_INIT_VALS | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		i_1_cast : 2
		B_FRAME_INIT_VALS_addr : 3
		P_FRAME_INIT_VALS_addr : 3
		I_FRAME_INIT_VALS_addr : 3
		B_FRAME_INIT_VALS_load : 4
		P_FRAME_INIT_VALS_load : 4
		I_FRAME_INIT_VALS_load : 4
		store_ln40 : 3
	State 2
		select_ln41 : 1
		select_ln41_1 : 2
		trunc_ln1 : 3
		zext_ln11 : 4
		and_ln : 4
		zext_ln11_2 : 5
		add_ln11 : 5
		slope : 6
		trunc_ln12 : 3
	State 3
		mul_ln14 : 1
		trunc_ln2 : 2
	State 4
		zext_ln14 : 1
		add_ln14 : 1
		add_ln14_1 : 2
	State 5
		select_ln8 : 1
		trunc_ln13 : 2
		icmp_ln14 : 2
		initState : 3
		tmp : 4
	State 6
		select_ln16 : 1
		ctxState : 2
		write_ln173 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln40_fu_174       |    0    |    0    |    11   |
|          |       add_ln11_fu_232       |    0    |    0    |    10   |
|    add   |         slope_fu_238        |    0    |    0    |    10   |
|          |       add_ln14_fu_280       |    0    |    0    |    10   |
|          |      add_ln14_1_fu_286      |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln41_fu_192     |    0    |    0    |    8    |
|          |     select_ln41_1_fu_199    |    0    |    0    |    8    |
|  select  |      select_ln8_fu_297      |    0    |    0    |    10   |
|          |       initState_fu_314      |    0    |    0    |    7    |
|          |      select_ln16_fu_340     |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln14_fu_251       |    0    |    0    |    33   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln40_fu_168      |    0    |    0    |    8    |
|   icmp   |       icmp_ln8_fu_292       |    0    |    0    |    11   |
|          |       icmp_ln14_fu_308      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln16_fu_335       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       xor_ln16_fu_330       |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|          |  zext_ln40_read_read_fu_92  |    0    |    0    |    0    |
|   read   | icmp_ln79_1_read_read_fu_98 |    0    |    0    |    0    |
|          |  icmp_ln79_read_read_fu_104 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln173_write_fu_110  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln40_cast_fu_156    |    0    |    0    |    0    |
|          |       i_1_cast_fu_180       |    0    |    0    |    0    |
|   zext   |       zext_ln11_fu_216      |    0    |    0    |    0    |
|          |      zext_ln11_2_fu_228     |    0    |    0    |    0    |
|          |       zext_ln14_fu_273      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       trunc_ln1_fu_206      |    0    |    0    |    0    |
|          |       trunc_ln2_fu_256      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        and_ln_fu_220        |    0    |    0    |    0    |
|bitconcatenate|        shl_ln_fu_266        |    0    |    0    |    0    |
|          |       ctxState_fu_347       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln12_fu_244      |    0    |    0    |    0    |
|          |      trunc_ln13_fu_304      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln11_fu_248      |    0    |    0    |    0    |
|          |       sext_ln14_fu_277      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_322         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   175   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|B_FRAME_INIT_VALS_addr_reg_381|    3   |
|I_FRAME_INIT_VALS_addr_reg_391|    3   |
|P_FRAME_INIT_VALS_addr_reg_386|    3   |
|      add_ln14_1_reg_411      |   10   |
|          i_1_reg_355         |    3   |
|       icmp_ln40_reg_377      |    1   |
|   icmp_ln79_1_read_reg_362   |    1   |
|    icmp_ln79_read_reg_367    |    1   |
|       initState_reg_417      |    7   |
|         slope_reg_396        |    7   |
|          tmp_reg_423         |    1   |
|      trunc_ln12_reg_401      |    4   |
|       trunc_ln2_reg_406      |    9   |
|    zext_ln40_cast_reg_372    |   13   |
+------------------------------+--------+
|             Total            |   66   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   175  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   66   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   66   |   202  |
+-----------+--------+--------+--------+--------+
