// Seed: 2510523716
module module_0 (
    output tri  id_0,
    output tri1 id_1
);
  wire id_3;
  assign module_2.id_4 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_8 = 32'd39
) (
    output supply1 id_0,
    output tri id_1,
    output tri id_2,
    output tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    output wire id_6
);
  logic _id_8;
  wire [-1 'b0 : id_8] id_9;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd87
) (
    input tri1 id_0,
    output tri1 id_1,
    output logic id_2,
    output wand id_3,
    input uwire _id_4,
    input supply1 id_5,
    output supply0 id_6,
    output uwire id_7,
    output wand id_8,
    output tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    output wor id_12,
    input uwire id_13,
    input tri0 id_14,
    output uwire id_15
);
  wire [id_4  == "" : 1] id_17;
  parameter id_18 = -1;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  always @(id_17 ? -1 : id_11 or negedge id_11#(.id_4({1, 1, 1}), .id_11(-1))) id_2 <= -1;
  wire id_19;
  ;
  assign id_15 = id_0;
endmodule
