# AI-Assisted Dynamic Power Estimation of an 8-bit ALU

This project demonstrates an end-to-end **VLSI + Artificial Intelligence workflow** where real switching activity from a Verilog-based ALU is used to **train Machine Learning models for dynamic power estimation**. The complete flow includes RTL design, simulation, data extraction, ML model training, and visualization.

---

## üîß Tools & Technologies
- Verilog HDL  
- Xilinx Vivado  
- Python  
- Pandas, NumPy  
- Scikit-learn  
- Matplotlib  

---

## üß† Project Workflow

1. Designed an **8-bit ALU** in Verilog HDL.  
2. Verified functionality using a **self-written random testbench** in Xilinx Vivado.  
3. Extracted **per-cycle switching activity**, including:
   - Bit-level output toggle count  
   - Hamming weight (number of '1's) of input operands  
4. Logged simulation data into `activity.csv`.  
5. Built Machine Learning models in Python:
   - **Linear Regression** (baseline)
   - **Random Forest Regression** (non-linear model)
6. Modeled and predicted **dynamic power consumption** from RTL activity data.  
7. Visualized **actual vs predicted power** using Matplotlib.

---

## üìä Machine Learning Approach

Dynamic power is modeled using the standard CMOS relation:

> **P_dyn ‚âà C √ó V¬≤ √ó f √ó Activity**

Where:
- **P_dyn** ‚Üí Dynamic power  
- **C** ‚Üí Effective switching capacitance  
- **V** ‚Üí Supply voltage  
- **f** ‚Üí Clock frequency  
- **Activity** ‚Üí Amount of switching in the circuit  

In this project, **Activity** is derived from:
- Output **toggle count** per cycle  
- Hamming weight of input operands (`hw_a`, `hw_b`)  

A synthetic but realistic power label is generated using this relationship and used to train:

- **Linear Regression** ‚Üí to learn a simple proportional relationship  
- **Random Forest Regressor** ‚Üí to capture non-linear effects and noise  

Both models are evaluated using:
- **R¬≤ Score (coefficient of determination)**  
- **Mean Squared Error (MSE)**  

---

## ‚úÖ Results

- Achieved **very high prediction accuracy**, especially with the Random Forest model.  
- Successfully generated **Actual vs Predicted Power plots** for both models.  
- Demonstrated that **Machine Learning can accurately estimate RTL-level dynamic power** purely from switching activity.

---

## üß™ RTL & Simulation

- `alu.v` ‚Äì 8-bit ALU RTL design in Verilog  
- `alu_tb.v` ‚Äì Clocked random testbench with per-cycle activity logging  
- `simulation_waveform.png` ‚Äì Vivado waveform screenshot for functional verification  

The ALU was simulated using **Vivado Behavioral Simulation**, and toggle-based activity was captured at every clock cycle and written to `activity.csv` for further analysis in Python.

---

## üìÅ Project Files

| File Name                | Description                                           |
|--------------------------|-------------------------------------------------------|
| `alu.v`                  | Verilog RTL of 8-bit ALU                             |
| `alu_tb.v`               | Testbench with activity logging                      |
| `activity.csv`           | Switching activity dataset from RTL simulation       |
| `power_ml.py`            | Basic ML power estimation pipeline                   |
| `power_ml_advanced.py`   | Advanced ML with feature engineering & noise modeling|
| `power_ml_plot.py`       | Visualization script using Matplotlib                |
| `linear_real_vs_pred.png`| Actual vs Predicted plot (Linear Regression)         |
| `rf_real_vs_pred.png`    | Actual vs Predicted plot (Random Forest)             |
| `simulation_waveform.png`| Verification waveform screenshot                     |

---

## üöÄ Key Outcomes

- Demonstrated **AI-assisted RTL-level power estimation** using real switching activity.  
- Implemented **feature engineering** from bit-level toggles and operand Hamming weights.  
- Compared **linear vs non-linear regression models** for power prediction.  
- Visualized model performance with **professional plots**.  
- Built a **complete industry-style VLSI + AI pipeline** from RTL to ML.

---

## üë®‚Äçüíª Author

**Dasari Santhan Reddy**  
B.Tech | VLSI & AI Enthusiast  

- GitHub: https://github.com/santhanreddy820  
- LinkedIn: https://www.linkedin.com/in/dasari-santhan-reddy-032a7a259  

---

## üìú License

This project is for academic and learning purposes.
