// Seed: 3955473209
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input wor  id_2,
    input wand id_3
);
  initial begin : LABEL_0
    id_5 = id_2;
  end
  wire id_6, id_7, id_8;
  assign id_7 = id_7;
  wire id_9, id_10;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    output tri0 id_6
);
  wire id_8;
  xor primCall (id_2, id_3, id_8, id_4);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
