{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655738625768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655738625769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 16:23:45 2022 " "Processing started: Mon Jun 20 16:23:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655738625769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738625769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaqLavar -c MaqLavar " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaqLavar -c MaqLavar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738625769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655738626079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655738626079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633123 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/DebounceUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633125 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-Behavioral " "Found design unit 1: display-Behavioral" {  } { { "Display.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Display.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633125 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "Display.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-Behavioral " "Found design unit 1: bcd7seg-Behavioral" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bcd7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633128 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerUnit-Behavioral " "Found design unit 1: registerUnit-Behavioral" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633129 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerUnit " "Found entity 1: registerUnit" {  } { { "registerUnit.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGen-Behavioral " "Found design unit 1: PulseGen-Behavioral" {  } { { "PulseGen.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/PulseGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633130 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGen " "Found entity 1: PulseGen" {  } { { "PulseGen.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/PulseGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqlavar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqlavar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavar-Shell " "Found design unit 1: MaqLavar-Shell" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633131 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavar " "Found entity 1: MaqLavar" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-Behavioral " "Found design unit 1: bin2bcd-Behavioral" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bin2bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633132 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bin2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaqLavar " "Elaborating entity \"MaqLavar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655738633162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registerUnit registerUnit:registerBlock A:behavioral " "Elaborating entity \"registerUnit\" using architecture \"A:behavioral\" for hierarchy \"registerUnit:registerBlock\"" {  } { { "MaqLavar.vhd" "registerBlock" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit registerUnit:registerBlock\|DebounceUnit:debounceReset A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"registerUnit:registerBlock\|DebounceUnit:debounceReset\"" {  } { { "registerUnit.vhd" "debounceReset" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/registerUnit.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FSM FSM:FSMUnit A:behavioral " "Elaborating entity \"FSM\" using architecture \"A:behavioral\" for hierarchy \"FSM:FSMUnit\"" {  } { { "MaqLavar.vhd" "FSMUnit" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633177 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cycleLed FSM.vhd(14) " "VHDL Signal Declaration warning at FSM.vhd(14): used implicit default value for signal \"cycleLed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655738633178 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "programEndLed FSM.vhd(15) " "VHDL Signal Declaration warning at FSM.vhd(15): used implicit default value for signal \"programEndLed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655738633178 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 FSM.vhd(108) " "VHDL Process Statement warning at FSM.vhd(108): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633178 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 FSM.vhd(108) " "VHDL Process Statement warning at FSM.vhd(108): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633178 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 FSM.vhd(108) " "VHDL Process Statement warning at FSM.vhd(108): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633178 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 FSM.vhd(111) " "VHDL Process Statement warning at FSM.vhd(111): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 FSM.vhd(111) " "VHDL Process Statement warning at FSM.vhd(111): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 FSM.vhd(111) " "VHDL Process Statement warning at FSM.vhd(111): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 FSM.vhd(114) " "VHDL Process Statement warning at FSM.vhd(114): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 FSM.vhd(114) " "VHDL Process Statement warning at FSM.vhd(114): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 FSM.vhd(114) " "VHDL Process Statement warning at FSM.vhd(114): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startstop FSM.vhd(122) " "VHDL Process Statement warning at FSM.vhd(122): signal \"startstop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "door FSM.vhd(122) " "VHDL Process Statement warning at FSM.vhd(122): signal \"door\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "defSw FSM.vhd(123) " "VHDL Process Statement warning at FSM.vhd(123): signal \"defSw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(126) " "VHDL Process Statement warning at FSM.vhd(126): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(129) " "VHDL Process Statement warning at FSM.vhd(129): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633179 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(131) " "VHDL Process Statement warning at FSM.vhd(131): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633180 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(146) " "VHDL Process Statement warning at FSM.vhd(146): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633180 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(156) " "VHDL Process Statement warning at FSM.vhd(156): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633180 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle FSM.vhd(156) " "VHDL Process Statement warning at FSM.vhd(156): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633180 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(161) " "VHDL Process Statement warning at FSM.vhd(161): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633180 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(172) " "VHDL Process Statement warning at FSM.vhd(172): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633180 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "programEnd FSM.vhd(173) " "VHDL Process Statement warning at FSM.vhd(173): signal \"programEnd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633180 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle FSM.vhd(176) " "VHDL Process Statement warning at FSM.vhd(176): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633181 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "programEnd FSM.vhd(176) " "VHDL Process Statement warning at FSM.vhd(176): signal \"programEnd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633181 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle FSM.vhd(179) " "VHDL Process Statement warning at FSM.vhd(179): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633181 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "programEnd FSM.vhd(179) " "VHDL Process Statement warning at FSM.vhd(179): signal \"programEnd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633181 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(194) " "VHDL Process Statement warning at FSM.vhd(194): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633181 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(206) " "VHDL Process Statement warning at FSM.vhd(206): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633181 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(214) " "VHDL Process Statement warning at FSM.vhd(214): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633181 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(216) " "VHDL Process Statement warning at FSM.vhd(216): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633181 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(218) " "VHDL Process Statement warning at FSM.vhd(218): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633182 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeExp FSM.vhd(223) " "VHDL Process Statement warning at FSM.vhd(223): signal \"timeExp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633182 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(224) " "VHDL Process Statement warning at FSM.vhd(224): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633182 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(226) " "VHDL Process Statement warning at FSM.vhd(226): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633182 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_program FSM.vhd(228) " "VHDL Process Statement warning at FSM.vhd(228): signal \"s_program\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655738633182 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ison FSM.vhd(100) " "VHDL Process Statement warning at FSM.vhd(100): inferring latch(es) for signal or variable \"ison\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655738633182 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nCycle FSM.vhd(100) " "VHDL Process Statement warning at FSM.vhd(100): inferring latch(es) for signal or variable \"nCycle\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655738633183 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nProgramEnd FSM.vhd(100) " "VHDL Process Statement warning at FSM.vhd(100): inferring latch(es) for signal or variable \"nProgramEnd\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655738633183 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_program FSM.vhd(100) " "VHDL Process Statement warning at FSM.vhd(100): inferring latch(es) for signal or variable \"s_program\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655738633183 "|MaqLavar|FSM:FSMUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_timeVal FSM.vhd(100) " "VHDL Process Statement warning at FSM.vhd(100): inferring latch(es) for signal or variable \"s_timeVal\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655738633183 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[0\] FSM.vhd(100) " "Inferred latch for \"s_timeVal\[0\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633184 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[1\] FSM.vhd(100) " "Inferred latch for \"s_timeVal\[1\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[2\] FSM.vhd(100) " "Inferred latch for \"s_timeVal\[2\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[3\] FSM.vhd(100) " "Inferred latch for \"s_timeVal\[3\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[4\] FSM.vhd(100) " "Inferred latch for \"s_timeVal\[4\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[5\] FSM.vhd(100) " "Inferred latch for \"s_timeVal\[5\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[6\] FSM.vhd(100) " "Inferred latch for \"s_timeVal\[6\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_timeVal\[7\] FSM.vhd(100) " "Inferred latch for \"s_timeVal\[7\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[0\] FSM.vhd(100) " "Inferred latch for \"s_program\[0\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[1\] FSM.vhd(100) " "Inferred latch for \"s_program\[1\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[2\] FSM.vhd(100) " "Inferred latch for \"s_program\[2\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_program\[3\] FSM.vhd(100) " "Inferred latch for \"s_program\[3\]\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nProgramEnd FSM.vhd(100) " "Inferred latch for \"nProgramEnd\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nCycle FSM.vhd(100) " "Inferred latch for \"nCycle\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ison FSM.vhd(100) " "Inferred latch for \"ison\" at FSM.vhd(100)" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633185 "|MaqLavar|FSM:FSMUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Timer Timer:timerAux A:behavioral " "Elaborating entity \"Timer\" using architecture \"A:behavioral\" for hierarchy \"Timer:timerAux\"" {  } { { "MaqLavar.vhd" "timerAux" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseGen PulseGen:pulseGenUnit A:behavioral " "Elaborating entity \"PulseGen\" using architecture \"A:behavioral\" for hierarchy \"PulseGen:pulseGenUnit\"" {  } { { "MaqLavar.vhd" "pulseGenUnit" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display display:displayUnit A:behavioral " "Elaborating entity \"display\" using architecture \"A:behavioral\" for hierarchy \"display:displayUnit\"" {  } { { "MaqLavar.vhd" "displayUnit" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin2bcd display:displayUnit\|bin2bcd:bin2bcdTime A:behavioral " "Elaborating entity \"bin2bcd\" using architecture \"A:behavioral\" for hierarchy \"display:displayUnit\|bin2bcd:bin2bcdTime\"" {  } { { "Display.vhd" "bin2bcdTime" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Display.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd7seg display:displayUnit\|bcd7seg:bcd7segEqual A:behavioral " "Elaborating entity \"bcd7seg\" using architecture \"A:behavioral\" for hierarchy \"display:displayUnit\|bcd7seg:bcd7segEqual\"" {  } { { "Display.vhd" "bcd7segEqual" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/Display.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633199 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayUnit\|bin2bcd:bin2bcdTime\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayUnit\|bin2bcd:bin2bcdTime\|Mod0\"" {  } { { "bin2bcd.vhd" "Mod0" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bin2bcd.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655738633458 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayUnit\|bin2bcd:bin2bcdTime\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayUnit\|bin2bcd:bin2bcdTime\|Div0\"" {  } { { "bin2bcd.vhd" "Div0" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bin2bcd.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655738633458 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655738633458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:displayUnit\|bin2bcd:bin2bcdTime\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:displayUnit\|bin2bcd:bin2bcdTime\|lpm_divide:Mod0\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bin2bcd.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:displayUnit\|bin2bcd:bin2bcdTime\|lpm_divide:Mod0 " "Instantiated megafunction \"display:displayUnit\|bin2bcd:bin2bcdTime\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633486 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bin2bcd.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655738633486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:displayUnit\|bin2bcd:bin2bcdTime\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:displayUnit\|bin2bcd:bin2bcdTime\|lpm_divide:Div0\"" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bin2bcd.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738633598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:displayUnit\|bin2bcd:bin2bcdTime\|lpm_divide:Div0 " "Instantiated megafunction \"display:displayUnit\|bin2bcd:bin2bcdTime\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633598 ""}  } { { "bin2bcd.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/bin2bcd.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655738633598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655738633628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738633628 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FSM:FSMUnit\|s_program\[3\] FSM:FSMUnit\|s_program\[2\] " "Duplicate LATCH primitive \"FSM:FSMUnit\|s_program\[3\]\" merged with LATCH primitive \"FSM:FSMUnit\|s_program\[2\]\"" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633783 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FSM:FSMUnit\|s_timeVal\[7\] FSM:FSMUnit\|s_timeVal\[6\] " "Duplicate LATCH primitive \"FSM:FSMUnit\|s_timeVal\[7\]\" merged with LATCH primitive \"FSM:FSMUnit\|s_timeVal\[6\]\"" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1655738633783 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1655738633783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|s_timeVal\[4\] " "Latch FSM:FSMUnit\|s_timeVal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.def " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.def" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655738633784 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655738633784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|s_timeVal\[5\] " "Latch FSM:FSMUnit\|s_timeVal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.def " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.def" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655738633784 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655738633784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|nProgramEnd " "Latch FSM:FSMUnit\|nProgramEnd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|pState.spn " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|pState.spn" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655738633784 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655738633784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMUnit\|nCycle " "Latch FSM:FSMUnit\|nCycle has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMUnit\|cycle " "Ports D and ENA on the latch are fed by the same signal FSM:FSMUnit\|cycle" {  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655738633784 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/FSM.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655738633784 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "MaqLavar.vhd" "" { Text "C:/Users/gonga/Downloads/UA/Sem2/LSD/LSDProjeto/MaqLavar.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655738633865 "|MaqLavar|HEX6[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655738633865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655738633927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655738634551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655738634551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "440 " "Implemented 440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655738634616 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655738634616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "370 " "Implemented 370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655738634616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655738634616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655738634633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 16:23:54 2022 " "Processing ended: Mon Jun 20 16:23:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655738634633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655738634633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655738634633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655738634633 ""}
