###############################################################
#  Generated by:      Cadence Tempus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cn88.it.auth.gr)
#  Generated on:      Wed Nov 26 01:08:06 2025
#  Design:            I2CAndMemory
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Recovery Check with Pin mem_inst/rw_en_reg/CN 
Endpoint:   mem_inst/rw_en_reg/RN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                 (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.901
- Recovery                      1.258
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                64.563
- Arrival Time                  5.086
= Slack Time                   59.477
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -------------------------------------------------------------------
      Instance            Arc         Cell       Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                   rst_n ^     -          -      2.264    61.741  
      FE_OFC0_rst_n       A ^ -> Q ^  BUHDX2     2.749  5.013    64.490  
      mem_inst/rw_en_reg  RN ^        DFFRQHDX1  0.073  5.086    64.563  
      -------------------------------------------------------------------
Path 2: MET Recovery Check with Pin mem_inst/registers_en_reg[32]/CN 
Endpoint:   mem_inst/registers_en_reg[32]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.903
- Recovery                     -0.177
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.000
- Arrival Time                  6.077
= Slack Time                   59.924
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    62.188  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1     3.779  6.043    65.967  
      mem_inst/registers_en_reg[32]  SN ^        DFFSQHDX1  0.033  6.077    66.000  
      ------------------------------------------------------------------------------
Path 3: MET Recovery Check with Pin mem_inst/registers_en_reg[33]/CN 
Endpoint:   mem_inst/registers_en_reg[33]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.902
- Recovery                     -0.177
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.999
- Arrival Time                  6.070
= Slack Time                   59.930
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    62.194  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1     3.779  6.043    65.973  
      mem_inst/registers_en_reg[33]  SN ^        DFFSQHDX1  0.026  6.070    65.999  
      ------------------------------------------------------------------------------
Path 4: MET Recovery Check with Pin mem_inst/registers_en_reg[35]/CN 
Endpoint:   mem_inst/registers_en_reg[35]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.900
- Recovery                     -0.221
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.041
- Arrival Time                  6.071
= Slack Time                   59.970
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    62.234  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1    3.779  6.043    66.013  
      mem_inst/registers_en_reg[35]  SN ^        DFFSHDX0  0.027  6.071    66.041  
      -----------------------------------------------------------------------------
Path 5: MET Recovery Check with Pin mem_inst/registers_en_reg[34]/CN 
Endpoint:   mem_inst/registers_en_reg[34]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.900
- Recovery                     -0.221
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.041
- Arrival Time                  6.071
= Slack Time                   59.971
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    62.235  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1    3.779  6.043    66.014  
      mem_inst/registers_en_reg[34]  SN ^        DFFSHDX0  0.027  6.071    66.041  
      -----------------------------------------------------------------------------
Path 6: MET Recovery Check with Pin mem_inst/registers_en_reg[3]/CN 
Endpoint:   mem_inst/registers_en_reg[3]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.895
- Recovery                     -0.221
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                66.036
- Arrival Time                  6.058
= Slack Time                   59.978
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      2.264    62.242  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1    3.779  6.043    66.022  
      mem_inst/registers_en_reg[3]  SN ^        DFFSHDX0  0.014  6.058    66.036  
      ----------------------------------------------------------------------------
Path 7: MET Recovery Check with Pin mem_inst/registers_en_reg[22]/CN 
Endpoint:   mem_inst/registers_en_reg[22]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.901
- Recovery                     -0.136
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.956
- Arrival Time                  5.086
= Slack Time                   60.870
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.134  
      FE_OFC0_rst_n                  A ^ -> Q ^  BUHDX2     2.749  5.013    65.883  
      mem_inst/registers_en_reg[22]  SN ^        DFFSQHDX1  0.073  5.086    65.956  
      ------------------------------------------------------------------------------
Path 8: MET Recovery Check with Pin mem_inst/registers_en_reg[36]/CN 
Endpoint:   mem_inst/registers_en_reg[36]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.901
- Recovery                     -0.177
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.998
- Arrival Time                  5.086
= Slack Time                   60.912
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    63.176  
      FE_OFC0_rst_n                  A ^ -> Q ^  BUHDX2    2.749  5.013    65.925  
      mem_inst/registers_en_reg[36]  SN ^        DFFSHDX0  0.073  5.086    65.998  
      -----------------------------------------------------------------------------
Path 9: MET Recovery Check with Pin mem_inst/registers_en_reg[18]/CN 
Endpoint:   mem_inst/registers_en_reg[18]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.904
- Recovery                     -0.175
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.999
- Arrival Time                  5.085
= Slack Time                   60.914
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    63.178  
      FE_OFC0_rst_n                  A ^ -> Q ^  BUHDX2    2.749  5.013    65.927  
      mem_inst/registers_en_reg[18]  SN ^        DFFSHDX0  0.072  5.085    65.999  
      -----------------------------------------------------------------------------
Path 10: MET Recovery Check with Pin mem_inst/registers_en_reg[16]/CN 
Endpoint:   mem_inst/registers_en_reg[16]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.904
- Recovery                     -0.175
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.999
- Arrival Time                  5.085
= Slack Time                   60.915
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    63.179  
      FE_OFC0_rst_n                  A ^ -> Q ^  BUHDX2    2.749  5.013    65.927  
      mem_inst/registers_en_reg[16]  SN ^        DFFSHDX0  0.072  5.085    65.999  
      -----------------------------------------------------------------------------
Path 11: MET Recovery Check with Pin mem_inst/registers_en_reg[2]/CN 
Endpoint:   mem_inst/registers_en_reg[2]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.901
- Recovery                     -0.175
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.996
- Arrival Time                  4.977
= Slack Time                   61.020
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      2.264    63.284  
      mem_inst/FE_OFC4_rst_n        A ^ -> Q ^  BUHDX1    2.708  4.972    65.991  
      mem_inst/registers_en_reg[2]  SN ^        DFFSHDX0  0.005  4.977    65.996  
      ----------------------------------------------------------------------------
Path 12: MET Recovery Check with Pin mem_inst/registers_en_reg[1]/CN 
Endpoint:   mem_inst/registers_en_reg[1]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.901
- Recovery                     -0.175
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.996
- Arrival Time                  4.977
= Slack Time                   61.020
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      2.264    63.284  
      mem_inst/FE_OFC4_rst_n        A ^ -> Q ^  BUHDX1    2.708  4.972    65.992  
      mem_inst/registers_en_reg[1]  SN ^        DFFSHDX0  0.005  4.977    65.996  
      ----------------------------------------------------------------------------
Path 13: MET Recovery Check with Pin mem_inst/registers_en_reg[26]/CN 
Endpoint:   mem_inst/registers_en_reg[26]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.884
- Recovery                     -0.122
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.927
- Arrival Time                  4.739
= Slack Time                   61.188
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.452  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2     2.435  4.699    65.887  
      mem_inst/registers_en_reg[26]  SN ^        DFFSQHDX1  0.040  4.739    65.927  
      ------------------------------------------------------------------------------
Path 14: MET Recovery Check with Pin mem_inst/registers_en_reg[20]/CN 
Endpoint:   mem_inst/registers_en_reg[20]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.909
- Recovery                     -0.126
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.955
- Arrival Time                  4.746
= Slack Time                   61.208
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.472  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2     2.435  4.699    65.908  
      mem_inst/registers_en_reg[20]  SN ^        DFFSQHDX1  0.047  4.746    65.955  
      ------------------------------------------------------------------------------
Path 15: MET Recovery Check with Pin mem_inst/registers_en_reg[21]/CN 
Endpoint:   mem_inst/registers_en_reg[21]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.908
- Recovery                     -0.126
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.954
- Arrival Time                  4.738
= Slack Time                   61.216
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.480  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2     2.435  4.699    65.915  
      mem_inst/registers_en_reg[21]  SN ^        DFFSQHDX1  0.039  4.738    65.954  
      ------------------------------------------------------------------------------
Path 16: MET Recovery Check with Pin mem_inst/registers_en_reg[25]/CN 
Endpoint:   mem_inst/registers_en_reg[25]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.910
- Recovery                     -0.126
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.955
- Arrival Time                  4.739
= Slack Time                   61.217
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.481  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2     2.435  4.699    65.916  
      mem_inst/registers_en_reg[25]  SN ^        DFFSQHDX1  0.040  4.739    65.955  
      ------------------------------------------------------------------------------
Path 17: MET Recovery Check with Pin mem_inst/registers_en_reg[19]/CN 
Endpoint:   mem_inst/registers_en_reg[19]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.908
- Recovery                     -0.167
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.995
- Arrival Time                  4.746
= Slack Time                   61.249
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    63.513  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2    2.435  4.699    65.948  
      mem_inst/registers_en_reg[19]  SN ^        DFFSHDX0  0.047  4.746    65.995  
      -----------------------------------------------------------------------------
Path 18: MET Recovery Check with Pin mem_inst/registers_en_reg[17]/CN 
Endpoint:   mem_inst/registers_en_reg[17]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.909
- Recovery                     -0.167
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.995
- Arrival Time                  4.746
= Slack Time                   61.249
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    63.513  
      mem_inst/FE_OFC1_rst_n         A ^ -> Q ^  BUHDX2    2.435  4.699    65.948  
      mem_inst/registers_en_reg[17]  SN ^        DFFSHDX0  0.047  4.746    65.995  
      -----------------------------------------------------------------------------
Path 19: MET Recovery Check with Pin mem_inst/registers_en_reg[27]/CN 
Endpoint:   mem_inst/registers_en_reg[27]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.884
- Recovery                     -0.119
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.924
- Arrival Time                  4.598
= Slack Time                   61.326
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.590  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     2.329  4.593    65.919  
      mem_inst/registers_en_reg[27]  SN ^        DFFSQHDX1  0.005  4.598    65.924  
      ------------------------------------------------------------------------------
Path 20: MET Recovery Check with Pin mem_inst/registers_en_reg[8]/CN 
Endpoint:   mem_inst/registers_en_reg[8]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.897
- Recovery                     -0.119
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.936
- Arrival Time                  4.610
= Slack Time                   61.326
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      2.264    63.590  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     2.329  4.593    65.919  
      mem_inst/registers_en_reg[8]  SN ^        DFFSQHDX1  0.017  4.610    65.936  
      -----------------------------------------------------------------------------
Path 21: MET Recovery Check with Pin mem_inst/registers_en_reg[30]/CN 
Endpoint:   mem_inst/registers_en_reg[30]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.886
- Recovery                     -0.119
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.925
- Arrival Time                  4.598
= Slack Time                   61.327
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.591  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     2.329  4.593    65.921  
      mem_inst/registers_en_reg[30]  SN ^        DFFSQHDX1  0.004  4.598    65.925  
      ------------------------------------------------------------------------------
Path 22: MET Recovery Check with Pin mem_inst/registers_en_reg[24]/CN 
Endpoint:   mem_inst/registers_en_reg[24]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.886
- Recovery                     -0.119
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.926
- Arrival Time                  4.597
= Slack Time                   61.328
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.592  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     2.329  4.593    65.922  
      mem_inst/registers_en_reg[24]  SN ^        DFFSQHDX1  0.004  4.597    65.926  
      ------------------------------------------------------------------------------
Path 23: MET Recovery Check with Pin mem_inst/registers_en_reg[10]/CN 
Endpoint:   mem_inst/registers_en_reg[10]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.896
- Recovery                     -0.119
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.936
- Arrival Time                  4.607
= Slack Time                   61.329
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.593  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     2.329  4.593    65.922  
      mem_inst/registers_en_reg[10]  SN ^        DFFSQHDX1  0.014  4.607    65.936  
      ------------------------------------------------------------------------------
Path 24: MET Recovery Check with Pin mem_inst/registers_en_reg[9]/CN 
Endpoint:   mem_inst/registers_en_reg[9]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.897
- Recovery                     -0.119
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.936
- Arrival Time                  4.606
= Slack Time                   61.329
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      2.264    63.593  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     2.329  4.593    65.923  
      mem_inst/registers_en_reg[9]  SN ^        DFFSQHDX1  0.013  4.606    65.936  
      -----------------------------------------------------------------------------
Path 25: MET Recovery Check with Pin mem_inst/registers_en_reg[11]/CN 
Endpoint:   mem_inst/registers_en_reg[11]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.894
- Recovery                     -0.119
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.933
- Arrival Time                  4.598
= Slack Time                   61.335
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.599  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     2.329  4.593    65.928  
      mem_inst/registers_en_reg[11]  SN ^        DFFSQHDX1  0.005  4.598    65.933  
      ------------------------------------------------------------------------------
Path 26: MET Recovery Check with Pin mem_inst/registers_en_reg[28]/CN 
Endpoint:   mem_inst/registers_en_reg[28]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.894
- Recovery                     -0.119
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.933
- Arrival Time                  4.598
= Slack Time                   61.335
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.599  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     2.329  4.593    65.928  
      mem_inst/registers_en_reg[28]  SN ^        DFFSQHDX1  0.005  4.598    65.933  
      ------------------------------------------------------------------------------
Path 27: MET Recovery Check with Pin mem_inst/registers_en_reg[31]/CN 
Endpoint:   mem_inst/registers_en_reg[31]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.910
- Recovery                     -0.122
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.952
- Arrival Time                  4.601
= Slack Time                   61.352
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.616  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     2.329  4.593    65.945  
      mem_inst/registers_en_reg[31]  SN ^        DFFSQHDX1  0.008  4.601    65.952  
      ------------------------------------------------------------------------------
Path 28: MET Recovery Check with Pin mem_inst/registers_en_reg[29]/CN 
Endpoint:   mem_inst/registers_en_reg[29]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.910
- Recovery                     -0.122
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.952
- Arrival Time                  4.600
= Slack Time                   61.352
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.616  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     2.329  4.593    65.945  
      mem_inst/registers_en_reg[29]  SN ^        DFFSQHDX1  0.007  4.600    65.952  
      ------------------------------------------------------------------------------
Path 29: MET Recovery Check with Pin mem_inst/registers_en_reg[23]/CN 
Endpoint:   mem_inst/registers_en_reg[23]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.910
- Recovery                     -0.122
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.952
- Arrival Time                  4.598
= Slack Time                   61.354
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    63.618  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     2.329  4.593    65.947  
      mem_inst/registers_en_reg[23]  SN ^        DFFSQHDX1  0.005  4.598    65.952  
      ------------------------------------------------------------------------------
Path 30: MET Recovery Check with Pin mem_inst/registers_en_reg[5]/CN 
Endpoint:   mem_inst/registers_en_reg[5]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.888
- Recovery                     -0.165
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.973
- Arrival Time                  4.612
= Slack Time                   61.361
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      2.264    63.625  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    2.329  4.593    65.954  
      mem_inst/registers_en_reg[5]  SN ^        DFFSHDX0  0.019  4.612    65.973  
      ----------------------------------------------------------------------------
Path 31: MET Recovery Check with Pin mem_inst/registers_en_reg[0]/CN 
Endpoint:   mem_inst/registers_en_reg[0]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.890
- Recovery                     -0.165
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.976
- Arrival Time                  4.613
= Slack Time                   61.363
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      2.264    63.627  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    2.329  4.593    65.956  
      mem_inst/registers_en_reg[0]  SN ^        DFFSHDX0  0.019  4.613    65.976  
      ----------------------------------------------------------------------------
Path 32: MET Recovery Check with Pin mem_inst/registers_en_reg[6]/CN 
Endpoint:   mem_inst/registers_en_reg[6]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.883
- Recovery                     -0.165
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.967
- Arrival Time                  4.601
= Slack Time                   61.366
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      2.264    63.630  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    2.329  4.593    65.960  
      mem_inst/registers_en_reg[6]  SN ^        DFFSHDX0  0.008  4.601    65.967  
      ----------------------------------------------------------------------------
Path 33: MET Recovery Check with Pin mem_inst/registers_en_reg[7]/CN 
Endpoint:   mem_inst/registers_en_reg[7]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.897
- Recovery                     -0.160
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.976
- Arrival Time                  4.610
= Slack Time                   61.366
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      2.264    63.630  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    2.329  4.593    65.960  
      mem_inst/registers_en_reg[7]  SN ^        DFFSHDX0  0.017  4.610    65.976  
      ----------------------------------------------------------------------------
Path 34: MET Recovery Check with Pin mem_inst/registers_en_reg[4]/CN 
Endpoint:   mem_inst/registers_en_reg[4]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.897
- Recovery                     -0.165
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.982
- Arrival Time                  4.613
= Slack Time                   61.370
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ----------------------------------------------------------------------------
      Instance                      Arc         Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                             rst_n ^     -         -      2.264    63.634  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2    2.329  4.593    65.963  
      mem_inst/registers_en_reg[4]  SN ^        DFFSHDX0  0.019  4.613    65.982  
      ----------------------------------------------------------------------------
Path 35: MET Recovery Check with Pin mem_inst/registers_en_reg[12]/CN 
Endpoint:   mem_inst/registers_en_reg[12]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.896
- Recovery                     -0.160
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.976
- Arrival Time                  4.599
= Slack Time                   61.376
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    63.640  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2    2.329  4.593    65.969  
      mem_inst/registers_en_reg[12]  SN ^        DFFSHDX0  0.006  4.599    65.976  
      -----------------------------------------------------------------------------
Path 36: MET Recovery Check with Pin mem_inst/registers_en_reg[14]/CN 
Endpoint:   mem_inst/registers_en_reg[14]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.896
- Recovery                     -0.160
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.976
- Arrival Time                  4.599
= Slack Time                   61.376
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    63.640  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2    2.329  4.593    65.970  
      mem_inst/registers_en_reg[14]  SN ^        DFFSHDX0  0.006  4.599    65.976  
      -----------------------------------------------------------------------------
Path 37: MET Recovery Check with Pin mem_inst/registers_en_reg[15]/CN 
Endpoint:   mem_inst/registers_en_reg[15]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.910
- Recovery                     -0.163
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.993
- Arrival Time                  4.601
= Slack Time                   61.392
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    63.656  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2    2.329  4.593    65.985  
      mem_inst/registers_en_reg[15]  SN ^        DFFSHDX0  0.008  4.601    65.993  
      -----------------------------------------------------------------------------
Path 38: MET Recovery Check with Pin mem_inst/registers_en_reg[13]/CN 
Endpoint:   mem_inst/registers_en_reg[13]/SN (^) checked with trailing edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time         65.910
- Recovery                     -0.163
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time                65.993
- Arrival Time                  4.600
= Slack Time                   61.393
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                       Arc         Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                              rst_n ^     -         -      2.264    63.657  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2    2.329  4.593    65.986  
      mem_inst/registers_en_reg[13]  SN ^        DFFSHDX0  0.007  4.600    65.993  
      -----------------------------------------------------------------------------
Path 39: MET Recovery Check with Pin mem_inst/registers_reg[2][1]/C 
Endpoint:   mem_inst/registers_reg[2][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.368
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.809
- Arrival Time                  6.130
= Slack Time                  117.680
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      2.264    119.944  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     3.779  6.043    123.723  
      mem_inst/registers_reg[2][1]  RN ^        DFRRQHDX1  0.086  6.130    123.809  
      -----------------------------------------------------------------------------
Path 40: MET Recovery Check with Pin mem_inst/registers_reg[4][3]/C 
Endpoint:   mem_inst/registers_reg[4][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.372
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.814
- Arrival Time                  6.131
= Slack Time                  117.683
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      2.264    119.947  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     3.779  6.043    123.727  
      mem_inst/registers_reg[4][3]  RN ^        DFRRQHDX1  0.087  6.131    123.814  
      -----------------------------------------------------------------------------
Path 41: MET Recovery Check with Pin mem_inst/registers_reg[3][3]/C 
Endpoint:   mem_inst/registers_reg[3][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.373
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.815
- Arrival Time                  6.131
= Slack Time                  117.684
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      2.264    119.948  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     3.779  6.043    123.727  
      mem_inst/registers_reg[3][3]  RN ^        DFRRQHDX1  0.087  6.131    123.815  
      -----------------------------------------------------------------------------
Path 42: MET Recovery Check with Pin mem_inst/registers_reg[2][0]/C 
Endpoint:   mem_inst/registers_reg[2][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.373
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.815
- Arrival Time                  6.130
= Slack Time                  117.685
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      2.264    119.949  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     3.779  6.043    123.728  
      mem_inst/registers_reg[2][0]  RN ^        DFRRQHDX1  0.087  6.130    123.815  
      -----------------------------------------------------------------------------
Path 43: MET Recovery Check with Pin mem_inst/registers_reg[1][4]/C 
Endpoint:   mem_inst/registers_reg[1][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.373
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.815
- Arrival Time                  6.130
= Slack Time                  117.685
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      2.264    119.949  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     3.779  6.043    123.728  
      mem_inst/registers_reg[1][4]  RN ^        DFRRQHDX1  0.087  6.130    123.815  
      -----------------------------------------------------------------------------
Path 44: MET Recovery Check with Pin mem_inst/Timer_FEN_reg[0]/C 
Endpoint:   mem_inst/Timer_FEN_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                        (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.374
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.816
- Arrival Time                  6.131
= Slack Time                  117.685
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      --------------------------------------------------------------------------
      Instance                   Arc         Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                          rst_n ^     -          -      2.264    119.949  
      mem_inst/FE_OFC5_rst_n     A ^ -> Q ^  BUHDX1     3.779  6.043    123.729  
      mem_inst/Timer_FEN_reg[0]  RN ^        DFRRQHDX1  0.087  6.131    123.816  
      --------------------------------------------------------------------------
Path 45: MET Recovery Check with Pin mem_inst/CP_reset_reg[2]/C 
Endpoint:   mem_inst/CP_reset_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.373
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.815
- Arrival Time                  6.130
= Slack Time                  117.685
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      2.264    119.949  
      mem_inst/FE_OFC5_rst_n    A ^ -> Q ^  BUHDX1     3.779  6.043    123.729  
      mem_inst/CP_reset_reg[2]  RN ^        DFRRQHDX1  0.086  6.130    123.815  
      -------------------------------------------------------------------------
Path 46: MET Recovery Check with Pin mem_inst/Timer_FEN_reg[1]/C 
Endpoint:   mem_inst/Timer_FEN_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                        (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.373
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.815
- Arrival Time                  6.130
= Slack Time                  117.686
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      --------------------------------------------------------------------------
      Instance                   Arc         Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                          rst_n ^     -          -      2.264    119.950  
      mem_inst/FE_OFC5_rst_n     A ^ -> Q ^  BUHDX1     3.779  6.043    123.729  
      mem_inst/Timer_FEN_reg[1]  RN ^        DFRRQHDX1  0.086  6.130    123.815  
      --------------------------------------------------------------------------
Path 47: MET Recovery Check with Pin mem_inst/CS_control_reg[1][1]/C 
Endpoint:   mem_inst/CS_control_reg[1][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.373
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.815
- Arrival Time                  6.129
= Slack Time                  117.686
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    119.950  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1     3.779  6.043    123.729  
      mem_inst/CS_control_reg[1][1]  RN ^        DFRRQHDX1  0.086  6.129    123.815  
      ------------------------------------------------------------------------------
Path 48: MET Recovery Check with Pin mem_inst/registers_reg[1][1]/C 
Endpoint:   mem_inst/registers_reg[1][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.376
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.818
- Arrival Time                  6.129
= Slack Time                  117.689
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      2.264    119.953  
      mem_inst/FE_OFC5_rst_n        A ^ -> Q ^  BUHDX1     3.779  6.043    123.732  
      mem_inst/registers_reg[1][1]  RN ^        DFRRQHDX1  0.086  6.129    123.818  
      -----------------------------------------------------------------------------
Path 49: MET Recovery Check with Pin mem_inst/CP_reset_reg[1]/C 
Endpoint:   mem_inst/CP_reset_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.376
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.818
- Arrival Time                  6.128
= Slack Time                  117.691
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      2.264    119.955  
      mem_inst/FE_OFC5_rst_n    A ^ -> Q ^  BUHDX1     3.779  6.043    123.734  
      mem_inst/CP_reset_reg[1]  RN ^        DFRRQHDX1  0.084  6.128    123.818  
      -------------------------------------------------------------------------
Path 50: MET Recovery Check with Pin mem_inst/CS_control_reg[1][0]/C 
Endpoint:   mem_inst/CS_control_reg[1][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.376
- Recovery                      1.478
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               123.818
- Arrival Time                  6.125
= Slack Time                  117.692
     Clock Rise Edge                      0.000
     + Input Delay                        1.500
     + Drive Adjustment                   0.764
     = Beginpoint Arrival Time            2.264
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      2.264    119.956  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX1     3.779  6.043    123.736  
      mem_inst/CS_control_reg[1][0]  RN ^        DFRRQHDX1  0.082  6.125    123.818  
      ------------------------------------------------------------------------------
Path 1: MET Setup Check with Pin mem_inst/Data_out_reg[5]/C 
Endpoint:   mem_inst/Data_out_reg[5]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.372
- Setup                         0.302
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.990
- Arrival Time                 79.975
= Slack Time                   45.016
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   111.006  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   112.583  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   113.165  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   113.658  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   114.295  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   114.481  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   115.367  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   115.783  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   116.334  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   117.197  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.756  72.937   117.952  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  1.105  74.042   119.058  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  4.092  78.134   123.150  
      mem_inst/g24588__2883          A ^ -> Q v   AN22HDX1   0.856  78.990   124.005  
      mem_inst/g24341__4319          DN v -> Q v  NO6I5HDX1  0.711  79.700   124.716  
      mem_inst/g24333__2346          A v -> Q ^   NA4HDX1    0.275  79.975   124.990  
      mem_inst/Data_out_reg[5]       D ^          DFRRQHDX1  0.000  79.975   124.990  
      -------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin mem_inst/Data_out_reg[6]/C 
Endpoint:   mem_inst/Data_out_reg[6]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.372
- Setup                         0.300
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.992
- Arrival Time                 79.947
= Slack Time                   45.045
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   111.035  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   112.612  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   113.194  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   113.687  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   114.325  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   114.510  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   115.396  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   115.812  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   116.363  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   117.226  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.756  72.937   117.982  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  1.105  74.042   119.087  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  4.092  78.134   123.179  
      mem_inst/g24591__7410          A ^ -> Q v   AN22HDX1   0.848  78.982   124.026  
      mem_inst/g24336__6417          DN v -> Q v  NO6I5HDX1  0.702  79.683   124.728  
      mem_inst/g24327__4733          A v -> Q ^   NA4HDX1    0.264  79.947   124.992  
      mem_inst/Data_out_reg[6]       D ^          DFRRQHDX1  0.000  79.947   124.992  
      -------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin mem_inst/Data_out_reg[2]/C 
Endpoint:   mem_inst/Data_out_reg[2]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.372
- Setup                         0.301
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.992
- Arrival Time                 79.936
= Slack Time                   45.056
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   111.046  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   112.624  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   113.206  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   113.698  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   114.336  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   114.522  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   115.407  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   115.823  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   116.375  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   117.237  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.756  72.937   117.993  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  1.105  74.042   119.098  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  4.092  78.134   123.190  
      mem_inst/g24579__7098          A ^ -> Q v   AN22HDX1   0.837  78.971   124.027  
      mem_inst/g24340__6260          DN v -> Q v  NO6I5HDX1  0.706  79.676   124.732  
      mem_inst/g24332__2883          A v -> Q ^   NA4HDX1    0.259  79.936   124.992  
      mem_inst/Data_out_reg[2]       D ^          DFRRQHDX1  0.000  79.936   124.992  
      -------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin mem_inst/Data_out_reg[7]/C 
Endpoint:   mem_inst/Data_out_reg[7]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.365
- Setup                         0.299
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.986
- Arrival Time                 79.883
= Slack Time                   45.103
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   111.093  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   112.670  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   113.252  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   113.745  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   114.382  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   114.568  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   115.454  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   115.870  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   116.421  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   117.284  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.756  72.937   118.039  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  1.105  74.042   119.144  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  4.092  78.134   123.237  
      mem_inst/g24593__5477          A ^ -> Q v   AN22HDX1   0.798  78.932   124.035  
      mem_inst/g24339__5107          DN v -> Q v  NO6I5HDX1  0.699  79.632   124.734  
      mem_inst/g24331__9945          A v -> Q ^   NA4HDX1    0.252  79.883   124.986  
      mem_inst/Data_out_reg[7]       D ^          DFRRQHDX1  0.000  79.883   124.986  
      -------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin mem_inst/Data_out_reg[1]/C 
Endpoint:   mem_inst/Data_out_reg[1]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.364
- Setup                         0.300
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.984
- Arrival Time                 79.843
= Slack Time                   45.141
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   111.131  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   112.709  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   113.291  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   113.783  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   114.421  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   114.606  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   115.492  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   115.908  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   116.460  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   117.322  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.756  72.937   118.078  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  1.105  74.042   119.183  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  4.092  78.134   123.275  
      mem_inst/g24607__7098          A ^ -> Q v   AN22HDX1   0.755  78.889   124.030  
      mem_inst/g24337__5477          DN v -> Q v  NO6I5HDX1  0.688  79.577   124.718  
      mem_inst/g24329__6161          A v -> Q ^   NA4HDX1    0.266  79.843   124.984  
      mem_inst/Data_out_reg[1]       D ^          DFRRQHDX1  0.000  79.843   124.984  
      -------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin mem_inst/Data_out_reg[4]/C 
Endpoint:   mem_inst/Data_out_reg[4]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.365
- Setup                         0.302
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.984
- Arrival Time                 79.757
= Slack Time                   45.227
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   111.217  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   112.794  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   113.376  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   113.869  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   114.506  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   114.692  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   115.578  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   115.994  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   116.545  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   117.408  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.756  72.937   118.163  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  1.105  74.042   119.269  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  4.092  78.134   123.361  
      mem_inst/g24584__4733          A ^ -> Q v   AN22HDX1   0.691  78.825   124.051  
      mem_inst/g24335__7410          DN v -> Q v  NO6I5HDX1  0.669  79.494   124.721  
      mem_inst/g24326__7482          A v -> Q ^   NA4HDX1    0.263  79.757   124.984  
      mem_inst/Data_out_reg[4]       D ^          DFRRQHDX1  0.000  79.757   124.984  
      -------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin mem_inst/Data_out_reg[0]/C 
Endpoint:   mem_inst/Data_out_reg[0]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.365
- Setup                         0.301
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.984
- Arrival Time                 79.685
= Slack Time                   45.298
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   111.289  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   112.866  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   113.448  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   113.940  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   114.578  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   114.764  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   115.650  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   116.065  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   116.617  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   117.480  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.756  72.937   118.235  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  1.105  74.042   119.340  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  4.092  78.134   123.432  
      mem_inst/g24604__1705          A ^ -> Q v   AN22HDX1   0.641  78.775   124.073  
      mem_inst/g24338__2398          DN v -> Q v  NO6I5HDX1  0.642  79.417   124.715  
      mem_inst/g24330__9315          A v -> Q ^   NA4HDX1    0.269  79.685   124.984  
      mem_inst/Data_out_reg[0]       D ^          DFRRQHDX1  0.000  79.685   124.984  
      -------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin mem_inst/Data_out_reg[3]/C 
Endpoint:   mem_inst/Data_out_reg[3]/D      (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.372
- Setup                         0.303
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.990
- Arrival Time                 79.690
= Slack Time                   45.299
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   111.290  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   112.867  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   113.449  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   113.941  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   114.579  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   114.765  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   115.651  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   116.066  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   116.618  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   117.481  
      mem_inst/g25208__5477          A ^ -> Q ^   AND2HDX1   0.756  72.937   118.236  
      mem_inst/g26024                B ^ -> Q v   NA2I1HDX1  1.105  74.042   119.341  
      mem_inst/g25099__6131          D v -> Q ^   NO4I2HDX0  4.092  78.134   123.433  
      mem_inst/g24582__5115          A ^ -> Q v   AN22HDX1   0.659  78.793   124.092  
      mem_inst/g24334__1666          DN v -> Q v  NO6I5HDX1  0.630  79.423   124.722  
      mem_inst/g24325__5115          A v -> Q ^   NA4HDX1    0.267  79.690   124.990  
      mem_inst/Data_out_reg[3]       D ^          DFRRQHDX1  0.000  79.690   124.990  
      -------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin mem_inst/registers_reg[21][5]/C 
Endpoint:   mem_inst/registers_reg[21][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.365
- Setup                         0.555
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.730
- Arrival Time                 77.394
= Slack Time                   47.337
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.327  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.904  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.486  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   115.979  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.617  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.802  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.688  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.104  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.655  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.518  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.462  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.747  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.422  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    1.625  76.710   124.047  
      mem_inst/g24962__7482          S ^ -> Q v   MU2HDX0    0.684  77.394   124.730  
      mem_inst/registers_reg[21][5]  D v          DFRRQHDX1  0.000  77.394   124.730  
      -------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin mem_inst/registers_reg[21][2]/C 
Endpoint:   mem_inst/registers_reg[21][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.368
- Setup                         0.554
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.734
- Arrival Time                 77.392
= Slack Time                   47.342
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.332  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.909  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.491  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   115.984  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.621  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.807  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.693  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.109  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.660  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.523  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.467  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.752  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.427  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    1.625  76.710   124.052  
      mem_inst/g24958__7098          S ^ -> Q v   MU2HDX0    0.682  77.392   124.734  
      mem_inst/registers_reg[21][2]  D v          DFRRQHDX1  0.000  77.392   124.734  
      -------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin mem_inst/registers_reg[17][3]/C 
Endpoint:   mem_inst/registers_reg[17][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.371
- Setup                         0.555
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.735
- Arrival Time                 77.389
= Slack Time                   47.346
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.337  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.914  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.496  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   115.988  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.626  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.812  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.697  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.113  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.665  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.527  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.471  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.757  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.432  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    1.612  76.698   124.044  
      mem_inst/g24967__2883          S ^ -> Q v   MU2HDX0    0.692  77.389   124.735  
      mem_inst/registers_reg[17][3]  D v          DFRRQHDX1  0.000  77.389   124.735  
      -------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin mem_inst/registers_reg[21][7]/C 
Endpoint:   mem_inst/registers_reg[21][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.369
- Setup                         0.553
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.736
- Arrival Time                 77.388
= Slack Time                   47.348
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.338  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.915  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.497  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   115.990  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.628  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.813  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.699  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.115  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.666  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.529  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.473  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.758  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.433  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    1.625  76.710   124.058  
      mem_inst/g24963__4733          S ^ -> Q v   MU2HDX0    0.678  77.388   124.736  
      mem_inst/registers_reg[21][7]  D v          DFRRQHDX1  0.000  77.388   124.736  
      -------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin mem_inst/registers_reg[17][7]/C 
Endpoint:   mem_inst/registers_reg[17][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.370
- Setup                         0.553
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.737
- Arrival Time                 77.379
= Slack Time                   47.358
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.349  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.926  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.508  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.000  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.638  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.824  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.710  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.125  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.677  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.540  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.484  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.769  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.444  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    1.612  76.698   124.056  
      mem_inst/g24970__7410          S ^ -> Q v   MU2HDX0    0.681  77.378   124.737  
      mem_inst/registers_reg[17][7]  D v          DFRRQHDX1  0.000  77.379   124.737  
      -------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin mem_inst/registers_reg[17][6]/C 
Endpoint:   mem_inst/registers_reg[17][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.361
- Setup                         0.551
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.730
- Arrival Time                 77.367
= Slack Time                   47.363
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.353  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.931  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.513  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.005  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.643  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.829  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.714  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.130  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.682  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.544  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.488  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.773  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.448  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    1.612  76.698   124.060  
      mem_inst/g24971__6417          S ^ -> Q v   MU2HDX0    0.670  77.367   124.730  
      mem_inst/registers_reg[17][6]  D v          DFRRQHDX1  0.000  77.367   124.730  
      -------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin mem_inst/registers_reg[17][0]/C 
Endpoint:   mem_inst/registers_reg[17][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.373
- Setup                         0.553
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.740
- Arrival Time                 77.377
= Slack Time                   47.363
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.354  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.931  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.513  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.005  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.643  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.829  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.714  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.130  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.682  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.544  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.488  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.774  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.449  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    1.612  76.698   124.061  
      mem_inst/g24964__6161          S ^ -> Q v   MU2HDX0    0.680  77.377   124.740  
      mem_inst/registers_reg[17][0]  D v          DFRRQHDX1  0.000  77.377   124.740  
      -------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin mem_inst/registers_reg[17][2]/C 
Endpoint:   mem_inst/registers_reg[17][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.361
- Setup                         0.551
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.731
- Arrival Time                 77.367
= Slack Time                   47.363
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.354  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.931  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.513  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.005  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.643  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.829  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.715  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.130  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.682  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.545  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.489  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.774  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.449  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    1.612  76.698   124.061  
      mem_inst/g24966__9945          S ^ -> Q v   MU2HDX0    0.670  77.367   124.730  
      mem_inst/registers_reg[17][2]  D v          DFRRQHDX1  0.000  77.367   124.731  
      -------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin mem_inst/registers_reg[21][6]/C 
Endpoint:   mem_inst/registers_reg[21][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.367
- Setup                         0.550
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.737
- Arrival Time                 77.372
= Slack Time                   47.365
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.356  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.933  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.515  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.007  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.645  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.831  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.717  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.132  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.684  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.547  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.491  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.776  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.451  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    1.625  76.710   124.075  
      mem_inst/g24961__5115          S ^ -> Q v   MU2HDX0    0.661  77.372   124.737  
      mem_inst/registers_reg[21][6]  D v          DFRRQHDX1  0.000  77.372   124.737  
      -------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin mem_inst/registers_reg[17][1]/C 
Endpoint:   mem_inst/registers_reg[17][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.373
- Setup                         0.552
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.741
- Arrival Time                 77.374
= Slack Time                   47.367
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.357  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.935  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.517  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.009  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.647  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.832  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.718  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.134  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.686  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.548  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.492  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.777  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.452  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    1.612  76.698   124.064  
      mem_inst/g24965__9315          S ^ -> Q v   MU2HDX0    0.677  77.374   124.741  
      mem_inst/registers_reg[17][1]  D v          DFRRQHDX1  0.000  77.374   124.741  
      -------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin mem_inst/registers_reg[24][0]/C 
Endpoint:   mem_inst/registers_reg[24][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.354
- Setup                         0.562
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.712
- Arrival Time                 77.337
= Slack Time                   47.375
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.365  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.943  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.525  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.017  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.655  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.840  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.726  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.142  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.694  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.556  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.500  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.785  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.460  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    1.558  76.643   124.018  
      mem_inst/g24980__3680          S ^ -> Q v   MU2HDX0    0.694  77.337   124.712  
      mem_inst/registers_reg[24][0]  D v          DFRRQHDX1  0.000  77.337   124.712  
      -------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin mem_inst/registers_reg[17][5]/C 
Endpoint:   mem_inst/registers_reg[17][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.373
- Setup                         0.549
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.744
- Arrival Time                 77.359
= Slack Time                   47.385
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.375  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.953  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.535  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.027  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.665  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.850  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.736  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.152  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.704  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.566  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.510  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.795  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.470  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    1.612  76.698   124.082  
      mem_inst/g24969__1666          S ^ -> Q v   MU2HDX0    0.662  77.359   124.744  
      mem_inst/registers_reg[17][5]  D v          DFRRQHDX1  0.000  77.359   124.744  
      -------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin mem_inst/registers_reg[24][4]/C 
Endpoint:   mem_inst/registers_reg[24][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.354
- Setup                         0.559
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.715
- Arrival Time                 77.328
= Slack Time                   47.387
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.378  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.955  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.537  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.029  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.667  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.853  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.739  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.154  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.706  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.569  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.513  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.798  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.473  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    1.558  76.643   124.030  
      mem_inst/g24984__5122          S ^ -> Q v   MU2HDX0    0.684  77.328   124.715  
      mem_inst/registers_reg[24][4]  D v          DFRRQHDX1  0.000  77.328   124.715  
      -------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin mem_inst/registers_reg[24][7]/C 
Endpoint:   mem_inst/registers_reg[24][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.353
- Setup                         0.559
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.714
- Arrival Time                 77.326
= Slack Time                   47.387
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.378  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.955  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.537  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.029  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.667  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.853  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.739  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.154  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.706  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.569  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.513  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.798  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.473  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    1.558  76.643   124.031  
      mem_inst/g24987__6131          S ^ -> Q v   MU2HDX0    0.683  77.326   124.714  
      mem_inst/registers_reg[24][7]  D v          DFRRQHDX1  0.000  77.326   124.714  
      -------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin mem_inst/registers_reg[24][1]/C 
Endpoint:   mem_inst/registers_reg[24][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.352
- Setup                         0.558
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.713
- Arrival Time                 77.323
= Slack Time                   47.391
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.381  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.958  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.540  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.033  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.670  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.856  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.742  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.158  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.709  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.572  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.516  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.801  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.476  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    1.558  76.643   124.034  
      mem_inst/g24981__1617          S ^ -> Q v   MU2HDX0    0.679  77.323   124.713  
      mem_inst/registers_reg[24][1]  D v          DFRRQHDX1  0.000  77.323   124.713  
      -------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin mem_inst/registers_reg[24][6]/C 
Endpoint:   mem_inst/registers_reg[24][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.355
- Setup                         0.559
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.715
- Arrival Time                 77.325
= Slack Time                   47.391
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.381  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.958  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.540  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.033  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.670  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.856  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.742  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.158  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.709  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.572  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.516  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.801  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.476  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    1.558  76.643   124.034  
      mem_inst/g24986__7098          S ^ -> Q v   MU2HDX0    0.681  77.325   124.715  
      mem_inst/registers_reg[24][6]  D v          DFRRQHDX1  0.000  77.325   124.715  
      -------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin mem_inst/registers_reg[21][1]/C 
Endpoint:   mem_inst/registers_reg[21][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[24]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.361
- Setup                         0.556
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.725
- Arrival Time                 77.334
= Slack Time                   47.391
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.463
     = Beginpoint Arrival Time       65.963
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[24]  CN v         -          -      65.963   113.354  
      mem_inst/registers_en_reg[24]  CN v -> Q v  DFFSQHDX1  1.569  67.531   114.923  
      mem_inst/g25480__6783          B v -> Q ^   AN22HDX1   0.574  68.105   115.496  
      mem_inst/g25297__2883          A ^ -> Q ^   OA22HDX1   0.473  68.579   115.970  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.216   116.608  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.402   116.793  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.288   117.679  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.704   118.095  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.255   118.647  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.118   119.509  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.062   120.453  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.347   121.738  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.022   122.413  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    1.625  76.647   124.038  
      mem_inst/g24957__8246          S ^ -> Q v   MU2HDX0    0.687  77.334   124.725  
      mem_inst/registers_reg[21][1]  D v          DFRRQHDX1  0.000  77.334   124.725  
      -------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin mem_inst/registers_reg[17][4]/C 
Endpoint:   mem_inst/registers_reg[17][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[24]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.365
- Setup                         0.557
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.728
- Arrival Time                 77.326
= Slack Time                   47.402
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.463
     = Beginpoint Arrival Time       65.963
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[24]  CN v         -          -      65.963   113.364  
      mem_inst/registers_en_reg[24]  CN v -> Q v  DFFSQHDX1  1.569  67.531   114.933  
      mem_inst/g25480__6783          B v -> Q ^   AN22HDX1   0.574  68.105   115.507  
      mem_inst/g25297__2883          A ^ -> Q ^   OA22HDX1   0.473  68.579   115.980  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.216   116.618  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.402   116.804  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.288   117.690  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.704   118.105  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.255   118.657  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.118   119.520  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.062   120.464  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.347   121.749  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.022   122.424  
      mem_inst/g25182__2802          A v -> Q ^   NO2HDX1    1.612  76.634   124.036  
      mem_inst/g24968__2346          S ^ -> Q v   MU2HDX0    0.692  77.326   124.728  
      mem_inst/registers_reg[17][4]  D v          DFRRQHDX1  0.000  77.326   124.728  
      -------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin mem_inst/registers_reg[24][2]/C 
Endpoint:   mem_inst/registers_reg[24][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.353
- Setup                         0.556
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.717
- Arrival Time                 77.313
= Slack Time                   47.404
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.394  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.972  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.554  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.046  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.684  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.869  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.755  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.171  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.723  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.585  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.529  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.814  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.489  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    1.558  76.643   124.047  
      mem_inst/g24982__2802          S ^ -> Q v   MU2HDX0    0.670  77.313   124.717  
      mem_inst/registers_reg[24][2]  D v          DFRRQHDX1  0.000  77.313   124.717  
      -------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin mem_inst/registers_reg[21][4]/C 
Endpoint:   mem_inst/registers_reg[21][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[24]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.361
- Setup                         0.553
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.728
- Arrival Time                 77.323
= Slack Time                   47.405
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.463
     = Beginpoint Arrival Time       65.963
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[24]  CN v         -          -      65.963   113.367  
      mem_inst/registers_en_reg[24]  CN v -> Q v  DFFSQHDX1  1.569  67.531   114.936  
      mem_inst/g25480__6783          B v -> Q ^   AN22HDX1   0.574  68.105   115.510  
      mem_inst/g25297__2883          A ^ -> Q ^   OA22HDX1   0.473  68.579   115.983  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.216   116.621  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.402   116.807  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.288   117.692  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.704   118.108  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.255   118.660  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.118   119.522  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.062   120.466  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.347   121.752  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.022   122.427  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    1.625  76.647   124.051  
      mem_inst/g24960__1881          S ^ -> Q v   MU2HDX0    0.676  77.323   124.727  
      mem_inst/registers_reg[21][4]  D v          DFRRQHDX1  0.000  77.323   124.728  
      -------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin mem_inst/registers_reg[24][5]/C 
Endpoint:   mem_inst/registers_reg[24][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.356
- Setup                         0.557
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.719
- Arrival Time                 77.313
= Slack Time                   47.406
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.397  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.974  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.556  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.048  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.686  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.872  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.758  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.174  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.725  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.588  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.532  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.817  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.492  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    1.558  76.643   124.050  
      mem_inst/g24985__8246          S ^ -> Q v   MU2HDX0    0.669  77.313   124.719  
      mem_inst/registers_reg[24][5]  D v          DFRRQHDX1  0.000  77.313   124.719  
      -------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin mem_inst/registers_reg[24][3]/C 
Endpoint:   mem_inst/registers_reg[24][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.354
- Setup                         0.556
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.718
- Arrival Time                 77.310
= Slack Time                   47.408
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.398  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   114.975  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.557  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.050  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.688  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   116.873  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.759  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.175  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.726  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.589  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.533  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.411   121.818  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.086   122.493  
      mem_inst/g25183__1705          A v -> Q ^   NO2HDX1    1.558  76.643   124.051  
      mem_inst/g24983__1705          S ^ -> Q v   MU2HDX0    0.667  77.310   124.718  
      mem_inst/registers_reg[24][3]  D v          DFRRQHDX1  0.000  77.310   124.718  
      -------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin mem_inst/registers_reg[21][3]/C 
Endpoint:   mem_inst/registers_reg[21][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[24]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.365
- Setup                         0.553
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.732
- Arrival Time                 77.322
= Slack Time                   47.410
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.463
     = Beginpoint Arrival Time       65.963
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[24]  CN v         -          -      65.963   113.373  
      mem_inst/registers_en_reg[24]  CN v -> Q v  DFFSQHDX1  1.569  67.531   114.942  
      mem_inst/g25480__6783          B v -> Q ^   AN22HDX1   0.574  68.105   115.515  
      mem_inst/g25297__2883          A ^ -> Q ^   OA22HDX1   0.473  68.579   115.989  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.216   116.627  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.402   116.812  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.288   117.698  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.704   118.114  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.255   118.665  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.118   119.528  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.062   120.472  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.347   121.757  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.022   122.432  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    1.625  76.647   124.057  
      mem_inst/g24959__6131          S ^ -> Q v   MU2HDX0    0.675  77.322   124.732  
      mem_inst/registers_reg[21][3]  D v          DFRRQHDX1  0.000  77.322   124.732  
      -------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin mem_inst/registers_reg[21][0]/C 
Endpoint:   mem_inst/registers_reg[21][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[24]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.364
- Setup                         0.552
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.732
- Arrival Time                 77.319
= Slack Time                   47.413
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.463
     = Beginpoint Arrival Time       65.963
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[24]  CN v         -          -      65.963   113.375  
      mem_inst/registers_en_reg[24]  CN v -> Q v  DFFSQHDX1  1.569  67.531   114.944  
      mem_inst/g25480__6783          B v -> Q ^   AN22HDX1   0.574  68.105   115.518  
      mem_inst/g25297__2883          A ^ -> Q ^   OA22HDX1   0.473  68.579   115.991  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.216   116.629  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.402   116.815  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.288   117.700  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.704   118.116  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.255   118.668  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.118   119.530  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.062   120.474  
      mem_inst/g25203__2346          A v -> Q ^   NO2HDX1    1.285  74.347   121.760  
      mem_inst/g25199                A ^ -> Q v   INHDX1     0.675  75.022   122.435  
      mem_inst/g25174__5107          A v -> Q ^   NO2HDX1    1.625  76.647   124.059  
      mem_inst/g24956__5122          S ^ -> Q v   MU2HDX0    0.672  77.319   124.732  
      mem_inst/registers_reg[21][0]  D v          DFRRQHDX1  0.000  77.319   124.732  
      -------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin mem_inst/registers_reg[7][3]/C 
Endpoint:   mem_inst/registers_reg[7][3]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.363
- Setup                         0.555
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.729
- Arrival Time                 77.110
= Slack Time                   47.618
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.609  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.186  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.768  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.260  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.898  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.084  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.970  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.385  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.937  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.800  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.744  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.050  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.510  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    1.532  76.424   124.042  
      mem_inst/g24847__5526          S ^ -> Q v   MU2HDX0    0.687  77.110   124.728  
      mem_inst/registers_reg[7][3]   D v          DFRRQHDX1  0.000  77.110   124.729  
      -------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin mem_inst/registers_reg[7][1]/C 
Endpoint:   mem_inst/registers_reg[7][1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.378
- Setup                         0.554
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.743
- Arrival Time                 77.110
= Slack Time                   47.633
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.623  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.201  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.783  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.275  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.913  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.099  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.984  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.400  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.952  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.814  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.758  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.064  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.525  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    1.532  76.424   124.057  
      mem_inst/g24845__4319          S ^ -> Q v   MU2HDX0    0.687  77.110   124.743  
      mem_inst/registers_reg[7][1]   D v          DFRRQHDX1  0.000  77.110   124.743  
      -------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin mem_inst/registers_reg[7][6]/C 
Endpoint:   mem_inst/registers_reg[7][6]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.374
- Setup                         0.554
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.740
- Arrival Time                 77.106
= Slack Time                   47.634
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.625  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.202  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.784  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.276  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.914  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.100  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.986  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.401  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.953  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.816  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.760  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.066  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.526  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    1.532  76.424   124.058  
      mem_inst/g24850__1617          S ^ -> Q v   MU2HDX0    0.682  77.106   124.740  
      mem_inst/registers_reg[7][6]   D v          DFRRQHDX1  0.000  77.106   124.740  
      -------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin mem_inst/registers_reg[7][4]/C 
Endpoint:   mem_inst/registers_reg[7][4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.367
- Setup                         0.552
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.736
- Arrival Time                 77.097
= Slack Time                   47.638
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.629  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.206  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.788  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.280  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.918  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.104  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.990  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.405  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.957  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.820  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.764  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.070  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.530  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    1.532  76.424   124.062  
      mem_inst/g24848__6783          S ^ -> Q v   MU2HDX0    0.674  77.097   124.736  
      mem_inst/registers_reg[7][4]   D v          DFRRQHDX1  0.000  77.097   124.736  
      -------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin mem_inst/registers_reg[7][0]/C 
Endpoint:   mem_inst/registers_reg[7][0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.372
- Setup                         0.551
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.741
- Arrival Time                 77.096
= Slack Time                   47.645
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.635  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.213  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.795  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.287  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.925  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.111  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.996  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.412  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.964  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.826  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.770  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.076  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.537  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    1.532  76.424   124.069  
      mem_inst/g24844__6260          S ^ -> Q v   MU2HDX0    0.672  77.096   124.741  
      mem_inst/registers_reg[7][0]   D v          DFRRQHDX1  0.000  77.096   124.741  
      -------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin mem_inst/registers_reg[7][7]/C 
Endpoint:   mem_inst/registers_reg[7][7]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.370
- Setup                         0.551
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.738
- Arrival Time                 77.093
= Slack Time                   47.645
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.636  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.213  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.795  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.287  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.925  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.111  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   117.996  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.412  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.964  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.826  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.770  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.076  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.537  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    1.532  76.424   124.069  
      mem_inst/g24851__2802          S ^ -> Q v   MU2HDX0    0.670  77.093   124.738  
      mem_inst/registers_reg[7][7]   D v          DFRRQHDX1  0.000  77.093   124.738  
      -------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin mem_inst/registers_reg[7][2]/C 
Endpoint:   mem_inst/registers_reg[7][2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.378
- Setup                         0.550
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.747
- Arrival Time                 77.093
= Slack Time                   47.655
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.645  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.223  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.805  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.297  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.935  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.120  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.006  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.422  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.974  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.836  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.780  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.086  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.546  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    1.532  76.424   124.078  
      mem_inst/g24846__8428          S ^ -> Q v   MU2HDX0    0.669  77.093   124.747  
      mem_inst/registers_reg[7][2]   D v          DFRRQHDX1  0.000  77.093   124.747  
      -------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin mem_inst/registers_reg[7][5]/C 
Endpoint:   mem_inst/registers_reg[7][5]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.378
- Setup                         0.549
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.748
- Arrival Time                 77.087
= Slack Time                   47.662
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.652  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.230  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.812  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.304  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.942  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.127  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.013  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.429  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.981  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.843  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.787  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.093  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.553  
      mem_inst/g25175__6260          A v -> Q ^   NO2HDX1    1.532  76.424   124.085  
      mem_inst/g24849__3680          S ^ -> Q v   MU2HDX0    0.663  77.087   124.748  
      mem_inst/registers_reg[7][5]   D v          DFRRQHDX1  0.000  77.087   124.748  
      -------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin mem_inst/registers_reg[4][4]/C 
Endpoint:   mem_inst/registers_reg[4][4]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.371
- Setup                         0.581
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.710
- Arrival Time                 77.041
= Slack Time                   47.669
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.660  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.237  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.819  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.311  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.949  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.135  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.020  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.436  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   118.988  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.850  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.794  
      mem_inst/g25209                A v -> Q ^   INHDX1     0.432  73.557   121.226  
      mem_inst/g25201__9945          A ^ -> Q v   NA2HDX1    0.513  74.070   121.739  
      mem_inst/g25137__9315          A v -> Q ^   NO2HDX1    1.130  75.200   122.869  
      mem_inst/g25102__7482          A ^ -> Q v   NO2HDX1    0.595  75.795   123.464  
      mem_inst/g24404__6131          D v -> Q v   AO222HDX0  1.246  77.041   124.710  
      mem_inst/registers_reg[4][4]   D v          DFRRQHDX1  0.000  77.041   124.710  
      -------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin mem_inst/registers_reg[10][0]/C 
Endpoint:   mem_inst/registers_reg[10][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.363
- Setup                         0.558
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.724
- Arrival Time                 77.035
= Slack Time                   47.690
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.680  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.257  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.839  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.332  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.969  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.155  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.041  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.457  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   119.008  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.871  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.815  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.121  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.581  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    1.453  76.344   124.034  
      mem_inst/g24878__1617          S ^ -> Q v   MU2HDX0    0.690  77.035   124.724  
      mem_inst/registers_reg[10][0]  D v          DFRRQHDX1  0.000  77.035   124.724  
      -------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin mem_inst/registers_reg[10][7]/C 
Endpoint:   mem_inst/registers_reg[10][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.375
- Setup                         0.557
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.738
- Arrival Time                 77.042
= Slack Time                   47.696
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.687  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.264  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.846  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.338  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.976  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.162  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.047  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.463  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   119.015  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.877  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.821  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.127  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.588  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    1.453  76.344   124.040  
      mem_inst/g24811__7410          S ^ -> Q v   MU2HDX0    0.697  77.042   124.738  
      mem_inst/registers_reg[10][7]  D v          DFRRQHDX1  0.000  77.042   124.738  
      -------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin mem_inst/registers_reg[10][6]/C 
Endpoint:   mem_inst/registers_reg[10][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.371
- Setup                         0.555
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.736
- Arrival Time                 77.033
= Slack Time                   47.703
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.693  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.271  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.853  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.345  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.983  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.169  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.054  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.470  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   119.022  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.884  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.828  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.134  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.595  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    1.453  76.344   124.047  
      mem_inst/g24882__8246          S ^ -> Q v   MU2HDX0    0.689  77.033   124.736  
      mem_inst/registers_reg[10][6]  D v          DFRRQHDX1  0.000  77.033   124.736  
      -------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin mem_inst/registers_reg[10][5]/C 
Endpoint:   mem_inst/registers_reg[10][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.372
- Setup                         0.553
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.739
- Arrival Time                 77.026
= Slack Time                   47.712
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.703  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.280  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.862  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.354  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.992  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.178  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.064  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.479  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   119.031  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.894  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.838  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.144  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.604  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    1.453  76.344   124.057  
      mem_inst/g24881__5122          S ^ -> Q v   MU2HDX0    0.682  77.026   124.739  
      mem_inst/registers_reg[10][5]  D v          DFRRQHDX1  0.000  77.026   124.739  
      -------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin mem_inst/registers_reg[10][1]/C 
Endpoint:   mem_inst/registers_reg[10][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.363
- Setup                         0.554
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.729
- Arrival Time                 77.013
= Slack Time                   47.715
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.706  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.283  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.865  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.357  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   116.995  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.181  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.067  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.483  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   119.034  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.897  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.841  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.147  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.607  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    1.453  76.344   124.060  
      mem_inst/g24876__6783          S ^ -> Q v   MU2HDX0    0.669  77.013   124.728  
      mem_inst/registers_reg[10][1]  D v          DFRRQHDX1  0.000  77.013   124.729  
      -------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin mem_inst/registers_reg[10][4]/C 
Endpoint:   mem_inst/registers_reg[10][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.367
- Setup                         0.552
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.735
- Arrival Time                 77.014
= Slack Time                   47.721
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.711  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.289  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.871  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.363  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   117.001  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.186  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.072  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.488  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   119.040  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.902  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.846  
      mem_inst/g25192__5115          B v -> Q ^   NO2I1HDX1  1.306  74.431   122.152  
      mem_inst/g25187                A ^ -> Q v   INHDX1     0.460  74.892   122.612  
      mem_inst/g25150__5526          A v -> Q ^   NO2HDX1    1.453  76.344   124.065  
      mem_inst/g24880__1705          S ^ -> Q v   MU2HDX0    0.670  77.014   124.735  
      mem_inst/registers_reg[10][4]  D v          DFRRQHDX1  0.000  77.014   124.735  
      -------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin mem_inst/registers_reg[4][0]/C 
Endpoint:   mem_inst/registers_reg[4][0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.371
- Setup                         0.572
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.719
- Arrival Time                 76.990
= Slack Time                   47.729
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.720  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.297  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.879  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.371  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   117.009  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.195  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.081  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.496  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   119.048  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.911  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.855  
      mem_inst/g25209                A v -> Q ^   INHDX1     0.432  73.557   121.287  
      mem_inst/g25201__9945          A ^ -> Q v   NA2HDX1    0.513  74.070   121.799  
      mem_inst/g25137__9315          A v -> Q ^   NO2HDX1    1.130  75.200   122.929  
      mem_inst/g25102__7482          A ^ -> Q v   NO2HDX1    0.595  75.795   123.524  
      mem_inst/g24400__1705          D v -> Q v   AO222HDX0  1.194  76.990   124.719  
      mem_inst/registers_reg[4][0]   D v          DFRRQHDX1  0.000  76.990   124.719  
      -------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin mem_inst/registers_reg[4][1]/C 
Endpoint:   mem_inst/registers_reg[4][1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.368
- Setup                         0.571
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.716
- Arrival Time                 76.986
= Slack Time                   47.730
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.721  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.298  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.880  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.372  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   117.010  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.196  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.082  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.498  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   119.049  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.912  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.856  
      mem_inst/g25209                A v -> Q ^   INHDX1     0.432  73.557   121.288  
      mem_inst/g25201__9945          A ^ -> Q v   NA2HDX1    0.513  74.070   121.800  
      mem_inst/g25137__9315          A v -> Q ^   NO2HDX1    1.130  75.200   122.930  
      mem_inst/g25102__7482          A ^ -> Q v   NO2HDX1    0.595  75.795   123.526  
      mem_inst/g24402__8246          D v -> Q v   AO222HDX0  1.191  76.986   124.716  
      mem_inst/registers_reg[4][1]   D v          DFRRQHDX1  0.000  76.986   124.716  
      -------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin mem_inst/registers_reg[4][2]/C 
Endpoint:   mem_inst/registers_reg[4][2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_WC_VIEW
Other End Arrival Time          0.366
- Setup                         0.571
+ Phase Shift                 125.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.080
= Required Time               124.716
- Arrival Time                 76.985
= Slack Time                   47.731
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       65.990
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -          -      65.990   113.721  
      mem_inst/registers_en_reg[25]  CN v -> Q v  DFFSQHDX1  1.577  67.568   115.299  
      mem_inst/g25482__1617          B v -> Q ^   AN22HDX1   0.582  68.150   115.881  
      mem_inst/g25297__2883          C ^ -> Q ^   OA22HDX1   0.492  68.642   116.373  
      mem_inst/g25292__7482          E ^ -> Q ^   OA221HDX1  0.638  69.280   117.011  
      mem_inst/g25288__1881          C ^ -> Q v   ON21HDX1   0.186  69.466   117.197  
      mem_inst/g25232__5526          C v -> Q v   AO211HDX0  0.886  70.351   118.082  
      mem_inst/g25214__8428          D v -> Q ^   AN211HDX1  0.416  70.767   118.498  
      mem_inst/g25213__4319          E ^ -> Q v   ON221HDX0  0.552  71.319   119.050  
      mem_inst/g25212__6260          E v -> Q ^   AN221HDX1  0.863  72.181   119.912  
      mem_inst/g25211__5107          A ^ -> Q v   NA2HDX1    0.944  73.125   120.856  
      mem_inst/g25209                A v -> Q ^   INHDX1     0.432  73.557   121.288  
      mem_inst/g25201__9945          A ^ -> Q v   NA2HDX1    0.513  74.070   121.801  
      mem_inst/g25137__9315          A v -> Q ^   NO2HDX1    1.130  75.200   122.931  
      mem_inst/g25102__7482          A ^ -> Q v   NO2HDX1    0.595  75.795   123.526  
      mem_inst/g24401__5122          D v -> Q v   AO222HDX0  1.190  76.985   124.716  
      mem_inst/registers_reg[4][2]   D v          DFRRQHDX1  0.000  76.985   124.716  
      -------------------------------------------------------------------------------

