# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../MIPSIV.srcs/sources_1/new" \
"../../../../MIPSIV.srcs/sources_1/new/Adder.v" \
"../../../../MIPSIV.srcs/sources_1/new/IF_top.v" \
"../../../../MIPSIV.srcs/sources_1/new/Instruction_loader.v" \
"../../../../MIPSIV.srcs/sources_1/new/Memory.v" \
"../../../../MIPSIV.srcs/sources_1/new/Mux_4to1.v" \
"../../../../MIPSIV.srcs/sources_1/new/Pc.v" \
"../../../../MIPSIV.srcs/sources_1/new/Tx.v" \
"../../../../MIPSIV.srcs/sources_1/new/Uart_top.v" \
"../../../../MIPSIV.srcs/sources_1/new/Baud_rate_generator.v" \
"../../../../MIPSIV.srcs/sources_1/new/Rx.v" \
"../../../../MIPSIV.srcs/sim_1/new/test_bench_IF_Uart.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
