<stg><name>convolution_func.2_Pipeline_VITIS_LOOP_81_3</name>


<trans_list>

<trans id="447" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %i_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %tmp_35 = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:4 %sum_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sum

]]></Node>
<StgValue><ssdm name="sum_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln90_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_14

]]></Node>
<StgValue><ssdm name="sext_ln90_14_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln90_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_13

]]></Node>
<StgValue><ssdm name="sext_ln90_13_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln90_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_12

]]></Node>
<StgValue><ssdm name="sext_ln90_12_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln90_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_11

]]></Node>
<StgValue><ssdm name="sext_ln90_11_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %sext_ln90_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_2

]]></Node>
<StgValue><ssdm name="sext_ln90_2_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln90_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_1

]]></Node>
<StgValue><ssdm name="sext_ln90_1_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln90_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_17

]]></Node>
<StgValue><ssdm name="sext_ln90_17_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %sext_ln90_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_16

]]></Node>
<StgValue><ssdm name="sext_ln90_16_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %sext_ln90_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_15

]]></Node>
<StgValue><ssdm name="sext_ln90_15_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %tmp_36 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_41

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:15 %mul_ln90_11_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_ln90_11

]]></Node>
<StgValue><ssdm name="mul_ln90_11_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:16 %mul_ln90_10_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_ln90_10

]]></Node>
<StgValue><ssdm name="mul_ln90_10_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:17 %mul_ln90_9_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_ln90_9

]]></Node>
<StgValue><ssdm name="mul_ln90_9_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:18 %sext_ln90_14_cast = sext i16 %sext_ln90_14_read

]]></Node>
<StgValue><ssdm name="sext_ln90_14_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:19 %sext_ln90_13_cast = sext i16 %sext_ln90_13_read

]]></Node>
<StgValue><ssdm name="sext_ln90_13_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:20 %sext_ln90_12_cast = sext i16 %sext_ln90_12_read

]]></Node>
<StgValue><ssdm name="sext_ln90_12_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:21 %sext_ln90_11_cast = sext i16 %sext_ln90_11_read

]]></Node>
<StgValue><ssdm name="sext_ln90_11_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:22 %sext_ln90_2_cast = sext i16 %sext_ln90_2_read

]]></Node>
<StgValue><ssdm name="sext_ln90_2_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:23 %sext_ln90_1_cast = sext i16 %sext_ln90_1_read

]]></Node>
<StgValue><ssdm name="sext_ln90_1_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:24 %sext_ln90_17_cast = sext i16 %sext_ln90_17_read

]]></Node>
<StgValue><ssdm name="sext_ln90_17_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:25 %sext_ln90_16_cast = sext i16 %sext_ln90_16_read

]]></Node>
<StgValue><ssdm name="sext_ln90_16_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:26 %sext_ln90_15_cast = sext i16 %sext_ln90_15_read

]]></Node>
<StgValue><ssdm name="sext_ln90_15_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:27 %mul_ln90_11_cast = zext i5 %mul_ln90_11_read

]]></Node>
<StgValue><ssdm name="mul_ln90_11_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:28 %mul_ln90_10_cast = zext i5 %mul_ln90_10_read

]]></Node>
<StgValue><ssdm name="mul_ln90_10_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:29 %mul_ln90_9_cast = zext i5 %mul_ln90_9_read

]]></Node>
<StgValue><ssdm name="mul_ln90_9_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:30 %store_ln81 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i5 0, i5 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:32 %br_ln0 = br void %VITIS_LOOP_84_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_84_4:0 %j_1 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4:1 %icmp_ln81 = icmp_eq  i5 %j_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_84_4:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4:3 %add_ln89 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_84_4:4 %br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_84_4.split, void %for.inc63.exitStub

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:0 %phi_urem_load = load i5 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:1 %add_ln81 = add i5 %phi_urem_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:2 %icmp_ln81_1 = icmp_eq  i5 %phi_urem_load, i5 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:3 %select_ln81 = select i1 %icmp_ln81_1, i5 0, i5 %add_ln81

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:10 %trunc_ln81_1 = trunc i5 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln81_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:272 %store_ln81 = store i5 %add_ln89, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:273 %store_ln81 = store i5 %select_ln81, i5 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:6 %trunc_ln81 = trunc i5 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="4">
<![CDATA[
VITIS_LOOP_84_4.split:7 %zext_ln81 = zext i4 %trunc_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_84_4.split:8 %mul_ln81 = mul i9 %zext_ln81, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:9 %tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln81, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="3">
<![CDATA[
VITIS_LOOP_84_4.split:11 %zext_ln90 = zext i3 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:12 %add_ln90_1 = add i6 %mul_ln90_9_cast, i6 %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:13 %zext_ln90_1 = zext i6 %add_ln90_1

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:14 %input_buf_0_0_addr = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:15 %add_ln90_2 = add i6 %mul_ln90_10_cast, i6 %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:16 %zext_ln90_2 = zext i6 %add_ln90_2

]]></Node>
<StgValue><ssdm name="zext_ln90_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:17 %input_buf_0_0_addr_1 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:18 %add_ln90_3 = add i6 %mul_ln90_11_cast, i6 %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:19 %zext_ln90_3 = zext i6 %add_ln90_3

]]></Node>
<StgValue><ssdm name="zext_ln90_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:20 %input_buf_0_0_addr_4 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:21 %input_buf_0_1_addr = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:22 %input_buf_0_1_addr_1 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:23 %input_buf_0_1_addr_4 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:24 %input_buf_0_2_addr = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:25 %input_buf_0_2_addr_1 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:26 %input_buf_0_2_addr_4 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:27 %input_buf_1_0_addr = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:28 %input_buf_1_0_addr_1 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:29 %input_buf_1_0_addr_4 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:30 %input_buf_1_1_addr = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:31 %input_buf_1_1_addr_1 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:32 %input_buf_1_1_addr_4 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:33 %input_buf_1_2_addr = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:34 %input_buf_1_2_addr_1 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:35 %input_buf_1_2_addr_4 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:36 %input_buf_2_0_addr = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:37 %input_buf_2_0_addr_1 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:38 %input_buf_2_0_addr_4 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:39 %input_buf_2_1_addr = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:40 %input_buf_2_1_addr_1 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:41 %input_buf_2_1_addr_4 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:42 %input_buf_2_2_addr = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:43 %input_buf_2_2_addr_1 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:44 %input_buf_2_2_addr_4 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:45 %input_buf_0_0_load = load i6 %input_buf_0_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:46 %input_buf_0_1_load = load i6 %input_buf_0_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:47 %input_buf_0_2_load = load i6 %input_buf_0_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:49 %input_buf_1_0_load = load i6 %input_buf_1_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:50 %input_buf_1_1_load = load i6 %input_buf_1_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:51 %input_buf_1_2_load = load i6 %input_buf_1_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:53 %input_buf_2_0_load = load i6 %input_buf_2_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:54 %input_buf_2_1_load = load i6 %input_buf_2_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:55 %input_buf_2_2_load = load i6 %input_buf_2_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:59 %zext_ln90_4 = zext i5 %add_ln89

]]></Node>
<StgValue><ssdm name="zext_ln90_4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_84_4.split:60 %mul_ln90_12 = mul i11 %zext_ln90_4, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln90_12"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:61 %tmp_39 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln90_12, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_84_4.split:62 %zext_ln90_5 = zext i4 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln90_5"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:63 %add_ln90_4 = add i6 %mul_ln90_9_cast, i6 %zext_ln90_5

]]></Node>
<StgValue><ssdm name="add_ln90_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:64 %zext_ln90_6 = zext i6 %add_ln90_4

]]></Node>
<StgValue><ssdm name="zext_ln90_6"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:65 %input_buf_0_0_addr_2 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:66 %add_ln90_12 = add i6 %mul_ln90_10_cast, i6 %zext_ln90_5

]]></Node>
<StgValue><ssdm name="add_ln90_12"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:67 %zext_ln90_7 = zext i6 %add_ln90_12

]]></Node>
<StgValue><ssdm name="zext_ln90_7"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:68 %input_buf_0_0_addr_5 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_5"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:69 %add_ln90_13 = add i6 %mul_ln90_11_cast, i6 %zext_ln90_5

]]></Node>
<StgValue><ssdm name="add_ln90_13"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:70 %zext_ln90_8 = zext i6 %add_ln90_13

]]></Node>
<StgValue><ssdm name="zext_ln90_8"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:71 %input_buf_0_0_addr_7 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_7"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:72 %input_buf_0_1_addr_2 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:73 %input_buf_0_1_addr_5 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_5"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:74 %input_buf_0_1_addr_7 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_7"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:75 %input_buf_0_2_addr_2 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:76 %input_buf_0_2_addr_5 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_5"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:77 %input_buf_0_2_addr_7 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_7"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:78 %input_buf_1_0_addr_2 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:79 %input_buf_1_0_addr_5 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_5"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:80 %input_buf_1_0_addr_7 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_7"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:81 %input_buf_1_1_addr_2 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:82 %input_buf_1_1_addr_5 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_5"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:83 %input_buf_1_1_addr_7 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_7"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:84 %input_buf_1_2_addr_2 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:85 %input_buf_1_2_addr_5 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_5"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:86 %input_buf_1_2_addr_7 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:87 %input_buf_2_0_addr_2 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:88 %input_buf_2_0_addr_5 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_5"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:89 %input_buf_2_0_addr_7 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_7"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:90 %input_buf_2_1_addr_2 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:91 %input_buf_2_1_addr_5 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_5"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:92 %input_buf_2_1_addr_7 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_7"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:93 %input_buf_2_2_addr_2 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:94 %input_buf_2_2_addr_5 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_5"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:95 %input_buf_2_2_addr_7 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_7"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:96 %input_buf_0_0_load_1 = load i6 %input_buf_0_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:97 %input_buf_0_1_load_1 = load i6 %input_buf_0_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:98 %input_buf_0_2_load_1 = load i6 %input_buf_0_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:100 %input_buf_1_0_load_1 = load i6 %input_buf_1_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:101 %input_buf_1_1_load_1 = load i6 %input_buf_1_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:102 %input_buf_1_2_load_1 = load i6 %input_buf_1_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:104 %input_buf_2_0_load_1 = load i6 %input_buf_2_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:105 %input_buf_2_1_load_1 = load i6 %input_buf_2_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:106 %input_buf_2_2_load_1 = load i6 %input_buf_2_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:110 %add_ln89_1 = add i5 %j_1, i5 2

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:111 %zext_ln90_9 = zext i5 %add_ln89_1

]]></Node>
<StgValue><ssdm name="zext_ln90_9"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_84_4.split:112 %mul_ln90_13 = mul i11 %zext_ln90_9, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln90_13"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:113 %tmp_40 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln90_13, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_84_4.split:114 %zext_ln90_10 = zext i4 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln90_10"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:115 %add_ln90_14 = add i6 %mul_ln90_9_cast, i6 %zext_ln90_10

]]></Node>
<StgValue><ssdm name="add_ln90_14"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:116 %zext_ln90_11 = zext i6 %add_ln90_14

]]></Node>
<StgValue><ssdm name="zext_ln90_11"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:117 %input_buf_0_0_addr_3 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_3"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:118 %add_ln90_15 = add i6 %mul_ln90_10_cast, i6 %zext_ln90_10

]]></Node>
<StgValue><ssdm name="add_ln90_15"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:119 %zext_ln90_12 = zext i6 %add_ln90_15

]]></Node>
<StgValue><ssdm name="zext_ln90_12"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:120 %input_buf_0_0_addr_6 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_6"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:121 %add_ln90_16 = add i6 %mul_ln90_11_cast, i6 %zext_ln90_10

]]></Node>
<StgValue><ssdm name="add_ln90_16"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:122 %zext_ln90_13 = zext i6 %add_ln90_16

]]></Node>
<StgValue><ssdm name="zext_ln90_13"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:123 %input_buf_0_0_addr_8 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_8"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:124 %input_buf_0_1_addr_3 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:125 %input_buf_0_1_addr_6 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_6"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:126 %input_buf_0_1_addr_8 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_8"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:127 %input_buf_0_2_addr_3 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_3"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:128 %input_buf_0_2_addr_6 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_6"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:129 %input_buf_0_2_addr_8 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:130 %input_buf_1_0_addr_3 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_3"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:131 %input_buf_1_0_addr_6 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_6"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:132 %input_buf_1_0_addr_8 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_8"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:133 %input_buf_1_1_addr_3 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_3"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:134 %input_buf_1_1_addr_6 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_6"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:135 %input_buf_1_1_addr_8 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_8"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:136 %input_buf_1_2_addr_3 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_3"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:137 %input_buf_1_2_addr_6 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_6"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:138 %input_buf_1_2_addr_8 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:139 %input_buf_2_0_addr_3 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:140 %input_buf_2_0_addr_6 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_6"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:141 %input_buf_2_0_addr_8 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_8"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:142 %input_buf_2_1_addr_3 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_3"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:143 %input_buf_2_1_addr_6 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_6"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:144 %input_buf_2_1_addr_8 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_8"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:145 %input_buf_2_2_addr_3 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:146 %input_buf_2_2_addr_6 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_6"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:147 %input_buf_2_2_addr_8 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_8"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:148 %input_buf_0_0_load_2 = load i6 %input_buf_0_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_2"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:149 %input_buf_0_1_load_2 = load i6 %input_buf_0_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_2"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:150 %input_buf_0_2_load_2 = load i6 %input_buf_0_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_2"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:152 %input_buf_1_0_load_2 = load i6 %input_buf_1_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:153 %input_buf_1_1_load_2 = load i6 %input_buf_1_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_2"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:154 %input_buf_1_2_load_2 = load i6 %input_buf_1_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_2"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:156 %input_buf_2_0_load_2 = load i6 %input_buf_2_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_2"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:157 %input_buf_2_1_load_2 = load i6 %input_buf_2_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_2"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:158 %input_buf_2_2_load_2 = load i6 %input_buf_2_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_2"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:162 %input_buf_0_0_load_3 = load i6 %input_buf_0_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:163 %input_buf_0_1_load_3 = load i6 %input_buf_0_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:164 %input_buf_0_2_load_3 = load i6 %input_buf_0_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_3"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:166 %input_buf_1_0_load_3 = load i6 %input_buf_1_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:167 %input_buf_1_1_load_3 = load i6 %input_buf_1_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_3"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:168 %input_buf_1_2_load_3 = load i6 %input_buf_1_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_3"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:170 %input_buf_2_0_load_3 = load i6 %input_buf_2_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_3"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:171 %input_buf_2_1_load_3 = load i6 %input_buf_2_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_3"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:172 %input_buf_2_2_load_3 = load i6 %input_buf_2_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_3"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:176 %input_buf_0_0_load_4 = load i6 %input_buf_0_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_4"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:177 %input_buf_0_1_load_4 = load i6 %input_buf_0_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_4"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:178 %input_buf_0_2_load_4 = load i6 %input_buf_0_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_4"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:180 %input_buf_1_0_load_4 = load i6 %input_buf_1_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_4"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:181 %input_buf_1_1_load_4 = load i6 %input_buf_1_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_4"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:182 %input_buf_1_2_load_4 = load i6 %input_buf_1_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_4"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:184 %input_buf_2_0_load_4 = load i6 %input_buf_2_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_4"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:185 %input_buf_2_1_load_4 = load i6 %input_buf_2_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_4"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:186 %input_buf_2_2_load_4 = load i6 %input_buf_2_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_4"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:190 %input_buf_0_0_load_5 = load i6 %input_buf_0_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_5"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:191 %input_buf_0_1_load_5 = load i6 %input_buf_0_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_5"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:192 %input_buf_0_2_load_5 = load i6 %input_buf_0_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_5"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:194 %input_buf_1_0_load_5 = load i6 %input_buf_1_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_5"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:195 %input_buf_1_1_load_5 = load i6 %input_buf_1_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_5"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:196 %input_buf_1_2_load_5 = load i6 %input_buf_1_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_5"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:198 %input_buf_2_0_load_5 = load i6 %input_buf_2_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_5"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:199 %input_buf_2_1_load_5 = load i6 %input_buf_2_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_5"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:200 %input_buf_2_2_load_5 = load i6 %input_buf_2_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_5"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:204 %input_buf_0_0_load_6 = load i6 %input_buf_0_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_6"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:205 %input_buf_0_1_load_6 = load i6 %input_buf_0_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_6"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:206 %input_buf_0_2_load_6 = load i6 %input_buf_0_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_6"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:208 %input_buf_1_0_load_6 = load i6 %input_buf_1_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_6"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:209 %input_buf_1_1_load_6 = load i6 %input_buf_1_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_6"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:210 %input_buf_1_2_load_6 = load i6 %input_buf_1_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_6"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:212 %input_buf_2_0_load_6 = load i6 %input_buf_2_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_6"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:213 %input_buf_2_1_load_6 = load i6 %input_buf_2_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_6"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:214 %input_buf_2_2_load_6 = load i6 %input_buf_2_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_6"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:218 %input_buf_0_0_load_7 = load i6 %input_buf_0_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_7"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:219 %input_buf_0_1_load_7 = load i6 %input_buf_0_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_7"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:220 %input_buf_0_2_load_7 = load i6 %input_buf_0_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_7"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:222 %input_buf_1_0_load_7 = load i6 %input_buf_1_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_7"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:223 %input_buf_1_1_load_7 = load i6 %input_buf_1_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_7"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:224 %input_buf_1_2_load_7 = load i6 %input_buf_1_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_7"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:226 %input_buf_2_0_load_7 = load i6 %input_buf_2_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_7"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:227 %input_buf_2_1_load_7 = load i6 %input_buf_2_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_7"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:228 %input_buf_2_2_load_7 = load i6 %input_buf_2_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_7"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:232 %input_buf_0_0_load_8 = load i6 %input_buf_0_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_8"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:233 %input_buf_0_1_load_8 = load i6 %input_buf_0_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_8"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:234 %input_buf_0_2_load_8 = load i6 %input_buf_0_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_8"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:236 %input_buf_1_0_load_8 = load i6 %input_buf_1_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_8"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:237 %input_buf_1_1_load_8 = load i6 %input_buf_1_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_8"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:238 %input_buf_1_2_load_8 = load i6 %input_buf_1_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_8"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:240 %input_buf_2_0_load_8 = load i6 %input_buf_2_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_8"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:241 %input_buf_2_1_load_8 = load i6 %input_buf_2_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_8"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:242 %input_buf_2_2_load_8 = load i6 %input_buf_2_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:45 %input_buf_0_0_load = load i6 %input_buf_0_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:46 %input_buf_0_1_load = load i6 %input_buf_0_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:47 %input_buf_0_2_load = load i6 %input_buf_0_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:48 %tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_0_0_load, i2 1, i16 %input_buf_0_1_load, i2 2, i16 %input_buf_0_2_load, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:49 %input_buf_1_0_load = load i6 %input_buf_1_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:50 %input_buf_1_1_load = load i6 %input_buf_1_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:51 %input_buf_1_2_load = load i6 %input_buf_1_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:52 %tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_1_0_load, i2 1, i16 %input_buf_1_1_load, i2 2, i16 %input_buf_1_2_load, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:53 %input_buf_2_0_load = load i6 %input_buf_2_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:54 %input_buf_2_1_load = load i6 %input_buf_2_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:55 %input_buf_2_2_load = load i6 %input_buf_2_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:56 %tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_2_0_load, i2 1, i16 %input_buf_2_1_load, i2 2, i16 %input_buf_2_2_load, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:57 %tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp, i2 1, i16 %tmp_1, i2 2, i16 %tmp_2, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:96 %input_buf_0_0_load_1 = load i6 %input_buf_0_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:97 %input_buf_0_1_load_1 = load i6 %input_buf_0_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_1"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:98 %input_buf_0_2_load_1 = load i6 %input_buf_0_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_1"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:99 %tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_0_0_load_1, i2 0, i16 %input_buf_0_1_load_1, i2 1, i16 %input_buf_0_2_load_1, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:100 %input_buf_1_0_load_1 = load i6 %input_buf_1_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:101 %input_buf_1_1_load_1 = load i6 %input_buf_1_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_1"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:102 %input_buf_1_2_load_1 = load i6 %input_buf_1_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_1"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:103 %tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_1_0_load_1, i2 0, i16 %input_buf_1_1_load_1, i2 1, i16 %input_buf_1_2_load_1, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:104 %input_buf_2_0_load_1 = load i6 %input_buf_2_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_1"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:105 %input_buf_2_1_load_1 = load i6 %input_buf_2_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:106 %input_buf_2_2_load_1 = load i6 %input_buf_2_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_1"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:107 %tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_2_0_load_1, i2 0, i16 %input_buf_2_1_load_1, i2 1, i16 %input_buf_2_2_load_1, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:108 %tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_4, i2 1, i16 %tmp_5, i2 2, i16 %tmp_6, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:148 %input_buf_0_0_load_2 = load i6 %input_buf_0_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_2"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:149 %input_buf_0_1_load_2 = load i6 %input_buf_0_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_2"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:150 %input_buf_0_2_load_2 = load i6 %input_buf_0_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_2"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:151 %tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_0_0_load_2, i2 2, i16 %input_buf_0_1_load_2, i2 0, i16 %input_buf_0_2_load_2, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:152 %input_buf_1_0_load_2 = load i6 %input_buf_1_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_2"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:153 %input_buf_1_1_load_2 = load i6 %input_buf_1_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_2"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:154 %input_buf_1_2_load_2 = load i6 %input_buf_1_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_2"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:155 %tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_1_0_load_2, i2 2, i16 %input_buf_1_1_load_2, i2 0, i16 %input_buf_1_2_load_2, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:156 %input_buf_2_0_load_2 = load i6 %input_buf_2_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_2"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:157 %input_buf_2_1_load_2 = load i6 %input_buf_2_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_2"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:158 %input_buf_2_2_load_2 = load i6 %input_buf_2_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_2"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:159 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_2_0_load_2, i2 2, i16 %input_buf_2_1_load_2, i2 0, i16 %input_buf_2_2_load_2, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:160 %tmp_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_8, i2 1, i16 %tmp_9, i2 2, i16 %tmp_s, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:162 %input_buf_0_0_load_3 = load i6 %input_buf_0_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_3"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:163 %input_buf_0_1_load_3 = load i6 %input_buf_0_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_3"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:164 %input_buf_0_2_load_3 = load i6 %input_buf_0_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_3"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:165 %tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_0_0_load_3, i2 1, i16 %input_buf_0_1_load_3, i2 2, i16 %input_buf_0_2_load_3, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:166 %input_buf_1_0_load_3 = load i6 %input_buf_1_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_3"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:167 %input_buf_1_1_load_3 = load i6 %input_buf_1_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_3"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:168 %input_buf_1_2_load_3 = load i6 %input_buf_1_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_3"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:169 %tmp_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_1_0_load_3, i2 1, i16 %input_buf_1_1_load_3, i2 2, i16 %input_buf_1_2_load_3, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:170 %input_buf_2_0_load_3 = load i6 %input_buf_2_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_3"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:171 %input_buf_2_1_load_3 = load i6 %input_buf_2_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_3"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:172 %input_buf_2_2_load_3 = load i6 %input_buf_2_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_3"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:173 %tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_2_0_load_3, i2 1, i16 %input_buf_2_1_load_3, i2 2, i16 %input_buf_2_2_load_3, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:174 %tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_11, i2 0, i16 %tmp_12, i2 1, i16 %tmp_13, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:175 %sext_ln90_5 = sext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln90_5"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:176 %input_buf_0_0_load_4 = load i6 %input_buf_0_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_4"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:177 %input_buf_0_1_load_4 = load i6 %input_buf_0_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_4"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:178 %input_buf_0_2_load_4 = load i6 %input_buf_0_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_4"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:179 %tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_0_0_load_4, i2 0, i16 %input_buf_0_1_load_4, i2 1, i16 %input_buf_0_2_load_4, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:180 %input_buf_1_0_load_4 = load i6 %input_buf_1_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_4"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:181 %input_buf_1_1_load_4 = load i6 %input_buf_1_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_4"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:182 %input_buf_1_2_load_4 = load i6 %input_buf_1_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_4"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:183 %tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_1_0_load_4, i2 0, i16 %input_buf_1_1_load_4, i2 1, i16 %input_buf_1_2_load_4, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:184 %input_buf_2_0_load_4 = load i6 %input_buf_2_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_4"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:185 %input_buf_2_1_load_4 = load i6 %input_buf_2_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_4"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:186 %input_buf_2_2_load_4 = load i6 %input_buf_2_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_4"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:187 %tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_2_0_load_4, i2 0, i16 %input_buf_2_1_load_4, i2 1, i16 %input_buf_2_2_load_4, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:188 %tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_15, i2 0, i16 %tmp_16, i2 1, i16 %tmp_17, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:190 %input_buf_0_0_load_5 = load i6 %input_buf_0_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_5"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:191 %input_buf_0_1_load_5 = load i6 %input_buf_0_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_5"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:192 %input_buf_0_2_load_5 = load i6 %input_buf_0_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_5"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:193 %tmp_19 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_0_0_load_5, i2 2, i16 %input_buf_0_1_load_5, i2 0, i16 %input_buf_0_2_load_5, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:194 %input_buf_1_0_load_5 = load i6 %input_buf_1_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_5"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:195 %input_buf_1_1_load_5 = load i6 %input_buf_1_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_5"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:196 %input_buf_1_2_load_5 = load i6 %input_buf_1_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_5"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:197 %tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_1_0_load_5, i2 2, i16 %input_buf_1_1_load_5, i2 0, i16 %input_buf_1_2_load_5, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:198 %input_buf_2_0_load_5 = load i6 %input_buf_2_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_5"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:199 %input_buf_2_1_load_5 = load i6 %input_buf_2_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_5"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:200 %input_buf_2_2_load_5 = load i6 %input_buf_2_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_5"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:201 %tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_2_0_load_5, i2 2, i16 %input_buf_2_1_load_5, i2 0, i16 %input_buf_2_2_load_5, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:202 %tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_19, i2 0, i16 %tmp_20, i2 1, i16 %tmp_21, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:203 %sext_ln90_7 = sext i16 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln90_7"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:204 %input_buf_0_0_load_6 = load i6 %input_buf_0_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_6"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:205 %input_buf_0_1_load_6 = load i6 %input_buf_0_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_6"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:206 %input_buf_0_2_load_6 = load i6 %input_buf_0_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_6"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:207 %tmp_23 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_0_0_load_6, i2 1, i16 %input_buf_0_1_load_6, i2 2, i16 %input_buf_0_2_load_6, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:208 %input_buf_1_0_load_6 = load i6 %input_buf_1_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_6"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:209 %input_buf_1_1_load_6 = load i6 %input_buf_1_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_6"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:210 %input_buf_1_2_load_6 = load i6 %input_buf_1_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_6"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:211 %tmp_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_1_0_load_6, i2 1, i16 %input_buf_1_1_load_6, i2 2, i16 %input_buf_1_2_load_6, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:212 %input_buf_2_0_load_6 = load i6 %input_buf_2_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_6"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:213 %input_buf_2_1_load_6 = load i6 %input_buf_2_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_6"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:214 %input_buf_2_2_load_6 = load i6 %input_buf_2_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_6"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:215 %tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_2_0_load_6, i2 1, i16 %input_buf_2_1_load_6, i2 2, i16 %input_buf_2_2_load_6, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:216 %tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_23, i2 2, i16 %tmp_24, i2 0, i16 %tmp_25, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:218 %input_buf_0_0_load_7 = load i6 %input_buf_0_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_7"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:219 %input_buf_0_1_load_7 = load i6 %input_buf_0_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_7"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:220 %input_buf_0_2_load_7 = load i6 %input_buf_0_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_7"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:221 %tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_0_0_load_7, i2 0, i16 %input_buf_0_1_load_7, i2 1, i16 %input_buf_0_2_load_7, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:222 %input_buf_1_0_load_7 = load i6 %input_buf_1_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_7"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:223 %input_buf_1_1_load_7 = load i6 %input_buf_1_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_7"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:224 %input_buf_1_2_load_7 = load i6 %input_buf_1_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_7"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:225 %tmp_28 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_1_0_load_7, i2 0, i16 %input_buf_1_1_load_7, i2 1, i16 %input_buf_1_2_load_7, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:226 %input_buf_2_0_load_7 = load i6 %input_buf_2_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_7"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:227 %input_buf_2_1_load_7 = load i6 %input_buf_2_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_7"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:228 %input_buf_2_2_load_7 = load i6 %input_buf_2_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_7"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:229 %tmp_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_2_0_load_7, i2 0, i16 %input_buf_2_1_load_7, i2 1, i16 %input_buf_2_2_load_7, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:230 %tmp_30 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_27, i2 2, i16 %tmp_28, i2 0, i16 %tmp_29, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:232 %input_buf_0_0_load_8 = load i6 %input_buf_0_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_8"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:233 %input_buf_0_1_load_8 = load i6 %input_buf_0_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_8"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:234 %input_buf_0_2_load_8 = load i6 %input_buf_0_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_8"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:235 %tmp_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_0_0_load_8, i2 2, i16 %input_buf_0_1_load_8, i2 0, i16 %input_buf_0_2_load_8, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:236 %input_buf_1_0_load_8 = load i6 %input_buf_1_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_8"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:237 %input_buf_1_1_load_8 = load i6 %input_buf_1_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_8"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:238 %input_buf_1_2_load_8 = load i6 %input_buf_1_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_8"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:239 %tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_1_0_load_8, i2 2, i16 %input_buf_1_1_load_8, i2 0, i16 %input_buf_1_2_load_8, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:240 %input_buf_2_0_load_8 = load i6 %input_buf_2_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_8"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:241 %input_buf_2_1_load_8 = load i6 %input_buf_2_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_8"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:242 %input_buf_2_2_load_8 = load i6 %input_buf_2_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_8"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:243 %tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_2_0_load_8, i2 2, i16 %input_buf_2_1_load_8, i2 0, i16 %input_buf_2_2_load_8, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:244 %tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_31, i2 2, i16 %tmp_32, i2 0, i16 %tmp_33, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:245 %sext_ln90_10 = sext i16 %tmp_34

]]></Node>
<StgValue><ssdm name="sext_ln90_10"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:248 %mul_ln90_2 = mul i28 %sext_ln90_10, i28 %sext_ln90_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_2"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:252 %mul_ln90_6 = mul i28 %sext_ln90_5, i28 %sext_ln90_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_6"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:254 %mul_ln90_8 = mul i28 %sext_ln90_7, i28 %sext_ln90_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:109 %sext_ln90_3 = sext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln90_3"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:217 %sext_ln90_8 = sext i16 %tmp_26

]]></Node>
<StgValue><ssdm name="sext_ln90_8"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:246 %mul_ln90 = mul i28 %sext_ln90_8, i28 %sext_ln90_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:248 %mul_ln90_2 = mul i28 %sext_ln90_10, i28 %sext_ln90_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_2"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:250 %mul_ln90_4 = mul i28 %sext_ln90_3, i28 %sext_ln90_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_4"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:252 %mul_ln90_6 = mul i28 %sext_ln90_5, i28 %sext_ln90_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_6"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:254 %mul_ln90_8 = mul i28 %sext_ln90_7, i28 %sext_ln90_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:58 %sext_ln90 = sext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:161 %sext_ln90_4 = sext i16 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln90_4"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:189 %sext_ln90_6 = sext i16 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln90_6"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:231 %sext_ln90_9 = sext i16 %tmp_30

]]></Node>
<StgValue><ssdm name="sext_ln90_9"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:246 %mul_ln90 = mul i28 %sext_ln90_8, i28 %sext_ln90_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:247 %mul_ln90_1 = mul i28 %sext_ln90_9, i28 %sext_ln90_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_1"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:248 %mul_ln90_2 = mul i28 %sext_ln90_10, i28 %sext_ln90_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_2"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:249 %mul_ln90_3 = mul i28 %sext_ln90, i28 %sext_ln90_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_3"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:250 %mul_ln90_4 = mul i28 %sext_ln90_3, i28 %sext_ln90_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_4"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:251 %mul_ln90_5 = mul i28 %sext_ln90_4, i28 %sext_ln90_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_5"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:252 %mul_ln90_6 = mul i28 %sext_ln90_5, i28 %sext_ln90_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_6"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:253 %mul_ln90_7 = mul i28 %sext_ln90_6, i28 %sext_ln90_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_7"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:254 %mul_ln90_8 = mul i28 %sext_ln90_7, i28 %sext_ln90_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_8"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:256 %add_ln90_5 = add i28 %mul_ln90_5, i28 %mul_ln90_6

]]></Node>
<StgValue><ssdm name="add_ln90_5"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:259 %add_ln90_8 = add i28 %mul_ln90_7, i28 %mul_ln90_8

]]></Node>
<StgValue><ssdm name="add_ln90_8"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:260 %add_ln90_9 = add i28 %mul_ln90_1, i28 %mul_ln90_2

]]></Node>
<StgValue><ssdm name="add_ln90_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="397" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:246 %mul_ln90 = mul i28 %sext_ln90_8, i28 %sext_ln90_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:249 %mul_ln90_3 = mul i28 %sext_ln90, i28 %sext_ln90_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_3"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:250 %mul_ln90_4 = mul i28 %sext_ln90_3, i28 %sext_ln90_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_4"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:256 %add_ln90_5 = add i28 %mul_ln90_5, i28 %mul_ln90_6

]]></Node>
<StgValue><ssdm name="add_ln90_5"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:257 %add_ln90_6 = add i28 %add_ln90_5, i28 %mul_ln90_4

]]></Node>
<StgValue><ssdm name="add_ln90_6"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:259 %add_ln90_8 = add i28 %mul_ln90_7, i28 %mul_ln90_8

]]></Node>
<StgValue><ssdm name="add_ln90_8"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:260 %add_ln90_9 = add i28 %mul_ln90_1, i28 %mul_ln90_2

]]></Node>
<StgValue><ssdm name="add_ln90_9"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:261 %add_ln90_10 = add i28 %add_ln90_9, i28 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="405" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:249 %mul_ln90_3 = mul i28 %sext_ln90, i28 %sext_ln90_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_3"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:255 %add_ln90 = add i28 %mul_ln90_3, i28 %sum_read

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:257 %add_ln90_6 = add i28 %add_ln90_5, i28 %mul_ln90_4

]]></Node>
<StgValue><ssdm name="add_ln90_6"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:261 %add_ln90_10 = add i28 %add_ln90_9, i28 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_10"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:262 %add_ln90_11 = add i28 %add_ln90_10, i28 %add_ln90_8

]]></Node>
<StgValue><ssdm name="add_ln90_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="410" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:255 %add_ln90 = add i28 %mul_ln90_3, i28 %sum_read

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:258 %add_ln90_7 = add i28 %add_ln90_6, i28 %add_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_7"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:263 %sum_1 = add i28 %add_ln90_11, i28 %add_ln90_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:264 %result = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sum_1, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:265 %trunc_ln94_3 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %sum_1, i32 12, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln94_3"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:266 %icmp_ln95 = icmp_sgt  i16 %result, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0">
<![CDATA[
for.inc63.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:4 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:5 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
VITIS_LOOP_84_4.split:267 %select_ln95 = select i1 %icmp_ln95, i15 %trunc_ln94_3, i15 0

]]></Node>
<StgValue><ssdm name="select_ln95"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="4" op_3_bw="4">
<![CDATA[
VITIS_LOOP_84_4.split:268 %tmp_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4, i5 %tmp_35, i4 %i_read, i4 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_84_4.split:269 %zext_ln95 = zext i13 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:270 %output_buf_addr = getelementptr i15 %output_buf, i32 0, i32 %zext_ln95

]]></Node>
<StgValue><ssdm name="output_buf_addr"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="15" op_1_bw="13">
<![CDATA[
VITIS_LOOP_84_4.split:271 %store_ln95 = store i15 %select_ln95, i13 %output_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:274 %br_ln81 = br void %VITIS_LOOP_84_4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
