0.7
2020.2
May 21 2025
22:59:56
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1759259057,vhdl,/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sim_1/imports/packages/fetch_unit_testbench.vhdl,,,design_1_wrapper,,,,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,1759258556,vhdl,,,,design_1_axi_bram_ctrl_0_0,,,,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,1759258556,verilog,,/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,,design_1_axi_bram_ctrl_0_bram_0,,,../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef;../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,1759258557,verilog,,,,design_1_clk_wiz_0_0,,,../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef;../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,1759258557,verilog,,/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef;../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_fetch_unit_0_0/sim/design_1_fetch_unit_0_0.vhd,1759259057,vhdl,,,,design_1_fetch_unit_0_0,,,,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd,1759258699,vhdl,,,,design_1_rst_clk_wiz_100m_0,,,,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/sim/design_1.vhd,1759259056,vhdl,,,,design_1;design_1_axi_interconnect_0_0;s00_couplers_imp_o7fan0,,,,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sim_1/imports/packages/fetch_unit_testbench.vhdl,1759258903,vhdl,,,,fetch_unit_testbench,,,,,,,,
/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/fetch_unit.vhd,1759259037,vhdl,,,,fetch_unit,,,,,,,,
