{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568179327750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568179327760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 23:22:07 2019 " "Processing started: Tue Sep 10 23:22:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568179327760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179327760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179327760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568179328987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568179328987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_N " "Found entity 1: ALU_N" {  } { { "ALU_N.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_alu_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_alu_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ALU_3 " "Found entity 1: testbench_ALU_3" {  } { { "testbench_ALU_3.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_ALU_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_zero.sv 1 1 " "Found 1 design units, including 1 entities, in source file is_zero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IS_ZERO " "Found entity 1: IS_ZERO" {  } { { "IS_ZERO.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/IS_ZERO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SHIFT_RIGHT " "Found entity 1: testbench_SHIFT_RIGHT" {  } { { "testbench_SHIFT_RIGHT.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SHIFT_LEFT " "Found entity 1: testbench_SHIFT_LEFT" {  } { { "testbench_SHIFT_LEFT.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_RIGHT " "Found entity 1: SHIFT_RIGHT" {  } { { "SHIFT_RIGHT.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT " "Found entity 1: SHIFT_LEFT" {  } { { "SHIFT_LEFT.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACTOR " "Found entity 1: SUBTRACTOR" {  } { { "SUBTRACTOR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/SUBTRACTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_gate_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_gate_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_GATE_XOR " "Found entity 1: testebench_GATE_XOR" {  } { { "testbench_GATE_XOR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_GATE_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_gate_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_gate_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_GATE_OR " "Found entity 1: testebench_GATE_OR" {  } { { "testbench_GATE_OR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_GATE_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_gate_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_gate_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_GATE_NOT " "Found entity 1: testebench_GATE_NOT" {  } { { "testbench_GATE_NOT.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_GATE_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_XOR " "Found entity 1: GATE_XOR" {  } { { "GATE_XOR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_OR " "Found entity 1: GATE_OR" {  } { { "GATE_OR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_NOT " "Found entity 1: GATE_NOT" {  } { { "GATE_NOT.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_AND " "Found entity 1: GATE_AND" {  } { { "GATE_AND.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_gate_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_gate_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_GATE_AND " "Found entity 1: testbench_GATE_AND" {  } { { "testbench_GATE_AND.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_GATE_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_half.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_half.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_HALF " "Found entity 1: ADDER_HALF" {  } { { "ADDER_HALF.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_FULL " "Found entity 1: ADDER_FULL" {  } { { "ADDER_FULL.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ADDER_FULL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_adder_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_adder_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_ADDER_FULL " "Found entity 1: testebench_ADDER_FULL" {  } { { "testbench_ADDER_FULL.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_ADDER_FULL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SUBTRACTOR " "Found entity 1: testbench_SUBTRACTOR" {  } { { "testbench_SUBTRACTOR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_SUBTRACTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_nand.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_nand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_NAND " "Found entity 1: GATE_NAND" {  } { { "GATE_NAND.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_NAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349709 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1568179349721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_MUX " "Found entity 1: testebench_MUX" {  } { { "testbench_MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_is_zero.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_is_zero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_IS_ZERO " "Found entity 1: testebench_IS_ZERO" {  } { { "testbench_IS_ZERO.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_IS_ZERO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_alu_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_alu_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ALU_4 " "Found entity 1: testbench_ALU_4" {  } { { "testbench_ALU_4.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_ALU_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568179349760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179349760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AND_OUT GATE_NAND.sv(8) " "Verilog HDL Implicit Net warning at GATE_NAND.sv(8): created implicit net for \"AND_OUT\"" {  } { { "GATE_NAND.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_NAND.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179349762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568179349867 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2..0\] ALU.sv(4) " "Output port \"LEDR\[2..0\]\" at ALU.sv(4) has no driver" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ALU.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568179349869 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_N ALU_N:ALU_FPGA " "Elaborating entity \"ALU_N\" for hierarchy \"ALU_N:ALU_FPGA\"" {  } { { "ALU.sv" "ALU_FPGA" { Text "C:/intelFPGA_lite/18.1/ALU/ALU.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179349872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_FULL ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL " "Elaborating entity \"ADDER_FULL\" for hierarchy \"ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL\"" {  } { { "ALU_N.sv" "ALU_ADDER_FULL" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_N.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179349951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_HALF ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL\|ADDER_HALF:generate_full_adder\[0\].f " "Elaborating entity \"ADDER_HALF\" for hierarchy \"ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL\|ADDER_HALF:generate_full_adder\[0\].f\"" {  } { { "ADDER_FULL.sv" "generate_full_adder\[0\].f" { Text "C:/intelFPGA_lite/18.1/ALU/ADDER_FULL.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179349957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_XOR ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL\|ADDER_HALF:generate_full_adder\[0\].f\|GATE_XOR:OP1 " "Elaborating entity \"GATE_XOR\" for hierarchy \"ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL\|ADDER_HALF:generate_full_adder\[0\].f\|GATE_XOR:OP1\"" {  } { { "ADDER_HALF.sv" "OP1" { Text "C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179349963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL\|ADDER_HALF:generate_full_adder\[0\].f\|GATE_AND:OP2 " "Elaborating entity \"GATE_AND\" for hierarchy \"ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL\|ADDER_HALF:generate_full_adder\[0\].f\|GATE_AND:OP2\"" {  } { { "ADDER_HALF.sv" "OP2" { Text "C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179349969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL\|ADDER_HALF:generate_full_adder\[0\].f\|GATE_OR:OP5 " "Elaborating entity \"GATE_OR\" for hierarchy \"ALU_N:ALU_FPGA\|ADDER_FULL:ALU_ADDER_FULL\|ADDER_HALF:generate_full_adder\[0\].f\|GATE_OR:OP5\"" {  } { { "ADDER_HALF.sv" "OP5" { Text "C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179349980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IS_ZERO ALU_N:ALU_FPGA\|IS_ZERO:ALU_SUM_IS_ZERO " "Elaborating entity \"IS_ZERO\" for hierarchy \"ALU_N:ALU_FPGA\|IS_ZERO:ALU_SUM_IS_ZERO\"" {  } { { "ALU_N.sv" "ALU_SUM_IS_ZERO" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_N.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350020 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 IS_ZERO.sv(8) " "Verilog HDL warning at IS_ZERO.sv(8): actual bit length 32 differs from formal bit length 1" {  } { { "IS_ZERO.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/IS_ZERO.sv" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1568179350022 "|ALU|ALU_N:ALU_FPGA|IS_ZERO:ALU_SUM_IS_ZERO"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 IS_ZERO.sv(13) " "Verilog HDL warning at IS_ZERO.sv(13): actual bit length 32 differs from formal bit length 1" {  } { { "IS_ZERO.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/IS_ZERO.sv" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1568179350023 "|ALU|ALU_N:ALU_FPGA|IS_ZERO:ALU_SUM_IS_ZERO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT ALU_N:ALU_FPGA\|GATE_NOT:GATE_NOT_COMPLEMENT " "Elaborating entity \"GATE_NOT\" for hierarchy \"ALU_N:ALU_FPGA\|GATE_NOT:GATE_NOT_COMPLEMENT\"" {  } { { "ALU_N.sv" "GATE_NOT_COMPLEMENT" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_N.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND ALU_N:ALU_FPGA\|GATE_AND:AND " "Elaborating entity \"GATE_AND\" for hierarchy \"ALU_N:ALU_FPGA\|GATE_AND:AND\"" {  } { { "ALU_N.sv" "AND" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_N.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR ALU_N:ALU_FPGA\|GATE_OR:OR " "Elaborating entity \"GATE_OR\" for hierarchy \"ALU_N:ALU_FPGA\|GATE_OR:OR\"" {  } { { "ALU_N.sv" "OR" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_N.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_XOR ALU_N:ALU_FPGA\|GATE_XOR:XOR " "Elaborating entity \"GATE_XOR\" for hierarchy \"ALU_N:ALU_FPGA\|GATE_XOR:XOR\"" {  } { { "ALU_N.sv" "XOR" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_N.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_LEFT ALU_N:ALU_FPGA\|SHIFT_LEFT:SHIFTING_LEFT " "Elaborating entity \"SHIFT_LEFT\" for hierarchy \"ALU_N:ALU_FPGA\|SHIFT_LEFT:SHIFTING_LEFT\"" {  } { { "ALU_N.sv" "SHIFTING_LEFT" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_N.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ALU_N:ALU_FPGA\|SHIFT_LEFT:SHIFTING_LEFT\|MUX:generate_shift_right\[2\].generate_muxes_sl\[2\].f " "Elaborating entity \"MUX\" for hierarchy \"ALU_N:ALU_FPGA\|SHIFT_LEFT:SHIFTING_LEFT\|MUX:generate_shift_right\[2\].generate_muxes_sl\[2\].f\"" {  } { { "SHIFT_LEFT.sv" "generate_shift_right\[2\].generate_muxes_sl\[2\].f" { Text "C:/intelFPGA_lite/18.1/ALU/SHIFT_LEFT.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT ALU_N:ALU_FPGA\|SHIFT_LEFT:SHIFTING_LEFT\|MUX:generate_shift_right\[2\].generate_muxes_sl\[2\].f\|GATE_NOT:NOT " "Elaborating entity \"GATE_NOT\" for hierarchy \"ALU_N:ALU_FPGA\|SHIFT_LEFT:SHIFTING_LEFT\|MUX:generate_shift_right\[2\].generate_muxes_sl\[2\].f\|GATE_NOT:NOT\"" {  } { { "MUX.sv" "NOT" { Text "C:/intelFPGA_lite/18.1/ALU/MUX.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_RIGHT ALU_N:ALU_FPGA\|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC " "Elaborating entity \"SHIFT_RIGHT\" for hierarchy \"ALU_N:ALU_FPGA\|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC\"" {  } { { "ALU_N.sv" "SHIFTING_RIGHT_LOGIC" { Text "C:/intelFPGA_lite/18.1/ALU/ALU_N.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350252 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "8 ALU_FPGA " "Port at position 8 does not exist in macrofunction \"ALU_FPGA\"" {  } { { "ALU.sv" "ALU_FPGA" { Text "C:/intelFPGA_lite/18.1/ALU/ALU.sv" 6 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568179350649 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568179350714 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568179351107 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 10 23:22:31 2019 " "Processing ended: Tue Sep 10 23:22:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568179351107 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568179351107 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568179351107 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179351107 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568179352274 ""}
