#!/bin/tcsh -f
#------------------------------------------------------------
# project variables for project ~/Ho/MPW/MPW_workspace/Bit_Up/C_SERV_ALU_FPGA/ETRI050_Ho
#------------------------------------------------------------

# Flow options:
# -------------------------------------------
# set synthesis_tool = yosys
# set placement_tool = graywolf
# set sta_tool = vesta
# set router_tool = qrouter
# set migrate_tool = magic_db
# set lvs_tool = netgen_lvs
# set drc_tool = magic_drc
# set gds_tool = magic_gds
# set display_tool = magic_view

# Synthesis command options:
# -------------------------------------------
# set hard_macros =
# set yosys_options =
# set yosys_script =
# set yosys_debug =
# set abc_script =
# set nobuffers =
# set inbuffers =
# set postproc_options =
# set xspice_options =
# set fill_ratios =
# set nofanout =
# set fanout_options = "-l 300 -c 75"
# set source_file_list =
# set is_system_verilog =

# Placement command options:
# -------------------------------------------
set initial_density = 0.8
# set graywolf_options =
# set addspacers_options = "-stripe 8 225 PG"
# set addspacers_power =

# Router command options:
# -------------------------------------------
set route_show = 1
# set route_layers =
# set via_use =
set via_stacks = none
# set qrouter_options =
# set qrouter_nocleanup =

# STA command options:
# -------------------------------------------

# Minimum period of the clock use "--period value" (value in ps)
# set vesta_options = "--long"

# Other options:
# -------------------------------------------
# set migrate_gdsview =
# set migrate_options =
# set lef_options =
# set drc_gdsview =
# set drc_options =
# set gds_options =

#------------------------------------------------------------

