/*
 * ADC.c
 *
 *  Created on: Oct 17, 2024
 *      Author: fahimsharifkhaja
 *
 *
 *
 */

#include <msp430.h>
#include "ADC.h"
#include "pwm.h"

volatile unsigned int ADC_Left_Det = 0;
volatile unsigned int ADC_Right_Det = 0;
volatile unsigned int ADC_Thumb = 0;
volatile unsigned char ADC_Channel = 0;

void Init_ADC(void){
    //------------------------------------------------------------------------------
    // V_Det_L (0x04) // Pin 2 A2
    // V_Det_R (0x08) // Pin 3 A3
    // V_THUMB (0x20) // Pin 5 A5
    //------------------------------------------------------------------------------
    // ADCCTL0 Register
     ADCCTL0 = 0; // Reset
     ADCCTL0 |= ADCSHT_2; // 16 ADC clocks
     ADCCTL0 |= ADCMSC; // MSC
     ADCCTL0 |= ADCON; // ADC ON
    // ADCCTL1 Register
     ADCCTL1 = 0; // Reset
     ADCCTL1 |= ADCSHS_0; // 00b = ADCSC bit
     ADCCTL1 |= ADCSHP; // ADC sample-and-hold SAMPCON signal from sampling timer.
     ADCCTL1 &= ~ADCISSH; // ADC invert signal sample-and-hold.
     ADCCTL1 |= ADCDIV_0; // ADC clock divider - 000b = Divide by 1
     ADCCTL1 |= ADCSSEL_0; // ADC clock MODCLK
     ADCCTL1 |= ADCCONSEQ_0; // ADC conversion sequence 00b = Single-channel single-conversion
    // ADCCTL1 & ADCBUSY identifies a conversion is in process
    // ADCCTL2 Register
     ADCCTL2 = 0; // Reset
     ADCCTL2 |= ADCPDIV0; // ADC pre-divider 00b = Pre-divide by 1
     ADCCTL2 |= ADCRES_2; // ADC resolution 10b = 12 bit (14 clock cycle conversion time)
     ADCCTL2 &= ~ADCDF; // ADC data read-back format 0b = Binary unsigned.
     ADCCTL2 &= ~ADCSR; // ADC sampling rate 0b = ADC buffer supports up to 200 ksps
    // ADCMCTL0 Register
     ADCMCTL0 |= ADCSREF_0; // VREF - 000b = {VR+ = AVCC and VRï¿½ = AVSS }
     ADCMCTL0 |= ADCINCH_2; // V_THUMB (0x20) Pin 5 A5
     ADCIE |= ADCIE0; // Enable ADC conv complete interrupt
     ADCCTL0 |= ADCENC; // ADC enable conversion.
     ADCCTL0 |= ADCSC; // ADC start conversion.
}

#pragma vector=ADC_VECTOR
__interrupt void ADC_ISR(void) {
    switch(__even_in_range(ADCIV,ADCIV_ADCIFG)) {
    case ADCIV_NONE:
        break;
    case ADCIV_ADCOVIFG:      // When a conversion result is written to the ADCMEM0
        // before its previous conversion result was read.
        break;
    case ADCIV_ADCTOVIFG:      // ADC conversion-time overflow
        break;
    case ADCIV_ADCHIIFG:      // Window comparator interrupt flags
        break;
    case ADCIV_ADCLOIFG:       // Window comparator interrupt flag
        break;
    case ADCIV_ADCINIFG:       // Window comparator interrupt flag
        break;
    case ADCIV_ADCIFG:   // ADCMEM0 memory register is loaded with the conversion result

     ADCCTL0 &= ~ADCENC; // Disable ENC bit.
     switch (ADC_Channel++){
     case 0x00: // Channel A2 Interrupt
     ADC_Left_Det = ADCMEM0; // Move result into Global Values
     ADCMCTL0 &= ~ADCINCH_2; // Disable Last channel A2
     ADC_Left_Det = ADC_Left_Det >> 2; // Divide the result by 4
     ADCMCTL0 |= ADCINCH_3; // Enable Next channel A3
     ADCCTL0 |= ADCSC; // Start next sample                  // Channel A2
     break;
     case 0x01: // Channel A3 Interrupt
     ADC_Right_Det = ADCMEM0; // Move result into Global Values
     ADCMCTL0 &= ~ADCINCH_3; // Disable Last channel A2
     ADC_Right_Det = ADC_Right_Det >> 2; // Divide the result by 4
     ADCMCTL0 |= ADCINCH_5; // Enable Next channel ????
     ADCCTL0 |= ADCSC; // Start next sample                  // Channel A2
     break;
     case 0x02: // Channel ??? Interrupt
     ADC_Thumb = ADCMEM0; // Move result into Global Values
     ADCMCTL0 &= ~ADCINCH_5; // Disable Last channel A?
     ADC_Thumb = ADC_Thumb >> 2; // Divide the result by 4
     ADCMCTL0 |= ADCINCH_2; // Enable Next [First] channel 2
     ADC_Channel=0;

     break;
     default:
     break;
     }
     ADCCTL0 |= ADCENC; // Enable Conversions

                                      // Do not start the next sample
       default:
          break;
       }
                 // Enable Conversions

}
