{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582729379223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582729379230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 15:02:59 2020 " "Processing started: Wed Feb 26 15:02:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582729379230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729379230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729379230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582729379633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582729379633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/pc_set.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/pc_set.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_set " "Found entity 1: PC_set" {  } { { "../src/PC_set.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/PC_set.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582729388548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729388548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582729388550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729388550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582729388551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729388551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_advanced.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_advanced.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_advanced " "Found entity 1: ALU_advanced" {  } { { "ALU_advanced.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/ALU_advanced.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582729388552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729388552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582729388553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729388553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582729388554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729388554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_purpose_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file general_purpose_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 General_Purpose_Register_File " "Found entity 1: General_Purpose_Register_File" {  } { { "General_Purpose_Register_File.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/General_Purpose_Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582729388555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729388555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file flags_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flags_Register " "Found entity 1: Flags_Register" {  } { { "Flags_Register.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Flags_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582729388556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729388556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jump_Logic " "Found entity 1: Jump_Logic" {  } { { "Jump_Logic.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Jump_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582729388557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729388557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582729388586 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pc_control_data_mux\[3\] 0 Datapath.sv(57) " "Net \"pc_control_data_mux\[3\]\" at Datapath.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582729388588 "|Datapath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WD_control_data_mux\[3\] 0 Datapath.sv(64) " "Net \"WD_control_data_mux\[3\]\" at Datapath.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582729388588 "|Datapath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_source_2_data_mux\[3\] 0 Datapath.sv(65) " "Net \"ALU_source_2_data_mux\[3\]\" at Datapath.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582729388588 "|Datapath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_source_1_data_mux\[3\] 0 Datapath.sv(78) " "Net \"ALU_source_1_data_mux\[3\]\" at Datapath.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582729388588 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:branch_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:branch_multiplexer\"" {  } { { "Datapath.sv" "branch_multiplexer" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:pc_control_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:pc_control_multiplexer\"" {  } { { "Datapath.sv" "pc_control_multiplexer" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_set PC_set:pc_set " "Elaborating entity \"PC_set\" for hierarchy \"PC_set:pc_set\"" {  } { { "Datapath.sv" "pc_set" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:pc_adder " "Elaborating entity \"ALU\" for hierarchy \"ALU:pc_adder\"" {  } { { "Datapath.sv" "pc_adder" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General_Purpose_Register_File General_Purpose_Register_File:register_file_0 " "Elaborating entity \"General_Purpose_Register_File\" for hierarchy \"General_Purpose_Register_File:register_file_0\"" {  } { { "Datapath.sv" "register_file_0" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:stack_control_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:stack_control_multiplexer\"" {  } { { "Datapath.sv" "stack_control_multiplexer" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:stack_access_subber " "Elaborating entity \"ALU\" for hierarchy \"ALU:stack_access_subber\"" {  } { { "Datapath.sv" "stack_access_subber" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_advanced ALU_advanced:ALU_0 " "Elaborating entity \"ALU_advanced\" for hierarchy \"ALU_advanced:ALU_0\"" {  } { { "Datapath.sv" "ALU_0" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags_Register Flags_Register:flag_reg " "Elaborating entity \"Flags_Register\" for hierarchy \"Flags_Register:flag_reg\"" {  } { { "Datapath.sv" "flag_reg" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump_Logic Jump_Logic:jump_logic_0 " "Elaborating entity \"Jump_Logic\" for hierarchy \"Jump_Logic:jump_logic_0\"" {  } { { "Datapath.sv" "jump_logic_0" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729388602 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582729390200 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "address_rw\[4\] GND " "Pin \"address_rw\[4\]\" is stuck at GND" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582729390489 "|Datapath|address_rw[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582729390489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582729390727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582729392176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582729392176 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_address_1\[10\] " "No output dependent on input pin \"read_address_1\[10\]\"" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582729392283 "|Datapath|read_address_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_address_1\[11\] " "No output dependent on input pin \"read_address_1\[11\]\"" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582729392283 "|Datapath|read_address_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_address_1\[12\] " "No output dependent on input pin \"read_address_1\[12\]\"" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582729392283 "|Datapath|read_address_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_address_1\[13\] " "No output dependent on input pin \"read_address_1\[13\]\"" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582729392283 "|Datapath|read_address_1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_address_1\[14\] " "No output dependent on input pin \"read_address_1\[14\]\"" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582729392283 "|Datapath|read_address_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_address_1\[15\] " "No output dependent on input pin \"read_address_1\[15\]\"" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582729392283 "|Datapath|read_address_1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory_write_enable " "No output dependent on input pin \"memory_write_enable\"" {  } { { "Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Datapath/Datapath.sv" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582729392283 "|Datapath|memory_write_enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582729392283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1670 " "Implemented 1670 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Implemented 77 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582729392283 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582729392283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1524 " "Implemented 1524 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582729392283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582729392283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582729392299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 15:03:12 2020 " "Processing ended: Wed Feb 26 15:03:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582729392299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582729392299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582729392299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582729392299 ""}
