// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_93_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_stream_TREADY,
        pixels_179_address0,
        pixels_179_ce0,
        pixels_179_q0,
        idxprom72,
        pixels_177_address0,
        pixels_177_ce0,
        pixels_177_q0,
        pixels_175_address0,
        pixels_175_ce0,
        pixels_175_q0,
        pixels_173_address0,
        pixels_173_ce0,
        pixels_173_q0,
        pixels_171_address0,
        pixels_171_ce0,
        pixels_171_q0,
        pixels_169_address0,
        pixels_169_ce0,
        pixels_169_q0,
        pixels_167_address0,
        pixels_167_ce0,
        pixels_167_q0,
        pixels_165_address0,
        pixels_165_ce0,
        pixels_165_q0,
        pixels_163_address0,
        pixels_163_ce0,
        pixels_163_q0,
        pixels_161_address0,
        pixels_161_ce0,
        pixels_161_q0,
        pixels_159_address0,
        pixels_159_ce0,
        pixels_159_q0,
        pixels_157_address0,
        pixels_157_ce0,
        pixels_157_q0,
        pixels_155_address0,
        pixels_155_ce0,
        pixels_155_q0,
        pixels_153_address0,
        pixels_153_ce0,
        pixels_153_q0,
        pixels_151_address0,
        pixels_151_ce0,
        pixels_151_q0,
        pixels_149_address0,
        pixels_149_ce0,
        pixels_149_q0,
        pixels_147_address0,
        pixels_147_ce0,
        pixels_147_q0,
        pixels_145_address0,
        pixels_145_ce0,
        pixels_145_q0,
        pixels_143_address0,
        pixels_143_ce0,
        pixels_143_q0,
        pixels_141_address0,
        pixels_141_ce0,
        pixels_141_q0,
        pixels_139_address0,
        pixels_139_ce0,
        pixels_139_q0,
        pixels_137_address0,
        pixels_137_ce0,
        pixels_137_q0,
        pixels_135_address0,
        pixels_135_ce0,
        pixels_135_q0,
        pixels_133_address0,
        pixels_133_ce0,
        pixels_133_q0,
        pixels_131_address0,
        pixels_131_ce0,
        pixels_131_q0,
        pixels_129_address0,
        pixels_129_ce0,
        pixels_129_q0,
        pixels_127_address0,
        pixels_127_ce0,
        pixels_127_q0,
        pixels_125_address0,
        pixels_125_ce0,
        pixels_125_q0,
        pixels_123_address0,
        pixels_123_ce0,
        pixels_123_q0,
        pixels_121_address0,
        pixels_121_ce0,
        pixels_121_q0,
        pixels_119_address0,
        pixels_119_ce0,
        pixels_119_q0,
        pixels_117_address0,
        pixels_117_ce0,
        pixels_117_q0,
        pixels_115_address0,
        pixels_115_ce0,
        pixels_115_q0,
        pixels_113_address0,
        pixels_113_ce0,
        pixels_113_q0,
        pixels_111_address0,
        pixels_111_ce0,
        pixels_111_q0,
        pixels_109_address0,
        pixels_109_ce0,
        pixels_109_q0,
        pixels_107_address0,
        pixels_107_ce0,
        pixels_107_q0,
        pixels_105_address0,
        pixels_105_ce0,
        pixels_105_q0,
        pixels_103_address0,
        pixels_103_ce0,
        pixels_103_q0,
        pixels_101_address0,
        pixels_101_ce0,
        pixels_101_q0,
        pixels_99_address0,
        pixels_99_ce0,
        pixels_99_q0,
        pixels_97_address0,
        pixels_97_ce0,
        pixels_97_q0,
        pixels_95_address0,
        pixels_95_ce0,
        pixels_95_q0,
        pixels_93_address0,
        pixels_93_ce0,
        pixels_93_q0,
        pixels_91_address0,
        pixels_91_ce0,
        pixels_91_q0,
        pixels_89_address0,
        pixels_89_ce0,
        pixels_89_q0,
        pixels_87_address0,
        pixels_87_ce0,
        pixels_87_q0,
        pixels_85_address0,
        pixels_85_ce0,
        pixels_85_q0,
        pixels_83_address0,
        pixels_83_ce0,
        pixels_83_q0,
        pixels_81_address0,
        pixels_81_ce0,
        pixels_81_q0,
        pixels_79_address0,
        pixels_79_ce0,
        pixels_79_q0,
        pixels_77_address0,
        pixels_77_ce0,
        pixels_77_q0,
        pixels_75_address0,
        pixels_75_ce0,
        pixels_75_q0,
        pixels_73_address0,
        pixels_73_ce0,
        pixels_73_q0,
        pixels_71_address0,
        pixels_71_ce0,
        pixels_71_q0,
        pixels_69_address0,
        pixels_69_ce0,
        pixels_69_q0,
        pixels_67_address0,
        pixels_67_ce0,
        pixels_67_q0,
        pixels_65_address0,
        pixels_65_ce0,
        pixels_65_q0,
        pixels_63_address0,
        pixels_63_ce0,
        pixels_63_q0,
        pixels_61_address0,
        pixels_61_ce0,
        pixels_61_q0,
        pixels_59_address0,
        pixels_59_ce0,
        pixels_59_q0,
        pixels_57_address0,
        pixels_57_ce0,
        pixels_57_q0,
        pixels_55_address0,
        pixels_55_ce0,
        pixels_55_q0,
        pixels_53_address0,
        pixels_53_ce0,
        pixels_53_q0,
        pixels_51_address0,
        pixels_51_ce0,
        pixels_51_q0,
        pixels_49_address0,
        pixels_49_ce0,
        pixels_49_q0,
        pixels_47_address0,
        pixels_47_ce0,
        pixels_47_q0,
        pixels_45_address0,
        pixels_45_ce0,
        pixels_45_q0,
        pixels_43_address0,
        pixels_43_ce0,
        pixels_43_q0,
        pixels_41_address0,
        pixels_41_ce0,
        pixels_41_q0,
        pixels_39_address0,
        pixels_39_ce0,
        pixels_39_q0,
        pixels_37_address0,
        pixels_37_ce0,
        pixels_37_q0,
        pixels_35_address0,
        pixels_35_ce0,
        pixels_35_q0,
        pixels_33_address0,
        pixels_33_ce0,
        pixels_33_q0,
        pixels_31_address0,
        pixels_31_ce0,
        pixels_31_q0,
        pixels_29_address0,
        pixels_29_ce0,
        pixels_29_q0,
        pixels_27_address0,
        pixels_27_ce0,
        pixels_27_q0,
        pixels_25_address0,
        pixels_25_ce0,
        pixels_25_q0,
        pixels_23_address0,
        pixels_23_ce0,
        pixels_23_q0,
        pixels_21_address0,
        pixels_21_ce0,
        pixels_21_q0,
        pixels_19_address0,
        pixels_19_ce0,
        pixels_19_q0,
        pixels_17_address0,
        pixels_17_ce0,
        pixels_17_q0,
        pixels_15_address0,
        pixels_15_ce0,
        pixels_15_q0,
        pixels_13_address0,
        pixels_13_ce0,
        pixels_13_q0,
        pixels_11_address0,
        pixels_11_ce0,
        pixels_11_q0,
        pixels_9_address0,
        pixels_9_ce0,
        pixels_9_q0,
        pixels_7_address0,
        pixels_7_ce0,
        pixels_7_q0,
        pixels_5_address0,
        pixels_5_ce0,
        pixels_5_q0,
        pixels_3_address0,
        pixels_3_ce0,
        pixels_3_q0,
        pixels_1_address0,
        pixels_1_ce0,
        pixels_1_q0,
        pixels_178_address0,
        pixels_178_ce0,
        pixels_178_q0,
        pixels_176_address0,
        pixels_176_ce0,
        pixels_176_q0,
        pixels_174_address0,
        pixels_174_ce0,
        pixels_174_q0,
        pixels_172_address0,
        pixels_172_ce0,
        pixels_172_q0,
        pixels_170_address0,
        pixels_170_ce0,
        pixels_170_q0,
        pixels_168_address0,
        pixels_168_ce0,
        pixels_168_q0,
        pixels_166_address0,
        pixels_166_ce0,
        pixels_166_q0,
        pixels_164_address0,
        pixels_164_ce0,
        pixels_164_q0,
        pixels_162_address0,
        pixels_162_ce0,
        pixels_162_q0,
        pixels_160_address0,
        pixels_160_ce0,
        pixels_160_q0,
        pixels_158_address0,
        pixels_158_ce0,
        pixels_158_q0,
        pixels_156_address0,
        pixels_156_ce0,
        pixels_156_q0,
        pixels_154_address0,
        pixels_154_ce0,
        pixels_154_q0,
        pixels_152_address0,
        pixels_152_ce0,
        pixels_152_q0,
        pixels_150_address0,
        pixels_150_ce0,
        pixels_150_q0,
        pixels_148_address0,
        pixels_148_ce0,
        pixels_148_q0,
        pixels_146_address0,
        pixels_146_ce0,
        pixels_146_q0,
        pixels_144_address0,
        pixels_144_ce0,
        pixels_144_q0,
        pixels_142_address0,
        pixels_142_ce0,
        pixels_142_q0,
        pixels_140_address0,
        pixels_140_ce0,
        pixels_140_q0,
        pixels_138_address0,
        pixels_138_ce0,
        pixels_138_q0,
        pixels_136_address0,
        pixels_136_ce0,
        pixels_136_q0,
        pixels_134_address0,
        pixels_134_ce0,
        pixels_134_q0,
        pixels_132_address0,
        pixels_132_ce0,
        pixels_132_q0,
        pixels_130_address0,
        pixels_130_ce0,
        pixels_130_q0,
        pixels_128_address0,
        pixels_128_ce0,
        pixels_128_q0,
        pixels_126_address0,
        pixels_126_ce0,
        pixels_126_q0,
        pixels_124_address0,
        pixels_124_ce0,
        pixels_124_q0,
        pixels_122_address0,
        pixels_122_ce0,
        pixels_122_q0,
        pixels_120_address0,
        pixels_120_ce0,
        pixels_120_q0,
        pixels_118_address0,
        pixels_118_ce0,
        pixels_118_q0,
        pixels_116_address0,
        pixels_116_ce0,
        pixels_116_q0,
        pixels_114_address0,
        pixels_114_ce0,
        pixels_114_q0,
        pixels_112_address0,
        pixels_112_ce0,
        pixels_112_q0,
        pixels_110_address0,
        pixels_110_ce0,
        pixels_110_q0,
        pixels_108_address0,
        pixels_108_ce0,
        pixels_108_q0,
        pixels_106_address0,
        pixels_106_ce0,
        pixels_106_q0,
        pixels_104_address0,
        pixels_104_ce0,
        pixels_104_q0,
        pixels_102_address0,
        pixels_102_ce0,
        pixels_102_q0,
        pixels_100_address0,
        pixels_100_ce0,
        pixels_100_q0,
        pixels_98_address0,
        pixels_98_ce0,
        pixels_98_q0,
        pixels_96_address0,
        pixels_96_ce0,
        pixels_96_q0,
        pixels_94_address0,
        pixels_94_ce0,
        pixels_94_q0,
        pixels_92_address0,
        pixels_92_ce0,
        pixels_92_q0,
        pixels_90_address0,
        pixels_90_ce0,
        pixels_90_q0,
        pixels_88_address0,
        pixels_88_ce0,
        pixels_88_q0,
        pixels_86_address0,
        pixels_86_ce0,
        pixels_86_q0,
        pixels_84_address0,
        pixels_84_ce0,
        pixels_84_q0,
        pixels_82_address0,
        pixels_82_ce0,
        pixels_82_q0,
        pixels_80_address0,
        pixels_80_ce0,
        pixels_80_q0,
        pixels_78_address0,
        pixels_78_ce0,
        pixels_78_q0,
        pixels_76_address0,
        pixels_76_ce0,
        pixels_76_q0,
        pixels_74_address0,
        pixels_74_ce0,
        pixels_74_q0,
        pixels_72_address0,
        pixels_72_ce0,
        pixels_72_q0,
        pixels_70_address0,
        pixels_70_ce0,
        pixels_70_q0,
        pixels_68_address0,
        pixels_68_ce0,
        pixels_68_q0,
        pixels_66_address0,
        pixels_66_ce0,
        pixels_66_q0,
        pixels_64_address0,
        pixels_64_ce0,
        pixels_64_q0,
        pixels_62_address0,
        pixels_62_ce0,
        pixels_62_q0,
        pixels_60_address0,
        pixels_60_ce0,
        pixels_60_q0,
        pixels_58_address0,
        pixels_58_ce0,
        pixels_58_q0,
        pixels_56_address0,
        pixels_56_ce0,
        pixels_56_q0,
        pixels_54_address0,
        pixels_54_ce0,
        pixels_54_q0,
        pixels_52_address0,
        pixels_52_ce0,
        pixels_52_q0,
        pixels_50_address0,
        pixels_50_ce0,
        pixels_50_q0,
        pixels_48_address0,
        pixels_48_ce0,
        pixels_48_q0,
        pixels_46_address0,
        pixels_46_ce0,
        pixels_46_q0,
        pixels_44_address0,
        pixels_44_ce0,
        pixels_44_q0,
        pixels_42_address0,
        pixels_42_ce0,
        pixels_42_q0,
        pixels_40_address0,
        pixels_40_ce0,
        pixels_40_q0,
        pixels_38_address0,
        pixels_38_ce0,
        pixels_38_q0,
        pixels_36_address0,
        pixels_36_ce0,
        pixels_36_q0,
        pixels_34_address0,
        pixels_34_ce0,
        pixels_34_q0,
        pixels_32_address0,
        pixels_32_ce0,
        pixels_32_q0,
        pixels_30_address0,
        pixels_30_ce0,
        pixels_30_q0,
        pixels_28_address0,
        pixels_28_ce0,
        pixels_28_q0,
        pixels_26_address0,
        pixels_26_ce0,
        pixels_26_q0,
        pixels_24_address0,
        pixels_24_ce0,
        pixels_24_q0,
        pixels_22_address0,
        pixels_22_ce0,
        pixels_22_q0,
        pixels_20_address0,
        pixels_20_ce0,
        pixels_20_q0,
        pixels_18_address0,
        pixels_18_ce0,
        pixels_18_q0,
        pixels_16_address0,
        pixels_16_ce0,
        pixels_16_q0,
        pixels_14_address0,
        pixels_14_ce0,
        pixels_14_q0,
        pixels_12_address0,
        pixels_12_ce0,
        pixels_12_q0,
        pixels_10_address0,
        pixels_10_ce0,
        pixels_10_q0,
        pixels_8_address0,
        pixels_8_ce0,
        pixels_8_q0,
        pixels_6_address0,
        pixels_6_ce0,
        pixels_6_q0,
        pixels_4_address0,
        pixels_4_ce0,
        pixels_4_q0,
        pixels_2_address0,
        pixels_2_ce0,
        pixels_2_q0,
        pixels_address0,
        pixels_ce0,
        pixels_q0,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TUSER,
        out_stream_TLAST,
        out_stream_TID,
        out_stream_TDEST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   out_stream_TREADY;
output  [0:0] pixels_179_address0;
output   pixels_179_ce0;
input  [15:0] pixels_179_q0;
input  [0:0] idxprom72;
output  [0:0] pixels_177_address0;
output   pixels_177_ce0;
input  [15:0] pixels_177_q0;
output  [0:0] pixels_175_address0;
output   pixels_175_ce0;
input  [15:0] pixels_175_q0;
output  [0:0] pixels_173_address0;
output   pixels_173_ce0;
input  [15:0] pixels_173_q0;
output  [0:0] pixels_171_address0;
output   pixels_171_ce0;
input  [15:0] pixels_171_q0;
output  [0:0] pixels_169_address0;
output   pixels_169_ce0;
input  [15:0] pixels_169_q0;
output  [0:0] pixels_167_address0;
output   pixels_167_ce0;
input  [15:0] pixels_167_q0;
output  [0:0] pixels_165_address0;
output   pixels_165_ce0;
input  [15:0] pixels_165_q0;
output  [0:0] pixels_163_address0;
output   pixels_163_ce0;
input  [15:0] pixels_163_q0;
output  [0:0] pixels_161_address0;
output   pixels_161_ce0;
input  [15:0] pixels_161_q0;
output  [0:0] pixels_159_address0;
output   pixels_159_ce0;
input  [15:0] pixels_159_q0;
output  [0:0] pixels_157_address0;
output   pixels_157_ce0;
input  [15:0] pixels_157_q0;
output  [0:0] pixels_155_address0;
output   pixels_155_ce0;
input  [15:0] pixels_155_q0;
output  [0:0] pixels_153_address0;
output   pixels_153_ce0;
input  [15:0] pixels_153_q0;
output  [0:0] pixels_151_address0;
output   pixels_151_ce0;
input  [15:0] pixels_151_q0;
output  [0:0] pixels_149_address0;
output   pixels_149_ce0;
input  [15:0] pixels_149_q0;
output  [0:0] pixels_147_address0;
output   pixels_147_ce0;
input  [15:0] pixels_147_q0;
output  [0:0] pixels_145_address0;
output   pixels_145_ce0;
input  [15:0] pixels_145_q0;
output  [0:0] pixels_143_address0;
output   pixels_143_ce0;
input  [15:0] pixels_143_q0;
output  [0:0] pixels_141_address0;
output   pixels_141_ce0;
input  [15:0] pixels_141_q0;
output  [0:0] pixels_139_address0;
output   pixels_139_ce0;
input  [15:0] pixels_139_q0;
output  [0:0] pixels_137_address0;
output   pixels_137_ce0;
input  [15:0] pixels_137_q0;
output  [0:0] pixels_135_address0;
output   pixels_135_ce0;
input  [15:0] pixels_135_q0;
output  [0:0] pixels_133_address0;
output   pixels_133_ce0;
input  [15:0] pixels_133_q0;
output  [0:0] pixels_131_address0;
output   pixels_131_ce0;
input  [15:0] pixels_131_q0;
output  [0:0] pixels_129_address0;
output   pixels_129_ce0;
input  [15:0] pixels_129_q0;
output  [0:0] pixels_127_address0;
output   pixels_127_ce0;
input  [15:0] pixels_127_q0;
output  [0:0] pixels_125_address0;
output   pixels_125_ce0;
input  [15:0] pixels_125_q0;
output  [0:0] pixels_123_address0;
output   pixels_123_ce0;
input  [15:0] pixels_123_q0;
output  [0:0] pixels_121_address0;
output   pixels_121_ce0;
input  [15:0] pixels_121_q0;
output  [0:0] pixels_119_address0;
output   pixels_119_ce0;
input  [15:0] pixels_119_q0;
output  [0:0] pixels_117_address0;
output   pixels_117_ce0;
input  [15:0] pixels_117_q0;
output  [0:0] pixels_115_address0;
output   pixels_115_ce0;
input  [15:0] pixels_115_q0;
output  [0:0] pixels_113_address0;
output   pixels_113_ce0;
input  [15:0] pixels_113_q0;
output  [0:0] pixels_111_address0;
output   pixels_111_ce0;
input  [15:0] pixels_111_q0;
output  [0:0] pixels_109_address0;
output   pixels_109_ce0;
input  [15:0] pixels_109_q0;
output  [0:0] pixels_107_address0;
output   pixels_107_ce0;
input  [15:0] pixels_107_q0;
output  [0:0] pixels_105_address0;
output   pixels_105_ce0;
input  [15:0] pixels_105_q0;
output  [0:0] pixels_103_address0;
output   pixels_103_ce0;
input  [15:0] pixels_103_q0;
output  [0:0] pixels_101_address0;
output   pixels_101_ce0;
input  [15:0] pixels_101_q0;
output  [0:0] pixels_99_address0;
output   pixels_99_ce0;
input  [15:0] pixels_99_q0;
output  [0:0] pixels_97_address0;
output   pixels_97_ce0;
input  [15:0] pixels_97_q0;
output  [0:0] pixels_95_address0;
output   pixels_95_ce0;
input  [15:0] pixels_95_q0;
output  [0:0] pixels_93_address0;
output   pixels_93_ce0;
input  [15:0] pixels_93_q0;
output  [0:0] pixels_91_address0;
output   pixels_91_ce0;
input  [15:0] pixels_91_q0;
output  [0:0] pixels_89_address0;
output   pixels_89_ce0;
input  [15:0] pixels_89_q0;
output  [0:0] pixels_87_address0;
output   pixels_87_ce0;
input  [15:0] pixels_87_q0;
output  [0:0] pixels_85_address0;
output   pixels_85_ce0;
input  [15:0] pixels_85_q0;
output  [0:0] pixels_83_address0;
output   pixels_83_ce0;
input  [15:0] pixels_83_q0;
output  [0:0] pixels_81_address0;
output   pixels_81_ce0;
input  [15:0] pixels_81_q0;
output  [0:0] pixels_79_address0;
output   pixels_79_ce0;
input  [15:0] pixels_79_q0;
output  [0:0] pixels_77_address0;
output   pixels_77_ce0;
input  [15:0] pixels_77_q0;
output  [0:0] pixels_75_address0;
output   pixels_75_ce0;
input  [15:0] pixels_75_q0;
output  [0:0] pixels_73_address0;
output   pixels_73_ce0;
input  [15:0] pixels_73_q0;
output  [0:0] pixels_71_address0;
output   pixels_71_ce0;
input  [15:0] pixels_71_q0;
output  [0:0] pixels_69_address0;
output   pixels_69_ce0;
input  [15:0] pixels_69_q0;
output  [0:0] pixels_67_address0;
output   pixels_67_ce0;
input  [15:0] pixels_67_q0;
output  [0:0] pixels_65_address0;
output   pixels_65_ce0;
input  [15:0] pixels_65_q0;
output  [0:0] pixels_63_address0;
output   pixels_63_ce0;
input  [15:0] pixels_63_q0;
output  [0:0] pixels_61_address0;
output   pixels_61_ce0;
input  [15:0] pixels_61_q0;
output  [0:0] pixels_59_address0;
output   pixels_59_ce0;
input  [15:0] pixels_59_q0;
output  [0:0] pixels_57_address0;
output   pixels_57_ce0;
input  [15:0] pixels_57_q0;
output  [0:0] pixels_55_address0;
output   pixels_55_ce0;
input  [15:0] pixels_55_q0;
output  [0:0] pixels_53_address0;
output   pixels_53_ce0;
input  [15:0] pixels_53_q0;
output  [0:0] pixels_51_address0;
output   pixels_51_ce0;
input  [15:0] pixels_51_q0;
output  [0:0] pixels_49_address0;
output   pixels_49_ce0;
input  [15:0] pixels_49_q0;
output  [0:0] pixels_47_address0;
output   pixels_47_ce0;
input  [15:0] pixels_47_q0;
output  [0:0] pixels_45_address0;
output   pixels_45_ce0;
input  [15:0] pixels_45_q0;
output  [0:0] pixels_43_address0;
output   pixels_43_ce0;
input  [15:0] pixels_43_q0;
output  [0:0] pixels_41_address0;
output   pixels_41_ce0;
input  [15:0] pixels_41_q0;
output  [0:0] pixels_39_address0;
output   pixels_39_ce0;
input  [15:0] pixels_39_q0;
output  [0:0] pixels_37_address0;
output   pixels_37_ce0;
input  [15:0] pixels_37_q0;
output  [0:0] pixels_35_address0;
output   pixels_35_ce0;
input  [15:0] pixels_35_q0;
output  [0:0] pixels_33_address0;
output   pixels_33_ce0;
input  [15:0] pixels_33_q0;
output  [0:0] pixels_31_address0;
output   pixels_31_ce0;
input  [15:0] pixels_31_q0;
output  [0:0] pixels_29_address0;
output   pixels_29_ce0;
input  [15:0] pixels_29_q0;
output  [0:0] pixels_27_address0;
output   pixels_27_ce0;
input  [15:0] pixels_27_q0;
output  [0:0] pixels_25_address0;
output   pixels_25_ce0;
input  [15:0] pixels_25_q0;
output  [0:0] pixels_23_address0;
output   pixels_23_ce0;
input  [15:0] pixels_23_q0;
output  [0:0] pixels_21_address0;
output   pixels_21_ce0;
input  [15:0] pixels_21_q0;
output  [0:0] pixels_19_address0;
output   pixels_19_ce0;
input  [15:0] pixels_19_q0;
output  [0:0] pixels_17_address0;
output   pixels_17_ce0;
input  [15:0] pixels_17_q0;
output  [0:0] pixels_15_address0;
output   pixels_15_ce0;
input  [15:0] pixels_15_q0;
output  [0:0] pixels_13_address0;
output   pixels_13_ce0;
input  [15:0] pixels_13_q0;
output  [0:0] pixels_11_address0;
output   pixels_11_ce0;
input  [15:0] pixels_11_q0;
output  [0:0] pixels_9_address0;
output   pixels_9_ce0;
input  [15:0] pixels_9_q0;
output  [0:0] pixels_7_address0;
output   pixels_7_ce0;
input  [15:0] pixels_7_q0;
output  [0:0] pixels_5_address0;
output   pixels_5_ce0;
input  [15:0] pixels_5_q0;
output  [0:0] pixels_3_address0;
output   pixels_3_ce0;
input  [15:0] pixels_3_q0;
output  [0:0] pixels_1_address0;
output   pixels_1_ce0;
input  [15:0] pixels_1_q0;
output  [0:0] pixels_178_address0;
output   pixels_178_ce0;
input  [15:0] pixels_178_q0;
output  [0:0] pixels_176_address0;
output   pixels_176_ce0;
input  [15:0] pixels_176_q0;
output  [0:0] pixels_174_address0;
output   pixels_174_ce0;
input  [15:0] pixels_174_q0;
output  [0:0] pixels_172_address0;
output   pixels_172_ce0;
input  [15:0] pixels_172_q0;
output  [0:0] pixels_170_address0;
output   pixels_170_ce0;
input  [15:0] pixels_170_q0;
output  [0:0] pixels_168_address0;
output   pixels_168_ce0;
input  [15:0] pixels_168_q0;
output  [0:0] pixels_166_address0;
output   pixels_166_ce0;
input  [15:0] pixels_166_q0;
output  [0:0] pixels_164_address0;
output   pixels_164_ce0;
input  [15:0] pixels_164_q0;
output  [0:0] pixels_162_address0;
output   pixels_162_ce0;
input  [15:0] pixels_162_q0;
output  [0:0] pixels_160_address0;
output   pixels_160_ce0;
input  [15:0] pixels_160_q0;
output  [0:0] pixels_158_address0;
output   pixels_158_ce0;
input  [15:0] pixels_158_q0;
output  [0:0] pixels_156_address0;
output   pixels_156_ce0;
input  [15:0] pixels_156_q0;
output  [0:0] pixels_154_address0;
output   pixels_154_ce0;
input  [15:0] pixels_154_q0;
output  [0:0] pixels_152_address0;
output   pixels_152_ce0;
input  [15:0] pixels_152_q0;
output  [0:0] pixels_150_address0;
output   pixels_150_ce0;
input  [15:0] pixels_150_q0;
output  [0:0] pixels_148_address0;
output   pixels_148_ce0;
input  [15:0] pixels_148_q0;
output  [0:0] pixels_146_address0;
output   pixels_146_ce0;
input  [15:0] pixels_146_q0;
output  [0:0] pixels_144_address0;
output   pixels_144_ce0;
input  [15:0] pixels_144_q0;
output  [0:0] pixels_142_address0;
output   pixels_142_ce0;
input  [15:0] pixels_142_q0;
output  [0:0] pixels_140_address0;
output   pixels_140_ce0;
input  [15:0] pixels_140_q0;
output  [0:0] pixels_138_address0;
output   pixels_138_ce0;
input  [15:0] pixels_138_q0;
output  [0:0] pixels_136_address0;
output   pixels_136_ce0;
input  [15:0] pixels_136_q0;
output  [0:0] pixels_134_address0;
output   pixels_134_ce0;
input  [15:0] pixels_134_q0;
output  [0:0] pixels_132_address0;
output   pixels_132_ce0;
input  [15:0] pixels_132_q0;
output  [0:0] pixels_130_address0;
output   pixels_130_ce0;
input  [15:0] pixels_130_q0;
output  [0:0] pixels_128_address0;
output   pixels_128_ce0;
input  [15:0] pixels_128_q0;
output  [0:0] pixels_126_address0;
output   pixels_126_ce0;
input  [15:0] pixels_126_q0;
output  [0:0] pixels_124_address0;
output   pixels_124_ce0;
input  [15:0] pixels_124_q0;
output  [0:0] pixels_122_address0;
output   pixels_122_ce0;
input  [15:0] pixels_122_q0;
output  [0:0] pixels_120_address0;
output   pixels_120_ce0;
input  [15:0] pixels_120_q0;
output  [0:0] pixels_118_address0;
output   pixels_118_ce0;
input  [15:0] pixels_118_q0;
output  [0:0] pixels_116_address0;
output   pixels_116_ce0;
input  [15:0] pixels_116_q0;
output  [0:0] pixels_114_address0;
output   pixels_114_ce0;
input  [15:0] pixels_114_q0;
output  [0:0] pixels_112_address0;
output   pixels_112_ce0;
input  [15:0] pixels_112_q0;
output  [0:0] pixels_110_address0;
output   pixels_110_ce0;
input  [15:0] pixels_110_q0;
output  [0:0] pixels_108_address0;
output   pixels_108_ce0;
input  [15:0] pixels_108_q0;
output  [0:0] pixels_106_address0;
output   pixels_106_ce0;
input  [15:0] pixels_106_q0;
output  [0:0] pixels_104_address0;
output   pixels_104_ce0;
input  [15:0] pixels_104_q0;
output  [0:0] pixels_102_address0;
output   pixels_102_ce0;
input  [15:0] pixels_102_q0;
output  [0:0] pixels_100_address0;
output   pixels_100_ce0;
input  [15:0] pixels_100_q0;
output  [0:0] pixels_98_address0;
output   pixels_98_ce0;
input  [15:0] pixels_98_q0;
output  [0:0] pixels_96_address0;
output   pixels_96_ce0;
input  [15:0] pixels_96_q0;
output  [0:0] pixels_94_address0;
output   pixels_94_ce0;
input  [15:0] pixels_94_q0;
output  [0:0] pixels_92_address0;
output   pixels_92_ce0;
input  [15:0] pixels_92_q0;
output  [0:0] pixels_90_address0;
output   pixels_90_ce0;
input  [15:0] pixels_90_q0;
output  [0:0] pixels_88_address0;
output   pixels_88_ce0;
input  [15:0] pixels_88_q0;
output  [0:0] pixels_86_address0;
output   pixels_86_ce0;
input  [15:0] pixels_86_q0;
output  [0:0] pixels_84_address0;
output   pixels_84_ce0;
input  [15:0] pixels_84_q0;
output  [0:0] pixels_82_address0;
output   pixels_82_ce0;
input  [15:0] pixels_82_q0;
output  [0:0] pixels_80_address0;
output   pixels_80_ce0;
input  [15:0] pixels_80_q0;
output  [0:0] pixels_78_address0;
output   pixels_78_ce0;
input  [15:0] pixels_78_q0;
output  [0:0] pixels_76_address0;
output   pixels_76_ce0;
input  [15:0] pixels_76_q0;
output  [0:0] pixels_74_address0;
output   pixels_74_ce0;
input  [15:0] pixels_74_q0;
output  [0:0] pixels_72_address0;
output   pixels_72_ce0;
input  [15:0] pixels_72_q0;
output  [0:0] pixels_70_address0;
output   pixels_70_ce0;
input  [15:0] pixels_70_q0;
output  [0:0] pixels_68_address0;
output   pixels_68_ce0;
input  [15:0] pixels_68_q0;
output  [0:0] pixels_66_address0;
output   pixels_66_ce0;
input  [15:0] pixels_66_q0;
output  [0:0] pixels_64_address0;
output   pixels_64_ce0;
input  [15:0] pixels_64_q0;
output  [0:0] pixels_62_address0;
output   pixels_62_ce0;
input  [15:0] pixels_62_q0;
output  [0:0] pixels_60_address0;
output   pixels_60_ce0;
input  [15:0] pixels_60_q0;
output  [0:0] pixels_58_address0;
output   pixels_58_ce0;
input  [15:0] pixels_58_q0;
output  [0:0] pixels_56_address0;
output   pixels_56_ce0;
input  [15:0] pixels_56_q0;
output  [0:0] pixels_54_address0;
output   pixels_54_ce0;
input  [15:0] pixels_54_q0;
output  [0:0] pixels_52_address0;
output   pixels_52_ce0;
input  [15:0] pixels_52_q0;
output  [0:0] pixels_50_address0;
output   pixels_50_ce0;
input  [15:0] pixels_50_q0;
output  [0:0] pixels_48_address0;
output   pixels_48_ce0;
input  [15:0] pixels_48_q0;
output  [0:0] pixels_46_address0;
output   pixels_46_ce0;
input  [15:0] pixels_46_q0;
output  [0:0] pixels_44_address0;
output   pixels_44_ce0;
input  [15:0] pixels_44_q0;
output  [0:0] pixels_42_address0;
output   pixels_42_ce0;
input  [15:0] pixels_42_q0;
output  [0:0] pixels_40_address0;
output   pixels_40_ce0;
input  [15:0] pixels_40_q0;
output  [0:0] pixels_38_address0;
output   pixels_38_ce0;
input  [15:0] pixels_38_q0;
output  [0:0] pixels_36_address0;
output   pixels_36_ce0;
input  [15:0] pixels_36_q0;
output  [0:0] pixels_34_address0;
output   pixels_34_ce0;
input  [15:0] pixels_34_q0;
output  [0:0] pixels_32_address0;
output   pixels_32_ce0;
input  [15:0] pixels_32_q0;
output  [0:0] pixels_30_address0;
output   pixels_30_ce0;
input  [15:0] pixels_30_q0;
output  [0:0] pixels_28_address0;
output   pixels_28_ce0;
input  [15:0] pixels_28_q0;
output  [0:0] pixels_26_address0;
output   pixels_26_ce0;
input  [15:0] pixels_26_q0;
output  [0:0] pixels_24_address0;
output   pixels_24_ce0;
input  [15:0] pixels_24_q0;
output  [0:0] pixels_22_address0;
output   pixels_22_ce0;
input  [15:0] pixels_22_q0;
output  [0:0] pixels_20_address0;
output   pixels_20_ce0;
input  [15:0] pixels_20_q0;
output  [0:0] pixels_18_address0;
output   pixels_18_ce0;
input  [15:0] pixels_18_q0;
output  [0:0] pixels_16_address0;
output   pixels_16_ce0;
input  [15:0] pixels_16_q0;
output  [0:0] pixels_14_address0;
output   pixels_14_ce0;
input  [15:0] pixels_14_q0;
output  [0:0] pixels_12_address0;
output   pixels_12_ce0;
input  [15:0] pixels_12_q0;
output  [0:0] pixels_10_address0;
output   pixels_10_ce0;
input  [15:0] pixels_10_q0;
output  [0:0] pixels_8_address0;
output   pixels_8_ce0;
input  [15:0] pixels_8_q0;
output  [0:0] pixels_6_address0;
output   pixels_6_ce0;
input  [15:0] pixels_6_q0;
output  [0:0] pixels_4_address0;
output   pixels_4_ce0;
input  [15:0] pixels_4_q0;
output  [0:0] pixels_2_address0;
output   pixels_2_ce0;
input  [15:0] pixels_2_q0;
output  [0:0] pixels_address0;
output   pixels_ce0;
input  [15:0] pixels_q0;
output  [31:0] out_stream_TDATA;
output   out_stream_TVALID;
output  [3:0] out_stream_TKEEP;
output  [3:0] out_stream_TSTRB;
output  [3:0] out_stream_TUSER;
output  [0:0] out_stream_TLAST;
output  [4:0] out_stream_TID;
output  [4:0] out_stream_TDEST;

reg ap_idle;
reg pixels_179_ce0;
reg pixels_177_ce0;
reg pixels_175_ce0;
reg pixels_173_ce0;
reg pixels_171_ce0;
reg pixels_169_ce0;
reg pixels_167_ce0;
reg pixels_165_ce0;
reg pixels_163_ce0;
reg pixels_161_ce0;
reg pixels_159_ce0;
reg pixels_157_ce0;
reg pixels_155_ce0;
reg pixels_153_ce0;
reg pixels_151_ce0;
reg pixels_149_ce0;
reg pixels_147_ce0;
reg pixels_145_ce0;
reg pixels_143_ce0;
reg pixels_141_ce0;
reg pixels_139_ce0;
reg pixels_137_ce0;
reg pixels_135_ce0;
reg pixels_133_ce0;
reg pixels_131_ce0;
reg pixels_129_ce0;
reg pixels_127_ce0;
reg pixels_125_ce0;
reg pixels_123_ce0;
reg pixels_121_ce0;
reg pixels_119_ce0;
reg pixels_117_ce0;
reg pixels_115_ce0;
reg pixels_113_ce0;
reg pixels_111_ce0;
reg pixels_109_ce0;
reg pixels_107_ce0;
reg pixels_105_ce0;
reg pixels_103_ce0;
reg pixels_101_ce0;
reg pixels_99_ce0;
reg pixels_97_ce0;
reg pixels_95_ce0;
reg pixels_93_ce0;
reg pixels_91_ce0;
reg pixels_89_ce0;
reg pixels_87_ce0;
reg pixels_85_ce0;
reg pixels_83_ce0;
reg pixels_81_ce0;
reg pixels_79_ce0;
reg pixels_77_ce0;
reg pixels_75_ce0;
reg pixels_73_ce0;
reg pixels_71_ce0;
reg pixels_69_ce0;
reg pixels_67_ce0;
reg pixels_65_ce0;
reg pixels_63_ce0;
reg pixels_61_ce0;
reg pixels_59_ce0;
reg pixels_57_ce0;
reg pixels_55_ce0;
reg pixels_53_ce0;
reg pixels_51_ce0;
reg pixels_49_ce0;
reg pixels_47_ce0;
reg pixels_45_ce0;
reg pixels_43_ce0;
reg pixels_41_ce0;
reg pixels_39_ce0;
reg pixels_37_ce0;
reg pixels_35_ce0;
reg pixels_33_ce0;
reg pixels_31_ce0;
reg pixels_29_ce0;
reg pixels_27_ce0;
reg pixels_25_ce0;
reg pixels_23_ce0;
reg pixels_21_ce0;
reg pixels_19_ce0;
reg pixels_17_ce0;
reg pixels_15_ce0;
reg pixels_13_ce0;
reg pixels_11_ce0;
reg pixels_9_ce0;
reg pixels_7_ce0;
reg pixels_5_ce0;
reg pixels_3_ce0;
reg pixels_1_ce0;
reg pixels_178_ce0;
reg pixels_176_ce0;
reg pixels_174_ce0;
reg pixels_172_ce0;
reg pixels_170_ce0;
reg pixels_168_ce0;
reg pixels_166_ce0;
reg pixels_164_ce0;
reg pixels_162_ce0;
reg pixels_160_ce0;
reg pixels_158_ce0;
reg pixels_156_ce0;
reg pixels_154_ce0;
reg pixels_152_ce0;
reg pixels_150_ce0;
reg pixels_148_ce0;
reg pixels_146_ce0;
reg pixels_144_ce0;
reg pixels_142_ce0;
reg pixels_140_ce0;
reg pixels_138_ce0;
reg pixels_136_ce0;
reg pixels_134_ce0;
reg pixels_132_ce0;
reg pixels_130_ce0;
reg pixels_128_ce0;
reg pixels_126_ce0;
reg pixels_124_ce0;
reg pixels_122_ce0;
reg pixels_120_ce0;
reg pixels_118_ce0;
reg pixels_116_ce0;
reg pixels_114_ce0;
reg pixels_112_ce0;
reg pixels_110_ce0;
reg pixels_108_ce0;
reg pixels_106_ce0;
reg pixels_104_ce0;
reg pixels_102_ce0;
reg pixels_100_ce0;
reg pixels_98_ce0;
reg pixels_96_ce0;
reg pixels_94_ce0;
reg pixels_92_ce0;
reg pixels_90_ce0;
reg pixels_88_ce0;
reg pixels_86_ce0;
reg pixels_84_ce0;
reg pixels_82_ce0;
reg pixels_80_ce0;
reg pixels_78_ce0;
reg pixels_76_ce0;
reg pixels_74_ce0;
reg pixels_72_ce0;
reg pixels_70_ce0;
reg pixels_68_ce0;
reg pixels_66_ce0;
reg pixels_64_ce0;
reg pixels_62_ce0;
reg pixels_60_ce0;
reg pixels_58_ce0;
reg pixels_56_ce0;
reg pixels_54_ce0;
reg pixels_52_ce0;
reg pixels_50_ce0;
reg pixels_48_ce0;
reg pixels_46_ce0;
reg pixels_44_ce0;
reg pixels_42_ce0;
reg pixels_40_ce0;
reg pixels_38_ce0;
reg pixels_36_ce0;
reg pixels_34_ce0;
reg pixels_32_ce0;
reg pixels_30_ce0;
reg pixels_28_ce0;
reg pixels_26_ce0;
reg pixels_24_ce0;
reg pixels_22_ce0;
reg pixels_20_ce0;
reg pixels_18_ce0;
reg pixels_16_ce0;
reg pixels_14_ce0;
reg pixels_12_ce0;
reg pixels_10_ce0;
reg pixels_8_ce0;
reg pixels_6_ce0;
reg pixels_4_ce0;
reg pixels_2_ce0;
reg pixels_ce0;
reg out_stream_TVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln93_fu_2999_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg   [7:0] i_1_reg_4486;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] idxprom72_cast_fu_2807_p1;
reg   [7:0] i_fu_426;
wire   [7:0] add_ln93_fu_3005_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_i_1;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] tmp_fu_3376_p1;
wire   [31:0] tmp_fu_3376_p3;
wire   [31:0] tmp_fu_3376_p5;
wire   [31:0] tmp_fu_3376_p7;
wire   [31:0] tmp_fu_3376_p9;
wire   [31:0] tmp_fu_3376_p11;
wire   [31:0] tmp_fu_3376_p13;
wire   [31:0] tmp_fu_3376_p15;
wire   [31:0] tmp_fu_3376_p17;
wire   [31:0] tmp_fu_3376_p19;
wire   [31:0] tmp_fu_3376_p21;
wire   [31:0] tmp_fu_3376_p23;
wire   [31:0] tmp_fu_3376_p25;
wire   [31:0] tmp_fu_3376_p27;
wire   [31:0] tmp_fu_3376_p29;
wire   [31:0] tmp_fu_3376_p31;
wire   [31:0] tmp_fu_3376_p33;
wire   [31:0] tmp_fu_3376_p35;
wire   [31:0] tmp_fu_3376_p37;
wire   [31:0] tmp_fu_3376_p39;
wire   [31:0] tmp_fu_3376_p41;
wire   [31:0] tmp_fu_3376_p43;
wire   [31:0] tmp_fu_3376_p45;
wire   [31:0] tmp_fu_3376_p47;
wire   [31:0] tmp_fu_3376_p49;
wire   [31:0] tmp_fu_3376_p51;
wire   [31:0] tmp_fu_3376_p53;
wire   [31:0] tmp_fu_3376_p55;
wire   [31:0] tmp_fu_3376_p57;
wire   [31:0] tmp_fu_3376_p59;
wire   [31:0] tmp_fu_3376_p61;
wire   [31:0] tmp_fu_3376_p63;
wire   [31:0] tmp_fu_3376_p65;
wire   [31:0] tmp_fu_3376_p67;
wire   [31:0] tmp_fu_3376_p69;
wire   [31:0] tmp_fu_3376_p71;
wire   [31:0] tmp_fu_3376_p73;
wire   [31:0] tmp_fu_3376_p75;
wire   [31:0] tmp_fu_3376_p77;
wire   [31:0] tmp_fu_3376_p79;
wire   [31:0] tmp_fu_3376_p81;
wire   [31:0] tmp_fu_3376_p83;
wire   [31:0] tmp_fu_3376_p85;
wire   [31:0] tmp_fu_3376_p87;
wire   [31:0] tmp_fu_3376_p89;
wire   [31:0] tmp_fu_3376_p91;
wire   [31:0] tmp_fu_3376_p93;
wire   [31:0] tmp_fu_3376_p95;
wire   [31:0] tmp_fu_3376_p97;
wire   [31:0] tmp_fu_3376_p99;
wire   [31:0] tmp_fu_3376_p101;
wire   [31:0] tmp_fu_3376_p103;
wire   [31:0] tmp_fu_3376_p105;
wire   [31:0] tmp_fu_3376_p107;
wire   [31:0] tmp_fu_3376_p109;
wire   [31:0] tmp_fu_3376_p111;
wire   [31:0] tmp_fu_3376_p113;
wire   [31:0] tmp_fu_3376_p115;
wire   [31:0] tmp_fu_3376_p117;
wire   [31:0] tmp_fu_3376_p119;
wire   [31:0] tmp_fu_3376_p121;
wire   [31:0] tmp_fu_3376_p123;
wire   [31:0] tmp_fu_3376_p125;
wire   [31:0] tmp_fu_3376_p127;
wire   [31:0] tmp_fu_3376_p129;
wire   [31:0] tmp_fu_3376_p131;
wire   [31:0] tmp_fu_3376_p133;
wire   [31:0] tmp_fu_3376_p135;
wire   [31:0] tmp_fu_3376_p137;
wire   [31:0] tmp_fu_3376_p139;
wire   [31:0] tmp_fu_3376_p141;
wire   [31:0] tmp_fu_3376_p143;
wire   [31:0] tmp_fu_3376_p145;
wire   [31:0] tmp_fu_3376_p147;
wire   [31:0] tmp_fu_3376_p149;
wire   [31:0] tmp_fu_3376_p151;
wire   [31:0] tmp_fu_3376_p153;
wire   [31:0] tmp_fu_3376_p155;
wire   [31:0] tmp_fu_3376_p157;
wire   [31:0] tmp_fu_3376_p159;
wire   [31:0] tmp_fu_3376_p161;
wire   [31:0] tmp_fu_3376_p163;
wire   [31:0] tmp_fu_3376_p165;
wire   [31:0] tmp_fu_3376_p167;
wire   [31:0] tmp_fu_3376_p169;
wire   [31:0] tmp_fu_3376_p171;
wire   [31:0] tmp_fu_3376_p173;
wire   [31:0] tmp_fu_3376_p175;
wire   [31:0] tmp_fu_3376_p177;
wire   [31:0] tmp_fu_3376_p179;
wire   [31:0] tmp_fu_3376_p181;
wire   [31:0] tmp_1_fu_4103_p1;
wire   [31:0] tmp_1_fu_4103_p3;
wire   [31:0] tmp_1_fu_4103_p5;
wire   [31:0] tmp_1_fu_4103_p7;
wire   [31:0] tmp_1_fu_4103_p9;
wire   [31:0] tmp_1_fu_4103_p11;
wire   [31:0] tmp_1_fu_4103_p13;
wire   [31:0] tmp_1_fu_4103_p15;
wire   [31:0] tmp_1_fu_4103_p17;
wire   [31:0] tmp_1_fu_4103_p19;
wire   [31:0] tmp_1_fu_4103_p21;
wire   [31:0] tmp_1_fu_4103_p23;
wire   [31:0] tmp_1_fu_4103_p25;
wire   [31:0] tmp_1_fu_4103_p27;
wire   [31:0] tmp_1_fu_4103_p29;
wire   [31:0] tmp_1_fu_4103_p31;
wire   [31:0] tmp_1_fu_4103_p33;
wire   [31:0] tmp_1_fu_4103_p35;
wire   [31:0] tmp_1_fu_4103_p37;
wire   [31:0] tmp_1_fu_4103_p39;
wire   [31:0] tmp_1_fu_4103_p41;
wire   [31:0] tmp_1_fu_4103_p43;
wire   [31:0] tmp_1_fu_4103_p45;
wire   [31:0] tmp_1_fu_4103_p47;
wire   [31:0] tmp_1_fu_4103_p49;
wire   [31:0] tmp_1_fu_4103_p51;
wire   [31:0] tmp_1_fu_4103_p53;
wire   [31:0] tmp_1_fu_4103_p55;
wire   [31:0] tmp_1_fu_4103_p57;
wire   [31:0] tmp_1_fu_4103_p59;
wire   [31:0] tmp_1_fu_4103_p61;
wire   [31:0] tmp_1_fu_4103_p63;
wire   [31:0] tmp_1_fu_4103_p65;
wire   [31:0] tmp_1_fu_4103_p67;
wire   [31:0] tmp_1_fu_4103_p69;
wire   [31:0] tmp_1_fu_4103_p71;
wire   [31:0] tmp_1_fu_4103_p73;
wire   [31:0] tmp_1_fu_4103_p75;
wire   [31:0] tmp_1_fu_4103_p77;
wire   [31:0] tmp_1_fu_4103_p79;
wire   [31:0] tmp_1_fu_4103_p81;
wire   [31:0] tmp_1_fu_4103_p83;
wire   [31:0] tmp_1_fu_4103_p85;
wire   [31:0] tmp_1_fu_4103_p87;
wire   [31:0] tmp_1_fu_4103_p89;
wire   [31:0] tmp_1_fu_4103_p91;
wire   [31:0] tmp_1_fu_4103_p93;
wire   [31:0] tmp_1_fu_4103_p95;
wire   [31:0] tmp_1_fu_4103_p97;
wire   [31:0] tmp_1_fu_4103_p99;
wire   [31:0] tmp_1_fu_4103_p101;
wire   [31:0] tmp_1_fu_4103_p103;
wire   [31:0] tmp_1_fu_4103_p105;
wire   [31:0] tmp_1_fu_4103_p107;
wire   [31:0] tmp_1_fu_4103_p109;
wire   [31:0] tmp_1_fu_4103_p111;
wire   [31:0] tmp_1_fu_4103_p113;
wire   [31:0] tmp_1_fu_4103_p115;
wire   [31:0] tmp_1_fu_4103_p117;
wire   [31:0] tmp_1_fu_4103_p119;
wire   [31:0] tmp_1_fu_4103_p121;
wire   [31:0] tmp_1_fu_4103_p123;
wire   [31:0] tmp_1_fu_4103_p125;
wire   [31:0] tmp_1_fu_4103_p127;
wire   [31:0] tmp_1_fu_4103_p129;
wire   [31:0] tmp_1_fu_4103_p131;
wire   [31:0] tmp_1_fu_4103_p133;
wire   [31:0] tmp_1_fu_4103_p135;
wire   [31:0] tmp_1_fu_4103_p137;
wire   [31:0] tmp_1_fu_4103_p139;
wire   [31:0] tmp_1_fu_4103_p141;
wire   [31:0] tmp_1_fu_4103_p143;
wire   [31:0] tmp_1_fu_4103_p145;
wire   [31:0] tmp_1_fu_4103_p147;
wire   [31:0] tmp_1_fu_4103_p149;
wire   [31:0] tmp_1_fu_4103_p151;
wire   [31:0] tmp_1_fu_4103_p153;
wire   [31:0] tmp_1_fu_4103_p155;
wire   [31:0] tmp_1_fu_4103_p157;
wire   [31:0] tmp_1_fu_4103_p159;
wire   [31:0] tmp_1_fu_4103_p161;
wire   [31:0] tmp_1_fu_4103_p163;
wire   [31:0] tmp_1_fu_4103_p165;
wire   [31:0] tmp_1_fu_4103_p167;
wire   [31:0] tmp_1_fu_4103_p169;
wire   [31:0] tmp_1_fu_4103_p171;
wire   [31:0] tmp_1_fu_4103_p173;
wire   [31:0] tmp_1_fu_4103_p175;
wire   [31:0] tmp_1_fu_4103_p177;
wire   [31:0] tmp_1_fu_4103_p179;
wire   [31:0] tmp_1_fu_4103_p181;
wire   [15:0] trunc_ln391_1_fu_4466_p1;
wire   [15:0] trunc_ln391_fu_3739_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

hyperspectral_hw_wrapped_mux_1798_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mux_1798_32_1_1_U393(
    .din0(tmp_fu_3376_p1),
    .din1(32'd0),
    .din2(tmp_fu_3376_p3),
    .din3(32'd0),
    .din4(tmp_fu_3376_p5),
    .din5(32'd0),
    .din6(tmp_fu_3376_p7),
    .din7(32'd0),
    .din8(tmp_fu_3376_p9),
    .din9(32'd0),
    .din10(tmp_fu_3376_p11),
    .din11(32'd0),
    .din12(tmp_fu_3376_p13),
    .din13(32'd0),
    .din14(tmp_fu_3376_p15),
    .din15(32'd0),
    .din16(tmp_fu_3376_p17),
    .din17(32'd0),
    .din18(tmp_fu_3376_p19),
    .din19(32'd0),
    .din20(tmp_fu_3376_p21),
    .din21(32'd0),
    .din22(tmp_fu_3376_p23),
    .din23(32'd0),
    .din24(tmp_fu_3376_p25),
    .din25(32'd0),
    .din26(tmp_fu_3376_p27),
    .din27(32'd0),
    .din28(tmp_fu_3376_p29),
    .din29(32'd0),
    .din30(tmp_fu_3376_p31),
    .din31(32'd0),
    .din32(tmp_fu_3376_p33),
    .din33(32'd0),
    .din34(tmp_fu_3376_p35),
    .din35(32'd0),
    .din36(tmp_fu_3376_p37),
    .din37(32'd0),
    .din38(tmp_fu_3376_p39),
    .din39(32'd0),
    .din40(tmp_fu_3376_p41),
    .din41(32'd0),
    .din42(tmp_fu_3376_p43),
    .din43(32'd0),
    .din44(tmp_fu_3376_p45),
    .din45(32'd0),
    .din46(tmp_fu_3376_p47),
    .din47(32'd0),
    .din48(tmp_fu_3376_p49),
    .din49(32'd0),
    .din50(tmp_fu_3376_p51),
    .din51(32'd0),
    .din52(tmp_fu_3376_p53),
    .din53(32'd0),
    .din54(tmp_fu_3376_p55),
    .din55(32'd0),
    .din56(tmp_fu_3376_p57),
    .din57(32'd0),
    .din58(tmp_fu_3376_p59),
    .din59(32'd0),
    .din60(tmp_fu_3376_p61),
    .din61(32'd0),
    .din62(tmp_fu_3376_p63),
    .din63(32'd0),
    .din64(tmp_fu_3376_p65),
    .din65(32'd0),
    .din66(tmp_fu_3376_p67),
    .din67(32'd0),
    .din68(tmp_fu_3376_p69),
    .din69(32'd0),
    .din70(tmp_fu_3376_p71),
    .din71(32'd0),
    .din72(tmp_fu_3376_p73),
    .din73(32'd0),
    .din74(tmp_fu_3376_p75),
    .din75(32'd0),
    .din76(tmp_fu_3376_p77),
    .din77(32'd0),
    .din78(tmp_fu_3376_p79),
    .din79(32'd0),
    .din80(tmp_fu_3376_p81),
    .din81(32'd0),
    .din82(tmp_fu_3376_p83),
    .din83(32'd0),
    .din84(tmp_fu_3376_p85),
    .din85(32'd0),
    .din86(tmp_fu_3376_p87),
    .din87(32'd0),
    .din88(tmp_fu_3376_p89),
    .din89(32'd0),
    .din90(tmp_fu_3376_p91),
    .din91(32'd0),
    .din92(tmp_fu_3376_p93),
    .din93(32'd0),
    .din94(tmp_fu_3376_p95),
    .din95(32'd0),
    .din96(tmp_fu_3376_p97),
    .din97(32'd0),
    .din98(tmp_fu_3376_p99),
    .din99(32'd0),
    .din100(tmp_fu_3376_p101),
    .din101(32'd0),
    .din102(tmp_fu_3376_p103),
    .din103(32'd0),
    .din104(tmp_fu_3376_p105),
    .din105(32'd0),
    .din106(tmp_fu_3376_p107),
    .din107(32'd0),
    .din108(tmp_fu_3376_p109),
    .din109(32'd0),
    .din110(tmp_fu_3376_p111),
    .din111(32'd0),
    .din112(tmp_fu_3376_p113),
    .din113(32'd0),
    .din114(tmp_fu_3376_p115),
    .din115(32'd0),
    .din116(tmp_fu_3376_p117),
    .din117(32'd0),
    .din118(tmp_fu_3376_p119),
    .din119(32'd0),
    .din120(tmp_fu_3376_p121),
    .din121(32'd0),
    .din122(tmp_fu_3376_p123),
    .din123(32'd0),
    .din124(tmp_fu_3376_p125),
    .din125(32'd0),
    .din126(tmp_fu_3376_p127),
    .din127(32'd0),
    .din128(tmp_fu_3376_p129),
    .din129(32'd0),
    .din130(tmp_fu_3376_p131),
    .din131(32'd0),
    .din132(tmp_fu_3376_p133),
    .din133(32'd0),
    .din134(tmp_fu_3376_p135),
    .din135(32'd0),
    .din136(tmp_fu_3376_p137),
    .din137(32'd0),
    .din138(tmp_fu_3376_p139),
    .din139(32'd0),
    .din140(tmp_fu_3376_p141),
    .din141(32'd0),
    .din142(tmp_fu_3376_p143),
    .din143(32'd0),
    .din144(tmp_fu_3376_p145),
    .din145(32'd0),
    .din146(tmp_fu_3376_p147),
    .din147(32'd0),
    .din148(tmp_fu_3376_p149),
    .din149(32'd0),
    .din150(tmp_fu_3376_p151),
    .din151(32'd0),
    .din152(tmp_fu_3376_p153),
    .din153(32'd0),
    .din154(tmp_fu_3376_p155),
    .din155(32'd0),
    .din156(tmp_fu_3376_p157),
    .din157(32'd0),
    .din158(tmp_fu_3376_p159),
    .din159(32'd0),
    .din160(tmp_fu_3376_p161),
    .din161(32'd0),
    .din162(tmp_fu_3376_p163),
    .din163(32'd0),
    .din164(tmp_fu_3376_p165),
    .din165(32'd0),
    .din166(tmp_fu_3376_p167),
    .din167(32'd0),
    .din168(tmp_fu_3376_p169),
    .din169(32'd0),
    .din170(tmp_fu_3376_p171),
    .din171(32'd0),
    .din172(tmp_fu_3376_p173),
    .din173(32'd0),
    .din174(tmp_fu_3376_p175),
    .din175(32'd0),
    .din176(tmp_fu_3376_p177),
    .din177(32'd0),
    .din178(tmp_fu_3376_p179),
    .din179(i_1_reg_4486),
    .dout(tmp_fu_3376_p181)
);

hyperspectral_hw_wrapped_mux_1798_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mux_1798_32_1_1_U394(
    .din0(tmp_1_fu_4103_p1),
    .din1(32'd0),
    .din2(tmp_1_fu_4103_p3),
    .din3(32'd0),
    .din4(tmp_1_fu_4103_p5),
    .din5(32'd0),
    .din6(tmp_1_fu_4103_p7),
    .din7(32'd0),
    .din8(tmp_1_fu_4103_p9),
    .din9(32'd0),
    .din10(tmp_1_fu_4103_p11),
    .din11(32'd0),
    .din12(tmp_1_fu_4103_p13),
    .din13(32'd0),
    .din14(tmp_1_fu_4103_p15),
    .din15(32'd0),
    .din16(tmp_1_fu_4103_p17),
    .din17(32'd0),
    .din18(tmp_1_fu_4103_p19),
    .din19(32'd0),
    .din20(tmp_1_fu_4103_p21),
    .din21(32'd0),
    .din22(tmp_1_fu_4103_p23),
    .din23(32'd0),
    .din24(tmp_1_fu_4103_p25),
    .din25(32'd0),
    .din26(tmp_1_fu_4103_p27),
    .din27(32'd0),
    .din28(tmp_1_fu_4103_p29),
    .din29(32'd0),
    .din30(tmp_1_fu_4103_p31),
    .din31(32'd0),
    .din32(tmp_1_fu_4103_p33),
    .din33(32'd0),
    .din34(tmp_1_fu_4103_p35),
    .din35(32'd0),
    .din36(tmp_1_fu_4103_p37),
    .din37(32'd0),
    .din38(tmp_1_fu_4103_p39),
    .din39(32'd0),
    .din40(tmp_1_fu_4103_p41),
    .din41(32'd0),
    .din42(tmp_1_fu_4103_p43),
    .din43(32'd0),
    .din44(tmp_1_fu_4103_p45),
    .din45(32'd0),
    .din46(tmp_1_fu_4103_p47),
    .din47(32'd0),
    .din48(tmp_1_fu_4103_p49),
    .din49(32'd0),
    .din50(tmp_1_fu_4103_p51),
    .din51(32'd0),
    .din52(tmp_1_fu_4103_p53),
    .din53(32'd0),
    .din54(tmp_1_fu_4103_p55),
    .din55(32'd0),
    .din56(tmp_1_fu_4103_p57),
    .din57(32'd0),
    .din58(tmp_1_fu_4103_p59),
    .din59(32'd0),
    .din60(tmp_1_fu_4103_p61),
    .din61(32'd0),
    .din62(tmp_1_fu_4103_p63),
    .din63(32'd0),
    .din64(tmp_1_fu_4103_p65),
    .din65(32'd0),
    .din66(tmp_1_fu_4103_p67),
    .din67(32'd0),
    .din68(tmp_1_fu_4103_p69),
    .din69(32'd0),
    .din70(tmp_1_fu_4103_p71),
    .din71(32'd0),
    .din72(tmp_1_fu_4103_p73),
    .din73(32'd0),
    .din74(tmp_1_fu_4103_p75),
    .din75(32'd0),
    .din76(tmp_1_fu_4103_p77),
    .din77(32'd0),
    .din78(tmp_1_fu_4103_p79),
    .din79(32'd0),
    .din80(tmp_1_fu_4103_p81),
    .din81(32'd0),
    .din82(tmp_1_fu_4103_p83),
    .din83(32'd0),
    .din84(tmp_1_fu_4103_p85),
    .din85(32'd0),
    .din86(tmp_1_fu_4103_p87),
    .din87(32'd0),
    .din88(tmp_1_fu_4103_p89),
    .din89(32'd0),
    .din90(tmp_1_fu_4103_p91),
    .din91(32'd0),
    .din92(tmp_1_fu_4103_p93),
    .din93(32'd0),
    .din94(tmp_1_fu_4103_p95),
    .din95(32'd0),
    .din96(tmp_1_fu_4103_p97),
    .din97(32'd0),
    .din98(tmp_1_fu_4103_p99),
    .din99(32'd0),
    .din100(tmp_1_fu_4103_p101),
    .din101(32'd0),
    .din102(tmp_1_fu_4103_p103),
    .din103(32'd0),
    .din104(tmp_1_fu_4103_p105),
    .din105(32'd0),
    .din106(tmp_1_fu_4103_p107),
    .din107(32'd0),
    .din108(tmp_1_fu_4103_p109),
    .din109(32'd0),
    .din110(tmp_1_fu_4103_p111),
    .din111(32'd0),
    .din112(tmp_1_fu_4103_p113),
    .din113(32'd0),
    .din114(tmp_1_fu_4103_p115),
    .din115(32'd0),
    .din116(tmp_1_fu_4103_p117),
    .din117(32'd0),
    .din118(tmp_1_fu_4103_p119),
    .din119(32'd0),
    .din120(tmp_1_fu_4103_p121),
    .din121(32'd0),
    .din122(tmp_1_fu_4103_p123),
    .din123(32'd0),
    .din124(tmp_1_fu_4103_p125),
    .din125(32'd0),
    .din126(tmp_1_fu_4103_p127),
    .din127(32'd0),
    .din128(tmp_1_fu_4103_p129),
    .din129(32'd0),
    .din130(tmp_1_fu_4103_p131),
    .din131(32'd0),
    .din132(tmp_1_fu_4103_p133),
    .din133(32'd0),
    .din134(tmp_1_fu_4103_p135),
    .din135(32'd0),
    .din136(tmp_1_fu_4103_p137),
    .din137(32'd0),
    .din138(tmp_1_fu_4103_p139),
    .din139(32'd0),
    .din140(tmp_1_fu_4103_p141),
    .din141(32'd0),
    .din142(tmp_1_fu_4103_p143),
    .din143(32'd0),
    .din144(tmp_1_fu_4103_p145),
    .din145(32'd0),
    .din146(tmp_1_fu_4103_p147),
    .din147(32'd0),
    .din148(tmp_1_fu_4103_p149),
    .din149(32'd0),
    .din150(tmp_1_fu_4103_p151),
    .din151(32'd0),
    .din152(tmp_1_fu_4103_p153),
    .din153(32'd0),
    .din154(tmp_1_fu_4103_p155),
    .din155(32'd0),
    .din156(tmp_1_fu_4103_p157),
    .din157(32'd0),
    .din158(tmp_1_fu_4103_p159),
    .din159(32'd0),
    .din160(tmp_1_fu_4103_p161),
    .din161(32'd0),
    .din162(tmp_1_fu_4103_p163),
    .din163(32'd0),
    .din164(tmp_1_fu_4103_p165),
    .din165(32'd0),
    .din166(tmp_1_fu_4103_p167),
    .din167(32'd0),
    .din168(tmp_1_fu_4103_p169),
    .din169(32'd0),
    .din170(tmp_1_fu_4103_p171),
    .din171(32'd0),
    .din172(tmp_1_fu_4103_p173),
    .din173(32'd0),
    .din174(tmp_1_fu_4103_p175),
    .din175(32'd0),
    .din176(tmp_1_fu_4103_p177),
    .din177(32'd0),
    .din178(tmp_1_fu_4103_p179),
    .din179(i_1_reg_4486),
    .dout(tmp_1_fu_4103_p181)
);

hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln93_fu_2999_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_426 <= add_ln93_fu_3005_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_426 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_4486 <= ap_sig_allocacmp_i_1;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2999_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_426;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_100_ce0 = 1'b1;
    end else begin
        pixels_100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_101_ce0 = 1'b1;
    end else begin
        pixels_101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_102_ce0 = 1'b1;
    end else begin
        pixels_102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_103_ce0 = 1'b1;
    end else begin
        pixels_103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_104_ce0 = 1'b1;
    end else begin
        pixels_104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_105_ce0 = 1'b1;
    end else begin
        pixels_105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_106_ce0 = 1'b1;
    end else begin
        pixels_106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_107_ce0 = 1'b1;
    end else begin
        pixels_107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_108_ce0 = 1'b1;
    end else begin
        pixels_108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_109_ce0 = 1'b1;
    end else begin
        pixels_109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_10_ce0 = 1'b1;
    end else begin
        pixels_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_110_ce0 = 1'b1;
    end else begin
        pixels_110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_111_ce0 = 1'b1;
    end else begin
        pixels_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_112_ce0 = 1'b1;
    end else begin
        pixels_112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_113_ce0 = 1'b1;
    end else begin
        pixels_113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_114_ce0 = 1'b1;
    end else begin
        pixels_114_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_115_ce0 = 1'b1;
    end else begin
        pixels_115_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_116_ce0 = 1'b1;
    end else begin
        pixels_116_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_117_ce0 = 1'b1;
    end else begin
        pixels_117_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_118_ce0 = 1'b1;
    end else begin
        pixels_118_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_119_ce0 = 1'b1;
    end else begin
        pixels_119_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_11_ce0 = 1'b1;
    end else begin
        pixels_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_120_ce0 = 1'b1;
    end else begin
        pixels_120_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_121_ce0 = 1'b1;
    end else begin
        pixels_121_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_122_ce0 = 1'b1;
    end else begin
        pixels_122_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_123_ce0 = 1'b1;
    end else begin
        pixels_123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_124_ce0 = 1'b1;
    end else begin
        pixels_124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_125_ce0 = 1'b1;
    end else begin
        pixels_125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_126_ce0 = 1'b1;
    end else begin
        pixels_126_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_127_ce0 = 1'b1;
    end else begin
        pixels_127_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_128_ce0 = 1'b1;
    end else begin
        pixels_128_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_129_ce0 = 1'b1;
    end else begin
        pixels_129_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_12_ce0 = 1'b1;
    end else begin
        pixels_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_130_ce0 = 1'b1;
    end else begin
        pixels_130_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_131_ce0 = 1'b1;
    end else begin
        pixels_131_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_132_ce0 = 1'b1;
    end else begin
        pixels_132_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_133_ce0 = 1'b1;
    end else begin
        pixels_133_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_134_ce0 = 1'b1;
    end else begin
        pixels_134_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_135_ce0 = 1'b1;
    end else begin
        pixels_135_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_136_ce0 = 1'b1;
    end else begin
        pixels_136_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_137_ce0 = 1'b1;
    end else begin
        pixels_137_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_138_ce0 = 1'b1;
    end else begin
        pixels_138_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_139_ce0 = 1'b1;
    end else begin
        pixels_139_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_13_ce0 = 1'b1;
    end else begin
        pixels_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_140_ce0 = 1'b1;
    end else begin
        pixels_140_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_141_ce0 = 1'b1;
    end else begin
        pixels_141_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_142_ce0 = 1'b1;
    end else begin
        pixels_142_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_143_ce0 = 1'b1;
    end else begin
        pixels_143_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_144_ce0 = 1'b1;
    end else begin
        pixels_144_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_145_ce0 = 1'b1;
    end else begin
        pixels_145_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_146_ce0 = 1'b1;
    end else begin
        pixels_146_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_147_ce0 = 1'b1;
    end else begin
        pixels_147_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_148_ce0 = 1'b1;
    end else begin
        pixels_148_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_149_ce0 = 1'b1;
    end else begin
        pixels_149_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_14_ce0 = 1'b1;
    end else begin
        pixels_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_150_ce0 = 1'b1;
    end else begin
        pixels_150_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_151_ce0 = 1'b1;
    end else begin
        pixels_151_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_152_ce0 = 1'b1;
    end else begin
        pixels_152_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_153_ce0 = 1'b1;
    end else begin
        pixels_153_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_154_ce0 = 1'b1;
    end else begin
        pixels_154_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_155_ce0 = 1'b1;
    end else begin
        pixels_155_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_156_ce0 = 1'b1;
    end else begin
        pixels_156_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_157_ce0 = 1'b1;
    end else begin
        pixels_157_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_158_ce0 = 1'b1;
    end else begin
        pixels_158_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_159_ce0 = 1'b1;
    end else begin
        pixels_159_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_15_ce0 = 1'b1;
    end else begin
        pixels_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_160_ce0 = 1'b1;
    end else begin
        pixels_160_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_161_ce0 = 1'b1;
    end else begin
        pixels_161_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_162_ce0 = 1'b1;
    end else begin
        pixels_162_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_163_ce0 = 1'b1;
    end else begin
        pixels_163_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_164_ce0 = 1'b1;
    end else begin
        pixels_164_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_165_ce0 = 1'b1;
    end else begin
        pixels_165_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_166_ce0 = 1'b1;
    end else begin
        pixels_166_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_167_ce0 = 1'b1;
    end else begin
        pixels_167_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_168_ce0 = 1'b1;
    end else begin
        pixels_168_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_169_ce0 = 1'b1;
    end else begin
        pixels_169_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_16_ce0 = 1'b1;
    end else begin
        pixels_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_170_ce0 = 1'b1;
    end else begin
        pixels_170_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_171_ce0 = 1'b1;
    end else begin
        pixels_171_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_172_ce0 = 1'b1;
    end else begin
        pixels_172_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_173_ce0 = 1'b1;
    end else begin
        pixels_173_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_174_ce0 = 1'b1;
    end else begin
        pixels_174_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_175_ce0 = 1'b1;
    end else begin
        pixels_175_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_176_ce0 = 1'b1;
    end else begin
        pixels_176_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_177_ce0 = 1'b1;
    end else begin
        pixels_177_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_178_ce0 = 1'b1;
    end else begin
        pixels_178_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_179_ce0 = 1'b1;
    end else begin
        pixels_179_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_17_ce0 = 1'b1;
    end else begin
        pixels_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_18_ce0 = 1'b1;
    end else begin
        pixels_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_19_ce0 = 1'b1;
    end else begin
        pixels_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_1_ce0 = 1'b1;
    end else begin
        pixels_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_20_ce0 = 1'b1;
    end else begin
        pixels_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_21_ce0 = 1'b1;
    end else begin
        pixels_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_22_ce0 = 1'b1;
    end else begin
        pixels_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_23_ce0 = 1'b1;
    end else begin
        pixels_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_24_ce0 = 1'b1;
    end else begin
        pixels_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_25_ce0 = 1'b1;
    end else begin
        pixels_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_26_ce0 = 1'b1;
    end else begin
        pixels_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_27_ce0 = 1'b1;
    end else begin
        pixels_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_28_ce0 = 1'b1;
    end else begin
        pixels_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_29_ce0 = 1'b1;
    end else begin
        pixels_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_2_ce0 = 1'b1;
    end else begin
        pixels_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_30_ce0 = 1'b1;
    end else begin
        pixels_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_31_ce0 = 1'b1;
    end else begin
        pixels_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_32_ce0 = 1'b1;
    end else begin
        pixels_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_33_ce0 = 1'b1;
    end else begin
        pixels_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_34_ce0 = 1'b1;
    end else begin
        pixels_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_35_ce0 = 1'b1;
    end else begin
        pixels_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_36_ce0 = 1'b1;
    end else begin
        pixels_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_37_ce0 = 1'b1;
    end else begin
        pixels_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_38_ce0 = 1'b1;
    end else begin
        pixels_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_39_ce0 = 1'b1;
    end else begin
        pixels_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_3_ce0 = 1'b1;
    end else begin
        pixels_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_40_ce0 = 1'b1;
    end else begin
        pixels_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_41_ce0 = 1'b1;
    end else begin
        pixels_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_42_ce0 = 1'b1;
    end else begin
        pixels_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_43_ce0 = 1'b1;
    end else begin
        pixels_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_44_ce0 = 1'b1;
    end else begin
        pixels_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_45_ce0 = 1'b1;
    end else begin
        pixels_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_46_ce0 = 1'b1;
    end else begin
        pixels_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_47_ce0 = 1'b1;
    end else begin
        pixels_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_48_ce0 = 1'b1;
    end else begin
        pixels_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_49_ce0 = 1'b1;
    end else begin
        pixels_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_4_ce0 = 1'b1;
    end else begin
        pixels_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_50_ce0 = 1'b1;
    end else begin
        pixels_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_51_ce0 = 1'b1;
    end else begin
        pixels_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_52_ce0 = 1'b1;
    end else begin
        pixels_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_53_ce0 = 1'b1;
    end else begin
        pixels_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_54_ce0 = 1'b1;
    end else begin
        pixels_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_55_ce0 = 1'b1;
    end else begin
        pixels_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_56_ce0 = 1'b1;
    end else begin
        pixels_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_57_ce0 = 1'b1;
    end else begin
        pixels_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_58_ce0 = 1'b1;
    end else begin
        pixels_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_59_ce0 = 1'b1;
    end else begin
        pixels_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_5_ce0 = 1'b1;
    end else begin
        pixels_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_60_ce0 = 1'b1;
    end else begin
        pixels_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_61_ce0 = 1'b1;
    end else begin
        pixels_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_62_ce0 = 1'b1;
    end else begin
        pixels_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_63_ce0 = 1'b1;
    end else begin
        pixels_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_64_ce0 = 1'b1;
    end else begin
        pixels_64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_65_ce0 = 1'b1;
    end else begin
        pixels_65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_66_ce0 = 1'b1;
    end else begin
        pixels_66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_67_ce0 = 1'b1;
    end else begin
        pixels_67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_68_ce0 = 1'b1;
    end else begin
        pixels_68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_69_ce0 = 1'b1;
    end else begin
        pixels_69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_6_ce0 = 1'b1;
    end else begin
        pixels_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_70_ce0 = 1'b1;
    end else begin
        pixels_70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_71_ce0 = 1'b1;
    end else begin
        pixels_71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_72_ce0 = 1'b1;
    end else begin
        pixels_72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_73_ce0 = 1'b1;
    end else begin
        pixels_73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_74_ce0 = 1'b1;
    end else begin
        pixels_74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_75_ce0 = 1'b1;
    end else begin
        pixels_75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_76_ce0 = 1'b1;
    end else begin
        pixels_76_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_77_ce0 = 1'b1;
    end else begin
        pixels_77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_78_ce0 = 1'b1;
    end else begin
        pixels_78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_79_ce0 = 1'b1;
    end else begin
        pixels_79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_7_ce0 = 1'b1;
    end else begin
        pixels_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_80_ce0 = 1'b1;
    end else begin
        pixels_80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_81_ce0 = 1'b1;
    end else begin
        pixels_81_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_82_ce0 = 1'b1;
    end else begin
        pixels_82_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_83_ce0 = 1'b1;
    end else begin
        pixels_83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_84_ce0 = 1'b1;
    end else begin
        pixels_84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_85_ce0 = 1'b1;
    end else begin
        pixels_85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_86_ce0 = 1'b1;
    end else begin
        pixels_86_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_87_ce0 = 1'b1;
    end else begin
        pixels_87_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_88_ce0 = 1'b1;
    end else begin
        pixels_88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_89_ce0 = 1'b1;
    end else begin
        pixels_89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_8_ce0 = 1'b1;
    end else begin
        pixels_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_90_ce0 = 1'b1;
    end else begin
        pixels_90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_91_ce0 = 1'b1;
    end else begin
        pixels_91_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_92_ce0 = 1'b1;
    end else begin
        pixels_92_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_93_ce0 = 1'b1;
    end else begin
        pixels_93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_94_ce0 = 1'b1;
    end else begin
        pixels_94_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_95_ce0 = 1'b1;
    end else begin
        pixels_95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_96_ce0 = 1'b1;
    end else begin
        pixels_96_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_97_ce0 = 1'b1;
    end else begin
        pixels_97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_98_ce0 = 1'b1;
    end else begin
        pixels_98_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_99_ce0 = 1'b1;
    end else begin
        pixels_99_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_9_ce0 = 1'b1;
    end else begin
        pixels_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixels_ce0 = 1'b1;
    end else begin
        pixels_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln93_fu_3005_p2 = (ap_sig_allocacmp_i_1 + 8'd2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((out_stream_TREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((out_stream_TREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((out_stream_TREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (out_stream_TREADY == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln93_fu_2999_p2 = ((ap_sig_allocacmp_i_1 < 8'd180) ? 1'b1 : 1'b0);

assign idxprom72_cast_fu_2807_p1 = idxprom72;

assign out_stream_TDATA = {{trunc_ln391_1_fu_4466_p1}, {trunc_ln391_fu_3739_p1}};

assign out_stream_TDEST = 5'd5;

assign out_stream_TID = 5'd5;

assign out_stream_TKEEP = 4'd15;

assign out_stream_TLAST = 1'd0;

assign out_stream_TSTRB = 4'd15;

assign out_stream_TUSER = 4'd4;

assign pixels_100_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_101_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_102_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_103_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_104_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_105_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_106_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_107_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_108_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_109_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_10_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_110_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_111_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_112_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_113_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_114_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_115_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_116_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_117_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_118_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_119_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_11_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_120_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_121_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_122_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_123_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_124_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_125_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_126_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_127_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_128_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_129_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_12_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_130_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_131_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_132_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_133_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_134_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_135_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_136_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_137_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_138_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_139_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_13_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_140_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_141_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_142_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_143_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_144_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_145_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_146_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_147_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_148_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_149_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_14_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_150_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_151_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_152_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_153_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_154_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_155_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_156_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_157_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_158_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_159_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_15_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_160_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_161_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_162_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_163_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_164_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_165_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_166_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_167_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_168_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_169_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_16_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_170_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_171_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_172_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_173_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_174_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_175_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_176_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_177_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_178_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_179_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_17_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_18_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_19_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_1_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_20_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_21_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_22_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_23_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_24_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_25_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_26_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_27_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_28_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_29_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_2_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_30_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_31_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_32_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_33_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_34_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_35_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_36_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_37_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_38_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_39_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_3_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_40_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_41_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_42_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_43_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_44_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_45_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_46_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_47_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_48_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_49_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_4_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_50_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_51_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_52_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_53_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_54_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_55_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_56_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_57_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_58_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_59_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_5_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_60_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_61_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_62_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_63_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_64_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_65_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_66_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_67_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_68_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_69_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_6_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_70_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_71_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_72_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_73_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_74_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_75_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_76_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_77_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_78_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_79_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_7_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_80_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_81_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_82_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_83_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_84_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_85_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_86_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_87_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_88_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_89_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_8_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_90_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_91_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_92_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_93_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_94_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_95_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_96_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_97_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_98_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_99_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_9_address0 = idxprom72_cast_fu_2807_p1;

assign pixels_address0 = idxprom72_cast_fu_2807_p1;

assign tmp_1_fu_4103_p1 = pixels_1_q0;

assign tmp_1_fu_4103_p101 = pixels_101_q0;

assign tmp_1_fu_4103_p103 = pixels_103_q0;

assign tmp_1_fu_4103_p105 = pixels_105_q0;

assign tmp_1_fu_4103_p107 = pixels_107_q0;

assign tmp_1_fu_4103_p109 = pixels_109_q0;

assign tmp_1_fu_4103_p11 = pixels_11_q0;

assign tmp_1_fu_4103_p111 = pixels_111_q0;

assign tmp_1_fu_4103_p113 = pixels_113_q0;

assign tmp_1_fu_4103_p115 = pixels_115_q0;

assign tmp_1_fu_4103_p117 = pixels_117_q0;

assign tmp_1_fu_4103_p119 = pixels_119_q0;

assign tmp_1_fu_4103_p121 = pixels_121_q0;

assign tmp_1_fu_4103_p123 = pixels_123_q0;

assign tmp_1_fu_4103_p125 = pixels_125_q0;

assign tmp_1_fu_4103_p127 = pixels_127_q0;

assign tmp_1_fu_4103_p129 = pixels_129_q0;

assign tmp_1_fu_4103_p13 = pixels_13_q0;

assign tmp_1_fu_4103_p131 = pixels_131_q0;

assign tmp_1_fu_4103_p133 = pixels_133_q0;

assign tmp_1_fu_4103_p135 = pixels_135_q0;

assign tmp_1_fu_4103_p137 = pixels_137_q0;

assign tmp_1_fu_4103_p139 = pixels_139_q0;

assign tmp_1_fu_4103_p141 = pixels_141_q0;

assign tmp_1_fu_4103_p143 = pixels_143_q0;

assign tmp_1_fu_4103_p145 = pixels_145_q0;

assign tmp_1_fu_4103_p147 = pixels_147_q0;

assign tmp_1_fu_4103_p149 = pixels_149_q0;

assign tmp_1_fu_4103_p15 = pixels_15_q0;

assign tmp_1_fu_4103_p151 = pixels_151_q0;

assign tmp_1_fu_4103_p153 = pixels_153_q0;

assign tmp_1_fu_4103_p155 = pixels_155_q0;

assign tmp_1_fu_4103_p157 = pixels_157_q0;

assign tmp_1_fu_4103_p159 = pixels_159_q0;

assign tmp_1_fu_4103_p161 = pixels_161_q0;

assign tmp_1_fu_4103_p163 = pixels_163_q0;

assign tmp_1_fu_4103_p165 = pixels_165_q0;

assign tmp_1_fu_4103_p167 = pixels_167_q0;

assign tmp_1_fu_4103_p169 = pixels_169_q0;

assign tmp_1_fu_4103_p17 = pixels_17_q0;

assign tmp_1_fu_4103_p171 = pixels_171_q0;

assign tmp_1_fu_4103_p173 = pixels_173_q0;

assign tmp_1_fu_4103_p175 = pixels_175_q0;

assign tmp_1_fu_4103_p177 = pixels_177_q0;

assign tmp_1_fu_4103_p179 = pixels_179_q0;

assign tmp_1_fu_4103_p19 = pixels_19_q0;

assign tmp_1_fu_4103_p21 = pixels_21_q0;

assign tmp_1_fu_4103_p23 = pixels_23_q0;

assign tmp_1_fu_4103_p25 = pixels_25_q0;

assign tmp_1_fu_4103_p27 = pixels_27_q0;

assign tmp_1_fu_4103_p29 = pixels_29_q0;

assign tmp_1_fu_4103_p3 = pixels_3_q0;

assign tmp_1_fu_4103_p31 = pixels_31_q0;

assign tmp_1_fu_4103_p33 = pixels_33_q0;

assign tmp_1_fu_4103_p35 = pixels_35_q0;

assign tmp_1_fu_4103_p37 = pixels_37_q0;

assign tmp_1_fu_4103_p39 = pixels_39_q0;

assign tmp_1_fu_4103_p41 = pixels_41_q0;

assign tmp_1_fu_4103_p43 = pixels_43_q0;

assign tmp_1_fu_4103_p45 = pixels_45_q0;

assign tmp_1_fu_4103_p47 = pixels_47_q0;

assign tmp_1_fu_4103_p49 = pixels_49_q0;

assign tmp_1_fu_4103_p5 = pixels_5_q0;

assign tmp_1_fu_4103_p51 = pixels_51_q0;

assign tmp_1_fu_4103_p53 = pixels_53_q0;

assign tmp_1_fu_4103_p55 = pixels_55_q0;

assign tmp_1_fu_4103_p57 = pixels_57_q0;

assign tmp_1_fu_4103_p59 = pixels_59_q0;

assign tmp_1_fu_4103_p61 = pixels_61_q0;

assign tmp_1_fu_4103_p63 = pixels_63_q0;

assign tmp_1_fu_4103_p65 = pixels_65_q0;

assign tmp_1_fu_4103_p67 = pixels_67_q0;

assign tmp_1_fu_4103_p69 = pixels_69_q0;

assign tmp_1_fu_4103_p7 = pixels_7_q0;

assign tmp_1_fu_4103_p71 = pixels_71_q0;

assign tmp_1_fu_4103_p73 = pixels_73_q0;

assign tmp_1_fu_4103_p75 = pixels_75_q0;

assign tmp_1_fu_4103_p77 = pixels_77_q0;

assign tmp_1_fu_4103_p79 = pixels_79_q0;

assign tmp_1_fu_4103_p81 = pixels_81_q0;

assign tmp_1_fu_4103_p83 = pixels_83_q0;

assign tmp_1_fu_4103_p85 = pixels_85_q0;

assign tmp_1_fu_4103_p87 = pixels_87_q0;

assign tmp_1_fu_4103_p89 = pixels_89_q0;

assign tmp_1_fu_4103_p9 = pixels_9_q0;

assign tmp_1_fu_4103_p91 = pixels_91_q0;

assign tmp_1_fu_4103_p93 = pixels_93_q0;

assign tmp_1_fu_4103_p95 = pixels_95_q0;

assign tmp_1_fu_4103_p97 = pixels_97_q0;

assign tmp_1_fu_4103_p99 = pixels_99_q0;

assign tmp_fu_3376_p1 = pixels_q0;

assign tmp_fu_3376_p101 = pixels_100_q0;

assign tmp_fu_3376_p103 = pixels_102_q0;

assign tmp_fu_3376_p105 = pixels_104_q0;

assign tmp_fu_3376_p107 = pixels_106_q0;

assign tmp_fu_3376_p109 = pixels_108_q0;

assign tmp_fu_3376_p11 = pixels_10_q0;

assign tmp_fu_3376_p111 = pixels_110_q0;

assign tmp_fu_3376_p113 = pixels_112_q0;

assign tmp_fu_3376_p115 = pixels_114_q0;

assign tmp_fu_3376_p117 = pixels_116_q0;

assign tmp_fu_3376_p119 = pixels_118_q0;

assign tmp_fu_3376_p121 = pixels_120_q0;

assign tmp_fu_3376_p123 = pixels_122_q0;

assign tmp_fu_3376_p125 = pixels_124_q0;

assign tmp_fu_3376_p127 = pixels_126_q0;

assign tmp_fu_3376_p129 = pixels_128_q0;

assign tmp_fu_3376_p13 = pixels_12_q0;

assign tmp_fu_3376_p131 = pixels_130_q0;

assign tmp_fu_3376_p133 = pixels_132_q0;

assign tmp_fu_3376_p135 = pixels_134_q0;

assign tmp_fu_3376_p137 = pixels_136_q0;

assign tmp_fu_3376_p139 = pixels_138_q0;

assign tmp_fu_3376_p141 = pixels_140_q0;

assign tmp_fu_3376_p143 = pixels_142_q0;

assign tmp_fu_3376_p145 = pixels_144_q0;

assign tmp_fu_3376_p147 = pixels_146_q0;

assign tmp_fu_3376_p149 = pixels_148_q0;

assign tmp_fu_3376_p15 = pixels_14_q0;

assign tmp_fu_3376_p151 = pixels_150_q0;

assign tmp_fu_3376_p153 = pixels_152_q0;

assign tmp_fu_3376_p155 = pixels_154_q0;

assign tmp_fu_3376_p157 = pixels_156_q0;

assign tmp_fu_3376_p159 = pixels_158_q0;

assign tmp_fu_3376_p161 = pixels_160_q0;

assign tmp_fu_3376_p163 = pixels_162_q0;

assign tmp_fu_3376_p165 = pixels_164_q0;

assign tmp_fu_3376_p167 = pixels_166_q0;

assign tmp_fu_3376_p169 = pixels_168_q0;

assign tmp_fu_3376_p17 = pixels_16_q0;

assign tmp_fu_3376_p171 = pixels_170_q0;

assign tmp_fu_3376_p173 = pixels_172_q0;

assign tmp_fu_3376_p175 = pixels_174_q0;

assign tmp_fu_3376_p177 = pixels_176_q0;

assign tmp_fu_3376_p179 = pixels_178_q0;

assign tmp_fu_3376_p19 = pixels_18_q0;

assign tmp_fu_3376_p21 = pixels_20_q0;

assign tmp_fu_3376_p23 = pixels_22_q0;

assign tmp_fu_3376_p25 = pixels_24_q0;

assign tmp_fu_3376_p27 = pixels_26_q0;

assign tmp_fu_3376_p29 = pixels_28_q0;

assign tmp_fu_3376_p3 = pixels_2_q0;

assign tmp_fu_3376_p31 = pixels_30_q0;

assign tmp_fu_3376_p33 = pixels_32_q0;

assign tmp_fu_3376_p35 = pixels_34_q0;

assign tmp_fu_3376_p37 = pixels_36_q0;

assign tmp_fu_3376_p39 = pixels_38_q0;

assign tmp_fu_3376_p41 = pixels_40_q0;

assign tmp_fu_3376_p43 = pixels_42_q0;

assign tmp_fu_3376_p45 = pixels_44_q0;

assign tmp_fu_3376_p47 = pixels_46_q0;

assign tmp_fu_3376_p49 = pixels_48_q0;

assign tmp_fu_3376_p5 = pixels_4_q0;

assign tmp_fu_3376_p51 = pixels_50_q0;

assign tmp_fu_3376_p53 = pixels_52_q0;

assign tmp_fu_3376_p55 = pixels_54_q0;

assign tmp_fu_3376_p57 = pixels_56_q0;

assign tmp_fu_3376_p59 = pixels_58_q0;

assign tmp_fu_3376_p61 = pixels_60_q0;

assign tmp_fu_3376_p63 = pixels_62_q0;

assign tmp_fu_3376_p65 = pixels_64_q0;

assign tmp_fu_3376_p67 = pixels_66_q0;

assign tmp_fu_3376_p69 = pixels_68_q0;

assign tmp_fu_3376_p7 = pixels_6_q0;

assign tmp_fu_3376_p71 = pixels_70_q0;

assign tmp_fu_3376_p73 = pixels_72_q0;

assign tmp_fu_3376_p75 = pixels_74_q0;

assign tmp_fu_3376_p77 = pixels_76_q0;

assign tmp_fu_3376_p79 = pixels_78_q0;

assign tmp_fu_3376_p81 = pixels_80_q0;

assign tmp_fu_3376_p83 = pixels_82_q0;

assign tmp_fu_3376_p85 = pixels_84_q0;

assign tmp_fu_3376_p87 = pixels_86_q0;

assign tmp_fu_3376_p89 = pixels_88_q0;

assign tmp_fu_3376_p9 = pixels_8_q0;

assign tmp_fu_3376_p91 = pixels_90_q0;

assign tmp_fu_3376_p93 = pixels_92_q0;

assign tmp_fu_3376_p95 = pixels_94_q0;

assign tmp_fu_3376_p97 = pixels_96_q0;

assign tmp_fu_3376_p99 = pixels_98_q0;

assign trunc_ln391_1_fu_4466_p1 = tmp_1_fu_4103_p181[15:0];

assign trunc_ln391_fu_3739_p1 = tmp_fu_3376_p181[15:0];

endmodule //hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_93_2
