<tei>
	<teiHeader>
	<fileDesc xml:id="413"/>
	</teiHeader>
<text xml:lang="en">
		<front>
		<docTitle>
			<titlePart type="main">Using Don&apos;t Cares in Logic Minimization for <lb/>LUT-Based FPGAs <lb/></titlePart>
		</docTitle>
		<byline><docAuthor>Philip Chong 13327872 <lb/></docAuthor></byline>
		<date>May 25, 1997 <lb/></date>
		<div type="abstract">Abstract <lb/>Don&apos;t care information has proven to be useful in logic minimization. <lb/>Here, the use of don&apos;t care information in network collapsing for mapping <lb/>to LUT-based FPGAs is explored. Results are shown which indicate that <lb/>this approach does not result in appreciable improvements in network size. <lb/></div>
		<div type="intro">1 Introduction</div>
		</front>
</text>
</tei>