// Seed: 3424049192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  always @(posedge id_2) id_4 = id_1;
  id_5(
      .id_0(id_4),
      .id_1(1),
      .id_2(id_3),
      .id_3(1),
      .id_4(1 * id_4 * 1),
      .id_5(id_3),
      .id_6(~id_1),
      .id_7((1) == 1)
  );
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
