
WhiteBoard_Plotter_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002378  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000110  20002378  20002378  0000a378  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000009c0  20002488  20002488  0000a488  2**3
                  ALLOC
  3 .stack        00003000  20002e48  20002e48  0000a488  2**0
                  ALLOC
  4 .comment      000000d7  00000000  00000000  0000a488  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000002f8  00000000  00000000  0000a55f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000061d  00000000  00000000  0000a857  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000499b  00000000  00000000  0000ae74  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008da  00000000  00000000  0000f80f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000018d6  00000000  00000000  000100e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000abc  00000000  00000000  000119c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001f43  00000000  00000000  0001247c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001073  00000000  00000000  000143bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00025320  00000000  00000000  00015432  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0003a752  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 000002e8  00000000  00000000  0003a777  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001701 	.word	0x20001701
2000006c:	2000172d 	.word	0x2000172d
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000a8d 	.word	0x20000a8d
20000094:	20000ac1 	.word	0x20000ac1
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>
20000344:	e7fe      	b.n	20000344 <I2C1_SMBus_IRQHandler+0x4>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001759 	.word	0x20001759
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20002378 	.word	0x20002378
20000450:	20002378 	.word	0x20002378
20000454:	20002378 	.word	0x20002378
20000458:	20002488 	.word	0x20002488
2000045c:	00000000 	.word	0x00000000
20000460:	20002488 	.word	0x20002488
20000464:	20002e48 	.word	0x20002e48
20000468:	20002055 	.word	0x20002055
2000046c:	20001211 	.word	0x20001211

20000470 <__do_global_dtors_aux>:
20000470:	f242 4388 	movw	r3, #9352	; 0x2488
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f242 3078 	movw	r0, #9080	; 0x2378
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
200005f0:	b480      	push	{r7}
200005f2:	b083      	sub	sp, #12
200005f4:	af00      	add	r7, sp, #0
200005f6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
200005f8:	f245 0300 	movw	r3, #20480	; 0x5000
200005fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000600:	687a      	ldr	r2, [r7, #4]
20000602:	605a      	str	r2, [r3, #4]
}
20000604:	f107 070c 	add.w	r7, r7, #12
20000608:	46bd      	mov	sp, r7
2000060a:	bc80      	pop	{r7}
2000060c:	4770      	bx	lr
2000060e:	bf00      	nop

20000610 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000610:	b580      	push	{r7, lr}
20000612:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000614:	f240 0300 	movw	r3, #0
20000618:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000061c:	f04f 0201 	mov.w	r2, #1
20000620:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000624:	f04f 0014 	mov.w	r0, #20
20000628:	f7ff ff3a 	bl	200004a0 <NVIC_EnableIRQ>
}
2000062c:	bd80      	pop	{r7, pc}
2000062e:	bf00      	nop

20000630 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000630:	b480      	push	{r7}
20000632:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000634:	f245 0300 	movw	r3, #20480	; 0x5000
20000638:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000063c:	f04f 0201 	mov.w	r2, #1
20000640:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000642:	f3bf 8f4f 	dsb	sy
}
20000646:	46bd      	mov	sp, r7
20000648:	bc80      	pop	{r7}
2000064a:	4770      	bx	lr

2000064c <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
2000064c:	b580      	push	{r7, lr}
2000064e:	b082      	sub	sp, #8
20000650:	af00      	add	r7, sp, #0
20000652:	4603      	mov	r3, r0
20000654:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
20000656:	f04f 0015 	mov.w	r0, #21
2000065a:	f7ff ff3d 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000065e:	f242 0300 	movw	r3, #8192	; 0x2000
20000662:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000666:	f242 0200 	movw	r2, #8192	; 0x2000
2000066a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000066e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000674:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20000676:	f245 0300 	movw	r3, #20480	; 0x5000
2000067a:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000067e:	f04f 0200 	mov.w	r2, #0
20000682:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
20000684:	f240 0300 	movw	r3, #0
20000688:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000068c:	f04f 0200 	mov.w	r2, #0
20000690:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
20000694:	f240 0300 	movw	r3, #0
20000698:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000069c:	f04f 0200 	mov.w	r2, #0
200006a0:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200006a4:	f240 0300 	movw	r3, #0
200006a8:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006ac:	79fa      	ldrb	r2, [r7, #7]
200006ae:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
200006b2:	f245 0300 	movw	r3, #20480	; 0x5000
200006b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006ba:	f04f 0201 	mov.w	r2, #1
200006be:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
200006c0:	f04f 0015 	mov.w	r0, #21
200006c4:	f7ff ff26 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200006c8:	f107 0708 	add.w	r7, r7, #8
200006cc:	46bd      	mov	sp, r7
200006ce:	bd80      	pop	{r7, pc}

200006d0 <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
200006d0:	b480      	push	{r7}
200006d2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
200006d4:	f240 0300 	movw	r3, #0
200006d8:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006dc:	f04f 0201 	mov.w	r2, #1
200006e0:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
200006e4:	46bd      	mov	sp, r7
200006e6:	bc80      	pop	{r7}
200006e8:	4770      	bx	lr
200006ea:	bf00      	nop

200006ec <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
200006ec:	b480      	push	{r7}
200006ee:	b083      	sub	sp, #12
200006f0:	af00      	add	r7, sp, #0
200006f2:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
200006f4:	f245 0300 	movw	r3, #20480	; 0x5000
200006f8:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006fc:	687a      	ldr	r2, [r7, #4]
200006fe:	61da      	str	r2, [r3, #28]
}
20000700:	f107 070c 	add.w	r7, r7, #12
20000704:	46bd      	mov	sp, r7
20000706:	bc80      	pop	{r7}
20000708:	4770      	bx	lr
2000070a:	bf00      	nop

2000070c <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
2000070c:	b580      	push	{r7, lr}
2000070e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
20000710:	f240 0300 	movw	r3, #0
20000714:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000718:	f04f 0201 	mov.w	r2, #1
2000071c:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
20000720:	f04f 0015 	mov.w	r0, #21
20000724:	f7ff febc 	bl	200004a0 <NVIC_EnableIRQ>
}
20000728:	bd80      	pop	{r7, pc}
2000072a:	bf00      	nop

2000072c <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
2000072c:	b480      	push	{r7}
2000072e:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
20000730:	f245 0300 	movw	r3, #20480	; 0x5000
20000734:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000738:	f04f 0201 	mov.w	r2, #1
2000073c:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
2000073e:	f3bf 8f4f 	dsb	sy
}
20000742:	46bd      	mov	sp, r7
20000744:	bc80      	pop	{r7}
20000746:	4770      	bx	lr

20000748 <calculateSquaredDistance>:
struct DrawPoint drawnPoints[RECEIVEDBUFFERSIZE / DISCRETIZESTEP];

enum side{LEFT, RIGHT};

//Pythagoras thm: NOTE!! RETURNS c^2 since calculating motor direction only compares two distances, not their true distances
double calculateSquaredDistance(double oneX, double oneY, double twoX, double twoY) {
20000748:	b5b0      	push	{r4, r5, r7, lr}
2000074a:	b084      	sub	sp, #16
2000074c:	af00      	add	r7, sp, #0
2000074e:	e9c7 0102 	strd	r0, r1, [r7, #8]
20000752:	e9c7 2300 	strd	r2, r3, [r7]
	return pow(twoX - oneX, 2) + pow(twoY - oneY, 2);
20000756:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
2000075a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
2000075e:	f001 f805 	bl	2000176c <__aeabi_dsub>
20000762:	4602      	mov	r2, r0
20000764:	460b      	mov	r3, r1
20000766:	4610      	mov	r0, r2
20000768:	4619      	mov	r1, r3
2000076a:	f001 f9b3 	bl	20001ad4 <__aeabi_dmul>
2000076e:	4602      	mov	r2, r0
20000770:	460b      	mov	r3, r1
20000772:	4614      	mov	r4, r2
20000774:	461d      	mov	r5, r3
20000776:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
2000077a:	e9d7 2300 	ldrd	r2, r3, [r7]
2000077e:	f000 fff5 	bl	2000176c <__aeabi_dsub>
20000782:	4602      	mov	r2, r0
20000784:	460b      	mov	r3, r1
20000786:	4610      	mov	r0, r2
20000788:	4619      	mov	r1, r3
2000078a:	f001 f9a3 	bl	20001ad4 <__aeabi_dmul>
2000078e:	4602      	mov	r2, r0
20000790:	460b      	mov	r3, r1
20000792:	4620      	mov	r0, r4
20000794:	4629      	mov	r1, r5
20000796:	f000 ffeb 	bl	20001770 <__adddf3>
2000079a:	4602      	mov	r2, r0
2000079c:	460b      	mov	r3, r1
}
2000079e:	4610      	mov	r0, r2
200007a0:	4619      	mov	r1, r3
200007a2:	f107 0710 	add.w	r7, r7, #16
200007a6:	46bd      	mov	sp, r7
200007a8:	bdb0      	pop	{r4, r5, r7, pc}
200007aa:	bf00      	nop
200007ac:	0000      	lsls	r0, r0, #0
	...

200007b0 <calculateMotorDir>:

int calculateMotorDir(double currentX, double currentY, double targetX, double targetY, int side) {
200007b0:	b5f0      	push	{r4, r5, r6, r7, lr}
200007b2:	b089      	sub	sp, #36	; 0x24
200007b4:	af04      	add	r7, sp, #16
200007b6:	e9c7 0102 	strd	r0, r1, [r7, #8]
200007ba:	e9c7 2300 	strd	r2, r3, [r7]
	//If right motor
	if(side) {
200007be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
200007c0:	2b00      	cmp	r3, #0
200007c2:	d03b      	beq.n	2000083c <calculateMotorDir+0x8c>
		//If current radius is more than final radius, then right motor needs to spin CW
		if(calculateSquaredDistance(currentX, currentY, BOARDWIDTH, 0.0) >
200007c4:	a33e      	add	r3, pc, #248	; (adr r3, 200008c0 <calculateMotorDir+0x110>)
200007c6:	e9d3 2300 	ldrd	r2, r3, [r3]
200007ca:	e9cd 2300 	strd	r2, r3, [sp]
200007ce:	f04f 0200 	mov.w	r2, #0
200007d2:	f04f 0300 	mov.w	r3, #0
200007d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
200007da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
200007de:	e9d7 2300 	ldrd	r2, r3, [r7]
200007e2:	f7ff ffb1 	bl	20000748 <calculateSquaredDistance>
200007e6:	4604      	mov	r4, r0
200007e8:	460d      	mov	r5, r1
200007ea:	a335      	add	r3, pc, #212	; (adr r3, 200008c0 <calculateMotorDir+0x110>)
200007ec:	e9d3 2300 	ldrd	r2, r3, [r3]
200007f0:	e9cd 2300 	strd	r2, r3, [sp]
200007f4:	f04f 0200 	mov.w	r2, #0
200007f8:	f04f 0300 	mov.w	r3, #0
200007fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
20000800:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
20000804:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
20000808:	f7ff ff9e 	bl	20000748 <calculateSquaredDistance>
2000080c:	4602      	mov	r2, r0
2000080e:	460b      	mov	r3, r1
20000810:	f04f 0100 	mov.w	r1, #0
20000814:	460e      	mov	r6, r1
20000816:	4620      	mov	r0, r4
20000818:	4629      	mov	r1, r5
2000081a:	f001 fbeb 	bl	20001ff4 <__aeabi_dcmpgt>
2000081e:	4603      	mov	r3, r0
20000820:	2b00      	cmp	r3, #0
20000822:	d002      	beq.n	2000082a <calculateMotorDir+0x7a>
20000824:	f04f 0301 	mov.w	r3, #1
20000828:	461e      	mov	r6, r3
2000082a:	b2f3      	uxtb	r3, r6
2000082c:	2b00      	cmp	r3, #0
2000082e:	d002      	beq.n	20000836 <calculateMotorDir+0x86>
			calculateSquaredDistance(targetX, targetY, BOARDWIDTH, 0.0)) {
			return CW;
20000830:	f04f 0302 	mov.w	r3, #2
20000834:	e03f      	b.n	200008b6 <calculateMotorDir+0x106>
		}
		else {
			return CCW;
20000836:	f04f 0301 	mov.w	r3, #1
2000083a:	e03c      	b.n	200008b6 <calculateMotorDir+0x106>
		}
	}
	//If left motor
	else {
		//If current radius is more than final radius, then left motor needs to spin CCW
		if(calculateSquaredDistance(currentX, currentY, 0.0, 0.0) >
2000083c:	f04f 0200 	mov.w	r2, #0
20000840:	f04f 0300 	mov.w	r3, #0
20000844:	e9cd 2300 	strd	r2, r3, [sp]
20000848:	f04f 0200 	mov.w	r2, #0
2000084c:	f04f 0300 	mov.w	r3, #0
20000850:	e9cd 2302 	strd	r2, r3, [sp, #8]
20000854:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
20000858:	e9d7 2300 	ldrd	r2, r3, [r7]
2000085c:	f7ff ff74 	bl	20000748 <calculateSquaredDistance>
20000860:	4604      	mov	r4, r0
20000862:	460d      	mov	r5, r1
20000864:	f04f 0200 	mov.w	r2, #0
20000868:	f04f 0300 	mov.w	r3, #0
2000086c:	e9cd 2300 	strd	r2, r3, [sp]
20000870:	f04f 0200 	mov.w	r2, #0
20000874:	f04f 0300 	mov.w	r3, #0
20000878:	e9cd 2302 	strd	r2, r3, [sp, #8]
2000087c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
20000880:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
20000884:	f7ff ff60 	bl	20000748 <calculateSquaredDistance>
20000888:	4602      	mov	r2, r0
2000088a:	460b      	mov	r3, r1
2000088c:	f04f 0100 	mov.w	r1, #0
20000890:	460e      	mov	r6, r1
20000892:	4620      	mov	r0, r4
20000894:	4629      	mov	r1, r5
20000896:	f001 fbad 	bl	20001ff4 <__aeabi_dcmpgt>
2000089a:	4603      	mov	r3, r0
2000089c:	2b00      	cmp	r3, #0
2000089e:	d002      	beq.n	200008a6 <calculateMotorDir+0xf6>
200008a0:	f04f 0301 	mov.w	r3, #1
200008a4:	461e      	mov	r6, r3
200008a6:	b2f3      	uxtb	r3, r6
200008a8:	2b00      	cmp	r3, #0
200008aa:	d002      	beq.n	200008b2 <calculateMotorDir+0x102>
			calculateSquaredDistance(targetX, targetY, 0.0, 0.0)) {
			return CCW;
200008ac:	f04f 0301 	mov.w	r3, #1
200008b0:	e001      	b.n	200008b6 <calculateMotorDir+0x106>
		}
		else {
			return CW;
200008b2:	f04f 0302 	mov.w	r3, #2
		}
	}
	return -1;	//Should never be here
}
200008b6:	4618      	mov	r0, r3
200008b8:	f107 0714 	add.w	r7, r7, #20
200008bc:	46bd      	mov	sp, r7
200008be:	bdf0      	pop	{r4, r5, r6, r7, pc}
200008c0:	e147ae14 	.word	0xe147ae14
200008c4:	4054f47a 	.word	0x4054f47a

200008c8 <motorLeft>:
double thres = .0035;
double ratio;
//////////////////////////////////////////////////////////////////////////////////////////////////////////
///////////////////////////////////////// TIMER //////////////////////////////////////////////////////////

void motorLeft(int dir) {
200008c8:	b580      	push	{r7, lr}
200008ca:	b082      	sub	sp, #8
200008cc:	af00      	add	r7, sp, #0
200008ce:	6078      	str	r0, [r7, #4]
	step(dir, NO);
200008d0:	6878      	ldr	r0, [r7, #4]
200008d2:	f04f 0100 	mov.w	r1, #0
200008d6:	f000 fe39 	bl	2000154c <step>
	if(dir == CW){
200008da:	687b      	ldr	r3, [r7, #4]
200008dc:	2b02      	cmp	r3, #2
200008de:	d117      	bne.n	20000910 <motorLeft+0x48>
		RadiusLeft = RadiusLeft + 3.8*1.8/360/16;
200008e0:	f642 53f0 	movw	r3, #11760	; 0x2df0
200008e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e8:	e9d3 2300 	ldrd	r2, r3, [r3]
200008ec:	4610      	mov	r0, r2
200008ee:	4619      	mov	r1, r3
200008f0:	a31d      	add	r3, pc, #116	; (adr r3, 20000968 <motorLeft+0xa0>)
200008f2:	e9d3 2300 	ldrd	r2, r3, [r3]
200008f6:	f000 ff3b 	bl	20001770 <__adddf3>
200008fa:	4602      	mov	r2, r0
200008fc:	460b      	mov	r3, r1
200008fe:	4610      	mov	r0, r2
20000900:	4619      	mov	r1, r3
20000902:	f642 53f0 	movw	r3, #11760	; 0x2df0
20000906:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000090a:	e9c3 0100 	strd	r0, r1, [r3]
2000090e:	e019      	b.n	20000944 <motorLeft+0x7c>
	}
	else if(dir == CCW){
20000910:	687b      	ldr	r3, [r7, #4]
20000912:	2b01      	cmp	r3, #1
20000914:	d116      	bne.n	20000944 <motorLeft+0x7c>
		RadiusLeft = RadiusLeft - 3.8*1.8/360/16;
20000916:	f642 53f0 	movw	r3, #11760	; 0x2df0
2000091a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000091e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000922:	4610      	mov	r0, r2
20000924:	4619      	mov	r1, r3
20000926:	a310      	add	r3, pc, #64	; (adr r3, 20000968 <motorLeft+0xa0>)
20000928:	e9d3 2300 	ldrd	r2, r3, [r3]
2000092c:	f000 ff1e 	bl	2000176c <__aeabi_dsub>
20000930:	4602      	mov	r2, r0
20000932:	460b      	mov	r3, r1
20000934:	4610      	mov	r0, r2
20000936:	4619      	mov	r1, r3
20000938:	f642 53f0 	movw	r3, #11760	; 0x2df0
2000093c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000940:	e9c3 0100 	strd	r0, r1, [r3]
	}
	++counter;
20000944:	f642 53d8 	movw	r3, #11736	; 0x2dd8
20000948:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000094c:	681b      	ldr	r3, [r3, #0]
2000094e:	f103 0201 	add.w	r2, r3, #1
20000952:	f642 53d8 	movw	r3, #11736	; 0x2dd8
20000956:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000095a:	601a      	str	r2, [r3, #0]
}
2000095c:	f107 0708 	add.w	r7, r7, #8
20000960:	46bd      	mov	sp, r7
20000962:	bd80      	pop	{r7, pc}
20000964:	f3af 8000 	nop.w
20000968:	6a7ef9db 	.word	0x6a7ef9db
2000096c:	3f5374bc 	.word	0x3f5374bc

20000970 <motorRight>:
void motorRight(int dir) {
20000970:	b580      	push	{r7, lr}
20000972:	b082      	sub	sp, #8
20000974:	af00      	add	r7, sp, #0
20000976:	6078      	str	r0, [r7, #4]
	step(NO, dir);
20000978:	f04f 0000 	mov.w	r0, #0
2000097c:	6879      	ldr	r1, [r7, #4]
2000097e:	f000 fde5 	bl	2000154c <step>
	if(dir == CCW){
20000982:	687b      	ldr	r3, [r7, #4]
20000984:	2b01      	cmp	r3, #1
20000986:	d117      	bne.n	200009b8 <motorRight+0x48>
		RadiusRight = RadiusRight + 3.8*1.8/360/16;
20000988:	f242 43d8 	movw	r3, #9432	; 0x24d8
2000098c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000990:	e9d3 2300 	ldrd	r2, r3, [r3]
20000994:	4610      	mov	r0, r2
20000996:	4619      	mov	r1, r3
20000998:	a31d      	add	r3, pc, #116	; (adr r3, 20000a10 <motorRight+0xa0>)
2000099a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000099e:	f000 fee7 	bl	20001770 <__adddf3>
200009a2:	4602      	mov	r2, r0
200009a4:	460b      	mov	r3, r1
200009a6:	4610      	mov	r0, r2
200009a8:	4619      	mov	r1, r3
200009aa:	f242 43d8 	movw	r3, #9432	; 0x24d8
200009ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009b2:	e9c3 0100 	strd	r0, r1, [r3]
200009b6:	e019      	b.n	200009ec <motorRight+0x7c>
	}
	else if(dir == CW){
200009b8:	687b      	ldr	r3, [r7, #4]
200009ba:	2b02      	cmp	r3, #2
200009bc:	d116      	bne.n	200009ec <motorRight+0x7c>
		RadiusRight = RadiusRight - 3.8*1.8/360/16;
200009be:	f242 43d8 	movw	r3, #9432	; 0x24d8
200009c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009c6:	e9d3 2300 	ldrd	r2, r3, [r3]
200009ca:	4610      	mov	r0, r2
200009cc:	4619      	mov	r1, r3
200009ce:	a310      	add	r3, pc, #64	; (adr r3, 20000a10 <motorRight+0xa0>)
200009d0:	e9d3 2300 	ldrd	r2, r3, [r3]
200009d4:	f000 feca 	bl	2000176c <__aeabi_dsub>
200009d8:	4602      	mov	r2, r0
200009da:	460b      	mov	r3, r1
200009dc:	4610      	mov	r0, r2
200009de:	4619      	mov	r1, r3
200009e0:	f242 43d8 	movw	r3, #9432	; 0x24d8
200009e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009e8:	e9c3 0100 	strd	r0, r1, [r3]
	}
	++counter;
200009ec:	f642 53d8 	movw	r3, #11736	; 0x2dd8
200009f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009f4:	681b      	ldr	r3, [r3, #0]
200009f6:	f103 0201 	add.w	r2, r3, #1
200009fa:	f642 53d8 	movw	r3, #11736	; 0x2dd8
200009fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a02:	601a      	str	r2, [r3, #0]
}
20000a04:	f107 0708 	add.w	r7, r7, #8
20000a08:	46bd      	mov	sp, r7
20000a0a:	bd80      	pop	{r7, pc}
20000a0c:	f3af 8000 	nop.w
20000a10:	6a7ef9db 	.word	0x6a7ef9db
20000a14:	3f5374bc 	.word	0x3f5374bc

20000a18 <start_hardware_timer1>:

//used to initialize hardware
void start_hardware_timer1(){
20000a18:	b580      	push	{r7, lr}
20000a1a:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
20000a1c:	f04f 0000 	mov.w	r0, #0
20000a20:	f7ff fd96 	bl	20000550 <MSS_TIM1_init>

	MSS_TIM1_load_immediate(period);
20000a24:	f242 3384 	movw	r3, #9092	; 0x2384
20000a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a2c:	681b      	ldr	r3, [r3, #0]
20000a2e:	4618      	mov	r0, r3
20000a30:	f7ff fdde 	bl	200005f0 <MSS_TIM1_load_immediate>
	MSS_TIM1_start();
20000a34:	f7ff fdce 	bl	200005d4 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
20000a38:	f7ff fdea 	bl	20000610 <MSS_TIM1_enable_irq>
}
20000a3c:	bd80      	pop	{r7, pc}
20000a3e:	bf00      	nop

20000a40 <start_hardware_timer2>:

void start_hardware_timer2(){
20000a40:	b580      	push	{r7, lr}
20000a42:	af00      	add	r7, sp, #0
	MSS_TIM2_init(MSS_TIMER_PERIODIC_MODE);
20000a44:	f04f 0000 	mov.w	r0, #0
20000a48:	f7ff fe00 	bl	2000064c <MSS_TIM2_init>

	MSS_TIM2_load_immediate(period * ratio);
20000a4c:	f242 3384 	movw	r3, #9092	; 0x2384
20000a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a54:	681b      	ldr	r3, [r3, #0]
20000a56:	4618      	mov	r0, r3
20000a58:	f000 ffd6 	bl	20001a08 <__aeabi_i2d>
20000a5c:	f642 53e0 	movw	r3, #11744	; 0x2de0
20000a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a64:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a68:	f001 f834 	bl	20001ad4 <__aeabi_dmul>
20000a6c:	4602      	mov	r2, r0
20000a6e:	460b      	mov	r3, r1
20000a70:	4610      	mov	r0, r2
20000a72:	4619      	mov	r1, r3
20000a74:	f001 fac8 	bl	20002008 <__aeabi_d2uiz>
20000a78:	4603      	mov	r3, r0
20000a7a:	4618      	mov	r0, r3
20000a7c:	f7ff fe36 	bl	200006ec <MSS_TIM2_load_immediate>
	MSS_TIM2_start();
20000a80:	f7ff fe26 	bl	200006d0 <MSS_TIM2_start>
	MSS_TIM2_enable_irq();
20000a84:	f7ff fe42 	bl	2000070c <MSS_TIM2_enable_irq>
}
20000a88:	bd80      	pop	{r7, pc}
20000a8a:	bf00      	nop

20000a8c <Timer1_IRQHandler>:

void Timer1_IRQHandler( void ){
20000a8c:	b580      	push	{r7, lr}
20000a8e:	af00      	add	r7, sp, #0
	motorLeft(dirLeft);
20000a90:	f242 337c 	movw	r3, #9084	; 0x237c
20000a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a98:	681b      	ldr	r3, [r3, #0]
20000a9a:	4618      	mov	r0, r3
20000a9c:	f7ff ff14 	bl	200008c8 <motorLeft>

	MSS_TIM1_clear_irq();
20000aa0:	f7ff fdc6 	bl	20000630 <MSS_TIM1_clear_irq>
	MSS_TIM1_load_immediate(period);
20000aa4:	f242 3384 	movw	r3, #9092	; 0x2384
20000aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aac:	681b      	ldr	r3, [r3, #0]
20000aae:	4618      	mov	r0, r3
20000ab0:	f7ff fd9e 	bl	200005f0 <MSS_TIM1_load_immediate>
	MSS_TIM1_start();
20000ab4:	f7ff fd8e 	bl	200005d4 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
20000ab8:	f7ff fdaa 	bl	20000610 <MSS_TIM1_enable_irq>
}
20000abc:	bd80      	pop	{r7, pc}
20000abe:	bf00      	nop

20000ac0 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
20000ac0:	b580      	push	{r7, lr}
20000ac2:	af00      	add	r7, sp, #0
	motorRight(dirRight);
20000ac4:	f242 3380 	movw	r3, #9088	; 0x2380
20000ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000acc:	681b      	ldr	r3, [r3, #0]
20000ace:	4618      	mov	r0, r3
20000ad0:	f7ff ff4e 	bl	20000970 <motorRight>

	MSS_TIM2_clear_irq();
20000ad4:	f7ff fe2a 	bl	2000072c <MSS_TIM2_clear_irq>
	MSS_TIM2_load_immediate(period * ratio);
20000ad8:	f242 3384 	movw	r3, #9092	; 0x2384
20000adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae0:	681b      	ldr	r3, [r3, #0]
20000ae2:	4618      	mov	r0, r3
20000ae4:	f000 ff90 	bl	20001a08 <__aeabi_i2d>
20000ae8:	f642 53e0 	movw	r3, #11744	; 0x2de0
20000aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af0:	e9d3 2300 	ldrd	r2, r3, [r3]
20000af4:	f000 ffee 	bl	20001ad4 <__aeabi_dmul>
20000af8:	4602      	mov	r2, r0
20000afa:	460b      	mov	r3, r1
20000afc:	4610      	mov	r0, r2
20000afe:	4619      	mov	r1, r3
20000b00:	f001 fa82 	bl	20002008 <__aeabi_d2uiz>
20000b04:	4603      	mov	r3, r0
20000b06:	4618      	mov	r0, r3
20000b08:	f7ff fdf0 	bl	200006ec <MSS_TIM2_load_immediate>
	MSS_TIM2_start();
20000b0c:	f7ff fde0 	bl	200006d0 <MSS_TIM2_start>
	MSS_TIM2_enable_irq();
20000b10:	f7ff fdfc 	bl	2000070c <MSS_TIM2_enable_irq>
}
20000b14:	bd80      	pop	{r7, pc}
20000b16:	bf00      	nop

20000b18 <interfaceConfig>:

//////////////////////////////////////////////////////////////////////////////////////////////////////////////
///////////////////////////////////////// INTERFACE //////////////////////////////////////////////////////////

void interfaceConfig(double height, double width){
20000b18:	b5b0      	push	{r4, r5, r7, lr}
20000b1a:	b084      	sub	sp, #16
20000b1c:	af00      	add	r7, sp, #0
20000b1e:	e9c7 0102 	strd	r0, r1, [r7, #8]
20000b22:	e9c7 2300 	strd	r2, r3, [r7]
	boardHeight = height;
20000b26:	f642 53d0 	movw	r3, #11728	; 0x2dd0
20000b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
20000b32:	e9c3 0100 	strd	r0, r1, [r3]
	boardWidth = width;
20000b36:	f242 43d0 	movw	r3, #9424	; 0x24d0
20000b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b3e:	e9d7 0100 	ldrd	r0, r1, [r7]
20000b42:	e9c3 0100 	strd	r0, r1, [r3]

	xPos = boardWidth/2;
20000b46:	f242 43d0 	movw	r3, #9424	; 0x24d0
20000b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b52:	4610      	mov	r0, r2
20000b54:	4619      	mov	r1, r3
20000b56:	f04f 0200 	mov.w	r2, #0
20000b5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
20000b5e:	f001 f8e3 	bl	20001d28 <__aeabi_ddiv>
20000b62:	4602      	mov	r2, r0
20000b64:	460b      	mov	r3, r1
20000b66:	4610      	mov	r0, r2
20000b68:	4619      	mov	r1, r3
20000b6a:	f642 53e8 	movw	r3, #11752	; 0x2de8
20000b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b72:	e9c3 0100 	strd	r0, r1, [r3]
	yPos = boardHeight/2;
20000b76:	f642 53d0 	movw	r3, #11728	; 0x2dd0
20000b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b82:	4610      	mov	r0, r2
20000b84:	4619      	mov	r1, r3
20000b86:	f04f 0200 	mov.w	r2, #0
20000b8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
20000b8e:	f001 f8cb 	bl	20001d28 <__aeabi_ddiv>
20000b92:	4602      	mov	r2, r0
20000b94:	460b      	mov	r3, r1
20000b96:	4610      	mov	r0, r2
20000b98:	4619      	mov	r1, r3
20000b9a:	f242 43e0 	movw	r3, #9440	; 0x24e0
20000b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ba2:	e9c3 0100 	strd	r0, r1, [r3]

	RadiusLeft = sqrt(pow(xPos, 2) + pow(yPos, 2));
20000ba6:	f642 53e8 	movw	r3, #11752	; 0x2de8
20000baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bae:	e9d3 2300 	ldrd	r2, r3, [r3]
20000bb2:	4610      	mov	r0, r2
20000bb4:	4619      	mov	r1, r3
20000bb6:	f000 ff8d 	bl	20001ad4 <__aeabi_dmul>
20000bba:	4602      	mov	r2, r0
20000bbc:	460b      	mov	r3, r1
20000bbe:	4614      	mov	r4, r2
20000bc0:	461d      	mov	r5, r3
20000bc2:	f242 43e0 	movw	r3, #9440	; 0x24e0
20000bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bca:	e9d3 2300 	ldrd	r2, r3, [r3]
20000bce:	4610      	mov	r0, r2
20000bd0:	4619      	mov	r1, r3
20000bd2:	f000 ff7f 	bl	20001ad4 <__aeabi_dmul>
20000bd6:	4602      	mov	r2, r0
20000bd8:	460b      	mov	r3, r1
20000bda:	4620      	mov	r0, r4
20000bdc:	4629      	mov	r1, r5
20000bde:	f000 fdc7 	bl	20001770 <__adddf3>
20000be2:	4602      	mov	r2, r0
20000be4:	460b      	mov	r3, r1
20000be6:	4610      	mov	r0, r2
20000be8:	4619      	mov	r1, r3
20000bea:	f001 fa5b 	bl	200020a4 <sqrt>
20000bee:	f642 53f0 	movw	r3, #11760	; 0x2df0
20000bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bf6:	e9c3 0100 	strd	r0, r1, [r3]
	RadiusRight = sqrt(pow(boardWidth - xPos, 2) + pow(yPos, 2));
20000bfa:	f242 43d0 	movw	r3, #9424	; 0x24d0
20000bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c02:	e9d3 0100 	ldrd	r0, r1, [r3]
20000c06:	f642 53e8 	movw	r3, #11752	; 0x2de8
20000c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c12:	f000 fdab 	bl	2000176c <__aeabi_dsub>
20000c16:	4602      	mov	r2, r0
20000c18:	460b      	mov	r3, r1
20000c1a:	4610      	mov	r0, r2
20000c1c:	4619      	mov	r1, r3
20000c1e:	f000 ff59 	bl	20001ad4 <__aeabi_dmul>
20000c22:	4602      	mov	r2, r0
20000c24:	460b      	mov	r3, r1
20000c26:	4614      	mov	r4, r2
20000c28:	461d      	mov	r5, r3
20000c2a:	f242 43e0 	movw	r3, #9440	; 0x24e0
20000c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c32:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c36:	4610      	mov	r0, r2
20000c38:	4619      	mov	r1, r3
20000c3a:	f000 ff4b 	bl	20001ad4 <__aeabi_dmul>
20000c3e:	4602      	mov	r2, r0
20000c40:	460b      	mov	r3, r1
20000c42:	4620      	mov	r0, r4
20000c44:	4629      	mov	r1, r5
20000c46:	f000 fd93 	bl	20001770 <__adddf3>
20000c4a:	4602      	mov	r2, r0
20000c4c:	460b      	mov	r3, r1
20000c4e:	4610      	mov	r0, r2
20000c50:	4619      	mov	r1, r3
20000c52:	f001 fa27 	bl	200020a4 <sqrt>
20000c56:	f242 43d8 	movw	r3, #9432	; 0x24d8
20000c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c5e:	e9c3 0100 	strd	r0, r1, [r3]

	counter = 0;
20000c62:	f642 53d8 	movw	r3, #11736	; 0x2dd8
20000c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c6a:	f04f 0200 	mov.w	r2, #0
20000c6e:	601a      	str	r2, [r3, #0]
}
20000c70:	f107 0710 	add.w	r7, r7, #16
20000c74:	46bd      	mov	sp, r7
20000c76:	bdb0      	pop	{r4, r5, r7, pc}

20000c78 <makeLine>:

void makeLine(double relX, double relY){
20000c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20000c7c:	b0a1      	sub	sp, #132	; 0x84
20000c7e:	af06      	add	r7, sp, #24
20000c80:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
20000c84:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double endX = relX + xPos;
20000c88:	f642 53e8 	movw	r3, #11752	; 0x2de8
20000c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c90:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c94:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
20000c98:	f000 fd6a 	bl	20001770 <__adddf3>
20000c9c:	4602      	mov	r2, r0
20000c9e:	460b      	mov	r3, r1
20000ca0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	double endY = relY + yPos;
20000ca4:	f242 43e0 	movw	r3, #9440	; 0x24e0
20000ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cac:	e9d3 2300 	ldrd	r2, r3, [r3]
20000cb0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
20000cb4:	f000 fd5c 	bl	20001770 <__adddf3>
20000cb8:	4602      	mov	r2, r0
20000cba:	460b      	mov	r3, r1
20000cbc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	int dirL = calculateMotorDir(xPos, yPos, endX, endY, 0);
20000cc0:	f642 53e8 	movw	r3, #11752	; 0x2de8
20000cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc8:	e9d3 0100 	ldrd	r0, r1, [r3]
20000ccc:	f242 43e0 	movw	r3, #9440	; 0x24e0
20000cd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd4:	e9d3 4500 	ldrd	r4, r5, [r3]
20000cd8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
20000cdc:	e9cd 2300 	strd	r2, r3, [sp]
20000ce0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
20000ce4:	e9cd 2302 	strd	r2, r3, [sp, #8]
20000ce8:	f04f 0300 	mov.w	r3, #0
20000cec:	9304      	str	r3, [sp, #16]
20000cee:	4622      	mov	r2, r4
20000cf0:	462b      	mov	r3, r5
20000cf2:	f7ff fd5d 	bl	200007b0 <calculateMotorDir>
20000cf6:	4603      	mov	r3, r0
20000cf8:	643b      	str	r3, [r7, #64]	; 0x40
	int dirR = calculateMotorDir(xPos, yPos, endX, endY, 1);
20000cfa:	f642 53e8 	movw	r3, #11752	; 0x2de8
20000cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d02:	e9d3 0100 	ldrd	r0, r1, [r3]
20000d06:	f242 43e0 	movw	r3, #9440	; 0x24e0
20000d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d0e:	e9d3 4500 	ldrd	r4, r5, [r3]
20000d12:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
20000d16:	e9cd 2300 	strd	r2, r3, [sp]
20000d1a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
20000d1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
20000d22:	f04f 0301 	mov.w	r3, #1
20000d26:	9304      	str	r3, [sp, #16]
20000d28:	4622      	mov	r2, r4
20000d2a:	462b      	mov	r3, r5
20000d2c:	f7ff fd40 	bl	200007b0 <calculateMotorDir>
20000d30:	4603      	mov	r3, r0
20000d32:	647b      	str	r3, [r7, #68]	; 0x44
	while(1){
		dirLeft = dirL;
20000d34:	f242 337c 	movw	r3, #9084	; 0x237c
20000d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
20000d3e:	601a      	str	r2, [r3, #0]
		dirRight = dirR;
20000d40:	f242 3380 	movw	r3, #9088	; 0x2380
20000d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
20000d4a:	601a      	str	r2, [r3, #0]
		double newRL = sqrt(pow(endX, 2) + pow(endY, 2));
20000d4c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
20000d50:	4610      	mov	r0, r2
20000d52:	4619      	mov	r1, r3
20000d54:	f000 febe 	bl	20001ad4 <__aeabi_dmul>
20000d58:	4602      	mov	r2, r0
20000d5a:	460b      	mov	r3, r1
20000d5c:	4614      	mov	r4, r2
20000d5e:	461d      	mov	r5, r3
20000d60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
20000d64:	4610      	mov	r0, r2
20000d66:	4619      	mov	r1, r3
20000d68:	f000 feb4 	bl	20001ad4 <__aeabi_dmul>
20000d6c:	4602      	mov	r2, r0
20000d6e:	460b      	mov	r3, r1
20000d70:	4620      	mov	r0, r4
20000d72:	4629      	mov	r1, r5
20000d74:	f000 fcfc 	bl	20001770 <__adddf3>
20000d78:	4602      	mov	r2, r0
20000d7a:	460b      	mov	r3, r1
20000d7c:	4610      	mov	r0, r2
20000d7e:	4619      	mov	r1, r3
20000d80:	f001 f990 	bl	200020a4 <sqrt>
20000d84:	4602      	mov	r2, r0
20000d86:	460b      	mov	r3, r1
20000d88:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		double newRR = sqrt(pow(boardWidth - endX, 2) + pow(endY, 2));
20000d8c:	f242 43d0 	movw	r3, #9424	; 0x24d0
20000d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d94:	e9d3 2300 	ldrd	r2, r3, [r3]
20000d98:	4610      	mov	r0, r2
20000d9a:	4619      	mov	r1, r3
20000d9c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
20000da0:	f000 fce4 	bl	2000176c <__aeabi_dsub>
20000da4:	4602      	mov	r2, r0
20000da6:	460b      	mov	r3, r1
20000da8:	4610      	mov	r0, r2
20000daa:	4619      	mov	r1, r3
20000dac:	f000 fe92 	bl	20001ad4 <__aeabi_dmul>
20000db0:	4602      	mov	r2, r0
20000db2:	460b      	mov	r3, r1
20000db4:	4614      	mov	r4, r2
20000db6:	461d      	mov	r5, r3
20000db8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
20000dbc:	4610      	mov	r0, r2
20000dbe:	4619      	mov	r1, r3
20000dc0:	f000 fe88 	bl	20001ad4 <__aeabi_dmul>
20000dc4:	4602      	mov	r2, r0
20000dc6:	460b      	mov	r3, r1
20000dc8:	4620      	mov	r0, r4
20000dca:	4629      	mov	r1, r5
20000dcc:	f000 fcd0 	bl	20001770 <__adddf3>
20000dd0:	4602      	mov	r2, r0
20000dd2:	460b      	mov	r3, r1
20000dd4:	4610      	mov	r0, r2
20000dd6:	4619      	mov	r1, r3
20000dd8:	f001 f964 	bl	200020a4 <sqrt>
20000ddc:	4602      	mov	r2, r0
20000dde:	460b      	mov	r3, r1
20000de0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		double rateChangeL = RadiusLeft - newRL;
20000de4:	f642 53f0 	movw	r3, #11760	; 0x2df0
20000de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dec:	e9d3 2300 	ldrd	r2, r3, [r3]
20000df0:	4610      	mov	r0, r2
20000df2:	4619      	mov	r1, r3
20000df4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
20000df8:	f000 fcb8 	bl	2000176c <__aeabi_dsub>
20000dfc:	4602      	mov	r2, r0
20000dfe:	460b      	mov	r3, r1
20000e00:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
		double rateChangeR = RadiusRight - newRR;
20000e04:	f242 43d8 	movw	r3, #9432	; 0x24d8
20000e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000e10:	4610      	mov	r0, r2
20000e12:	4619      	mov	r1, r3
20000e14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
20000e18:	f000 fca8 	bl	2000176c <__aeabi_dsub>
20000e1c:	4602      	mov	r2, r0
20000e1e:	460b      	mov	r3, r1
20000e20:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
		if(rateChangeL < 0) rateChangeL = rateChangeL * -1;
20000e24:	f04f 0300 	mov.w	r3, #0
20000e28:	461c      	mov	r4, r3
20000e2a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
20000e2e:	f04f 0200 	mov.w	r2, #0
20000e32:	f04f 0300 	mov.w	r3, #0
20000e36:	f001 f8bf 	bl	20001fb8 <__aeabi_dcmplt>
20000e3a:	4603      	mov	r3, r0
20000e3c:	2b00      	cmp	r3, #0
20000e3e:	d002      	beq.n	20000e46 <makeLine+0x1ce>
20000e40:	f04f 0301 	mov.w	r3, #1
20000e44:	461c      	mov	r4, r3
20000e46:	b2e3      	uxtb	r3, r4
20000e48:	2b00      	cmp	r3, #0
20000e4a:	d005      	beq.n	20000e58 <makeLine+0x1e0>
20000e4c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
20000e4e:	65bb      	str	r3, [r7, #88]	; 0x58
20000e50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
20000e52:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
20000e56:	65fb      	str	r3, [r7, #92]	; 0x5c
		if(rateChangeR < 0) rateChangeR = rateChangeR * -1;
20000e58:	f04f 0300 	mov.w	r3, #0
20000e5c:	461c      	mov	r4, r3
20000e5e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
20000e62:	f04f 0200 	mov.w	r2, #0
20000e66:	f04f 0300 	mov.w	r3, #0
20000e6a:	f001 f8a5 	bl	20001fb8 <__aeabi_dcmplt>
20000e6e:	4603      	mov	r3, r0
20000e70:	2b00      	cmp	r3, #0
20000e72:	d002      	beq.n	20000e7a <makeLine+0x202>
20000e74:	f04f 0301 	mov.w	r3, #1
20000e78:	461c      	mov	r4, r3
20000e7a:	b2e3      	uxtb	r3, r4
20000e7c:	2b00      	cmp	r3, #0
20000e7e:	d005      	beq.n	20000e8c <makeLine+0x214>
20000e80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
20000e82:	663b      	str	r3, [r7, #96]	; 0x60
20000e84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
20000e86:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
20000e8a:	667b      	str	r3, [r7, #100]	; 0x64
		ratio = rateChangeL/rateChangeR;
20000e8c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
20000e90:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
20000e94:	f000 ff48 	bl	20001d28 <__aeabi_ddiv>
20000e98:	4602      	mov	r2, r0
20000e9a:	460b      	mov	r3, r1
20000e9c:	4610      	mov	r0, r2
20000e9e:	4619      	mov	r1, r3
20000ea0:	f642 53e0 	movw	r3, #11744	; 0x2de0
20000ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ea8:	e9c3 0100 	strd	r0, r1, [r3]

		if(fabs(newRL - RadiusLeft) <= thres && fabs(newRR - RadiusRight) > thres){
20000eac:	f642 53f0 	movw	r3, #11760	; 0x2df0
20000eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
20000eb8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
20000ebc:	f000 fc56 	bl	2000176c <__aeabi_dsub>
20000ec0:	4602      	mov	r2, r0
20000ec2:	460b      	mov	r3, r1
20000ec4:	4611      	mov	r1, r2
20000ec6:	6039      	str	r1, [r7, #0]
20000ec8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
20000ecc:	6079      	str	r1, [r7, #4]
20000ece:	f242 3388 	movw	r3, #9096	; 0x2388
20000ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed6:	e9d3 4500 	ldrd	r4, r5, [r3]
20000eda:	f04f 0300 	mov.w	r3, #0
20000ede:	461e      	mov	r6, r3
20000ee0:	e9d7 0100 	ldrd	r0, r1, [r7]
20000ee4:	4622      	mov	r2, r4
20000ee6:	462b      	mov	r3, r5
20000ee8:	f001 f870 	bl	20001fcc <__aeabi_dcmple>
20000eec:	4603      	mov	r3, r0
20000eee:	2b00      	cmp	r3, #0
20000ef0:	d002      	beq.n	20000ef8 <makeLine+0x280>
20000ef2:	f04f 0301 	mov.w	r3, #1
20000ef6:	461e      	mov	r6, r3
20000ef8:	b2f3      	uxtb	r3, r6
20000efa:	2b00      	cmp	r3, #0
20000efc:	d03c      	beq.n	20000f78 <makeLine+0x300>
20000efe:	f242 43d8 	movw	r3, #9432	; 0x24d8
20000f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f06:	e9d3 2300 	ldrd	r2, r3, [r3]
20000f0a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
20000f0e:	f000 fc2d 	bl	2000176c <__aeabi_dsub>
20000f12:	4602      	mov	r2, r0
20000f14:	460b      	mov	r3, r1
20000f16:	4611      	mov	r1, r2
20000f18:	60b9      	str	r1, [r7, #8]
20000f1a:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
20000f1e:	60f9      	str	r1, [r7, #12]
20000f20:	f242 3388 	movw	r3, #9096	; 0x2388
20000f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f28:	e9d3 4500 	ldrd	r4, r5, [r3]
20000f2c:	f04f 0300 	mov.w	r3, #0
20000f30:	461e      	mov	r6, r3
20000f32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
20000f36:	4622      	mov	r2, r4
20000f38:	462b      	mov	r3, r5
20000f3a:	f001 f85b 	bl	20001ff4 <__aeabi_dcmpgt>
20000f3e:	4603      	mov	r3, r0
20000f40:	2b00      	cmp	r3, #0
20000f42:	d002      	beq.n	20000f4a <makeLine+0x2d2>
20000f44:	f04f 0301 	mov.w	r3, #1
20000f48:	461e      	mov	r6, r3
20000f4a:	b2f3      	uxtb	r3, r6
20000f4c:	2b00      	cmp	r3, #0
20000f4e:	d013      	beq.n	20000f78 <makeLine+0x300>
			dirLeft = NO;
20000f50:	f242 337c 	movw	r3, #9084	; 0x237c
20000f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f58:	f04f 0200 	mov.w	r2, #0
20000f5c:	601a      	str	r2, [r3, #0]
			ratio = 1;
20000f5e:	f642 53e0 	movw	r3, #11744	; 0x2de0
20000f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f66:	f04f 0000 	mov.w	r0, #0
20000f6a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
20000f6e:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
20000f72:	e9c3 0100 	strd	r0, r1, [r3]
		double rateChangeR = RadiusRight - newRR;
		if(rateChangeL < 0) rateChangeL = rateChangeL * -1;
		if(rateChangeR < 0) rateChangeR = rateChangeR * -1;
		ratio = rateChangeL/rateChangeR;

		if(fabs(newRL - RadiusLeft) <= thres && fabs(newRR - RadiusRight) > thres){
20000f76:	e133      	b.n	200011e0 <makeLine+0x568>
			dirLeft = NO;
			ratio = 1;
		}
		else if(fabs(newRL - RadiusLeft) > thres && fabs(newRR - RadiusRight) <= thres){
20000f78:	f642 53f0 	movw	r3, #11760	; 0x2df0
20000f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f80:	e9d3 2300 	ldrd	r2, r3, [r3]
20000f84:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
20000f88:	f000 fbf0 	bl	2000176c <__aeabi_dsub>
20000f8c:	4602      	mov	r2, r0
20000f8e:	460b      	mov	r3, r1
20000f90:	4611      	mov	r1, r2
20000f92:	6139      	str	r1, [r7, #16]
20000f94:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
20000f98:	6179      	str	r1, [r7, #20]
20000f9a:	f242 3388 	movw	r3, #9096	; 0x2388
20000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa2:	e9d3 4500 	ldrd	r4, r5, [r3]
20000fa6:	f04f 0300 	mov.w	r3, #0
20000faa:	461e      	mov	r6, r3
20000fac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
20000fb0:	4622      	mov	r2, r4
20000fb2:	462b      	mov	r3, r5
20000fb4:	f001 f81e 	bl	20001ff4 <__aeabi_dcmpgt>
20000fb8:	4603      	mov	r3, r0
20000fba:	2b00      	cmp	r3, #0
20000fbc:	d002      	beq.n	20000fc4 <makeLine+0x34c>
20000fbe:	f04f 0301 	mov.w	r3, #1
20000fc2:	461e      	mov	r6, r3
20000fc4:	b2f3      	uxtb	r3, r6
20000fc6:	2b00      	cmp	r3, #0
20000fc8:	d03c      	beq.n	20001044 <makeLine+0x3cc>
20000fca:	f242 43d8 	movw	r3, #9432	; 0x24d8
20000fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
20000fd6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
20000fda:	f000 fbc7 	bl	2000176c <__aeabi_dsub>
20000fde:	4602      	mov	r2, r0
20000fe0:	460b      	mov	r3, r1
20000fe2:	4611      	mov	r1, r2
20000fe4:	61b9      	str	r1, [r7, #24]
20000fe6:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
20000fea:	61f9      	str	r1, [r7, #28]
20000fec:	f242 3388 	movw	r3, #9096	; 0x2388
20000ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff4:	e9d3 4500 	ldrd	r4, r5, [r3]
20000ff8:	f04f 0300 	mov.w	r3, #0
20000ffc:	461e      	mov	r6, r3
20000ffe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
20001002:	4622      	mov	r2, r4
20001004:	462b      	mov	r3, r5
20001006:	f000 ffe1 	bl	20001fcc <__aeabi_dcmple>
2000100a:	4603      	mov	r3, r0
2000100c:	2b00      	cmp	r3, #0
2000100e:	d002      	beq.n	20001016 <makeLine+0x39e>
20001010:	f04f 0301 	mov.w	r3, #1
20001014:	461e      	mov	r6, r3
20001016:	b2f3      	uxtb	r3, r6
20001018:	2b00      	cmp	r3, #0
2000101a:	d013      	beq.n	20001044 <makeLine+0x3cc>
			dirRight = NO;
2000101c:	f242 3380 	movw	r3, #9088	; 0x2380
20001020:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001024:	f04f 0200 	mov.w	r2, #0
20001028:	601a      	str	r2, [r3, #0]
			ratio = 1;
2000102a:	f642 53e0 	movw	r3, #11744	; 0x2de0
2000102e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001032:	f04f 0000 	mov.w	r0, #0
20001036:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
2000103a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
2000103e:	e9c3 0100 	strd	r0, r1, [r3]

		if(fabs(newRL - RadiusLeft) <= thres && fabs(newRR - RadiusRight) > thres){
			dirLeft = NO;
			ratio = 1;
		}
		else if(fabs(newRL - RadiusLeft) > thres && fabs(newRR - RadiusRight) <= thres){
20001042:	e0cd      	b.n	200011e0 <makeLine+0x568>
			dirRight = NO;
			ratio = 1;
		}
		else if(fabs(newRL - RadiusLeft) <= thres && fabs(newRR - RadiusRight) <= thres) {
20001044:	f642 53f0 	movw	r3, #11760	; 0x2df0
20001048:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000104c:	e9d3 2300 	ldrd	r2, r3, [r3]
20001050:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
20001054:	f000 fb8a 	bl	2000176c <__aeabi_dsub>
20001058:	4602      	mov	r2, r0
2000105a:	460b      	mov	r3, r1
2000105c:	4692      	mov	sl, r2
2000105e:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
20001062:	f242 3388 	movw	r3, #9096	; 0x2388
20001066:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000106a:	e9d3 4500 	ldrd	r4, r5, [r3]
2000106e:	f04f 0300 	mov.w	r3, #0
20001072:	461e      	mov	r6, r3
20001074:	4650      	mov	r0, sl
20001076:	4659      	mov	r1, fp
20001078:	4622      	mov	r2, r4
2000107a:	462b      	mov	r3, r5
2000107c:	f000 ffa6 	bl	20001fcc <__aeabi_dcmple>
20001080:	4603      	mov	r3, r0
20001082:	2b00      	cmp	r3, #0
20001084:	d002      	beq.n	2000108c <makeLine+0x414>
20001086:	f04f 0301 	mov.w	r3, #1
2000108a:	461e      	mov	r6, r3
2000108c:	b2f3      	uxtb	r3, r6
2000108e:	2b00      	cmp	r3, #0
20001090:	f000 80a6 	beq.w	200011e0 <makeLine+0x568>
20001094:	f242 43d8 	movw	r3, #9432	; 0x24d8
20001098:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000109c:	e9d3 2300 	ldrd	r2, r3, [r3]
200010a0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
200010a4:	f000 fb62 	bl	2000176c <__aeabi_dsub>
200010a8:	4602      	mov	r2, r0
200010aa:	460b      	mov	r3, r1
200010ac:	4690      	mov	r8, r2
200010ae:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
200010b2:	f242 3388 	movw	r3, #9096	; 0x2388
200010b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ba:	e9d3 4500 	ldrd	r4, r5, [r3]
200010be:	f04f 0300 	mov.w	r3, #0
200010c2:	461e      	mov	r6, r3
200010c4:	4640      	mov	r0, r8
200010c6:	4649      	mov	r1, r9
200010c8:	4622      	mov	r2, r4
200010ca:	462b      	mov	r3, r5
200010cc:	f000 ff7e 	bl	20001fcc <__aeabi_dcmple>
200010d0:	4603      	mov	r3, r0
200010d2:	2b00      	cmp	r3, #0
200010d4:	d002      	beq.n	200010dc <makeLine+0x464>
200010d6:	f04f 0301 	mov.w	r3, #1
200010da:	461e      	mov	r6, r3
200010dc:	b2f3      	uxtb	r3, r6
200010de:	2b00      	cmp	r3, #0
200010e0:	d07e      	beq.n	200011e0 <makeLine+0x568>
				counter = 0;
				break;
			}
		}
	}
	xPos = (pow(RadiusLeft, 2) - pow(RadiusRight, 2) + pow(boardWidth, 2))/(2*boardWidth);
200010e2:	f642 53f0 	movw	r3, #11760	; 0x2df0
200010e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ea:	e9d3 2300 	ldrd	r2, r3, [r3]
200010ee:	4610      	mov	r0, r2
200010f0:	4619      	mov	r1, r3
200010f2:	f000 fcef 	bl	20001ad4 <__aeabi_dmul>
200010f6:	4602      	mov	r2, r0
200010f8:	460b      	mov	r3, r1
200010fa:	4614      	mov	r4, r2
200010fc:	461d      	mov	r5, r3
200010fe:	f242 43d8 	movw	r3, #9432	; 0x24d8
20001102:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001106:	e9d3 2300 	ldrd	r2, r3, [r3]
2000110a:	4610      	mov	r0, r2
2000110c:	4619      	mov	r1, r3
2000110e:	f000 fce1 	bl	20001ad4 <__aeabi_dmul>
20001112:	4602      	mov	r2, r0
20001114:	460b      	mov	r3, r1
20001116:	4620      	mov	r0, r4
20001118:	4629      	mov	r1, r5
2000111a:	f000 fb27 	bl	2000176c <__aeabi_dsub>
2000111e:	4602      	mov	r2, r0
20001120:	460b      	mov	r3, r1
20001122:	4614      	mov	r4, r2
20001124:	461d      	mov	r5, r3
20001126:	f242 43d0 	movw	r3, #9424	; 0x24d0
2000112a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000112e:	e9d3 2300 	ldrd	r2, r3, [r3]
20001132:	4610      	mov	r0, r2
20001134:	4619      	mov	r1, r3
20001136:	f000 fccd 	bl	20001ad4 <__aeabi_dmul>
2000113a:	4602      	mov	r2, r0
2000113c:	460b      	mov	r3, r1
2000113e:	4620      	mov	r0, r4
20001140:	4629      	mov	r1, r5
20001142:	f000 fb15 	bl	20001770 <__adddf3>
20001146:	4602      	mov	r2, r0
20001148:	460b      	mov	r3, r1
2000114a:	4614      	mov	r4, r2
2000114c:	461d      	mov	r5, r3
2000114e:	f242 43d0 	movw	r3, #9424	; 0x24d0
20001152:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001156:	e9d3 2300 	ldrd	r2, r3, [r3]
2000115a:	4610      	mov	r0, r2
2000115c:	4619      	mov	r1, r3
2000115e:	f000 fb07 	bl	20001770 <__adddf3>
20001162:	4602      	mov	r2, r0
20001164:	460b      	mov	r3, r1
20001166:	4620      	mov	r0, r4
20001168:	4629      	mov	r1, r5
2000116a:	f000 fddd 	bl	20001d28 <__aeabi_ddiv>
2000116e:	4602      	mov	r2, r0
20001170:	460b      	mov	r3, r1
20001172:	4610      	mov	r0, r2
20001174:	4619      	mov	r1, r3
20001176:	f642 53e8 	movw	r3, #11752	; 0x2de8
2000117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000117e:	e9c3 0100 	strd	r0, r1, [r3]
	yPos = sqrt(pow(RadiusLeft, 2) - pow(xPos, 2));
20001182:	f642 53f0 	movw	r3, #11760	; 0x2df0
20001186:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000118a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000118e:	4610      	mov	r0, r2
20001190:	4619      	mov	r1, r3
20001192:	f000 fc9f 	bl	20001ad4 <__aeabi_dmul>
20001196:	4602      	mov	r2, r0
20001198:	460b      	mov	r3, r1
2000119a:	4614      	mov	r4, r2
2000119c:	461d      	mov	r5, r3
2000119e:	f642 53e8 	movw	r3, #11752	; 0x2de8
200011a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011a6:	e9d3 2300 	ldrd	r2, r3, [r3]
200011aa:	4610      	mov	r0, r2
200011ac:	4619      	mov	r1, r3
200011ae:	f000 fc91 	bl	20001ad4 <__aeabi_dmul>
200011b2:	4602      	mov	r2, r0
200011b4:	460b      	mov	r3, r1
200011b6:	4620      	mov	r0, r4
200011b8:	4629      	mov	r1, r5
200011ba:	f000 fad7 	bl	2000176c <__aeabi_dsub>
200011be:	4602      	mov	r2, r0
200011c0:	460b      	mov	r3, r1
200011c2:	4610      	mov	r0, r2
200011c4:	4619      	mov	r1, r3
200011c6:	f000 ff6d 	bl	200020a4 <sqrt>
200011ca:	f242 43e0 	movw	r3, #9440	; 0x24e0
200011ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d2:	e9c3 0100 	strd	r0, r1, [r3]
}
200011d6:	f107 076c 	add.w	r7, r7, #108	; 0x6c
200011da:	46bd      	mov	sp, r7
200011dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		else if(fabs(newRL - RadiusLeft) <= thres && fabs(newRR - RadiusRight) <= thres) {
			break;
		}

		start_hardware_timer1();
200011e0:	f7ff fc1a 	bl	20000a18 <start_hardware_timer1>
		start_hardware_timer2();
200011e4:	f7ff fc2c 	bl	20000a40 <start_hardware_timer2>
200011e8:	e000      	b.n	200011ec <makeLine+0x574>
		while(1){
			if(counter >= 10){
				counter = 0;
				break;
			}
		}
200011ea:	bf00      	nop
		}

		start_hardware_timer1();
		start_hardware_timer2();
		while(1){
			if(counter >= 10){
200011ec:	f642 53d8 	movw	r3, #11736	; 0x2dd8
200011f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f4:	681b      	ldr	r3, [r3, #0]
200011f6:	2b09      	cmp	r3, #9
200011f8:	ddf7      	ble.n	200011ea <makeLine+0x572>
				counter = 0;
200011fa:	f642 53d8 	movw	r3, #11736	; 0x2dd8
200011fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001202:	f04f 0200 	mov.w	r2, #0
20001206:	601a      	str	r2, [r3, #0]
				break;
			}
		}
	}
20001208:	e594      	b.n	20000d34 <makeLine+0xbc>
2000120a:	bf00      	nop
2000120c:	0000      	lsls	r0, r0, #0
	...

20001210 <main>:
#include "interface.h"
#include "xbee.h"

//Current Dimensions: 57, 85
//center: 42.5, 28.5
int main(){
20001210:	b580      	push	{r7, lr}
20001212:	af00      	add	r7, sp, #0
	//uint8_t servoExtend[1] = "e";
	//uint8_t servoRetract[1] = "r";
	//MSS_UART_init(&g_mss_uart1, MSS_UART_57600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
	//MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_SINGLE_BYTE);
	stepper_config(SIXTEENTH, SIXTEENTH);
20001214:	f04f 0007 	mov.w	r0, #7
20001218:	f04f 0107 	mov.w	r1, #7
2000121c:	f000 f984 	bl	20001528 <stepper_config>
	interfaceConfig(57, 85);
20001220:	a185      	add	r1, pc, #532	; (adr r1, 20001438 <main+0x228>)
20001222:	e9d1 0100 	ldrd	r0, r1, [r1]
20001226:	a386      	add	r3, pc, #536	; (adr r3, 20001440 <main+0x230>)
20001228:	e9d3 2300 	ldrd	r2, r3, [r3]
2000122c:	f7ff fc74 	bl	20000b18 <interfaceConfig>

	makeLine(-0.0576400000000007,-0.58527);
20001230:	a185      	add	r1, pc, #532	; (adr r1, 20001448 <main+0x238>)
20001232:	e9d1 0100 	ldrd	r0, r1, [r1]
20001236:	a386      	add	r3, pc, #536	; (adr r3, 20001450 <main+0x240>)
20001238:	e9d3 2300 	ldrd	r2, r3, [r3]
2000123c:	f7ff fd1c 	bl	20000c78 <makeLine>
	makeLine(-0.17072,-0.56278);
20001240:	a185      	add	r1, pc, #532	; (adr r1, 20001458 <main+0x248>)
20001242:	e9d1 0100 	ldrd	r0, r1, [r1]
20001246:	a386      	add	r3, pc, #536	; (adr r3, 20001460 <main+0x250>)
20001248:	e9d3 2300 	ldrd	r2, r3, [r3]
2000124c:	f7ff fd14 	bl	20000c78 <makeLine>
	makeLine(-0.277229999999999,-0.51866);
20001250:	a185      	add	r1, pc, #532	; (adr r1, 20001468 <main+0x258>)
20001252:	e9d1 0100 	ldrd	r0, r1, [r1]
20001256:	a386      	add	r3, pc, #536	; (adr r3, 20001470 <main+0x260>)
20001258:	e9d3 2300 	ldrd	r2, r3, [r3]
2000125c:	f7ff fd0c 	bl	20000c78 <makeLine>
	makeLine(-0.373090000000001,-0.45461);
20001260:	a185      	add	r1, pc, #532	; (adr r1, 20001478 <main+0x268>)
20001262:	e9d1 0100 	ldrd	r0, r1, [r1]
20001266:	a386      	add	r3, pc, #536	; (adr r3, 20001480 <main+0x270>)
20001268:	e9d3 2300 	ldrd	r2, r3, [r3]
2000126c:	f7ff fd04 	bl	20000c78 <makeLine>
	makeLine(-0.45461,-0.373090000000001);
20001270:	a183      	add	r1, pc, #524	; (adr r1, 20001480 <main+0x270>)
20001272:	e9d1 0100 	ldrd	r0, r1, [r1]
20001276:	a380      	add	r3, pc, #512	; (adr r3, 20001478 <main+0x268>)
20001278:	e9d3 2300 	ldrd	r2, r3, [r3]
2000127c:	f7ff fcfc 	bl	20000c78 <makeLine>
	makeLine(-0.518660000000001,-0.277229999999999);
20001280:	a181      	add	r1, pc, #516	; (adr r1, 20001488 <main+0x278>)
20001282:	e9d1 0100 	ldrd	r0, r1, [r1]
20001286:	a378      	add	r3, pc, #480	; (adr r3, 20001468 <main+0x258>)
20001288:	e9d3 2300 	ldrd	r2, r3, [r3]
2000128c:	f7ff fcf4 	bl	20000c78 <makeLine>
	makeLine(-0.56278,-0.17072);
20001290:	a173      	add	r1, pc, #460	; (adr r1, 20001460 <main+0x250>)
20001292:	e9d1 0100 	ldrd	r0, r1, [r1]
20001296:	a370      	add	r3, pc, #448	; (adr r3, 20001458 <main+0x248>)
20001298:	e9d3 2300 	ldrd	r2, r3, [r3]
2000129c:	f7ff fcec 	bl	20000c78 <makeLine>
	makeLine(-0.58527,-0.0576400000000007);
200012a0:	a16b      	add	r1, pc, #428	; (adr r1, 20001450 <main+0x240>)
200012a2:	e9d1 0100 	ldrd	r0, r1, [r1]
200012a6:	a368      	add	r3, pc, #416	; (adr r3, 20001448 <main+0x238>)
200012a8:	e9d3 2300 	ldrd	r2, r3, [r3]
200012ac:	f7ff fce4 	bl	20000c78 <makeLine>
	makeLine(-0.58527,0.0576400000000007);
200012b0:	a167      	add	r1, pc, #412	; (adr r1, 20001450 <main+0x240>)
200012b2:	e9d1 0100 	ldrd	r0, r1, [r1]
200012b6:	a376      	add	r3, pc, #472	; (adr r3, 20001490 <main+0x280>)
200012b8:	e9d3 2300 	ldrd	r2, r3, [r3]
200012bc:	f7ff fcdc 	bl	20000c78 <makeLine>
	makeLine(-0.56278,0.17072);
200012c0:	a167      	add	r1, pc, #412	; (adr r1, 20001460 <main+0x250>)
200012c2:	e9d1 0100 	ldrd	r0, r1, [r1]
200012c6:	a374      	add	r3, pc, #464	; (adr r3, 20001498 <main+0x288>)
200012c8:	e9d3 2300 	ldrd	r2, r3, [r3]
200012cc:	f7ff fcd4 	bl	20000c78 <makeLine>
	makeLine(-0.51866,0.277229999999999);
200012d0:	a167      	add	r1, pc, #412	; (adr r1, 20001470 <main+0x260>)
200012d2:	e9d1 0100 	ldrd	r0, r1, [r1]
200012d6:	a372      	add	r3, pc, #456	; (adr r3, 200014a0 <main+0x290>)
200012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
200012dc:	f7ff fccc 	bl	20000c78 <makeLine>
	makeLine(-0.45461,0.373090000000001);
200012e0:	a167      	add	r1, pc, #412	; (adr r1, 20001480 <main+0x270>)
200012e2:	e9d1 0100 	ldrd	r0, r1, [r1]
200012e6:	a370      	add	r3, pc, #448	; (adr r3, 200014a8 <main+0x298>)
200012e8:	e9d3 2300 	ldrd	r2, r3, [r3]
200012ec:	f7ff fcc4 	bl	20000c78 <makeLine>
	makeLine(-0.37309,0.45461);
200012f0:	a16f      	add	r1, pc, #444	; (adr r1, 200014b0 <main+0x2a0>)
200012f2:	e9d1 0100 	ldrd	r0, r1, [r1]
200012f6:	a370      	add	r3, pc, #448	; (adr r3, 200014b8 <main+0x2a8>)
200012f8:	e9d3 2300 	ldrd	r2, r3, [r3]
200012fc:	f7ff fcbc 	bl	20000c78 <makeLine>
	makeLine(-0.27723,0.51866);
20001300:	a16f      	add	r1, pc, #444	; (adr r1, 200014c0 <main+0x2b0>)
20001302:	e9d1 0100 	ldrd	r0, r1, [r1]
20001306:	a370      	add	r3, pc, #448	; (adr r3, 200014c8 <main+0x2b8>)
20001308:	e9d3 2300 	ldrd	r2, r3, [r3]
2000130c:	f7ff fcb4 	bl	20000c78 <makeLine>
	makeLine(-0.17072,0.56278);
20001310:	a151      	add	r1, pc, #324	; (adr r1, 20001458 <main+0x248>)
20001312:	e9d1 0100 	ldrd	r0, r1, [r1]
20001316:	a36e      	add	r3, pc, #440	; (adr r3, 200014d0 <main+0x2c0>)
20001318:	e9d3 2300 	ldrd	r2, r3, [r3]
2000131c:	f7ff fcac 	bl	20000c78 <makeLine>
	makeLine(-0.05764,0.58527);
20001320:	a16d      	add	r1, pc, #436	; (adr r1, 200014d8 <main+0x2c8>)
20001322:	e9d1 0100 	ldrd	r0, r1, [r1]
20001326:	a36e      	add	r3, pc, #440	; (adr r3, 200014e0 <main+0x2d0>)
20001328:	e9d3 2300 	ldrd	r2, r3, [r3]
2000132c:	f7ff fca4 	bl	20000c78 <makeLine>
	makeLine(0.05764,0.58527);
20001330:	a16d      	add	r1, pc, #436	; (adr r1, 200014e8 <main+0x2d8>)
20001332:	e9d1 0100 	ldrd	r0, r1, [r1]
20001336:	a36a      	add	r3, pc, #424	; (adr r3, 200014e0 <main+0x2d0>)
20001338:	e9d3 2300 	ldrd	r2, r3, [r3]
2000133c:	f7ff fc9c 	bl	20000c78 <makeLine>
	makeLine(0.17072,0.56278);
20001340:	a155      	add	r1, pc, #340	; (adr r1, 20001498 <main+0x288>)
20001342:	e9d1 0100 	ldrd	r0, r1, [r1]
20001346:	a362      	add	r3, pc, #392	; (adr r3, 200014d0 <main+0x2c0>)
20001348:	e9d3 2300 	ldrd	r2, r3, [r3]
2000134c:	f7ff fc94 	bl	20000c78 <makeLine>
	makeLine(0.27723,0.51866);
20001350:	a167      	add	r1, pc, #412	; (adr r1, 200014f0 <main+0x2e0>)
20001352:	e9d1 0100 	ldrd	r0, r1, [r1]
20001356:	a35c      	add	r3, pc, #368	; (adr r3, 200014c8 <main+0x2b8>)
20001358:	e9d3 2300 	ldrd	r2, r3, [r3]
2000135c:	f7ff fc8c 	bl	20000c78 <makeLine>
	makeLine(0.37309,0.45461);
20001360:	a165      	add	r1, pc, #404	; (adr r1, 200014f8 <main+0x2e8>)
20001362:	e9d1 0100 	ldrd	r0, r1, [r1]
20001366:	a354      	add	r3, pc, #336	; (adr r3, 200014b8 <main+0x2a8>)
20001368:	e9d3 2300 	ldrd	r2, r3, [r3]
2000136c:	f7ff fc84 	bl	20000c78 <makeLine>
	makeLine(0.45461,0.37309);
20001370:	a151      	add	r1, pc, #324	; (adr r1, 200014b8 <main+0x2a8>)
20001372:	e9d1 0100 	ldrd	r0, r1, [r1]
20001376:	a360      	add	r3, pc, #384	; (adr r3, 200014f8 <main+0x2e8>)
20001378:	e9d3 2300 	ldrd	r2, r3, [r3]
2000137c:	f7ff fc7c 	bl	20000c78 <makeLine>
	makeLine(0.51866,0.27723);
20001380:	a151      	add	r1, pc, #324	; (adr r1, 200014c8 <main+0x2b8>)
20001382:	e9d1 0100 	ldrd	r0, r1, [r1]
20001386:	a35a      	add	r3, pc, #360	; (adr r3, 200014f0 <main+0x2e0>)
20001388:	e9d3 2300 	ldrd	r2, r3, [r3]
2000138c:	f7ff fc74 	bl	20000c78 <makeLine>
	makeLine(0.56278,0.17072);
20001390:	a14f      	add	r1, pc, #316	; (adr r1, 200014d0 <main+0x2c0>)
20001392:	e9d1 0100 	ldrd	r0, r1, [r1]
20001396:	a340      	add	r3, pc, #256	; (adr r3, 20001498 <main+0x288>)
20001398:	e9d3 2300 	ldrd	r2, r3, [r3]
2000139c:	f7ff fc6c 	bl	20000c78 <makeLine>
	makeLine(0.58527,0.05764);
200013a0:	a14f      	add	r1, pc, #316	; (adr r1, 200014e0 <main+0x2d0>)
200013a2:	e9d1 0100 	ldrd	r0, r1, [r1]
200013a6:	a350      	add	r3, pc, #320	; (adr r3, 200014e8 <main+0x2d8>)
200013a8:	e9d3 2300 	ldrd	r2, r3, [r3]
200013ac:	f7ff fc64 	bl	20000c78 <makeLine>
	makeLine(0.58527,-0.05764);
200013b0:	a14b      	add	r1, pc, #300	; (adr r1, 200014e0 <main+0x2d0>)
200013b2:	e9d1 0100 	ldrd	r0, r1, [r1]
200013b6:	a348      	add	r3, pc, #288	; (adr r3, 200014d8 <main+0x2c8>)
200013b8:	e9d3 2300 	ldrd	r2, r3, [r3]
200013bc:	f7ff fc5c 	bl	20000c78 <makeLine>
	makeLine(0.56278,-0.17072);
200013c0:	a143      	add	r1, pc, #268	; (adr r1, 200014d0 <main+0x2c0>)
200013c2:	e9d1 0100 	ldrd	r0, r1, [r1]
200013c6:	a324      	add	r3, pc, #144	; (adr r3, 20001458 <main+0x248>)
200013c8:	e9d3 2300 	ldrd	r2, r3, [r3]
200013cc:	f7ff fc54 	bl	20000c78 <makeLine>
	makeLine(0.518660000000001,-0.27723);
200013d0:	a14b      	add	r1, pc, #300	; (adr r1, 20001500 <main+0x2f0>)
200013d2:	e9d1 0100 	ldrd	r0, r1, [r1]
200013d6:	a33a      	add	r3, pc, #232	; (adr r3, 200014c0 <main+0x2b0>)
200013d8:	e9d3 2300 	ldrd	r2, r3, [r3]
200013dc:	f7ff fc4c 	bl	20000c78 <makeLine>
	makeLine(0.45461,-0.37309);
200013e0:	a135      	add	r1, pc, #212	; (adr r1, 200014b8 <main+0x2a8>)
200013e2:	e9d1 0100 	ldrd	r0, r1, [r1]
200013e6:	a332      	add	r3, pc, #200	; (adr r3, 200014b0 <main+0x2a0>)
200013e8:	e9d3 2300 	ldrd	r2, r3, [r3]
200013ec:	f7ff fc44 	bl	20000c78 <makeLine>
	makeLine(0.373090000000001,-0.45461);
200013f0:	a12d      	add	r1, pc, #180	; (adr r1, 200014a8 <main+0x298>)
200013f2:	e9d1 0100 	ldrd	r0, r1, [r1]
200013f6:	a322      	add	r3, pc, #136	; (adr r3, 20001480 <main+0x270>)
200013f8:	e9d3 2300 	ldrd	r2, r3, [r3]
200013fc:	f7ff fc3c 	bl	20000c78 <makeLine>
	makeLine(0.277229999999999,-0.51866);
20001400:	a127      	add	r1, pc, #156	; (adr r1, 200014a0 <main+0x290>)
20001402:	e9d1 0100 	ldrd	r0, r1, [r1]
20001406:	a31a      	add	r3, pc, #104	; (adr r3, 20001470 <main+0x260>)
20001408:	e9d3 2300 	ldrd	r2, r3, [r3]
2000140c:	f7ff fc34 	bl	20000c78 <makeLine>
	makeLine(0.17072,-0.56278);
20001410:	a121      	add	r1, pc, #132	; (adr r1, 20001498 <main+0x288>)
20001412:	e9d1 0100 	ldrd	r0, r1, [r1]
20001416:	a312      	add	r3, pc, #72	; (adr r3, 20001460 <main+0x250>)
20001418:	e9d3 2300 	ldrd	r2, r3, [r3]
2000141c:	f7ff fc2c 	bl	20000c78 <makeLine>
	makeLine(0.0576400000000007,-0.58527);
20001420:	a11b      	add	r1, pc, #108	; (adr r1, 20001490 <main+0x280>)
20001422:	e9d1 0100 	ldrd	r0, r1, [r1]
20001426:	a30a      	add	r3, pc, #40	; (adr r3, 20001450 <main+0x240>)
20001428:	e9d3 2300 	ldrd	r2, r3, [r3]
2000142c:	f7ff fc24 	bl	20000c78 <makeLine>
	//makeLine(0, -3);
	//makeLine(-3, 0);
	//makeLine(0, -3);
	//makeLine(3, 0);

	return 0;
20001430:	f04f 0300 	mov.w	r3, #0
}
20001434:	4618      	mov	r0, r3
20001436:	bd80      	pop	{r7, pc}
20001438:	00000000 	.word	0x00000000
2000143c:	404c8000 	.word	0x404c8000
20001440:	00000000 	.word	0x00000000
20001444:	40554000 	.word	0x40554000
20001448:	75e204d1 	.word	0x75e204d1
2000144c:	bfad82fd 	.word	0xbfad82fd
20001450:	26aa8eb4 	.word	0x26aa8eb4
20001454:	bfe2ba88 	.word	0xbfe2ba88
20001458:	2862f599 	.word	0x2862f599
2000145c:	bfc5da27 	.word	0xbfc5da27
20001460:	33daf8df 	.word	0x33daf8df
20001464:	bfe2024b 	.word	0xbfe2024b
20001468:	e5de15b8 	.word	0xe5de15b8
2000146c:	bfd1be22 	.word	0xbfd1be22
20001470:	db37c99b 	.word	0xdb37c99b
20001474:	bfe098dc 	.word	0xbfe098dc
20001478:	e11dbcbb 	.word	0xe11dbcbb
2000147c:	bfd7e0b4 	.word	0xbfd7e0b4
20001480:	8a9bcfd5 	.word	0x8a9bcfd5
20001484:	bfdd1854 	.word	0xbfdd1854
20001488:	db37c9a4 	.word	0xdb37c9a4
2000148c:	bfe098dc 	.word	0xbfe098dc
20001490:	75e204d1 	.word	0x75e204d1
20001494:	3fad82fd 	.word	0x3fad82fd
20001498:	2862f599 	.word	0x2862f599
2000149c:	3fc5da27 	.word	0x3fc5da27
200014a0:	e5de15b8 	.word	0xe5de15b8
200014a4:	3fd1be22 	.word	0x3fd1be22
200014a8:	e11dbcbb 	.word	0xe11dbcbb
200014ac:	3fd7e0b4 	.word	0x3fd7e0b4
200014b0:	e11dbca9 	.word	0xe11dbca9
200014b4:	bfd7e0b4 	.word	0xbfd7e0b4
200014b8:	8a9bcfd5 	.word	0x8a9bcfd5
200014bc:	3fdd1854 	.word	0x3fdd1854
200014c0:	e5de15ca 	.word	0xe5de15ca
200014c4:	bfd1be22 	.word	0xbfd1be22
200014c8:	db37c99b 	.word	0xdb37c99b
200014cc:	3fe098dc 	.word	0x3fe098dc
200014d0:	33daf8df 	.word	0x33daf8df
200014d4:	3fe2024b 	.word	0x3fe2024b
200014d8:	75e2046c 	.word	0x75e2046c
200014dc:	bfad82fd 	.word	0xbfad82fd
200014e0:	26aa8eb4 	.word	0x26aa8eb4
200014e4:	3fe2ba88 	.word	0x3fe2ba88
200014e8:	75e2046c 	.word	0x75e2046c
200014ec:	3fad82fd 	.word	0x3fad82fd
200014f0:	e5de15ca 	.word	0xe5de15ca
200014f4:	3fd1be22 	.word	0x3fd1be22
200014f8:	e11dbca9 	.word	0xe11dbca9
200014fc:	3fd7e0b4 	.word	0x3fd7e0b4
20001500:	db37c9a4 	.word	0xdb37c9a4
20001504:	3fe098dc 	.word	0x3fe098dc

20001508 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
20001508:	b480      	push	{r7}
2000150a:	b083      	sub	sp, #12
2000150c:	af00      	add	r7, sp, #0
2000150e:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
20001510:	f243 0300 	movw	r3, #12288	; 0x3000
20001514:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001518:	687a      	ldr	r2, [r7, #4]
2000151a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
2000151e:	f107 070c 	add.w	r7, r7, #12
20001522:	46bd      	mov	sp, r7
20001524:	bc80      	pop	{r7}
20001526:	4770      	bx	lr

20001528 <stepper_config>:
 *      Author: rishgoel
 */
#include "stepper.h"
#include "mss_gpio.h"

void stepper_config(int mode1, int mode2){
20001528:	b580      	push	{r7, lr}
2000152a:	b082      	sub	sp, #8
2000152c:	af00      	add	r7, sp, #0
2000152e:	6078      	str	r0, [r7, #4]
20001530:	6039      	str	r1, [r7, #0]
	MSS_GPIO_set_outputs(mode1 | (mode2<<3));
20001532:	683b      	ldr	r3, [r7, #0]
20001534:	ea4f 02c3 	mov.w	r2, r3, lsl #3
20001538:	687b      	ldr	r3, [r7, #4]
2000153a:	ea42 0303 	orr.w	r3, r2, r3
2000153e:	4618      	mov	r0, r3
20001540:	f7ff ffe2 	bl	20001508 <MSS_GPIO_set_outputs>
}
20001544:	f107 0708 	add.w	r7, r7, #8
20001548:	46bd      	mov	sp, r7
2000154a:	bd80      	pop	{r7, pc}

2000154c <step>:

void step(int dir1, int dir2){
2000154c:	b480      	push	{r7}
2000154e:	b085      	sub	sp, #20
20001550:	af00      	add	r7, sp, #0
20001552:	6078      	str	r0, [r7, #4]
20001554:	6039      	str	r1, [r7, #0]
	int data = 0;
20001556:	f04f 0300 	mov.w	r3, #0
2000155a:	60fb      	str	r3, [r7, #12]

	if(dir1){
2000155c:	687b      	ldr	r3, [r7, #4]
2000155e:	2b00      	cmp	r3, #0
20001560:	d008      	beq.n	20001574 <step+0x28>
		data |= ((1<<2) | (dir1-1));
20001562:	687b      	ldr	r3, [r7, #4]
20001564:	f103 33ff 	add.w	r3, r3, #4294967295
20001568:	f043 0304 	orr.w	r3, r3, #4
2000156c:	68fa      	ldr	r2, [r7, #12]
2000156e:	ea42 0303 	orr.w	r3, r2, r3
20001572:	60fb      	str	r3, [r7, #12]
	}
	if(dir2){
20001574:	683b      	ldr	r3, [r7, #0]
20001576:	2b00      	cmp	r3, #0
20001578:	d00a      	beq.n	20001590 <step+0x44>
		data |= ((1<<3)| ((dir2-1)<<1));
2000157a:	683b      	ldr	r3, [r7, #0]
2000157c:	f103 33ff 	add.w	r3, r3, #4294967295
20001580:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001584:	f043 0308 	orr.w	r3, r3, #8
20001588:	68fa      	ldr	r2, [r7, #12]
2000158a:	ea42 0303 	orr.w	r3, r2, r3
2000158e:	60fb      	str	r3, [r7, #12]
	}
	*PADDR = data;
20001590:	f240 0300 	movw	r3, #0
20001594:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001598:	68fa      	ldr	r2, [r7, #12]
2000159a:	601a      	str	r2, [r3, #0]
}
2000159c:	f107 0714 	add.w	r7, r7, #20
200015a0:	46bd      	mov	sp, r7
200015a2:	bc80      	pop	{r7}
200015a4:	4770      	bx	lr
200015a6:	bf00      	nop

200015a8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200015a8:	b480      	push	{r7}
200015aa:	b083      	sub	sp, #12
200015ac:	af00      	add	r7, sp, #0
200015ae:	4603      	mov	r3, r0
200015b0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200015b2:	f24e 1300 	movw	r3, #57600	; 0xe100
200015b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200015ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200015be:	ea4f 1252 	mov.w	r2, r2, lsr #5
200015c2:	88f9      	ldrh	r1, [r7, #6]
200015c4:	f001 011f 	and.w	r1, r1, #31
200015c8:	f04f 0001 	mov.w	r0, #1
200015cc:	fa00 f101 	lsl.w	r1, r0, r1
200015d0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200015d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200015d8:	f107 070c 	add.w	r7, r7, #12
200015dc:	46bd      	mov	sp, r7
200015de:	bc80      	pop	{r7}
200015e0:	4770      	bx	lr
200015e2:	bf00      	nop

200015e4 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200015e4:	b580      	push	{r7, lr}
200015e6:	b084      	sub	sp, #16
200015e8:	af00      	add	r7, sp, #0
200015ea:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200015ec:	687a      	ldr	r2, [r7, #4]
200015ee:	f642 6320 	movw	r3, #11808	; 0x2e20
200015f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015f6:	429a      	cmp	r2, r3
200015f8:	d007      	beq.n	2000160a <MSS_UART_isr+0x26>
200015fa:	687a      	ldr	r2, [r7, #4]
200015fc:	f642 53f8 	movw	r3, #11768	; 0x2df8
20001600:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001604:	429a      	cmp	r2, r3
20001606:	d000      	beq.n	2000160a <MSS_UART_isr+0x26>
20001608:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
2000160a:	687a      	ldr	r2, [r7, #4]
2000160c:	f642 6320 	movw	r3, #11808	; 0x2e20
20001610:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001614:	429a      	cmp	r2, r3
20001616:	d006      	beq.n	20001626 <MSS_UART_isr+0x42>
20001618:	687a      	ldr	r2, [r7, #4]
2000161a:	f642 53f8 	movw	r3, #11768	; 0x2df8
2000161e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001622:	429a      	cmp	r2, r3
20001624:	d167      	bne.n	200016f6 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001626:	687b      	ldr	r3, [r7, #4]
20001628:	681b      	ldr	r3, [r3, #0]
2000162a:	7a1b      	ldrb	r3, [r3, #8]
2000162c:	b2db      	uxtb	r3, r3
2000162e:	f003 030f 	and.w	r3, r3, #15
20001632:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001634:	7bfb      	ldrb	r3, [r7, #15]
20001636:	2b0c      	cmp	r3, #12
20001638:	d854      	bhi.n	200016e4 <MSS_UART_isr+0x100>
2000163a:	a201      	add	r2, pc, #4	; (adr r2, 20001640 <MSS_UART_isr+0x5c>)
2000163c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001640:	20001675 	.word	0x20001675
20001644:	200016e5 	.word	0x200016e5
20001648:	20001691 	.word	0x20001691
2000164c:	200016e5 	.word	0x200016e5
20001650:	200016ad 	.word	0x200016ad
20001654:	200016e5 	.word	0x200016e5
20001658:	200016c9 	.word	0x200016c9
2000165c:	200016e5 	.word	0x200016e5
20001660:	200016e5 	.word	0x200016e5
20001664:	200016e5 	.word	0x200016e5
20001668:	200016e5 	.word	0x200016e5
2000166c:	200016e5 	.word	0x200016e5
20001670:	200016ad 	.word	0x200016ad
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001674:	687b      	ldr	r3, [r7, #4]
20001676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001678:	2b00      	cmp	r3, #0
2000167a:	d100      	bne.n	2000167e <MSS_UART_isr+0x9a>
2000167c:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
2000167e:	687b      	ldr	r3, [r7, #4]
20001680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001682:	2b00      	cmp	r3, #0
20001684:	d030      	beq.n	200016e8 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001686:	687b      	ldr	r3, [r7, #4]
20001688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000168a:	6878      	ldr	r0, [r7, #4]
2000168c:	4798      	blx	r3
                }
            }
            break;
2000168e:	e032      	b.n	200016f6 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001690:	687b      	ldr	r3, [r7, #4]
20001692:	6a1b      	ldr	r3, [r3, #32]
20001694:	2b00      	cmp	r3, #0
20001696:	d100      	bne.n	2000169a <MSS_UART_isr+0xb6>
20001698:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
2000169a:	687b      	ldr	r3, [r7, #4]
2000169c:	6a1b      	ldr	r3, [r3, #32]
2000169e:	2b00      	cmp	r3, #0
200016a0:	d024      	beq.n	200016ec <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
200016a2:	687b      	ldr	r3, [r7, #4]
200016a4:	6a1b      	ldr	r3, [r3, #32]
200016a6:	6878      	ldr	r0, [r7, #4]
200016a8:	4798      	blx	r3
                }
            }
            break;
200016aa:	e024      	b.n	200016f6 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200016ac:	687b      	ldr	r3, [r7, #4]
200016ae:	69db      	ldr	r3, [r3, #28]
200016b0:	2b00      	cmp	r3, #0
200016b2:	d100      	bne.n	200016b6 <MSS_UART_isr+0xd2>
200016b4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
200016b6:	687b      	ldr	r3, [r7, #4]
200016b8:	69db      	ldr	r3, [r3, #28]
200016ba:	2b00      	cmp	r3, #0
200016bc:	d018      	beq.n	200016f0 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
200016be:	687b      	ldr	r3, [r7, #4]
200016c0:	69db      	ldr	r3, [r3, #28]
200016c2:	6878      	ldr	r0, [r7, #4]
200016c4:	4798      	blx	r3
                }
            }
            break;
200016c6:	e016      	b.n	200016f6 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200016c8:	687b      	ldr	r3, [r7, #4]
200016ca:	699b      	ldr	r3, [r3, #24]
200016cc:	2b00      	cmp	r3, #0
200016ce:	d100      	bne.n	200016d2 <MSS_UART_isr+0xee>
200016d0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
200016d2:	687b      	ldr	r3, [r7, #4]
200016d4:	699b      	ldr	r3, [r3, #24]
200016d6:	2b00      	cmp	r3, #0
200016d8:	d00c      	beq.n	200016f4 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
200016da:	687b      	ldr	r3, [r7, #4]
200016dc:	699b      	ldr	r3, [r3, #24]
200016de:	6878      	ldr	r0, [r7, #4]
200016e0:	4798      	blx	r3
                }
            }
            break;
200016e2:	e008      	b.n	200016f6 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200016e4:	be00      	bkpt	0x0000
200016e6:	e006      	b.n	200016f6 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
200016e8:	bf00      	nop
200016ea:	e004      	b.n	200016f6 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
200016ec:	bf00      	nop
200016ee:	e002      	b.n	200016f6 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
200016f0:	bf00      	nop
200016f2:	e000      	b.n	200016f6 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
200016f4:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
200016f6:	f107 0710 	add.w	r7, r7, #16
200016fa:	46bd      	mov	sp, r7
200016fc:	bd80      	pop	{r7, pc}
200016fe:	bf00      	nop

20001700 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001700:	4668      	mov	r0, sp
20001702:	f020 0107 	bic.w	r1, r0, #7
20001706:	468d      	mov	sp, r1
20001708:	b589      	push	{r0, r3, r7, lr}
2000170a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
2000170c:	f642 6020 	movw	r0, #11808	; 0x2e20
20001710:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001714:	f7ff ff66 	bl	200015e4 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001718:	f04f 000a 	mov.w	r0, #10
2000171c:	f7ff ff44 	bl	200015a8 <NVIC_ClearPendingIRQ>
}
20001720:	46bd      	mov	sp, r7
20001722:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001726:	4685      	mov	sp, r0
20001728:	4770      	bx	lr
2000172a:	bf00      	nop

2000172c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000172c:	4668      	mov	r0, sp
2000172e:	f020 0107 	bic.w	r1, r0, #7
20001732:	468d      	mov	sp, r1
20001734:	b589      	push	{r0, r3, r7, lr}
20001736:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001738:	f642 50f8 	movw	r0, #11768	; 0x2df8
2000173c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001740:	f7ff ff50 	bl	200015e4 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001744:	f04f 000b 	mov.w	r0, #11
20001748:	f7ff ff2e 	bl	200015a8 <NVIC_ClearPendingIRQ>
}
2000174c:	46bd      	mov	sp, r7
2000174e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001752:	4685      	mov	sp, r0
20001754:	4770      	bx	lr
20001756:	bf00      	nop

20001758 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20001758:	b480      	push	{r7}
2000175a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
2000175c:	46bd      	mov	sp, r7
2000175e:	bc80      	pop	{r7}
20001760:	4770      	bx	lr
20001762:	bf00      	nop

20001764 <__aeabi_drsub>:
20001764:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20001768:	e002      	b.n	20001770 <__adddf3>
2000176a:	bf00      	nop

2000176c <__aeabi_dsub>:
2000176c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20001770 <__adddf3>:
20001770:	b530      	push	{r4, r5, lr}
20001772:	ea4f 0441 	mov.w	r4, r1, lsl #1
20001776:	ea4f 0543 	mov.w	r5, r3, lsl #1
2000177a:	ea94 0f05 	teq	r4, r5
2000177e:	bf08      	it	eq
20001780:	ea90 0f02 	teqeq	r0, r2
20001784:	bf1f      	itttt	ne
20001786:	ea54 0c00 	orrsne.w	ip, r4, r0
2000178a:	ea55 0c02 	orrsne.w	ip, r5, r2
2000178e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20001792:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20001796:	f000 80e2 	beq.w	2000195e <__adddf3+0x1ee>
2000179a:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000179e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
200017a2:	bfb8      	it	lt
200017a4:	426d      	neglt	r5, r5
200017a6:	dd0c      	ble.n	200017c2 <__adddf3+0x52>
200017a8:	442c      	add	r4, r5
200017aa:	ea80 0202 	eor.w	r2, r0, r2
200017ae:	ea81 0303 	eor.w	r3, r1, r3
200017b2:	ea82 0000 	eor.w	r0, r2, r0
200017b6:	ea83 0101 	eor.w	r1, r3, r1
200017ba:	ea80 0202 	eor.w	r2, r0, r2
200017be:	ea81 0303 	eor.w	r3, r1, r3
200017c2:	2d36      	cmp	r5, #54	; 0x36
200017c4:	bf88      	it	hi
200017c6:	bd30      	pophi	{r4, r5, pc}
200017c8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200017cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
200017d0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
200017d4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
200017d8:	d002      	beq.n	200017e0 <__adddf3+0x70>
200017da:	4240      	negs	r0, r0
200017dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200017e0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
200017e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
200017e8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
200017ec:	d002      	beq.n	200017f4 <__adddf3+0x84>
200017ee:	4252      	negs	r2, r2
200017f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200017f4:	ea94 0f05 	teq	r4, r5
200017f8:	f000 80a7 	beq.w	2000194a <__adddf3+0x1da>
200017fc:	f1a4 0401 	sub.w	r4, r4, #1
20001800:	f1d5 0e20 	rsbs	lr, r5, #32
20001804:	db0d      	blt.n	20001822 <__adddf3+0xb2>
20001806:	fa02 fc0e 	lsl.w	ip, r2, lr
2000180a:	fa22 f205 	lsr.w	r2, r2, r5
2000180e:	1880      	adds	r0, r0, r2
20001810:	f141 0100 	adc.w	r1, r1, #0
20001814:	fa03 f20e 	lsl.w	r2, r3, lr
20001818:	1880      	adds	r0, r0, r2
2000181a:	fa43 f305 	asr.w	r3, r3, r5
2000181e:	4159      	adcs	r1, r3
20001820:	e00e      	b.n	20001840 <__adddf3+0xd0>
20001822:	f1a5 0520 	sub.w	r5, r5, #32
20001826:	f10e 0e20 	add.w	lr, lr, #32
2000182a:	2a01      	cmp	r2, #1
2000182c:	fa03 fc0e 	lsl.w	ip, r3, lr
20001830:	bf28      	it	cs
20001832:	f04c 0c02 	orrcs.w	ip, ip, #2
20001836:	fa43 f305 	asr.w	r3, r3, r5
2000183a:	18c0      	adds	r0, r0, r3
2000183c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20001840:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001844:	d507      	bpl.n	20001856 <__adddf3+0xe6>
20001846:	f04f 0e00 	mov.w	lr, #0
2000184a:	f1dc 0c00 	rsbs	ip, ip, #0
2000184e:	eb7e 0000 	sbcs.w	r0, lr, r0
20001852:	eb6e 0101 	sbc.w	r1, lr, r1
20001856:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
2000185a:	d31b      	bcc.n	20001894 <__adddf3+0x124>
2000185c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20001860:	d30c      	bcc.n	2000187c <__adddf3+0x10c>
20001862:	0849      	lsrs	r1, r1, #1
20001864:	ea5f 0030 	movs.w	r0, r0, rrx
20001868:	ea4f 0c3c 	mov.w	ip, ip, rrx
2000186c:	f104 0401 	add.w	r4, r4, #1
20001870:	ea4f 5244 	mov.w	r2, r4, lsl #21
20001874:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20001878:	f080 809a 	bcs.w	200019b0 <__adddf3+0x240>
2000187c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20001880:	bf08      	it	eq
20001882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20001886:	f150 0000 	adcs.w	r0, r0, #0
2000188a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000188e:	ea41 0105 	orr.w	r1, r1, r5
20001892:	bd30      	pop	{r4, r5, pc}
20001894:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20001898:	4140      	adcs	r0, r0
2000189a:	eb41 0101 	adc.w	r1, r1, r1
2000189e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200018a2:	f1a4 0401 	sub.w	r4, r4, #1
200018a6:	d1e9      	bne.n	2000187c <__adddf3+0x10c>
200018a8:	f091 0f00 	teq	r1, #0
200018ac:	bf04      	itt	eq
200018ae:	4601      	moveq	r1, r0
200018b0:	2000      	moveq	r0, #0
200018b2:	fab1 f381 	clz	r3, r1
200018b6:	bf08      	it	eq
200018b8:	3320      	addeq	r3, #32
200018ba:	f1a3 030b 	sub.w	r3, r3, #11
200018be:	f1b3 0220 	subs.w	r2, r3, #32
200018c2:	da0c      	bge.n	200018de <__adddf3+0x16e>
200018c4:	320c      	adds	r2, #12
200018c6:	dd08      	ble.n	200018da <__adddf3+0x16a>
200018c8:	f102 0c14 	add.w	ip, r2, #20
200018cc:	f1c2 020c 	rsb	r2, r2, #12
200018d0:	fa01 f00c 	lsl.w	r0, r1, ip
200018d4:	fa21 f102 	lsr.w	r1, r1, r2
200018d8:	e00c      	b.n	200018f4 <__adddf3+0x184>
200018da:	f102 0214 	add.w	r2, r2, #20
200018de:	bfd8      	it	le
200018e0:	f1c2 0c20 	rsble	ip, r2, #32
200018e4:	fa01 f102 	lsl.w	r1, r1, r2
200018e8:	fa20 fc0c 	lsr.w	ip, r0, ip
200018ec:	bfdc      	itt	le
200018ee:	ea41 010c 	orrle.w	r1, r1, ip
200018f2:	4090      	lslle	r0, r2
200018f4:	1ae4      	subs	r4, r4, r3
200018f6:	bfa2      	ittt	ge
200018f8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200018fc:	4329      	orrge	r1, r5
200018fe:	bd30      	popge	{r4, r5, pc}
20001900:	ea6f 0404 	mvn.w	r4, r4
20001904:	3c1f      	subs	r4, #31
20001906:	da1c      	bge.n	20001942 <__adddf3+0x1d2>
20001908:	340c      	adds	r4, #12
2000190a:	dc0e      	bgt.n	2000192a <__adddf3+0x1ba>
2000190c:	f104 0414 	add.w	r4, r4, #20
20001910:	f1c4 0220 	rsb	r2, r4, #32
20001914:	fa20 f004 	lsr.w	r0, r0, r4
20001918:	fa01 f302 	lsl.w	r3, r1, r2
2000191c:	ea40 0003 	orr.w	r0, r0, r3
20001920:	fa21 f304 	lsr.w	r3, r1, r4
20001924:	ea45 0103 	orr.w	r1, r5, r3
20001928:	bd30      	pop	{r4, r5, pc}
2000192a:	f1c4 040c 	rsb	r4, r4, #12
2000192e:	f1c4 0220 	rsb	r2, r4, #32
20001932:	fa20 f002 	lsr.w	r0, r0, r2
20001936:	fa01 f304 	lsl.w	r3, r1, r4
2000193a:	ea40 0003 	orr.w	r0, r0, r3
2000193e:	4629      	mov	r1, r5
20001940:	bd30      	pop	{r4, r5, pc}
20001942:	fa21 f004 	lsr.w	r0, r1, r4
20001946:	4629      	mov	r1, r5
20001948:	bd30      	pop	{r4, r5, pc}
2000194a:	f094 0f00 	teq	r4, #0
2000194e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20001952:	bf06      	itte	eq
20001954:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20001958:	3401      	addeq	r4, #1
2000195a:	3d01      	subne	r5, #1
2000195c:	e74e      	b.n	200017fc <__adddf3+0x8c>
2000195e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20001962:	bf18      	it	ne
20001964:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20001968:	d029      	beq.n	200019be <__adddf3+0x24e>
2000196a:	ea94 0f05 	teq	r4, r5
2000196e:	bf08      	it	eq
20001970:	ea90 0f02 	teqeq	r0, r2
20001974:	d005      	beq.n	20001982 <__adddf3+0x212>
20001976:	ea54 0c00 	orrs.w	ip, r4, r0
2000197a:	bf04      	itt	eq
2000197c:	4619      	moveq	r1, r3
2000197e:	4610      	moveq	r0, r2
20001980:	bd30      	pop	{r4, r5, pc}
20001982:	ea91 0f03 	teq	r1, r3
20001986:	bf1e      	ittt	ne
20001988:	2100      	movne	r1, #0
2000198a:	2000      	movne	r0, #0
2000198c:	bd30      	popne	{r4, r5, pc}
2000198e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20001992:	d105      	bne.n	200019a0 <__adddf3+0x230>
20001994:	0040      	lsls	r0, r0, #1
20001996:	4149      	adcs	r1, r1
20001998:	bf28      	it	cs
2000199a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000199e:	bd30      	pop	{r4, r5, pc}
200019a0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
200019a4:	bf3c      	itt	cc
200019a6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
200019aa:	bd30      	popcc	{r4, r5, pc}
200019ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200019b0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
200019b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200019b8:	f04f 0000 	mov.w	r0, #0
200019bc:	bd30      	pop	{r4, r5, pc}
200019be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200019c2:	bf1a      	itte	ne
200019c4:	4619      	movne	r1, r3
200019c6:	4610      	movne	r0, r2
200019c8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
200019cc:	bf1c      	itt	ne
200019ce:	460b      	movne	r3, r1
200019d0:	4602      	movne	r2, r0
200019d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200019d6:	bf06      	itte	eq
200019d8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200019dc:	ea91 0f03 	teqeq	r1, r3
200019e0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200019e4:	bd30      	pop	{r4, r5, pc}
200019e6:	bf00      	nop

200019e8 <__aeabi_ui2d>:
200019e8:	f090 0f00 	teq	r0, #0
200019ec:	bf04      	itt	eq
200019ee:	2100      	moveq	r1, #0
200019f0:	4770      	bxeq	lr
200019f2:	b530      	push	{r4, r5, lr}
200019f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200019f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200019fc:	f04f 0500 	mov.w	r5, #0
20001a00:	f04f 0100 	mov.w	r1, #0
20001a04:	e750      	b.n	200018a8 <__adddf3+0x138>
20001a06:	bf00      	nop

20001a08 <__aeabi_i2d>:
20001a08:	f090 0f00 	teq	r0, #0
20001a0c:	bf04      	itt	eq
20001a0e:	2100      	moveq	r1, #0
20001a10:	4770      	bxeq	lr
20001a12:	b530      	push	{r4, r5, lr}
20001a14:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001a18:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001a1c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20001a20:	bf48      	it	mi
20001a22:	4240      	negmi	r0, r0
20001a24:	f04f 0100 	mov.w	r1, #0
20001a28:	e73e      	b.n	200018a8 <__adddf3+0x138>
20001a2a:	bf00      	nop

20001a2c <__aeabi_f2d>:
20001a2c:	0042      	lsls	r2, r0, #1
20001a2e:	ea4f 01e2 	mov.w	r1, r2, asr #3
20001a32:	ea4f 0131 	mov.w	r1, r1, rrx
20001a36:	ea4f 7002 	mov.w	r0, r2, lsl #28
20001a3a:	bf1f      	itttt	ne
20001a3c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20001a40:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20001a44:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20001a48:	4770      	bxne	lr
20001a4a:	f092 0f00 	teq	r2, #0
20001a4e:	bf14      	ite	ne
20001a50:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20001a54:	4770      	bxeq	lr
20001a56:	b530      	push	{r4, r5, lr}
20001a58:	f44f 7460 	mov.w	r4, #896	; 0x380
20001a5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001a60:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20001a64:	e720      	b.n	200018a8 <__adddf3+0x138>
20001a66:	bf00      	nop

20001a68 <__aeabi_ul2d>:
20001a68:	ea50 0201 	orrs.w	r2, r0, r1
20001a6c:	bf08      	it	eq
20001a6e:	4770      	bxeq	lr
20001a70:	b530      	push	{r4, r5, lr}
20001a72:	f04f 0500 	mov.w	r5, #0
20001a76:	e00a      	b.n	20001a8e <__aeabi_l2d+0x16>

20001a78 <__aeabi_l2d>:
20001a78:	ea50 0201 	orrs.w	r2, r0, r1
20001a7c:	bf08      	it	eq
20001a7e:	4770      	bxeq	lr
20001a80:	b530      	push	{r4, r5, lr}
20001a82:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20001a86:	d502      	bpl.n	20001a8e <__aeabi_l2d+0x16>
20001a88:	4240      	negs	r0, r0
20001a8a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20001a8e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001a92:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001a96:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20001a9a:	f43f aedc 	beq.w	20001856 <__adddf3+0xe6>
20001a9e:	f04f 0203 	mov.w	r2, #3
20001aa2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20001aa6:	bf18      	it	ne
20001aa8:	3203      	addne	r2, #3
20001aaa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20001aae:	bf18      	it	ne
20001ab0:	3203      	addne	r2, #3
20001ab2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20001ab6:	f1c2 0320 	rsb	r3, r2, #32
20001aba:	fa00 fc03 	lsl.w	ip, r0, r3
20001abe:	fa20 f002 	lsr.w	r0, r0, r2
20001ac2:	fa01 fe03 	lsl.w	lr, r1, r3
20001ac6:	ea40 000e 	orr.w	r0, r0, lr
20001aca:	fa21 f102 	lsr.w	r1, r1, r2
20001ace:	4414      	add	r4, r2
20001ad0:	e6c1      	b.n	20001856 <__adddf3+0xe6>
20001ad2:	bf00      	nop

20001ad4 <__aeabi_dmul>:
20001ad4:	b570      	push	{r4, r5, r6, lr}
20001ad6:	f04f 0cff 	mov.w	ip, #255	; 0xff
20001ada:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20001ade:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20001ae2:	bf1d      	ittte	ne
20001ae4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20001ae8:	ea94 0f0c 	teqne	r4, ip
20001aec:	ea95 0f0c 	teqne	r5, ip
20001af0:	f000 f8de 	bleq	20001cb0 <__aeabi_dmul+0x1dc>
20001af4:	442c      	add	r4, r5
20001af6:	ea81 0603 	eor.w	r6, r1, r3
20001afa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20001afe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20001b02:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20001b06:	bf18      	it	ne
20001b08:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20001b0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001b10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20001b14:	d038      	beq.n	20001b88 <__aeabi_dmul+0xb4>
20001b16:	fba0 ce02 	umull	ip, lr, r0, r2
20001b1a:	f04f 0500 	mov.w	r5, #0
20001b1e:	fbe1 e502 	umlal	lr, r5, r1, r2
20001b22:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20001b26:	fbe0 e503 	umlal	lr, r5, r0, r3
20001b2a:	f04f 0600 	mov.w	r6, #0
20001b2e:	fbe1 5603 	umlal	r5, r6, r1, r3
20001b32:	f09c 0f00 	teq	ip, #0
20001b36:	bf18      	it	ne
20001b38:	f04e 0e01 	orrne.w	lr, lr, #1
20001b3c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20001b40:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20001b44:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20001b48:	d204      	bcs.n	20001b54 <__aeabi_dmul+0x80>
20001b4a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20001b4e:	416d      	adcs	r5, r5
20001b50:	eb46 0606 	adc.w	r6, r6, r6
20001b54:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20001b58:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20001b5c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20001b60:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20001b64:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20001b68:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20001b6c:	bf88      	it	hi
20001b6e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20001b72:	d81e      	bhi.n	20001bb2 <__aeabi_dmul+0xde>
20001b74:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20001b78:	bf08      	it	eq
20001b7a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20001b7e:	f150 0000 	adcs.w	r0, r0, #0
20001b82:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20001b86:	bd70      	pop	{r4, r5, r6, pc}
20001b88:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20001b8c:	ea46 0101 	orr.w	r1, r6, r1
20001b90:	ea40 0002 	orr.w	r0, r0, r2
20001b94:	ea81 0103 	eor.w	r1, r1, r3
20001b98:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20001b9c:	bfc2      	ittt	gt
20001b9e:	ebd4 050c 	rsbsgt	r5, r4, ip
20001ba2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20001ba6:	bd70      	popgt	{r4, r5, r6, pc}
20001ba8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001bac:	f04f 0e00 	mov.w	lr, #0
20001bb0:	3c01      	subs	r4, #1
20001bb2:	f300 80ab 	bgt.w	20001d0c <__aeabi_dmul+0x238>
20001bb6:	f114 0f36 	cmn.w	r4, #54	; 0x36
20001bba:	bfde      	ittt	le
20001bbc:	2000      	movle	r0, #0
20001bbe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20001bc2:	bd70      	pople	{r4, r5, r6, pc}
20001bc4:	f1c4 0400 	rsb	r4, r4, #0
20001bc8:	3c20      	subs	r4, #32
20001bca:	da35      	bge.n	20001c38 <__aeabi_dmul+0x164>
20001bcc:	340c      	adds	r4, #12
20001bce:	dc1b      	bgt.n	20001c08 <__aeabi_dmul+0x134>
20001bd0:	f104 0414 	add.w	r4, r4, #20
20001bd4:	f1c4 0520 	rsb	r5, r4, #32
20001bd8:	fa00 f305 	lsl.w	r3, r0, r5
20001bdc:	fa20 f004 	lsr.w	r0, r0, r4
20001be0:	fa01 f205 	lsl.w	r2, r1, r5
20001be4:	ea40 0002 	orr.w	r0, r0, r2
20001be8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20001bec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20001bf0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20001bf4:	fa21 f604 	lsr.w	r6, r1, r4
20001bf8:	eb42 0106 	adc.w	r1, r2, r6
20001bfc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20001c00:	bf08      	it	eq
20001c02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20001c06:	bd70      	pop	{r4, r5, r6, pc}
20001c08:	f1c4 040c 	rsb	r4, r4, #12
20001c0c:	f1c4 0520 	rsb	r5, r4, #32
20001c10:	fa00 f304 	lsl.w	r3, r0, r4
20001c14:	fa20 f005 	lsr.w	r0, r0, r5
20001c18:	fa01 f204 	lsl.w	r2, r1, r4
20001c1c:	ea40 0002 	orr.w	r0, r0, r2
20001c20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001c24:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20001c28:	f141 0100 	adc.w	r1, r1, #0
20001c2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20001c30:	bf08      	it	eq
20001c32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20001c36:	bd70      	pop	{r4, r5, r6, pc}
20001c38:	f1c4 0520 	rsb	r5, r4, #32
20001c3c:	fa00 f205 	lsl.w	r2, r0, r5
20001c40:	ea4e 0e02 	orr.w	lr, lr, r2
20001c44:	fa20 f304 	lsr.w	r3, r0, r4
20001c48:	fa01 f205 	lsl.w	r2, r1, r5
20001c4c:	ea43 0302 	orr.w	r3, r3, r2
20001c50:	fa21 f004 	lsr.w	r0, r1, r4
20001c54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001c58:	fa21 f204 	lsr.w	r2, r1, r4
20001c5c:	ea20 0002 	bic.w	r0, r0, r2
20001c60:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20001c64:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20001c68:	bf08      	it	eq
20001c6a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20001c6e:	bd70      	pop	{r4, r5, r6, pc}
20001c70:	f094 0f00 	teq	r4, #0
20001c74:	d10f      	bne.n	20001c96 <__aeabi_dmul+0x1c2>
20001c76:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20001c7a:	0040      	lsls	r0, r0, #1
20001c7c:	eb41 0101 	adc.w	r1, r1, r1
20001c80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001c84:	bf08      	it	eq
20001c86:	3c01      	subeq	r4, #1
20001c88:	d0f7      	beq.n	20001c7a <__aeabi_dmul+0x1a6>
20001c8a:	ea41 0106 	orr.w	r1, r1, r6
20001c8e:	f095 0f00 	teq	r5, #0
20001c92:	bf18      	it	ne
20001c94:	4770      	bxne	lr
20001c96:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20001c9a:	0052      	lsls	r2, r2, #1
20001c9c:	eb43 0303 	adc.w	r3, r3, r3
20001ca0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20001ca4:	bf08      	it	eq
20001ca6:	3d01      	subeq	r5, #1
20001ca8:	d0f7      	beq.n	20001c9a <__aeabi_dmul+0x1c6>
20001caa:	ea43 0306 	orr.w	r3, r3, r6
20001cae:	4770      	bx	lr
20001cb0:	ea94 0f0c 	teq	r4, ip
20001cb4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20001cb8:	bf18      	it	ne
20001cba:	ea95 0f0c 	teqne	r5, ip
20001cbe:	d00c      	beq.n	20001cda <__aeabi_dmul+0x206>
20001cc0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001cc4:	bf18      	it	ne
20001cc6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001cca:	d1d1      	bne.n	20001c70 <__aeabi_dmul+0x19c>
20001ccc:	ea81 0103 	eor.w	r1, r1, r3
20001cd0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001cd4:	f04f 0000 	mov.w	r0, #0
20001cd8:	bd70      	pop	{r4, r5, r6, pc}
20001cda:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001cde:	bf06      	itte	eq
20001ce0:	4610      	moveq	r0, r2
20001ce2:	4619      	moveq	r1, r3
20001ce4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001ce8:	d019      	beq.n	20001d1e <__aeabi_dmul+0x24a>
20001cea:	ea94 0f0c 	teq	r4, ip
20001cee:	d102      	bne.n	20001cf6 <__aeabi_dmul+0x222>
20001cf0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20001cf4:	d113      	bne.n	20001d1e <__aeabi_dmul+0x24a>
20001cf6:	ea95 0f0c 	teq	r5, ip
20001cfa:	d105      	bne.n	20001d08 <__aeabi_dmul+0x234>
20001cfc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20001d00:	bf1c      	itt	ne
20001d02:	4610      	movne	r0, r2
20001d04:	4619      	movne	r1, r3
20001d06:	d10a      	bne.n	20001d1e <__aeabi_dmul+0x24a>
20001d08:	ea81 0103 	eor.w	r1, r1, r3
20001d0c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001d10:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20001d14:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20001d18:	f04f 0000 	mov.w	r0, #0
20001d1c:	bd70      	pop	{r4, r5, r6, pc}
20001d1e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20001d22:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20001d26:	bd70      	pop	{r4, r5, r6, pc}

20001d28 <__aeabi_ddiv>:
20001d28:	b570      	push	{r4, r5, r6, lr}
20001d2a:	f04f 0cff 	mov.w	ip, #255	; 0xff
20001d2e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20001d32:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20001d36:	bf1d      	ittte	ne
20001d38:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20001d3c:	ea94 0f0c 	teqne	r4, ip
20001d40:	ea95 0f0c 	teqne	r5, ip
20001d44:	f000 f8a7 	bleq	20001e96 <__aeabi_ddiv+0x16e>
20001d48:	eba4 0405 	sub.w	r4, r4, r5
20001d4c:	ea81 0e03 	eor.w	lr, r1, r3
20001d50:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20001d54:	ea4f 3101 	mov.w	r1, r1, lsl #12
20001d58:	f000 8088 	beq.w	20001e6c <__aeabi_ddiv+0x144>
20001d5c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20001d60:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20001d64:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20001d68:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20001d6c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20001d70:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20001d74:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20001d78:	ea4f 2600 	mov.w	r6, r0, lsl #8
20001d7c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20001d80:	429d      	cmp	r5, r3
20001d82:	bf08      	it	eq
20001d84:	4296      	cmpeq	r6, r2
20001d86:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20001d8a:	f504 7440 	add.w	r4, r4, #768	; 0x300
20001d8e:	d202      	bcs.n	20001d96 <__aeabi_ddiv+0x6e>
20001d90:	085b      	lsrs	r3, r3, #1
20001d92:	ea4f 0232 	mov.w	r2, r2, rrx
20001d96:	1ab6      	subs	r6, r6, r2
20001d98:	eb65 0503 	sbc.w	r5, r5, r3
20001d9c:	085b      	lsrs	r3, r3, #1
20001d9e:	ea4f 0232 	mov.w	r2, r2, rrx
20001da2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20001da6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20001daa:	ebb6 0e02 	subs.w	lr, r6, r2
20001dae:	eb75 0e03 	sbcs.w	lr, r5, r3
20001db2:	bf22      	ittt	cs
20001db4:	1ab6      	subcs	r6, r6, r2
20001db6:	4675      	movcs	r5, lr
20001db8:	ea40 000c 	orrcs.w	r0, r0, ip
20001dbc:	085b      	lsrs	r3, r3, #1
20001dbe:	ea4f 0232 	mov.w	r2, r2, rrx
20001dc2:	ebb6 0e02 	subs.w	lr, r6, r2
20001dc6:	eb75 0e03 	sbcs.w	lr, r5, r3
20001dca:	bf22      	ittt	cs
20001dcc:	1ab6      	subcs	r6, r6, r2
20001dce:	4675      	movcs	r5, lr
20001dd0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20001dd4:	085b      	lsrs	r3, r3, #1
20001dd6:	ea4f 0232 	mov.w	r2, r2, rrx
20001dda:	ebb6 0e02 	subs.w	lr, r6, r2
20001dde:	eb75 0e03 	sbcs.w	lr, r5, r3
20001de2:	bf22      	ittt	cs
20001de4:	1ab6      	subcs	r6, r6, r2
20001de6:	4675      	movcs	r5, lr
20001de8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20001dec:	085b      	lsrs	r3, r3, #1
20001dee:	ea4f 0232 	mov.w	r2, r2, rrx
20001df2:	ebb6 0e02 	subs.w	lr, r6, r2
20001df6:	eb75 0e03 	sbcs.w	lr, r5, r3
20001dfa:	bf22      	ittt	cs
20001dfc:	1ab6      	subcs	r6, r6, r2
20001dfe:	4675      	movcs	r5, lr
20001e00:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20001e04:	ea55 0e06 	orrs.w	lr, r5, r6
20001e08:	d018      	beq.n	20001e3c <__aeabi_ddiv+0x114>
20001e0a:	ea4f 1505 	mov.w	r5, r5, lsl #4
20001e0e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20001e12:	ea4f 1606 	mov.w	r6, r6, lsl #4
20001e16:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001e1a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20001e1e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001e22:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20001e26:	d1c0      	bne.n	20001daa <__aeabi_ddiv+0x82>
20001e28:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001e2c:	d10b      	bne.n	20001e46 <__aeabi_ddiv+0x11e>
20001e2e:	ea41 0100 	orr.w	r1, r1, r0
20001e32:	f04f 0000 	mov.w	r0, #0
20001e36:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20001e3a:	e7b6      	b.n	20001daa <__aeabi_ddiv+0x82>
20001e3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001e40:	bf04      	itt	eq
20001e42:	4301      	orreq	r1, r0
20001e44:	2000      	moveq	r0, #0
20001e46:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20001e4a:	bf88      	it	hi
20001e4c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20001e50:	f63f aeaf 	bhi.w	20001bb2 <__aeabi_dmul+0xde>
20001e54:	ebb5 0c03 	subs.w	ip, r5, r3
20001e58:	bf04      	itt	eq
20001e5a:	ebb6 0c02 	subseq.w	ip, r6, r2
20001e5e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20001e62:	f150 0000 	adcs.w	r0, r0, #0
20001e66:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20001e6a:	bd70      	pop	{r4, r5, r6, pc}
20001e6c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20001e70:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20001e74:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20001e78:	bfc2      	ittt	gt
20001e7a:	ebd4 050c 	rsbsgt	r5, r4, ip
20001e7e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20001e82:	bd70      	popgt	{r4, r5, r6, pc}
20001e84:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001e88:	f04f 0e00 	mov.w	lr, #0
20001e8c:	3c01      	subs	r4, #1
20001e8e:	e690      	b.n	20001bb2 <__aeabi_dmul+0xde>
20001e90:	ea45 0e06 	orr.w	lr, r5, r6
20001e94:	e68d      	b.n	20001bb2 <__aeabi_dmul+0xde>
20001e96:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20001e9a:	ea94 0f0c 	teq	r4, ip
20001e9e:	bf08      	it	eq
20001ea0:	ea95 0f0c 	teqeq	r5, ip
20001ea4:	f43f af3b 	beq.w	20001d1e <__aeabi_dmul+0x24a>
20001ea8:	ea94 0f0c 	teq	r4, ip
20001eac:	d10a      	bne.n	20001ec4 <__aeabi_ddiv+0x19c>
20001eae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20001eb2:	f47f af34 	bne.w	20001d1e <__aeabi_dmul+0x24a>
20001eb6:	ea95 0f0c 	teq	r5, ip
20001eba:	f47f af25 	bne.w	20001d08 <__aeabi_dmul+0x234>
20001ebe:	4610      	mov	r0, r2
20001ec0:	4619      	mov	r1, r3
20001ec2:	e72c      	b.n	20001d1e <__aeabi_dmul+0x24a>
20001ec4:	ea95 0f0c 	teq	r5, ip
20001ec8:	d106      	bne.n	20001ed8 <__aeabi_ddiv+0x1b0>
20001eca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20001ece:	f43f aefd 	beq.w	20001ccc <__aeabi_dmul+0x1f8>
20001ed2:	4610      	mov	r0, r2
20001ed4:	4619      	mov	r1, r3
20001ed6:	e722      	b.n	20001d1e <__aeabi_dmul+0x24a>
20001ed8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001edc:	bf18      	it	ne
20001ede:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001ee2:	f47f aec5 	bne.w	20001c70 <__aeabi_dmul+0x19c>
20001ee6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20001eea:	f47f af0d 	bne.w	20001d08 <__aeabi_dmul+0x234>
20001eee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20001ef2:	f47f aeeb 	bne.w	20001ccc <__aeabi_dmul+0x1f8>
20001ef6:	e712      	b.n	20001d1e <__aeabi_dmul+0x24a>

20001ef8 <__gedf2>:
20001ef8:	f04f 3cff 	mov.w	ip, #4294967295
20001efc:	e006      	b.n	20001f0c <__cmpdf2+0x4>
20001efe:	bf00      	nop

20001f00 <__ledf2>:
20001f00:	f04f 0c01 	mov.w	ip, #1
20001f04:	e002      	b.n	20001f0c <__cmpdf2+0x4>
20001f06:	bf00      	nop

20001f08 <__cmpdf2>:
20001f08:	f04f 0c01 	mov.w	ip, #1
20001f0c:	f84d cd04 	str.w	ip, [sp, #-4]!
20001f10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20001f14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20001f18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20001f1c:	bf18      	it	ne
20001f1e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20001f22:	d01b      	beq.n	20001f5c <__cmpdf2+0x54>
20001f24:	b001      	add	sp, #4
20001f26:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20001f2a:	bf0c      	ite	eq
20001f2c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20001f30:	ea91 0f03 	teqne	r1, r3
20001f34:	bf02      	ittt	eq
20001f36:	ea90 0f02 	teqeq	r0, r2
20001f3a:	2000      	moveq	r0, #0
20001f3c:	4770      	bxeq	lr
20001f3e:	f110 0f00 	cmn.w	r0, #0
20001f42:	ea91 0f03 	teq	r1, r3
20001f46:	bf58      	it	pl
20001f48:	4299      	cmppl	r1, r3
20001f4a:	bf08      	it	eq
20001f4c:	4290      	cmpeq	r0, r2
20001f4e:	bf2c      	ite	cs
20001f50:	17d8      	asrcs	r0, r3, #31
20001f52:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20001f56:	f040 0001 	orr.w	r0, r0, #1
20001f5a:	4770      	bx	lr
20001f5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20001f60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20001f64:	d102      	bne.n	20001f6c <__cmpdf2+0x64>
20001f66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20001f6a:	d107      	bne.n	20001f7c <__cmpdf2+0x74>
20001f6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20001f70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20001f74:	d1d6      	bne.n	20001f24 <__cmpdf2+0x1c>
20001f76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20001f7a:	d0d3      	beq.n	20001f24 <__cmpdf2+0x1c>
20001f7c:	f85d 0b04 	ldr.w	r0, [sp], #4
20001f80:	4770      	bx	lr
20001f82:	bf00      	nop

20001f84 <__aeabi_cdrcmple>:
20001f84:	4684      	mov	ip, r0
20001f86:	4610      	mov	r0, r2
20001f88:	4662      	mov	r2, ip
20001f8a:	468c      	mov	ip, r1
20001f8c:	4619      	mov	r1, r3
20001f8e:	4663      	mov	r3, ip
20001f90:	e000      	b.n	20001f94 <__aeabi_cdcmpeq>
20001f92:	bf00      	nop

20001f94 <__aeabi_cdcmpeq>:
20001f94:	b501      	push	{r0, lr}
20001f96:	f7ff ffb7 	bl	20001f08 <__cmpdf2>
20001f9a:	2800      	cmp	r0, #0
20001f9c:	bf48      	it	mi
20001f9e:	f110 0f00 	cmnmi.w	r0, #0
20001fa2:	bd01      	pop	{r0, pc}

20001fa4 <__aeabi_dcmpeq>:
20001fa4:	f84d ed08 	str.w	lr, [sp, #-8]!
20001fa8:	f7ff fff4 	bl	20001f94 <__aeabi_cdcmpeq>
20001fac:	bf0c      	ite	eq
20001fae:	2001      	moveq	r0, #1
20001fb0:	2000      	movne	r0, #0
20001fb2:	f85d fb08 	ldr.w	pc, [sp], #8
20001fb6:	bf00      	nop

20001fb8 <__aeabi_dcmplt>:
20001fb8:	f84d ed08 	str.w	lr, [sp, #-8]!
20001fbc:	f7ff ffea 	bl	20001f94 <__aeabi_cdcmpeq>
20001fc0:	bf34      	ite	cc
20001fc2:	2001      	movcc	r0, #1
20001fc4:	2000      	movcs	r0, #0
20001fc6:	f85d fb08 	ldr.w	pc, [sp], #8
20001fca:	bf00      	nop

20001fcc <__aeabi_dcmple>:
20001fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
20001fd0:	f7ff ffe0 	bl	20001f94 <__aeabi_cdcmpeq>
20001fd4:	bf94      	ite	ls
20001fd6:	2001      	movls	r0, #1
20001fd8:	2000      	movhi	r0, #0
20001fda:	f85d fb08 	ldr.w	pc, [sp], #8
20001fde:	bf00      	nop

20001fe0 <__aeabi_dcmpge>:
20001fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
20001fe4:	f7ff ffce 	bl	20001f84 <__aeabi_cdrcmple>
20001fe8:	bf94      	ite	ls
20001fea:	2001      	movls	r0, #1
20001fec:	2000      	movhi	r0, #0
20001fee:	f85d fb08 	ldr.w	pc, [sp], #8
20001ff2:	bf00      	nop

20001ff4 <__aeabi_dcmpgt>:
20001ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
20001ff8:	f7ff ffc4 	bl	20001f84 <__aeabi_cdrcmple>
20001ffc:	bf34      	ite	cc
20001ffe:	2001      	movcc	r0, #1
20002000:	2000      	movcs	r0, #0
20002002:	f85d fb08 	ldr.w	pc, [sp], #8
20002006:	bf00      	nop

20002008 <__aeabi_d2uiz>:
20002008:	004a      	lsls	r2, r1, #1
2000200a:	d211      	bcs.n	20002030 <__aeabi_d2uiz+0x28>
2000200c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20002010:	d211      	bcs.n	20002036 <__aeabi_d2uiz+0x2e>
20002012:	d50d      	bpl.n	20002030 <__aeabi_d2uiz+0x28>
20002014:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20002018:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000201c:	d40e      	bmi.n	2000203c <__aeabi_d2uiz+0x34>
2000201e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20002022:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20002026:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000202a:	fa23 f002 	lsr.w	r0, r3, r2
2000202e:	4770      	bx	lr
20002030:	f04f 0000 	mov.w	r0, #0
20002034:	4770      	bx	lr
20002036:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000203a:	d102      	bne.n	20002042 <__aeabi_d2uiz+0x3a>
2000203c:	f04f 30ff 	mov.w	r0, #4294967295
20002040:	4770      	bx	lr
20002042:	f04f 0000 	mov.w	r0, #0
20002046:	4770      	bx	lr

20002048 <__errno>:
20002048:	f242 3390 	movw	r3, #9104	; 0x2390
2000204c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002050:	6818      	ldr	r0, [r3, #0]
20002052:	4770      	bx	lr

20002054 <__libc_init_array>:
20002054:	b570      	push	{r4, r5, r6, lr}
20002056:	f242 3670 	movw	r6, #9072	; 0x2370
2000205a:	f242 3570 	movw	r5, #9072	; 0x2370
2000205e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002062:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002066:	1b76      	subs	r6, r6, r5
20002068:	10b6      	asrs	r6, r6, #2
2000206a:	d006      	beq.n	2000207a <__libc_init_array+0x26>
2000206c:	2400      	movs	r4, #0
2000206e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002072:	3401      	adds	r4, #1
20002074:	4798      	blx	r3
20002076:	42a6      	cmp	r6, r4
20002078:	d8f9      	bhi.n	2000206e <__libc_init_array+0x1a>
2000207a:	f242 3570 	movw	r5, #9072	; 0x2370
2000207e:	f242 3674 	movw	r6, #9076	; 0x2374
20002082:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002086:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000208a:	1b76      	subs	r6, r6, r5
2000208c:	f000 f964 	bl	20002358 <_init>
20002090:	10b6      	asrs	r6, r6, #2
20002092:	d006      	beq.n	200020a2 <__libc_init_array+0x4e>
20002094:	2400      	movs	r4, #0
20002096:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000209a:	3401      	adds	r4, #1
2000209c:	4798      	blx	r3
2000209e:	42a6      	cmp	r6, r4
200020a0:	d8f9      	bhi.n	20002096 <__libc_init_array+0x42>
200020a2:	bd70      	pop	{r4, r5, r6, pc}

200020a4 <sqrt>:
200020a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200020a8:	b08b      	sub	sp, #44	; 0x2c
200020aa:	4606      	mov	r6, r0
200020ac:	460f      	mov	r7, r1
200020ae:	f000 f84f 	bl	20002150 <__ieee754_sqrt>
200020b2:	f242 4484 	movw	r4, #9348	; 0x2484
200020b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200020ba:	f994 3000 	ldrsb.w	r3, [r4]
200020be:	f1b3 3fff 	cmp.w	r3, #4294967295
200020c2:	4680      	mov	r8, r0
200020c4:	4689      	mov	r9, r1
200020c6:	d031      	beq.n	2000212c <sqrt+0x88>
200020c8:	4630      	mov	r0, r6
200020ca:	4639      	mov	r1, r7
200020cc:	f000 f92e 	bl	2000232c <__isnand>
200020d0:	4605      	mov	r5, r0
200020d2:	2800      	cmp	r0, #0
200020d4:	d12a      	bne.n	2000212c <sqrt+0x88>
200020d6:	f04f 0a00 	mov.w	sl, #0
200020da:	f04f 0b00 	mov.w	fp, #0
200020de:	4630      	mov	r0, r6
200020e0:	4639      	mov	r1, r7
200020e2:	4652      	mov	r2, sl
200020e4:	465b      	mov	r3, fp
200020e6:	f7ff ff67 	bl	20001fb8 <__aeabi_dcmplt>
200020ea:	b1f8      	cbz	r0, 2000212c <sqrt+0x88>
200020ec:	7824      	ldrb	r4, [r4, #0]
200020ee:	f242 3350 	movw	r3, #9040	; 0x2350
200020f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020f6:	9508      	str	r5, [sp, #32]
200020f8:	9301      	str	r3, [sp, #4]
200020fa:	2301      	movs	r3, #1
200020fc:	e9cd 6702 	strd	r6, r7, [sp, #8]
20002100:	9300      	str	r3, [sp, #0]
20002102:	e9cd 6704 	strd	r6, r7, [sp, #16]
20002106:	b1b4      	cbz	r4, 20002136 <sqrt+0x92>
20002108:	4650      	mov	r0, sl
2000210a:	4659      	mov	r1, fp
2000210c:	4652      	mov	r2, sl
2000210e:	465b      	mov	r3, fp
20002110:	f7ff fe0a 	bl	20001d28 <__aeabi_ddiv>
20002114:	2c02      	cmp	r4, #2
20002116:	e9cd 0106 	strd	r0, r1, [sp, #24]
2000211a:	d10e      	bne.n	2000213a <sqrt+0x96>
2000211c:	f7ff ff94 	bl	20002048 <__errno>
20002120:	2321      	movs	r3, #33	; 0x21
20002122:	6003      	str	r3, [r0, #0]
20002124:	9b08      	ldr	r3, [sp, #32]
20002126:	b973      	cbnz	r3, 20002146 <sqrt+0xa2>
20002128:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
2000212c:	4640      	mov	r0, r8
2000212e:	4649      	mov	r1, r9
20002130:	b00b      	add	sp, #44	; 0x2c
20002132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002136:	e9cd ab06 	strd	sl, fp, [sp, #24]
2000213a:	4668      	mov	r0, sp
2000213c:	f000 f904 	bl	20002348 <matherr>
20002140:	2800      	cmp	r0, #0
20002142:	d1ef      	bne.n	20002124 <sqrt+0x80>
20002144:	e7ea      	b.n	2000211c <sqrt+0x78>
20002146:	f7ff ff7f 	bl	20002048 <__errno>
2000214a:	9b08      	ldr	r3, [sp, #32]
2000214c:	6003      	str	r3, [r0, #0]
2000214e:	e7eb      	b.n	20002128 <sqrt+0x84>

20002150 <__ieee754_sqrt>:
20002150:	f240 0c00 	movw	ip, #0
20002154:	460b      	mov	r3, r1
20002156:	f6c7 7cf0 	movt	ip, #32752	; 0x7ff0
2000215a:	4602      	mov	r2, r0
2000215c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20002160:	4666      	mov	r6, ip
20002162:	ea01 0c0c 	and.w	ip, r1, ip
20002166:	4604      	mov	r4, r0
20002168:	45b4      	cmp	ip, r6
2000216a:	460d      	mov	r5, r1
2000216c:	4680      	mov	r8, r0
2000216e:	4689      	mov	r9, r1
20002170:	f000 80be 	beq.w	200022f0 <__ieee754_sqrt+0x1a0>
20002174:	2900      	cmp	r1, #0
20002176:	f340 808c 	ble.w	20002292 <__ieee754_sqrt+0x142>
2000217a:	ea5f 5821 	movs.w	r8, r1, asr #20
2000217e:	f000 8096 	beq.w	200022ae <__ieee754_sqrt+0x15e>
20002182:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
20002186:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
2000218a:	f1a8 0807 	sub.w	r8, r8, #7
2000218e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20002192:	f018 0f01 	tst.w	r8, #1
20002196:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
2000219a:	d16a      	bne.n	20002272 <__ieee754_sqrt+0x122>
2000219c:	0fd1      	lsrs	r1, r2, #31
2000219e:	f04f 0c00 	mov.w	ip, #0
200021a2:	eb01 0343 	add.w	r3, r1, r3, lsl #1
200021a6:	0052      	lsls	r2, r2, #1
200021a8:	4665      	mov	r5, ip
200021aa:	4660      	mov	r0, ip
200021ac:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
200021b0:	1844      	adds	r4, r0, r1
200021b2:	0fd6      	lsrs	r6, r2, #31
200021b4:	0052      	lsls	r2, r2, #1
200021b6:	429c      	cmp	r4, r3
200021b8:	f10c 0c01 	add.w	ip, ip, #1
200021bc:	dc02      	bgt.n	200021c4 <__ieee754_sqrt+0x74>
200021be:	1b1b      	subs	r3, r3, r4
200021c0:	186d      	adds	r5, r5, r1
200021c2:	1860      	adds	r0, r4, r1
200021c4:	0849      	lsrs	r1, r1, #1
200021c6:	f1bc 0f16 	cmp.w	ip, #22
200021ca:	eb06 0343 	add.w	r3, r6, r3, lsl #1
200021ce:	d1ef      	bne.n	200021b0 <__ieee754_sqrt+0x60>
200021d0:	2400      	movs	r4, #0
200021d2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
200021d6:	46a2      	mov	sl, r4
200021d8:	4626      	mov	r6, r4
200021da:	e013      	b.n	20002204 <__ieee754_sqrt+0xb4>
200021dc:	4283      	cmp	r3, r0
200021de:	bf14      	ite	ne
200021e0:	2700      	movne	r7, #0
200021e2:	2701      	moveq	r7, #1
200021e4:	4594      	cmp	ip, r2
200021e6:	bf8c      	ite	hi
200021e8:	2700      	movhi	r7, #0
200021ea:	f007 0701 	andls.w	r7, r7, #1
200021ee:	b96f      	cbnz	r7, 2000220c <__ieee754_sqrt+0xbc>
200021f0:	3401      	adds	r4, #1
200021f2:	4607      	mov	r7, r0
200021f4:	0849      	lsrs	r1, r1, #1
200021f6:	0fd0      	lsrs	r0, r2, #31
200021f8:	0052      	lsls	r2, r2, #1
200021fa:	2c20      	cmp	r4, #32
200021fc:	eb00 0343 	add.w	r3, r0, r3, lsl #1
20002200:	d01b      	beq.n	2000223a <__ieee754_sqrt+0xea>
20002202:	4638      	mov	r0, r7
20002204:	4298      	cmp	r0, r3
20002206:	eb01 0c06 	add.w	ip, r1, r6
2000220a:	dae7      	bge.n	200021dc <__ieee754_sqrt+0x8c>
2000220c:	f00c 4700 	and.w	r7, ip, #2147483648	; 0x80000000
20002210:	eb0c 0601 	add.w	r6, ip, r1
20002214:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
20002218:	d027      	beq.n	2000226a <__ieee754_sqrt+0x11a>
2000221a:	4607      	mov	r7, r0
2000221c:	1a1b      	subs	r3, r3, r0
2000221e:	4594      	cmp	ip, r2
20002220:	ebcc 0202 	rsb	r2, ip, r2
20002224:	bf88      	it	hi
20002226:	3b01      	subhi	r3, #1
20002228:	3401      	adds	r4, #1
2000222a:	448a      	add	sl, r1
2000222c:	0fd0      	lsrs	r0, r2, #31
2000222e:	0849      	lsrs	r1, r1, #1
20002230:	0052      	lsls	r2, r2, #1
20002232:	2c20      	cmp	r4, #32
20002234:	eb00 0343 	add.w	r3, r0, r3, lsl #1
20002238:	d1e3      	bne.n	20002202 <__ieee754_sqrt+0xb2>
2000223a:	4313      	orrs	r3, r2
2000223c:	d11e      	bne.n	2000227c <__ieee754_sqrt+0x12c>
2000223e:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
20002242:	ea4f 0168 	mov.w	r1, r8, asr #1
20002246:	f015 0f01 	tst.w	r5, #1
2000224a:	bf18      	it	ne
2000224c:	f04a 4a00 	orrne.w	sl, sl, #2147483648	; 0x80000000
20002250:	0509      	lsls	r1, r1, #20
20002252:	4654      	mov	r4, sl
20002254:	f101 517e 	add.w	r1, r1, #1065353216	; 0x3f800000
20002258:	f501 01c0 	add.w	r1, r1, #6291456	; 0x600000
2000225c:	eb01 0365 	add.w	r3, r1, r5, asr #1
20002260:	461d      	mov	r5, r3
20002262:	4620      	mov	r0, r4
20002264:	4629      	mov	r1, r5
20002266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
2000226a:	2e00      	cmp	r6, #0
2000226c:	dbd5      	blt.n	2000221a <__ieee754_sqrt+0xca>
2000226e:	1c47      	adds	r7, r0, #1
20002270:	e7d4      	b.n	2000221c <__ieee754_sqrt+0xcc>
20002272:	0fd1      	lsrs	r1, r2, #31
20002274:	0052      	lsls	r2, r2, #1
20002276:	eb01 0343 	add.w	r3, r1, r3, lsl #1
2000227a:	e78f      	b.n	2000219c <__ieee754_sqrt+0x4c>
2000227c:	f1ba 3fff 	cmp.w	sl, #4294967295
20002280:	bf1c      	itt	ne
20002282:	f00a 0301 	andne.w	r3, sl, #1
20002286:	449a      	addne	sl, r3
20002288:	d1d9      	bne.n	2000223e <__ieee754_sqrt+0xee>
2000228a:	3501      	adds	r5, #1
2000228c:	f04f 0a00 	mov.w	sl, #0
20002290:	e7d7      	b.n	20002242 <__ieee754_sqrt+0xf2>
20002292:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
20002296:	ea5c 0c00 	orrs.w	ip, ip, r0
2000229a:	d0e2      	beq.n	20002262 <__ieee754_sqrt+0x112>
2000229c:	2900      	cmp	r1, #0
2000229e:	d13a      	bne.n	20002316 <__ieee754_sqrt+0x1c6>
200022a0:	4688      	mov	r8, r1
200022a2:	0ad3      	lsrs	r3, r2, #11
200022a4:	f1a8 0815 	sub.w	r8, r8, #21
200022a8:	0552      	lsls	r2, r2, #21
200022aa:	2b00      	cmp	r3, #0
200022ac:	d0f9      	beq.n	200022a2 <__ieee754_sqrt+0x152>
200022ae:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
200022b2:	d12d      	bne.n	20002310 <__ieee754_sqrt+0x1c0>
200022b4:	005b      	lsls	r3, r3, #1
200022b6:	3101      	adds	r1, #1
200022b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
200022bc:	d0fa      	beq.n	200022b4 <__ieee754_sqrt+0x164>
200022be:	f1c1 0020 	rsb	r0, r1, #32
200022c2:	f108 0801 	add.w	r8, r8, #1
200022c6:	fa32 f000 	lsrs.w	r0, r2, r0
200022ca:	ebc1 0808 	rsb	r8, r1, r8
200022ce:	4303      	orrs	r3, r0
200022d0:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
200022d4:	408a      	lsls	r2, r1
200022d6:	f1a8 0807 	sub.w	r8, r8, #7
200022da:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200022de:	f018 0f01 	tst.w	r8, #1
200022e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200022e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200022ea:	f43f af57 	beq.w	2000219c <__ieee754_sqrt+0x4c>
200022ee:	e7c0      	b.n	20002272 <__ieee754_sqrt+0x122>
200022f0:	4602      	mov	r2, r0
200022f2:	460b      	mov	r3, r1
200022f4:	f7ff fbee 	bl	20001ad4 <__aeabi_dmul>
200022f8:	4602      	mov	r2, r0
200022fa:	460b      	mov	r3, r1
200022fc:	4620      	mov	r0, r4
200022fe:	4629      	mov	r1, r5
20002300:	f7ff fa36 	bl	20001770 <__adddf3>
20002304:	4604      	mov	r4, r0
20002306:	460d      	mov	r5, r1
20002308:	4620      	mov	r0, r4
2000230a:	4629      	mov	r1, r5
2000230c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
20002310:	2020      	movs	r0, #32
20002312:	2100      	movs	r1, #0
20002314:	e7d5      	b.n	200022c2 <__ieee754_sqrt+0x172>
20002316:	4602      	mov	r2, r0
20002318:	460b      	mov	r3, r1
2000231a:	f7ff fa27 	bl	2000176c <__aeabi_dsub>
2000231e:	4602      	mov	r2, r0
20002320:	460b      	mov	r3, r1
20002322:	f7ff fd01 	bl	20001d28 <__aeabi_ddiv>
20002326:	4604      	mov	r4, r0
20002328:	460d      	mov	r5, r1
2000232a:	e79a      	b.n	20002262 <__ieee754_sqrt+0x112>

2000232c <__isnand>:
2000232c:	4602      	mov	r2, r0
2000232e:	4240      	negs	r0, r0
20002330:	4310      	orrs	r0, r2
20002332:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20002336:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000233a:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000233e:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20002342:	0fc0      	lsrs	r0, r0, #31
20002344:	4770      	bx	lr
20002346:	bf00      	nop

20002348 <matherr>:
20002348:	2000      	movs	r0, #0
2000234a:	4770      	bx	lr
2000234c:	00000043 	.word	0x00000043
20002350:	74727173 	.word	0x74727173
20002354:	00000000 	.word	0x00000000

20002358 <_init>:
20002358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000235a:	bf00      	nop
2000235c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000235e:	bc08      	pop	{r3}
20002360:	469e      	mov	lr, r3
20002362:	4770      	bx	lr

20002364 <_fini>:
20002364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002366:	bf00      	nop
20002368:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000236a:	bc08      	pop	{r3}
2000236c:	469e      	mov	lr, r3
2000236e:	4770      	bx	lr

20002370 <__frame_dummy_init_array_entry>:
20002370:	0485 2000                                   ... 

20002374 <__do_global_dtors_aux_fini_array_entry>:
20002374:	0471 2000                                   q.. 
