# JK_FLIPFLOP
# Aim
To design and simulate a JK Flipflop using vivado.
# Apparatus Required
Personal Computer with vivado software.
# Block Diagram
![image](https://github.com/RESMIRNAIR/JK_FLIPFLOP/assets/154305926/094e9d55-5f30-4984-90b9-dd51d5297974)
# Circuit Diagram
![image](https://github.com/RESMIRNAIR/JK_FLIPFLOP/assets/154305926/5b973ee8-9ee2-402d-8cba-1adfa2e4d5f2)
# Truth Table
![image](https://github.com/RESMIRNAIR/JK_FLIPFLOP/assets/154305926/04d4ff52-ae20-4e08-bd70-58137b129890)
# Program
~~~
module jkff(clk,j,k,rst,q );
input j,k,clk,rst;
output reg q;
always@(posedge clk)
begin
if(rst==1)
q=1'b0;
else
begin
case({j,k})
2'b00: q=q;
2'b01:q=1'b0;
2'b10:q=1'b1;
2'b11:q=~q;
endcase
end
end
endmodule
~~~
# Output
![image](https://github.com/karanpro06/JK_FLIPFLOP/assets/119782103/04fb926b-4c7f-468b-9ca7-e976e672bfdc)
# Result
Hence JK Flipflop is verified successfully.
