

================================================================
== Vivado HLS Report for 'memcachedPipeline_flashReceiveNoFilter'
================================================================
* Date:           Wed Oct 21 12:18:56 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      5.17|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      75|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      26|
|Register         |        -|      -|      98|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      98|     101|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp_42_fu_115_p2      |     +    |      0|  0|  16|          16|           5|
    |tmp_43_fu_185_p2      |     +    |      0|  0|   8|           8|           1|
    |tmp_s_fu_149_p2       |     +    |      0|  0|  16|          16|           5|
    |storemerge_fu_155_p3  |  Select  |      0|  0|  16|           1|          16|
    |ap_sig_bdd_139        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_156        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_215        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_217        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_50         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_86         |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_143_p2        |   icmp   |      0|  0|   5|          13|           1|
    |tmp_41_fu_169_p2      |   icmp   |      0|  0|   6|          16|           1|
    |ap_sig_bdd_67         |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_95         |    or    |      0|  0|   1|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  75|          78|          37|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm1        |   2|          3|    2|          6|
    |getCounter        |   8|          2|    8|         16|
    |getValueLength_V  |  16|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  26|          7|   26|         54|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm0                  |   1|   0|    1|          0|
    |ap_CS_fsm1                  |   2|   0|    2|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |flashGetState               |   1|   0|    1|          0|
    |flashGetState_load_reg_203  |   1|   0|    1|          0|
    |getCounter                  |   8|   0|    8|          0|
    |getValueLength_V            |  16|   0|   16|          0|
    |reg_102                     |  64|   0|   64|          0|
    |tmp_17_reg_207              |   1|   0|    1|          0|
    |tmp_18_reg_211              |   1|   0|    1|          0|
    |tmp_41_reg_219              |   1|   0|    1|          0|
    |tmp_reg_215                 |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  98|   0|   98|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | memcachedPipeline_flashReceiveNoFilter | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | memcachedPipeline_flashReceiveNoFilter | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | memcachedPipeline_flashReceiveNoFilter | return value |
|ap_done                        | out |    1| ap_ctrl_hs | memcachedPipeline_flashReceiveNoFilter | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | memcachedPipeline_flashReceiveNoFilter | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | memcachedPipeline_flashReceiveNoFilter | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | memcachedPipeline_flashReceiveNoFilter | return value |
|flash_Disp2rec_V_V_dout        |  in |   16|   ap_fifo  |           flash_Disp2rec_V_V           |    pointer   |
|flash_Disp2rec_V_V_empty_n     |  in |    1|   ap_fifo  |           flash_Disp2rec_V_V           |    pointer   |
|flash_Disp2rec_V_V_read        | out |    1|   ap_fifo  |           flash_Disp2rec_V_V           |    pointer   |
|memRdData_V_V_TVALID           |  in |    1|    axis    |              memRdData_V_V             |    pointer   |
|memRdData_V_V_TDATA            |  in |   64|    axis    |              memRdData_V_V             |    pointer   |
|memRdData_V_V_TREADY           | out |    1|    axis    |              memRdData_V_V             |    pointer   |
|flashGetPath2remux_V_V_din     | out |   64|   ap_fifo  |         flashGetPath2remux_V_V         |    pointer   |
|flashGetPath2remux_V_V_full_n  |  in |    1|   ap_fifo  |         flashGetPath2remux_V_V         |    pointer   |
|flashGetPath2remux_V_V_write   | out |    1|   ap_fifo  |         flashGetPath2remux_V_V         |    pointer   |
+-------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 5.17ns
ST_1: flashGetState_load [1/1] 0.00ns
codeRepl:4  %flashGetState_load = load i1* @flashGetState, align 1

ST_1: getValueLength_V_load [1/1] 0.00ns
codeRepl:5  %getValueLength_V_load = load i16* @getValueLength_V, align 2

ST_1: stg_5 [1/1] 0.00ns
codeRepl:6  br i1 %flashGetState_load, label %3, label %0

ST_1: tmp_17 [1/1] 0.00ns
:0  %tmp_17 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @flash_Disp2rec_V_V, i32 1)

ST_1: stg_7 [1/1] 0.00ns
:1  br i1 %tmp_17, label %1, label %._crit_edge56

ST_1: tmp_18 [1/1] 0.00ns
:0  %tmp_18 = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %memRdData_V_V, i32 1)

ST_1: stg_9 [1/1] 0.00ns
:1  br i1 %tmp_18, label %2, label %._crit_edge56

ST_1: tmp_V_11 [1/1] 2.91ns
:0  %tmp_V_11 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @flash_Disp2rec_V_V)

ST_1: tmp_V_12 [1/1] 0.00ns
:1  %tmp_V_12 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %memRdData_V_V)

ST_1: tmp_42 [1/1] 1.36ns
:3  %tmp_42 = add i16 %tmp_V_11, -8

ST_1: stg_13 [1/1] 0.89ns
:4  store i16 %tmp_42, i16* @getValueLength_V, align 2

ST_1: stg_14 [1/1] 0.89ns
:8  store i1 true, i1* @flashGetState, align 1

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %memRdData_V_V, i32 1)

ST_1: stg_16 [1/1] 0.00ns
:1  br i1 %tmp, label %._crit_edge59, label %._crit_edge58

ST_1: tmp_V [1/1] 0.00ns
._crit_edge59:0  %tmp_V = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %memRdData_V_V)

ST_1: tmp_56 [1/1] 0.00ns
._crit_edge59:2  %tmp_56 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %getValueLength_V_load, i32 3, i32 15)

ST_1: icmp [1/1] 1.29ns
._crit_edge59:3  %icmp = icmp ne i13 %tmp_56, 0

ST_1: tmp_s [1/1] 1.36ns
._crit_edge59:4  %tmp_s = add i16 %getValueLength_V_load, -8

ST_1: storemerge [1/1] 0.71ns
._crit_edge59:5  %storemerge = select i1 %icmp, i16 %tmp_s, i16 0

ST_1: stg_22 [1/1] 0.89ns
._crit_edge59:6  store i16 %storemerge, i16* @getValueLength_V, align 2

ST_1: tmp_41 [1/1] 1.26ns
._crit_edge59:7  %tmp_41 = icmp eq i16 %storemerge, 0

ST_1: stg_24 [1/1] 0.00ns
._crit_edge59:8  br i1 %tmp_41, label %4, label %._crit_edge60

ST_1: stg_25 [1/1] 0.89ns
:0  store i1 false, i1* @flashGetState, align 1


 <State 2>: 2.91ns
ST_2: stg_26 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i64* %memRdData_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_27 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i64* @flashGetPath2remux_V_V, [8 x i8]* @str1390, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1391, [1 x i8]* @str1391, [8 x i8]* @str1390)

ST_2: stg_28 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i16* @flash_Disp2rec_V_V, [8 x i8]* @str1374, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1375, [1 x i8]* @str1375, [8 x i8]* @str1374)

ST_2: stg_29 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str191) nounwind

ST_2: stg_30 [1/1] 2.91ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @flashGetPath2remux_V_V, i64 %tmp_V_12)

ST_2: getCounter_load [1/1] 0.00ns
:5  %getCounter_load = load i8* @getCounter, align 1

ST_2: tmp_43 [1/1] 1.24ns
:6  %tmp_43 = add i8 %getCounter_load, 1

ST_2: stg_33 [1/1] 0.89ns
:7  store i8 %tmp_43, i8* @getCounter, align 1

ST_2: stg_34 [1/1] 0.00ns
:9  br label %._crit_edge56

ST_2: stg_35 [1/1] 0.00ns
._crit_edge56:0  br label %._crit_edge55

ST_2: stg_36 [1/1] 2.91ns
._crit_edge59:1  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @flashGetPath2remux_V_V, i64 %tmp_V)

ST_2: stg_37 [1/1] 0.89ns
:1  store i8 0, i8* @getCounter, align 1

ST_2: stg_38 [1/1] 0.00ns
:2  br label %._crit_edge60

ST_2: stg_39 [1/1] 0.00ns
._crit_edge60:0  br label %._crit_edge58

ST_2: stg_40 [1/1] 0.00ns
._crit_edge58:0  br label %._crit_edge55

ST_2: stg_41 [1/1] 0.00ns
._crit_edge55:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memRdData_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fa53ecf2f00; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ flashGetState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ed392f0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ getValueLength_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ed39350; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ flash_Disp2rec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ed393b0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ flashGetPath2remux_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa53ed08170; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ getCounter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ed081d0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
flashGetState_load    (load         ) [ 011]
getValueLength_V_load (load         ) [ 000]
stg_5                 (br           ) [ 000]
tmp_17                (nbreadreq    ) [ 011]
stg_7                 (br           ) [ 000]
tmp_18                (nbreadreq    ) [ 011]
stg_9                 (br           ) [ 000]
tmp_V_11              (read         ) [ 000]
tmp_V_12              (read         ) [ 011]
tmp_42                (add          ) [ 000]
stg_13                (store        ) [ 000]
stg_14                (store        ) [ 000]
tmp                   (nbreadreq    ) [ 011]
stg_16                (br           ) [ 000]
tmp_V                 (read         ) [ 011]
tmp_56                (partselect   ) [ 000]
icmp                  (icmp         ) [ 000]
tmp_s                 (add          ) [ 000]
storemerge            (select       ) [ 000]
stg_22                (store        ) [ 000]
tmp_41                (icmp         ) [ 011]
stg_24                (br           ) [ 000]
stg_25                (store        ) [ 000]
stg_26                (specinterface) [ 000]
stg_27                (specinterface) [ 000]
stg_28                (specinterface) [ 000]
stg_29                (specpipeline ) [ 000]
stg_30                (write        ) [ 000]
getCounter_load       (load         ) [ 000]
tmp_43                (add          ) [ 000]
stg_33                (store        ) [ 000]
stg_34                (br           ) [ 000]
stg_35                (br           ) [ 000]
stg_36                (write        ) [ 000]
stg_37                (store        ) [ 000]
stg_38                (br           ) [ 000]
stg_39                (br           ) [ 000]
stg_40                (br           ) [ 000]
stg_41                (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memRdData_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRdData_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flashGetState">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashGetState"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="getValueLength_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getValueLength_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flash_Disp2rec_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flash_Disp2rec_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flashGetPath2remux_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashGetPath2remux_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="getCounter">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getCounter"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1390"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1391"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1374"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1375"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_17_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_18/1 tmp/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_V_11_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_11/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_12/1 tmp_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="1"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_30/2 stg_36/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="1"/>
<pin id="104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_12 tmp_V "/>
</bind>
</comp>

<comp id="107" class="1004" name="flashGetState_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flashGetState_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="getValueLength_V_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getValueLength_V_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_42_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="stg_13_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_13/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="stg_14_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_14/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_56_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="0" index="3" bw="5" slack="0"/>
<pin id="138" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="0" index="1" bw="13" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_s_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="storemerge_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="0" index="2" bw="16" slack="0"/>
<pin id="159" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="stg_22_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_41_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="stg_25_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="getCounter_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getCounter_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_43_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="stg_33_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_33/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="stg_37_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="flashGetState_load_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flashGetState_load "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_17_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_18_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_41_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="60" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="88" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="82" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="111" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="147"><net_src comp="133" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="111" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="143" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="149" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="155" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="107" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="66" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="74" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="74" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="169" pin="2"/><net_sink comp="219" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memRdData_V_V | {}
	Port: flashGetState | {}
	Port: getValueLength_V | {}
	Port: flash_Disp2rec_V_V | {}
	Port: flashGetPath2remux_V_V | {2 }
	Port: getCounter | {}
  - Chain level:
	State 1
		stg_5 : 1
		stg_13 : 1
		tmp_56 : 1
		icmp : 2
		tmp_s : 1
		storemerge : 3
		stg_22 : 4
		tmp_41 : 4
		stg_24 : 5
	State 2
		tmp_43 : 1
		stg_33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      tmp_42_fu_115     |    0    |    16   |
|    add   |      tmp_s_fu_149      |    0    |    16   |
|          |      tmp_43_fu_185     |    0    |    8    |
|----------|------------------------|---------|---------|
|  select  |    storemerge_fu_155   |    0    |    16   |
|----------|------------------------|---------|---------|
|   icmp   |       icmp_fu_143      |    0    |    5    |
|          |      tmp_41_fu_169     |    0    |    6    |
|----------|------------------------|---------|---------|
| nbreadreq| tmp_17_nbreadreq_fu_66 |    0    |    0    |
|          |   grp_nbreadreq_fu_74  |    0    |    0    |
|----------|------------------------|---------|---------|
|   read   |   tmp_V_11_read_fu_82  |    0    |    0    |
|          |     grp_read_fu_88     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_94    |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      tmp_56_fu_133     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    67   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|flashGetState_load_reg_203|    1   |
|          reg_102         |   64   |
|      tmp_17_reg_207      |    1   |
|      tmp_18_reg_211      |    1   |
|      tmp_41_reg_219      |    1   |
|        tmp_reg_215       |    1   |
+--------------------------+--------+
|           Total          |   69   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   67   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   69   |    -   |
+-----------+--------+--------+
|   Total   |   69   |   67   |
+-----------+--------+--------+
