Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date             : Mon May 13 19:57:34 2024
| Host             : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
| Design           : bd_0_wrapper
| Device           : xcvc1902-vsva2197-2MP-e-S
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 13.400       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.002        |
| Device Static (W)        | 13.399       |
| Effective TJA (C/W)      | 5.6          |
| Max Ambient (C)          | 25.0         |
| Junction Temperature (C) | 100.0        |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------+-----------+----------+-----------+-----------------+
| On-Chip           | Power (W) | Used     | Available | Utilization (%) |
+-------------------+-----------+----------+-----------+-----------------+
| Clocks            |     0.002 |        3 |       --- |             --- |
| Logic             |    <0.001 |      134 |       --- |             --- |
|   LUT as Logic    |    <0.001 |       48 |    899840 |           <0.01 |
|   CLE FF Register |    <0.001 |       43 |   1799680 |           <0.01 |
|   LOOKAHEAD8      |    <0.001 |        2 |    112480 |           <0.01 |
|   Others          |     0.000 |       10 |       --- |             --- |
| Signals           |    <0.001 |       54 |       --- |             --- |
| DSPs              |     0.000 |        1 |       --- |             --- |
| Static Power      |    13.399 |          |           |                 |
| Total             |    13.400 |          |           |                 |
+-------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source      | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint      |       0.800 |    12.365 |       0.001 |     12.364 |       NA    | Unspecified | NA         |
| VCC_SOC     |       0.800 |     1.326 |       0.000 |      1.326 |       NA    | Unspecified | NA         |
| VCC_IO      |       0.800 |     0.187 |       0.000 |      0.187 |       NA    | Unspecified | NA         |
| VCCRAM      |       0.800 |     0.076 |       0.001 |      0.075 |       NA    | Unspecified | NA         |
| Vccaux      |       1.500 |     1.927 |       0.000 |      1.927 |       NA    | Unspecified | NA         |
| VCC_PMC     |       0.800 |     0.045 |       0.000 |      0.045 |       NA    | Unspecified | NA         |
| VCCO_503    |       3.300 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCCO_500    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_501    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_502    |       3.300 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCCAUX_PMC  |       1.500 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCAUX_SMON |       1.500 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCC_PSLP    |       0.800 |     0.081 |       0.000 |      0.081 |       NA    | Unspecified | NA         |
| VCC_PSFP    |       0.800 |     0.096 |       0.000 |      0.096 |       NA    | Unspecified | NA         |
| Vcco33      |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25      |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15      |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135     |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco11      |       1.100 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10      |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_FUSE    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_BATT    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCCAUX |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCC    |       0.880 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVTT    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+------------------+------+
| Ambient Temp (C) | 25.0 |
| ThetaJA (C/W)    | 5.6  |
+------------------+------+


2.2 Clock Constraints
---------------------

+--------+----------------------+-----------------+
| Clock  | Domain               | Constraint (ns) |
+--------+----------------------+-----------------+
| ap_clk | ap_clk_BUFG_LOPT_OOC |            10.0 |
+--------+----------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------+-----------+
| Name         | Power (W) |
+--------------+-----------+
| bd_0_wrapper |     0.002 |
|   bd_0_i     |     0.002 |
|     hls_inst |     0.002 |
|       inst   |     0.002 |
+--------------+-----------+


