

================================================================
== Vivado HLS Report for 'fcontract'
================================================================
* Date:           Wed May 31 17:58:42 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  214|  214|  214|  214|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   20|   20|         2|          -|          -|    10|    no    |
        |- Loop 2     |   60|   60|        30|          -|          -|     2|    no    |
        | + Loop 2.1  |   27|   27|         3|          -|          -|     9|    no    |
        |- Loop 3     |   60|   60|        30|          -|          -|     2|    no    |
        | + Loop 3.1  |   27|   27|         3|          -|          -|     9|    no    |
        |- Loop 4     |   18|   18|         2|          -|          -|     9|    no    |
        |- Loop 5     |   18|   18|         2|          -|          -|     9|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      -|       0|    1199|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     894|    -|
|Register         |        -|      -|     644|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      2|     644|    2093|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |curve25519_donna_bkb_U71  |curve25519_donna_bkb  | i0 + i1 * i2 |
    |curve25519_donna_bkb_U72  |curve25519_donna_bkb  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------+-----------------+---------+---+----+------+-----+------+-------------+
    |  Memory |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------+---------+---+----+------+-----+------+-------------+
    |input_U  |fcontract_input  |        2|  0|   0|    10|   32|     1|          320|
    +---------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total    |                 |        2|  0|   0|    10|   32|     1|          320|
    +---------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |a_assign_1_fu_1145_p2     |     +    |      0|  0|  39|          27|          32|
    |i_13_fu_1546_p2           |     +    |      0|  0|  12|           1|           4|
    |i_6_fu_875_p2             |     +    |      0|  0|  12|           4|           1|
    |i_7_fu_913_p2             |     +    |      0|  0|  12|           1|           4|
    |i_8_fu_1501_p2            |     +    |      0|  0|  12|           1|           4|
    |i_9_fu_1183_p2            |     +    |      0|  0|  12|           1|           4|
    |j_2_fu_897_p2             |     +    |      0|  0|   9|           2|           1|
    |j_3_fu_1139_p2            |     +    |      0|  0|   9|           2|           1|
    |tmp_753_fu_1126_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_763_fu_1017_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_767_fu_1007_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_775_fu_1243_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_777_fu_1233_p2        |     +    |      0|  0|  39|          32|          32|
    |storemerge_fu_1539_p2     |     -    |      0|  0|  39|          32|          32|
    |tmp_752_fu_1119_p2        |     -    |      0|  0|  39|          32|          32|
    |tmp_755_fu_1068_p2        |     -    |      0|  0|  39|          32|          32|
    |tmp_761_fu_993_p2         |     -    |      0|  0|  39|          32|          32|
    |tmp_765_fu_964_p2         |     -    |      0|  0|  39|          32|          32|
    |tmp_769_fu_1320_p2        |     -    |      0|  0|  39|          32|          32|
    |a_assign_10_fu_1429_p2    |    and   |      0|  0|  32|          32|          32|
    |a_assign_11_fu_1441_p2    |    and   |      0|  0|  32|          32|          32|
    |a_assign_12_fu_1453_p2    |    and   |      0|  0|  32|          32|          32|
    |a_assign_2_fu_1417_p2     |    and   |      0|  0|  32|          32|          32|
    |a_assign_4_fu_1339_p2     |    and   |      0|  0|  32|          32|          32|
    |a_assign_5_fu_1351_p2     |    and   |      0|  0|  32|          32|          32|
    |a_assign_6_fu_1363_p2     |    and   |      0|  0|  32|          32|          32|
    |a_assign_7_fu_1375_p2     |    and   |      0|  0|  32|          32|          32|
    |a_assign_8_fu_1387_p2     |    and   |      0|  0|  32|          32|          32|
    |a_assign_s_fu_1405_p2     |    and   |      0|  0|  32|          32|          32|
    |mask_1_fu_1495_p2         |    and   |      0|  0|  32|          32|          32|
    |tmp_1121_pn_fu_1530_p2    |    and   |      0|  0|  26|          26|          26|
    |tmp_754_fu_1040_p2        |    and   |      0|  0|  32|          32|          32|
    |tmp_759_fu_940_p2         |    and   |      0|  0|  32|          32|          32|
    |tmp_s_fu_1091_p2          |    and   |      0|  0|  32|          32|          32|
    |exitcond1_fu_1263_p2      |   icmp   |      0|  0|   2|           4|           4|
    |exitcond2_fu_1177_p2      |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_1133_p2      |   icmp   |      0|  0|   1|           2|           3|
    |exitcond4_fu_907_p2       |   icmp   |      0|  0|   2|           4|           4|
    |exitcond5_fu_891_p2       |   icmp   |      0|  0|   1|           2|           3|
    |exitcond6_fu_869_p2       |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_1507_p2       |   icmp   |      0|  0|   2|           4|           4|
    |tmp_782_fu_1769_p2        |    or    |      0|  0|   8|           8|           8|
    |tmp_787_fu_1633_p2        |    or    |      0|  0|   8|           8|           8|
    |tmp_792_fu_1676_p2        |    or    |      0|  0|   8|           8|           8|
    |tmp_797_fu_1807_p2        |    or    |      0|  0|   8|           8|           8|
    |tmp_805_fu_1907_p2        |    or    |      0|  0|   8|           8|           8|
    |tmp_810_fu_1825_p2        |    or    |      0|  0|   8|           8|           8|
    |tmp_815_fu_1867_p2        |    or    |      0|  0|   8|           8|           8|
    |tmp_820_fu_1885_p2        |    or    |      0|  0|   8|           8|           8|
    |mask_2_cast_fu_1165_p3    |  select  |      0|  0|   2|           1|           2|
    |mask_3_fu_1032_p3         |  select  |      0|  0|   2|           1|           2|
    |mask_4_fu_932_p3          |  select  |      0|  0|   2|           1|           2|
    |mask_fu_1083_p3           |  select  |      0|  0|   2|           1|           2|
    |p_pn_fu_1487_p3           |  select  |      0|  0|   2|           1|           2|
    |tmp_1121_pn_v_fu_1522_p3  |  select  |      0|  0|  25|           1|          25|
    |tmp_612_fu_1479_p3        |  select  |      0|  0|   2|           1|           1|
    |a_assign_3_fu_1327_p2     |    xor   |      0|  0|  32|          32|          28|
    |a_assign_9_fu_1393_p2     |    xor   |      0|  0|  32|          32|          27|
    |mask_2_fu_1159_p2         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|1199|        1025|        1060|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |a_assign_reg_700   |    9|          2|   32|         64|
    |ap_NS_fsm          |  221|         51|    1|         51|
    |i_1_reg_689        |    9|          2|    4|          8|
    |i_2_reg_721        |    9|          2|    4|          8|
    |i_3_reg_732        |    9|          2|    4|          8|
    |i_4_reg_754        |    9|          2|    4|          8|
    |i_reg_667          |    9|          2|    4|          8|
    |input_address0     |   93|         19|    4|         76|
    |input_address1     |   93|         19|    4|         76|
    |input_d0           |   62|         15|   32|        480|
    |input_d1           |   53|         12|   32|        384|
    |j_1_reg_710        |    9|          2|    2|          4|
    |j_reg_678          |    9|          2|    2|          4|
    |mask4_reg_744      |    9|          2|   32|         64|
    |output_r_address0  |  149|         33|    5|        165|
    |output_r_d0        |  133|         29|    8|        232|
    |reg_844            |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  894|        198|  206|       1704|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_assign_reg_700        |  32|   0|   32|          0|
    |ap_CS_fsm               |  50|   0|   50|          0|
    |i_1_reg_689             |   4|   0|    4|          0|
    |i_2_reg_721             |   4|   0|    4|          0|
    |i_3_reg_732             |   4|   0|    4|          0|
    |i_4_reg_754             |   4|   0|    4|          0|
    |i_6_reg_1960            |   4|   0|    4|          0|
    |i_7_reg_2008            |   4|   0|    4|          0|
    |i_9_reg_2068            |   4|   0|    4|          0|
    |i_reg_667               |   4|   0|    4|          0|
    |input_addr_34_reg_2015  |   4|   0|    4|          0|
    |input_addr_35_reg_2026  |   4|   0|    4|          0|
    |input_addr_36_reg_2037  |   4|   0|    4|          0|
    |input_addr_37_reg_2075  |   4|   0|    4|          0|
    |input_addr_39_reg_2085  |   4|   0|    4|          0|
    |input_addr_40_reg_2096  |   4|   0|    4|          0|
    |input_addr_48_reg_2133  |   4|   0|    4|          0|
    |input_load_45_reg_2195  |  32|   0|   32|          0|
    |input_load_50_reg_2241  |  32|   0|   32|          0|
    |j_1_reg_710             |   2|   0|    2|          0|
    |j_2_reg_1990            |   2|   0|    2|          0|
    |j_3_reg_2051            |   2|   0|    2|          0|
    |j_reg_678               |   2|   0|    2|          0|
    |mask4_reg_744           |  32|   0|   32|          0|
    |reg_836                 |  32|   0|   32|          0|
    |reg_840                 |  32|   0|   32|          0|
    |reg_844                 |  32|   0|   32|          0|
    |reg_849                 |   8|   0|    8|          0|
    |reg_854                 |   8|   0|    8|          0|
    |reg_859                 |   8|   0|    8|          0|
    |reg_864                 |   8|   0|    8|          0|
    |tmp_387_reg_2021        |   6|   0|    6|          0|
    |tmp_389_reg_2032        |   7|   0|    7|          0|
    |tmp_393_reg_2080        |   6|   0|    6|          0|
    |tmp_395_reg_2091        |   7|   0|    7|          0|
    |tmp_782_reg_2266        |   8|   0|    8|          0|
    |tmp_784_reg_2154        |   8|   0|    8|          0|
    |tmp_785_reg_2159        |   8|   0|    8|          0|
    |tmp_788_reg_2206        |   8|   0|    8|          0|
    |tmp_789_reg_2211        |   8|   0|    8|          0|
    |tmp_792_reg_2216        |   8|   0|    8|          0|
    |tmp_793_reg_2180        |   8|   0|    8|          0|
    |tmp_794_reg_2185        |   8|   0|    8|          0|
    |tmp_795_reg_2190        |   8|   0|    8|          0|
    |tmp_800_reg_2283        |   8|   0|    8|          0|
    |tmp_805_reg_2328        |   8|   0|    8|          0|
    |tmp_806_reg_2226        |   8|   0|    8|          0|
    |tmp_807_reg_2231        |   8|   0|    8|          0|
    |tmp_808_reg_2236        |   8|   0|    8|          0|
    |tmp_810_reg_2288        |   8|   0|    8|          0|
    |tmp_811_reg_2293        |   8|   0|    8|          0|
    |tmp_812_reg_2298        |   8|   0|    8|          0|
    |tmp_815_reg_2303        |   8|   0|    8|          0|
    |tmp_816_reg_2251        |   8|   0|    8|          0|
    |tmp_817_reg_2256        |   8|   0|    8|          0|
    |tmp_818_reg_2261        |   8|   0|    8|          0|
    |tmp_820_reg_2313        |   8|   0|    8|          0|
    |tmp_823_reg_2318        |   8|   0|    8|          0|
    |tmp_883_reg_2001        |   1|   0|    1|          0|
    |tmp_887_reg_2061        |   1|   0|    1|          0|
    |tmp_888_reg_2115        |  26|   0|   26|          0|
    |tmp_915_reg_2149        |   6|   0|    6|          0|
    |tmp_917_reg_2175        |   3|   0|    3|          0|
    |tmp_919_reg_2323        |   8|   0|    8|          0|
    |tmp_920_reg_2221        |   7|   0|    7|          0|
    |tmp_922_reg_2246        |   4|   0|    4|          0|
    |tmp_reg_1965            |   4|   0|   64|         60|
    +------------------------+----+----+-----+-----------+
    |Total                   | 644|   0|  704|         60|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   fcontract  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   fcontract  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   fcontract  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   fcontract  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   fcontract  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   fcontract  | return value |
|output_r_address0     | out |    5|  ap_memory |   output_r   |     array    |
|output_r_ce0          | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0          | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0           | out |    8|  ap_memory |   output_r   |     array    |
|input_limbs_address0  | out |    4|  ap_memory |  input_limbs |     array    |
|input_limbs_ce0       | out |    1|  ap_memory |  input_limbs |     array    |
|input_limbs_q0        |  in |   64|  ap_memory |  input_limbs |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

