// Seed: 3579914955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_5 = 0;
  assign id_1 = id_4;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input wire id_2,
    inout supply0 id_3,
    input wire id_4,
    output wire id_5,
    input uwire id_6,
    output tri1 id_7,
    input tri id_8
    , id_15,
    input tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri id_12,
    input tri0 id_13
);
  case (id_4)
    1: begin : LABEL_0
      assign id_1 = -1;
    end
    default:
    assign id_5 = -1;
  endcase
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  generate
    assign id_1 = id_2;
  endgenerate
endmodule
