Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:14:37 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(79): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 79
Warning (10229): Verilog HDL Expression warning at top.v(123): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 123
Warning (10229): Verilog HDL Expression warning at top.v(167): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 167
Warning (10229): Verilog HDL Expression warning at top.v(211): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 211
Warning (10229): Verilog HDL Expression warning at top.v(255): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 255
Warning (10229): Verilog HDL Expression warning at top.v(299): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 299
Warning (10229): Verilog HDL Expression warning at top.v(343): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 343
Warning (10229): Verilog HDL Expression warning at top.v(387): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 387
Warning (10229): Verilog HDL Expression warning at top.v(431): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 431
Warning (10229): Verilog HDL Expression warning at top.v(475): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 475
Warning (10229): Verilog HDL Expression warning at top.v(519): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 519
Warning (10229): Verilog HDL Expression warning at top.v(563): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 563
Warning (10229): Verilog HDL Expression warning at top.v(607): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 607
Warning (10229): Verilog HDL Expression warning at top.v(651): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 651
Warning (10229): Verilog HDL Expression warning at top.v(695): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 695
Warning (10229): Verilog HDL Expression warning at top.v(739): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 739
Warning (10229): Verilog HDL Expression warning at top.v(783): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 783
Warning (10229): Verilog HDL Expression warning at top.v(827): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 827
Warning (10229): Verilog HDL Expression warning at top.v(871): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 871
Warning (10229): Verilog HDL Expression warning at top.v(915): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 915
Warning (10229): Verilog HDL Expression warning at top.v(959): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 959
Warning (10229): Verilog HDL Expression warning at top.v(1003): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1003
Warning (10229): Verilog HDL Expression warning at top.v(1047): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1047
Warning (10229): Verilog HDL Expression warning at top.v(1091): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1091
Warning (10229): Verilog HDL Expression warning at top.v(1135): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1135
Warning (10259): Verilog HDL error at top.v(1310): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1310
Warning (10259): Verilog HDL error at top.v(1311): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1311
Warning (10259): Verilog HDL error at top.v(1313): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1313
Warning (10229): Verilog HDL Expression warning at top.v(1350): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1350
Warning (10259): Verilog HDL error at top.v(1354): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1354
Warning (10259): Verilog HDL error at top.v(1355): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1355
Warning (10259): Verilog HDL error at top.v(1367): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1367
Warning (10259): Verilog HDL error at top.v(1368): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1368
Warning (10259): Verilog HDL error at top.v(1370): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1370
Warning (10229): Verilog HDL Expression warning at top.v(1407): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1407
Warning (10259): Verilog HDL error at top.v(1411): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1411
Warning (10259): Verilog HDL error at top.v(1412): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1412
Warning (10259): Verilog HDL error at top.v(1423): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1423
Warning (10259): Verilog HDL error at top.v(1427): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1427
Warning (10229): Verilog HDL Expression warning at top.v(1464): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1464
Warning (10259): Verilog HDL error at top.v(1468): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1468
Warning (10259): Verilog HDL error at top.v(1469): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1469
Warning (10259): Verilog HDL error at top.v(1481): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1481
Warning (10259): Verilog HDL error at top.v(1482): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1482
Warning (10259): Verilog HDL error at top.v(1484): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1484
Warning (10229): Verilog HDL Expression warning at top.v(1521): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1521
Warning (10259): Verilog HDL error at top.v(1525): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1525
Warning (10259): Verilog HDL error at top.v(1526): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1526
Warning (10259): Verilog HDL error at top.v(1537): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1537
Warning (10259): Verilog HDL error at top.v(1538): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1538
Warning (10259): Verilog HDL error at top.v(1539): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1539
Warning (10259): Verilog HDL error at top.v(1540): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1540
Warning (10259): Verilog HDL error at top.v(1542): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1542
Warning (10229): Verilog HDL Expression warning at top.v(1578): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1578
Warning (10259): Verilog HDL error at top.v(1582): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1582
Warning (10259): Verilog HDL error at top.v(1583): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1583
Warning (10259): Verilog HDL error at top.v(1594): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1594
Warning (10259): Verilog HDL error at top.v(1595): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1595
Warning (10259): Verilog HDL error at top.v(1599): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1599
Warning (10229): Verilog HDL Expression warning at top.v(1635): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1635
Warning (10259): Verilog HDL error at top.v(1639): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1639
Warning (10259): Verilog HDL error at top.v(1640): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1640
Warning (10259): Verilog HDL error at top.v(1653): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1653
Warning (10259): Verilog HDL error at top.v(1655): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1655
Warning (10259): Verilog HDL error at top.v(1656): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1656
Warning (10229): Verilog HDL Expression warning at top.v(1692): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1692
Warning (10259): Verilog HDL error at top.v(1696): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1696
Warning (10259): Verilog HDL error at top.v(1697): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1697
Warning (10259): Verilog HDL error at top.v(1708): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1708
Warning (10259): Verilog HDL error at top.v(1711): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1711
Warning (10259): Verilog HDL error at top.v(1713): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1713
Warning (10229): Verilog HDL Expression warning at top.v(1749): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1749
Warning (10259): Verilog HDL error at top.v(1753): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1753
Warning (10259): Verilog HDL error at top.v(1754): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1754
Warning (10259): Verilog HDL error at top.v(1765): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1765
Warning (10259): Verilog HDL error at top.v(1766): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1766
Warning (10259): Verilog HDL error at top.v(1767): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1767
Warning (10259): Verilog HDL error at top.v(1768): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1768
Warning (10229): Verilog HDL Expression warning at top.v(1806): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1806
Warning (10259): Verilog HDL error at top.v(1810): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1810
Warning (10259): Verilog HDL error at top.v(1811): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1811
Warning (10259): Verilog HDL error at top.v(1823): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1823
Warning (10259): Verilog HDL error at top.v(1824): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1824
Warning (10259): Verilog HDL error at top.v(1825): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1825
Warning (10229): Verilog HDL Expression warning at top.v(1863): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1863
Warning (10259): Verilog HDL error at top.v(1867): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1867
Warning (10259): Verilog HDL error at top.v(1868): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1868
Warning (10259): Verilog HDL error at top.v(1880): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1880
Warning (10259): Verilog HDL error at top.v(1883): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1883
Warning (10259): Verilog HDL error at top.v(1884): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1884
Warning (10229): Verilog HDL Expression warning at top.v(1920): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1920
Warning (10259): Verilog HDL error at top.v(1924): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1924
Warning (10259): Verilog HDL error at top.v(1925): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1925
Warning (10259): Verilog HDL error at top.v(1936): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1936
Warning (10259): Verilog HDL error at top.v(1940): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1940
Warning (10259): Verilog HDL error at top.v(1941): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1941
Warning (10229): Verilog HDL Expression warning at top.v(1977): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1977
Warning (10259): Verilog HDL error at top.v(1981): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1981
Warning (10259): Verilog HDL error at top.v(1982): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1982
Warning (10259): Verilog HDL error at top.v(1994): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1994
Warning (10259): Verilog HDL error at top.v(1995): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1995
Warning (10259): Verilog HDL error at top.v(1996): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1996
Warning (10229): Verilog HDL Expression warning at top.v(2034): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2034
Warning (10259): Verilog HDL error at top.v(2038): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2038
Warning (10259): Verilog HDL error at top.v(2039): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2039
Warning (10259): Verilog HDL error at top.v(2050): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2050
Warning (10259): Verilog HDL error at top.v(2052): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2052
Warning (10259): Verilog HDL error at top.v(2054): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2054
Warning (10259): Verilog HDL error at top.v(2055): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2055
Warning (10229): Verilog HDL Expression warning at top.v(2091): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2091
Warning (10259): Verilog HDL error at top.v(2095): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2095
Warning (10259): Verilog HDL error at top.v(2096): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2096
Warning (10259): Verilog HDL error at top.v(2109): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2109
Warning (10259): Verilog HDL error at top.v(2110): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2110
Warning (10259): Verilog HDL error at top.v(2111): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2111
Warning (10229): Verilog HDL Expression warning at top.v(2148): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2148
Warning (10259): Verilog HDL error at top.v(2152): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2152
Warning (10259): Verilog HDL error at top.v(2153): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2153
Warning (10259): Verilog HDL error at top.v(2164): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2164
Warning (10259): Verilog HDL error at top.v(2165): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2165
Warning (10259): Verilog HDL error at top.v(2166): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2166
Warning (10229): Verilog HDL Expression warning at top.v(2205): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2205
Warning (10259): Verilog HDL error at top.v(2209): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2209
Warning (10259): Verilog HDL error at top.v(2210): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2210
Warning (10259): Verilog HDL error at top.v(2221): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2221
Warning (10259): Verilog HDL error at top.v(2222): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2222
Warning (10259): Verilog HDL error at top.v(2225): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2225
Warning (10229): Verilog HDL Expression warning at top.v(2262): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2262
Warning (10259): Verilog HDL error at top.v(2266): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2266
Warning (10259): Verilog HDL error at top.v(2267): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2267
Warning (10259): Verilog HDL error at top.v(2279): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2279
Warning (10259): Verilog HDL error at top.v(2280): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2280
Warning (10259): Verilog HDL error at top.v(2281): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2281
Warning (10229): Verilog HDL Expression warning at top.v(2319): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2319
Warning (10259): Verilog HDL error at top.v(2323): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2323
Warning (10259): Verilog HDL error at top.v(2324): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2324
Warning (10259): Verilog HDL error at top.v(2336): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2336
Warning (10259): Verilog HDL error at top.v(2337): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2337
Warning (10259): Verilog HDL error at top.v(2338): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2338
Warning (10259): Verilog HDL error at top.v(2340): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2340
Warning (10229): Verilog HDL Expression warning at top.v(2376): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2376
Warning (10259): Verilog HDL error at top.v(2380): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2380
Warning (10259): Verilog HDL error at top.v(2381): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2381
Warning (10259): Verilog HDL error at top.v(2394): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2394
Warning (10229): Verilog HDL Expression warning at top.v(2433): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2433
Warning (10259): Verilog HDL error at top.v(2437): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2437
Warning (10259): Verilog HDL error at top.v(2438): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2438
Warning (10259): Verilog HDL error at top.v(2451): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2451
Warning (10229): Verilog HDL Expression warning at top.v(2490): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2490
Warning (10259): Verilog HDL error at top.v(2494): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2494
Warning (10259): Verilog HDL error at top.v(2495): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2495
Warning (10259): Verilog HDL error at top.v(2508): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2508
Warning (10259): Verilog HDL error at top.v(2509): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2509
Warning (10259): Verilog HDL error at top.v(2511): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2511
Warning (10229): Verilog HDL Expression warning at top.v(2547): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2547
Warning (10259): Verilog HDL error at top.v(2551): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2551
Warning (10259): Verilog HDL error at top.v(2552): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2552
Warning (10259): Verilog HDL error at top.v(2563): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2563
Warning (10259): Verilog HDL error at top.v(2566): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2566
Warning (10259): Verilog HDL error at top.v(2567): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2567
Warning (10259): Verilog HDL error at top.v(2568): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2568
Warning (10229): Verilog HDL Expression warning at top.v(2604): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2604
Warning (10259): Verilog HDL error at top.v(2608): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2608
Warning (10259): Verilog HDL error at top.v(2609): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2609
Warning (10259): Verilog HDL error at top.v(2620): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2620
Warning (10259): Verilog HDL error at top.v(2622): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2622
Warning (10259): Verilog HDL error at top.v(2623): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2623
Warning (10259): Verilog HDL error at top.v(2624): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2624
Warning (10229): Verilog HDL Expression warning at top.v(2661): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2661
Warning (10259): Verilog HDL error at top.v(2665): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2665
Warning (10259): Verilog HDL error at top.v(2666): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2666
Warning (10259): Verilog HDL error at top.v(2677): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2677
Warning (10259): Verilog HDL error at top.v(2678): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2678
Warning (10259): Verilog HDL error at top.v(2680): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2680
Warning (10229): Verilog HDL Expression warning at top.v(2718): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2718
Warning (10259): Verilog HDL error at top.v(2722): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2722
Warning (10259): Verilog HDL error at top.v(2723): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2723
Warning (10229): Verilog HDL Expression warning at top.v(2775): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2775
Warning (10229): Verilog HDL Expression warning at top.v(2776): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2776
Warning (10229): Verilog HDL Expression warning at top.v(2777): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2777
Warning (10229): Verilog HDL Expression warning at top.v(2778): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2778
Warning (10229): Verilog HDL Expression warning at top.v(2779): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2779
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(1178): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 1178
Warning (10230): Verilog HDL assignment warning at top.v(1315): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1315
Warning (10230): Verilog HDL assignment warning at top.v(1344): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1344
Warning (10230): Verilog HDL assignment warning at top.v(1372): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1372
Warning (10230): Verilog HDL assignment warning at top.v(1401): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1401
Warning (10230): Verilog HDL assignment warning at top.v(1423): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1423
Warning (10230): Verilog HDL assignment warning at top.v(1429): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1429
Warning (10230): Verilog HDL assignment warning at top.v(1458): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1458
Warning (10230): Verilog HDL assignment warning at top.v(1482): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1482
Warning (10230): Verilog HDL assignment warning at top.v(1486): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1486
Warning (10230): Verilog HDL assignment warning at top.v(1515): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1515
Warning (10230): Verilog HDL assignment warning at top.v(1543): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1543
Warning (10230): Verilog HDL assignment warning at top.v(1572): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1572
Warning (10230): Verilog HDL assignment warning at top.v(1600): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1600
Warning (10230): Verilog HDL assignment warning at top.v(1629): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1629
Warning (10230): Verilog HDL assignment warning at top.v(1655): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1655
Warning (10230): Verilog HDL assignment warning at top.v(1657): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1657
Warning (10230): Verilog HDL assignment warning at top.v(1686): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1686
Warning (10230): Verilog HDL assignment warning at top.v(1714): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1714
Warning (10230): Verilog HDL assignment warning at top.v(1743): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1743
Warning (10230): Verilog HDL assignment warning at top.v(1771): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1771
Warning (10230): Verilog HDL assignment warning at top.v(1800): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1800
Warning (10230): Verilog HDL assignment warning at top.v(1825): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1825
Warning (10230): Verilog HDL assignment warning at top.v(1828): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1828
Warning (10230): Verilog HDL assignment warning at top.v(1857): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1857
Warning (10230): Verilog HDL assignment warning at top.v(1885): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1885
Warning (10230): Verilog HDL assignment warning at top.v(1914): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1914
Warning (10230): Verilog HDL assignment warning at top.v(1942): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1942
Warning (10230): Verilog HDL assignment warning at top.v(1971): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1971
Warning (10230): Verilog HDL assignment warning at top.v(1999): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1999
Warning (10230): Verilog HDL assignment warning at top.v(2028): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2028
Warning (10230): Verilog HDL assignment warning at top.v(2056): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2056
Warning (10230): Verilog HDL assignment warning at top.v(2085): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2085
Warning (10230): Verilog HDL assignment warning at top.v(2113): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2113
Warning (10230): Verilog HDL assignment warning at top.v(2142): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2142
Warning (10230): Verilog HDL assignment warning at top.v(2170): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2170
Warning (10230): Verilog HDL assignment warning at top.v(2199): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2199
Warning (10230): Verilog HDL assignment warning at top.v(2227): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2227
Warning (10230): Verilog HDL assignment warning at top.v(2256): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2256
Warning (10230): Verilog HDL assignment warning at top.v(2284): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2284
Warning (10230): Verilog HDL assignment warning at top.v(2313): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2313
Warning (10230): Verilog HDL assignment warning at top.v(2337): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2337
Warning (10230): Verilog HDL assignment warning at top.v(2341): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2341
Warning (10230): Verilog HDL assignment warning at top.v(2370): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2370
Warning (10230): Verilog HDL assignment warning at top.v(2398): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2398
Warning (10230): Verilog HDL assignment warning at top.v(2427): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2427
Warning (10230): Verilog HDL assignment warning at top.v(2451): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2451
Warning (10230): Verilog HDL assignment warning at top.v(2455): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2455
Warning (10230): Verilog HDL assignment warning at top.v(2484): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2484
Warning (10230): Verilog HDL assignment warning at top.v(2512): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2512
Warning (10230): Verilog HDL assignment warning at top.v(2541): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2541
Warning (10230): Verilog HDL assignment warning at top.v(2569): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2569
Warning (10230): Verilog HDL assignment warning at top.v(2598): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2598
Warning (10230): Verilog HDL assignment warning at top.v(2626): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2626
Warning (10230): Verilog HDL assignment warning at top.v(2655): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2655
Warning (10230): Verilog HDL assignment warning at top.v(2683): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2683
Warning (10230): Verilog HDL assignment warning at top.v(2712): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2712
Warning (10230): Verilog HDL assignment warning at top.v(2793): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 2793
Info (278001): Inferred 18 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult125~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2504
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult131~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2561
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult137~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2618
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult143~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2675
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult149~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2732
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult126~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2529
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult133~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2588
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult134~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2590
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult139~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2645
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult146~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2704
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult148~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2708
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult120~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2472
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult121~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2474
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult122~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2476
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult123~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2478
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult124~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2480
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult127~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2531
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult130~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2537
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_0"
Info (12133): Instantiated megafunction "lpm_mult:Mult125_rtl_0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3dh.tdf
    Info (12023): Found entity 1: add_sub_3dh File: /home/cactus/proj/migen-playground/build/db/add_sub_3dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_92h.tdf
    Info (12023): Found entity 1: add_sub_92h File: /home/cactus/proj/migen-playground/build/db/add_sub_92h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uch.tdf
    Info (12023): Found entity 1: add_sub_uch File: /home/cactus/proj/migen-playground/build/db/add_sub_uch.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult126_rtl_5"
Info (12133): Instantiated megafunction "lpm_mult:Mult126_rtl_5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult126_rtl_5|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult126_rtl_5" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult126_rtl_5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult126_rtl_5" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult126_rtl_5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult126_rtl_5" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tch.tdf
    Info (12023): Found entity 1: add_sub_tch File: /home/cactus/proj/migen-playground/build/db/add_sub_tch.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult126_rtl_5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult126_rtl_5" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_32h.tdf
    Info (12023): Found entity 1: add_sub_32h File: /home/cactus/proj/migen-playground/build/db/add_sub_32h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult126_rtl_5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult126_rtl_5" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult126_rtl_5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult126_rtl_5" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf
    Info (12023): Found entity 1: add_sub_1dh File: /home/cactus/proj/migen-playground/build/db/add_sub_1dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult126_rtl_5|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult126_rtl_5" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult133_rtl_6"
Info (12133): Instantiated megafunction "lpm_mult:Mult133_rtl_6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult134_rtl_7"
Info (12133): Instantiated megafunction "lpm_mult:Mult134_rtl_7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult134_rtl_7|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult134_rtl_7" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult134_rtl_7|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult134_rtl_7" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult134_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult134_rtl_7" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5dh.tdf
    Info (12023): Found entity 1: add_sub_5dh File: /home/cactus/proj/migen-playground/build/db/add_sub_5dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult134_rtl_7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult134_rtl_7" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_b2h.tdf
    Info (12023): Found entity 1: add_sub_b2h File: /home/cactus/proj/migen-playground/build/db/add_sub_b2h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult134_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult134_rtl_7" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult134_rtl_7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult134_rtl_7" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf
    Info (12023): Found entity 1: add_sub_0dh File: /home/cactus/proj/migen-playground/build/db/add_sub_0dh.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult139_rtl_8"
Info (12133): Instantiated megafunction "lpm_mult:Mult139_rtl_8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult139_rtl_8|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult139_rtl_8" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult139_rtl_8|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult139_rtl_8" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult139_rtl_8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult139_rtl_8" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult139_rtl_8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult139_rtl_8" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult139_rtl_8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult139_rtl_8" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult139_rtl_8|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult139_rtl_8" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult146_rtl_9"
Info (12133): Instantiated megafunction "lpm_mult:Mult146_rtl_9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult148_rtl_10"
Info (12133): Instantiated megafunction "lpm_mult:Mult148_rtl_10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult148_rtl_10|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult148_rtl_10" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult148_rtl_10|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult148_rtl_10" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult148_rtl_10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult148_rtl_10" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6dh.tdf
    Info (12023): Found entity 1: add_sub_6dh File: /home/cactus/proj/migen-playground/build/db/add_sub_6dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult148_rtl_10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult148_rtl_10" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_72h.tdf
    Info (12023): Found entity 1: add_sub_72h File: /home/cactus/proj/migen-playground/build/db/add_sub_72h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult148_rtl_10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult148_rtl_10" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult148_rtl_10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult148_rtl_10" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult148_rtl_10|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult148_rtl_10" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult120_rtl_11"
Info (12133): Instantiated megafunction "lpm_mult:Mult120_rtl_11" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult121_rtl_12"
Info (12133): Instantiated megafunction "lpm_mult:Mult121_rtl_12" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult122_rtl_13"
Info (12133): Instantiated megafunction "lpm_mult:Mult122_rtl_13" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult123_rtl_14"
Info (12133): Instantiated megafunction "lpm_mult:Mult123_rtl_14" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult124_rtl_15"
Info (12133): Instantiated megafunction "lpm_mult:Mult124_rtl_15" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult127_rtl_16"
Info (12133): Instantiated megafunction "lpm_mult:Mult127_rtl_16" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult130_rtl_17"
Info (12133): Instantiated megafunction "lpm_mult:Mult130_rtl_17" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 2873 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2674 logic cells
    Info (21062): Implemented 132 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 303 warnings
    Info: Peak virtual memory: 1312 megabytes
    Info: Processing ended: Thu Apr 20 17:15:08 2017
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:54
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:15:13 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 184 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 400 registers into blocks of type DSP block
    Extra Info (176220): Created 320 register duplicates
Error (184036): Cannot place the following 23 DSP cells -- a legal placement which satisfies all the DSP requirements could not be found
    Info (184037): Node "Mult50~8"
    Info (184037): Node "Mult49~8"
    Info (184037): Node "Mult29~8"
    Info (184037): Node "Mult4~8"
    Info (184037): Node "Mult3~8"
    Info (184037): Node "Mult16~8"
    Info (184037): Node "Mult15~8"
    Info (184037): Node "Mult10~8"
    Info (184037): Node "Mult9~8"
    Info (184037): Node "Mult22~8"
    Info (184037): Node "Mult21~8"
    Info (184037): Node "Mult28~8"
    Info (184037): Node "Mult27~8"
    Info (184037): Node "Mult2~8"
    Info (184037): Node "Mult1~8"
    Info (184037): Node "Mult14~8"
    Info (184037): Node "Mult13~8"
    Info (184037): Node "Mult8~8"
    Info (184037): Node "Mult7~8"
    Info (184037): Node "Mult20~8"
    Info (184037): Node "Mult19~8"
    Info (184037): Node "Mult26~8"
    Info (184037): Node "Mult25~8"
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:08
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Info (144001): Generated suppressed messages file /home/cactus/proj/migen-playground/build/top.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 1552 megabytes
    Error: Processing ended: Thu Apr 20 17:15:39 2017
    Error: Elapsed time: 00:00:26
    Error: Total CPU time (on all processors): 00:00:26
,,,,,,,,,,,,,,,,,,,,,,,,,....................................................................................................wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
