// Seed: 1067409300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6 = id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_1 = 32'd33
) (
    output tri  _id_0
    , id_3,
    input  wand _id_1
);
  logic [id_0  ?  id_1 : id_1  ?  -1 : -1  ?  -1 : 1  ?  -1 : -1  ?  1 : 1 : -1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4
  );
endmodule
