<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DCM_IPCore_Test_Segment_Counter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DCM_IPCore_Test_Segment_Counter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DCM_IPCore_Test_Segment_Counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DCM_IPCore_Test_Segment_Counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DCM_IPCore_Test_Segment_Counter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DCM_IPCore_Test_Segment_Counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DCM_IPCore_Test_Segment_Counter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DCM_IPCore_Test_Segment_Counter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DCM_IPCore_Test_Segment_Counter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DCM_IPCore_Test_Segment_Counter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DCM_IPCore_Test_Segment_Counter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DCM_IPCore_Test_Segment_Counter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DCM_IPCore_Test_Segment_Counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DCM_IPCore_Test_Segment_Counter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DCM_IPCore_Test_Segment_Counter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DCM_IPCore_Test_Segment_Counter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DCM_IPCore_Test_Segment_Counter_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DCM_IPCore_Test_Segment_Counter_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DCM_IPCore_Test_Segment_Counter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DCM_IPCore_Test_Segment_Counter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DCM_IPCore_Test_Segment_Counter_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DCM_IPCore_Test_Segment_Counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dcm_ipcore_test_segment_counter.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dcm_ipcore_test_segment_counter.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dcm_ipcore_test_segment_counter.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1741942505" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1741942505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741942955" xil_pn:in_ck="-8584415523197447297" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1741942955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.vhd"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741942849" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-971789116252365472" xil_pn:start_ts="1741942849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741942849" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8267498407753150942" xil_pn:start_ts="1741942849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741942506" xil_pn:in_ck="2680247295121428164" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2045194828963034666" xil_pn:start_ts="1741942505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DCM_50TO120MHZ.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741942849" xil_pn:in_ck="-3866773163653009733" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1741942849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.vhd"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_TB.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DCM_50TO120MHZ.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741942856" xil_pn:in_ck="-3866773163653009733" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1705884120785242096" xil_pn:start_ts="1741942849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_TB_beh.prj"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1741942856" xil_pn:in_ck="-6701233601860909111" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6724607709543386141" xil_pn:start_ts="1741942856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1741942393" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1741942393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741942393" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8720845227319841274" xil_pn:start_ts="1741942393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741942393" xil_pn:in_ck="2680247295121428164" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2045194828963034666" xil_pn:start_ts="1741942393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DCM_50TO120MHZ.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741942393" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5666249079102744904" xil_pn:start_ts="1741942393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741942393" xil_pn:in_ck="-3785559629540621901" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1741942393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741942393" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2182005883806645280" xil_pn:start_ts="1741942393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741942399" xil_pn:in_ck="-2882984475983967471" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4084464795740298671" xil_pn:start_ts="1741942393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.lso"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.ngc"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.ngr"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.prj"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.stx"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.syr"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.xst"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1741943284" xil_pn:in_ck="-3220601832577276212" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7241953452271564925" xil_pn:start_ts="1741943284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741943287" xil_pn:in_ck="188727749015343551" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4993601404077016575" xil_pn:start_ts="1741943284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.bld"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.ngd"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741943291" xil_pn:in_ck="188727749015343552" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1741943287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.pcf"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.map"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.mrp"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.ncd"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.ngm"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_map.xrpt"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_summary.xml"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741943297" xil_pn:in_ck="1854995794044207321" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1741943291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.ncd"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.pad"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.par"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.ptwx"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.unroutes"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.xpi"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_pad.csv"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_pad.txt"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741943305" xil_pn:in_ck="7066490222619647336" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1741943297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dcm_ipcore_test_segment_counter.bgn"/>
      <outfile xil_pn:name="dcm_ipcore_test_segment_counter.bit"/>
      <outfile xil_pn:name="dcm_ipcore_test_segment_counter.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1741943385" xil_pn:in_ck="6747795236077101138" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1741943382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741943297" xil_pn:in_ck="188727749015343420" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1741943294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.twr"/>
      <outfile xil_pn:name="DCM_IPCore_Test_Segment_Counter.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
