module multi_8bit (
    input [7:0] A,
    input [7:0] B,
    output reg [15:0] product
);

    integer i;
    reg [15:0] shifted_A;

    always @(*) begin
        product = 16'b0;
        shifted_A = {8'b0, A};
        for (i = 0; i < 8; i = i + 1) begin
            if (B[i]) begin
                product = product + (shifted_A << i);
            end
        end
    end

endmodule