*******************************************************************

  Device    [CCS]

  Author    [jhxie]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of CCS // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 80 # 3000 );
    //
    // Poloygon declaration
    //
    shape
    [0, 0]  ->  [0, 3000]
                        <
                            // srb0
                            
                            UCLK                   @[ , 122],
                            
                            GOUTEN                 @[ , 22 +270],
                            GWEN                   @[ , 24 +270],
                            GRS_N                  @[ , 26 +270],
                            
                            TDI1                   @[ , 40 +270],
                            TMS1                   @[ , 42 +270],
                            TCK1                   @[ , 44 +270],
                            IRQ_CCS                @[ , 46 +270],
                            IRQ                    @[ , 48 +270],
                            UPDATEDR               @[ , 50 +270],
                            SHIFTDR                @[ , 52 +270],
                            JRST                   @[ , 54 +270],
                            IRQ_TIMER              @[ , 56 +270],
                            TIMER_PWM              @[ , 58 +270],
                            IRQ_I2C1               @[ , 60 +270],
                            I2C1_SDA_O             @[ , 62 +270],
                            I2C1_SCL_O             @[ , 66 +270],
                            IRQ_I2C0               @[ , 70 +270],
                            I2C0_SDA_O             @[ , 72 +270],
                            TEST_SO                @[ , 74 +270],
                            
                            UID_CLK                @[ , 382],
                            
                            // srb1
                            
                            RBCRC_SEC_OVER         @[ , 40 +270+1200],
                            I2C0_SCL_O             @[ , 42 +270+1200],
                            IRQ_SPI                @[ , 46 +270+1200],
                            SPI_MOSI_O             @[ , 48 +270+1200],
                            SPI_MOSI_OE_N          @[ , 50 +270+1200],
                            SPI_MISO_O             @[ , 52 +270+1200],
                            SPI_MISO_OE_N          @[ , 54 +270+1200],
                            SPI_SS_O_N[0]          @[ , 56 +270+1200],
                            SPI_SS_O_N[1]          @[ , 58 +270+1200],
                            SPI_SS_O_N[2]          @[ , 60 +270+1200],
                            SPI_SS_O_N[3]          @[ , 62 +270+1200],
                            SPI_SS_O_N[4]          @[ , 64 +270+1200],
                            SPI_SS_O_N[5]          @[ , 66 +270+1200],
                            SPI_SS_O_N[6]          @[ , 68 +270+1200],
                            SPI_SS_O_N[7]          @[ , 70 +270+1200],
                            SPI_SCK_O              @[ , 72 +270+1200],
                            SPI_SCK_OE_N           @[ , 74 +270+1200],
                            RBCRC_VALID            @[ , 76 +270+1200],
                            RBCRC_ERR              @[ , 78 +270+1200],
                            
                            SPI_SCK_I              @[ , 122+1200],
                            TEST_RSTN              @[ , 124+1200],
                            TEST_MODE_N            @[ , 154+1200],
                            UID_SE                 @[ , 156+1200],
                            PWDATA[7]              @[ , 186+1200],
                            RBCRC_SEC_START        @[ , 190+1200],
                            PWDATA[6]              @[ , 226+1200],
                            PADDR[4]               @[ , 258+1200],
                            OSC_OFF                @[ , 264+1200],
                            TEST_SE_N              @[ , 266+1200],
                            
                            TIMER_CLK              @[ , 382+1200],
                            PWDATA[5]              @[ , 414+1200],
                            TRIM_LDO_VREF_I[1]     @[ , 416+1200],
                            PWDATA[4]              @[ , 518+1200],
                            TRIM_LDO_VREF_I[0]     @[ , 524+1200],
                            TEST_SI                @[ , 526+1200],
                            
                            // srb2
                            
                            RBCRC_RST              @[ , 114 +2400],
                            
                            PCTLR_CLK              @[ , 122 +2400],
                            PRESETN                @[ , 124 +2400],
                            
                            I2C0_SCL_I             @[ , 152 +2400],
                            PWDATA[1]              @[ , 154 +2400],
                            PCTLR_TIMER_EN_N       @[ , 156 +2400],
                            GWEN_I                 @[ , 158 +2400],
                            
                            RBCRC_START            @[ , 186 +2400],
                            TRIM_LDO_VREF_I[3]     @[ , 188 +2400],
                            PWRITE                 @[ , 190 +2400],
                            PWDATA[3]              @[ , 192 +2400],
                            TDO_USER2              @[ , 194 +2400],
                            PADDR[1]               @[ , 196 +2400],
                            
                            PSEL_TIMER             @[ , 222 +2400],
                            PSEL_SPI               @[ , 224 +2400],
                            PWDATA[2]              @[ , 228 +2400],
                            PSEL_CCS               @[ , 230 +2400],
                            
                            TRIM_LDO_VREF_I[4]     @[ , 258 +2400],
                            PENABLE                @[ , 264 +2400],
                            PWDATA[0]              @[ , 266 +2400],
                            TRIM_LDO_VREF_I[2]     @[ , 268 +2400],
                            
                            PREADY                 @[ , 40 +270+2400],
                            PRDATA[0]              @[ , 42 +270+2400],
                            PRDATA[1]              @[ , 44 +270+2400],
                            PRDATA[2]              @[ , 46 +270+2400],
                            PRDATA[3]              @[ , 48 +270+2400],
                            PRDATA[4]              @[ , 50 +270+2400],
                            PRDATA[5]              @[ , 52 +270+2400],
                            PRDATA[6]              @[ , 54 +270+2400],
                            PRDATA[7]              @[ , 56 +270+2400],
                            WAKEUP_OVER_N          @[ , 58 +270+2400],
                            PCTLR_STDBY_FLG        @[ , 60 +270+2400],
                            PCTLR_STDBY            @[ , 62 +270+2400],
                            PCTLR_STOP             @[ , 64 +270+2400],
                            UID_DOUT               @[ , 66 +270+2400],
                            CLOCKDR2               @[ , 68 +270+2400],
                            FLG_USER2              @[ , 70 +270+2400],
                            CLOCKDR1               @[ , 72 +270+2400],
                            FLG_USER1              @[ , 74 +270+2400],
                            CAPTUREDR              @[ , 76 +270+2400],
                            JRTI                   @[ , 78 +270+2400],
                            
                            TEST_CLK               @[ , 372 +2400],
                            GRS_N_I                @[ , 374 +2400],
                            
                            PCLK                   @[ , 382 +2400],
                            TIMER_RSTN             @[ , 384 +2400],
                            
                            UID_LOAD               @[ , 410 +2400],
                            I2C0_SDA_I             @[ , 412 +2400],
                            PCTLR_STDBY_EN_N       @[ , 416 +2400],
                            I2C1_SCL_I             @[ , 418 +2400],
                            UID_DIN                @[ , 420 +2400],
                            
                            SPI_MISO_I             @[ , 446 +2400],
                            PADDR[3]               @[ , 452 +2400],
                            TDO_USER1              @[ , 454 +2400],
                            I2C1_SDA_I             @[ , 456 +2400],
                            
                            PSEL_PLL0              @[ , 482 +2400],
                            PSEL_PLL1              @[ , 484 +2400],
                            SPI_MOSI_I             @[ , 486 +2400],
                            PADDR[2]               @[ , 488 +2400],
                            PSEL_I2C0              @[ , 490 +2400],
                            PSEL_I2C1              @[ , 492 +2400],
                            
                            PCTLR_CLR_N            @[ , 518 +2400],
                            TIMER_STAMP            @[ , 520 +2400],
                            GOUTEN_I               @[ , 522 +2400],
                            PADDR[0]               @[ , 526 +2400],
                            SPI_SS_I_N             @[ , 528 +2400],
                            
                            PCTLR_BG_STABLE        @[ , 552 +2400],
                            PCTLR_POR_OFF          @[ , 556 +2400],
                            PCTLR_BG_OFF           @[ , 558 +2400]
                        >
            ->  [80, 3000]
            
            ->  [80, 0]
                        <
                            PLL0_PREADY            @[ , 50],
                            PLL0_PRDATA[0]         @[ , 52],
                            PLL0_PRDATA[1]         @[ , 54],
                            PLL0_PRDATA[2]         @[ , 56],
                            PLL0_PRDATA[3]         @[ , 58],
                            PLL0_PRDATA[4]         @[ , 60],
                            PLL0_PRDATA[5]         @[ , 62],
                            PLL0_PRDATA[6]         @[ , 64],
                            PLL0_PRDATA[7]         @[ , 66],
                            
                            PLL1_PREADY            @[ , 150],
                            PLL1_PRDATA[0]         @[ , 152],
                            PLL1_PRDATA[1]         @[ , 154],
                            PLL1_PRDATA[2]         @[ , 156],
                            PLL1_PRDATA[3]         @[ , 158],
                            PLL1_PRDATA[4]         @[ , 160],
                            PLL1_PRDATA[5]         @[ , 162],
                            PLL1_PRDATA[6]         @[ , 164],
                            PLL1_PRDATA[7]         @[ , 166],
                            
                            CLK                    @[ , 450+2400],
                            MCLK                   @[ , 452+2400],
                            EFB_PCLK               @[ , 454+2400],
                            
                            OSCFSEL[0]             @[ , 480+2400],
                            OSCFSEL[1]             @[ , 482+2400],
                            OSCFSEL[2]             @[ , 484+2400],
                            OSCFSEL[3]             @[ , 486+2400],
                            OSCFSEL[4]             @[ , 488+2400],
                            OSCFSEL[5]             @[ , 490+2400],
                            OSCFSEL[6]             @[ , 492+2400],
                            
                            MCLK_EN                @[ , 550+2400],
                            OSC_TR                 @[ , 554+2400],
                            OSC_TR_RBCRC           @[ , 556+2400],
                            
                            FREQ_TRIM[0]           @[ , 580+2400],
                            FREQ_TRIM[1]           @[ , 582+2400],
                            FREQ_TRIM[2]           @[ , 584+2400],
                            FREQ_TRIM[3]           @[ , 586+2400],
                            FREQ_TRIM[4]           @[ , 588+2400]
                            
                          //  TCK2                   @[ , 272],
                          //  TMS2                   @[ , 274],
                          //  TDI2                   @[ , 276],
                          //  JRST2                  @[ , 278],
                          //  JRTI2                  @[ , 280],
                          //  CAPTUREDR2             @[ , 282],
                          //  SHIFTDR2               @[ , 284],
                          //  UPDATEDR2              @[ , 286],
                        >
            ->  [0, 0] ;
              
}; // symbol logsym of CCS
