{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649137110211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649137110216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 22:38:30 2022 " "Processing started: Mon Apr 04 22:38:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649137110216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137110216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137110216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649137111001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649137111001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_top.v 1 1 " "Found 1 design units, including 1 entities, in source file can_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_top " "Found entity 1: can_top" {  } { { "can_top.v" "" { Text "C:/M68kV6.0 - 800by480/can_top.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_register.v 1 1 " "Found 1 design units, including 1 entities, in source file can_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_register " "Found entity 1: can_register" {  } { { "can_register.v" "" { Text "C:/M68kV6.0 - 800by480/can_register.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_register_asyn.v 1 1 " "Found 1 design units, including 1 entities, in source file can_register_asyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_register_asyn " "Found entity 1: can_register_asyn" {  } { { "can_register_asyn.v" "" { Text "C:/M68kV6.0 - 800by480/can_register_asyn.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_register_asyn_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file can_register_asyn_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_register_asyn_syn " "Found entity 1: can_register_asyn_syn" {  } { { "can_register_asyn_syn.v" "" { Text "C:/M68kV6.0 - 800by480/can_register_asyn_syn.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_register_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file can_register_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_register_syn " "Found entity 1: can_register_syn" {  } { { "can_register_syn.v" "" { Text "C:/M68kV6.0 - 800by480/can_register_syn.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file can_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_registers " "Found entity 1: can_registers" {  } { { "can_registers.v" "" { Text "C:/M68kV6.0 - 800by480/can_registers.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116748 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do can_ibo.v(73) " "Verilog HDL Declaration warning at can_ibo.v(73): \"do\" is SystemVerilog-2005 keyword" {  } { { "can_ibo.v" "" { Text "C:/M68kV6.0 - 800by480/can_ibo.v" 73 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1649137116751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_ibo.v 1 1 " "Found 1 design units, including 1 entities, in source file can_ibo.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_ibo " "Found entity 1: can_ibo" {  } { { "can_ibo.v" "" { Text "C:/M68kV6.0 - 800by480/can_ibo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file can_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_fifo " "Found entity 1: can_fifo" {  } { { "can_fifo.v" "" { Text "C:/M68kV6.0 - 800by480/can_fifo.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file can_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file can_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_crc " "Found entity 1: can_crc" {  } { { "can_crc.v" "" { Text "C:/M68kV6.0 - 800by480/can_crc.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_btl.v 1 1 " "Found 1 design units, including 1 entities, in source file can_btl.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_btl " "Found entity 1: can_btl" {  } { { "can_btl.v" "" { Text "C:/M68kV6.0 - 800by480/can_btl.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file can_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_bsp " "Found entity 1: can_bsp" {  } { { "can_bsp.v" "" { Text "C:/M68kV6.0 - 800by480/can_bsp.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_acf.v 1 1 " "Found 1 design units, including 1 entities, in source file can_acf.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_acf " "Found entity 1: can_acf" {  } { { "can_acf.v" "" { Text "C:/M68kV6.0 - 800by480/can_acf.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_bus_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_bus_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_BUS_Decoder " "Found entity 1: SPI_BUS_Decoder" {  } { { "SPI_BUS_Decoder.v" "" { Text "C:/M68kV6.0 - 800by480/SPI_BUS_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116786 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "simple_spi_top.v(315) " "Verilog HDL warning at simple_spi_top.v(315): extended using \"x\" or \"z\"" {  } { { "simple_spi_top.v" "" { Text "C:/M68kV6.0 - 800by480/simple_spi_top.v" 315 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649137116789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_spi_top.v 2 2 " "Found 2 design units, including 2 entities, in source file simple_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "simple_spi_top.v" "" { Text "C:/M68kV6.0 - 800by480/simple_spi_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116792 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_spi_top " "Found entity 2: simple_spi_top" {  } { { "simple_spi_top.v" "" { Text "C:/M68kV6.0 - 800by480/simple_spi_top.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137116792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137116792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/M68kV6.0 - 800by480/lpm_bustri0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117137 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/M68kV6.0 - 800by480/lpm_bustri0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc68k.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mc68k.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MC68K " "Found entity 1: MC68K" {  } { { "MC68K.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch8Bit-bhvr " "Found design unit 1: Latch8Bit-bhvr" {  } { { "Latch8Bit.vhd" "" { Text "C:/M68kV6.0 - 800by480/Latch8Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch8Bit " "Found entity 1: Latch8Bit" {  } { { "Latch8Bit.vhd" "" { Text "C:/M68kV6.0 - 800by480/Latch8Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipIO " "Found entity 1: OnChipIO" {  } { { "OnChipIO.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/OnChipIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptpriorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterruptPriorityEncoder-bhvr " "Found design unit 1: InterruptPriorityEncoder-bhvr" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/M68kV6.0 - 800by480/InterruptPriorityEncoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117149 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterruptPriorityEncoder " "Found entity 1: InterruptPriorityEncoder" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/M68kV6.0 - 800by480/InterruptPriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IODecoder-bhvr " "Found design unit 1: IODecoder-bhvr" {  } { { "IODecoder.vhd" "" { Text "C:/M68kV6.0 - 800by480/IODecoder.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117152 ""} { "Info" "ISGN_ENTITY_NAME" "1 IODecoder " "Found entity 1: IODecoder" {  } { { "IODecoder.vhd" "" { Text "C:/M68kV6.0 - 800by480/IODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Controller-bhvr " "Found design unit 1: LCD_Controller-bhvr" {  } { { "LCD_Controller.vhd" "" { Text "C:/M68kV6.0 - 800by480/LCD_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117155 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.vhd" "" { Text "C:/M68kV6.0 - 800by480/LCD_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/M68kV6.0 - 800by480/HexTo7SegmentDisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117158 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/M68kV6.0 - 800by480/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-bhvr " "Found design unit 1: Timer-bhvr" {  } { { "Timer.vhd" "" { Text "C:/M68kV6.0 - 800by480/Timer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117161 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/M68kV6.0 - 800by480/Timer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dram " "Found entity 1: Dram" {  } { { "Dram.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/Dram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri2-SYN " "Found design unit 1: lpm_bustri2-SYN" {  } { { "lpm_bustri2.vhd" "" { Text "C:/M68kV6.0 - 800by480/lpm_bustri2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117166 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.vhd" "" { Text "C:/M68kV6.0 - 800by480/lpm_bustri2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "TG68.vhd" "" { Text "C:/M68kV6.0 - 800by480/TG68.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117169 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "TG68.vhd" "" { Text "C:/M68kV6.0 - 800by480/TG68.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamapper68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamapper68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMapper68k-a " "Found design unit 1: DataMapper68k-a" {  } { { "DataMapper68k.vhd" "" { Text "C:/M68kV6.0 - 800by480/DataMapper68k.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117172 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMapper68k " "Found entity 1: DataMapper68k" {  } { { "DataMapper68k.vhd" "" { Text "C:/M68kV6.0 - 800by480/DataMapper68k.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_6850-rtl " "Found design unit 1: ACIA_6850-rtl" {  } { { "ACIA_6850.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_6850.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117175 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_6850 " "Found entity 1: ACIA_6850" {  } { { "ACIA_6850.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_6850.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_RX-rtl " "Found design unit 1: ACIA_RX-rtl" {  } { { "ACIA_RX.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_RX.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117179 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_RX " "Found entity 1: ACIA_RX" {  } { { "ACIA_RX.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_RX.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_TX-rtl " "Found design unit 1: ACIA_TX-rtl" {  } { { "ACIA_TX.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_TX.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117182 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_TX " "Found entity 1: ACIA_TX" {  } { { "ACIA_TX.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_TX.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68xxiodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M68xxIODecoder-bhvr " "Found design unit 1: M68xxIODecoder-bhvr" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/M68kV6.0 - 800by480/M68xxIODecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117185 ""} { "Info" "ISGN_ENTITY_NAME" "1 M68xxIODecoder " "Found entity 1: M68xxIODecoder" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/M68kV6.0 - 800by480/M68xxIODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch3Bit-bhvr " "Found design unit 1: Latch3Bit-bhvr" {  } { { "Latch3Bit.vhd" "" { Text "C:/M68kV6.0 - 800by480/Latch3Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch3Bit " "Found entity 1: Latch3Bit" {  } { { "Latch3Bit.vhd" "" { Text "C:/M68kV6.0 - 800by480/Latch3Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipm68xxio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipM68xxIO " "Found entity 1: OnChipM68xxIO" {  } { { "OnChipM68xxIO.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/OnChipM68xxIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_baudrate_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACIA_BaudRate_Generator " "Found entity 1: ACIA_BaudRate_Generator" {  } { { "ACIA_BaudRate_Generator.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/ACIA_BaudRate_Generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_clock.vhd 4 1 " "Found 4 design units, including 1 entities, in source file acia_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_funcs " "Found design unit 1: bit_funcs" {  } { { "ACIA_Clock.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_Clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bit_funcs-body " "Found design unit 2: bit_funcs-body" {  } { { "ACIA_Clock.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_Clock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ACIA_Clock-rtl " "Found design unit 3: ACIA_Clock-rtl" {  } { { "ACIA_Clock.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_Clock.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117195 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_Clock " "Found entity 1: ACIA_Clock" {  } { { "ACIA_Clock.vhd" "" { Text "C:/M68kV6.0 - 800by480/ACIA_Clock.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "TG68_fast.vhd" "" { Text "C:/M68kV6.0 - 800by480/TG68_fast.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117202 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "TG68_fast.vhd" "" { Text "C:/M68kV6.0 - 800by480/TG68_fast.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptiongenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionGenerator-bhvr " "Found design unit 1: TraceExceptionGenerator-bhvr" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/M68kV6.0 - 800by480/TraceExceptionGenerator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117205 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionGenerator " "Found entity 1: TraceExceptionGenerator" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/M68kV6.0 - 800by480/TraceExceptionGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptioncontrolbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionControlBit-bhvr " "Found design unit 1: TraceExceptionControlBit-bhvr" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/M68kV6.0 - 800by480/TraceExceptionControlBit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117207 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionControlBit " "Found entity 1: TraceExceptionControlBit" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/M68kV6.0 - 800by480/TraceExceptionControlBit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68000cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68000cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M68000CPU " "Found entity 1: M68000CPU" {  } { { "M68000CPU.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/M68000CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busrequestlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busrequestlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusRequestLogic-fsm " "Found design unit 1: BusRequestLogic-fsm" {  } { { "BusRequestLogic.vhd" "" { Text "C:/M68kV6.0 - 800by480/BusRequestLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117212 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusRequestLogic " "Found entity 1: BusRequestLogic" {  } { { "BusRequestLogic.vhd" "" { Text "C:/M68kV6.0 - 800by480/BusRequestLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebittristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlebittristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singlebittristate-SYN " "Found design unit 1: singlebittristate-SYN" {  } { { "SingleBitTriState.vhd" "" { Text "C:/M68kV6.0 - 800by480/SingleBitTriState.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117215 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleBitTriState " "Found entity 1: SingleBitTriState" {  } { { "SingleBitTriState.vhd" "" { Text "C:/M68kV6.0 - 800by480/SingleBitTriState.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmacontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmacontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMAController " "Found entity 1: DMAController" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dma_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_DMA_Mux-bhvr " "Found design unit 1: CPU_DMA_Mux-bhvr" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/M68kV6.0 - 800by480/CPU_DMA_Mux.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117222 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_DMA_Mux " "Found entity 1: CPU_DMA_Mux" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/M68kV6.0 - 800by480/CPU_DMA_Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchiprom16kwords.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipROM16KWords " "Found entity 1: OnChipROM16KWords" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/OnChipROM16KWords.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicsframebuffermemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsFrameBufferMemory " "Found entity 1: GraphicsFrameBufferMemory" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_spi_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file iic_spi_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_SPI_Interface " "Found entity 1: IIC_SPI_Interface" {  } { { "IIC_SPI_Interface.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/IIC_SPI_Interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourpallette_2portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colourpallette_2portram-SYN " "Found design unit 1: colourpallette_2portram-SYN" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117232 ""} { "Info" "ISGN_ENTITY_NAME" "1 ColourPallette_2PortRam " "Found entity 1: ColourPallette_2PortRam" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file canbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CanBus " "Found entity 1: CanBus" {  } { { "CanBus.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/CanBus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipram256kbyte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRam256kbyte " "Found entity 1: OnChipRam256kbyte" {  } { { "OnChipRam256kbyte.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/OnChipRam256kbyte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller800x480.bdf 1 1 " "Found 1 design units, including 1 entities, in source file video_controller800x480.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Controller800x480 " "Found entity 1: Video_Controller800x480" {  } { { "Video_Controller800x480.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/Video_Controller800x480.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGen-rtl " "Found design unit 1: ClockGen-rtl" {  } { { "ClockGen.vhd" "" { Text "C:/M68kV6.0 - 800by480/ClockGen.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117243 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGen " "Found entity 1: ClockGen" {  } { { "ClockGen.vhd" "" { Text "C:/M68kV6.0 - 800by480/ClockGen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen/clockgen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGen_0002 " "Found entity 1: ClockGen_0002" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/M68kV6.0 - 800by480/ClockGen/ClockGen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117247 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OnChip32KWord.vhd " "Can't analyze file -- file OnChip32KWord.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1649137117251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicslcd_controller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsLCD_Controller_Verilog " "Found entity 1: GraphicsLCD_Controller_Verilog" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsLCD_Controller_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "RamAddressMapper_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicscontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicscontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController_Verilog " "Found entity 1: GraphicsController_Verilog" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadatamux_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadatamux_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADataMux_Verilog " "Found entity 1: VGADataMux_Verilog" {  } { { "VGADataMux_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/VGADataMux_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32kbyte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram32kbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32kbyte-SYN " "Found design unit 1: ram32kbyte-SYN" {  } { { "Ram32kByte.vhd" "" { Text "C:/M68kV6.0 - 800by480/Ram32kByte.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram32kByte " "Found entity 1: Ram32kByte" {  } { { "Ram32kByte.vhd" "" { Text "C:/M68kV6.0 - 800by480/Ram32kByte.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblock_32kword.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sramblock_32kword.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlock_32KWord " "Found entity 1: SramBlock_32KWord" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/SramBlock_32KWord.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblockdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sramblockdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlockDecoder_Verilog " "Found entity 1: SramBlockDecoder_Verilog" {  } { { "SramBlockDecoder_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/SramBlockDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file addressdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddressDecoder_Verilog " "Found entity 1: AddressDecoder_Verilog" {  } { { "AddressDecoder_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/AddressDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtack_generator_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file dtack_generator_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dtack_Generator_Verilog " "Found entity 1: Dtack_Generator_Verilog" {  } { { "Dtack_Generator_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/Dtack_Generator_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchiprom16kword.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onchiprom16kword.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchiprom16kword-SYN " "Found design unit 1: onchiprom16kword-SYN" {  } { { "OnChipRom16KWord.vhd" "" { Text "C:/M68kV6.0 - 800by480/OnChipRom16KWord.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117298 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnChipRom16KWord " "Found entity 1: OnChipRom16KWord" {  } { { "OnChipRom16KWord.vhd" "" { Text "C:/M68kV6.0 - 800by480/OnChipRom16KWord.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68kdramcontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file m68kdramcontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 M68kDramController_Verilog " "Found entity 1: M68kDramController_Verilog" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/M68kDramController_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canbusdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file canbusdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CanBusDecoder-bhvr " "Found design unit 1: CanBusDecoder-bhvr" {  } { { "CanBusDecoder.vhd" "" { Text "C:/M68kV6.0 - 800by480/CanBusDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117307 ""} { "Info" "ISGN_ENTITY_NAME" "1 CanBusDecoder " "Found entity 1: CanBusDecoder" {  } { { "CanBusDecoder.vhd" "" { Text "C:/M68kV6.0 - 800by480/CanBusDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137117307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137117307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_inter can_top.v(589) " "Verilog HDL Implicit Net warning at can_top.v(589): created implicit net for \"rx_inter\"" {  } { { "can_top.v" "" { Text "C:/M68kV6.0 - 800by480/can_top.v" 589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MC68K " "Elaborating entity \"MC68K\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649137117400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipM68xxIO OnChipM68xxIO:inst11 " "Elaborating entity \"OnChipM68xxIO\" for hierarchy \"OnChipM68xxIO:inst11\"" {  } { { "MC68K.bdf" "inst11" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 1696 1528 1776 1920 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_6850 OnChipM68xxIO:inst11\|ACIA_6850:inst16 " "Elaborating entity \"ACIA_6850\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\"" {  } { { "OnChipM68xxIO.bdf" "inst16" { Schematic "C:/M68kV6.0 - 800by480/OnChipM68xxIO.bdf" { { 224 824 1008 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_RX OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev " "Elaborating entity \"ACIA_RX\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev\"" {  } { { "ACIA_6850.vhd" "RxDev" { Text "C:/M68kV6.0 - 800by480/ACIA_6850.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_TX OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev " "Elaborating entity \"ACIA_TX\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\"" {  } { { "ACIA_6850.vhd" "TxDev" { Text "C:/M68kV6.0 - 800by480/ACIA_6850.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68xxIODecoder OnChipM68xxIO:inst11\|M68xxIODecoder:inst " "Elaborating entity \"M68xxIODecoder\" for hierarchy \"OnChipM68xxIO:inst11\|M68xxIODecoder:inst\"" {  } { { "OnChipM68xxIO.bdf" "inst" { Schematic "C:/M68kV6.0 - 800by480/OnChipM68xxIO.bdf" { { -64 376 624 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_BaudRate_Generator OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1 " "Elaborating entity \"ACIA_BaudRate_Generator\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\"" {  } { { "OnChipM68xxIO.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/OnChipM68xxIO.bdf" { { -320 792 976 -192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_Clock OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20 " "Elaborating entity \"ACIA_Clock\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst20" { Schematic "C:/M68kV6.0 - 800by480/ACIA_BaudRate_Generator.bdf" { { 128 736 944 224 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch3Bit OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1 " "Elaborating entity \"Latch3Bit\" for hierarchy \"OnChipM68xxIO:inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/ACIA_BaudRate_Generator.bdf" { { 144 528 672 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen ClockGen:inst7 " "Elaborating entity \"ClockGen\" for hierarchy \"ClockGen:inst7\"" {  } { { "MC68K.bdf" "inst7" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { -952 -488 -328 -688 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen_0002 ClockGen:inst7\|ClockGen_0002:clockgen_inst " "Elaborating entity \"ClockGen_0002\" for hierarchy \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\"" {  } { { "ClockGen.vhd" "clockgen_inst" { Text "C:/M68kV6.0 - 800by480/ClockGen.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "altera_pll_i" { Text "C:/M68kV6.0 - 800by480/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117529 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1649137117545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/M68kV6.0 - 800by480/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ClockGen:inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 30.000000 MHz " "Parameter \"output_clock_frequency1\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50.000000 MHz " "Parameter \"output_clock_frequency2\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 50.000000 MHz " "Parameter \"output_clock_frequency3\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 10000 ps " "Parameter \"phase_shift3\" = \"10000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117558 ""}  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/M68kV6.0 - 800by480/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137117558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressDecoder_Verilog AddressDecoder_Verilog:inst20 " "Elaborating entity \"AddressDecoder_Verilog\" for hierarchy \"AddressDecoder_Verilog:inst20\"" {  } { { "MC68K.bdf" "inst20" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 576 816 1064 752 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DMA_Mux CPU_DMA_Mux:inst14 " "Elaborating entity \"CPU_DMA_Mux\" for hierarchy \"CPU_DMA_Mux:inst14\"" {  } { { "MC68K.bdf" "inst14" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { -88 248 512 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMAController DMAController:inst12 " "Elaborating entity \"DMAController\" for hierarchy \"DMAController:inst12\"" {  } { { "MC68K.bdf" "inst12" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { -712 1456 1776 -456 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117577 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_UDS_L " "Pin \"DMA_UDS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 88 944 1120 104 "DMA_UDS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_LDS_L " "Pin \"DMA_LDS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 104 944 1120 120 "DMA_LDS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_RW " "Pin \"DMA_RW\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 120 944 1120 136 "DMA_RW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_AS_L " "Pin \"DMA_AS_L\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 136 944 1120 152 "DMA_AS_L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_Address\[31..0\] " "Pin \"DMA_Address\[31..0\]\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 72 944 1140 88 "DMA_Address\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DMA_DataOut\[15..0\] " "Pin \"DMA_DataOut\[15..0\]\" is missing source" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 168 944 1141 184 "DMA_DataOut\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock " "Pin \"Clock\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 72 136 304 88 "Clock" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 88 136 304 104 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CS_L " "Pin \"CS_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 456 168 336 472 "CS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "UDS_IN_L " "Pin \"UDS_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 504 168 336 520 "UDS_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "LDS_IN_L " "Pin \"LDS_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 520 168 336 536 "LDS_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RW_IN " "Pin \"RW_IN\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 536 168 336 552 "RW_IN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BG_L " "Pin \"BG_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 584 168 336 600 "BG_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Dtack_IN_L " "Pin \"Dtack_IN_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 120 136 304 136 "Dtack_IN_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AS_L " "Pin \"AS_L\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 552 168 336 568 "AS_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AddressIn " "Pin \"AddressIn\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 488 168 336 504 "AddressIn\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataInFromCPU " "Pin \"DataInFromCPU\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 472 136 336 488 "DataInFromCPU\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataInFromMemory " "Pin \"DataInFromMemory\" not connected" {  } { { "DMAController.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/DMAController.bdf" { { 104 88 304 120 "DataInFromMemory\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137117578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dtack_Generator_Verilog Dtack_Generator_Verilog:inst21 " "Elaborating entity \"Dtack_Generator_Verilog\" for hierarchy \"Dtack_Generator_Verilog:inst21\"" {  } { { "MC68K.bdf" "inst21" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 720 -104 112 864 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dram Dram:inst2 " "Elaborating entity \"Dram\" for hierarchy \"Dram:inst2\"" {  } { { "MC68K.bdf" "inst2" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { -240 1496 1760 48 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68kDramController_Verilog Dram:inst2\|M68kDramController_Verilog:inst1 " "Elaborating entity \"M68kDramController_Verilog\" for hierarchy \"Dram:inst2\|M68kDramController_Verilog:inst1\"" {  } { { "Dram.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/Dram.bdf" { { 304 576 816 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117596 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "M68kDramController_Verilog.v(203) " "Verilog HDL Case Statement information at M68kDramController_Verilog.v(203): all case item expressions in this case statement are onehot" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/M68kDramController_Verilog.v" 203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649137117598 "|MC68K|Dram:inst2|M68kDramController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 M68kDramController_Verilog.v(332) " "Verilog HDL assignment warning at M68kDramController_Verilog.v(332): truncated value with size 32 to match size of target (1)" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/M68kDramController_Verilog.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649137117599 "|MC68K|Dram:inst2|M68kDramController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 M68kDramController_Verilog.v(358) " "Verilog HDL assignment warning at M68kDramController_Verilog.v(358): truncated value with size 32 to match size of target (1)" {  } { { "M68kDramController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/M68kDramController_Verilog.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649137117599 "|MC68K|Dram:inst2|M68kDramController_Verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 Dram:inst2\|lpm_bustri0:inst2 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"Dram:inst2\|lpm_bustri0:inst2\"" {  } { { "Dram.bdf" "inst2" { Schematic "C:/M68kV6.0 - 800by480/Dram.bdf" { { 272 856 936 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "C:/M68kV6.0 - 800by480/lpm_bustri0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "C:/M68kV6.0 - 800by480/lpm_bustri0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117647 ""}  } { { "lpm_bustri0.vhd" "" { Text "C:/M68kV6.0 - 800by480/lpm_bustri0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137117647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CanBus CanBus:inst5 " "Elaborating entity \"CanBus\" for hierarchy \"CanBus:inst5\"" {  } { { "MC68K.bdf" "inst5" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 2752 1552 1808 2944 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_top CanBus:inst5\|can_top:inst1 " "Elaborating entity \"can_top\" for hierarchy \"CanBus:inst5\|can_top:inst1\"" {  } { { "CanBus.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/CanBus.bdf" { { 360 936 1152 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_registers CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers " "Elaborating entity \"can_registers\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\"" {  } { { "can_top.v" "i_can_registers" { Text "C:/M68kV6.0 - 800by480/can_top.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn_syn CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn_syn:MODE_REG0 " "Elaborating entity \"can_register_asyn_syn\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn_syn:MODE_REG0\"" {  } { { "can_registers.v" "MODE_REG0" { Text "C:/M68kV6.0 - 800by480/can_registers.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn:MODE_REG_BASIC " "Elaborating entity \"can_register_asyn\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn:MODE_REG_BASIC\"" {  } { { "can_registers.v" "MODE_REG_BASIC" { Text "C:/M68kV6.0 - 800by480/can_registers.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 can_register_asyn.v(101) " "Verilog HDL assignment warning at can_register_asyn.v(101): truncated value with size 32 to match size of target (4)" {  } { { "can_register_asyn.v" "" { Text "C:/M68kV6.0 - 800by480/can_register_asyn.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649137117689 "|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:MODE_REG_BASIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn:MODE_REG_EXT " "Elaborating entity \"can_register_asyn\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn:MODE_REG_EXT\"" {  } { { "can_registers.v" "MODE_REG_EXT" { Text "C:/M68kV6.0 - 800by480/can_registers.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 can_register_asyn.v(101) " "Verilog HDL assignment warning at can_register_asyn.v(101): truncated value with size 32 to match size of target (3)" {  } { { "can_register_asyn.v" "" { Text "C:/M68kV6.0 - 800by480/can_register_asyn.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649137117693 "|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:MODE_REG_EXT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn_syn CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn_syn:COMMAND_REG0 " "Elaborating entity \"can_register_asyn_syn\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn_syn:COMMAND_REG0\"" {  } { { "can_registers.v" "COMMAND_REG0" { Text "C:/M68kV6.0 - 800by480/can_registers.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn_syn CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn_syn:COMMAND_REG " "Elaborating entity \"can_register_asyn_syn\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn_syn:COMMAND_REG\"" {  } { { "can_registers.v" "COMMAND_REG" { Text "C:/M68kV6.0 - 800by480/can_registers.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register:IRQ_EN_REG " "Elaborating entity \"can_register\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register:IRQ_EN_REG\"" {  } { { "can_registers.v" "IRQ_EN_REG" { Text "C:/M68kV6.0 - 800by480/can_registers.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn:ERROR_WARNING_REG " "Elaborating entity \"can_register_asyn\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn:ERROR_WARNING_REG\"" {  } { { "can_registers.v" "ERROR_WARNING_REG" { Text "C:/M68kV6.0 - 800by480/can_registers.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 can_register_asyn.v(101) " "Verilog HDL assignment warning at can_register_asyn.v(101): truncated value with size 32 to match size of target (8)" {  } { { "can_register_asyn.v" "" { Text "C:/M68kV6.0 - 800by480/can_register_asyn.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649137117711 "|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:ERROR_WARNING_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_register_asyn CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn:CLOCK_DIVIDER_REG_7 " "Elaborating entity \"can_register_asyn\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_registers:i_can_registers\|can_register_asyn:CLOCK_DIVIDER_REG_7\"" {  } { { "can_registers.v" "CLOCK_DIVIDER_REG_7" { Text "C:/M68kV6.0 - 800by480/can_registers.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 can_register_asyn.v(101) " "Verilog HDL assignment warning at can_register_asyn.v(101): truncated value with size 32 to match size of target (1)" {  } { { "can_register_asyn.v" "" { Text "C:/M68kV6.0 - 800by480/can_register_asyn.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649137117715 "|MC68K|CanBus:inst5|can_top:inst1|can_registers:i_can_registers|can_register_asyn:CLOCK_DIVIDER_REG_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_btl CanBus:inst5\|can_top:inst1\|can_btl:i_can_btl " "Elaborating entity \"can_btl\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_btl:i_can_btl\"" {  } { { "can_top.v" "i_can_btl" { Text "C:/M68kV6.0 - 800by480/can_top.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 can_btl.v(382) " "Verilog HDL assignment warning at can_btl.v(382): truncated value with size 5 to match size of target (4)" {  } { { "can_btl.v" "" { Text "C:/M68kV6.0 - 800by480/can_btl.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649137117729 "|MC68K|CanBus:inst5|can_top:inst1|can_btl:i_can_btl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_bsp CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp " "Elaborating entity \"can_bsp\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\"" {  } { { "can_top.v" "i_can_bsp" { Text "C:/M68kV6.0 - 800by480/can_top.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_crc CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_crc:i_can_crc_rx " "Elaborating entity \"can_crc\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_crc:i_can_crc_rx\"" {  } { { "can_bsp.v" "i_can_crc_rx" { Text "C:/M68kV6.0 - 800by480/can_bsp.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_acf CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_acf:i_can_acf " "Elaborating entity \"can_acf\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_acf:i_can_acf\"" {  } { { "can_bsp.v" "i_can_acf" { Text "C:/M68kV6.0 - 800by480/can_bsp.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_fifo CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo " "Elaborating entity \"can_fifo\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\"" {  } { { "can_bsp.v" "i_can_fifo" { Text "C:/M68kV6.0 - 800by480/can_bsp.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "can_ibo CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_ibo:i_ibo_tx_data_0 " "Elaborating entity \"can_ibo\" for hierarchy \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_ibo:i_ibo_tx_data_0\"" {  } { { "can_bsp.v" "i_ibo_tx_data_0" { Text "C:/M68kV6.0 - 800by480/can_bsp.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CanBusDecoder CanBus:inst5\|CanBusDecoder:inst8 " "Elaborating entity \"CanBusDecoder\" for hierarchy \"CanBus:inst5\|CanBusDecoder:inst8\"" {  } { { "CanBus.bdf" "inst8" { Schematic "C:/M68kV6.0 - 800by480/CanBus.bdf" { { 16 376 616 128 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri2 CanBus:inst5\|lpm_bustri2:inst4 " "Elaborating entity \"lpm_bustri2\" for hierarchy \"CanBus:inst5\|lpm_bustri2:inst4\"" {  } { { "CanBus.bdf" "inst4" { Schematic "C:/M68kV6.0 - 800by480/CanBus.bdf" { { 696 1208 1288 736 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri CanBus:inst5\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"CanBus:inst5\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "lpm_bustri_component" { Text "C:/M68kV6.0 - 800by480/lpm_bustri2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CanBus:inst5\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"CanBus:inst5\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "" { Text "C:/M68kV6.0 - 800by480/lpm_bustri2.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CanBus:inst5\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"CanBus:inst5\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137117865 ""}  } { { "lpm_bustri2.vhd" "" { Text "C:/M68kV6.0 - 800by480/lpm_bustri2.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137117865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68000CPU M68000CPU:inst17 " "Elaborating entity \"M68000CPU\" for hierarchy \"M68000CPU:inst17\"" {  } { { "MC68K.bdf" "inst17" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 192 -176 72 424 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68 M68000CPU:inst17\|TG68:inst " "Elaborating entity \"TG68\" for hierarchy \"M68000CPU:inst17\|TG68:inst\"" {  } { { "M68000CPU.bdf" "inst" { Schematic "C:/M68kV6.0 - 800by480/M68000CPU.bdf" { { 104 408 600 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68_fast M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst " "Elaborating entity \"TG68_fast\" for hierarchy \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\"" {  } { { "TG68.vhd" "TG68_fast_inst" { Text "C:/M68kV6.0 - 800by480/TG68.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137117891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68_fast.vhd(335) " "Verilog HDL or VHDL warning at TG68_fast.vhd(335): object \"illegal_write_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/M68kV6.0 - 800by480/TG68_fast.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137117894 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68_fast.vhd(336) " "Verilog HDL or VHDL warning at TG68_fast.vhd(336): object \"illegal_read_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/M68kV6.0 - 800by480/TG68_fast.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137117894 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68_fast.vhd(337) " "Verilog HDL or VHDL warning at TG68_fast.vhd(337): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/M68kV6.0 - 800by480/TG68_fast.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137117894 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap_chk TG68_fast.vhd(345) " "Verilog HDL or VHDL warning at TG68_fast.vhd(345): object \"trap_chk\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/M68kV6.0 - 800by480/TG68_fast.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137117894 "|MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusRequestLogic M68000CPU:inst17\|BusRequestLogic:inst1 " "Elaborating entity \"BusRequestLogic\" for hierarchy \"M68000CPU:inst17\|BusRequestLogic:inst1\"" {  } { { "M68000CPU.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/M68000CPU.bdf" { { 448 424 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri:inst22 " "Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri:inst22\"" {  } { { "MC68K.bdf" "inst22" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri:inst22 " "Elaborated megafunction instantiation \"lpm_bustri:inst22\"" {  } { { "MC68K.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri:inst22 " "Instantiated megafunction \"lpm_bustri:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118118 ""}  } { { "MC68K.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 208 2504 2648 304 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137118118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Controller800x480 Video_Controller800x480:inst1 " "Elaborating entity \"Video_Controller800x480\" for hierarchy \"Video_Controller800x480:inst1\"" {  } { { "MC68K.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 2080 1544 1776 2304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsLCD_Controller_Verilog Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5 " "Elaborating entity \"GraphicsLCD_Controller_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\"" {  } { { "Video_Controller800x480.bdf" "inst5" { Schematic "C:/M68kV6.0 - 800by480/Video_Controller800x480.bdf" { { 200 1536 1784 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourPallette_2PortRam Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3 " "Elaborating entity \"ColourPallette_2PortRam\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\"" {  } { { "Video_Controller800x480.bdf" "inst3" { Schematic "C:/M68kV6.0 - 800by480/Video_Controller800x480.bdf" { { 152 1080 1336 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "altsyncram_component" { Text "C:/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ColourPallette_2PortRam.mif " "Parameter \"init_file\" = \"ColourPallette_2PortRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118285 ""}  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137118285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b634.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b634.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b634 " "Found entity 1: altsyncram_b634" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_b634.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137118333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137118333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b634 Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated " "Elaborating entity \"altsyncram_b634\" for hierarchy \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118336 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/M68kV6.0 - 800by480/ColourPallette_2PortRam.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/M68kV6.0 - 800by480/ColourPallette_2PortRam.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1649137118340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsController_Verilog Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1 " "Elaborating entity \"GraphicsController_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\"" {  } { { "Video_Controller800x480.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/Video_Controller800x480.bdf" { { 1264 600 896 1504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"X2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137118445 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"Y2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137118445 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BackGroundColour GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"BackGroundColour\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137118445 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sig_Busy_H GraphicsController_Verilog.v(71) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(71): object \"Sig_Busy_H\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137118445 "|MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsFrameBufferMemory Video_Controller800x480:inst1\|GraphicsFrameBufferMemory:inst9 " "Elaborating entity \"GraphicsFrameBufferMemory\" for hierarchy \"Video_Controller800x480:inst1\|GraphicsFrameBufferMemory:inst9\"" {  } { { "Video_Controller800x480.bdf" "inst9" { Schematic "C:/M68kV6.0 - 800by480/Video_Controller800x480.bdf" { { 1184 1472 1832 1344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118466 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GraphicsDataOut\[15..0\] " "Pin \"GraphicsDataOut\[15..0\]\" is missing source" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { { 664 752 984 680 "GraphicsDataOut\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1649137118467 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_Data\[15..0\] " "Pin \"VGA_Data\[15..0\]\" is missing source" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { { 200 792 984 216 "VGA_Data\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1649137118467 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock_50Mhz " "Pin \"Clock_50Mhz\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { { 240 808 984 256 "Clock_50Mhz" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137118467 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Upper_Byte_Enable " "Pin \"Graphics_Upper_Byte_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { { 720 720 992 736 "Graphics_Upper_Byte_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137118467 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Lower_Byte_Enable " "Pin \"Graphics_Lower_Byte_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { { 760 720 992 776 "Graphics_Lower_Byte_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137118467 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Write_Enable " "Pin \"Graphics_Write_Enable\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { { 776 752 992 792 "Graphics_Write_Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137118467 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Graphics_Addr " "Pin \"Graphics_Addr\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { { 632 768 984 648 "Graphics_Addr\[17..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137118467 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GraphicsDataIn " "Pin \"GraphicsDataIn\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { { 648 768 984 664 "GraphicsDataIn\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137118467 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "VGA_Addr " "Pin \"VGA_Addr\" not connected" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/GraphicsFrameBufferMemory.bdf" { { 216 784 984 232 "VGA_Addr\[17..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1649137118467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamAddressMapper_Verilog Video_Controller800x480:inst1\|RamAddressMapper_Verilog:inst " "Elaborating entity \"RamAddressMapper_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|RamAddressMapper_Verilog:inst\"" {  } { { "Video_Controller800x480.bdf" "inst" { Schematic "C:/M68kV6.0 - 800by480/Video_Controller800x480.bdf" { { 736 1496 1768 816 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADataMux_Verilog Video_Controller800x480:inst1\|VGADataMux_Verilog:inst2 " "Elaborating entity \"VGADataMux_Verilog\" for hierarchy \"Video_Controller800x480:inst1\|VGADataMux_Verilog:inst2\"" {  } { { "Video_Controller800x480.bdf" "inst2" { Schematic "C:/M68kV6.0 - 800by480/Video_Controller800x480.bdf" { { 208 536 792 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipROM16KWords OnChipROM16KWords:inst16 " "Elaborating entity \"OnChipROM16KWords\" for hierarchy \"OnChipROM16KWords:inst16\"" {  } { { "MC68K.bdf" "inst16" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 672 1520 1736 768 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRom16KWord OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3 " "Elaborating entity \"OnChipRom16KWord\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\"" {  } { { "OnChipROM16KWords.bdf" "inst3" { Schematic "C:/M68kV6.0 - 800by480/OnChipROM16KWords.bdf" { { 96 408 624 224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\"" {  } { { "OnChipRom16KWord.vhd" "altsyncram_component" { Text "C:/M68kV6.0 - 800by480/OnChipRom16KWord.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\"" {  } { { "OnChipRom16KWord.vhd" "" { Text "C:/M68kV6.0 - 800by480/OnChipRom16KWord.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Assignment3.mif " "Parameter \"init_file\" = \"../Assignment3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137118534 ""}  } { { "OnChipRom16KWord.vhd" "" { Text "C:/M68kV6.0 - 800by480/OnChipRom16KWord.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137118534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ts44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ts44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ts44 " "Found entity 1: altsyncram_ts44" {  } { { "db/altsyncram_ts44.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_ts44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137118576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137118576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ts44 OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated " "Elaborating entity \"altsyncram_ts44\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8i53.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8i53.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8i53 " "Found entity 1: altsyncram_8i53" {  } { { "db/altsyncram_8i53.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_8i53.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137118623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137118623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8i53 OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|altsyncram_8i53:altsyncram1 " "Elaborating entity \"altsyncram_8i53\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|altsyncram_8i53:altsyncram1\"" {  } { { "db/altsyncram_ts44.tdf" "altsyncram1" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_ts44.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118628 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6359 16384 0 2 2 " "6359 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "96 511 " "Addresses ranging from 96 to 511 are not initialized" {  } { { "C:/M68kV6.0 - 800by480/Assignment3.mif" "" { Text "C:/M68kV6.0 - 800by480/Assignment3.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1649137118657 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10441 16383 " "Addresses ranging from 10441 to 16383 are not initialized" {  } { { "C:/M68kV6.0 - 800by480/Assignment3.mif" "" { Text "C:/M68kV6.0 - 800by480/Assignment3.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1649137118657 ""}  } { { "C:/M68kV6.0 - 800by480/Assignment3.mif" "" { Text "C:/M68kV6.0 - 800by480/Assignment3.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1649137118657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137118771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137118771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|altsyncram_8i53:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|altsyncram_8i53:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_8i53.tdf" "decode4" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_8i53.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137118823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137118823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|altsyncram_8i53:altsyncram1\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|altsyncram_8i53:altsyncram1\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_8i53.tdf" "rden_decode_a" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_8i53.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137118875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137118875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|altsyncram_8i53:altsyncram1\|mux_4hb:mux6 " "Elaborating entity \"mux_4hb\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|altsyncram_8i53:altsyncram1\|mux_4hb:mux6\"" {  } { { "db/altsyncram_8i53.tdf" "mux6" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_8i53.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137118881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ts44.tdf" "mgl_prim2" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_ts44.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ts44.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_ts44.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119059 ""}  } { { "db/altsyncram_ts44.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_ts44.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137119059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"OnChipROM16KWords:inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_ts44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRam256kbyte OnChipRam256kbyte:inst6 " "Elaborating entity \"OnChipRam256kbyte\" for hierarchy \"OnChipRam256kbyte:inst6\"" {  } { { "MC68K.bdf" "inst6" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 816 1520 1736 1008 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlock_32KWord OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst " "Elaborating entity \"SramBlock_32KWord\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\"" {  } { { "OnChipRam256kbyte.bdf" "inst" { Schematic "C:/M68kV6.0 - 800by480/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram32kByte OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3 " "Elaborating entity \"Ram32kByte\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\"" {  } { { "SramBlock_32KWord.bdf" "inst3" { Schematic "C:/M68kV6.0 - 800by480/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "altsyncram_component" { Text "C:/M68kV6.0 - 800by480/Ram32kByte.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "" { Text "C:/M68kV6.0 - 800by480/Ram32kByte.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137119393 ""}  } { { "Ram32kByte.vhd" "" { Text "C:/M68kV6.0 - 800by480/Ram32kByte.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137119393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ba04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ba04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ba04 " "Found entity 1: altsyncram_ba04" {  } { { "db/altsyncram_ba04.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_ba04.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137119440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137119440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ba04 OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated " "Elaborating entity \"altsyncram_ba04\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137119488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137119488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_ba04.tdf" "decode3" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_ba04.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/decode_11a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137119533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137119533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_ba04.tdf" "rden_decode" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_ba04.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137119577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137119577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_ba04:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_ba04.tdf" "mux2" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_ba04.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlockDecoder_Verilog OnChipRam256kbyte:inst6\|SramBlockDecoder_Verilog:inst1 " "Elaborating entity \"SramBlockDecoder_Verilog\" for hierarchy \"OnChipRam256kbyte:inst6\|SramBlockDecoder_Verilog:inst1\"" {  } { { "OnChipRam256kbyte.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/OnChipRam256kbyte.bdf" { { 104 464 664 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipIO OnChipIO:inst8 " "Elaborating entity \"OnChipIO\" for hierarchy \"OnChipIO:inst8\"" {  } { { "MC68K.bdf" "inst8" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 1096 1520 1776 1576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137119996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer OnChipIO:inst8\|Timer:Timer1 " "Elaborating entity \"Timer\" for hierarchy \"OnChipIO:inst8\|Timer:Timer1\"" {  } { { "OnChipIO.bdf" "Timer1" { Schematic "C:/M68kV6.0 - 800by480/OnChipIO.bdf" { { 880 928 1160 1040 "Timer1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IODecoder OnChipIO:inst8\|IODecoder:inst1 " "Elaborating entity \"IODecoder\" for hierarchy \"OnChipIO:inst8\|IODecoder:inst1\"" {  } { { "OnChipIO.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/OnChipIO.bdf" { { -360 24 296 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller OnChipIO:inst8\|LCD_Controller:inst2 " "Elaborating entity \"LCD_Controller\" for hierarchy \"OnChipIO:inst8\|LCD_Controller:inst2\"" {  } { { "OnChipIO.bdf" "inst2" { Schematic "C:/M68kV6.0 - 800by480/OnChipIO.bdf" { { 696 928 1216 824 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionControlBit OnChipIO:inst8\|TraceExceptionControlBit:inst16 " "Elaborating entity \"TraceExceptionControlBit\" for hierarchy \"OnChipIO:inst8\|TraceExceptionControlBit:inst16\"" {  } { { "OnChipIO.bdf" "inst16" { Schematic "C:/M68kV6.0 - 800by480/OnChipIO.bdf" { { 560 1024 1120 688 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay OnChipIO:inst8\|HexTo7SegmentDisplay:inst11 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"OnChipIO:inst8\|HexTo7SegmentDisplay:inst11\"" {  } { { "OnChipIO.bdf" "inst11" { Schematic "C:/M68kV6.0 - 800by480/OnChipIO.bdf" { { -688 1192 1368 -592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch8Bit OnChipIO:inst8\|Latch8Bit:inst3 " "Elaborating entity \"Latch8Bit\" for hierarchy \"OnChipIO:inst8\|Latch8Bit:inst3\"" {  } { { "OnChipIO.bdf" "inst3" { Schematic "C:/M68kV6.0 - 800by480/OnChipIO.bdf" { { -688 1008 1152 -560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_SPI_Interface IIC_SPI_Interface:inst32 " "Elaborating entity \"IIC_SPI_Interface\" for hierarchy \"IIC_SPI_Interface:inst32\"" {  } { { "MC68K.bdf" "inst32" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 2384 1552 1768 2576 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_spi_top IIC_SPI_Interface:inst32\|simple_spi_top:inst1 " "Elaborating entity \"simple_spi_top\" for hierarchy \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\"" {  } { { "IIC_SPI_Interface.bdf" "inst1" { Schematic "C:/M68kV6.0 - 800by480/IIC_SPI_Interface.bdf" { { 496 1120 1328 672 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dwom simple_spi_top.v(331) " "Verilog HDL or VHDL warning at simple_spi_top.v(331): object \"dwom\" assigned a value but never read" {  } { { "simple_spi_top.v" "" { Text "C:/M68kV6.0 - 800by480/simple_spi_top.v" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137120125 "|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mstr simple_spi_top.v(332) " "Verilog HDL or VHDL warning at simple_spi_top.v(332): object \"mstr\" assigned a value but never read" {  } { { "simple_spi_top.v" "" { Text "C:/M68kV6.0 - 800by480/simple_spi_top.v" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649137120125 "|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "simple_spi_top.v(309) " "Verilog HDL Synthesis Attribute warning at simple_spi_top.v(309): ignoring full_case attribute on case statement with explicit default case item" {  } { { "simple_spi_top.v" "" { Text "C:/M68kV6.0 - 800by480/simple_spi_top.v" 309 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1649137120125 "|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "simple_spi_top.v(406) " "Verilog HDL Case Statement warning at simple_spi_top.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "simple_spi_top.v" "" { Text "C:/M68kV6.0 - 800by480/simple_spi_top.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1649137120126 "|MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo4 IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo " "Elaborating entity \"fifo4\" for hierarchy \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\"" {  } { { "simple_spi_top.v" "rfifo" { Text "C:/M68kV6.0 - 800by480/simple_spi_top.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_BUS_Decoder IIC_SPI_Interface:inst32\|SPI_BUS_Decoder:inst2 " "Elaborating entity \"SPI_BUS_Decoder\" for hierarchy \"IIC_SPI_Interface:inst32\|SPI_BUS_Decoder:inst2\"" {  } { { "IIC_SPI_Interface.bdf" "inst2" { Schematic "C:/M68kV6.0 - 800by480/IIC_SPI_Interface.bdf" { { 192 488 712 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master_top.vhd 2 1 " "Using design file i2c_master_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_top-structural " "Found design unit 1: i2c_master_top-structural" {  } { { "i2c_master_top.vhd" "" { Text "C:/M68kV6.0 - 800by480/i2c_master_top.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137120164 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "i2c_master_top.vhd" "" { Text "C:/M68kV6.0 - 800by480/i2c_master_top.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137120164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649137120164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top IIC_SPI_Interface:inst32\|i2c_master_top:inst22 " "Elaborating entity \"i2c_master_top\" for hierarchy \"IIC_SPI_Interface:inst32\|i2c_master_top:inst22\"" {  } { { "IIC_SPI_Interface.bdf" "inst22" { Schematic "C:/M68kV6.0 - 800by480/IIC_SPI_Interface.bdf" { { 1000 936 1152 1208 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120167 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master_byte_ctrl.vhd 2 1 " "Using design file i2c_master_byte_ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_byte_ctrl-structural " "Found design unit 1: i2c_master_byte_ctrl-structural" {  } { { "i2c_master_byte_ctrl.vhd" "" { Text "C:/M68kV6.0 - 800by480/i2c_master_byte_ctrl.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137120193 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "i2c_master_byte_ctrl.vhd" "" { Text "C:/M68kV6.0 - 800by480/i2c_master_byte_ctrl.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137120193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649137120193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl IIC_SPI_Interface:inst32\|i2c_master_top:inst22\|i2c_master_byte_ctrl:byte_ctrl " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"IIC_SPI_Interface:inst32\|i2c_master_top:inst22\|i2c_master_byte_ctrl:byte_ctrl\"" {  } { { "i2c_master_top.vhd" "byte_ctrl" { Text "C:/M68kV6.0 - 800by480/i2c_master_top.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master_bit_ctrl.vhd 2 1 " "Using design file i2c_master_bit_ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_bit_ctrl-structural " "Found design unit 1: i2c_master_bit_ctrl-structural" {  } { { "i2c_master_bit_ctrl.vhd" "" { Text "C:/M68kV6.0 - 800by480/i2c_master_bit_ctrl.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137120220 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "i2c_master_bit_ctrl.vhd" "" { Text "C:/M68kV6.0 - 800by480/i2c_master_bit_ctrl.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137120220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649137120220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl IIC_SPI_Interface:inst32\|i2c_master_top:inst22\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"IIC_SPI_Interface:inst32\|i2c_master_top:inst22\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl\"" {  } { { "i2c_master_byte_ctrl.vhd" "bit_ctrl" { Text "C:/M68kV6.0 - 800by480/i2c_master_byte_ctrl.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120223 ""}
{ "Warning" "WSGN_SEARCH_FILE" "iic_spi_bus_decoder.v 1 1 " "Using design file iic_spi_bus_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_SPI_BUS_Decoder " "Found entity 1: IIC_SPI_BUS_Decoder" {  } { { "iic_spi_bus_decoder.v" "" { Text "C:/M68kV6.0 - 800by480/iic_spi_bus_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137120255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649137120255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_SPI_BUS_Decoder IIC_SPI_Interface:inst32\|IIC_SPI_BUS_Decoder:inst20 " "Elaborating entity \"IIC_SPI_BUS_Decoder\" for hierarchy \"IIC_SPI_Interface:inst32\|IIC_SPI_BUS_Decoder:inst20\"" {  } { { "IIC_SPI_Interface.bdf" "inst20" { Schematic "C:/M68kV6.0 - 800by480/IIC_SPI_Interface.bdf" { { 744 528 736 856 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120258 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scl_sda_open_drain_driver.vhd 2 1 " "Using design file scl_sda_open_drain_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCL_SDA_OPEN_DRAIN_DRIVER-structural " "Found design unit 1: SCL_SDA_OPEN_DRAIN_DRIVER-structural" {  } { { "scl_sda_open_drain_driver.vhd" "" { Text "C:/M68kV6.0 - 800by480/scl_sda_open_drain_driver.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137120278 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCL_SDA_OPEN_DRAIN_DRIVER " "Found entity 1: SCL_SDA_OPEN_DRAIN_DRIVER" {  } { { "scl_sda_open_drain_driver.vhd" "" { Text "C:/M68kV6.0 - 800by480/scl_sda_open_drain_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137120278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649137120278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCL_SDA_OPEN_DRAIN_DRIVER IIC_SPI_Interface:inst32\|SCL_SDA_OPEN_DRAIN_DRIVER:inst33 " "Elaborating entity \"SCL_SDA_OPEN_DRAIN_DRIVER\" for hierarchy \"IIC_SPI_Interface:inst32\|SCL_SDA_OPEN_DRAIN_DRIVER:inst33\"" {  } { { "IIC_SPI_Interface.bdf" "inst33" { Schematic "C:/M68kV6.0 - 800by480/IIC_SPI_Interface.bdf" { { 1048 1528 1728 1160 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterruptPriorityEncoder InterruptPriorityEncoder:inst28 " "Elaborating entity \"InterruptPriorityEncoder\" for hierarchy \"InterruptPriorityEncoder:inst28\"" {  } { { "MC68K.bdf" "inst28" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 224 -464 -328 384 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionGenerator TraceExceptionGenerator:inst30 " "Elaborating entity \"TraceExceptionGenerator\" for hierarchy \"TraceExceptionGenerator:inst30\"" {  } { { "MC68K.bdf" "inst30" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { -384 304 496 -224 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137120313 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649137120654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.04.22:38:43 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl " "2022.04.04.22:38:43 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137123208 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137125081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137125157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137127479 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137127530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137127580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137127643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137127645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137127646 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649137128334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/alt_sld_fab.v" "" { Text "C:/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137128479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137128479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137128529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137128529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137128537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137128537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137128577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137128577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137128629 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137128629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137128629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/M68kV6.0 - 800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137128671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137128671 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|mem_rtl_0 " "Inferred RAM node \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129918 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\|mem_rtl_0 " "Inferred RAM node \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129918 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129919 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129919 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129919 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129919 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|length_fifo_rtl_0 " "Inferred RAM node \"CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|length_fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129919 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|overrun_info_rtl_0 " "Inferred RAM node \"CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|overrun_info_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129919 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|length_fifo_rtl_0 " "Inferred RAM node \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|length_fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129920 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|overrun_info_rtl_0 " "Inferred RAM node \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|overrun_info_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649137129920 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|fifo " "RAM logic \"CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|fifo\" is uninferred due to asynchronous read logic" {  } { { "can_fifo.v" "fifo" { Text "C:/M68kV6.0 - 800by480/can_fifo.v" 212 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1649137129920 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|fifo " "RAM logic \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|fifo\" is uninferred due to asynchronous read logic" {  } { { "can_fifo.v" "fifo" { Text "C:/M68kV6.0 - 800by480/can_fifo.v" 212 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1649137129920 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1649137129920 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:rfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|length_fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|length_fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|overrun_info_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|overrun_info_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|length_fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|length_fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|overrun_info_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CanBus:inst5\|can_top:inst1\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|overrun_info_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649137136491 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649137136491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137136520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|fifo4:wfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136520 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137136520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_edi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137136566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137136566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Elaborated megafunction instantiation \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137136612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Instantiated megafunction \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136612 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137136612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvj1 " "Found entity 1: altsyncram_uvj1" {  } { { "db/altsyncram_uvj1.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_uvj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137136657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137136657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|altsyncram:length_fifo_rtl_0 " "Elaborated megafunction instantiation \"CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|altsyncram:length_fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137136743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|altsyncram:length_fifo_rtl_0 " "Instantiated megafunction \"CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|altsyncram:length_fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136743 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137136743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvj1 " "Found entity 1: altsyncram_nvj1" {  } { { "db/altsyncram_nvj1.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_nvj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137136788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137136788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|altsyncram:overrun_info_rtl_0 " "Elaborated megafunction instantiation \"CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|altsyncram:overrun_info_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137136814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|altsyncram:overrun_info_rtl_0 " "Instantiated megafunction \"CanBus:inst5\|can_top:inst2\|can_bsp:i_can_bsp\|can_fifo:i_can_fifo\|altsyncram:overrun_info_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137136814 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649137136814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvj1 " "Found entity 1: altsyncram_hvj1" {  } { { "db/altsyncram_hvj1.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_hvj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649137136860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137136860 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1649137137569 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri:inst22\|din\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"lpm_bustri:inst22\|din\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Video_Controller800x480:inst1\|GraphicsController_Verilog:inst1\|DataOutToCPU\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/M68kV6.0 - 800by480/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1649137137620 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1649137137620 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[7\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[7\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68kV6.0 - 800by480/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[6\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[6\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68kV6.0 - 800by480/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[5\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[5\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68kV6.0 - 800by480/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[4\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[4\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68kV6.0 - 800by480/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[3\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[3\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68kV6.0 - 800by480/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[2\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[2\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68kV6.0 - 800by480/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|Timer:Timer1\|DataOut\[1\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|Timer:Timer1\|DataOut\[1\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/M68kV6.0 - 800by480/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\] " "Converted the fan-out from the tri-state buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\] " "Converted the fan-out from the tri-state buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\] " "Converted the fan-out from the tri-state buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\] " "Converted the fan-out from the tri-state buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\] " "Converted the fan-out from the tri-state buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\] " "Converted the fan-out from the tri-state buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\] " "Converted the fan-out from the tri-state buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\] " "Converted the fan-out from the tri-state buffer \"Dram:inst2\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649137137633 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1649137137633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 2072 2088 2268 2088 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649137170110 "|MC68K|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { -200 2080 2256 -184 "DRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649137170110 "|MC68K|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GraphicsSelect_L VCC " "Pin \"GraphicsSelect_L\" is stuck at VCC" {  } { { "MC68K.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 568 2232 2414 584 "GraphicsSelect_L" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649137170110 "|MC68K|GraphicsSelect_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Contrast_DE1 GND " "Pin \"LCD_Contrast_DE1\" is stuck at GND" {  } { { "MC68K.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 1440 2104 2280 1456 "LCD_Contrast_DE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649137170110 "|MC68K|LCD_Contrast_DE1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649137170110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137170399 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OnChipIO:inst8\|LCD_Controller:inst2\|timer\[3\] High " "Register OnChipIO:inst8\|LCD_Controller:inst2\|timer\[3\] will power up to High" {  } { { "LCD_Controller.vhd" "" { Text "C:/M68kV6.0 - 800by480/LCD_Controller.vhd" 54 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1649137170762 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1649137170762 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649137179339 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"Video_Controller800x480:inst1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/M68kV6.0 - 800by480/db/altsyncram_b634.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ColourPallette_2PortRam.vhd" "" { Text "C:/M68kV6.0 - 800by480/ColourPallette_2PortRam.vhd" 64 0 0 } } { "Video_Controller800x480.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/Video_Controller800x480.bdf" { { 152 1080 1336 304 "inst3" "" } } } } { "MC68K.bdf" "" { Schematic "C:/M68kV6.0 - 800by480/MC68K.bdf" { { 2080 1544 1776 2304 "inst1" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137179370 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1649137179526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137179621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/M68kV6.0 - 800by480/MC68K.map.smsg " "Generated suppressed messages file C:/M68kV6.0 - 800by480/MC68K.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137179997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 4 0 0 " "Adding 23 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649137181232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649137181232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10137 " "Implemented 10137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649137181993 ""} { "Info" "ICUT_CUT_TM_OPINS" "207 " "Implemented 207 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649137181993 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1649137181993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9483 " "Implemented 9483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649137181993 ""} { "Info" "ICUT_CUT_TM_RAMS" "402 " "Implemented 402 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649137181993 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1649137181993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649137181993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5054 " "Peak virtual memory: 5054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649137182039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 22:39:42 2022 " "Processing ended: Mon Apr 04 22:39:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649137182039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649137182039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649137182039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649137182039 ""}
