--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf nexys3.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4129 paths analyzed, 595 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.689ns.
--------------------------------------------------------------------------------

Paths for end point statemachine/cd/counter1hz_6 (SLICE_X25Y15.C1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/cd/counter1hz_17 (FF)
  Destination:          statemachine/cd/counter1hz_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.350 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/cd/counter1hz_17 to statemachine/cd/counter1hz_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y17.DQ      Tcko                  0.391   statemachine/cd/counter1hz<17>
                                                       statemachine/cd/counter1hz_17
    SLICE_X27Y17.D2      net (fanout=2)        1.015   statemachine/cd/counter1hz<17>
    SLICE_X27Y17.D       Tilo                  0.259   statemachine/clkout
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>2
    SLICE_X26Y17.A2      net (fanout=3)        0.602   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>1
    SLICE_X26Y17.A       Tilo                  0.203   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5_1
    SLICE_X25Y15.C1      net (fanout=12)       0.844   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5
    SLICE_X25Y15.CLK     Tas                   0.322   statemachine/cd/counter1hz<7>
                                                       statemachine/cd/counter1hz_6_rstpot
                                                       statemachine/cd/counter1hz_6
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.175ns logic, 2.461ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/cd/counter1hz_13 (FF)
  Destination:          statemachine/cd/counter1hz_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.350 - 0.375)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/cd/counter1hz_13 to statemachine/cd/counter1hz_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y17.DQ      Tcko                  0.447   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz_13
    SLICE_X27Y17.D3      net (fanout=2)        0.922   statemachine/cd/counter1hz<13>
    SLICE_X27Y17.D       Tilo                  0.259   statemachine/clkout
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>2
    SLICE_X26Y17.A2      net (fanout=3)        0.602   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>1
    SLICE_X26Y17.A       Tilo                  0.203   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5_1
    SLICE_X25Y15.C1      net (fanout=12)       0.844   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5
    SLICE_X25Y15.CLK     Tas                   0.322   statemachine/cd/counter1hz<7>
                                                       statemachine/cd/counter1hz_6_rstpot
                                                       statemachine/cd/counter1hz_6
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.231ns logic, 2.368ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/cd/counter1hz_19 (FF)
  Destination:          statemachine/cd/counter1hz_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.350 - 0.367)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/cd/counter1hz_19 to statemachine/cd/counter1hz_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y18.BQ      Tcko                  0.391   statemachine/cd/counter1hz<21>
                                                       statemachine/cd/counter1hz_19
    SLICE_X25Y19.D4      net (fanout=2)        0.874   statemachine/cd/counter1hz<19>
    SLICE_X25Y19.D       Tilo                  0.259   statemachine/cd/counter1hz<24>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>1
    SLICE_X26Y17.A6      net (fanout=3)        0.504   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>
    SLICE_X26Y17.A       Tilo                  0.203   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5_1
    SLICE_X25Y15.C1      net (fanout=12)       0.844   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5
    SLICE_X25Y15.CLK     Tas                   0.322   statemachine/cd/counter1hz<7>
                                                       statemachine/cd/counter1hz_6_rstpot
                                                       statemachine/cd/counter1hz_6
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (1.175ns logic, 2.222ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point statemachine/cd/counter1hz_3 (SLICE_X25Y14.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/cd/counter1hz_17 (FF)
  Destination:          statemachine/cd/counter1hz_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.349 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/cd/counter1hz_17 to statemachine/cd/counter1hz_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y17.DQ      Tcko                  0.391   statemachine/cd/counter1hz<17>
                                                       statemachine/cd/counter1hz_17
    SLICE_X27Y17.D2      net (fanout=2)        1.015   statemachine/cd/counter1hz<17>
    SLICE_X27Y17.D       Tilo                  0.259   statemachine/clkout
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>2
    SLICE_X26Y17.A2      net (fanout=3)        0.602   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>1
    SLICE_X26Y17.A       Tilo                  0.203   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5_1
    SLICE_X25Y14.D3      net (fanout=12)       0.763   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5
    SLICE_X25Y14.CLK     Tas                   0.322   statemachine/cd/counter1hz<3>
                                                       statemachine/cd/counter1hz_3_rstpot
                                                       statemachine/cd/counter1hz_3
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.175ns logic, 2.380ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/cd/counter1hz_13 (FF)
  Destination:          statemachine/cd/counter1hz_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.518ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.349 - 0.375)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/cd/counter1hz_13 to statemachine/cd/counter1hz_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y17.DQ      Tcko                  0.447   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz_13
    SLICE_X27Y17.D3      net (fanout=2)        0.922   statemachine/cd/counter1hz<13>
    SLICE_X27Y17.D       Tilo                  0.259   statemachine/clkout
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>2
    SLICE_X26Y17.A2      net (fanout=3)        0.602   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>1
    SLICE_X26Y17.A       Tilo                  0.203   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5_1
    SLICE_X25Y14.D3      net (fanout=12)       0.763   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5
    SLICE_X25Y14.CLK     Tas                   0.322   statemachine/cd/counter1hz<3>
                                                       statemachine/cd/counter1hz_3_rstpot
                                                       statemachine/cd/counter1hz_3
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (1.231ns logic, 2.287ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/cd/counter1hz_19 (FF)
  Destination:          statemachine/cd/counter1hz_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.349 - 0.367)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/cd/counter1hz_19 to statemachine/cd/counter1hz_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y18.BQ      Tcko                  0.391   statemachine/cd/counter1hz<21>
                                                       statemachine/cd/counter1hz_19
    SLICE_X25Y19.D4      net (fanout=2)        0.874   statemachine/cd/counter1hz<19>
    SLICE_X25Y19.D       Tilo                  0.259   statemachine/cd/counter1hz<24>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>1
    SLICE_X26Y17.A6      net (fanout=3)        0.504   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>
    SLICE_X26Y17.A       Tilo                  0.203   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5_1
    SLICE_X25Y14.D3      net (fanout=12)       0.763   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5
    SLICE_X25Y14.CLK     Tas                   0.322   statemachine/cd/counter1hz<3>
                                                       statemachine/cd/counter1hz_3_rstpot
                                                       statemachine/cd/counter1hz_3
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.175ns logic, 2.141ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point statemachine/cd/counter1hz_2 (SLICE_X25Y14.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/cd/counter1hz_17 (FF)
  Destination:          statemachine/cd/counter1hz_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.349 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/cd/counter1hz_17 to statemachine/cd/counter1hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y17.DQ      Tcko                  0.391   statemachine/cd/counter1hz<17>
                                                       statemachine/cd/counter1hz_17
    SLICE_X27Y17.D2      net (fanout=2)        1.015   statemachine/cd/counter1hz<17>
    SLICE_X27Y17.D       Tilo                  0.259   statemachine/clkout
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>2
    SLICE_X26Y17.A2      net (fanout=3)        0.602   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>1
    SLICE_X26Y17.A       Tilo                  0.203   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5_1
    SLICE_X25Y14.C4      net (fanout=12)       0.742   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5
    SLICE_X25Y14.CLK     Tas                   0.322   statemachine/cd/counter1hz<3>
                                                       statemachine/cd/counter1hz_2_rstpot
                                                       statemachine/cd/counter1hz_2
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.175ns logic, 2.359ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/cd/counter1hz_13 (FF)
  Destination:          statemachine/cd/counter1hz_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.349 - 0.375)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/cd/counter1hz_13 to statemachine/cd/counter1hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y17.DQ      Tcko                  0.447   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz_13
    SLICE_X27Y17.D3      net (fanout=2)        0.922   statemachine/cd/counter1hz<13>
    SLICE_X27Y17.D       Tilo                  0.259   statemachine/clkout
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>2
    SLICE_X26Y17.A2      net (fanout=3)        0.602   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>1
    SLICE_X26Y17.A       Tilo                  0.203   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5_1
    SLICE_X25Y14.C4      net (fanout=12)       0.742   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5
    SLICE_X25Y14.CLK     Tas                   0.322   statemachine/cd/counter1hz<3>
                                                       statemachine/cd/counter1hz_2_rstpot
                                                       statemachine/cd/counter1hz_2
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.231ns logic, 2.266ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/cd/counter1hz_19 (FF)
  Destination:          statemachine/cd/counter1hz_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.349 - 0.367)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/cd/counter1hz_19 to statemachine/cd/counter1hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y18.BQ      Tcko                  0.391   statemachine/cd/counter1hz<21>
                                                       statemachine/cd/counter1hz_19
    SLICE_X25Y19.D4      net (fanout=2)        0.874   statemachine/cd/counter1hz<19>
    SLICE_X25Y19.D       Tilo                  0.259   statemachine/cd/counter1hz<24>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>1
    SLICE_X26Y17.A6      net (fanout=3)        0.504   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>
    SLICE_X26Y17.A       Tilo                  0.203   statemachine/cd/counter1hz<13>
                                                       statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5_1
    SLICE_X25Y14.C4      net (fanout=12)       0.742   statemachine/cd/counter1hz[32]_GND_4_o_equal_6_o<32>5
    SLICE_X25Y14.CLK     Tas                   0.322   statemachine/cd/counter1hz<3>
                                                       statemachine/cd/counter1hz_2_rstpot
                                                       statemachine/cd/counter1hz_2
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.175ns logic, 2.120ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point statemachine/cd/clk1Hz (SLICE_X27Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               statemachine/cd/clk1Hz (FF)
  Destination:          statemachine/cd/clk1Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: statemachine/cd/clk1Hz to statemachine/cd/clk1Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AQ      Tcko                  0.198   statemachine/clkout
                                                       statemachine/cd/clk1Hz
    SLICE_X27Y17.A6      net (fanout=2)        0.023   statemachine/cd/clk1Hz
    SLICE_X27Y17.CLK     Tah         (-Th)    -0.215   statemachine/clkout
                                                       statemachine/cd/clk1Hz_rstpot
                                                       statemachine/cd/clk1Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point d4/out (SLICE_X27Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d4/out (FF)
  Destination:          d4/out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d4/out to d4/out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y19.AQ      Tcko                  0.198   d2/out
                                                       d4/out
    SLICE_X27Y19.A6      net (fanout=5)        0.025   d4/out
    SLICE_X27Y19.CLK     Tah         (-Th)    -0.215   d2/out
                                                       d4/out_dpot
                                                       d4/out
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point d2/out (SLICE_X27Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d2/out (FF)
  Destination:          d2/out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d2/out to d2/out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y19.DQ      Tcko                  0.198   d2/out
                                                       d2/out
    SLICE_X27Y19.D6      net (fanout=6)        0.025   d2/out
    SLICE_X27Y19.CLK     Tah         (-Th)    -0.215   d2/out
                                                       d2/out_dpot
                                                       d2/out
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: d1/shift<3>/CLK
  Logical resource: d4/Mshreg_shift_3/CLK
  Location pin: SLICE_X26Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: d1/shift<3>/CLK
  Logical resource: d3/Mshreg_shift_3/CLK
  Location pin: SLICE_X26Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.689|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4129 paths, 0 nets, and 865 connections

Design statistics:
   Minimum period:   3.689ns{1}   (Maximum frequency: 271.076MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 03 14:06:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



