{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764182257809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764182257810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 15:37:37 2025 " "Processing started: Wed Nov 26 15:37:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764182257810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764182257810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador8Bits -c processador_8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador8Bits -c processador_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764182257810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764182258802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764182258802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_processador.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_processador " "Found entity 1: tb_processador" {  } { { "tb_processador.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/tb_processador.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764182280333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764182280333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_8bits.v 4 4 " "Found 4 design units, including 4 entities, in source file processador_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_unit " "Found entity 1: alu_unit" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764182280344 ""} { "Info" "ISGN_ENTITY_NAME" "2 program_memory " "Found entity 2: program_memory" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764182280344 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_memory " "Found entity 3: data_memory" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764182280344 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_8bits " "Found entity 4: processador_8bits" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764182280344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764182280344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_8bits " "Elaborating entity \"processador_8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764182280560 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processador_8bits.v(140) " "Verilog HDL Case Statement warning at processador_8bits.v(140): incomplete case statement has no default case item" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764182280579 "|processador_8bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 processador_8bits.v(151) " "Verilog HDL assignment warning at processador_8bits.v(151): truncated value with size 32 to match size of target (2)" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764182280580 "|processador_8bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processador_8bits.v(156) " "Verilog HDL assignment warning at processador_8bits.v(156): truncated value with size 32 to match size of target (8)" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764182280580 "|processador_8bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 processador_8bits.v(157) " "Verilog HDL assignment warning at processador_8bits.v(157): truncated value with size 32 to match size of target (2)" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764182280580 "|processador_8bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 processador_8bits.v(169) " "Verilog HDL assignment warning at processador_8bits.v(169): truncated value with size 32 to match size of target (2)" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764182280581 "|processador_8bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 processador_8bits.v(171) " "Verilog HDL assignment warning at processador_8bits.v(171): truncated value with size 32 to match size of target (2)" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764182280581 "|processador_8bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 processador_8bits.v(174) " "Verilog HDL assignment warning at processador_8bits.v(174): truncated value with size 32 to match size of target (2)" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764182280582 "|processador_8bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_unit alu_unit:ULA " "Elaborating entity \"alu_unit\" for hierarchy \"alu_unit:ULA\"" {  } { { "processador_8bits.v" "ULA" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764182280624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:ROM " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:ROM\"" {  } { { "processador_8bits.v" "ROM" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764182280645 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 processador_8bits.v(47) " "Net \"rom.data_a\" at processador_8bits.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764182280769 "|processador_8bits|program_memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 processador_8bits.v(47) " "Net \"rom.waddr_a\" at processador_8bits.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764182280769 "|processador_8bits|program_memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 processador_8bits.v(47) " "Net \"rom.we_a\" at processador_8bits.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764182280769 "|processador_8bits|program_memory:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:RAM " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:RAM\"" {  } { { "processador_8bits.v" "RAM" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764182280803 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:RAM\|ram " "RAM logic \"data_memory:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "processador_8bits.v" "ram" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1764182281389 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764182281389 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "program_memory:ROM\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"program_memory:ROM\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processador_8bits.ram0_program_memory_18b6910b.hdl.mif " "Parameter INIT_FILE set to db/processador_8bits.ram0_program_memory_18b6910b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764182281970 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764182281970 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764182281970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:ROM\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"program_memory:ROM\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764182282028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:ROM\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"program_memory:ROM\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processador_8bits.ram0_program_memory_18b6910b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processador_8bits.ram0_program_memory_18b6910b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764182282028 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764182282028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmf1 " "Found entity 1: altsyncram_fmf1" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/db/altsyncram_fmf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764182282113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764182282113 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:ROM\|altsyncram:rom_rtl_0\|altsyncram_fmf1:auto_generated\|ram_block1a8 " "Synthesized away node \"program_memory:ROM\|altsyncram:rom_rtl_0\|altsyncram_fmf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/db/altsyncram_fmf1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764182282209 "|processador_8bits|program_memory:ROM|altsyncram:rom_rtl_0|altsyncram_fmf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:ROM\|altsyncram:rom_rtl_0\|altsyncram_fmf1:auto_generated\|ram_block1a9 " "Synthesized away node \"program_memory:ROM\|altsyncram:rom_rtl_0\|altsyncram_fmf1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/db/altsyncram_fmf1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764182282209 "|processador_8bits|program_memory:ROM|altsyncram:rom_rtl_0|altsyncram_fmf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:ROM\|altsyncram:rom_rtl_0\|altsyncram_fmf1:auto_generated\|ram_block1a10 " "Synthesized away node \"program_memory:ROM\|altsyncram:rom_rtl_0\|altsyncram_fmf1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/db/altsyncram_fmf1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764182282209 "|processador_8bits|program_memory:ROM|altsyncram:rom_rtl_0|altsyncram_fmf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:ROM\|altsyncram:rom_rtl_0\|altsyncram_fmf1:auto_generated\|ram_block1a11 " "Synthesized away node \"program_memory:ROM\|altsyncram:rom_rtl_0\|altsyncram_fmf1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/db/altsyncram_fmf1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764182282209 "|processador_8bits|program_memory:ROM|altsyncram:rom_rtl_0|altsyncram_fmf1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1764182282209 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1764182282209 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_State\[2\] GND " "Pin \"debug_State\[2\]\" is stuck at GND" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764182282863 "|processador_8bits|debug_State[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_State\[3\] GND " "Pin \"debug_State\[3\]\" is stuck at GND" {  } { { "processador_8bits.v" "" { Text "C:/Users/naila/Documents/GitHub/ci-digital/projeto-final/processador_8bits.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764182282863 "|processador_8bits|debug_State[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764182282862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764182283059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764182283969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764182283969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3168 " "Implemented 3168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764182284217 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764182284217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3126 " "Implemented 3126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764182284217 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764182284217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764182284217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764182284294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 15:38:04 2025 " "Processing ended: Wed Nov 26 15:38:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764182284294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764182284294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764182284294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764182284294 ""}
