
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.54

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: valid_reg$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_reg$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ valid_reg$_SDFFE_PP0P_/CK (DFF_X1)
     2    1.55    0.01    0.08    0.08 v valid_reg$_SDFFE_PP0P_/Q (DFF_X1)
                                         valid (net)
                  0.01    0.00    0.08 v _097_/A (INV_X1)
     1    1.65    0.01    0.01    0.09 ^ _097_/ZN (INV_X1)
                                         _042_ (net)
                  0.01    0.00    0.09 ^ _101_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _101_/ZN (AOI21_X1)
                                         _016_ (net)
                  0.01    0.00    0.10 v valid_reg$_SDFFE_PP0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid_reg$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: lfsr_reg[12]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.78    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _098_/A (BUF_X2)
     8   15.22    0.02    0.03    0.23 ^ _098_/Z (BUF_X2)
                                         _043_ (net)
                  0.02    0.00    0.23 ^ _099_/A (BUF_X2)
    10   18.74    0.02    0.04    0.28 ^ _099_/Z (BUF_X2)
                                         _044_ (net)
                  0.02    0.00    0.28 ^ _125_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.33 v _125_/Z (MUX2_X1)
                                         _066_ (net)
                  0.01    0.00    0.33 v _126_/B (MUX2_X1)
     1    0.89    0.01    0.06    0.39 v _126_/Z (MUX2_X1)
                                         _067_ (net)
                  0.01    0.00    0.39 v _127_/A2 (AND2_X1)
     1    1.06    0.01    0.03    0.42 v _127_/ZN (AND2_X1)
                                         _003_ (net)
                  0.01    0.00    0.42 v lfsr_reg[12]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ lfsr_reg[12]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: lfsr_reg[12]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.78    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _098_/A (BUF_X2)
     8   15.22    0.02    0.03    0.23 ^ _098_/Z (BUF_X2)
                                         _043_ (net)
                  0.02    0.00    0.23 ^ _099_/A (BUF_X2)
    10   18.74    0.02    0.04    0.28 ^ _099_/Z (BUF_X2)
                                         _044_ (net)
                  0.02    0.00    0.28 ^ _125_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.33 v _125_/Z (MUX2_X1)
                                         _066_ (net)
                  0.01    0.00    0.33 v _126_/B (MUX2_X1)
     1    0.89    0.01    0.06    0.39 v _126_/Z (MUX2_X1)
                                         _067_ (net)
                  0.01    0.00    0.39 v _127_/A2 (AND2_X1)
     1    1.06    0.01    0.03    0.42 v _127_/ZN (AND2_X1)
                                         _003_ (net)
                  0.01    0.00    0.42 v lfsr_reg[12]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ lfsr_reg[12]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.04e-04   3.42e-06   1.34e-06   1.09e-04  70.3%
Combinational          2.84e-05   1.52e-05   2.34e-06   4.60e-05  29.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.33e-04   1.86e-05   3.68e-06   1.55e-04 100.0%
                          85.6%      12.0%       2.4%
