# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do gcd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b {C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:53:19 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b" C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v 
# -- Compiling module gcd
# -- Compiling module gcd_TB
# 
# Top level modules:
# 	gcd_TB
# End time: 18:53:19 on Feb 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b {C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/maxAndMin.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:53:19 on Feb 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b" C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/maxAndMin.v 
# -- Compiling module max
# -- Compiling module min
# 
# Top level modules:
# 	max
# 	min
# End time: 18:53:20 on Feb 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim -voptargs=+acc work.gcd_TB
# vsim -voptargs="+acc" work.gcd_TB 
# Start time: 18:53:24 on Feb 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.gcd_TB(fast)
# Loading work.gcd(fast)
# Loading work.min(fast)
# Loading work.max(fast)
add wave -position end  sim:/gcd_TB/clk
add wave -position end  sim:/gcd_TB/reset
add wave -position end  sim:/gcd_TB/load
add wave -position end  sim:/gcd_TB/aIn
add wave -position end  sim:/gcd_TB/bIn
add wave -position end  sim:/gcd_TB/result
add wave -position end  sim:/gcd_TB/done
add wave -position end  sim:/gcd_TB/disp
run -all
# ** Note: $stop    : C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v(85)
#    Time: 50 ns  Iteration: 0  Instance: /gcd_TB
# Break in Module gcd_TB at C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v line 85
# End time: 18:54:16 on Feb 24,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
