// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _obj_detector_HH_
#define _obj_detector_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "obj_detector_convolve.h"
#include "obj_detector_softmax.h"
#include "obj_detector_flatten.h"
#include "obj_detector_maxpool.h"
#include "obj_detector_ReLU.h"
#include "obj_detector_fadd_32ns_32ns_32_5_full_dsp.h"
#include "obj_detector_fmul_32ns_32ns_32_4_max_dsp.h"
#include "obj_detector_local_A.h"
#include "obj_detector_local_W0.h"
#include "obj_detector_local_W1.h"
#include "obj_detector_s0.h"
#include "obj_detector_s1.h"
#include "obj_detector_s2_0.h"
#include "obj_detector_s3.h"
#include "obj_detector_AXILiteS_s_axi.h"
#include "obj_detector_control_s_axi.h"
#include "obj_detector_HP0_m_axi.h"
#include "obj_detector_HP1_m_axi.h"
#include "obj_detector_HP2_m_axi.h"
#include "obj_detector_HP3_m_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32,
         unsigned int C_M_AXI_HP0_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_HP0_ID_WIDTH = 1,
         unsigned int C_M_AXI_HP0_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP0_DATA_WIDTH = 32,
         unsigned int C_M_AXI_HP0_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP0_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP0_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP0_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP1_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_HP1_ID_WIDTH = 1,
         unsigned int C_M_AXI_HP1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_HP1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP1_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP2_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_HP2_ID_WIDTH = 1,
         unsigned int C_M_AXI_HP2_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP2_DATA_WIDTH = 32,
         unsigned int C_M_AXI_HP2_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP2_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP2_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP2_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP3_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_HP3_ID_WIDTH = 1,
         unsigned int C_M_AXI_HP3_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP3_DATA_WIDTH = 32,
         unsigned int C_M_AXI_HP3_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP3_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP3_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_HP3_BUSER_WIDTH = 1>
struct obj_detector : public sc_module {
    // Port declarations 217
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_HP0_AWVALID;
    sc_in< sc_logic > m_axi_HP0_AWREADY;
    sc_out< sc_uint<C_M_AXI_HP0_ADDR_WIDTH> > m_axi_HP0_AWADDR;
    sc_out< sc_uint<C_M_AXI_HP0_ID_WIDTH> > m_axi_HP0_AWID;
    sc_out< sc_lv<8> > m_axi_HP0_AWLEN;
    sc_out< sc_lv<3> > m_axi_HP0_AWSIZE;
    sc_out< sc_lv<2> > m_axi_HP0_AWBURST;
    sc_out< sc_lv<2> > m_axi_HP0_AWLOCK;
    sc_out< sc_lv<4> > m_axi_HP0_AWCACHE;
    sc_out< sc_lv<3> > m_axi_HP0_AWPROT;
    sc_out< sc_lv<4> > m_axi_HP0_AWQOS;
    sc_out< sc_lv<4> > m_axi_HP0_AWREGION;
    sc_out< sc_uint<C_M_AXI_HP0_AWUSER_WIDTH> > m_axi_HP0_AWUSER;
    sc_out< sc_logic > m_axi_HP0_WVALID;
    sc_in< sc_logic > m_axi_HP0_WREADY;
    sc_out< sc_uint<C_M_AXI_HP0_DATA_WIDTH> > m_axi_HP0_WDATA;
    sc_out< sc_uint<C_M_AXI_HP0_DATA_WIDTH/8> > m_axi_HP0_WSTRB;
    sc_out< sc_logic > m_axi_HP0_WLAST;
    sc_out< sc_uint<C_M_AXI_HP0_ID_WIDTH> > m_axi_HP0_WID;
    sc_out< sc_uint<C_M_AXI_HP0_WUSER_WIDTH> > m_axi_HP0_WUSER;
    sc_out< sc_logic > m_axi_HP0_ARVALID;
    sc_in< sc_logic > m_axi_HP0_ARREADY;
    sc_out< sc_uint<C_M_AXI_HP0_ADDR_WIDTH> > m_axi_HP0_ARADDR;
    sc_out< sc_uint<C_M_AXI_HP0_ID_WIDTH> > m_axi_HP0_ARID;
    sc_out< sc_lv<8> > m_axi_HP0_ARLEN;
    sc_out< sc_lv<3> > m_axi_HP0_ARSIZE;
    sc_out< sc_lv<2> > m_axi_HP0_ARBURST;
    sc_out< sc_lv<2> > m_axi_HP0_ARLOCK;
    sc_out< sc_lv<4> > m_axi_HP0_ARCACHE;
    sc_out< sc_lv<3> > m_axi_HP0_ARPROT;
    sc_out< sc_lv<4> > m_axi_HP0_ARQOS;
    sc_out< sc_lv<4> > m_axi_HP0_ARREGION;
    sc_out< sc_uint<C_M_AXI_HP0_ARUSER_WIDTH> > m_axi_HP0_ARUSER;
    sc_in< sc_logic > m_axi_HP0_RVALID;
    sc_out< sc_logic > m_axi_HP0_RREADY;
    sc_in< sc_uint<C_M_AXI_HP0_DATA_WIDTH> > m_axi_HP0_RDATA;
    sc_in< sc_logic > m_axi_HP0_RLAST;
    sc_in< sc_uint<C_M_AXI_HP0_ID_WIDTH> > m_axi_HP0_RID;
    sc_in< sc_uint<C_M_AXI_HP0_RUSER_WIDTH> > m_axi_HP0_RUSER;
    sc_in< sc_lv<2> > m_axi_HP0_RRESP;
    sc_in< sc_logic > m_axi_HP0_BVALID;
    sc_out< sc_logic > m_axi_HP0_BREADY;
    sc_in< sc_lv<2> > m_axi_HP0_BRESP;
    sc_in< sc_uint<C_M_AXI_HP0_ID_WIDTH> > m_axi_HP0_BID;
    sc_in< sc_uint<C_M_AXI_HP0_BUSER_WIDTH> > m_axi_HP0_BUSER;
    sc_out< sc_logic > m_axi_HP1_AWVALID;
    sc_in< sc_logic > m_axi_HP1_AWREADY;
    sc_out< sc_uint<C_M_AXI_HP1_ADDR_WIDTH> > m_axi_HP1_AWADDR;
    sc_out< sc_uint<C_M_AXI_HP1_ID_WIDTH> > m_axi_HP1_AWID;
    sc_out< sc_lv<8> > m_axi_HP1_AWLEN;
    sc_out< sc_lv<3> > m_axi_HP1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_HP1_AWBURST;
    sc_out< sc_lv<2> > m_axi_HP1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_HP1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_HP1_AWPROT;
    sc_out< sc_lv<4> > m_axi_HP1_AWQOS;
    sc_out< sc_lv<4> > m_axi_HP1_AWREGION;
    sc_out< sc_uint<C_M_AXI_HP1_AWUSER_WIDTH> > m_axi_HP1_AWUSER;
    sc_out< sc_logic > m_axi_HP1_WVALID;
    sc_in< sc_logic > m_axi_HP1_WREADY;
    sc_out< sc_uint<C_M_AXI_HP1_DATA_WIDTH> > m_axi_HP1_WDATA;
    sc_out< sc_uint<C_M_AXI_HP1_DATA_WIDTH/8> > m_axi_HP1_WSTRB;
    sc_out< sc_logic > m_axi_HP1_WLAST;
    sc_out< sc_uint<C_M_AXI_HP1_ID_WIDTH> > m_axi_HP1_WID;
    sc_out< sc_uint<C_M_AXI_HP1_WUSER_WIDTH> > m_axi_HP1_WUSER;
    sc_out< sc_logic > m_axi_HP1_ARVALID;
    sc_in< sc_logic > m_axi_HP1_ARREADY;
    sc_out< sc_uint<C_M_AXI_HP1_ADDR_WIDTH> > m_axi_HP1_ARADDR;
    sc_out< sc_uint<C_M_AXI_HP1_ID_WIDTH> > m_axi_HP1_ARID;
    sc_out< sc_lv<8> > m_axi_HP1_ARLEN;
    sc_out< sc_lv<3> > m_axi_HP1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_HP1_ARBURST;
    sc_out< sc_lv<2> > m_axi_HP1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_HP1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_HP1_ARPROT;
    sc_out< sc_lv<4> > m_axi_HP1_ARQOS;
    sc_out< sc_lv<4> > m_axi_HP1_ARREGION;
    sc_out< sc_uint<C_M_AXI_HP1_ARUSER_WIDTH> > m_axi_HP1_ARUSER;
    sc_in< sc_logic > m_axi_HP1_RVALID;
    sc_out< sc_logic > m_axi_HP1_RREADY;
    sc_in< sc_uint<C_M_AXI_HP1_DATA_WIDTH> > m_axi_HP1_RDATA;
    sc_in< sc_logic > m_axi_HP1_RLAST;
    sc_in< sc_uint<C_M_AXI_HP1_ID_WIDTH> > m_axi_HP1_RID;
    sc_in< sc_uint<C_M_AXI_HP1_RUSER_WIDTH> > m_axi_HP1_RUSER;
    sc_in< sc_lv<2> > m_axi_HP1_RRESP;
    sc_in< sc_logic > m_axi_HP1_BVALID;
    sc_out< sc_logic > m_axi_HP1_BREADY;
    sc_in< sc_lv<2> > m_axi_HP1_BRESP;
    sc_in< sc_uint<C_M_AXI_HP1_ID_WIDTH> > m_axi_HP1_BID;
    sc_in< sc_uint<C_M_AXI_HP1_BUSER_WIDTH> > m_axi_HP1_BUSER;
    sc_out< sc_logic > m_axi_HP2_AWVALID;
    sc_in< sc_logic > m_axi_HP2_AWREADY;
    sc_out< sc_uint<C_M_AXI_HP2_ADDR_WIDTH> > m_axi_HP2_AWADDR;
    sc_out< sc_uint<C_M_AXI_HP2_ID_WIDTH> > m_axi_HP2_AWID;
    sc_out< sc_lv<8> > m_axi_HP2_AWLEN;
    sc_out< sc_lv<3> > m_axi_HP2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_HP2_AWBURST;
    sc_out< sc_lv<2> > m_axi_HP2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_HP2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_HP2_AWPROT;
    sc_out< sc_lv<4> > m_axi_HP2_AWQOS;
    sc_out< sc_lv<4> > m_axi_HP2_AWREGION;
    sc_out< sc_uint<C_M_AXI_HP2_AWUSER_WIDTH> > m_axi_HP2_AWUSER;
    sc_out< sc_logic > m_axi_HP2_WVALID;
    sc_in< sc_logic > m_axi_HP2_WREADY;
    sc_out< sc_uint<C_M_AXI_HP2_DATA_WIDTH> > m_axi_HP2_WDATA;
    sc_out< sc_uint<C_M_AXI_HP2_DATA_WIDTH/8> > m_axi_HP2_WSTRB;
    sc_out< sc_logic > m_axi_HP2_WLAST;
    sc_out< sc_uint<C_M_AXI_HP2_ID_WIDTH> > m_axi_HP2_WID;
    sc_out< sc_uint<C_M_AXI_HP2_WUSER_WIDTH> > m_axi_HP2_WUSER;
    sc_out< sc_logic > m_axi_HP2_ARVALID;
    sc_in< sc_logic > m_axi_HP2_ARREADY;
    sc_out< sc_uint<C_M_AXI_HP2_ADDR_WIDTH> > m_axi_HP2_ARADDR;
    sc_out< sc_uint<C_M_AXI_HP2_ID_WIDTH> > m_axi_HP2_ARID;
    sc_out< sc_lv<8> > m_axi_HP2_ARLEN;
    sc_out< sc_lv<3> > m_axi_HP2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_HP2_ARBURST;
    sc_out< sc_lv<2> > m_axi_HP2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_HP2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_HP2_ARPROT;
    sc_out< sc_lv<4> > m_axi_HP2_ARQOS;
    sc_out< sc_lv<4> > m_axi_HP2_ARREGION;
    sc_out< sc_uint<C_M_AXI_HP2_ARUSER_WIDTH> > m_axi_HP2_ARUSER;
    sc_in< sc_logic > m_axi_HP2_RVALID;
    sc_out< sc_logic > m_axi_HP2_RREADY;
    sc_in< sc_uint<C_M_AXI_HP2_DATA_WIDTH> > m_axi_HP2_RDATA;
    sc_in< sc_logic > m_axi_HP2_RLAST;
    sc_in< sc_uint<C_M_AXI_HP2_ID_WIDTH> > m_axi_HP2_RID;
    sc_in< sc_uint<C_M_AXI_HP2_RUSER_WIDTH> > m_axi_HP2_RUSER;
    sc_in< sc_lv<2> > m_axi_HP2_RRESP;
    sc_in< sc_logic > m_axi_HP2_BVALID;
    sc_out< sc_logic > m_axi_HP2_BREADY;
    sc_in< sc_lv<2> > m_axi_HP2_BRESP;
    sc_in< sc_uint<C_M_AXI_HP2_ID_WIDTH> > m_axi_HP2_BID;
    sc_in< sc_uint<C_M_AXI_HP2_BUSER_WIDTH> > m_axi_HP2_BUSER;
    sc_out< sc_logic > m_axi_HP3_AWVALID;
    sc_in< sc_logic > m_axi_HP3_AWREADY;
    sc_out< sc_uint<C_M_AXI_HP3_ADDR_WIDTH> > m_axi_HP3_AWADDR;
    sc_out< sc_uint<C_M_AXI_HP3_ID_WIDTH> > m_axi_HP3_AWID;
    sc_out< sc_lv<8> > m_axi_HP3_AWLEN;
    sc_out< sc_lv<3> > m_axi_HP3_AWSIZE;
    sc_out< sc_lv<2> > m_axi_HP3_AWBURST;
    sc_out< sc_lv<2> > m_axi_HP3_AWLOCK;
    sc_out< sc_lv<4> > m_axi_HP3_AWCACHE;
    sc_out< sc_lv<3> > m_axi_HP3_AWPROT;
    sc_out< sc_lv<4> > m_axi_HP3_AWQOS;
    sc_out< sc_lv<4> > m_axi_HP3_AWREGION;
    sc_out< sc_uint<C_M_AXI_HP3_AWUSER_WIDTH> > m_axi_HP3_AWUSER;
    sc_out< sc_logic > m_axi_HP3_WVALID;
    sc_in< sc_logic > m_axi_HP3_WREADY;
    sc_out< sc_uint<C_M_AXI_HP3_DATA_WIDTH> > m_axi_HP3_WDATA;
    sc_out< sc_uint<C_M_AXI_HP3_DATA_WIDTH/8> > m_axi_HP3_WSTRB;
    sc_out< sc_logic > m_axi_HP3_WLAST;
    sc_out< sc_uint<C_M_AXI_HP3_ID_WIDTH> > m_axi_HP3_WID;
    sc_out< sc_uint<C_M_AXI_HP3_WUSER_WIDTH> > m_axi_HP3_WUSER;
    sc_out< sc_logic > m_axi_HP3_ARVALID;
    sc_in< sc_logic > m_axi_HP3_ARREADY;
    sc_out< sc_uint<C_M_AXI_HP3_ADDR_WIDTH> > m_axi_HP3_ARADDR;
    sc_out< sc_uint<C_M_AXI_HP3_ID_WIDTH> > m_axi_HP3_ARID;
    sc_out< sc_lv<8> > m_axi_HP3_ARLEN;
    sc_out< sc_lv<3> > m_axi_HP3_ARSIZE;
    sc_out< sc_lv<2> > m_axi_HP3_ARBURST;
    sc_out< sc_lv<2> > m_axi_HP3_ARLOCK;
    sc_out< sc_lv<4> > m_axi_HP3_ARCACHE;
    sc_out< sc_lv<3> > m_axi_HP3_ARPROT;
    sc_out< sc_lv<4> > m_axi_HP3_ARQOS;
    sc_out< sc_lv<4> > m_axi_HP3_ARREGION;
    sc_out< sc_uint<C_M_AXI_HP3_ARUSER_WIDTH> > m_axi_HP3_ARUSER;
    sc_in< sc_logic > m_axi_HP3_RVALID;
    sc_out< sc_logic > m_axi_HP3_RREADY;
    sc_in< sc_uint<C_M_AXI_HP3_DATA_WIDTH> > m_axi_HP3_RDATA;
    sc_in< sc_logic > m_axi_HP3_RLAST;
    sc_in< sc_uint<C_M_AXI_HP3_ID_WIDTH> > m_axi_HP3_RID;
    sc_in< sc_uint<C_M_AXI_HP3_RUSER_WIDTH> > m_axi_HP3_RUSER;
    sc_in< sc_lv<2> > m_axi_HP3_RRESP;
    sc_in< sc_logic > m_axi_HP3_BVALID;
    sc_out< sc_logic > m_axi_HP3_BREADY;
    sc_in< sc_lv<2> > m_axi_HP3_BRESP;
    sc_in< sc_uint<C_M_AXI_HP3_ID_WIDTH> > m_axi_HP3_BID;
    sc_in< sc_uint<C_M_AXI_HP3_BUSER_WIDTH> > m_axi_HP3_BUSER;
    sc_out< sc_logic > interrupt;


    // Module declarations
    obj_detector(sc_module_name name);
    SC_HAS_PROCESS(obj_detector);

    ~obj_detector();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    obj_detector_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* obj_detector_AXILiteS_s_axi_U;
    obj_detector_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* obj_detector_control_s_axi_U;
    obj_detector_HP0_m_axi<32,32,5,C_M_AXI_HP0_ID_WIDTH,C_M_AXI_HP0_ADDR_WIDTH,C_M_AXI_HP0_DATA_WIDTH,C_M_AXI_HP0_AWUSER_WIDTH,C_M_AXI_HP0_ARUSER_WIDTH,C_M_AXI_HP0_WUSER_WIDTH,C_M_AXI_HP0_RUSER_WIDTH,C_M_AXI_HP0_BUSER_WIDTH,C_M_AXI_HP0_USER_VALUE,C_M_AXI_HP0_PROT_VALUE,C_M_AXI_HP0_CACHE_VALUE>* obj_detector_HP0_m_axi_U;
    obj_detector_HP1_m_axi<32,32,5,C_M_AXI_HP1_ID_WIDTH,C_M_AXI_HP1_ADDR_WIDTH,C_M_AXI_HP1_DATA_WIDTH,C_M_AXI_HP1_AWUSER_WIDTH,C_M_AXI_HP1_ARUSER_WIDTH,C_M_AXI_HP1_WUSER_WIDTH,C_M_AXI_HP1_RUSER_WIDTH,C_M_AXI_HP1_BUSER_WIDTH,C_M_AXI_HP1_USER_VALUE,C_M_AXI_HP1_PROT_VALUE,C_M_AXI_HP1_CACHE_VALUE>* obj_detector_HP1_m_axi_U;
    obj_detector_HP2_m_axi<32,32,5,C_M_AXI_HP2_ID_WIDTH,C_M_AXI_HP2_ADDR_WIDTH,C_M_AXI_HP2_DATA_WIDTH,C_M_AXI_HP2_AWUSER_WIDTH,C_M_AXI_HP2_ARUSER_WIDTH,C_M_AXI_HP2_WUSER_WIDTH,C_M_AXI_HP2_RUSER_WIDTH,C_M_AXI_HP2_BUSER_WIDTH,C_M_AXI_HP2_USER_VALUE,C_M_AXI_HP2_PROT_VALUE,C_M_AXI_HP2_CACHE_VALUE>* obj_detector_HP2_m_axi_U;
    obj_detector_HP3_m_axi<32,32,5,C_M_AXI_HP3_ID_WIDTH,C_M_AXI_HP3_ADDR_WIDTH,C_M_AXI_HP3_DATA_WIDTH,C_M_AXI_HP3_AWUSER_WIDTH,C_M_AXI_HP3_ARUSER_WIDTH,C_M_AXI_HP3_WUSER_WIDTH,C_M_AXI_HP3_RUSER_WIDTH,C_M_AXI_HP3_BUSER_WIDTH,C_M_AXI_HP3_USER_VALUE,C_M_AXI_HP3_PROT_VALUE,C_M_AXI_HP3_CACHE_VALUE>* obj_detector_HP3_m_axi_U;
    obj_detector_local_A* local_A_U;
    obj_detector_local_W0* local_W0_U;
    obj_detector_local_W1* local_W1_U;
    obj_detector_s0* s0_U;
    obj_detector_s1* s1_U;
    obj_detector_s2_0* s2_0_U;
    obj_detector_s2_0* s2_1_U;
    obj_detector_s2_0* s2_2_U;
    obj_detector_s2_0* s2_3_U;
    obj_detector_s2_0* s2_4_U;
    obj_detector_s2_0* s2_5_U;
    obj_detector_s2_0* s2_6_U;
    obj_detector_s2_0* s2_7_U;
    obj_detector_s2_0* s2_8_U;
    obj_detector_s2_0* s2_9_U;
    obj_detector_s2_0* s2_10_U;
    obj_detector_s2_0* s2_11_U;
    obj_detector_s3* s3_U;
    obj_detector_convolve* grp_obj_detector_convolve_fu_521;
    obj_detector_softmax* grp_obj_detector_softmax_fu_532;
    obj_detector_flatten* grp_obj_detector_flatten_fu_540;
    obj_detector_maxpool* grp_obj_detector_maxpool_fu_557;
    obj_detector_ReLU* grp_obj_detector_ReLU_fu_578;
    obj_detector_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* obj_detector_fadd_32ns_32ns_32_5_full_dsp_U73;
    obj_detector_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* obj_detector_fmul_32ns_32ns_32_4_max_dsp_U74;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<46> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_110;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > A;
    sc_signal< sc_lv<32> > W0;
    sc_signal< sc_lv<32> > W1;
    sc_signal< sc_lv<32> > res;
    sc_signal< sc_logic > obj_detector_AXILiteS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > obj_detector_control_s_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > HP0_AWVALID;
    sc_signal< sc_logic > HP0_AWREADY;
    sc_signal< sc_lv<32> > HP0_AWADDR;
    sc_signal< sc_lv<1> > HP0_AWID;
    sc_signal< sc_lv<32> > HP0_AWLEN;
    sc_signal< sc_lv<3> > HP0_AWSIZE;
    sc_signal< sc_lv<2> > HP0_AWBURST;
    sc_signal< sc_lv<2> > HP0_AWLOCK;
    sc_signal< sc_lv<4> > HP0_AWCACHE;
    sc_signal< sc_lv<3> > HP0_AWPROT;
    sc_signal< sc_lv<4> > HP0_AWQOS;
    sc_signal< sc_lv<4> > HP0_AWREGION;
    sc_signal< sc_lv<1> > HP0_AWUSER;
    sc_signal< sc_logic > HP0_WVALID;
    sc_signal< sc_logic > HP0_WREADY;
    sc_signal< sc_lv<32> > HP0_WDATA;
    sc_signal< sc_lv<4> > HP0_WSTRB;
    sc_signal< sc_logic > HP0_WLAST;
    sc_signal< sc_lv<1> > HP0_WID;
    sc_signal< sc_lv<1> > HP0_WUSER;
    sc_signal< sc_logic > HP0_ARVALID;
    sc_signal< sc_logic > HP0_ARREADY;
    sc_signal< sc_lv<32> > HP0_ARADDR;
    sc_signal< sc_lv<1> > HP0_ARID;
    sc_signal< sc_lv<32> > HP0_ARLEN;
    sc_signal< sc_lv<3> > HP0_ARSIZE;
    sc_signal< sc_lv<2> > HP0_ARBURST;
    sc_signal< sc_lv<2> > HP0_ARLOCK;
    sc_signal< sc_lv<4> > HP0_ARCACHE;
    sc_signal< sc_lv<3> > HP0_ARPROT;
    sc_signal< sc_lv<4> > HP0_ARQOS;
    sc_signal< sc_lv<4> > HP0_ARREGION;
    sc_signal< sc_lv<1> > HP0_ARUSER;
    sc_signal< sc_logic > HP0_RVALID;
    sc_signal< sc_logic > HP0_RREADY;
    sc_signal< sc_lv<32> > HP0_RDATA;
    sc_signal< sc_logic > HP0_RLAST;
    sc_signal< sc_lv<1> > HP0_RID;
    sc_signal< sc_lv<1> > HP0_RUSER;
    sc_signal< sc_lv<2> > HP0_RRESP;
    sc_signal< sc_logic > HP0_BVALID;
    sc_signal< sc_logic > HP0_BREADY;
    sc_signal< sc_lv<2> > HP0_BRESP;
    sc_signal< sc_lv<1> > HP0_BID;
    sc_signal< sc_lv<1> > HP0_BUSER;
    sc_signal< sc_logic > obj_detector_HP0_m_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > HP1_AWVALID;
    sc_signal< sc_logic > HP1_AWREADY;
    sc_signal< sc_lv<32> > HP1_AWADDR;
    sc_signal< sc_lv<1> > HP1_AWID;
    sc_signal< sc_lv<32> > HP1_AWLEN;
    sc_signal< sc_lv<3> > HP1_AWSIZE;
    sc_signal< sc_lv<2> > HP1_AWBURST;
    sc_signal< sc_lv<2> > HP1_AWLOCK;
    sc_signal< sc_lv<4> > HP1_AWCACHE;
    sc_signal< sc_lv<3> > HP1_AWPROT;
    sc_signal< sc_lv<4> > HP1_AWQOS;
    sc_signal< sc_lv<4> > HP1_AWREGION;
    sc_signal< sc_lv<1> > HP1_AWUSER;
    sc_signal< sc_logic > HP1_WVALID;
    sc_signal< sc_logic > HP1_WREADY;
    sc_signal< sc_lv<32> > HP1_WDATA;
    sc_signal< sc_lv<4> > HP1_WSTRB;
    sc_signal< sc_logic > HP1_WLAST;
    sc_signal< sc_lv<1> > HP1_WID;
    sc_signal< sc_lv<1> > HP1_WUSER;
    sc_signal< sc_logic > HP1_ARVALID;
    sc_signal< sc_logic > HP1_ARREADY;
    sc_signal< sc_lv<32> > HP1_ARADDR;
    sc_signal< sc_lv<1> > HP1_ARID;
    sc_signal< sc_lv<32> > HP1_ARLEN;
    sc_signal< sc_lv<3> > HP1_ARSIZE;
    sc_signal< sc_lv<2> > HP1_ARBURST;
    sc_signal< sc_lv<2> > HP1_ARLOCK;
    sc_signal< sc_lv<4> > HP1_ARCACHE;
    sc_signal< sc_lv<3> > HP1_ARPROT;
    sc_signal< sc_lv<4> > HP1_ARQOS;
    sc_signal< sc_lv<4> > HP1_ARREGION;
    sc_signal< sc_lv<1> > HP1_ARUSER;
    sc_signal< sc_logic > HP1_RVALID;
    sc_signal< sc_logic > HP1_RREADY;
    sc_signal< sc_lv<32> > HP1_RDATA;
    sc_signal< sc_logic > HP1_RLAST;
    sc_signal< sc_lv<1> > HP1_RID;
    sc_signal< sc_lv<1> > HP1_RUSER;
    sc_signal< sc_lv<2> > HP1_RRESP;
    sc_signal< sc_logic > HP1_BVALID;
    sc_signal< sc_logic > HP1_BREADY;
    sc_signal< sc_lv<2> > HP1_BRESP;
    sc_signal< sc_lv<1> > HP1_BID;
    sc_signal< sc_lv<1> > HP1_BUSER;
    sc_signal< sc_logic > obj_detector_HP1_m_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > HP2_AWVALID;
    sc_signal< sc_logic > HP2_AWREADY;
    sc_signal< sc_lv<32> > HP2_AWADDR;
    sc_signal< sc_lv<1> > HP2_AWID;
    sc_signal< sc_lv<32> > HP2_AWLEN;
    sc_signal< sc_lv<3> > HP2_AWSIZE;
    sc_signal< sc_lv<2> > HP2_AWBURST;
    sc_signal< sc_lv<2> > HP2_AWLOCK;
    sc_signal< sc_lv<4> > HP2_AWCACHE;
    sc_signal< sc_lv<3> > HP2_AWPROT;
    sc_signal< sc_lv<4> > HP2_AWQOS;
    sc_signal< sc_lv<4> > HP2_AWREGION;
    sc_signal< sc_lv<1> > HP2_AWUSER;
    sc_signal< sc_logic > HP2_WVALID;
    sc_signal< sc_logic > HP2_WREADY;
    sc_signal< sc_lv<32> > HP2_WDATA;
    sc_signal< sc_lv<4> > HP2_WSTRB;
    sc_signal< sc_logic > HP2_WLAST;
    sc_signal< sc_lv<1> > HP2_WID;
    sc_signal< sc_lv<1> > HP2_WUSER;
    sc_signal< sc_logic > HP2_ARVALID;
    sc_signal< sc_logic > HP2_ARREADY;
    sc_signal< sc_lv<32> > HP2_ARADDR;
    sc_signal< sc_lv<1> > HP2_ARID;
    sc_signal< sc_lv<32> > HP2_ARLEN;
    sc_signal< sc_lv<3> > HP2_ARSIZE;
    sc_signal< sc_lv<2> > HP2_ARBURST;
    sc_signal< sc_lv<2> > HP2_ARLOCK;
    sc_signal< sc_lv<4> > HP2_ARCACHE;
    sc_signal< sc_lv<3> > HP2_ARPROT;
    sc_signal< sc_lv<4> > HP2_ARQOS;
    sc_signal< sc_lv<4> > HP2_ARREGION;
    sc_signal< sc_lv<1> > HP2_ARUSER;
    sc_signal< sc_logic > HP2_RVALID;
    sc_signal< sc_logic > HP2_RREADY;
    sc_signal< sc_lv<32> > HP2_RDATA;
    sc_signal< sc_logic > HP2_RLAST;
    sc_signal< sc_lv<1> > HP2_RID;
    sc_signal< sc_lv<1> > HP2_RUSER;
    sc_signal< sc_lv<2> > HP2_RRESP;
    sc_signal< sc_logic > HP2_BVALID;
    sc_signal< sc_logic > HP2_BREADY;
    sc_signal< sc_lv<2> > HP2_BRESP;
    sc_signal< sc_lv<1> > HP2_BID;
    sc_signal< sc_lv<1> > HP2_BUSER;
    sc_signal< sc_logic > obj_detector_HP2_m_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > HP3_AWVALID;
    sc_signal< sc_logic > HP3_AWREADY;
    sc_signal< sc_lv<32> > HP3_AWADDR;
    sc_signal< sc_lv<1> > HP3_AWID;
    sc_signal< sc_lv<32> > HP3_AWLEN;
    sc_signal< sc_lv<3> > HP3_AWSIZE;
    sc_signal< sc_lv<2> > HP3_AWBURST;
    sc_signal< sc_lv<2> > HP3_AWLOCK;
    sc_signal< sc_lv<4> > HP3_AWCACHE;
    sc_signal< sc_lv<3> > HP3_AWPROT;
    sc_signal< sc_lv<4> > HP3_AWQOS;
    sc_signal< sc_lv<4> > HP3_AWREGION;
    sc_signal< sc_lv<1> > HP3_AWUSER;
    sc_signal< sc_logic > HP3_WVALID;
    sc_signal< sc_logic > HP3_WREADY;
    sc_signal< sc_lv<32> > HP3_WDATA;
    sc_signal< sc_lv<4> > HP3_WSTRB;
    sc_signal< sc_logic > HP3_WLAST;
    sc_signal< sc_lv<1> > HP3_WID;
    sc_signal< sc_lv<1> > HP3_WUSER;
    sc_signal< sc_logic > HP3_ARVALID;
    sc_signal< sc_logic > HP3_ARREADY;
    sc_signal< sc_lv<32> > HP3_ARADDR;
    sc_signal< sc_lv<1> > HP3_ARID;
    sc_signal< sc_lv<32> > HP3_ARLEN;
    sc_signal< sc_lv<3> > HP3_ARSIZE;
    sc_signal< sc_lv<2> > HP3_ARBURST;
    sc_signal< sc_lv<2> > HP3_ARLOCK;
    sc_signal< sc_lv<4> > HP3_ARCACHE;
    sc_signal< sc_lv<3> > HP3_ARPROT;
    sc_signal< sc_lv<4> > HP3_ARQOS;
    sc_signal< sc_lv<4> > HP3_ARREGION;
    sc_signal< sc_lv<1> > HP3_ARUSER;
    sc_signal< sc_logic > HP3_RVALID;
    sc_signal< sc_logic > HP3_RREADY;
    sc_signal< sc_lv<32> > HP3_RDATA;
    sc_signal< sc_logic > HP3_RLAST;
    sc_signal< sc_lv<1> > HP3_RID;
    sc_signal< sc_lv<1> > HP3_RUSER;
    sc_signal< sc_lv<2> > HP3_RRESP;
    sc_signal< sc_logic > HP3_BVALID;
    sc_signal< sc_logic > HP3_BREADY;
    sc_signal< sc_lv<2> > HP3_BRESP;
    sc_signal< sc_lv<1> > HP3_BID;
    sc_signal< sc_lv<1> > HP3_BUSER;
    sc_signal< sc_logic > obj_detector_HP3_m_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<10> > indvar_reg_392;
    sc_signal< sc_lv<10> > ap_reg_ppstg_indvar_reg_392_pp0_it1;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_7;
    sc_signal< bool > ap_sig_bdd_631;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_lv<1> > exitcond4_reg_888;
    sc_signal< bool > ap_sig_bdd_640;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<8> > indvar1_reg_404;
    sc_signal< sc_lv<8> > ap_reg_ppstg_indvar1_reg_404_pp1_it1;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_14;
    sc_signal< bool > ap_sig_bdd_656;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_lv<1> > exitcond3_reg_908;
    sc_signal< bool > ap_sig_bdd_664;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it2;
    sc_signal< sc_lv<11> > indvar2_reg_416;
    sc_signal< sc_lv<11> > ap_reg_ppstg_indvar2_reg_416_pp2_it1;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp2_stg0_fsm_21;
    sc_signal< bool > ap_sig_bdd_680;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it0;
    sc_signal< sc_lv<1> > exitcond5_reg_928;
    sc_signal< bool > ap_sig_bdd_688;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it2;
    sc_signal< sc_lv<32> > cost_0_reg_464;
    sc_signal< sc_lv<10> > i_i_reg_476;
    sc_signal< sc_lv<32> > cost_1_reg_487;
    sc_signal< sc_lv<10> > i_i1_reg_499;
    sc_signal< sc_lv<2> > indvar3_reg_510;
    sc_signal< sc_lv<32> > s3_q0;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp3_stg1_fsm_30;
    sc_signal< bool > ap_sig_bdd_713;
    sc_signal< sc_logic > ap_reg_ppiten_pp3_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp3_it1;
    sc_signal< sc_lv<1> > exitcond_i_reg_966;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp4_stg1_fsm_35;
    sc_signal< bool > ap_sig_bdd_727;
    sc_signal< sc_logic > ap_reg_ppiten_pp4_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp4_it1;
    sc_signal< sc_lv<1> > exitcond_i1_reg_990;
    sc_signal< sc_lv<32> > local_W1_q0;
    sc_signal< sc_lv<32> > grp_fu_594_p2;
    sc_signal< sc_lv<32> > reg_610;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp3_stg4_fsm_33;
    sc_signal< bool > ap_sig_bdd_746;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp4_stg4_fsm_38;
    sc_signal< bool > ap_sig_bdd_754;
    sc_signal< sc_lv<30> > tmp_reg_862;
    sc_signal< sc_lv<30> > tmp_36_reg_867;
    sc_signal< sc_lv<30> > tmp_37_reg_872;
    sc_signal< sc_lv<30> > tmp_38_reg_877;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_776;
    sc_signal< sc_logic > ap_sig_ioackin_HP0_ARREADY;
    sc_signal< sc_lv<1> > exitcond4_fu_665_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_888_pp0_it1;
    sc_signal< sc_lv<10> > indvar_next_fu_671_p2;
    sc_signal< sc_lv<10> > indvar_next_reg_892;
    sc_signal< sc_lv<32> > HP0_addr_read_reg_897;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_8;
    sc_signal< bool > ap_sig_bdd_799;
    sc_signal< sc_logic > ap_sig_ioackin_HP1_ARREADY;
    sc_signal< sc_lv<1> > exitcond3_fu_692_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_908_pp1_it1;
    sc_signal< sc_lv<8> > indvar_next1_fu_698_p2;
    sc_signal< sc_lv<8> > indvar_next1_reg_912;
    sc_signal< sc_lv<32> > HP1_addr_read_reg_917;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_15;
    sc_signal< bool > ap_sig_bdd_822;
    sc_signal< sc_logic > ap_sig_ioackin_HP2_ARREADY;
    sc_signal< sc_lv<1> > exitcond5_fu_719_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_928_pp2_it1;
    sc_signal< sc_lv<11> > indvar_next2_fu_725_p2;
    sc_signal< sc_lv<11> > indvar_next2_reg_932;
    sc_signal< sc_lv<32> > HP2_addr_read_reg_937;
    sc_signal< sc_lv<3> > i_1_fu_742_p2;
    sc_signal< sc_lv<3> > i_1_reg_945;
    sc_signal< sc_logic > ap_sig_cseq_ST_st29_fsm_22;
    sc_signal< bool > ap_sig_bdd_845;
    sc_signal< sc_lv<3> > i_2_fu_754_p2;
    sc_signal< sc_lv<3> > i_2_reg_953;
    sc_signal< sc_logic > ap_sig_cseq_ST_st31_fsm_24;
    sc_signal< bool > ap_sig_bdd_854;
    sc_signal< sc_lv<3> > i_3_fu_766_p2;
    sc_signal< sc_lv<3> > i_3_reg_961;
    sc_signal< sc_logic > ap_sig_cseq_ST_st33_fsm_26;
    sc_signal< bool > ap_sig_bdd_863;
    sc_signal< sc_lv<1> > exitcond_i_fu_772_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp3_stg0_fsm_29;
    sc_signal< bool > ap_sig_bdd_871;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_966_pp3_it1;
    sc_signal< sc_lv<10> > i_4_fu_778_p2;
    sc_signal< sc_lv<10> > i_4_reg_970;
    sc_signal< sc_lv<32> > grp_fu_588_p2;
    sc_signal< sc_lv<1> > exitcond_i1_fu_790_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp4_stg0_fsm_34;
    sc_signal< bool > ap_sig_bdd_895;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i1_reg_990_pp4_it1;
    sc_signal< sc_lv<10> > i_5_fu_796_p2;
    sc_signal< sc_lv<10> > i_5_reg_994;
    sc_signal< sc_lv<32> > local_res_0_reg_1014;
    sc_signal< sc_logic > ap_sig_cseq_ST_st57_fsm_40;
    sc_signal< bool > ap_sig_bdd_919;
    sc_signal< sc_logic > ap_sig_ioackin_HP3_AWREADY;
    sc_signal< sc_logic > grp_obj_detector_softmax_fu_532_ap_done;
    sc_signal< sc_lv<32> > local_res_1_reg_1019;
    sc_signal< sc_lv<1> > exitcond6_fu_840_p2;
    sc_signal< sc_lv<1> > exitcond6_reg_1029;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp5_stg0_fsm_41;
    sc_signal< bool > ap_sig_bdd_939;
    sc_signal< sc_logic > ap_reg_ppiten_pp5_it0;
    sc_signal< sc_logic > ap_sig_ioackin_HP3_WREADY;
    sc_signal< sc_logic > ap_reg_ppiten_pp5_it1;
    sc_signal< sc_lv<2> > indvar_next3_fu_846_p2;
    sc_signal< sc_lv<32> > local_res_load_phi_fu_856_p3;
    sc_signal< sc_lv<32> > local_res_load_phi_reg_1038;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_bdd_965;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_13;
    sc_signal< bool > ap_sig_bdd_977;
    sc_signal< sc_logic > ap_sig_cseq_ST_st25_fsm_20;
    sc_signal< bool > ap_sig_bdd_989;
    sc_signal< sc_logic > ap_sig_cseq_ST_st35_fsm_28;
    sc_signal< bool > ap_sig_bdd_1001;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_ap_done;
    sc_signal< sc_lv<10> > local_A_address0;
    sc_signal< sc_logic > local_A_ce0;
    sc_signal< sc_logic > local_A_we0;
    sc_signal< sc_lv<32> > local_A_d0;
    sc_signal< sc_lv<32> > local_A_q0;
    sc_signal< sc_lv<10> > local_A_address1;
    sc_signal< sc_logic > local_A_ce1;
    sc_signal< sc_lv<32> > local_A_q1;
    sc_signal< sc_lv<8> > local_W0_address0;
    sc_signal< sc_logic > local_W0_ce0;
    sc_signal< sc_logic > local_W0_we0;
    sc_signal< sc_lv<32> > local_W0_d0;
    sc_signal< sc_lv<32> > local_W0_q0;
    sc_signal< sc_lv<8> > local_W0_address1;
    sc_signal< sc_logic > local_W0_ce1;
    sc_signal< sc_lv<32> > local_W0_q1;
    sc_signal< sc_lv<11> > local_W1_address0;
    sc_signal< sc_logic > local_W1_ce0;
    sc_signal< sc_logic > local_W1_we0;
    sc_signal< sc_lv<32> > local_W1_d0;
    sc_signal< sc_lv<12> > s0_address0;
    sc_signal< sc_logic > s0_ce0;
    sc_signal< sc_logic > s0_we0;
    sc_signal< sc_lv<32> > s0_d0;
    sc_signal< sc_lv<32> > s0_q0;
    sc_signal< sc_lv<12> > s0_address1;
    sc_signal< sc_logic > s0_ce1;
    sc_signal< sc_logic > s0_we1;
    sc_signal< sc_lv<32> > s0_d1;
    sc_signal< sc_lv<12> > s1_address0;
    sc_signal< sc_logic > s1_ce0;
    sc_signal< sc_logic > s1_we0;
    sc_signal< sc_lv<32> > s1_d0;
    sc_signal< sc_lv<32> > s1_q0;
    sc_signal< sc_lv<12> > s1_address1;
    sc_signal< sc_logic > s1_ce1;
    sc_signal< sc_lv<32> > s1_q1;
    sc_signal< sc_lv<7> > s2_0_address0;
    sc_signal< sc_logic > s2_0_ce0;
    sc_signal< sc_logic > s2_0_we0;
    sc_signal< sc_lv<32> > s2_0_d0;
    sc_signal< sc_lv<32> > s2_0_q0;
    sc_signal< sc_lv<7> > s2_0_address1;
    sc_signal< sc_logic > s2_0_ce1;
    sc_signal< sc_lv<32> > s2_0_q1;
    sc_signal< sc_lv<7> > s2_1_address0;
    sc_signal< sc_logic > s2_1_ce0;
    sc_signal< sc_logic > s2_1_we0;
    sc_signal< sc_lv<32> > s2_1_d0;
    sc_signal< sc_lv<32> > s2_1_q0;
    sc_signal< sc_lv<7> > s2_1_address1;
    sc_signal< sc_logic > s2_1_ce1;
    sc_signal< sc_lv<32> > s2_1_q1;
    sc_signal< sc_lv<7> > s2_2_address0;
    sc_signal< sc_logic > s2_2_ce0;
    sc_signal< sc_logic > s2_2_we0;
    sc_signal< sc_lv<32> > s2_2_d0;
    sc_signal< sc_lv<32> > s2_2_q0;
    sc_signal< sc_lv<7> > s2_2_address1;
    sc_signal< sc_logic > s2_2_ce1;
    sc_signal< sc_lv<32> > s2_2_q1;
    sc_signal< sc_lv<7> > s2_3_address0;
    sc_signal< sc_logic > s2_3_ce0;
    sc_signal< sc_logic > s2_3_we0;
    sc_signal< sc_lv<32> > s2_3_d0;
    sc_signal< sc_lv<32> > s2_3_q0;
    sc_signal< sc_lv<7> > s2_3_address1;
    sc_signal< sc_logic > s2_3_ce1;
    sc_signal< sc_lv<32> > s2_3_q1;
    sc_signal< sc_lv<7> > s2_4_address0;
    sc_signal< sc_logic > s2_4_ce0;
    sc_signal< sc_logic > s2_4_we0;
    sc_signal< sc_lv<32> > s2_4_d0;
    sc_signal< sc_lv<32> > s2_4_q0;
    sc_signal< sc_lv<7> > s2_4_address1;
    sc_signal< sc_logic > s2_4_ce1;
    sc_signal< sc_lv<32> > s2_4_q1;
    sc_signal< sc_lv<7> > s2_5_address0;
    sc_signal< sc_logic > s2_5_ce0;
    sc_signal< sc_logic > s2_5_we0;
    sc_signal< sc_lv<32> > s2_5_d0;
    sc_signal< sc_lv<32> > s2_5_q0;
    sc_signal< sc_lv<7> > s2_5_address1;
    sc_signal< sc_logic > s2_5_ce1;
    sc_signal< sc_lv<32> > s2_5_q1;
    sc_signal< sc_lv<7> > s2_6_address0;
    sc_signal< sc_logic > s2_6_ce0;
    sc_signal< sc_logic > s2_6_we0;
    sc_signal< sc_lv<32> > s2_6_d0;
    sc_signal< sc_lv<32> > s2_6_q0;
    sc_signal< sc_lv<7> > s2_6_address1;
    sc_signal< sc_logic > s2_6_ce1;
    sc_signal< sc_lv<32> > s2_6_q1;
    sc_signal< sc_lv<7> > s2_7_address0;
    sc_signal< sc_logic > s2_7_ce0;
    sc_signal< sc_logic > s2_7_we0;
    sc_signal< sc_lv<32> > s2_7_d0;
    sc_signal< sc_lv<32> > s2_7_q0;
    sc_signal< sc_lv<7> > s2_7_address1;
    sc_signal< sc_logic > s2_7_ce1;
    sc_signal< sc_lv<32> > s2_7_q1;
    sc_signal< sc_lv<7> > s2_8_address0;
    sc_signal< sc_logic > s2_8_ce0;
    sc_signal< sc_logic > s2_8_we0;
    sc_signal< sc_lv<32> > s2_8_d0;
    sc_signal< sc_lv<32> > s2_8_q0;
    sc_signal< sc_lv<7> > s2_8_address1;
    sc_signal< sc_logic > s2_8_ce1;
    sc_signal< sc_lv<32> > s2_8_q1;
    sc_signal< sc_lv<7> > s2_9_address0;
    sc_signal< sc_logic > s2_9_ce0;
    sc_signal< sc_logic > s2_9_we0;
    sc_signal< sc_lv<32> > s2_9_d0;
    sc_signal< sc_lv<32> > s2_9_q0;
    sc_signal< sc_lv<7> > s2_9_address1;
    sc_signal< sc_logic > s2_9_ce1;
    sc_signal< sc_lv<32> > s2_9_q1;
    sc_signal< sc_lv<7> > s2_10_address0;
    sc_signal< sc_logic > s2_10_ce0;
    sc_signal< sc_logic > s2_10_we0;
    sc_signal< sc_lv<32> > s2_10_d0;
    sc_signal< sc_lv<32> > s2_10_q0;
    sc_signal< sc_lv<7> > s2_10_address1;
    sc_signal< sc_logic > s2_10_ce1;
    sc_signal< sc_lv<32> > s2_10_q1;
    sc_signal< sc_lv<7> > s2_11_address0;
    sc_signal< sc_logic > s2_11_ce0;
    sc_signal< sc_logic > s2_11_we0;
    sc_signal< sc_lv<32> > s2_11_d0;
    sc_signal< sc_lv<32> > s2_11_q0;
    sc_signal< sc_lv<7> > s2_11_address1;
    sc_signal< sc_logic > s2_11_ce1;
    sc_signal< sc_lv<32> > s2_11_q1;
    sc_signal< sc_lv<10> > s3_address0;
    sc_signal< sc_logic > s3_ce0;
    sc_signal< sc_logic > s3_we0;
    sc_signal< sc_lv<32> > s3_d0;
    sc_signal< sc_lv<10> > s3_address1;
    sc_signal< sc_logic > s3_ce1;
    sc_signal< sc_logic > s3_we1;
    sc_signal< sc_lv<32> > s3_d1;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_ap_start;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_ap_done;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_ap_idle;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_ap_ready;
    sc_signal< sc_lv<10> > grp_obj_detector_convolve_fu_521_A_address0;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_A_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_convolve_fu_521_A_q0;
    sc_signal< sc_lv<10> > grp_obj_detector_convolve_fu_521_A_address1;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_A_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_convolve_fu_521_A_q1;
    sc_signal< sc_lv<8> > grp_obj_detector_convolve_fu_521_B_address0;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_B_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_convolve_fu_521_B_q0;
    sc_signal< sc_lv<8> > grp_obj_detector_convolve_fu_521_B_address1;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_B_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_convolve_fu_521_B_q1;
    sc_signal< sc_lv<3> > grp_obj_detector_convolve_fu_521_tmp_20;
    sc_signal< sc_lv<12> > grp_obj_detector_convolve_fu_521_conv_address0;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_conv_ce0;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_conv_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_convolve_fu_521_conv_d0;
    sc_signal< sc_lv<12> > grp_obj_detector_convolve_fu_521_conv_address1;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_conv_ce1;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_conv_we1;
    sc_signal< sc_lv<32> > grp_obj_detector_convolve_fu_521_conv_d1;
    sc_signal< sc_lv<3> > grp_obj_detector_convolve_fu_521_tmp_201;
    sc_signal< sc_logic > grp_obj_detector_softmax_fu_532_ap_start;
    sc_signal< sc_logic > grp_obj_detector_softmax_fu_532_ap_idle;
    sc_signal< sc_logic > grp_obj_detector_softmax_fu_532_ap_ready;
    sc_signal< sc_lv<32> > grp_obj_detector_softmax_fu_532_inp_0_read;
    sc_signal< sc_lv<32> > grp_obj_detector_softmax_fu_532_inp_1_read;
    sc_signal< sc_lv<32> > grp_obj_detector_softmax_fu_532_ap_return_0;
    sc_signal< sc_lv<32> > grp_obj_detector_softmax_fu_532_ap_return_1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_ap_start;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_ap_idle;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_ap_ready;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_0_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_0_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_0_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_0_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_0_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_0_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_1_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_1_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_1_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_1_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_1_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_1_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_2_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_2_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_2_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_2_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_2_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_2_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_3_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_3_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_3_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_3_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_3_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_3_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_4_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_4_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_4_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_4_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_4_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_4_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_5_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_5_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_5_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_5_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_5_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_5_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_6_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_6_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_6_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_6_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_6_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_6_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_7_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_7_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_7_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_7_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_7_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_7_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_8_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_8_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_8_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_8_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_8_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_8_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_9_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_9_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_9_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_9_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_9_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_9_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_10_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_10_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_10_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_10_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_10_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_10_q1;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_11_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_11_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_11_q0;
    sc_signal< sc_lv<7> > grp_obj_detector_flatten_fu_540_inp_11_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_inp_11_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_inp_11_q1;
    sc_signal< sc_lv<10> > grp_obj_detector_flatten_fu_540_out_r_address0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_out_r_ce0;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_out_r_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_out_r_d0;
    sc_signal< sc_lv<10> > grp_obj_detector_flatten_fu_540_out_r_address1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_out_r_ce1;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_out_r_we1;
    sc_signal< sc_lv<32> > grp_obj_detector_flatten_fu_540_out_r_d1;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_ap_start;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_ap_done;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_ap_idle;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_ap_ready;
    sc_signal< sc_lv<12> > grp_obj_detector_maxpool_fu_557_inp_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_inp_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_inp_q0;
    sc_signal< sc_lv<12> > grp_obj_detector_maxpool_fu_557_inp_address1;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_inp_ce1;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_inp_q1;
    sc_signal< sc_lv<3> > grp_obj_detector_maxpool_fu_557_tmp_24;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_0_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_0_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_0_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_0_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_1_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_1_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_1_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_1_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_2_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_2_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_2_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_2_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_3_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_3_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_3_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_3_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_4_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_4_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_4_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_4_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_5_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_5_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_5_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_5_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_6_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_6_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_6_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_6_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_7_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_7_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_7_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_7_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_8_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_8_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_8_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_8_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_9_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_9_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_9_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_9_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_10_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_10_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_10_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_10_d0;
    sc_signal< sc_lv<7> > grp_obj_detector_maxpool_fu_557_out_11_address0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_11_ce0;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_out_11_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_maxpool_fu_557_out_11_d0;
    sc_signal< sc_lv<3> > grp_obj_detector_maxpool_fu_557_tmp_241;
    sc_signal< sc_logic > grp_obj_detector_ReLU_fu_578_ap_start;
    sc_signal< sc_logic > grp_obj_detector_ReLU_fu_578_ap_done;
    sc_signal< sc_logic > grp_obj_detector_ReLU_fu_578_ap_idle;
    sc_signal< sc_logic > grp_obj_detector_ReLU_fu_578_ap_ready;
    sc_signal< sc_lv<12> > grp_obj_detector_ReLU_fu_578_inp_address0;
    sc_signal< sc_logic > grp_obj_detector_ReLU_fu_578_inp_ce0;
    sc_signal< sc_lv<32> > grp_obj_detector_ReLU_fu_578_inp_q0;
    sc_signal< sc_lv<3> > grp_obj_detector_ReLU_fu_578_tmp_21;
    sc_signal< sc_lv<12> > grp_obj_detector_ReLU_fu_578_out_r_address0;
    sc_signal< sc_logic > grp_obj_detector_ReLU_fu_578_out_r_ce0;
    sc_signal< sc_logic > grp_obj_detector_ReLU_fu_578_out_r_we0;
    sc_signal< sc_lv<32> > grp_obj_detector_ReLU_fu_578_out_r_d0;
    sc_signal< sc_lv<3> > grp_obj_detector_ReLU_fu_578_tmp_211;
    sc_signal< sc_lv<10> > indvar_phi_fu_396_p4;
    sc_signal< sc_lv<8> > indvar1_phi_fu_408_p4;
    sc_signal< sc_lv<11> > indvar2_phi_fu_420_p4;
    sc_signal< sc_lv<3> > i_reg_428;
    sc_signal< sc_logic > ap_sig_cseq_ST_st30_fsm_23;
    sc_signal< bool > ap_sig_bdd_1465;
    sc_signal< sc_lv<3> > i1_reg_440;
    sc_signal< sc_logic > ap_sig_cseq_ST_st32_fsm_25;
    sc_signal< bool > ap_sig_bdd_1479;
    sc_signal< sc_lv<1> > exitcond2_fu_736_p2;
    sc_signal< sc_lv<3> > i2_reg_452;
    sc_signal< sc_logic > ap_sig_cseq_ST_st34_fsm_27;
    sc_signal< bool > ap_sig_bdd_1495;
    sc_signal< sc_lv<1> > exitcond1_fu_748_p2;
    sc_signal< sc_lv<10> > i_i_phi_fu_480_p4;
    sc_signal< sc_lv<10> > i_i1_phi_fu_503_p4;
    sc_signal< sc_logic > grp_obj_detector_convolve_fu_521_ap_start_ap_start_reg;
    sc_signal< sc_logic > grp_obj_detector_softmax_fu_532_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_st56_fsm_39;
    sc_signal< bool > ap_sig_bdd_1525;
    sc_signal< sc_logic > grp_obj_detector_flatten_fu_540_ap_start_ap_start_reg;
    sc_signal< sc_lv<1> > exitcond_fu_760_p2;
    sc_signal< sc_logic > grp_obj_detector_maxpool_fu_557_ap_start_ap_start_reg;
    sc_signal< sc_logic > grp_obj_detector_ReLU_fu_578_ap_start_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_s_fu_677_p1;
    sc_signal< sc_lv<64> > tmp_287_fu_704_p1;
    sc_signal< sc_lv<64> > tmp_288_fu_731_p1;
    sc_signal< sc_lv<64> > tmp_i_fu_784_p1;
    sc_signal< sc_lv<64> > tmp_i1_fu_802_p1;
    sc_signal< sc_lv<64> > tmp_289_fu_817_p1;
    sc_signal< sc_lv<64> > tmp_39_fu_655_p1;
    sc_signal< sc_lv<64> > tmp_40_fu_682_p1;
    sc_signal< sc_lv<64> > tmp_41_fu_709_p1;
    sc_signal< sc_lv<64> > tmp_42_fu_830_p1;
    sc_signal< sc_logic > ap_reg_ioackin_HP0_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_HP1_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_HP2_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_HP3_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_HP3_WREADY;
    sc_signal< sc_logic > ap_sig_cseq_ST_st63_fsm_45;
    sc_signal< bool > ap_sig_bdd_1607;
    sc_signal< sc_lv<32> > grp_fu_588_p0;
    sc_signal< sc_lv<32> > grp_fu_588_p1;
    sc_signal< sc_lv<32> > grp_fu_594_p0;
    sc_signal< sc_lv<32> > grp_fu_594_p1;
    sc_signal< sc_lv<11> > tmp_i1_trn_cast_fu_807_p1;
    sc_signal< sc_lv<11> > p_addr7_fu_811_p2;
    sc_signal< sc_lv<1> > tmp_43_fu_852_p1;
    sc_signal< sc_logic > grp_fu_588_ce;
    sc_signal< sc_logic > grp_fu_594_ce;
    sc_signal< sc_lv<46> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_1925;
    sc_signal< bool > ap_sig_bdd_1595;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<46> ap_ST_st1_fsm_0;
    static const sc_lv<46> ap_ST_st2_fsm_1;
    static const sc_lv<46> ap_ST_st3_fsm_2;
    static const sc_lv<46> ap_ST_st4_fsm_3;
    static const sc_lv<46> ap_ST_st5_fsm_4;
    static const sc_lv<46> ap_ST_st6_fsm_5;
    static const sc_lv<46> ap_ST_st7_fsm_6;
    static const sc_lv<46> ap_ST_pp0_stg0_fsm_7;
    static const sc_lv<46> ap_ST_st11_fsm_8;
    static const sc_lv<46> ap_ST_st12_fsm_9;
    static const sc_lv<46> ap_ST_st13_fsm_10;
    static const sc_lv<46> ap_ST_st14_fsm_11;
    static const sc_lv<46> ap_ST_st15_fsm_12;
    static const sc_lv<46> ap_ST_st16_fsm_13;
    static const sc_lv<46> ap_ST_pp1_stg0_fsm_14;
    static const sc_lv<46> ap_ST_st20_fsm_15;
    static const sc_lv<46> ap_ST_st21_fsm_16;
    static const sc_lv<46> ap_ST_st22_fsm_17;
    static const sc_lv<46> ap_ST_st23_fsm_18;
    static const sc_lv<46> ap_ST_st24_fsm_19;
    static const sc_lv<46> ap_ST_st25_fsm_20;
    static const sc_lv<46> ap_ST_pp2_stg0_fsm_21;
    static const sc_lv<46> ap_ST_st29_fsm_22;
    static const sc_lv<46> ap_ST_st30_fsm_23;
    static const sc_lv<46> ap_ST_st31_fsm_24;
    static const sc_lv<46> ap_ST_st32_fsm_25;
    static const sc_lv<46> ap_ST_st33_fsm_26;
    static const sc_lv<46> ap_ST_st34_fsm_27;
    static const sc_lv<46> ap_ST_st35_fsm_28;
    static const sc_lv<46> ap_ST_pp3_stg0_fsm_29;
    static const sc_lv<46> ap_ST_pp3_stg1_fsm_30;
    static const sc_lv<46> ap_ST_pp3_stg2_fsm_31;
    static const sc_lv<46> ap_ST_pp3_stg3_fsm_32;
    static const sc_lv<46> ap_ST_pp3_stg4_fsm_33;
    static const sc_lv<46> ap_ST_pp4_stg0_fsm_34;
    static const sc_lv<46> ap_ST_pp4_stg1_fsm_35;
    static const sc_lv<46> ap_ST_pp4_stg2_fsm_36;
    static const sc_lv<46> ap_ST_pp4_stg3_fsm_37;
    static const sc_lv<46> ap_ST_pp4_stg4_fsm_38;
    static const sc_lv<46> ap_ST_st56_fsm_39;
    static const sc_lv<46> ap_ST_st57_fsm_40;
    static const sc_lv<46> ap_ST_pp5_stg0_fsm_41;
    static const sc_lv<46> ap_ST_st60_fsm_42;
    static const sc_lv<46> ap_ST_st61_fsm_43;
    static const sc_lv<46> ap_ST_st62_fsm_44;
    static const sc_lv<46> ap_ST_st63_fsm_45;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_HP0_USER_VALUE;
    static const int C_M_AXI_HP0_PROT_VALUE;
    static const int C_M_AXI_HP0_CACHE_VALUE;
    static const int C_M_AXI_HP1_USER_VALUE;
    static const int C_M_AXI_HP1_PROT_VALUE;
    static const int C_M_AXI_HP1_CACHE_VALUE;
    static const int C_M_AXI_HP2_USER_VALUE;
    static const int C_M_AXI_HP2_PROT_VALUE;
    static const int C_M_AXI_HP2_CACHE_VALUE;
    static const int C_M_AXI_HP3_USER_VALUE;
    static const int C_M_AXI_HP3_PROT_VALUE;
    static const int C_M_AXI_HP3_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_310;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_96;
    static const sc_lv<32> ap_const_lv32_6C0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_96;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<11> ap_const_lv11_6C0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<10> ap_const_lv10_360;
    static const sc_lv<11> ap_const_lv11_360;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_HP0_ARADDR();
    void thread_HP0_ARBURST();
    void thread_HP0_ARCACHE();
    void thread_HP0_ARID();
    void thread_HP0_ARLEN();
    void thread_HP0_ARLOCK();
    void thread_HP0_ARPROT();
    void thread_HP0_ARQOS();
    void thread_HP0_ARREGION();
    void thread_HP0_ARSIZE();
    void thread_HP0_ARUSER();
    void thread_HP0_ARVALID();
    void thread_HP0_AWADDR();
    void thread_HP0_AWBURST();
    void thread_HP0_AWCACHE();
    void thread_HP0_AWID();
    void thread_HP0_AWLEN();
    void thread_HP0_AWLOCK();
    void thread_HP0_AWPROT();
    void thread_HP0_AWQOS();
    void thread_HP0_AWREGION();
    void thread_HP0_AWSIZE();
    void thread_HP0_AWUSER();
    void thread_HP0_AWVALID();
    void thread_HP0_BREADY();
    void thread_HP0_RREADY();
    void thread_HP0_WDATA();
    void thread_HP0_WID();
    void thread_HP0_WLAST();
    void thread_HP0_WSTRB();
    void thread_HP0_WUSER();
    void thread_HP0_WVALID();
    void thread_HP1_ARADDR();
    void thread_HP1_ARBURST();
    void thread_HP1_ARCACHE();
    void thread_HP1_ARID();
    void thread_HP1_ARLEN();
    void thread_HP1_ARLOCK();
    void thread_HP1_ARPROT();
    void thread_HP1_ARQOS();
    void thread_HP1_ARREGION();
    void thread_HP1_ARSIZE();
    void thread_HP1_ARUSER();
    void thread_HP1_ARVALID();
    void thread_HP1_AWADDR();
    void thread_HP1_AWBURST();
    void thread_HP1_AWCACHE();
    void thread_HP1_AWID();
    void thread_HP1_AWLEN();
    void thread_HP1_AWLOCK();
    void thread_HP1_AWPROT();
    void thread_HP1_AWQOS();
    void thread_HP1_AWREGION();
    void thread_HP1_AWSIZE();
    void thread_HP1_AWUSER();
    void thread_HP1_AWVALID();
    void thread_HP1_BREADY();
    void thread_HP1_RREADY();
    void thread_HP1_WDATA();
    void thread_HP1_WID();
    void thread_HP1_WLAST();
    void thread_HP1_WSTRB();
    void thread_HP1_WUSER();
    void thread_HP1_WVALID();
    void thread_HP2_ARADDR();
    void thread_HP2_ARBURST();
    void thread_HP2_ARCACHE();
    void thread_HP2_ARID();
    void thread_HP2_ARLEN();
    void thread_HP2_ARLOCK();
    void thread_HP2_ARPROT();
    void thread_HP2_ARQOS();
    void thread_HP2_ARREGION();
    void thread_HP2_ARSIZE();
    void thread_HP2_ARUSER();
    void thread_HP2_ARVALID();
    void thread_HP2_AWADDR();
    void thread_HP2_AWBURST();
    void thread_HP2_AWCACHE();
    void thread_HP2_AWID();
    void thread_HP2_AWLEN();
    void thread_HP2_AWLOCK();
    void thread_HP2_AWPROT();
    void thread_HP2_AWQOS();
    void thread_HP2_AWREGION();
    void thread_HP2_AWSIZE();
    void thread_HP2_AWUSER();
    void thread_HP2_AWVALID();
    void thread_HP2_BREADY();
    void thread_HP2_RREADY();
    void thread_HP2_WDATA();
    void thread_HP2_WID();
    void thread_HP2_WLAST();
    void thread_HP2_WSTRB();
    void thread_HP2_WUSER();
    void thread_HP2_WVALID();
    void thread_HP3_ARADDR();
    void thread_HP3_ARBURST();
    void thread_HP3_ARCACHE();
    void thread_HP3_ARID();
    void thread_HP3_ARLEN();
    void thread_HP3_ARLOCK();
    void thread_HP3_ARPROT();
    void thread_HP3_ARQOS();
    void thread_HP3_ARREGION();
    void thread_HP3_ARSIZE();
    void thread_HP3_ARUSER();
    void thread_HP3_ARVALID();
    void thread_HP3_AWADDR();
    void thread_HP3_AWBURST();
    void thread_HP3_AWCACHE();
    void thread_HP3_AWID();
    void thread_HP3_AWLEN();
    void thread_HP3_AWLOCK();
    void thread_HP3_AWPROT();
    void thread_HP3_AWQOS();
    void thread_HP3_AWREGION();
    void thread_HP3_AWSIZE();
    void thread_HP3_AWUSER();
    void thread_HP3_AWVALID();
    void thread_HP3_BREADY();
    void thread_HP3_RREADY();
    void thread_HP3_WDATA();
    void thread_HP3_WID();
    void thread_HP3_WLAST();
    void thread_HP3_WSTRB();
    void thread_HP3_WUSER();
    void thread_HP3_WVALID();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_bdd_1001();
    void thread_ap_sig_bdd_110();
    void thread_ap_sig_bdd_1465();
    void thread_ap_sig_bdd_1479();
    void thread_ap_sig_bdd_1495();
    void thread_ap_sig_bdd_1525();
    void thread_ap_sig_bdd_1595();
    void thread_ap_sig_bdd_1607();
    void thread_ap_sig_bdd_1925();
    void thread_ap_sig_bdd_631();
    void thread_ap_sig_bdd_640();
    void thread_ap_sig_bdd_656();
    void thread_ap_sig_bdd_664();
    void thread_ap_sig_bdd_680();
    void thread_ap_sig_bdd_688();
    void thread_ap_sig_bdd_713();
    void thread_ap_sig_bdd_727();
    void thread_ap_sig_bdd_746();
    void thread_ap_sig_bdd_754();
    void thread_ap_sig_bdd_776();
    void thread_ap_sig_bdd_799();
    void thread_ap_sig_bdd_822();
    void thread_ap_sig_bdd_845();
    void thread_ap_sig_bdd_854();
    void thread_ap_sig_bdd_863();
    void thread_ap_sig_bdd_871();
    void thread_ap_sig_bdd_895();
    void thread_ap_sig_bdd_919();
    void thread_ap_sig_bdd_939();
    void thread_ap_sig_bdd_965();
    void thread_ap_sig_bdd_977();
    void thread_ap_sig_bdd_989();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_7();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_14();
    void thread_ap_sig_cseq_ST_pp2_stg0_fsm_21();
    void thread_ap_sig_cseq_ST_pp3_stg0_fsm_29();
    void thread_ap_sig_cseq_ST_pp3_stg1_fsm_30();
    void thread_ap_sig_cseq_ST_pp3_stg4_fsm_33();
    void thread_ap_sig_cseq_ST_pp4_stg0_fsm_34();
    void thread_ap_sig_cseq_ST_pp4_stg1_fsm_35();
    void thread_ap_sig_cseq_ST_pp4_stg4_fsm_38();
    void thread_ap_sig_cseq_ST_pp5_stg0_fsm_41();
    void thread_ap_sig_cseq_ST_st11_fsm_8();
    void thread_ap_sig_cseq_ST_st16_fsm_13();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_15();
    void thread_ap_sig_cseq_ST_st25_fsm_20();
    void thread_ap_sig_cseq_ST_st29_fsm_22();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st30_fsm_23();
    void thread_ap_sig_cseq_ST_st31_fsm_24();
    void thread_ap_sig_cseq_ST_st32_fsm_25();
    void thread_ap_sig_cseq_ST_st33_fsm_26();
    void thread_ap_sig_cseq_ST_st34_fsm_27();
    void thread_ap_sig_cseq_ST_st35_fsm_28();
    void thread_ap_sig_cseq_ST_st56_fsm_39();
    void thread_ap_sig_cseq_ST_st57_fsm_40();
    void thread_ap_sig_cseq_ST_st63_fsm_45();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_ioackin_HP0_ARREADY();
    void thread_ap_sig_ioackin_HP1_ARREADY();
    void thread_ap_sig_ioackin_HP2_ARREADY();
    void thread_ap_sig_ioackin_HP3_AWREADY();
    void thread_ap_sig_ioackin_HP3_WREADY();
    void thread_exitcond1_fu_748_p2();
    void thread_exitcond2_fu_736_p2();
    void thread_exitcond3_fu_692_p2();
    void thread_exitcond4_fu_665_p2();
    void thread_exitcond5_fu_719_p2();
    void thread_exitcond6_fu_840_p2();
    void thread_exitcond_fu_760_p2();
    void thread_exitcond_i1_fu_790_p2();
    void thread_exitcond_i_fu_772_p2();
    void thread_grp_fu_588_ce();
    void thread_grp_fu_588_p0();
    void thread_grp_fu_588_p1();
    void thread_grp_fu_594_ce();
    void thread_grp_fu_594_p0();
    void thread_grp_fu_594_p1();
    void thread_grp_obj_detector_ReLU_fu_578_ap_start();
    void thread_grp_obj_detector_ReLU_fu_578_inp_q0();
    void thread_grp_obj_detector_ReLU_fu_578_tmp_21();
    void thread_grp_obj_detector_ReLU_fu_578_tmp_211();
    void thread_grp_obj_detector_convolve_fu_521_A_q0();
    void thread_grp_obj_detector_convolve_fu_521_A_q1();
    void thread_grp_obj_detector_convolve_fu_521_B_q0();
    void thread_grp_obj_detector_convolve_fu_521_B_q1();
    void thread_grp_obj_detector_convolve_fu_521_ap_start();
    void thread_grp_obj_detector_convolve_fu_521_tmp_20();
    void thread_grp_obj_detector_convolve_fu_521_tmp_201();
    void thread_grp_obj_detector_flatten_fu_540_ap_start();
    void thread_grp_obj_detector_flatten_fu_540_inp_0_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_0_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_10_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_10_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_11_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_11_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_1_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_1_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_2_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_2_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_3_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_3_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_4_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_4_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_5_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_5_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_6_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_6_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_7_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_7_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_8_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_8_q1();
    void thread_grp_obj_detector_flatten_fu_540_inp_9_q0();
    void thread_grp_obj_detector_flatten_fu_540_inp_9_q1();
    void thread_grp_obj_detector_maxpool_fu_557_ap_start();
    void thread_grp_obj_detector_maxpool_fu_557_inp_q0();
    void thread_grp_obj_detector_maxpool_fu_557_inp_q1();
    void thread_grp_obj_detector_maxpool_fu_557_tmp_24();
    void thread_grp_obj_detector_maxpool_fu_557_tmp_241();
    void thread_grp_obj_detector_softmax_fu_532_ap_start();
    void thread_grp_obj_detector_softmax_fu_532_inp_0_read();
    void thread_grp_obj_detector_softmax_fu_532_inp_1_read();
    void thread_i_1_fu_742_p2();
    void thread_i_2_fu_754_p2();
    void thread_i_3_fu_766_p2();
    void thread_i_4_fu_778_p2();
    void thread_i_5_fu_796_p2();
    void thread_i_i1_phi_fu_503_p4();
    void thread_i_i_phi_fu_480_p4();
    void thread_indvar1_phi_fu_408_p4();
    void thread_indvar2_phi_fu_420_p4();
    void thread_indvar_next1_fu_698_p2();
    void thread_indvar_next2_fu_725_p2();
    void thread_indvar_next3_fu_846_p2();
    void thread_indvar_next_fu_671_p2();
    void thread_indvar_phi_fu_396_p4();
    void thread_local_A_address0();
    void thread_local_A_address1();
    void thread_local_A_ce0();
    void thread_local_A_ce1();
    void thread_local_A_d0();
    void thread_local_A_we0();
    void thread_local_W0_address0();
    void thread_local_W0_address1();
    void thread_local_W0_ce0();
    void thread_local_W0_ce1();
    void thread_local_W0_d0();
    void thread_local_W0_we0();
    void thread_local_W1_address0();
    void thread_local_W1_ce0();
    void thread_local_W1_d0();
    void thread_local_W1_we0();
    void thread_local_res_load_phi_fu_856_p3();
    void thread_obj_detector_AXILiteS_s_axi_U_ap_dummy_ce();
    void thread_obj_detector_HP0_m_axi_U_ap_dummy_ce();
    void thread_obj_detector_HP1_m_axi_U_ap_dummy_ce();
    void thread_obj_detector_HP2_m_axi_U_ap_dummy_ce();
    void thread_obj_detector_HP3_m_axi_U_ap_dummy_ce();
    void thread_obj_detector_control_s_axi_U_ap_dummy_ce();
    void thread_p_addr7_fu_811_p2();
    void thread_s0_address0();
    void thread_s0_address1();
    void thread_s0_ce0();
    void thread_s0_ce1();
    void thread_s0_d0();
    void thread_s0_d1();
    void thread_s0_we0();
    void thread_s0_we1();
    void thread_s1_address0();
    void thread_s1_address1();
    void thread_s1_ce0();
    void thread_s1_ce1();
    void thread_s1_d0();
    void thread_s1_we0();
    void thread_s2_0_address0();
    void thread_s2_0_address1();
    void thread_s2_0_ce0();
    void thread_s2_0_ce1();
    void thread_s2_0_d0();
    void thread_s2_0_we0();
    void thread_s2_10_address0();
    void thread_s2_10_address1();
    void thread_s2_10_ce0();
    void thread_s2_10_ce1();
    void thread_s2_10_d0();
    void thread_s2_10_we0();
    void thread_s2_11_address0();
    void thread_s2_11_address1();
    void thread_s2_11_ce0();
    void thread_s2_11_ce1();
    void thread_s2_11_d0();
    void thread_s2_11_we0();
    void thread_s2_1_address0();
    void thread_s2_1_address1();
    void thread_s2_1_ce0();
    void thread_s2_1_ce1();
    void thread_s2_1_d0();
    void thread_s2_1_we0();
    void thread_s2_2_address0();
    void thread_s2_2_address1();
    void thread_s2_2_ce0();
    void thread_s2_2_ce1();
    void thread_s2_2_d0();
    void thread_s2_2_we0();
    void thread_s2_3_address0();
    void thread_s2_3_address1();
    void thread_s2_3_ce0();
    void thread_s2_3_ce1();
    void thread_s2_3_d0();
    void thread_s2_3_we0();
    void thread_s2_4_address0();
    void thread_s2_4_address1();
    void thread_s2_4_ce0();
    void thread_s2_4_ce1();
    void thread_s2_4_d0();
    void thread_s2_4_we0();
    void thread_s2_5_address0();
    void thread_s2_5_address1();
    void thread_s2_5_ce0();
    void thread_s2_5_ce1();
    void thread_s2_5_d0();
    void thread_s2_5_we0();
    void thread_s2_6_address0();
    void thread_s2_6_address1();
    void thread_s2_6_ce0();
    void thread_s2_6_ce1();
    void thread_s2_6_d0();
    void thread_s2_6_we0();
    void thread_s2_7_address0();
    void thread_s2_7_address1();
    void thread_s2_7_ce0();
    void thread_s2_7_ce1();
    void thread_s2_7_d0();
    void thread_s2_7_we0();
    void thread_s2_8_address0();
    void thread_s2_8_address1();
    void thread_s2_8_ce0();
    void thread_s2_8_ce1();
    void thread_s2_8_d0();
    void thread_s2_8_we0();
    void thread_s2_9_address0();
    void thread_s2_9_address1();
    void thread_s2_9_ce0();
    void thread_s2_9_ce1();
    void thread_s2_9_d0();
    void thread_s2_9_we0();
    void thread_s3_address0();
    void thread_s3_address1();
    void thread_s3_ce0();
    void thread_s3_ce1();
    void thread_s3_d0();
    void thread_s3_d1();
    void thread_s3_we0();
    void thread_s3_we1();
    void thread_tmp_287_fu_704_p1();
    void thread_tmp_288_fu_731_p1();
    void thread_tmp_289_fu_817_p1();
    void thread_tmp_39_fu_655_p1();
    void thread_tmp_40_fu_682_p1();
    void thread_tmp_41_fu_709_p1();
    void thread_tmp_42_fu_830_p1();
    void thread_tmp_43_fu_852_p1();
    void thread_tmp_i1_fu_802_p1();
    void thread_tmp_i1_trn_cast_fu_807_p1();
    void thread_tmp_i_fu_784_p1();
    void thread_tmp_s_fu_677_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
