
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021168                       # Number of seconds simulated
sim_ticks                                 21167591500                       # Number of ticks simulated
final_tick                                21167591500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87534                       # Simulator instruction rate (inst/s)
host_op_rate                                   150885                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25062039                       # Simulator tick rate (ticks/s)
host_mem_usage                                1156368                       # Number of bytes of host memory used
host_seconds                                   844.61                       # Real time elapsed on the host
sim_insts                                    73931912                       # Number of instructions simulated
sim_ops                                     127438506                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      3484544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3484544                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0        54446                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              54446                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    164616933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            164616933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    164616933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           164616933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                      54446                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    54446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               3484544                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3484544                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             4037                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             4033                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3615                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             3517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3283                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             3166                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3174                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             3096                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             2641                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2556                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            2835                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3240                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3653                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3766                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3866                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  21166597500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                54446                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  38833                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  10382                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3419                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1190                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    392                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    147                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     49                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        34952                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    99.673152                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    78.395142                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   110.286252                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        29739     85.09%     85.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2651      7.58%     92.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          440      1.26%     93.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          239      0.68%     94.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1804      5.16%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           61      0.17%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           10      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            7      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        34952                       # Bytes accessed per row activation
system.mem_ctrls0.totQLat                  1630066500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             2650929000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 272230000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    29939.14                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               48689.14                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      164.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   164.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.16                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   19487                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                35.79                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    388763.13                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   35.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               114982560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                61103295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              199355940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1170889200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy           648149850                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            34236960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5720792460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      253488000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy      1557707280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9760705545                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           461.115526                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         19653390000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     15637250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    495402000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF   6451331750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    659901000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT    999451750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  12545867750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               134624700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                71539545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              189388500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        931179600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy           594922110                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            23398560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4429074420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      213664320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy      2300550720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8888342475                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           419.903325                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         19801598000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     14666250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    394038000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF   9532702500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    556338250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT    956414500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9713432000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      3463936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3463936                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1        54124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              54124                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    163643370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            163643370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    163643370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           163643370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                      54124                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    54124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               3463936                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3463936                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             3974                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3986                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3573                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             3504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3264                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             3137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3131                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             3094                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             2641                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             2529                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            2811                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            3221                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3799                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3854                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            3956                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  21167018000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                54124                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  38512                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  10204                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   3474                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1246                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    444                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    137                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     56                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     28                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        34755                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    99.650698                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    78.251255                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   110.991327                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        29686     85.42%     85.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2521      7.25%     92.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          436      1.25%     93.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          186      0.54%     94.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1840      5.29%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           66      0.19%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           10      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           10      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        34755                       # Bytes accessed per row activation
system.mem_ctrls1.totQLat                  1541769750                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             2556594750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 270620000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28485.88                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47235.88                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      163.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   163.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.28                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.16                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   19365                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                35.78                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    391083.77                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   35.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               113561700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                60351885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              197513820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1170889200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy           643345890                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            34416480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5712656850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      264442080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy      1557559080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9754736985                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           460.833559                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         19667192250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     16137500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    495402000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF   6450712250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    688612000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    988727250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  12528000500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               134617560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                71543340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              188931540                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        929950320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy           592022520                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            23712480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4341536670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      282418560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy      2304981720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8869714710                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           419.023312                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         19807609500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     14938750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    393518000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF   9551169500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    735350500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    951149000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9521465750                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      3479168                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3479168                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2        54362                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              54362                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    164362960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            164362960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    164362960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           164362960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                      54362                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    54362                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               3479168                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3479168                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             3996                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3977                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             3554                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             3502                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3237                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3112                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             3164                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3128                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             2659                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             2586                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            2812                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            3252                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3679                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3796                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3947                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            3961                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  21166582500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                54362                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  38668                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  10250                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   3544                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   1224                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    397                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    163                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     62                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     31                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      8                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        34911                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean    99.645384                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    78.375647                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   110.401816                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        29727     85.15%     85.15% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         2643      7.57%     92.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          438      1.25%     93.98% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          207      0.59%     94.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1810      5.18%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           67      0.19%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            8      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           10      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        34911                       # Bytes accessed per row activation
system.mem_ctrls2.totQLat                  1513335250                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             2532622750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 271810000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    27838.11                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46588.11                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      164.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   164.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        1.28                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.15                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   19448                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                35.77                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                    389363.57                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   35.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               113411760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                60275985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              197563800                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1168430640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy           643633170                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            34426080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5666529030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      288602400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy      1566579480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9739452345                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           460.111482                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         19666986000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     16341500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    494362000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF   6488300250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    751584250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT    989863000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  12427140500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               135874200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                72211260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              190580880                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        925647840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy           595396350                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            23837760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4406049840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      206036640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy      2316912120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8872546890                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           419.157110                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         19799886250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     15439000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    391698000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF   9600879750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    536505250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT    960282000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9662787500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      3480064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3480064                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3        54376                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              54376                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    164405289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            164405289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    164405289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           164405289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                      54376                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    54376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               3480064                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3480064                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             3982                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3988                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3582                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             3499                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3254                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             3115                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3127                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3081                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             2685                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             2558                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            2852                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            3217                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3667                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3814                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3939                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            4016                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  21166869000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                54376                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  38890                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  10227                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   3440                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   1215                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    404                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    124                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     42                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      9                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        35180                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean    98.910745                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    77.967836                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   109.453467                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        30144     85.69%     85.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         2508      7.13%     92.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          408      1.16%     93.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          237      0.67%     94.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1813      5.15%     99.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           55      0.16%     99.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            8      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        35180                       # Bytes accessed per row activation
system.mem_ctrls3.totQLat                  1537684500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             2557234500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 271880000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28278.74                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47028.74                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      164.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   164.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        1.28                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.15                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   19193                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                35.30                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                    389268.59                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   35.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               114261420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                60731385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              197263920                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1172733120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy           645567180                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            34206240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5722589670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      258359520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy      1555647420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9761359875                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           461.146438                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         19662041750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     15707250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    496188000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF   6440446250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    672692000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT    992449500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  12550108500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               136945200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                72776715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              190980720                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        930564960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy           599282040                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            23396160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4377175350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      247967040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy      2304685860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8883774045                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           419.687503                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         19792009500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     14807000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    393784000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF   9547637250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    645588250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT    966303250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9599471750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                 71                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       38086750                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   7317130                       # Number of instructions committed
system.cpu00.committedOps                    12501363                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses            12454796                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu00.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       821483                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                   12454796                       # number of integer instructions
system.cpu00.num_fp_insts                       44584                       # number of float instructions
system.cpu00.num_int_register_reads          26042439                       # number of times the integer registers were read
system.cpu00.num_int_register_writes         11655239                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            4930729                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           3800777                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     3840747                       # number of memory refs
system.cpu00.num_load_insts                   3302489                       # Number of load instructions
system.cpu00.num_store_insts                   538258                       # Number of store instructions
system.cpu00.num_idle_cycles             3822092.977165                       # Number of idle cycles
system.cpu00.num_busy_cycles             34264657.022835                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.899648                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.100352                       # Percentage of idle cycles
system.cpu00.Branches                         1038113                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               18854      0.15%      0.15% # Class of executed instruction
system.cpu00.op_class::IntAlu                 7869790     62.95%     63.10% # Class of executed instruction
system.cpu00.op_class::IntMult                 705046      5.64%     68.74% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36900      0.30%     69.04% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 30026      0.24%     69.28% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     69.28% # Class of executed instruction
system.cpu00.op_class::MemRead                3289912     26.32%     95.59% # Class of executed instruction
system.cpu00.op_class::MemWrite                536445      4.29%     99.88% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             12577      0.10%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                 12501363                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 71                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       17336213                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3062740                       # Number of instructions committed
system.cpu01.committedOps                     5389484                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5342917                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu01.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       456336                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5342917                       # number of integer instructions
system.cpu01.num_fp_insts                       44584                       # number of float instructions
system.cpu01.num_int_register_reads          10184007                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4585818                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3083765                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2340189                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1046945                       # number of memory refs
system.cpu01.num_load_insts                    852605                       # Number of load instructions
system.cpu01.num_store_insts                   194340                       # Number of store instructions
system.cpu01.num_idle_cycles             10237051.974354                       # Number of idle cycles
system.cpu01.num_busy_cycles             7099161.025646                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.409499                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.590501                       # Percentage of idle cycles
system.cpu01.Branches                          651737                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               18854      0.35%      0.35% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4239549     78.66%     79.01% # Class of executed instruction
system.cpu01.op_class::IntMult                  17210      0.32%     79.33% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36900      0.68%     80.02% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 30026      0.56%     80.57% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     80.57% # Class of executed instruction
system.cpu01.op_class::MemRead                 840028     15.59%     96.16% # Class of executed instruction
system.cpu01.op_class::MemWrite                192527      3.57%     99.73% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             12577      0.23%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1813      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5389484                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 71                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       29594050                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   5588164                       # Number of instructions committed
system.cpu02.committedOps                     9615568                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             9569001                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu02.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       675310                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    9569001                       # number of integer instructions
system.cpu02.num_fp_insts                       44584                       # number of float instructions
system.cpu02.num_int_register_reads          19577649                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          8777814                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            4195679                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           3216085                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     2696473                       # number of memory refs
system.cpu02.num_load_insts                   2300203                       # Number of load instructions
system.cpu02.num_store_insts                   396270                       # Number of store instructions
system.cpu02.num_idle_cycles             8906580.777034                       # Number of idle cycles
system.cpu02.num_busy_cycles             20687469.222966                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.699042                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.300958                       # Percentage of idle cycles
system.cpu02.Branches                          887755                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               18854      0.20%      0.20% # Class of executed instruction
system.cpu02.op_class::IntAlu                 6412245     66.69%     66.88% # Class of executed instruction
system.cpu02.op_class::IntMult                 421070      4.38%     71.26% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36900      0.38%     71.64% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 30026      0.31%     71.96% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     71.96% # Class of executed instruction
system.cpu02.op_class::MemRead                2287626     23.79%     95.75% # Class of executed instruction
system.cpu02.op_class::MemWrite                394457      4.10%     99.85% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             12577      0.13%     99.98% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1813      0.02%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  9615568                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                 71                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       21723653                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3990754                       # Number of instructions committed
system.cpu03.committedOps                     6953297                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6906730                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu03.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       542232                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6906730                       # number of integer instructions
system.cpu03.num_fp_insts                       44584                       # number of float instructions
system.cpu03.num_int_register_reads          13587006                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          6115385                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3530368                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2683773                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1631375                       # number of memory refs
system.cpu03.num_load_insts                   1368262                       # Number of load instructions
system.cpu03.num_store_insts                   263113                       # Number of store instructions
system.cpu03.num_idle_cycles             10576492.028897                       # Number of idle cycles
system.cpu03.num_busy_cycles             11147160.971103                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.513135                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.486865                       # Percentage of idle cycles
system.cpu03.Branches                          754756                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               18854      0.27%      0.27% # Class of executed instruction
system.cpu03.op_class::IntAlu                 5081386     73.08%     73.35% # Class of executed instruction
system.cpu03.op_class::IntMult                 154756      2.23%     75.58% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36900      0.53%     76.11% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 30026      0.43%     76.54% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.54% # Class of executed instruction
system.cpu03.op_class::MemRead                1355685     19.50%     96.04% # Class of executed instruction
system.cpu03.op_class::MemWrite                261300      3.76%     99.79% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             12577      0.18%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1813      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6953297                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 71                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       42335183                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   8157406                       # Number of instructions committed
system.cpu04.committedOps                    13901907                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses            13855340                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu04.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       891548                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                   13855340                       # number of integer instructions
system.cpu04.num_fp_insts                       44584                       # number of float instructions
system.cpu04.num_int_register_reads          29193096                       # number of times the integer registers were read
system.cpu04.num_int_register_writes         13055615                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            5281138                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           4081037                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     4400763                       # number of memory refs
system.cpu04.num_load_insts                   3792524                       # Number of load instructions
system.cpu04.num_store_insts                   608239                       # Number of store instructions
system.cpu04.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu04.num_busy_cycles             42335182.998000                       # Number of busy cycles
system.cpu04.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu04.Branches                         1108262                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               18854      0.14%      0.14% # Class of executed instruction
system.cpu04.op_class::IntAlu                 8570356     61.65%     61.78% # Class of executed instruction
system.cpu04.op_class::IntMult                 845008      6.08%     67.86% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36900      0.27%     68.13% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 30026      0.22%     68.34% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     68.34% # Class of executed instruction
system.cpu04.op_class::MemRead                3779947     27.19%     95.53% # Class of executed instruction
system.cpu04.op_class::MemWrite                606426      4.36%     99.90% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             12577      0.09%     99.99% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                 13901907                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                 71                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       30188730                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   5740804                       # Number of instructions committed
system.cpu05.committedOps                     9870820                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             9824253                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu05.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       688456                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    9824253                       # number of integer instructions
system.cpu05.num_fp_insts                       44584                       # number of float instructions
system.cpu05.num_int_register_reads          20146215                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          9031362                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            4262261                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           3268669                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     2796529                       # number of memory refs
system.cpu05.num_load_insts                   2387965                       # Number of load instructions
system.cpu05.num_store_insts                   408564                       # Number of store instructions
system.cpu05.num_idle_cycles             8661495.336343                       # Number of idle cycles
system.cpu05.num_busy_cycles             21527234.663657                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.713088                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.286912                       # Percentage of idle cycles
system.cpu05.Branches                          901753                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               18854      0.19%      0.19% # Class of executed instruction
system.cpu05.op_class::IntAlu                 6542853     66.28%     66.48% # Class of executed instruction
system.cpu05.op_class::IntMult                 445658      4.51%     70.99% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36900      0.37%     71.36% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 30026      0.30%     71.67% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     71.67% # Class of executed instruction
system.cpu05.op_class::MemRead                2375388     24.06%     95.73% # Class of executed instruction
system.cpu05.op_class::MemWrite                406751      4.12%     99.85% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             12577      0.13%     99.98% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1813      0.02%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  9870820                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                 71                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       33842552                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   6457210                       # Number of instructions committed
system.cpu06.committedOps                    11068113                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses            11021546                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu06.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       749798                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                   11021546                       # number of integer instructions
system.cpu06.num_fp_insts                       44584                       # number of float instructions
system.cpu06.num_int_register_reads          22817964                       # number of times the integer registers were read
system.cpu06.num_int_register_writes         10222089                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            4572254                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           3514037                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     3267567                       # number of memory refs
system.cpu06.num_load_insts                   2800944                       # Number of load instructions
system.cpu06.num_store_insts                   466623                       # Number of store instructions
system.cpu06.num_idle_cycles             6788970.447781                       # Number of idle cycles
system.cpu06.num_busy_cycles             27053581.552219                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.799395                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.200605                       # Percentage of idle cycles
system.cpu06.Branches                          966378                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               18854      0.17%      0.17% # Class of executed instruction
system.cpu06.op_class::IntAlu                 7152990     64.63%     64.80% # Class of executed instruction
system.cpu06.op_class::IntMult                 561776      5.08%     69.87% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36900      0.33%     70.21% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 30026      0.27%     70.48% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     70.48% # Class of executed instruction
system.cpu06.op_class::MemRead                2788367     25.19%     95.67% # Class of executed instruction
system.cpu06.op_class::MemWrite                464810      4.20%     99.87% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             12577      0.11%     99.98% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1813      0.02%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                 11068113                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 71                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       13085418                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   3088390                       # Number of instructions committed
system.cpu07.committedOps                     5453065                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             5406498                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu07.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       468889                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    5406498                       # number of integer instructions
system.cpu07.num_fp_insts                       44584                       # number of float instructions
system.cpu07.num_int_register_reads          10186455                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          4607737                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            3167361                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2390401                       # number of times the CC registers were written
system.cpu07.num_mem_refs                     1022383                       # number of memory refs
system.cpu07.num_load_insts                    836321                       # Number of load instructions
system.cpu07.num_store_insts                   186062                       # Number of store instructions
system.cpu07.num_idle_cycles             9040834.934736                       # Number of idle cycles
system.cpu07.num_busy_cycles             4044583.065264                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.309091                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.690909                       # Percentage of idle cycles
system.cpu07.Branches                          685121                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               18854      0.35%      0.35% # Class of executed instruction
system.cpu07.op_class::IntAlu                 4344248     79.67%     80.01% # Class of executed instruction
system.cpu07.op_class::IntMult                    654      0.01%     80.02% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36900      0.68%     80.70% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 30026      0.55%     81.25% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     81.25% # Class of executed instruction
system.cpu07.op_class::MemRead                 823744     15.11%     96.36% # Class of executed instruction
system.cpu07.op_class::MemWrite                184249      3.38%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             12577      0.23%     99.97% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1813      0.03%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  5453065                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                 71                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       21102337                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3792232                       # Number of instructions committed
system.cpu08.committedOps                     6610450                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6563883                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu08.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       519700                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6563883                       # number of integer instructions
system.cpu08.num_fp_insts                       44584                       # number of float instructions
system.cpu08.num_int_register_reads          12896445                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5796492                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3405731                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2593645                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1522981                       # number of memory refs
system.cpu08.num_load_insts                   1270423                       # Number of load instructions
system.cpu08.num_store_insts                   252558                       # Number of store instructions
system.cpu08.num_idle_cycles             10583695.168677                       # Number of idle cycles
system.cpu08.num_busy_cycles             10518641.831323                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.498459                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.501541                       # Percentage of idle cycles
system.cpu08.Branches                          720247                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               18854      0.29%      0.29% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4868043     73.64%     73.93% # Class of executed instruction
system.cpu08.op_class::IntMult                 133646      2.02%     75.95% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36900      0.56%     76.51% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 30026      0.45%     76.96% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     76.96% # Class of executed instruction
system.cpu08.op_class::MemRead                1257846     19.03%     95.99% # Class of executed instruction
system.cpu08.op_class::MemWrite                250745      3.79%     99.78% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             12577      0.19%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1813      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6610450                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 71                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       25960483                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   4878298                       # Number of instructions committed
system.cpu09.committedOps                     8430777                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             8384210                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu09.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       615314                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    8384210                       # number of integer instructions
system.cpu09.num_fp_insts                       44584                       # number of float instructions
system.cpu09.num_int_register_reads          16923216                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          7596385                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3894018                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2976101                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     2226591                       # number of memory refs
system.cpu09.num_load_insts                   1888636                       # Number of load instructions
system.cpu09.num_store_insts                   337955                       # Number of store instructions
system.cpu09.num_idle_cycles             10041178.303444                       # Number of idle cycles
system.cpu09.num_busy_cycles             15919304.696556                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.613213                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.386787                       # Percentage of idle cycles
system.cpu09.Branches                          826078                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               18854      0.22%      0.22% # Class of executed instruction
system.cpu09.op_class::IntAlu                 5813966     68.96%     69.18% # Class of executed instruction
system.cpu09.op_class::IntMult                 304440      3.61%     72.80% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36900      0.44%     73.23% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 30026      0.36%     73.59% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     73.59% # Class of executed instruction
system.cpu09.op_class::MemRead                1876059     22.25%     95.84% # Class of executed instruction
system.cpu09.op_class::MemWrite                336142      3.99%     99.83% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             12577      0.15%     99.98% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1813      0.02%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  8430777                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 71                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       16712005                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3078256                       # Number of instructions committed
system.cpu10.committedOps                     5434486                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5387919                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu10.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       467200                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5387919                       # number of integer instructions
system.cpu10.num_fp_insts                       44584                       # number of float instructions
system.cpu10.num_int_register_reads          10156053                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4592536                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3157227                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2383645                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1019005                       # number of memory refs
system.cpu10.num_load_insts                    832943                       # Number of load instructions
system.cpu10.num_store_insts                   186062                       # Number of store instructions
system.cpu10.num_idle_cycles             10114865.426827                       # Number of idle cycles
system.cpu10.num_busy_cycles             6597139.573173                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.394755                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.605245                       # Percentage of idle cycles
system.cpu10.Branches                          681743                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               18854      0.35%      0.35% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4329047     79.66%     80.01% # Class of executed instruction
system.cpu10.op_class::IntMult                    654      0.01%     80.02% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36900      0.68%     80.70% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 30026      0.55%     81.25% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     81.25% # Class of executed instruction
system.cpu10.op_class::MemRead                 820366     15.10%     96.34% # Class of executed instruction
system.cpu10.op_class::MemWrite                184249      3.39%     99.74% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             12577      0.23%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1813      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5434486                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                 71                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       38673630                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   7466344                       # Number of instructions committed
system.cpu11.committedOps                    12749872                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses            12703305                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu11.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       833827                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                   12703305                       # number of integer instructions
system.cpu11.num_fp_insts                       44584                       # number of float instructions
system.cpu11.num_int_register_reads          26602806                       # number of times the integer registers were read
system.cpu11.num_int_register_writes         11904110                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            4992268                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           3850153                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     3940585                       # number of memory refs
system.cpu11.num_load_insts                   3389802                       # Number of load instructions
system.cpu11.num_store_insts                   550783                       # Number of store instructions
system.cpu11.num_idle_cycles             3344866.751091                       # Number of idle cycles
system.cpu11.num_busy_cycles             35328763.248909                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.913510                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.086490                       # Percentage of idle cycles
system.cpu11.Branches                         1050276                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               18854      0.15%      0.15% # Class of executed instruction
system.cpu11.op_class::IntAlu                 7993411     62.69%     62.84% # Class of executed instruction
system.cpu11.op_class::IntMult                 730096      5.73%     68.57% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36900      0.29%     68.86% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 30026      0.24%     69.09% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     69.09% # Class of executed instruction
system.cpu11.op_class::MemRead                3377225     26.49%     95.58% # Class of executed instruction
system.cpu11.op_class::MemWrite                548970      4.31%     99.89% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             12577      0.10%     99.99% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                 12749872                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                 71                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       25351091                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4688740                       # Number of instructions committed
system.cpu12.committedOps                     8110916                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             8064349                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu12.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       597552                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    8064349                       # number of integer instructions
system.cpu12.num_fp_insts                       44584                       # number of float instructions
system.cpu12.num_int_register_reads          16230063                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          7284386                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3801277                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2905053                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     2108081                       # number of memory refs
system.cpu12.num_load_insts                   1783957                       # Number of load instructions
system.cpu12.num_store_insts                   324124                       # Number of store instructions
system.cpu12.num_idle_cycles             10170388.583763                       # Number of idle cycles
system.cpu12.num_busy_cycles             15180702.416237                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.598819                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.401181                       # Percentage of idle cycles
system.cpu12.Branches                          804385                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               18854      0.23%      0.23% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5640277     69.54%     69.77% # Class of executed instruction
system.cpu12.op_class::IntMult                 276778      3.41%     73.18% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36900      0.45%     73.64% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 30026      0.37%     74.01% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     74.01% # Class of executed instruction
system.cpu12.op_class::MemRead                1771380     21.84%     95.85% # Class of executed instruction
system.cpu12.op_class::MemWrite                322311      3.97%     99.82% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             12577      0.16%     99.98% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1813      0.02%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  8110916                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 71                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       34429468                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   6625444                       # Number of instructions committed
system.cpu13.committedOps                    11348388                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses            11301821                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                44584                       # Number of float alu accesses
system.cpu13.num_func_calls                     22170                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       763760                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                   11301821                       # number of integer instructions
system.cpu13.num_fp_insts                       44584                       # number of float instructions
system.cpu13.num_int_register_reads          23449359                       # number of times the integer registers were read
system.cpu13.num_int_register_writes         10502594                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads              72907                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             36947                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            4641949                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           3569885                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     3379953                       # number of memory refs
system.cpu13.num_load_insts                   2899253                       # Number of load instructions
system.cpu13.num_store_insts                   480700                       # Number of store instructions
system.cpu13.num_idle_cycles             6429393.766070                       # Number of idle cycles
system.cpu13.num_busy_cycles             28000074.233930                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.813259                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.186741                       # Percentage of idle cycles
system.cpu13.Branches                          980225                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               18854      0.17%      0.17% # Class of executed instruction
system.cpu13.op_class::IntAlu                 7292725     64.26%     64.43% # Class of executed instruction
system.cpu13.op_class::IntMult                 589930      5.20%     69.63% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36900      0.33%     69.95% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 30026      0.26%     70.22% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     70.22% # Class of executed instruction
system.cpu13.op_class::MemRead                2886676     25.44%     95.65% # Class of executed instruction
system.cpu13.op_class::MemWrite                478887      4.22%     99.87% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             12577      0.11%     99.98% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1813      0.02%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                 11348388                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        6341449                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   21167591500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        5792666                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq             4963001                       # Transaction distribution
system.piobus.trans_dist::ReadResp            4963001                       # Transaction distribution
system.piobus.trans_dist::WriteReq            2589077                       # Transaction distribution
system.piobus.trans_dist::WriteResp           2589077                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port      1757628                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total      1757628                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       339498                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       339498                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port      1181306                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total      1181306                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       648836                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       648836                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port      2037720                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total      2037720                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port      1232186                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total      1232186                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port      1470988                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total      1470988                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port       348048                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total       348048                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       582662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       582662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       944684                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       944684                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       344670                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       344670                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port      1807366                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total      1807366                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       881498                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       881498                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port      1527066                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total      1527066                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total               15104156                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port      7030512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total      7030512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port      1357992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total      1357992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port      4725224                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total      4725224                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port      2595344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total      2595344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port      8150880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total      8150880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port      4928744                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total      4928744                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port      5883952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total      5883952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port      1392192                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total      1392192                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port      2330648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total      2330648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port      3778736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total      3778736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port      1378680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total      1378680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port      7229464                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total      7229464                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port      3525992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total      3525992                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port      6108264                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total      6108264                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                60416624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy          6723234000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization              31.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy          5353586000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization              25.3                       # Layer utilization (%)
system.piobus.respLayer2.occupancy         1405501000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              6.6                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          331220000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              1.6                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          971168000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              4.6                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          571843500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              2.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy        1615604500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             7.6                       # Layer utilization (%)
system.piobus.respLayer12.occupancy        1009761000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             4.8                       # Layer utilization (%)
system.piobus.respLayer14.occupancy        1190493000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             5.6                       # Layer utilization (%)
system.piobus.respLayer16.occupancy         348032500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             1.6                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         516233500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             2.4                       # Layer utilization (%)
system.piobus.respLayer20.occupancy         792857500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             3.7                       # Layer utilization (%)
system.piobus.respLayer22.occupancy         344655000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             1.6                       # Layer utilization (%)
system.piobus.respLayer24.occupancy        1442713500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             6.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         743507000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             3.5                       # Layer utilization (%)
system.piobus.respLayer28.occupancy        1232505000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             5.8                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                1898633                       # delay histogram for all message
system.ruby.delayHist::mean                 11.855313                       # delay histogram for all message
system.ruby.delayHist::gmean                10.711296                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.981015                       # delay histogram for all message
system.ruby.delayHist                    |      307405     16.19%     16.19% |     1338914     70.52%     86.71% |       83109      4.38%     91.09% |      152208      8.02%     99.10% |       16995      0.90%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  1898633                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    122095211                      
system.ruby.outstanding_req_hist_seqr::mean     1.000004                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000002                      
system.ruby.outstanding_req_hist_seqr::stdev     0.001885                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   122094777    100.00%    100.00% |         434      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    122095211                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples      122095211                      
system.ruby.latency_hist_seqr::mean          1.753652                      
system.ruby.latency_hist_seqr::gmean         1.210464                      
system.ruby.latency_hist_seqr::stdev         8.762902                      
system.ruby.latency_hist_seqr            |   121878256     99.82%     99.82% |      207088      0.17%     99.99% |        2992      0.00%     99.99% |        2388      0.00%    100.00% |        1752      0.00%    100.00% |        2504      0.00%    100.00% |          66      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |         165      0.00%    100.00%
system.ruby.latency_hist_seqr::total        122095211                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    121738634                      
system.ruby.hit_latency_hist_seqr::mean      1.386057                      
system.ruby.hit_latency_hist_seqr::gmean     1.195299                      
system.ruby.hit_latency_hist_seqr::stdev     1.004555                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |   106072608     87.13%     87.13% |           0      0.00%     87.13% |           0      0.00%     87.13% |    15666026     12.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    121738634                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       356577                      
system.ruby.miss_latency_hist_seqr::mean   127.253712                      
system.ruby.miss_latency_hist_seqr::gmean    89.591030                      
system.ruby.miss_latency_hist_seqr::stdev   100.757978                      
system.ruby.miss_latency_hist_seqr       |      139622     39.16%     39.16% |      207088     58.08%     97.23% |        2992      0.84%     98.07% |        2388      0.67%     98.74% |        1752      0.49%     99.23% |        2504      0.70%     99.94% |          66      0.02%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |         165      0.05%    100.00%
system.ruby.miss_latency_hist_seqr::total       356577                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      2948182                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        13782                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      2961964                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      9228576                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1600                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      9230176                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits       863503                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        13724                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses       877227                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      3921200                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1603                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      3922803                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       832956                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        13745                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       846701                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3931008                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1619                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3932627                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      3023235                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        13698                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      3036933                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      9415164                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1620                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      9416784                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1653446                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        13917                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1667363                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5947961                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1626                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5949587                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      2602670                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        13781                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      2616451                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      8364043                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1608                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      8365651                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits       492436                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        70364                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses       562800                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits       492436                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        70364                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses       562800                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      2091942                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        13909                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      2105851                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      7069456                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1605                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      7071061                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1293134                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        13854                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1306988                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      5072630                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1629                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      5074259                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      3368085                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        13849                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      3381934                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits     10278875                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1604                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses     10280479                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      2166603                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        13864                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      2180467                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      7259814                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1621                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      7261435                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      2518306                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        13798                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      2532104                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      8153697                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1604                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      8155301                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       834601                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        13789                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       848390                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3942844                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1606                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3944450                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1217887                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        13794                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1231681                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4830489                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1606                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4832095                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1740494                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        13786                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1754280                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      6182961                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1608                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      6184569                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits         8473                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        13636                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        22109                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits         8621                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        13510                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        22131                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits         8546                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        13560                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        22106                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits         9016                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        13552                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        22568                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits         8848                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        13720                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        22568                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits         8878                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        13776                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        22654                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits         8921                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        13832                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        22753                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits         8306                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        13692                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        21998                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits         8610                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        13440                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        22050                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits         8833                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        13580                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        22413                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits         8916                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        13412                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        22328                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits         8389                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        13566                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        21955                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits         8529                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        13622                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        22151                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits         8851                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        13636                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        22487                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits         8704                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        13756                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        22460                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits         8494                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        13352                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        21846                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       528078                      
system.ruby.network.routers00.buffer_writes       528078                      
system.ruby.network.routers00.sw_input_arbiter_activity       529204                      
system.ruby.network.routers00.sw_output_arbiter_activity       528078                      
system.ruby.network.routers00.crossbar_activity       528078                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads       750174                      
system.ruby.network.routers01.buffer_writes       750174                      
system.ruby.network.routers01.sw_input_arbiter_activity       752584                      
system.ruby.network.routers01.sw_output_arbiter_activity       750174                      
system.ruby.network.routers01.crossbar_activity       750174                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads       750348                      
system.ruby.network.routers02.buffer_writes       750348                      
system.ruby.network.routers02.sw_input_arbiter_activity       752763                      
system.ruby.network.routers02.sw_output_arbiter_activity       750348                      
system.ruby.network.routers02.crossbar_activity       750348                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads       530701                      
system.ruby.network.routers03.buffer_writes       530701                      
system.ruby.network.routers03.sw_input_arbiter_activity       531766                      
system.ruby.network.routers03.sw_output_arbiter_activity       530701                      
system.ruby.network.routers03.crossbar_activity       530701                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads       913752                      
system.ruby.network.routers04.buffer_writes       913752                      
system.ruby.network.routers04.sw_input_arbiter_activity       916151                      
system.ruby.network.routers04.sw_output_arbiter_activity       913752                      
system.ruby.network.routers04.crossbar_activity       913752                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      1816843                      
system.ruby.network.routers05.buffer_writes      1816843                      
system.ruby.network.routers05.sw_input_arbiter_activity      1820973                      
system.ruby.network.routers05.sw_output_arbiter_activity      1816843                      
system.ruby.network.routers05.crossbar_activity      1816843                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      1818105                      
system.ruby.network.routers06.buffer_writes      1818105                      
system.ruby.network.routers06.sw_input_arbiter_activity      1823340                      
system.ruby.network.routers06.sw_output_arbiter_activity      1818105                      
system.ruby.network.routers06.crossbar_activity      1818105                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads       916370                      
system.ruby.network.routers07.buffer_writes       916370                      
system.ruby.network.routers07.sw_input_arbiter_activity       918784                      
system.ruby.network.routers07.sw_output_arbiter_activity       916370                      
system.ruby.network.routers07.crossbar_activity       916370                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads       971636                      
system.ruby.network.routers08.buffer_writes       971636                      
system.ruby.network.routers08.sw_input_arbiter_activity       978553                      
system.ruby.network.routers08.sw_output_arbiter_activity       971636                      
system.ruby.network.routers08.crossbar_activity       971636                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      1271193                      
system.ruby.network.routers09.buffer_writes      1271193                      
system.ruby.network.routers09.sw_input_arbiter_activity      1278247                      
system.ruby.network.routers09.sw_output_arbiter_activity      1271193                      
system.ruby.network.routers09.crossbar_activity      1271193                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      1274628                      
system.ruby.network.routers10.buffer_writes      1274628                      
system.ruby.network.routers10.sw_input_arbiter_activity      1282031                      
system.ruby.network.routers10.sw_output_arbiter_activity      1274628                      
system.ruby.network.routers10.crossbar_activity      1274628                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads       971369                      
system.ruby.network.routers11.buffer_writes       971369                      
system.ruby.network.routers11.sw_input_arbiter_activity       977617                      
system.ruby.network.routers11.sw_output_arbiter_activity       971369                      
system.ruby.network.routers11.crossbar_activity       971369                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads       534884                      
system.ruby.network.routers12.buffer_writes       534884                      
system.ruby.network.routers12.sw_input_arbiter_activity       536148                      
system.ruby.network.routers12.sw_output_arbiter_activity       534884                      
system.ruby.network.routers12.crossbar_activity       534884                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads       758360                      
system.ruby.network.routers13.buffer_writes       758360                      
system.ruby.network.routers13.sw_input_arbiter_activity       760805                      
system.ruby.network.routers13.sw_output_arbiter_activity       758360                      
system.ruby.network.routers13.crossbar_activity       758360                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads       758942                      
system.ruby.network.routers14.buffer_writes       758942                      
system.ruby.network.routers14.sw_input_arbiter_activity       761462                      
system.ruby.network.routers14.sw_output_arbiter_activity       758942                      
system.ruby.network.routers14.crossbar_activity       758942                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads       529922                      
system.ruby.network.routers15.buffer_writes       529922                      
system.ruby.network.routers15.sw_input_arbiter_activity       530971                      
system.ruby.network.routers15.sw_output_arbiter_activity       529922                      
system.ruby.network.routers15.crossbar_activity       529922                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |      890807     42.10%     42.10% |      891147     42.12%     84.22% |      333990     15.78%    100.00%
system.ruby.network.packets_received::total      2115944                      
system.ruby.network.packets_injected     |      890807     42.10%     42.10% |      891147     42.12%     84.22% |      333990     15.78%    100.00%
system.ruby.network.packets_injected::total      2115944                      
system.ruby.network.packet_network_latency |    10547408                       |    10050019                       |     2900319                      
system.ruby.network.packet_queueing_latency |     2098559                       |     1031667                       |      333990                      
system.ruby.network.memory_received      |      217308    100.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       217311                      
system.ruby.network.memory_network_latency |     1306679                       |          23                       |           0                      
system.ruby.network.memory_queueing_latency |      434631                       |           6                       |           0                      
system.ruby.network.average_packet_vnet_latency |   11.840284                       |   11.277622                       |    8.683850                      
system.ruby.network.average_packet_vqueue_latency |    2.355795                       |    1.157684                       |           1                      
system.ruby.network.average_packet_network_latency    11.105089                      
system.ruby.network.average_packet_queueing_latency     1.637196                      
system.ruby.network.average_packet_latency    12.742285                      
system.ruby.network.average_memory_network_latency     6.013050                      
system.ruby.network.average_memory_queueing_latency     2.000069                      
system.ruby.network.average_memory_latency     8.013119                      
system.ruby.network.flits_received       |     1567043     30.79%     30.79% |     3188023     62.64%     93.44% |      333990      6.56%    100.00%
system.ruby.network.flits_received::total      5089056                      
system.ruby.network.flits_injected       |     1567043     30.79%     30.79% |     3188023     62.64%     93.44% |      333990      6.56%    100.00%
system.ruby.network.flits_injected::total      5089056                      
system.ruby.network.flit_network_latency |    21183628                       |    31205633                       |     2900319                      
system.ruby.network.flit_queueing_latency |     3451039                       |     3888839                       |      333990                      
system.ruby.network.average_flit_vnet_latency |   13.518217                       |    9.788396                       |    8.683850                      
system.ruby.network.average_flit_vqueue_latency |    2.202262                       |    1.219828                       |           1                      
system.ruby.network.average_flit_network_latency    10.864408                      
system.ruby.network.average_flit_queueing_latency     1.507916                      
system.ruby.network.average_flit_latency    12.372324                      
system.ruby.network.ext_in_link_utilization      5089056                      
system.ruby.network.ext_out_link_utilization      5089056                      
system.ruby.network.int_link_utilization     10006249                      
system.ruby.network.avg_link_utilization     0.476775                      
system.ruby.network.avg_vc_load          |    0.098362     20.63%     20.63% |    0.032705      6.86%     27.49% |    0.011483      2.41%     29.90% |    0.007428      1.56%     31.46% |    0.211112     44.28%     75.74% |    0.043604      9.15%     84.88% |    0.019042      3.99%     88.88% |    0.018861      3.96%     92.83% |    0.028169      5.91%     98.74% |    0.002065      0.43%     99.17% |    0.001972      0.41%     99.59% |    0.001972      0.41%    100.00%
system.ruby.network.avg_vc_load::total       0.476775                      
system.ruby.network.average_hops             1.966229                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  21167591500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       1007155                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        12.366471                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.656757                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        7.587580                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      221215     21.96%     21.96% |      605780     60.15%     82.11% |       11100      1.10%     83.21% |      152063     15.10%     98.31% |       16995      1.69%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         1007155                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples        891144                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.278660                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       10.774153                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.242793                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |       86107      9.66%      9.66% |      431251     48.39%     58.06% |      301637     33.85%     91.90% |       66598      7.47%     99.38% |        5406      0.61%     99.98% |         141      0.02%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total          891144                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           334                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.056886                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.607821                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.771541                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |           0      0.00%      0.00% |          21      6.29%      6.29% |          62     18.56%     24.85% |          87     26.05%     50.90% |          81     24.25%     75.15% |          56     16.77%     91.92% |          22      6.59%     98.50% |           5      1.50%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             334                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     24679514                      
system.ruby.LD.latency_hist_seqr::mean       2.181068                      
system.ruby.LD.latency_hist_seqr::gmean      1.166030                      
system.ruby.LD.latency_hist_seqr::stdev     13.649110                      
system.ruby.LD.latency_hist_seqr         |    24573703     99.57%     99.57% |      101754      0.41%     99.98% |        1678      0.01%     99.99% |         670      0.00%     99.99% |         880      0.00%    100.00% |         763      0.00%    100.00% |          39      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          27      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      24679514                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     24515883                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.267922                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.131797                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.855561                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |    22326434     91.07%     91.07% |           0      0.00%     91.07% |           0      0.00%     91.07% |     2189449      8.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     24515883                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       163631                      
system.ruby.LD.miss_latency_hist_seqr::mean   138.992422                      
system.ruby.LD.miss_latency_hist_seqr::gmean   101.308795                      
system.ruby.LD.miss_latency_hist_seqr::stdev    95.636757                      
system.ruby.LD.miss_latency_hist_seqr    |       57820     35.34%     35.34% |      101754     62.19%     97.52% |        1678      1.03%     98.55% |         670      0.41%     98.96% |         880      0.54%     99.49% |         763      0.47%     99.96% |          39      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          27      0.02%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       163631                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      3724630                      
system.ruby.ST.latency_hist_seqr::mean       6.540960                      
system.ruby.ST.latency_hist_seqr::gmean      1.679172                      
system.ruby.ST.latency_hist_seqr::stdev     30.799443                      
system.ruby.ST.latency_hist_seqr         |     3635336     97.60%     97.60% |       84551      2.27%     99.87% |         730      0.02%     99.89% |        1667      0.04%     99.94% |         714      0.02%     99.96% |        1572      0.04%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          47      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       3724630                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      3556114                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.734391                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.404050                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.289900                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     2685588     75.52%     75.52% |           0      0.00%     75.52% |           0      0.00%     75.52% |      870526     24.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      3556114                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       168516                      
system.ruby.ST.miss_latency_hist_seqr::mean   107.971724                      
system.ruby.ST.miss_latency_hist_seqr::gmean    73.287038                      
system.ruby.ST.miss_latency_hist_seqr::stdev   100.775967                      
system.ruby.ST.miss_latency_hist_seqr    |       79222     47.01%     47.01% |       84551     50.17%     97.19% |         730      0.43%     97.62% |        1667      0.99%     98.61% |         714      0.42%     99.03% |        1572      0.93%     99.96% |          13      0.01%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          47      0.03%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       168516                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     93621277                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.447039                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.206292                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.396766                      
system.ruby.IFETCH.latency_hist_seqr     |    93601007     99.98%     99.98% |       19258      0.02%    100.00% |         565      0.00%    100.00% |          48      0.00%    100.00% |         139      0.00%    100.00% |         155      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          91      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     93621277                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     93598718                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.403323                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.204874                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.023377                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    81015203     86.56%     86.56% |           0      0.00%     86.56% |           0      0.00%     86.56% |    12583515     13.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     93598718                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        22559                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   182.825657                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   158.652701                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   103.114230                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2289     10.15%     10.15% |       19258     85.37%     95.51% |         565      2.50%     98.02% |          48      0.21%     98.23% |         139      0.62%     98.85% |         155      0.69%     99.53% |          14      0.06%     99.60% |           0      0.00%     99.60% |           0      0.00%     99.60% |          91      0.40%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        22559                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples        69790                      
system.ruby.RMW_Read.latency_hist_seqr::mean     6.426107                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.786530                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    30.318070                      
system.ruby.RMW_Read.latency_hist_seqr   |       68210     97.74%     97.74% |        1525      2.19%     99.92% |          19      0.03%     99.95% |           3      0.00%     99.95% |          19      0.03%     99.98% |          14      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        69790                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        67919                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.995421                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.584046                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     1.412597                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       45383     66.82%     66.82% |           0      0.00%     66.82% |           0      0.00%     66.82% |       22536     33.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        67919                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1871                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   167.264030                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   140.753696                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    87.385034                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         291     15.55%     15.55% |        1525     81.51%     97.06% |          19      1.02%     98.08% |           3      0.16%     98.24% |          19      1.02%     99.25% |          14      0.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1871                      
system.ruby.Directory_Controller.Fetch   |       54446     25.05%     25.05% |       54124     24.91%     49.96% |       54362     25.02%     74.98% |       54376     25.02%    100.00%
system.ruby.Directory_Controller.Fetch::total       217308                      
system.ruby.Directory_Controller.Memory_Data |       54446     25.05%     25.05% |       54124     24.91%     49.96% |       54362     25.02%     74.98% |       54376     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       217308                      
system.ruby.Directory_Controller.CleanReplacement |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total            3                      
system.ruby.Directory_Controller.I.Fetch |       54446     25.05%     25.05% |       54124     24.91%     49.96% |       54362     25.02%     74.98% |       54376     25.02%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       217308                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total            3                      
system.ruby.Directory_Controller.IM.Memory_Data |       54446     25.05%     25.05% |       54124     24.91%     49.96% |       54362     25.02%     74.98% |       54376     25.02%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       217308                      
system.ruby.L1Cache_Controller.Load      |     2770934     11.23%     11.23% |      686197      2.78%     14.01% |     1914821      7.76%     21.77% |     1115958      4.52%     26.29% |     3190904     12.93%     39.22% |        2800      0.01%     39.23% |        2800      0.01%     39.24% |     1989437      8.06%     47.30% |     2341074      9.49%     56.79% |      657360      2.66%     59.45% |     1040651      4.22%     63.67% |     1563250      6.33%     70.00% |      655671      2.66%     72.66% |     2845903     11.53%     84.19% |     1476333      5.98%     90.17% |     2425421      9.83%    100.00%
system.ruby.L1Cache_Controller.Load::total     24679514                      
system.ruby.L1Cache_Controller.Ifetch    |     9230177      9.86%      9.86% |     3922804      4.19%     14.05% |     7071062      7.55%     21.60% |     5074260      5.42%     27.02% |    10280480     10.98%     38.00% |           0      0.00%     38.00% |           0      0.00%     38.00% |     7261436      7.76%     45.76% |     8155302      8.71%     54.47% |     3944451      4.21%     58.68% |     4832096      5.16%     63.84% |     6184570      6.61%     70.45% |     3932628      4.20%     74.65% |     9416785     10.06%     84.71% |     5949588      6.35%     91.06% |     8365652      8.94%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     93621291                      
system.ruby.L1Cache_Controller.Store     |      191030      5.03%      5.03% |      191030      5.03%     10.07% |      191030      5.03%     15.10% |      191030      5.03%     20.14% |      191030      5.03%     25.17% |      560000     14.76%     39.93% |      560000     14.76%     54.69% |      191030      5.03%     59.72% |      191030      5.03%     64.76% |      191030      5.03%     69.79% |      191030      5.03%     74.83% |      191030      5.03%     79.86% |      191030      5.03%     84.90% |      191030      5.03%     89.93% |      191030      5.03%     94.97% |      191030      5.03%    100.00%
system.ruby.L1Cache_Controller.Store::total      3794420                      
system.ruby.L1Cache_Controller.L1_Replacement |       13847      4.16%      4.16% |       13792      4.14%      8.30% |       13979      4.20%     12.50% |       13947      4.19%     16.68% |       13918      4.18%     20.86% |       69340     20.82%     41.68% |       69340     20.82%     62.50% |       13949      4.19%     66.69% |       13869      4.16%     70.86% |       13860      4.16%     75.02% |       13867      4.16%     79.18% |       13859      4.16%     83.34% |       13828      4.15%     87.50% |       13783      4.14%     91.63% |       14007      4.21%     95.84% |       13856      4.16%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       333041                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          22      6.59%      6.59% |          25      7.49%     14.07% |          22      6.59%     20.66% |          24      7.19%     27.84% |          24      7.19%     35.03% |           0      0.00%     35.03% |           0      0.00%     35.03% |          22      6.59%     41.62% |          22      6.59%     48.20% |          25      7.49%     55.69% |          25      7.49%     63.17% |          25      7.49%     70.66% |          24      7.19%     77.84% |          24      7.19%     85.03% |          25      7.49%     92.51% |          25      7.49%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total          334                      
system.ruby.L1Cache_Controller.Data_Exclusive |       11578      7.11%      7.11% |       11540      7.08%     14.19% |       11753      7.21%     21.40% |       11693      7.18%     28.58% |       11684      7.17%     35.75% |          22      0.01%     35.76% |          10      0.01%     35.77% |       11723      7.19%     42.96% |       11629      7.14%     50.10% |       11634      7.14%     57.24% |       11615      7.13%     64.37% |       11627      7.14%     71.51% |       11597      7.12%     78.62% |       11541      7.08%     85.71% |       11682      7.17%     92.88% |       11607      7.12%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       162935                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         164     49.10%     49.10% |         170     50.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total          334                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3804      1.97%      1.97% |        3787      1.96%      3.93% |        3761      1.95%      5.87% |        3790      1.96%      7.83% |        3769      1.95%      9.78% |       70178     36.30%     46.09% |       70184     36.31%     82.39% |        3762      1.95%     84.34% |        3773      1.95%     86.29% |        3761      1.95%     88.24% |        3785      1.96%     90.19% |        3767      1.95%     92.14% |        3767      1.95%     94.09% |        3777      1.95%     96.05% |        3861      2.00%     98.04% |        3782      1.96%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       193308                      
system.ruby.L1Cache_Controller.WB_Ack    |       12754      4.02%      4.02% |       12698      4.01%      8.03% |       12882      4.06%     12.10% |       12825      4.05%     16.14% |       12824      4.05%     20.19% |       69012     21.78%     41.96% |       69000     21.77%     63.74% |       12838      4.05%     67.79% |       12768      4.03%     71.82% |       12762      4.03%     75.84% |       12768      4.03%     79.87% |       12758      4.03%     83.90% |       12720      4.01%     87.91% |       12672      4.00%     91.91% |       12886      4.07%     95.98% |       12755      4.02%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       316922                      
system.ruby.L1Cache_Controller.NP.Load   |       11580      7.08%      7.08% |       11542      7.05%     14.13% |       11755      7.18%     21.31% |       11695      7.15%     28.46% |       11686      7.14%     35.60% |         350      0.21%     35.82% |         350      0.21%     36.03% |       11725      7.17%     43.20% |       11631      7.11%     50.30% |       11636      7.11%     57.42% |       11617      7.10%     64.52% |       11629      7.11%     71.62% |       11599      7.09%     78.71% |       11543      7.05%     85.76% |       11684      7.14%     92.91% |       11609      7.09%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       163631                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1600      7.09%      7.09% |        1603      7.11%     14.20% |        1605      7.11%     21.31% |        1629      7.22%     28.53% |        1604      7.11%     35.64% |           0      0.00%     35.64% |           0      0.00%     35.64% |        1621      7.19%     42.83% |        1604      7.11%     49.94% |        1606      7.12%     57.06% |        1606      7.12%     64.18% |        1608      7.13%     71.31% |        1619      7.18%     78.48% |        1620      7.18%     85.66% |        1626      7.21%     92.87% |        1608      7.13%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        22559                      
system.ruby.L1Cache_Controller.NP.Store  |        2202      1.29%      1.29% |        2182      1.28%      2.57% |        2154      1.26%      3.84% |        2159      1.27%      5.10% |        2163      1.27%      6.37% |       70014     41.09%     47.46% |       70014     41.09%     88.56% |        2139      1.26%     89.81% |        2167      1.27%     91.08% |        2153      1.26%     92.35% |        2177      1.28%     93.62% |        2157      1.27%     94.89% |        2146      1.26%     96.15% |        2155      1.26%     97.41% |        2233      1.31%     98.73% |        2172      1.27%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       170387                      
system.ruby.L1Cache_Controller.S.Load    |           4      0.08%      0.08% |           4      0.08%      0.17% |           4      0.08%      0.25% |           4      0.08%      0.34% |           4      0.08%      0.42% |        2296     48.52%     48.94% |        2380     50.30%     99.24% |           4      0.08%     99.32% |           4      0.08%     99.41% |           4      0.08%     99.49% |           4      0.08%     99.58% |           4      0.08%     99.66% |           4      0.08%     99.75% |           4      0.08%     99.83% |           4      0.08%     99.92% |           4      0.08%    100.00%
system.ruby.L1Cache_Controller.S.Load::total         4732                      
system.ruby.L1Cache_Controller.S.Ifetch  |     9228576      9.86%      9.86% |     3921200      4.19%     14.05% |     7069456      7.55%     21.60% |     5072630      5.42%     27.02% |    10278875     10.98%     38.00% |           0      0.00%     38.00% |           0      0.00%     38.00% |     7259814      7.76%     45.76% |     8153697      8.71%     54.47% |     3942844      4.21%     58.68% |     4830489      5.16%     63.84% |     6182961      6.61%     70.45% |     3931008      4.20%     74.65% |     9415164     10.06%     84.71% |     5947961      6.35%     91.06% |     8364043      8.94%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     93598718                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1093      6.78%      6.78% |        1094      6.79%     13.57% |        1097      6.81%     20.37% |        1122      6.96%     27.33% |        1094      6.79%     34.12% |         328      2.03%     36.16% |         340      2.11%     38.27% |        1111      6.89%     45.16% |        1101      6.83%     51.99% |        1098      6.81%     58.80% |        1099      6.82%     65.62% |        1101      6.83%     72.45% |        1108      6.87%     79.32% |        1111      6.89%     86.22% |        1121      6.95%     93.17% |        1101      6.83%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        16119                      
system.ruby.L1Cache_Controller.E.Load    |      240171      7.02%      7.02% |      245193      7.16%     14.18% |      252673      7.38%     21.57% |      239248      6.99%     28.56% |      258396      7.55%     36.11% |         154      0.00%     36.11% |          70      0.00%     36.11% |      236497      6.91%     43.03% |      244482      7.14%     50.17% |      222901      6.51%     56.68% |      248834      7.27%     63.95% |      240464      7.03%     70.98% |      239977      7.01%     77.99% |      239183      6.99%     84.98% |      270679      7.91%     92.89% |      243225      7.11%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3422147                      
system.ruby.L1Cache_Controller.E.Store   |         313      7.24%      7.24% |         311      7.19%     14.43% |         314      7.26%     21.69% |         310      7.17%     28.86% |         316      7.31%     36.16% |           0      0.00%     36.16% |           0      0.00%     36.16% |         308      7.12%     43.28% |         309      7.14%     50.43% |         306      7.08%     57.50% |         304      7.03%     64.53% |         306      7.08%     71.61% |         314      7.26%     78.87% |         305      7.05%     85.92% |         309      7.14%     93.06% |         300      6.94%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         4325                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       10493      7.10%      7.10% |       10431      7.05%     14.15% |       10669      7.22%     21.37% |       10614      7.18%     28.54% |       10585      7.16%     35.70% |          22      0.01%     35.72% |          10      0.01%     35.72% |       10659      7.21%     42.93% |       10546      7.13%     50.07% |       10584      7.16%     57.22% |       10572      7.15%     64.37% |       10561      7.14%     71.52% |       10528      7.12%     78.64% |       10477      7.09%     85.72% |       10569      7.15%     92.87% |       10543      7.13%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       147863                      
system.ruby.L1Cache_Controller.M.Load    |     2519179     11.95%     11.95% |      429458      2.04%     13.98% |     1650389      7.83%     21.81% |      865011      4.10%     25.91% |     2920818     13.85%     39.76% |           0      0.00%     39.76% |           0      0.00%     39.76% |     1741211      8.26%     48.02% |     2084957      9.89%     57.90% |      422819      2.00%     59.91% |      780196      3.70%     63.61% |     1311153      6.22%     69.82% |      404091      1.92%     71.74% |     2595173     12.31%     84.05% |     1193966      5.66%     89.71% |     2170583     10.29%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     21089004                      
system.ruby.L1Cache_Controller.M.Store   |      188515      5.21%      5.21% |      188537      5.21%     10.42% |      188562      5.21%     15.63% |      188561      5.21%     20.84% |      188551      5.21%     26.04% |      489986     13.54%     39.58% |      489986     13.54%     53.12% |      188583      5.21%     58.33% |      188554      5.21%     63.54% |      188571      5.21%     68.75% |      188549      5.21%     73.95% |      188567      5.21%     79.16% |      188570      5.21%     84.37% |      188570      5.21%     89.58% |      188488      5.21%     94.79% |      188558      5.21%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      3619708                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2261      1.34%      1.34% |        2267      1.34%      2.68% |        2213      1.31%      3.99% |        2211      1.31%      5.30% |        2239      1.32%      6.62% |       68990     40.81%     47.43% |       68990     40.81%     88.24% |        2179      1.29%     89.52% |        2222      1.31%     90.84% |        2178      1.29%     92.13% |        2196      1.30%     93.43% |        2197      1.30%     94.73% |        2192      1.30%     96.02% |        2195      1.30%     97.32% |        2317      1.37%     98.69% |        2212      1.31%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       169059                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          22      6.59%      6.59% |          25      7.49%     14.07% |          22      6.59%     20.66% |          24      7.19%     27.84% |          24      7.19%     35.03% |           0      0.00%     35.03% |           0      0.00%     35.03% |          22      6.59%     41.62% |          22      6.59%     48.20% |          25      7.49%     55.69% |          25      7.49%     63.17% |          25      7.49%     70.66% |          24      7.19%     77.84% |          24      7.19%     85.03% |          25      7.49%     92.51% |          25      7.49%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          334                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       11578      7.11%      7.11% |       11540      7.08%     14.19% |       11753      7.21%     21.40% |       11693      7.18%     28.58% |       11684      7.17%     35.75% |          22      0.01%     35.76% |          10      0.01%     35.77% |       11723      7.19%     42.96% |       11629      7.14%     50.10% |       11634      7.14%     57.24% |       11615      7.13%     64.37% |       11627      7.14%     71.51% |       11597      7.12%     78.62% |       11541      7.08%     85.71% |       11682      7.17%     92.88% |       11607      7.12%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       162935                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         164     49.10%     49.10% |         170     50.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total          334                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1602      6.99%      6.99% |        1605      7.00%     13.99% |        1607      7.01%     21.00% |        1631      7.12%     28.12% |        1606      7.01%     35.12% |         164      0.72%     35.84% |         170      0.74%     36.58% |        1623      7.08%     43.66% |        1606      7.01%     50.67% |        1608      7.02%     57.69% |        1608      7.02%     64.70% |        1610      7.02%     71.72% |        1621      7.07%     78.80% |        1622      7.08%     85.87% |        1628      7.10%     92.98% |        1610      7.02%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        22921                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2202      1.29%      1.29% |        2182      1.28%      2.57% |        2154      1.26%      3.84% |        2159      1.27%      5.10% |        2163      1.27%      6.37% |       70014     41.09%     47.46% |       70014     41.09%     88.56% |        2139      1.26%     89.81% |        2167      1.27%     91.08% |        2153      1.26%     92.35% |        2177      1.28%     93.62% |        2157      1.27%     94.89% |        2146      1.26%     96.15% |        2155      1.26%     97.41% |        2233      1.31%     98.73% |        2172      1.27%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       170387                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       12754      4.02%      4.02% |       12698      4.01%      8.03% |       12882      4.06%     12.10% |       12825      4.05%     16.14% |       12824      4.05%     20.19% |       69012     21.78%     41.96% |       69000     21.77%     63.74% |       12838      4.05%     67.79% |       12768      4.03%     71.82% |       12762      4.03%     75.84% |       12768      4.03%     79.87% |       12758      4.03%     83.90% |       12720      4.01%     87.91% |       12672      4.00%     91.91% |       12886      4.07%     95.98% |       12755      4.02%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       316922                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1398      6.20%      6.20% |        1429      6.33%     12.53% |        1618      7.17%     19.70% |        1308      5.80%     25.50% |        1689      7.49%     32.99% |        1382      6.13%     39.12% |        1472      6.53%     45.64% |        1378      6.11%     51.75% |        1483      6.57%     58.32% |        1180      5.23%     63.55% |        1320      5.85%     69.40% |        1342      5.95%     75.35% |        1260      5.59%     80.94% |        1339      5.94%     86.87% |        1588      7.04%     93.91% |        1373      6.09%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        22559                      
system.ruby.L2Cache_Controller.L1_GETS   |       10128      6.19%      6.19% |        9963      6.09%     12.28% |        9705      5.93%     18.21% |       10465      6.40%     24.60% |        9909      6.06%     30.66% |        9936      6.07%     36.73% |       10072      6.16%     42.89% |       10345      6.32%     49.21% |       10356      6.33%     55.54% |       10031      6.13%     61.67% |       10129      6.19%     67.86% |       10665      6.52%     74.38% |       10697      6.54%     80.91% |       10779      6.59%     87.50% |       10495      6.41%     93.92% |        9956      6.08%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       163631                      
system.ruby.L2Cache_Controller.L1_GETX   |       10583      6.21%      6.21% |       10739      6.30%     12.51% |       10727      6.30%     18.81% |       10640      6.24%     25.05% |       10730      6.30%     31.35% |       10637      6.24%     37.59% |       10607      6.23%     43.82% |       10764      6.32%     50.14% |       10621      6.23%     56.37% |       10635      6.24%     62.61% |       10657      6.25%     68.87% |       10561      6.20%     75.06% |       10611      6.23%     81.29% |       10536      6.18%     87.48% |       10670      6.26%     93.74% |       10669      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       170387                      
system.ruby.L2Cache_Controller.L1_PUTX   |       19655      6.20%      6.20% |       19646      6.20%     12.40% |       19351      6.11%     18.51% |       20025      6.32%     24.83% |       19558      6.17%     31.00% |       19493      6.15%     37.15% |       19599      6.18%     43.33% |       20029      6.32%     49.65% |       19905      6.28%     55.93% |       19575      6.18%     62.11% |       19718      6.22%     68.33% |       20173      6.37%     74.70% |       20253      6.39%     81.09% |       20260      6.39%     87.48% |       20109      6.35%     93.82% |       19573      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       316922                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.Mem_Data  |       13622      6.27%      6.27% |       13496      6.21%     12.48% |       13412      6.17%     18.65% |       13552      6.24%     24.89% |       13384      6.16%     31.05% |       13538      6.23%     37.28% |       13594      6.26%     43.53% |       13608      6.26%     49.79% |       13734      6.32%     56.11% |       13328      6.13%     62.25% |       13538      6.23%     68.48% |       13538      6.23%     74.71% |       13706      6.31%     81.01% |       13762      6.33%     87.35% |       13818      6.36%     93.71% |       13678      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       217308                      
system.ruby.L2Cache_Controller.Mem_Ack   |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total            3                      
system.ruby.L2Cache_Controller.WB_Data   |          14      4.19%      4.19% |          14      4.19%      8.38% |          28      8.38%     16.77% |          28      8.38%     25.15% |          28      8.38%     33.53% |          28      8.38%     41.92% |          28      8.38%     50.30% |          28      8.38%     58.68% |          22      6.59%     65.27% |          24      7.19%     72.46% |          22      6.59%     79.04% |          14      4.19%     83.23% |          14      4.19%     87.43% |          14      4.19%     91.62% |          14      4.19%     95.81% |          14      4.19%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          334                      
system.ruby.L2Cache_Controller.Unblock   |          14      4.19%      4.19% |          14      4.19%      8.38% |          28      8.38%     16.77% |          28      8.38%     25.15% |          28      8.38%     33.53% |          28      8.38%     41.92% |          28      8.38%     50.30% |          28      8.38%     58.68% |          22      6.59%     65.27% |          24      7.19%     72.46% |          22      6.59%     79.04% |          14      4.19%     83.23% |          14      4.19%     87.43% |          14      4.19%     91.62% |          14      4.19%     95.81% |          14      4.19%    100.00%
system.ruby.L2Cache_Controller.Unblock::total          334                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       20683      6.21%      6.21% |       20674      6.20%     12.41% |       20376      6.11%     18.52% |       21049      6.31%     24.84% |       20583      6.18%     31.01% |       20517      6.16%     37.17% |       20623      6.19%     43.35% |       21039      6.31%     49.66% |       20933      6.28%     55.95% |       20604      6.18%     62.13% |       20742      6.22%     68.35% |       21198      6.36%     74.71% |       21280      6.38%     81.09% |       21287      6.39%     87.48% |       21137      6.34%     93.82% |       20597      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       333322                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1274      6.27%      6.27% |        1302      6.41%     12.68% |        1442      7.10%     19.78% |        1232      6.06%     25.84% |        1274      6.27%     32.12% |        1274      6.27%     38.39% |        1246      6.13%     44.52% |        1246      6.13%     50.65% |        1316      6.48%     57.13% |        1106      5.44%     62.58% |        1190      5.86%     68.44% |        1218      6.00%     74.43% |        1190      5.86%     80.29% |        1260      6.20%     86.49% |        1442      7.10%     93.59% |        1302      6.41%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        20314                      
system.ruby.L2Cache_Controller.NP.L1_GETS |        6692      6.31%      6.31% |        6468      6.10%     12.42% |        6216      5.86%     18.28% |        6608      6.23%     24.51% |        6370      6.01%     30.52% |        6566      6.19%     36.72% |        6636      6.26%     42.98% |        6664      6.29%     49.27% |        6748      6.37%     55.63% |        6566      6.19%     61.83% |        6678      6.30%     68.13% |        6692      6.31%     74.44% |        6874      6.49%     80.93% |        6818      6.43%     87.36% |        6692      6.31%     93.67% |        6706      6.33%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       105994                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        5656      6.22%      6.22% |        5726      6.29%     12.51% |        5754      6.32%     18.83% |        5712      6.28%     25.11% |        5740      6.31%     31.42% |        5698      6.26%     37.68% |        5712      6.28%     43.95% |        5698      6.26%     50.22% |        5670      6.23%     56.45% |        5656      6.22%     62.66% |        5670      6.23%     68.89% |        5628      6.18%     75.08% |        5642      6.20%     81.28% |        5684      6.25%     87.52% |        5684      6.25%     93.77% |        5670      6.23%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total        91000                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         110      5.03%      5.03% |         127      5.80%     10.83% |         176      8.04%     18.87% |          76      3.47%     22.34% |         415     18.96%     41.30% |         108      4.93%     46.23% |         226     10.32%     56.56% |         118      5.39%     61.95% |         167      7.63%     69.58% |          60      2.74%     72.32% |         130      5.94%     78.25% |         124      5.66%     83.92% |          70      3.20%     87.12% |          79      3.61%     90.73% |         132      6.03%     96.76% |          71      3.24%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         2189                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          14      3.87%      3.87% |          14      3.87%      7.73% |          28      7.73%     15.47% |          28      7.73%     23.20% |          28      7.73%     30.94% |          28      7.73%     38.67% |          28      7.73%     46.41% |          42     11.60%     58.01% |          22      6.08%     64.09% |          38     10.50%     74.59% |          22      6.08%     80.66% |          14      3.87%     84.53% |          14      3.87%     88.40% |          14      3.87%     92.27% |          14      3.87%     96.13% |          14      3.87%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total          362                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |           0      0.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        3408      5.99%      5.99% |        3467      6.09%     12.07% |        3433      6.03%     18.10% |        3801      6.68%     24.78% |        3483      6.12%     30.90% |        3314      5.82%     36.72% |        3380      5.94%     42.65% |        3611      6.34%     48.99% |        3564      6.26%     55.25% |        3403      5.98%     61.23% |        3407      5.98%     67.21% |        3945      6.93%     74.14% |        3795      6.66%     80.80% |        3933      6.91%     87.71% |        3775      6.63%     94.34% |        3222      5.66%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total        56941                      
system.ruby.L2Cache_Controller.M.L1_GETX |        4927      6.21%      6.21% |        5013      6.31%     12.52% |        4973      6.26%     18.79% |        4928      6.21%     24.99% |        4990      6.29%     31.28% |        4939      6.22%     37.50% |        4895      6.17%     43.67% |        5066      6.38%     50.05% |        4951      6.24%     56.28% |        4979      6.27%     62.56% |        4987      6.28%     68.84% |        4933      6.21%     75.05% |        4969      6.26%     81.31% |        4852      6.11%     87.42% |        4986      6.28%     93.70% |        4999      6.30%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        79387                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          14      4.19%      4.19% |          14      4.19%      8.38% |          28      8.38%     16.77% |          28      8.38%     25.15% |          28      8.38%     33.53% |          28      8.38%     41.92% |          28      8.38%     50.30% |          28      8.38%     58.68% |          22      6.59%     65.27% |          24      7.19%     72.46% |          22      6.59%     79.04% |          14      4.19%     83.23% |          14      4.19%     87.43% |          14      4.19%     91.62% |          14      4.19%     95.81% |          14      4.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total          334                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       19655      6.20%      6.20% |       19646      6.20%     12.40% |       19351      6.11%     18.51% |       20025      6.32%     24.83% |       19558      6.17%     31.00% |       19493      6.15%     37.15% |       19599      6.18%     43.33% |       20029      6.32%     49.65% |       19905      6.28%     55.93% |       19575      6.18%     62.11% |       19718      6.22%     68.33% |       20173      6.37%     74.70% |       20253      6.39%     81.09% |       20260      6.39%     87.48% |       20109      6.35%     93.82% |       19573      6.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       316922                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total            3                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |        6692      6.31%      6.31% |        6468      6.10%     12.42% |        6216      5.86%     18.28% |        6608      6.23%     24.51% |        6370      6.01%     30.52% |        6566      6.19%     36.72% |        6636      6.26%     42.98% |        6664      6.29%     49.27% |        6748      6.37%     55.63% |        6566      6.19%     61.83% |        6678      6.30%     68.13% |        6692      6.31%     74.44% |        6874      6.49%     80.93% |        6818      6.43%     87.36% |        6692      6.31%     93.67% |        6706      6.33%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       105994                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1274      6.27%      6.27% |        1302      6.41%     12.68% |        1442      7.10%     19.78% |        1232      6.06%     25.84% |        1274      6.27%     32.12% |        1274      6.27%     38.39% |        1246      6.13%     44.52% |        1246      6.13%     50.65% |        1316      6.48%     57.13% |        1106      5.44%     62.58% |        1190      5.86%     68.44% |        1218      6.00%     74.43% |        1190      5.86%     80.29% |        1260      6.20%     86.49% |        1442      7.10%     93.59% |        1302      6.41%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        20314                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        5656      6.22%      6.22% |        5726      6.29%     12.51% |        5754      6.32%     18.83% |        5712      6.28%     25.11% |        5740      6.31%     31.42% |        5698      6.26%     37.68% |        5712      6.28%     43.95% |        5698      6.26%     50.22% |        5670      6.23%     56.45% |        5656      6.22%     62.66% |        5670      6.23%     68.89% |        5628      6.18%     75.08% |        5642      6.20%     81.28% |        5684      6.25%     87.52% |        5684      6.25%     93.77% |        5670      6.23%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total        91000                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       20683      6.21%      6.21% |       20674      6.20%     12.41% |       20376      6.11%     18.52% |       21049      6.31%     24.84% |       20583      6.18%     31.01% |       20517      6.16%     37.17% |       20623      6.19%     43.35% |       21039      6.31%     49.66% |       20933      6.28%     55.95% |       20604      6.18%     62.13% |       20742      6.22%     68.35% |       21198      6.36%     74.71% |       21280      6.38%     81.09% |       21287      6.39%     87.48% |       21137      6.34%     93.82% |       20597      6.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       333322                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          14      4.22%      4.22% |          14      4.22%      8.43% |          27      8.13%     16.57% |          28      8.43%     25.00% |          28      8.43%     33.43% |          28      8.43%     41.87% |          28      8.43%     50.30% |          28      8.43%     58.73% |          22      6.63%     65.36% |          24      7.23%     72.59% |          21      6.33%     78.92% |          14      4.22%     83.13% |          14      4.22%     87.35% |          14      4.22%     91.57% |          14      4.22%     95.78% |          14      4.22%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total          332                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total            2                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total            2                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          14      4.22%      4.22% |          14      4.22%      8.43% |          27      8.13%     16.57% |          28      8.43%     25.00% |          28      8.43%     33.43% |          28      8.43%     41.87% |          28      8.43%     50.30% |          28      8.43%     58.73% |          22      6.63%     65.36% |          24      7.23%     72.59% |          21      6.33%     78.92% |          14      4.22%     83.13% |          14      4.22%     87.35% |          14      4.22%     91.57% |          14      4.22%     95.78% |          14      4.22%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total          332                      

---------- End Simulation Statistics   ----------
