<HTML>
<HEAD>
   <TITLE>Publications, UCI System Test Laboratory</TITLE>
<META NAME="DESCRIPTION" CONTENT="Publications of the UCI System Test Lab">
</HEAD>        
<BODY TEXT=    "#FFFFFF"
      BGCOLOR= "#FFFFFF"
      LINK=    "#43A9FF"
<!--      VLINK=   "#43AFCF" 
      VLINK=   "#43A9FF"
      VLINK=   "#43A9FF"-->
      TOPMARGIN=0
      LEFTMARGIN=0>
<TABLE BORDER=0
       CELLSPACING=0
       CELLPADDING=15
       WIDTH=100%
       HEIGHT=12%>
 <TR>
  <TD WIDTH=17% BGCOLOR="#222222"> <!-- upper-left box -->
  &nbsp;<BR>
  </TD>


  <!-- top title contents -->
  <TD width=83% BGCOLOR="#111191" valign=middle halign=middle>
      <FONT COLOR="#111191">xxxxxx</font> <!-- hoffset -->
      <FONT SIZE=2 FACE="ARIAL"><strong>UCI System Test Laboratory</strong></font><br>
      <FONT COLOR="#111191">xxxxxx</font> <!-- hoffset -->
      <FONT SIZE=5 FACE="ARIAL"><strong>Selected Publcations</strong></font>
  </td>


<!--
  <TD width=47% BGCOLOR="#111191" valign=middle ALIGN=CENTER>
      <FONT COLOR="#111191">xxxxxxxx</font>
      <FONT COLOR="#DDDDDD" FACE="ARIAL"><I>Favorite Resources for Web Design</I></FONT>
  </td>
-->

 </tr>
</table>

<!-- CONTENT -->

<TABLE BORDER=0
       CELLSPACING=0
       CELLPADDING=15
       WIDTH=100%>
 <TR>

  <TD WIDTH=17% HEIGHT=100% BGCOLOR="#6D1276" VALIGN=TOP>
      <BR>
<!--SITE LINKS -->
<font color=#43A9FF face="arial,helvetica" size=-1>
      <A HREF="http://testlab.ics.uci.edu/index.html">Testing Home</A>
      <p>
      <A HREF="http://testlab.ics.uci.edu/data/projects.html">Projects</A>
<!--      <p>
      <A HREF="http://testlab.ics.uci.edu/data/people.html">People</A>
-->
      <p>
      <A HREF="http://testlab.ics.uci.edu/data/pubs.html">Publications</A>
      <p>
      <A HREF="http://testlab.ics.uci.edu/data/links.html">Links</A>
  </font></TD>
 

<!-- PAGE CONTENT -->

  <TD width=83% HEIGHT=100% BGCOLOR="FFFFFF" VALIGN=TOP>
     <FONT SIZE=3 FACE="ARIAL" COLOR="#000000">
      <BR>
<!--  MAIN DOCUMENT GOES HERE -->


<ul>

      <li><h3> I. G. Harris, <br><a
        href="./pubdir/date04_harris.pdf"><font color="red">
        "Covalidation of Complex Hardware/Software Systems"</font></a>
        in <b>System-on-Chip: Next Generation Electronics</b>,
        Institution of Electrical Engineers Publishing (Bashir
        M. Al-Hashimi ed.), 2006.
	</h3>

      <li><h3> M. Heath, W. Burleson, I. G. Harris, <br><a
        href="./pubdir/date04_harris.pdf"><font color="red">
        "Synchro-Tokens: A Deterministic GALS Methodology for
        Chip-Level Debug and Test" </font></a>, IEEE Transactions on
        Computers, vol. 54, num. 12, December 2005.

      <li><h3> I. G. Harris, <br><a
        href="./pubdir/date04_harris.pdf"><font color="red">
        "Hardware/Software Covalidation" </font></a> , IEE Proceedings on
        Computers and Digital Techniques, vol. 152, num. 3, May 2005.
	</h3>

      <li><h3> S. Verma, K. Ramineni, and I. G. Harris, <br><a
        href="./pubdir/date04_harris.pdf"><font color="red"> "An
        Efficient Control-Oriented Coverage Metric" </font></a> , IEEE
        Asian South Pacific Design Automation Conference (ASPDAC),
        January 2005.
        </h3>


      <li><h3> I. G. Harris, <br><a
        href="./pubdir/date04_harris.pdf"><font color="red"> "Tacking
        Concurrency and Timing Problems"</font></a> in <b>Test and
        Validation of Hardware/Software Systems Starting with
        System-Level Descriptions</b>, Springer-Verlag Publishing
        (Matteo Sonza Reorda and Zebo Peng eds.), 2005. 
	</h3>


      <li><h3>
        M. Heath, W. Burleson, and I. G. Harris,
        <br><a href="./pubdir/date04_harris.pdf"><font color="red">
	"Eliminating Nondeterminism to Enable Chip-Level Test of
        Globally-Asynchronous Locally-Synchronous SoCs",
	</font>
	</a>
	IEEE/ACM Design Automation and Test in Europe (DATE) Conference,
	February 2004.
	<!-- pp ?? -->	
	</h3>

      <li><h3>
        E. Gaudette, M. Moussa, and I. G. Harris,
        <br><a href="./pubdir/hldvt03_harris.pdf"><font color="red">
	"A Method for the Evaluation of Behavioral Fault Models",
	</font>
	</a>
	IEEE High-Level Design, Validation, and Test Workshop
	(HLDVT), November 2003.
	<!-- pp 169-172 -->	
	</h3>

      <li><h3>
        D. A. Fernandes and I. G. Harris,
        <br><a href="./pubdir/itc03_harris.pdf"><font color="red">
	"Application of Built in Self-Test for Interconnect Testing of
        FPGAs",
	</font>
	</a>
	IEEE International Test Conference, September 2003.
	<!-- pp 1248-1257 -->	
	</h3>

        <li><h3>
	I. G. Harris,
        <br><a href="./pubdir/dnt03_harris.pdf"><font color="red">
	"Fault Models and Test Generation for Hardware-Software Covalidation",
	</font>
	</a>
	IEEE Design and Test of Computers, volume 20, number 4, 
	July-August 2003.
	<!-- pp 40-47 -->	
	</h3>

      <li><h3>
      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,
        <br><a href="./pubdir/jcsc_harris.pdf"><font color="red">
	"ATPG for Timing Errors in Globally Asynchronous Locally Synchronous 
	Systems",
	</font>
	</a>
	Journal for Circuits, Systems and Computers, volume 12, number 3,
	June 2003.
	<!-- pp 305-332 -->	
	</h3>

      <li><h3>
      M. Heath and I. G. Harris
        <br><a href="./pubdir/mtv03_harris.pdf"><font color="red">
	"A Deterministic Globally Asynchronous Locally Synchronous
        Microprocessor Architecture",
	</font>
	</a>
	IEEE Microprocessor Test and Verification Workshop (MTV), May 2003.
	<!-- pp 119-124 -->	
	</h3>


      <li><h3>
      Z. Zeng, Q. Zhang, I. G. Harris, and M. Ciesielski,
        <br><a href="./pubdir/date03.pdf"><font color="red">
	"Fast Computation of Data Correlation Using BDDs", 
	</font>
	</a>
	IEEE/ACM Design Automation and Test in Europe (DATE) Conference, 
	March 2003.
	</h3>


      <li><h3>
      Q. Zhang and I. G. Harris,
        <br><a href="./pubdir/tcad_pbist.pdf"><font color="red">
	"Partial BIST Insertion to Eliminate Data Correlation", 
	</font>
	</a>
	IEEE Transactions on Computer-Aided Design, March 2003.
	</h3>

      <li><h3>
      I. G. Harris and R. Tessier,
        <br><a href="./pubdir/tcad_fpga.pdf"><font color="red">
	"Testing and Diagnosis of Interconnect Faults in Cluster-Based FPGA
	Architectures", 
	</font>
	</a>
	IEEE Transactions on Computer-Aided Design, November 2002.
	</h3>

      <li><h3>
      F. Xin and I. G. Harris,
        <br><a href="./pubdir/hldvt02.pdf"><font color="red">
	"Test Generation for Hardware-Software Covalidation Using Non-Linear 
	Programming",
	</font>
	</a>
	IEEE Workshop on High Level Design Validation and Test (HLDVT), 
	October 2002.
	</h3>


      <li><h3>
      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,
        <br><a href="./pubdir/etw02.pdf"><font color="red">
	"ATPG for Timing-Induced Functional 
	Errors on Trigger Events in Hardware-Software Systems" </A>,
	</font>
	IEEE European Test Workshop (ETW), May 2002
	
	</h3>

      <li><h3>
      I. G. Harris,
        <br><a href="./pubdir/hldvt01hwsw.pdf"><font color="red">
	"Hardware-Software Covalidation: 
	Fault Models and Test Generation"</a>,
	</font>
	IEEE Workshop on High Level Design Validation and
	Test (HLDVT), November 2001
	
	</h3>

      <li><h3>
      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,
        <br><a href="./pubdir/hldvt01cfsm.pdf"><font color="red">
	"Test Pattern Generation for 
	Timing-Induced Errors in Hardware-Software Systems"</a>,
	</font>
	IEEE Workshop on High Level Design Validation and
	Test (HLDVT), November 2001

	</h3>

      <li><h3>
      I. G. Harris, P. Menon, and R. Tessier,
        <br><a href="./pubdir/itc01fpga.pdf"><font color="red">
	"BIST-Based Path Delay Testing in FPGA Arichitectures"</a>,
	</font>
	IEEE International Test Conference (ITC), October 2001.
	
	</h3>

      <li><h3>
      Q. Zhang and I. G. Harris,
        <br><a href="./pubdir/itc01funct.pdf"><font color="red">
	"A Validation Fault Model for Timing-Induced Functional Errors"</a>,
	</font>
	IEEE International Test Conference (ITC), October 2001.

	</h3>

      <li><h3>
      W. Burleson, A. Ganz, and I. G. Harris,
        <br><font color="red">
	"Educational Innovations in Multimedia Systems",
	</font>
	ASEE Journal of Engineering Education, January 2001.

	</h3>

      <li><h3>
      Q. Zhang and I. G. Harris,
        <br><font color="red">
	"A Data Flow Coverage Metric For Validation of Behavioral HDL Descriptions",
	</font>

	International Conference on Computer-Aided Design (ICCAD), 2000.
	</h3>

      <li><h3>
      I. G. Harris and R. Tessier,
      <br><A HREF="./pubdir/iccad00fpga.pdf"><font color="red">
      "Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures"</a>,
      </font>
      International Conference on Computer-Aided Design (ICCAD), 2000.
      </h3>

      <li><h3>
      Q. Zhang and I. G. Harris,
      <br>
      <A HREF="./pubdir/funct_itc00.pdf"><font color="red"> "A Domain Coverage Metric for the Validation of Behavioral VHDL Descriptions" </font></A>,
      International Test Conference (ITC), October 2000.
      </h3>

<!--
      <li><h3>
      I. G. Harris,
      <A HREF="./pubdir/reconv_acm.pdf"> "The Impact of Reconvergent Fanout on Test
      Sequence Length"</font></A>,
      Submitted to the Journal on Electronic Testing: Theory and Applications (JETTA)
      </h3>
-->


      <li><h3>
      I. G. Harris and Russell Tessier,
      <A HREF="./pubdir/fpga_dac00.pdf"><font color="red"> "Interconnect Testing of Cluster-based FPGA Architectures"</font></A>,
      Design Automation Conference (DAC), 2000.
      </h3>

      <li><h3>
      Q. Zhang and I. G. Harris,
      <A HREF="./pubdir/reconv_iccad99.pdf"><font color="red"> "Partial BIST Insertion to Eliminate Data
      Correlation"</font></A>,
      International Conference on Computer-Aided Design (ICCAD), 1999.
      </h3>

<!--
      <li><h3>
      Q. Zhang and I. G. Harris,
      <A HREF="./pubdir/funct_hldvt.pdf"><font color="red"> "Mutation Analysis for the Evaluation of
      Functional Fault Models"</font></A>,
      High-Level Design, Validation, and Test Workshop (HLDVT), 1999.
      </h3>


      <li><h3>
      I. G. Harris,
      <A HREF="./pubdir/reconv_natw99.pdf"><font color="red"> "Reconvergent Fanout Removal Through Partial BIST Insertion" </font></A>,
      North Atlantic Test Workshop (NATW), 1999.
      </h3>
-->

</ul>

<!--

<h2> Presentations </h2>
<br>

<ul>

<li><h3>
Presentation on,
<A HREF="./itsw00_pres.html"> "Interconnect Testing of Cluster-based 
FPGA Architectures"</A>, made at the
International Test Synthesis Workshop (ITSW), 2000.
</h3>

<li><h3>
Presentation on,
<A HREF="./iccad99_pres.ppt"> "Partial BIST Insertion to Eliminate Data
Correlation"</A>, made at the
International Conference on Computer-Aided Design (ICCAD), 1999.
</h3>


<li><h3>
Presentation on <A HREF="./funct_hldvt.ppt"> "Mutation Analysis 
for the Evaluation of Functional Fault Models"</A>, made at the 
High-Level Design, Validation, and Test Workshop (HLDVT), 1999.
</h3>


</ul>

-->

</font>

 </TD>
 </TR>
</TABLE>
<center>
<hr size = 2 color="#002858" noshade width="90%">


</CENTER>
</BODY>
</HTML>