#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Nov 25 12:47:15 2024
# Process ID         : 12128
# Current directory  : C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent20276 C:\Users\phazonic\Documents\School\CMPE-140\CMPE-140-CPU\CPU.xpr
# Log file           : C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/vivado.log
# Journal file       : C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU\vivado.jou
# Running On         : Murphys-Curse
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency      : 3600 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17097 MB
# Swap memory        : 16642 MB
# Total Virtual      : 33740 MB
# Available Virtual  : 18991 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sim_1/new/stall_test_out.dat
launch_simulation
source tb.tcl
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} 47
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} -line 47
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} 48
relaunch_sim
run all
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} 57
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} -line 48
run all
run all
run all
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} 80
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} -line 80
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} 83
run all
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} -line 57
run all
relaunch_sim
run all
run all
run all
add_wave /tb/dut/cpu/pc_write
set_property MARK_DEBUG true [get_nets /tb/dut/cpu/pc_write]
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} 51
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} -line 83
relaunch_sim
run all
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/stall_handler.sv} 29
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/stall_handler.sv} -line 29
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/stall_handler.sv} 28
relaunch_sim
run all
run all
run all
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/stall_handler.sv} 36
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/stall_handler.sv} 30
run all
run all
run all
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} -line 51
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
close_sim
launch_simulation
source tb.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
launch_simulation
source tb.tcl
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/stall_handler.sv} -line 28
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/stall_handler.sv} -line 36
run all
relaunch_sim
close_sim
launch_simulation
source tb.tcl
run all
run all
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sim_1/new/load_store.dat
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -top cpu -part xczu3eg-sbva484-1-i -lint 
synth_design -top cpu -part xczu3eg-sbva484-1-i -lint 
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sim_1/new/ram_test.dat
launch_simulation
launch_simulation
launch_simulation
update_compile_order -fileset sim_1
close_project
open_project C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.xpr
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_simulation
close_project
open_project C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.xpr
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
source tb.tcl
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} 133
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/mem_access.sv} 52
relaunch_sim
run all
run all
run all
run all
run all
run all
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} 238
run all
run all
run all
close_sim
launch_simulation
source tb.tcl
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/stall_handler.sv} -line 30
run all
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} -line 133
run all
run all
run all
run all
run all
run all
run all
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/mem_access.sv} 68
run all
run all
run all
run all
run all
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/mem_access.sv} -line 52
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/mem_access.sv} -line 68
run all
run all
run all
close_sim
launch_simulation
source tb.tcl
remove_bps -file {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} -line 238
run all
examine tb.dmem.mem
examine tb.dmem.mem
show tb.dmem.mem
display tb.dmem.mem
close_sim
launch_simulation
source tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sim_1/new/load_store_hazard.dat
launch_simulation
source tb.tcl
add_bp {C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sources_1/new/cpu.sv} 238
relaunch_sim
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/phazonic/Documents/School/CMPE-140/CMPE-140-CPU/CPU.srcs/sim_1/new/rst_test.dat
launch_simulation
source tb.tcl
run all
run all
run all
run all
run all
run all
run all
close_sim
launch_simulation
source tb.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
launch_simulation
source tb.tcl
run all
run all
run all
run all
run all
run all
close_sim
