<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: I2S0_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_i2_s0___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">I2S0_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>I2S ASRC Master/Slave Module (I2S0)  
 <a href="struct_i2_s0___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a27a04da21c461ff32627db965b8e4442"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a97032f5ecef0bc5f6a59a9171d8795df"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a97032f5ecef0bc5f6a59a9171d8795df">RXDATA</a></td></tr>
<tr class="separator:a97032f5ecef0bc5f6a59a9171d8795df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0abc47271c8dd441ff998ddf5886e9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5d970edea167efa40f7bd6f4bafe3b17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a5d970edea167efa40f7bd6f4bafe3b17">RXSAMPLE</a>: 32</td></tr>
<tr class="separator:a5d970edea167efa40f7bd6f4bafe3b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0abc47271c8dd441ff998ddf5886e9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aab0abc47271c8dd441ff998ddf5886e9">RXDATA_b</a></td></tr>
<tr class="separator:aab0abc47271c8dd441ff998ddf5886e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a04da21c461ff32627db965b8e4442"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a27a04da21c461ff32627db965b8e4442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4eec16b41acc3089c1506a957aa2908"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae7bd8e96aa7ae8a752982d611fbcccc0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae7bd8e96aa7ae8a752982d611fbcccc0">RXCHANID</a></td></tr>
<tr class="separator:ae7bd8e96aa7ae8a752982d611fbcccc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7a4f01cfcea036ee4dc617e9a087c9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae7bd8e96aa7ae8a752982d611fbcccc0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae7bd8e96aa7ae8a752982d611fbcccc0">RXCHANID</a>: 8</td></tr>
<tr class="separator:ae7bd8e96aa7ae8a752982d611fbcccc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7a4f01cfcea036ee4dc617e9a087c9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a0c7a4f01cfcea036ee4dc617e9a087c9">RXCHANID_b</a></td></tr>
<tr class="separator:a0c7a4f01cfcea036ee4dc617e9a087c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4eec16b41acc3089c1506a957aa2908"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac4eec16b41acc3089c1506a957aa2908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf34c3f71cb2e10e3189c128d37eacf"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad9bdd6bcadcb94457da103f099d733fa"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ad9bdd6bcadcb94457da103f099d733fa">RXFIFOSTATUS</a></td></tr>
<tr class="separator:ad9bdd6bcadcb94457da103f099d733fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f30e2914d91e71218f8a4468b0b28a9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acb626ab3f804bad992e0ccfcb66b5cfd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#acb626ab3f804bad992e0ccfcb66b5cfd">RXSAMPLECNT</a>: 28</td></tr>
<tr class="separator:acb626ab3f804bad992e0ccfcb66b5cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73cc568fb991477ba2d12083ca6a86c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a73cc568fb991477ba2d12083ca6a86c3">RXEMPTY</a>: 1</td></tr>
<tr class="separator:a73cc568fb991477ba2d12083ca6a86c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f30e2914d91e71218f8a4468b0b28a9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9f30e2914d91e71218f8a4468b0b28a9">RXFIFOSTATUS_b</a></td></tr>
<tr class="separator:a9f30e2914d91e71218f8a4468b0b28a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf34c3f71cb2e10e3189c128d37eacf"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aadf34c3f71cb2e10e3189c128d37eacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd371ff23d324cfc6acbf0ba378e1db8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8cd3c87f2f06ecb1baac05556ee5f2b7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a8cd3c87f2f06ecb1baac05556ee5f2b7">RXFIFOSIZE</a></td></tr>
<tr class="separator:a8cd3c87f2f06ecb1baac05556ee5f2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade3527021bab7e27cb5c70b7008bcd8e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a815785d2f34e83197e5ee411f72d55b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a815785d2f34e83197e5ee411f72d55b8">SIZE</a>: 32</td></tr>
<tr class="separator:a815785d2f34e83197e5ee411f72d55b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade3527021bab7e27cb5c70b7008bcd8e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ade3527021bab7e27cb5c70b7008bcd8e">RXFIFOSIZE_b</a></td></tr>
<tr class="separator:ade3527021bab7e27cb5c70b7008bcd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd371ff23d324cfc6acbf0ba378e1db8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afd371ff23d324cfc6acbf0ba378e1db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b2e5ad3831e72114fade9b96b8c46b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af8ebe54db08c95a82aeb21ac76307bad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#af8ebe54db08c95a82aeb21ac76307bad">RXUPPERLIMIT</a></td></tr>
<tr class="separator:af8ebe54db08c95a82aeb21ac76307bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf77945f057977d49fbfd28e35474bee"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a815785d2f34e83197e5ee411f72d55b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a815785d2f34e83197e5ee411f72d55b8">SIZE</a>: 32</td></tr>
<tr class="separator:a815785d2f34e83197e5ee411f72d55b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf77945f057977d49fbfd28e35474bee"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aaf77945f057977d49fbfd28e35474bee">RXUPPERLIMIT_b</a></td></tr>
<tr class="separator:aaf77945f057977d49fbfd28e35474bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b2e5ad3831e72114fade9b96b8c46b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac5b2e5ad3831e72114fade9b96b8c46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d9e4242a53a9f2e895343e4f6f2b3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s0___type.html#af6d9e4242a53a9f2e895343e4f6f2b3b">RESERVED</a> [3]</td></tr>
<tr class="separator:af6d9e4242a53a9f2e895343e4f6f2b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b376489bf45f597b934e827cb605bc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a76604f8e5ea8662592531acbd47c0c84"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a76604f8e5ea8662592531acbd47c0c84">TXDATA</a></td></tr>
<tr class="separator:a76604f8e5ea8662592531acbd47c0c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038b83c5916054d6b699a6c09fb5b838"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae457247f2415f7b7527bd5b0e66a3ed1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae457247f2415f7b7527bd5b0e66a3ed1">TXSAMPLE</a>: 32</td></tr>
<tr class="separator:ae457247f2415f7b7527bd5b0e66a3ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038b83c5916054d6b699a6c09fb5b838"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a038b83c5916054d6b699a6c09fb5b838">TXDATA_b</a></td></tr>
<tr class="separator:a038b83c5916054d6b699a6c09fb5b838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b376489bf45f597b934e827cb605bc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af7b376489bf45f597b934e827cb605bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87c8bf420568f9146c7dc3f2f2fbaf0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3b5dbf84245ee7218a84f8aca1c6bcca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3b5dbf84245ee7218a84f8aca1c6bcca">TXCHANID</a></td></tr>
<tr class="separator:a3b5dbf84245ee7218a84f8aca1c6bcca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee97e1d16c0e5cbadd9bcf381bad655b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3b5dbf84245ee7218a84f8aca1c6bcca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3b5dbf84245ee7218a84f8aca1c6bcca">TXCHANID</a>: 8</td></tr>
<tr class="separator:a3b5dbf84245ee7218a84f8aca1c6bcca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee97e1d16c0e5cbadd9bcf381bad655b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aee97e1d16c0e5cbadd9bcf381bad655b">TXCHANID_b</a></td></tr>
<tr class="separator:aee97e1d16c0e5cbadd9bcf381bad655b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87c8bf420568f9146c7dc3f2f2fbaf0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab87c8bf420568f9146c7dc3f2f2fbaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a9605f3271cd8d55580d1fa6185e46"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa6e0dc275a7d5b89e61050ba2a5cc2f5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aa6e0dc275a7d5b89e61050ba2a5cc2f5">TXFIFOSTATUS</a></td></tr>
<tr class="separator:aa6e0dc275a7d5b89e61050ba2a5cc2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b85c967ecd32fa15e85dbc597dad90a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7ddcf5fb2c868cec59f0e0b0f677a810"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a7ddcf5fb2c868cec59f0e0b0f677a810">TXFIFOCNT</a>: 28</td></tr>
<tr class="separator:a7ddcf5fb2c868cec59f0e0b0f677a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca9e908c80bdbb946413bb12dde79fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aeca9e908c80bdbb946413bb12dde79fa">TXFIFOFULL</a>: 1</td></tr>
<tr class="separator:aeca9e908c80bdbb946413bb12dde79fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b85c967ecd32fa15e85dbc597dad90a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9b85c967ecd32fa15e85dbc597dad90a">TXFIFOSTATUS_b</a></td></tr>
<tr class="separator:a9b85c967ecd32fa15e85dbc597dad90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a9605f3271cd8d55580d1fa6185e46"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a99a9605f3271cd8d55580d1fa6185e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3039627df0d95da4b53f1eb2b99e093"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac075db2375a6c94040cf1ec57adb725e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ac075db2375a6c94040cf1ec57adb725e">TXFIFOSIZE</a></td></tr>
<tr class="separator:ac075db2375a6c94040cf1ec57adb725e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9884f14835788eee266891c57ef2dd30"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a815785d2f34e83197e5ee411f72d55b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a815785d2f34e83197e5ee411f72d55b8">SIZE</a>: 32</td></tr>
<tr class="separator:a815785d2f34e83197e5ee411f72d55b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9884f14835788eee266891c57ef2dd30"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9884f14835788eee266891c57ef2dd30">TXFIFOSIZE_b</a></td></tr>
<tr class="separator:a9884f14835788eee266891c57ef2dd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3039627df0d95da4b53f1eb2b99e093"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af3039627df0d95da4b53f1eb2b99e093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606356c23b2a57388b5ed07ae3ba162f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a01b357ac2e3c1474abb1d89f3d7173f9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a01b357ac2e3c1474abb1d89f3d7173f9">TXLOWERLIMIT</a></td></tr>
<tr class="separator:a01b357ac2e3c1474abb1d89f3d7173f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463450a9eb0c4eeb92d1087574f4b61e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a815785d2f34e83197e5ee411f72d55b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a815785d2f34e83197e5ee411f72d55b8">SIZE</a>: 32</td></tr>
<tr class="separator:a815785d2f34e83197e5ee411f72d55b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463450a9eb0c4eeb92d1087574f4b61e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a463450a9eb0c4eeb92d1087574f4b61e">TXLOWERLIMIT_b</a></td></tr>
<tr class="separator:a463450a9eb0c4eeb92d1087574f4b61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606356c23b2a57388b5ed07ae3ba162f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a606356c23b2a57388b5ed07ae3ba162f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ccc14416eb95508223a9bd13962d2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s0___type.html#a14ccc14416eb95508223a9bd13962d2e">RESERVED1</a> [3]</td></tr>
<tr class="separator:a14ccc14416eb95508223a9bd13962d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30dff64cf032bda9029d1600a21f684f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1e6f45b1ce647be465f323e7fddff13d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a1e6f45b1ce647be465f323e7fddff13d">I2SDATACFG</a></td></tr>
<tr class="separator:a1e6f45b1ce647be465f323e7fddff13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1e231d44ae9b17cb8bd7dd0f512e71"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae22dcc3db42a7d165788ee7ae4a7d008"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae22dcc3db42a7d165788ee7ae4a7d008">SSZ1</a>: 3</td></tr>
<tr class="separator:ae22dcc3db42a7d165788ee7ae4a7d008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678af1bd1e3e93fd0f68875eeafe07e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a678af1bd1e3e93fd0f68875eeafe07e3">JUST</a>: 1</td></tr>
<tr class="separator:a678af1bd1e3e93fd0f68875eeafe07e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081e853ed075306f58bcf650f84b5fbe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a081e853ed075306f58bcf650f84b5fbe">WDLEN1</a>: 3</td></tr>
<tr class="separator:a081e853ed075306f58bcf650f84b5fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5b0e17d9559bd238e6f5005777c29f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3d5b0e17d9559bd238e6f5005777c29f">FRLEN1</a>: 7</td></tr>
<tr class="separator:a3d5b0e17d9559bd238e6f5005777c29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045256f662eef4b64854a9b04ddfaaa3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a045256f662eef4b64854a9b04ddfaaa3">SSZ2</a>: 3</td></tr>
<tr class="separator:a045256f662eef4b64854a9b04ddfaaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140476c1a8d65944233b2410d193ca5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a140476c1a8d65944233b2410d193ca5d">DATADLY</a>: 2</td></tr>
<tr class="separator:a140476c1a8d65944233b2410d193ca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddc4dece4766d1a167a50d90337b68e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a2ddc4dece4766d1a167a50d90337b68e">WDLEN2</a>: 3</td></tr>
<tr class="separator:a2ddc4dece4766d1a167a50d90337b68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051f86c754ca133fe360bee90af19471"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a051f86c754ca133fe360bee90af19471">FRLEN2</a>: 7</td></tr>
<tr class="separator:a051f86c754ca133fe360bee90af19471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe612cc38bfd9fcc0b11a72174a5af4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#afe612cc38bfd9fcc0b11a72174a5af4f">PH</a>: 1</td></tr>
<tr class="separator:afe612cc38bfd9fcc0b11a72174a5af4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1e231d44ae9b17cb8bd7dd0f512e71"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#abc1e231d44ae9b17cb8bd7dd0f512e71">I2SDATACFG_b</a></td></tr>
<tr class="separator:abc1e231d44ae9b17cb8bd7dd0f512e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30dff64cf032bda9029d1600a21f684f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a30dff64cf032bda9029d1600a21f684f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9425ae373cc4d9eaee27233b786d80d0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a742fa4d1ff73b91994d4df6c296653a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a742fa4d1ff73b91994d4df6c296653a8">I2SIOCFG</a></td></tr>
<tr class="separator:a742fa4d1ff73b91994d4df6c296653a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d90cc2a2556af85eaec43a70ad9f9ab"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a806f9090a393e908dac5c0a0817cc2b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a806f9090a393e908dac5c0a0817cc2b7">OEN</a>: 1</td></tr>
<tr class="separator:a806f9090a393e908dac5c0a0817cc2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707d12d3412e47e80a91cea5d9ba8f86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a707d12d3412e47e80a91cea5d9ba8f86">FPER</a>: 12</td></tr>
<tr class="separator:a707d12d3412e47e80a91cea5d9ba8f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fb82e1f9b458f28ca643debfb686cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a69fb82e1f9b458f28ca643debfb686cb">FSP</a>: 1</td></tr>
<tr class="separator:a69fb82e1f9b458f28ca643debfb686cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad21775e54ef345d364c9673e2c96877"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aad21775e54ef345d364c9673e2c96877">PRTX</a>: 1</td></tr>
<tr class="separator:aad21775e54ef345d364c9673e2c96877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ab99cc1ed20d098493afaa051f6191"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a98ab99cc1ed20d098493afaa051f6191">MSL</a>: 1</td></tr>
<tr class="separator:a98ab99cc1ed20d098493afaa051f6191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8439756be9a228fd1957ef1289dcac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a0a8439756be9a228fd1957ef1289dcac">PRx</a>: 1</td></tr>
<tr class="separator:a0a8439756be9a228fd1957ef1289dcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3e2c4118cb2ca1b829ca8909d63afe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9c3e2c4118cb2ca1b829ca8909d63afe">FWID</a>: 8</td></tr>
<tr class="separator:a9c3e2c4118cb2ca1b829ca8909d63afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d90cc2a2556af85eaec43a70ad9f9ab"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a5d90cc2a2556af85eaec43a70ad9f9ab">I2SIOCFG_b</a></td></tr>
<tr class="separator:a5d90cc2a2556af85eaec43a70ad9f9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9425ae373cc4d9eaee27233b786d80d0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9425ae373cc4d9eaee27233b786d80d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb75962587c4da9e61dbe5fc29bdbc3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a07bc633f27a734bbba0525c6155ffd51"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a07bc633f27a734bbba0525c6155ffd51">I2SCTL</a></td></tr>
<tr class="separator:a07bc633f27a734bbba0525c6155ffd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4982a7780e3e32f106991335594808b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0b11345853d95258c1e843c3296d2ea3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a0b11345853d95258c1e843c3296d2ea3">TXEN</a>: 1</td></tr>
<tr class="separator:a0b11345853d95258c1e843c3296d2ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c40214a32fe45a76536c20c48e48f2f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3c40214a32fe45a76536c20c48e48f2f">TXRST</a>: 1</td></tr>
<tr class="separator:a3c40214a32fe45a76536c20c48e48f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf445b2292b83e8278222690fe7a4942"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#adf445b2292b83e8278222690fe7a4942">RXEN</a>: 1</td></tr>
<tr class="separator:adf445b2292b83e8278222690fe7a4942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dda8f9afb26b253ed016039c452df30"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a2dda8f9afb26b253ed016039c452df30">RXRST</a>: 1</td></tr>
<tr class="separator:a2dda8f9afb26b253ed016039c452df30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 25</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cdbe51613dd9907d37dd1fd6f53779"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a49cdbe51613dd9907d37dd1fd6f53779">I2SVAL</a>: 1</td></tr>
<tr class="separator:a49cdbe51613dd9907d37dd1fd6f53779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4982a7780e3e32f106991335594808b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#af4982a7780e3e32f106991335594808b">I2SCTL_b</a></td></tr>
<tr class="separator:af4982a7780e3e32f106991335594808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb75962587c4da9e61dbe5fc29bdbc3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0fb75962587c4da9e61dbe5fc29bdbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208d41ac49b9b956524d555c727b8f16"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad8650225fc35f6f287fa05bafbe90846"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ad8650225fc35f6f287fa05bafbe90846">IPBIRPT</a></td></tr>
<tr class="separator:ad8650225fc35f6f287fa05bafbe90846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf496aff4ff22f183bf4d2530fa1b5aa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1fcc46cc46524a13b30a1c9b46a088d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a1fcc46cc46524a13b30a1c9b46a088d1">RXFFM</a>: 1</td></tr>
<tr class="separator:a1fcc46cc46524a13b30a1c9b46a088d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3ce965a0ecce506dd9933d9903349b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#adc3ce965a0ecce506dd9933d9903349b">TXFFM</a>: 1</td></tr>
<tr class="separator:adc3ce965a0ecce506dd9933d9903349b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e48ff14077208637adbbbd92636087"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a01e48ff14077208637adbbbd92636087">RXFM</a>: 1</td></tr>
<tr class="separator:a01e48ff14077208637adbbbd92636087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0c499e1d119825e0211e776a78a467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3a0c499e1d119825e0211e776a78a467">TXEM</a>: 1</td></tr>
<tr class="separator:a3a0c499e1d119825e0211e776a78a467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab59fac7ab42cdf736c0bb82c3047f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9ab59fac7ab42cdf736c0bb82c3047f7">RXDMAM</a>: 1</td></tr>
<tr class="separator:a9ab59fac7ab42cdf736c0bb82c3047f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab636b4f904919c5e9de54468f773b783"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ab636b4f904919c5e9de54468f773b783">TXDMAM</a>: 1</td></tr>
<tr class="separator:ab636b4f904919c5e9de54468f773b783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 10</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fa327249a84e5dc338ae572aee4c86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a76fa327249a84e5dc338ae572aee4c86">RXFFI</a>: 1</td></tr>
<tr class="separator:a76fa327249a84e5dc338ae572aee4c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade6cce10dd9a61e7ec1e94778bbd5781"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ade6cce10dd9a61e7ec1e94778bbd5781">TXFFI</a>: 1</td></tr>
<tr class="separator:ade6cce10dd9a61e7ec1e94778bbd5781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4382899cc28e23b90b55e8b8f0630127"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a4382899cc28e23b90b55e8b8f0630127">RXFI</a>: 1</td></tr>
<tr class="separator:a4382899cc28e23b90b55e8b8f0630127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbe5956e9986c338542181a9d648f7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#affbe5956e9986c338542181a9d648f7e">TXEI</a>: 1</td></tr>
<tr class="separator:affbe5956e9986c338542181a9d648f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c0ae9e941ef65a53ae0752df39ab96"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a90c0ae9e941ef65a53ae0752df39ab96">RXDMAI</a>: 1</td></tr>
<tr class="separator:a90c0ae9e941ef65a53ae0752df39ab96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa252b44d4662be1a01c797578ede79b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aa252b44d4662be1a01c797578ede79b5">TXDMAI</a>: 1</td></tr>
<tr class="separator:aa252b44d4662be1a01c797578ede79b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 10</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf496aff4ff22f183bf4d2530fa1b5aa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#adf496aff4ff22f183bf4d2530fa1b5aa">IPBIRPT_b</a></td></tr>
<tr class="separator:adf496aff4ff22f183bf4d2530fa1b5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208d41ac49b9b956524d555c727b8f16"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a208d41ac49b9b956524d555c727b8f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ce91ba24d950efb9f008e7023d41c5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae641a4780660f620bb61982aa84d5bb0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae641a4780660f620bb61982aa84d5bb0">IPCOREID</a></td></tr>
<tr class="separator:ae641a4780660f620bb61982aa84d5bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a81fe9599c166a93de472d705eddda"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c5f9fb6bc858916548a90f858a9d22"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae1c5f9fb6bc858916548a90f858a9d22">COREID</a>: 8</td></tr>
<tr class="separator:ae1c5f9fb6bc858916548a90f858a9d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1743f1b28fbc2b983f4658b7ded22a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#afb1743f1b28fbc2b983f4658b7ded22a">COREFAM</a>: 8</td></tr>
<tr class="separator:afb1743f1b28fbc2b983f4658b7ded22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a81fe9599c166a93de472d705eddda"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ac1a81fe9599c166a93de472d705eddda">IPCOREID_b</a></td></tr>
<tr class="separator:ac1a81fe9599c166a93de472d705eddda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ce91ba24d950efb9f008e7023d41c5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae0ce91ba24d950efb9f008e7023d41c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4069457b2b58c93304f4af6c6630e61"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4fa019178457f7651d21e403edccdd24"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a4fa019178457f7651d21e403edccdd24">AMQCFG</a></td></tr>
<tr class="separator:a4fa019178457f7651d21e403edccdd24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac797beb15406af05ac51bef278a9f424"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a85cd76537bf26d0d040f372e2cb9497f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a85cd76537bf26d0d040f372e2cb9497f">MCLKSRC</a>: 1</td></tr>
<tr class="separator:a85cd76537bf26d0d040f372e2cb9497f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5399162e281bda70583cde68dec8c17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae5399162e281bda70583cde68dec8c17">ASRCEN</a>: 1</td></tr>
<tr class="separator:ae5399162e281bda70583cde68dec8c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac797beb15406af05ac51bef278a9f424"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ac797beb15406af05ac51bef278a9f424">AMQCFG_b</a></td></tr>
<tr class="separator:ac797beb15406af05ac51bef278a9f424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4069457b2b58c93304f4af6c6630e61"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac4069457b2b58c93304f4af6c6630e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe024bab5be4e0c7baa1fb272d7a4b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s0___type.html#afe024bab5be4e0c7baa1fb272d7a4b26">RESERVED2</a> [2]</td></tr>
<tr class="separator:afe024bab5be4e0c7baa1fb272d7a4b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e93ea6107b3158c5c03ff521f82142b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae78460a392a5f277e807f8c5a1a533ce"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae78460a392a5f277e807f8c5a1a533ce">INTDIV</a></td></tr>
<tr class="separator:ae78460a392a5f277e807f8c5a1a533ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e5ce261cbfffe70b58057da509f674"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae78460a392a5f277e807f8c5a1a533ce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae78460a392a5f277e807f8c5a1a533ce">INTDIV</a>: 32</td></tr>
<tr class="separator:ae78460a392a5f277e807f8c5a1a533ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e5ce261cbfffe70b58057da509f674"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae7e5ce261cbfffe70b58057da509f674">INTDIV_b</a></td></tr>
<tr class="separator:ae7e5ce261cbfffe70b58057da509f674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e93ea6107b3158c5c03ff521f82142b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9e93ea6107b3158c5c03ff521f82142b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef82ab916224da4c6981600864d0209"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a34fb415fb1adfc18292ad6ec6b186d05"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a34fb415fb1adfc18292ad6ec6b186d05">FRACDIV</a></td></tr>
<tr class="separator:a34fb415fb1adfc18292ad6ec6b186d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf426476baa937ebed10c30add4eeda7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a34fb415fb1adfc18292ad6ec6b186d05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a34fb415fb1adfc18292ad6ec6b186d05">FRACDIV</a>: 32</td></tr>
<tr class="separator:a34fb415fb1adfc18292ad6ec6b186d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf426476baa937ebed10c30add4eeda7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#abf426476baa937ebed10c30add4eeda7">FRACDIV_b</a></td></tr>
<tr class="separator:abf426476baa937ebed10c30add4eeda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef82ab916224da4c6981600864d0209"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aaef82ab916224da4c6981600864d0209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9cf3eed9a32e288d556308970d50f87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s0___type.html#ae9cf3eed9a32e288d556308970d50f87">RESERVED3</a> [38]</td></tr>
<tr class="separator:ae9cf3eed9a32e288d556308970d50f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e7afc2eee736da0cadef7468691460"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a89d7e4ba556560a504c6c1e3a0938acc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a89d7e4ba556560a504c6c1e3a0938acc">CLKCFG</a></td></tr>
<tr class="separator:a89d7e4ba556560a504c6c1e3a0938acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9d359bb2c898392ca5356552884f1b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a818a9ce3ebc5068de8a3f8d27cde6024"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a818a9ce3ebc5068de8a3f8d27cde6024">MCLKEN</a>: 1</td></tr>
<tr class="separator:a818a9ce3ebc5068de8a3f8d27cde6024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed31e9faba5a0af3ba2bc3a59e8214d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a0ed31e9faba5a0af3ba2bc3a59e8214d">FSEL</a>: 5</td></tr>
<tr class="separator:a0ed31e9faba5a0af3ba2bc3a59e8214d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c38e4ff61448b06c7b782326a722b33"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a1c38e4ff61448b06c7b782326a722b33">REFCLKEN</a>: 1</td></tr>
<tr class="separator:a1c38e4ff61448b06c7b782326a722b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 3</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d7c434238ebcb274aac9a4daf64df8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a40d7c434238ebcb274aac9a4daf64df8">REFFSEL</a>: 2</td></tr>
<tr class="separator:a40d7c434238ebcb274aac9a4daf64df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a4854608c0e776f0704a4d9a4b98ea57d">__pad3__</a>: 2</td></tr>
<tr class="separator:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6306e075b494067f5c125a1d6cf8d6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aa6306e075b494067f5c125a1d6cf8d6e">DIV3</a>: 1</td></tr>
<tr class="separator:aa6306e075b494067f5c125a1d6cf8d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2edc85d90e34c4435951e1e5c59517"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a7b2edc85d90e34c4435951e1e5c59517">__pad4__</a>: 11</td></tr>
<tr class="separator:a7b2edc85d90e34c4435951e1e5c59517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9d359bb2c898392ca5356552884f1b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9c9d359bb2c898392ca5356552884f1b">CLKCFG_b</a></td></tr>
<tr class="separator:a9c9d359bb2c898392ca5356552884f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e7afc2eee736da0cadef7468691460"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa5e7afc2eee736da0cadef7468691460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92b8f4acec5b81d8c3a26cd0ef73fa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s0___type.html#ab92b8f4acec5b81d8c3a26cd0ef73fa4">RESERVED4</a> [63]</td></tr>
<tr class="separator:ab92b8f4acec5b81d8c3a26cd0ef73fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e97114b15bf4b19b4775d21352f6dc1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a8c05b251df0f61b4eb7cb1a4a67cde57">DMACFG</a></td></tr>
<tr class="separator:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a199516354a5d46a5079c1341a410c9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5cabc16790054d9f3765dd45af6d125a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a5cabc16790054d9f3765dd45af6d125a">RXDMAEN</a>: 1</td></tr>
<tr class="separator:a5cabc16790054d9f3765dd45af6d125a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c75429916b6ed191eb72b030451400"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ab0c75429916b6ed191eb72b030451400">RXDMAPRI</a>: 1</td></tr>
<tr class="separator:ab0c75429916b6ed191eb72b030451400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f402b379d1ed211faaab2f63856019"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ad5f402b379d1ed211faaab2f63856019">TXDMAEN</a>: 1</td></tr>
<tr class="separator:ad5f402b379d1ed211faaab2f63856019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a04d55eea1863a197c70804dd3a198"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ac7a04d55eea1863a197c70804dd3a198">TXDMAPRI</a>: 1</td></tr>
<tr class="separator:ac7a04d55eea1863a197c70804dd3a198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 2</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ace79ac90d29a0da2c88b39f67ae57a89">TXREQCNT</a>: 8</td></tr>
<tr class="separator:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae60f1c712a7f8ffede0de1890061ddaa">RXREQCNT</a>: 8</td></tr>
<tr class="separator:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 8</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a199516354a5d46a5079c1341a410c9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a2a199516354a5d46a5079c1341a410c9">DMACFG_b</a></td></tr>
<tr class="separator:a2a199516354a5d46a5079c1341a410c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e97114b15bf4b19b4775d21352f6dc1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3e97114b15bf4b19b4775d21352f6dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dcba5c21185c6d5a94dd2a21fa5614"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6d9fb615b28f12c0369a9d1869184be2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6d9fb615b28f12c0369a9d1869184be2">RXDMATOTCNT</a></td></tr>
<tr class="separator:a6d9fb615b28f12c0369a9d1869184be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e2075d024ff3a83d7dd3cf77c6ac46"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a65d9bf18fbb14baee4e979f42405a82a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a65d9bf18fbb14baee4e979f42405a82a">RXTOTCNT</a>: 12</td></tr>
<tr class="separator:a65d9bf18fbb14baee4e979f42405a82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e2075d024ff3a83d7dd3cf77c6ac46"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a39e2075d024ff3a83d7dd3cf77c6ac46">RXDMATOTCNT_b</a></td></tr>
<tr class="separator:a39e2075d024ff3a83d7dd3cf77c6ac46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dcba5c21185c6d5a94dd2a21fa5614"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae2dcba5c21185c6d5a94dd2a21fa5614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f4c81c960e0f19a1d4131355b180dc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5c5b0ab202e8cfd748e4a12e7109b963"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a5c5b0ab202e8cfd748e4a12e7109b963">RXDMAADDR</a></td></tr>
<tr class="separator:a5c5b0ab202e8cfd748e4a12e7109b963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c6d2ac81b7440b7db9f874978c85a2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac0285123386ff527332a6461a579acba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ac0285123386ff527332a6461a579acba">RXTARGADDR</a>: 32</td></tr>
<tr class="separator:ac0285123386ff527332a6461a579acba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c6d2ac81b7440b7db9f874978c85a2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a79c6d2ac81b7440b7db9f874978c85a2">RXDMAADDR_b</a></td></tr>
<tr class="separator:a79c6d2ac81b7440b7db9f874978c85a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f4c81c960e0f19a1d4131355b180dc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a72f4c81c960e0f19a1d4131355b180dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b3b623217a2dbe0ff126ccad2a196a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa5e8f76f040878556d4d2fd6cbf23d9a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aa5e8f76f040878556d4d2fd6cbf23d9a">RXDMASTAT</a></td></tr>
<tr class="separator:aa5e8f76f040878556d4d2fd6cbf23d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658bdb880aecb5c70d55a9ed4caee057"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6c774557fcd58a4e2135e43db189ea43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6c774557fcd58a4e2135e43db189ea43">RXDMATIP</a>: 1</td></tr>
<tr class="separator:a6c774557fcd58a4e2135e43db189ea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aba5d64bf93a18a6e8096836cb729a0a8">RXDMACPL</a>: 1</td></tr>
<tr class="separator:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae9280bf56423b2de725f16a4709185"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a7ae9280bf56423b2de725f16a4709185">RXDMAERR</a>: 1</td></tr>
<tr class="separator:a7ae9280bf56423b2de725f16a4709185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658bdb880aecb5c70d55a9ed4caee057"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a658bdb880aecb5c70d55a9ed4caee057">RXDMASTAT_b</a></td></tr>
<tr class="separator:a658bdb880aecb5c70d55a9ed4caee057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b3b623217a2dbe0ff126ccad2a196a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad1b3b623217a2dbe0ff126ccad2a196a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6995abfeb70af415a28bc0a2b8dcae"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac115c419d210920f604e3bac395f2dd4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ac115c419d210920f604e3bac395f2dd4">TXDMATOTCNT</a></td></tr>
<tr class="separator:ac115c419d210920f604e3bac395f2dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae286eca7b7e66a379f4f58cda9276d2c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a56023296695c4cf6f3c1f12ad420bc87"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a56023296695c4cf6f3c1f12ad420bc87">TXTOTCNT</a>: 12</td></tr>
<tr class="separator:a56023296695c4cf6f3c1f12ad420bc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae286eca7b7e66a379f4f58cda9276d2c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae286eca7b7e66a379f4f58cda9276d2c">TXDMATOTCNT_b</a></td></tr>
<tr class="separator:ae286eca7b7e66a379f4f58cda9276d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6995abfeb70af415a28bc0a2b8dcae"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aaf6995abfeb70af415a28bc0a2b8dcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d8e130d49cea1a0d863bfb39c273f0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2c3f054b203fc1891ec58d4ae138cea8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a2c3f054b203fc1891ec58d4ae138cea8">TXDMAADDR</a></td></tr>
<tr class="separator:a2c3f054b203fc1891ec58d4ae138cea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a0c3ae7544335f5aeb59a9580bbbcb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a94da3c47ca96b0ec8d2044a050510943"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a94da3c47ca96b0ec8d2044a050510943">TXTARGADDR</a>: 32</td></tr>
<tr class="separator:a94da3c47ca96b0ec8d2044a050510943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a0c3ae7544335f5aeb59a9580bbbcb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a97a0c3ae7544335f5aeb59a9580bbbcb">TXDMAADDR_b</a></td></tr>
<tr class="separator:a97a0c3ae7544335f5aeb59a9580bbbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d8e130d49cea1a0d863bfb39c273f0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae5d8e130d49cea1a0d863bfb39c273f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75824e5083fcba4cf6f25638394fbb11"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5cf3d480645887c49438d5314603b252"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a5cf3d480645887c49438d5314603b252">TXDMASTAT</a></td></tr>
<tr class="separator:a5cf3d480645887c49438d5314603b252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0abb1c27d5af81c2833e0e7d191e74"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a42e688ca560a4d6fb139b22411cbcb23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a42e688ca560a4d6fb139b22411cbcb23">TXDMATIP</a>: 1</td></tr>
<tr class="separator:a42e688ca560a4d6fb139b22411cbcb23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9faf92fbd576cf74248069d0fa0444bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9faf92fbd576cf74248069d0fa0444bb">TXDMACPL</a>: 1</td></tr>
<tr class="separator:a9faf92fbd576cf74248069d0fa0444bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295749e7105c209ffb250d8e6cb2d4e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a295749e7105c209ffb250d8e6cb2d4e1">TXDMAERR</a>: 1</td></tr>
<tr class="separator:a295749e7105c209ffb250d8e6cb2d4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0abb1c27d5af81c2833e0e7d191e74"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6a0abb1c27d5af81c2833e0e7d191e74">TXDMASTAT_b</a></td></tr>
<tr class="separator:a6a0abb1c27d5af81c2833e0e7d191e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75824e5083fcba4cf6f25638394fbb11"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a75824e5083fcba4cf6f25638394fbb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2aaad39e85693909fa421a82877babb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s0___type.html#aa2aaad39e85693909fa421a82877babb">RESERVED5</a> [5]</td></tr>
<tr class="separator:aa2aaad39e85693909fa421a82877babb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fdd0ce3cc14ed4e760dd928e6390c74"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a04196528d26d25cfa38ab4de2dde0b91"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a04196528d26d25cfa38ab4de2dde0b91">STATUS</a></td></tr>
<tr class="separator:a04196528d26d25cfa38ab4de2dde0b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abcf97e7915751759d8a5dd5de75f61"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab66771c95a930d1e7b516cd3b922b80d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ab66771c95a930d1e7b516cd3b922b80d">TBD</a>: 1</td></tr>
<tr class="separator:ab66771c95a930d1e7b516cd3b922b80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abcf97e7915751759d8a5dd5de75f61"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a1abcf97e7915751759d8a5dd5de75f61">STATUS_b</a></td></tr>
<tr class="separator:a1abcf97e7915751759d8a5dd5de75f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fdd0ce3cc14ed4e760dd928e6390c74"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3fdd0ce3cc14ed4e760dd928e6390c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241c5ef73a69ed48de276c6d99364db1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s0___type.html#a241c5ef73a69ed48de276c6d99364db1">RESERVED6</a> [51]</td></tr>
<tr class="separator:a241c5ef73a69ed48de276c6d99364db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd2bc0605d5a79d5ba12d10d641c3eb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae882b3f7e12b9f3b74cf834193554d32"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae882b3f7e12b9f3b74cf834193554d32">INTEN</a></td></tr>
<tr class="separator:ae882b3f7e12b9f3b74cf834193554d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ba516e1f75c23773230716e76aec72"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a98ead62fc094cf70bdade244cfa2aeb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a98ead62fc094cf70bdade244cfa2aeb0">IPB</a>: 1</td></tr>
<tr class="separator:a98ead62fc094cf70bdade244cfa2aeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae60f1c712a7f8ffede0de1890061ddaa">RXREQCNT</a>: 1</td></tr>
<tr class="separator:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ace79ac90d29a0da2c88b39f67ae57a89">TXREQCNT</a>: 1</td></tr>
<tr class="separator:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9faf92fbd576cf74248069d0fa0444bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9faf92fbd576cf74248069d0fa0444bb">TXDMACPL</a>: 1</td></tr>
<tr class="separator:a9faf92fbd576cf74248069d0fa0444bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aba5d64bf93a18a6e8096836cb729a0a8">RXDMACPL</a>: 1</td></tr>
<tr class="separator:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ba516e1f75c23773230716e76aec72"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ac1ba516e1f75c23773230716e76aec72">INTEN_b</a></td></tr>
<tr class="separator:ac1ba516e1f75c23773230716e76aec72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd2bc0605d5a79d5ba12d10d641c3eb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6bd2bc0605d5a79d5ba12d10d641c3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f6c6076d3d1f4d1bc249b573de6476"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a018e25a3318304b4037c938e89a1f929"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a018e25a3318304b4037c938e89a1f929">INTSTAT</a></td></tr>
<tr class="separator:a018e25a3318304b4037c938e89a1f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cce8d96f3c0013fc2affbdc8809bb5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a98ead62fc094cf70bdade244cfa2aeb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a98ead62fc094cf70bdade244cfa2aeb0">IPB</a>: 1</td></tr>
<tr class="separator:a98ead62fc094cf70bdade244cfa2aeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae60f1c712a7f8ffede0de1890061ddaa">RXREQCNT</a>: 1</td></tr>
<tr class="separator:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ace79ac90d29a0da2c88b39f67ae57a89">TXREQCNT</a>: 1</td></tr>
<tr class="separator:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9faf92fbd576cf74248069d0fa0444bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9faf92fbd576cf74248069d0fa0444bb">TXDMACPL</a>: 1</td></tr>
<tr class="separator:a9faf92fbd576cf74248069d0fa0444bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aba5d64bf93a18a6e8096836cb729a0a8">RXDMACPL</a>: 1</td></tr>
<tr class="separator:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cce8d96f3c0013fc2affbdc8809bb5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a61cce8d96f3c0013fc2affbdc8809bb5">INTSTAT_b</a></td></tr>
<tr class="separator:a61cce8d96f3c0013fc2affbdc8809bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f6c6076d3d1f4d1bc249b573de6476"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a64f6c6076d3d1f4d1bc249b573de6476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a17a764c99e5ced65b4f994a981c3c7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a6257a1dba4f7f3f833c7fe9c66a5713f">INTCLR</a></td></tr>
<tr class="separator:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a14ca6d679159717b2d5321b8f1e707"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a98ead62fc094cf70bdade244cfa2aeb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a98ead62fc094cf70bdade244cfa2aeb0">IPB</a>: 1</td></tr>
<tr class="separator:a98ead62fc094cf70bdade244cfa2aeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae60f1c712a7f8ffede0de1890061ddaa">RXREQCNT</a>: 1</td></tr>
<tr class="separator:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ace79ac90d29a0da2c88b39f67ae57a89">TXREQCNT</a>: 1</td></tr>
<tr class="separator:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9faf92fbd576cf74248069d0fa0444bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9faf92fbd576cf74248069d0fa0444bb">TXDMACPL</a>: 1</td></tr>
<tr class="separator:a9faf92fbd576cf74248069d0fa0444bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aba5d64bf93a18a6e8096836cb729a0a8">RXDMACPL</a>: 1</td></tr>
<tr class="separator:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a14ca6d679159717b2d5321b8f1e707"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a2a14ca6d679159717b2d5321b8f1e707">INTCLR_b</a></td></tr>
<tr class="separator:a2a14ca6d679159717b2d5321b8f1e707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a17a764c99e5ced65b4f994a981c3c7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4a17a764c99e5ced65b4f994a981c3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62138f4d2c15d434fa271fb9d6f19e35"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a7ce37f8a0506128fce8bc02da7c259c6">INTSET</a></td></tr>
<tr class="separator:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a07d7f5f4658b35a2c752f402dca81"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a98ead62fc094cf70bdade244cfa2aeb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a98ead62fc094cf70bdade244cfa2aeb0">IPB</a>: 1</td></tr>
<tr class="separator:a98ead62fc094cf70bdade244cfa2aeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae60f1c712a7f8ffede0de1890061ddaa">RXREQCNT</a>: 1</td></tr>
<tr class="separator:ae60f1c712a7f8ffede0de1890061ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ace79ac90d29a0da2c88b39f67ae57a89">TXREQCNT</a>: 1</td></tr>
<tr class="separator:ace79ac90d29a0da2c88b39f67ae57a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9faf92fbd576cf74248069d0fa0444bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a9faf92fbd576cf74248069d0fa0444bb">TXDMACPL</a>: 1</td></tr>
<tr class="separator:a9faf92fbd576cf74248069d0fa0444bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#aba5d64bf93a18a6e8096836cb729a0a8">RXDMACPL</a>: 1</td></tr>
<tr class="separator:aba5d64bf93a18a6e8096836cb729a0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a07d7f5f4658b35a2c752f402dca81"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a82a07d7f5f4658b35a2c752f402dca81">INTSET_b</a></td></tr>
<tr class="separator:a82a07d7f5f4658b35a2c752f402dca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62138f4d2c15d434fa271fb9d6f19e35"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a62138f4d2c15d434fa271fb9d6f19e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e827eef296da29f1e935f745fe2e10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s0___type.html#a70e827eef296da29f1e935f745fe2e10">RESERVED7</a> [60]</td></tr>
<tr class="separator:a70e827eef296da29f1e935f745fe2e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4ae49081b3602948ac0c6d87fc08c1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab76a2393dbfdbb8dfe700c35d6c586ca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ab76a2393dbfdbb8dfe700c35d6c586ca">I2SDBG</a></td></tr>
<tr class="separator:ab76a2393dbfdbb8dfe700c35d6c586ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e71573cda44433da216bc93aebb53f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae09628629e11494c468ec769d1438e5b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae09628629e11494c468ec769d1438e5b">DBGEN</a>: 1</td></tr>
<tr class="separator:ae09628629e11494c468ec769d1438e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ceea2c87f83f90d9ba9f92e2ee82878"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a5ceea2c87f83f90d9ba9f92e2ee82878">MCLKON</a>: 1</td></tr>
<tr class="separator:a5ceea2c87f83f90d9ba9f92e2ee82878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14327494986ed08fdd5574c5e98c7faf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#a14327494986ed08fdd5574c5e98c7faf">APBCLKON</a>: 1</td></tr>
<tr class="separator:a14327494986ed08fdd5574c5e98c7faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16608a6a4db49e9a99b4fe8cafadc4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ae16608a6a4db49e9a99b4fe8cafadc4e">DBGDATA</a>: 29</td></tr>
<tr class="separator:ae16608a6a4db49e9a99b4fe8cafadc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e71573cda44433da216bc93aebb53f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_i2_s0___type.html#ab2e71573cda44433da216bc93aebb53f">I2SDBG_b</a></td></tr>
<tr class="separator:ab2e71573cda44433da216bc93aebb53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4ae49081b3602948ac0c6d87fc08c1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aad4ae49081b3602948ac0c6d87fc08c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >I2S ASRC Master/Slave Module (I2S0) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a27a04da21c461ff32627db965b8e4442" name="a27a04da21c461ff32627db965b8e4442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a04da21c461ff32627db965b8e4442">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2794</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40208000) I2S0 Structure <br  />
 </p>

</div>
</div>
<a id="ac4eec16b41acc3089c1506a957aa2908" name="ac4eec16b41acc3089c1506a957aa2908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4eec16b41acc3089c1506a957aa2908">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2796</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadf34c3f71cb2e10e3189c128d37eacf" name="aadf34c3f71cb2e10e3189c128d37eacf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf34c3f71cb2e10e3189c128d37eacf">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2798</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd371ff23d324cfc6acbf0ba378e1db8" name="afd371ff23d324cfc6acbf0ba378e1db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd371ff23d324cfc6acbf0ba378e1db8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5b2e5ad3831e72114fade9b96b8c46b" name="ac5b2e5ad3831e72114fade9b96b8c46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b2e5ad3831e72114fade9b96b8c46b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2802</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7b376489bf45f597b934e827cb605bc" name="af7b376489bf45f597b934e827cb605bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b376489bf45f597b934e827cb605bc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2804</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab87c8bf420568f9146c7dc3f2f2fbaf0" name="ab87c8bf420568f9146c7dc3f2f2fbaf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab87c8bf420568f9146c7dc3f2f2fbaf0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2806</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99a9605f3271cd8d55580d1fa6185e46" name="a99a9605f3271cd8d55580d1fa6185e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a9605f3271cd8d55580d1fa6185e46">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2808</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3039627df0d95da4b53f1eb2b99e093" name="af3039627df0d95da4b53f1eb2b99e093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3039627df0d95da4b53f1eb2b99e093">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2810</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a606356c23b2a57388b5ed07ae3ba162f" name="a606356c23b2a57388b5ed07ae3ba162f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606356c23b2a57388b5ed07ae3ba162f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2812</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30dff64cf032bda9029d1600a21f684f" name="a30dff64cf032bda9029d1600a21f684f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30dff64cf032bda9029d1600a21f684f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2814</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9425ae373cc4d9eaee27233b786d80d0" name="a9425ae373cc4d9eaee27233b786d80d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9425ae373cc4d9eaee27233b786d80d0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2816</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fb75962587c4da9e61dbe5fc29bdbc3" name="a0fb75962587c4da9e61dbe5fc29bdbc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fb75962587c4da9e61dbe5fc29bdbc3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2818</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a208d41ac49b9b956524d555c727b8f16" name="a208d41ac49b9b956524d555c727b8f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a208d41ac49b9b956524d555c727b8f16">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2820</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0ce91ba24d950efb9f008e7023d41c5" name="ae0ce91ba24d950efb9f008e7023d41c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ce91ba24d950efb9f008e7023d41c5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2822</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4069457b2b58c93304f4af6c6630e61" name="ac4069457b2b58c93304f4af6c6630e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4069457b2b58c93304f4af6c6630e61">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2824</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e93ea6107b3158c5c03ff521f82142b" name="a9e93ea6107b3158c5c03ff521f82142b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e93ea6107b3158c5c03ff521f82142b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2826</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaef82ab916224da4c6981600864d0209" name="aaef82ab916224da4c6981600864d0209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef82ab916224da4c6981600864d0209">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2828</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5e7afc2eee736da0cadef7468691460" name="aa5e7afc2eee736da0cadef7468691460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e7afc2eee736da0cadef7468691460">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2830</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e97114b15bf4b19b4775d21352f6dc1" name="a3e97114b15bf4b19b4775d21352f6dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e97114b15bf4b19b4775d21352f6dc1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2832</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2dcba5c21185c6d5a94dd2a21fa5614" name="ae2dcba5c21185c6d5a94dd2a21fa5614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2dcba5c21185c6d5a94dd2a21fa5614">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2834</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72f4c81c960e0f19a1d4131355b180dc" name="a72f4c81c960e0f19a1d4131355b180dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f4c81c960e0f19a1d4131355b180dc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2836</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1b3b623217a2dbe0ff126ccad2a196a" name="ad1b3b623217a2dbe0ff126ccad2a196a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b3b623217a2dbe0ff126ccad2a196a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2838</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf6995abfeb70af415a28bc0a2b8dcae" name="aaf6995abfeb70af415a28bc0a2b8dcae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6995abfeb70af415a28bc0a2b8dcae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2840</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5d8e130d49cea1a0d863bfb39c273f0" name="ae5d8e130d49cea1a0d863bfb39c273f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5d8e130d49cea1a0d863bfb39c273f0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2842</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75824e5083fcba4cf6f25638394fbb11" name="a75824e5083fcba4cf6f25638394fbb11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75824e5083fcba4cf6f25638394fbb11">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2844</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fdd0ce3cc14ed4e760dd928e6390c74" name="a3fdd0ce3cc14ed4e760dd928e6390c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fdd0ce3cc14ed4e760dd928e6390c74">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2846</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bd2bc0605d5a79d5ba12d10d641c3eb" name="a6bd2bc0605d5a79d5ba12d10d641c3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd2bc0605d5a79d5ba12d10d641c3eb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2848</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64f6c6076d3d1f4d1bc249b573de6476" name="a64f6c6076d3d1f4d1bc249b573de6476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f6c6076d3d1f4d1bc249b573de6476">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2850</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a17a764c99e5ced65b4f994a981c3c7" name="a4a17a764c99e5ced65b4f994a981c3c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a17a764c99e5ced65b4f994a981c3c7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2852</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62138f4d2c15d434fa271fb9d6f19e35" name="a62138f4d2c15d434fa271fb9d6f19e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62138f4d2c15d434fa271fb9d6f19e35">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2854</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad4ae49081b3602948ac0c6d87fc08c1" name="aad4ae49081b3602948ac0c6d87fc08c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad4ae49081b3602948ac0c6d87fc08c1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2856</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4854608c0e776f0704a4d9a4b98ea57d" name="a4854608c0e776f0704a4d9a4b98ea57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4854608c0e776f0704a4d9a4b98ea57d">&#9670;&nbsp;</a></span>__pad3__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad3__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b2edc85d90e34c4435951e1e5c59517" name="a7b2edc85d90e34c4435951e1e5c59517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2edc85d90e34c4435951e1e5c59517">&#9670;&nbsp;</a></span>__pad4__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad4__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fa019178457f7651d21e403edccdd24" name="a4fa019178457f7651d21e403edccdd24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fa019178457f7651d21e403edccdd24">&#9670;&nbsp;</a></span>AMQCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AMQCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000054) Control the enablement of the ASRC module and the source of the MCLK used in the IPB core. <br  />
 </p>

</div>
</div>
<a id="ac797beb15406af05ac51bef278a9f424" name="ac797beb15406af05ac51bef278a9f424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac797beb15406af05ac51bef278a9f424">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AMQCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14327494986ed08fdd5574c5e98c7faf" name="a14327494986ed08fdd5574c5e98c7faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14327494986ed08fdd5574c5e98c7faf">&#9670;&nbsp;</a></span>APBCLKON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t APBCLKON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] APBCLK debug clock control. Enable APB_CLK to be active when this bit is '1'. Otherwise, the clock is controlled with gating from the logic as needed. <br  />
 </p>

</div>
</div>
<a id="ae5399162e281bda70583cde68dec8c17" name="ae5399162e281bda70583cde68dec8c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5399162e281bda70583cde68dec8c17">&#9670;&nbsp;</a></span>ASRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ASRCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] ASRC sub module enable. 0: Enabled. 1: Disabled/Bypassed <br  />
 </p>

</div>
</div>
<a id="a89d7e4ba556560a504c6c1e3a0938acc" name="a89d7e4ba556560a504c6c1e3a0938acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d7e4ba556560a504c6c1e3a0938acc">&#9670;&nbsp;</a></span>CLKCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000100) Provides clock selection and control for I2S clocks <br  />
 </p>

</div>
</div>
<a id="a9c9d359bb2c898392ca5356552884f1b" name="a9c9d359bb2c898392ca5356552884f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9d359bb2c898392ca5356552884f1b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLKCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb1743f1b28fbc2b983f4658b7ded22a" name="afb1743f1b28fbc2b983f4658b7ded22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1743f1b28fbc2b983f4658b7ded22a">&#9670;&nbsp;</a></span>COREFAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COREFAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] Core Family. Also bit 31 is used to set the I2S validity bit when a write is done. <br  />
 </p>

</div>
</div>
<a id="ae1c5f9fb6bc858916548a90f858a9d22" name="ae1c5f9fb6bc858916548a90f858a9d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c5f9fb6bc858916548a90f858a9d22">&#9670;&nbsp;</a></span>COREID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COREID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] Core ID of the IPB core <br  />
 </p>

</div>
</div>
<a id="a140476c1a8d65944233b2410d193ca5d" name="a140476c1a8d65944233b2410d193ca5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140476c1a8d65944233b2410d193ca5d">&#9670;&nbsp;</a></span>DATADLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATADLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..19] Receive data delay bit count. Valid values are 0-2, 3 is reserved. <br  />
 </p>

</div>
</div>
<a id="ae16608a6a4db49e9a99b4fe8cafadc4e" name="ae16608a6a4db49e9a99b4fe8cafadc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16608a6a4db49e9a99b4fe8cafadc4e">&#9670;&nbsp;</a></span>DBGDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..3] Debug control for various options. DBGDATA[1:0] is used to select between different debug data available in the DBG0 and DBG1 registers. <br  />
 </p>

</div>
</div>
<a id="ae09628629e11494c468ec769d1438e5b" name="ae09628629e11494c468ec769d1438e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09628629e11494c468ec769d1438e5b">&#9670;&nbsp;</a></span>DBGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Debug Enable. Setting bit will enable the update of data within this register, otherwise it is clock gated for power savings <br  />
 </p>

</div>
</div>
<a id="aa6306e075b494067f5c125a1d6cf8d6e" name="aa6306e075b494067f5c125a1d6cf8d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6306e075b494067f5c125a1d6cf8d6e">&#9670;&nbsp;</a></span>DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIV3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] 0: no change to the clock selected by FSEL 1: frequency divide-by-3 of the clock selected by FSEL <br  />
 </p>

</div>
</div>
<a id="a8c05b251df0f61b4eb7cb1a4a67cde57" name="a8c05b251df0f61b4eb7cb1a4a67cde57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c05b251df0f61b4eb7cb1a4a67cde57">&#9670;&nbsp;</a></span>DMACFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMACFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000200) Configuration control of the DMA process, including the direction of DMA, and enablement of DMA <br  />
 </p>

</div>
</div>
<a id="a2a199516354a5d46a5079c1341a410c9" name="a2a199516354a5d46a5079c1341a410c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a199516354a5d46a5079c1341a410c9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMACFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a707d12d3412e47e80a91cea5d9ba8f86" name="a707d12d3412e47e80a91cea5d9ba8f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707d12d3412e47e80a91cea5d9ba8f86">&#9670;&nbsp;</a></span>FPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..4] Frame period in units of sclk. Period is FPER + 1 sclks in length. 0: 1 sclk, 0x3F: 64 sclks <br  />
 </p>

</div>
</div>
<a id="a34fb415fb1adfc18292ad6ec6b186d05" name="a34fb415fb1adfc18292ad6ec6b186d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fb415fb1adfc18292ad6ec6b186d05">&#9670;&nbsp;</a></span>FRACDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FRACDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000064) Fractional divide value for the nco_clk divider <br  />
</p>
<p >[31..0] Fractional divide value for internal clock divider <br  />
 </p>

</div>
</div>
<a id="abf426476baa937ebed10c30add4eeda7" name="abf426476baa937ebed10c30add4eeda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf426476baa937ebed10c30add4eeda7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FRACDIV_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d5b0e17d9559bd238e6f5005777c29f" name="a3d5b0e17d9559bd238e6f5005777c29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d5b0e17d9559bd238e6f5005777c29f">&#9670;&nbsp;</a></span>FRLEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FRLEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..8] Number of channels in phase 1; 0: 1 Channel in phase 2, .. 0x7: 8 channels in phase 1 <br  />
 </p>

</div>
</div>
<a id="a051f86c754ca133fe360bee90af19471" name="a051f86c754ca133fe360bee90af19471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051f86c754ca133fe360bee90af19471">&#9670;&nbsp;</a></span>FRLEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FRLEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..24] Number of channels in phase 2; 0: 1 Channel in phase 2, .. 0x7: 8 channels in phase 2 <br  />
 </p>

</div>
</div>
<a id="a0ed31e9faba5a0af3ba2bc3a59e8214d" name="a0ed31e9faba5a0af3ba2bc3a59e8214d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed31e9faba5a0af3ba2bc3a59e8214d">&#9670;&nbsp;</a></span>FSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..4] Select the input clock frequency for the MCLK.Whenever changing the clock source here, the MISC_HFRC2FRC bit in the CLKGEN module must first be set. The sequence for changing the clock source regardless of clock selection is to first force HFRC2 on by setting the CLKGEN_MISC_HFRC2FRC bit, select the clock source in this field, clear the CLKGEN_MISC_HFRC2FRC bit only if HFRC2 is NOT selected, and then engage the peripheral.If HFRC2 is the clock source, then shutting the module down cleanly requires switchin <br  />
 </p>

</div>
</div>
<a id="a69fb82e1f9b458f28ca643debfb686cb" name="a69fb82e1f9b458f28ca643debfb686cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69fb82e1f9b458f28ca643debfb686cb">&#9670;&nbsp;</a></span>FSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FSP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Polarity of fsync/lr_clk signal. 0: Active high. 1: Active low <br  />
 </p>

</div>
</div>
<a id="a9c3e2c4118cb2ca1b829ca8909d63afe" name="a9c3e2c4118cb2ca1b829ca8909d63afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c3e2c4118cb2ca1b829ca8909d63afe">&#9670;&nbsp;</a></span>FWID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FWID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..20] period of fsync/lr_clk in units of sclks <br  />
 </p>

</div>
</div>
<a id="a07bc633f27a734bbba0525c6155ffd51" name="a07bc633f27a734bbba0525c6155ffd51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07bc633f27a734bbba0525c6155ffd51">&#9670;&nbsp;</a></span>I2SCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000048) Specified polarity and clock configuration of the I2S IPB clocks and IO signals <br  />
 </p>

</div>
</div>
<a id="af4982a7780e3e32f106991335594808b" name="af4982a7780e3e32f106991335594808b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4982a7780e3e32f106991335594808b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  I2SCTL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e6f45b1ce647be465f323e7fddff13d" name="a1e6f45b1ce647be465f323e7fddff13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6f45b1ce647be465f323e7fddff13d">&#9670;&nbsp;</a></span>I2SDATACFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SDATACFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000040) Specifies the data format of I2S sub frames <br  />
 </p>

</div>
</div>
<a id="abc1e231d44ae9b17cb8bd7dd0f512e71" name="abc1e231d44ae9b17cb8bd7dd0f512e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1e231d44ae9b17cb8bd7dd0f512e71">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  I2SDATACFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab76a2393dbfdbb8dfe700c35d6c586ca" name="ab76a2393dbfdbb8dfe700c35d6c586ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76a2393dbfdbb8dfe700c35d6c586ca">&#9670;&nbsp;</a></span>I2SDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000400) Debug control <br  />
 </p>

</div>
</div>
<a id="ab2e71573cda44433da216bc93aebb53f" name="ab2e71573cda44433da216bc93aebb53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e71573cda44433da216bc93aebb53f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  I2SDBG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a742fa4d1ff73b91994d4df6c296653a8" name="a742fa4d1ff73b91994d4df6c296653a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742fa4d1ff73b91994d4df6c296653a8">&#9670;&nbsp;</a></span>I2SIOCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SIOCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000044) Specified polarity and clock configuration of the I2S IPB clocks and IO signals <br  />
 </p>

</div>
</div>
<a id="a5d90cc2a2556af85eaec43a70ad9f9ab" name="a5d90cc2a2556af85eaec43a70ad9f9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d90cc2a2556af85eaec43a70ad9f9ab">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  I2SIOCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49cdbe51613dd9907d37dd1fd6f53779" name="a49cdbe51613dd9907d37dd1fd6f53779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49cdbe51613dd9907d37dd1fd6f53779">&#9670;&nbsp;</a></span>I2SVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t I2SVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] I2S validity bit mode. 1: RX data stored only when validity mask condition is asserted. 0: No validity mask conditions checking is done. <br  />
 </p>

</div>
</div>
<a id="a6257a1dba4f7f3f833c7fe9c66a5713f" name="a6257a1dba4f7f3f833c7fe9c66a5713f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6257a1dba4f7f3f833c7fe9c66a5713f">&#9670;&nbsp;</a></span>INTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000308) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a2a14ca6d679159717b2d5321b8f1e707" name="a2a14ca6d679159717b2d5321b8f1e707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a14ca6d679159717b2d5321b8f1e707">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae78460a392a5f277e807f8c5a1a533ce" name="ae78460a392a5f277e807f8c5a1a533ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78460a392a5f277e807f8c5a1a533ce">&#9670;&nbsp;</a></span>INTDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000060) Integer divide value for the nco_clk divider <br  />
</p>
<p >[31..0] Integer divide value for internal clock divider <br  />
 </p>

</div>
</div>
<a id="ae7e5ce261cbfffe70b58057da509f674" name="ae7e5ce261cbfffe70b58057da509f674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e5ce261cbfffe70b58057da509f674">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTDIV_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae882b3f7e12b9f3b74cf834193554d32" name="ae882b3f7e12b9f3b74cf834193554d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882b3f7e12b9f3b74cf834193554d32">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000300) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="ac1ba516e1f75c23773230716e76aec72" name="ac1ba516e1f75c23773230716e76aec72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ba516e1f75c23773230716e76aec72">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ce37f8a0506128fce8bc02da7c259c6" name="a7ce37f8a0506128fce8bc02da7c259c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce37f8a0506128fce8bc02da7c259c6">&#9670;&nbsp;</a></span>INTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000030C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a82a07d7f5f4658b35a2c752f402dca81" name="a82a07d7f5f4658b35a2c752f402dca81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a07d7f5f4658b35a2c752f402dca81">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a018e25a3318304b4037c938e89a1f929" name="a018e25a3318304b4037c938e89a1f929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018e25a3318304b4037c938e89a1f929">&#9670;&nbsp;</a></span>INTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000304) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a61cce8d96f3c0013fc2affbdc8809bb5" name="a61cce8d96f3c0013fc2affbdc8809bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61cce8d96f3c0013fc2affbdc8809bb5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98ead62fc094cf70bdade244cfa2aeb0" name="a98ead62fc094cf70bdade244cfa2aeb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ead62fc094cf70bdade244cfa2aeb0">&#9670;&nbsp;</a></span>IPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Interrupt from I2S module <br  />
 </p>

</div>
</div>
<a id="ad8650225fc35f6f287fa05bafbe90846" name="ad8650225fc35f6f287fa05bafbe90846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8650225fc35f6f287fa05bafbe90846">&#9670;&nbsp;</a></span>IPBIRPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IPBIRPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000004C) Additional mask and status registers for the IPB core. <br  />
 </p>

</div>
</div>
<a id="adf496aff4ff22f183bf4d2530fa1b5aa" name="adf496aff4ff22f183bf4d2530fa1b5aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf496aff4ff22f183bf4d2530fa1b5aa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IPBIRPT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae641a4780660f620bb61982aa84d5bb0" name="ae641a4780660f620bb61982aa84d5bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae641a4780660f620bb61982aa84d5bb0">&#9670;&nbsp;</a></span>IPCOREID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IPCOREID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000050) Returns the core ID of the IPB core, and used to write the I2S validity mask. <br  />
 </p>

</div>
</div>
<a id="ac1a81fe9599c166a93de472d705eddda" name="ac1a81fe9599c166a93de472d705eddda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a81fe9599c166a93de472d705eddda">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IPCOREID_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a678af1bd1e3e93fd0f68875eeafe07e3" name="a678af1bd1e3e93fd0f68875eeafe07e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a678af1bd1e3e93fd0f68875eeafe07e3">&#9670;&nbsp;</a></span>JUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t JUST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Audio sample justification. 0: Left-justified, 1: Right-justified <br  />
 </p>

</div>
</div>
<a id="a818a9ce3ebc5068de8a3f8d27cde6024" name="a818a9ce3ebc5068de8a3f8d27cde6024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818a9ce3ebc5068de8a3f8d27cde6024">&#9670;&nbsp;</a></span>MCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable for the master audio clock. <br  />
 </p>

</div>
</div>
<a id="a5ceea2c87f83f90d9ba9f92e2ee82878" name="a5ceea2c87f83f90d9ba9f92e2ee82878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ceea2c87f83f90d9ba9f92e2ee82878">&#9670;&nbsp;</a></span>MCLKON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCLKON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] MCLK debug clock control. Enable MCLK to be active when this bit is '1'. Otherwise, the clock is controlled with gating from the logic as needed. <br  />
 </p>

</div>
</div>
<a id="a85cd76537bf26d0d040f372e2cb9497f" name="a85cd76537bf26d0d040f372e2cb9497f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85cd76537bf26d0d040f372e2cb9497f">&#9670;&nbsp;</a></span>MCLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] MCLK source. 1: Output of nco_clk divider. 0: MCLK from ambiq clock configuration directly <br  />
 </p>

</div>
</div>
<a id="a98ab99cc1ed20d098493afaa051f6191" name="a98ab99cc1ed20d098493afaa051f6191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ab99cc1ed20d098493afaa051f6191">&#9670;&nbsp;</a></span>MSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MSL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Master/Slave clock configuration. 0: External clock(sclk and lr_clk provided externally). 1: Internal clock (sclk and lr_clk sourced internally). <br  />
 </p>

</div>
</div>
<a id="a806f9090a393e908dac5c0a0817cc2b7" name="a806f9090a393e908dac5c0a0817cc2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806f9090a393e908dac5c0a0817cc2b7">&#9670;&nbsp;</a></span>OEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Output enable for SDATA output <br  />
 </p>

</div>
</div>
<a id="afe612cc38bfd9fcc0b11a72174a5af4f" name="afe612cc38bfd9fcc0b11a72174a5af4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe612cc38bfd9fcc0b11a72174a5af4f">&#9670;&nbsp;</a></span>PH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Read Phase Bit. 0: Single Phase frame; 1: Dual-Phase frame. <br  />
 </p>

</div>
</div>
<a id="aad21775e54ef345d364c9673e2c96877" name="aad21775e54ef345d364c9673e2c96877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad21775e54ef345d364c9673e2c96877">&#9670;&nbsp;</a></span>PRTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRTX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Transmit clock edge polarity bit. 0: sdata is transmitted starting from the falling edge of sclk. 1: sdata is transmitted starting from the rising edge of sclk. <br  />
 </p>

</div>
</div>
<a id="a0a8439756be9a228fd1957ef1289dcac" name="a0a8439756be9a228fd1957ef1289dcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8439756be9a228fd1957ef1289dcac">&#9670;&nbsp;</a></span>PRx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Receive clock edge polarity bit. 0: sdata is sampled on the rising edge of sclk. 1: sdata is sampled on the falling edge of sclk. <br  />
 </p>

</div>
</div>
<a id="a1c38e4ff61448b06c7b782326a722b33" name="a1c38e4ff61448b06c7b782326a722b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c38e4ff61448b06c7b782326a722b33">&#9670;&nbsp;</a></span>REFCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t REFCLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] FUTURE USE Enable for the reference clock <br  />
 </p>

</div>
</div>
<a id="a40d7c434238ebcb274aac9a4daf64df8" name="a40d7c434238ebcb274aac9a4daf64df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d7c434238ebcb274aac9a4daf64df8">&#9670;&nbsp;</a></span>REFFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t REFFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] FUTURE USE Select the input clock frequency for the ref_clk. 0: HFRC_48MHz 1: HFRC_48MHz_GATED 2: XT_24MHz 3: HFRC2_48MHz <br  />
 </p>

</div>
</div>
<a id="af6d9e4242a53a9f2e895343e4f6f2b3b" name="af6d9e4242a53a9f2e895343e4f6f2b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d9e4242a53a9f2e895343e4f6f2b3b">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14ccc14416eb95508223a9bd13962d2e" name="a14ccc14416eb95508223a9bd13962d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ccc14416eb95508223a9bd13962d2e">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe024bab5be4e0c7baa1fb272d7a4b26" name="afe024bab5be4e0c7baa1fb272d7a4b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe024bab5be4e0c7baa1fb272d7a4b26">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9cf3eed9a32e288d556308970d50f87" name="ae9cf3eed9a32e288d556308970d50f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9cf3eed9a32e288d556308970d50f87">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[38]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab92b8f4acec5b81d8c3a26cd0ef73fa4" name="ab92b8f4acec5b81d8c3a26cd0ef73fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92b8f4acec5b81d8c3a26cd0ef73fa4">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED4[63]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2aaad39e85693909fa421a82877babb" name="aa2aaad39e85693909fa421a82877babb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2aaad39e85693909fa421a82877babb">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED5[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a241c5ef73a69ed48de276c6d99364db1" name="a241c5ef73a69ed48de276c6d99364db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241c5ef73a69ed48de276c6d99364db1">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED6[51]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70e827eef296da29f1e935f745fe2e10" name="a70e827eef296da29f1e935f745fe2e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e827eef296da29f1e935f745fe2e10">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED7[60]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7bd8e96aa7ae8a752982d611fbcccc0" name="ae7bd8e96aa7ae8a752982d611fbcccc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7bd8e96aa7ae8a752982d611fbcccc0">&#9670;&nbsp;</a></span>RXCHANID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXCHANID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) Read only received channel identification register <br  />
</p>
<p >[7..0] Channel ID value 0-255. <br  />
 </p>

</div>
</div>
<a id="a0c7a4f01cfcea036ee4dc617e9a087c9" name="a0c7a4f01cfcea036ee4dc617e9a087c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7a4f01cfcea036ee4dc617e9a087c9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXCHANID_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97032f5ecef0bc5f6a59a9171d8795df" name="a97032f5ecef0bc5f6a59a9171d8795df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97032f5ecef0bc5f6a59a9171d8795df">&#9670;&nbsp;</a></span>RXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) Read only access to the i2S receive data <br  />
 </p>

</div>
</div>
<a id="aab0abc47271c8dd441ff998ddf5886e9" name="aab0abc47271c8dd441ff998ddf5886e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab0abc47271c8dd441ff998ddf5886e9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXDATA_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c5b0ab202e8cfd748e4a12e7109b963" name="a5c5b0ab202e8cfd748e4a12e7109b963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5b0ab202e8cfd748e4a12e7109b963">&#9670;&nbsp;</a></span>RXDMAADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMAADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000208) The address which the DMA operation will store the incoming audio samples. This address is updated as the samples are stored. <br  />
 </p>

</div>
</div>
<a id="a79c6d2ac81b7440b7db9f874978c85a2" name="a79c6d2ac81b7440b7db9f874978c85a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c6d2ac81b7440b7db9f874978c85a2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXDMAADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba5d64bf93a18a6e8096836cb729a0a8" name="aba5d64bf93a18a6e8096836cb729a0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5d64bf93a18a6e8096836cb729a0a8">&#9670;&nbsp;</a></span>RXDMACPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMACPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] RX DMA Transfer Complete. This signals the end of the DMA operation. This bit can be cleared by writing to 0, and will also be cleared when a new DMA is started. <br  />
</p>
<p >[4..4] A RX dma operation has completed <br  />
 </p>

</div>
</div>
<a id="a5cabc16790054d9f3765dd45af6d125a" name="a5cabc16790054d9f3765dd45af6d125a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cabc16790054d9f3765dd45af6d125a">&#9670;&nbsp;</a></span>RXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMAEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DMA Enable for RX channel. Setting this bit to EN will start the DMA operation. This should be the last DMA related register set prior to issuing the command <br  />
 </p>

</div>
</div>
<a id="a7ae9280bf56423b2de725f16a4709185" name="a7ae9280bf56423b2de725f16a4709185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae9280bf56423b2de725f16a4709185">&#9670;&nbsp;</a></span>RXDMAERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] RX DMA Error. This active high bit signals an error was encountered during the DMA operation. The bit can be cleared by writing to 0. Once set, this bit will remain set until cleared by software. <br  />
 </p>

</div>
</div>
<a id="a90c0ae9e941ef65a53ae0752df39ab96" name="a90c0ae9e941ef65a53ae0752df39ab96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90c0ae9e941ef65a53ae0752df39ab96">&#9670;&nbsp;</a></span>RXDMAI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMAI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] RX dma interrupt <br  />
 </p>

</div>
</div>
<a id="a9ab59fac7ab42cdf736c0bb82c3047f7" name="a9ab59fac7ab42cdf736c0bb82c3047f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab59fac7ab42cdf736c0bb82c3047f7">&#9670;&nbsp;</a></span>RXDMAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Receive FIFO interrupt mask. Will assert interrupt when = 1 and cimdmareq_rx is asserted <br  />
 </p>

</div>
</div>
<a id="ab0c75429916b6ed191eb72b030451400" name="ab0c75429916b6ed191eb72b030451400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c75429916b6ed191eb72b030451400">&#9670;&nbsp;</a></span>RXDMAPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMAPRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Sets the Priority of the RXDMA request <br  />
 </p>

</div>
</div>
<a id="aa5e8f76f040878556d4d2fd6cbf23d9a" name="aa5e8f76f040878556d4d2fd6cbf23d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e8f76f040878556d4d2fd6cbf23d9a">&#9670;&nbsp;</a></span>RXDMASTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMASTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000020C) Status of the RX DMA operation currently in progress. <br  />
 </p>

</div>
</div>
<a id="a658bdb880aecb5c70d55a9ed4caee057" name="a658bdb880aecb5c70d55a9ed4caee057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658bdb880aecb5c70d55a9ed4caee057">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXDMASTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c774557fcd58a4e2135e43db189ea43" name="a6c774557fcd58a4e2135e43db189ea43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c774557fcd58a4e2135e43db189ea43">&#9670;&nbsp;</a></span>RXDMATIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMATIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] RX DMA Transfer In Progress indicator. 1 will indicate that a DMA transfer is active. The DMA transfer may be waiting on data, transferring data, or waiting for priority.All of these will be indicated with a 1. A 0 will indicate that the DMA is fully complete and no further transactions will be done. This bit is read only. <br  />
 </p>

</div>
</div>
<a id="a6d9fb615b28f12c0369a9d1869184be2" name="a6d9fb615b28f12c0369a9d1869184be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9fb615b28f12c0369a9d1869184be2">&#9670;&nbsp;</a></span>RXDMATOTCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDMATOTCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000204) Contains the total count of samples to be stored for the current RX DMA operation. This register is updated as DMA beats complete. <br  />
 </p>

</div>
</div>
<a id="a39e2075d024ff3a83d7dd3cf77c6ac46" name="a39e2075d024ff3a83d7dd3cf77c6ac46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e2075d024ff3a83d7dd3cf77c6ac46">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXDMATOTCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73cc568fb991477ba2d12083ca6a86c3" name="a73cc568fb991477ba2d12083ca6a86c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73cc568fb991477ba2d12083ca6a86c3">&#9670;&nbsp;</a></span>RXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXEMPTY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] Receive FIFO empty bit. a 1 indicates the receive FIFO is empty. <br  />
 </p>

</div>
</div>
<a id="adf445b2292b83e8278222690fe7a4942" name="adf445b2292b83e8278222690fe7a4942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf445b2292b83e8278222690fe7a4942">&#9670;&nbsp;</a></span>RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Receive enable control. 1: Enables capture of serial audio, starting with first channel. 0: No receive data captured. For Full duplex operation, RXEN and TXEN MUST be set in a single register write access, or the Slave FSM may ignore one of the bit-field read-modify-write accesses. TXRST and RXRST must be cleared in advance. <br  />
 </p>

</div>
</div>
<a id="a76fa327249a84e5dc338ae572aee4c86" name="a76fa327249a84e5dc338ae572aee4c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fa327249a84e5dc338ae572aee4c86">&#9670;&nbsp;</a></span>RXFFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFFI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Receive fifo high limit interrupt <br  />
 </p>

</div>
</div>
<a id="a1fcc46cc46524a13b30a1c9b46a088d1" name="a1fcc46cc46524a13b30a1c9b46a088d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fcc46cc46524a13b30a1c9b46a088d1">&#9670;&nbsp;</a></span>RXFFM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFFM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Receive FIFO interrupt mask. Will assert interrupt when = 1 and RXFFI is asserted <br  />
 </p>

</div>
</div>
<a id="a4382899cc28e23b90b55e8b8f0630127" name="a4382899cc28e23b90b55e8b8f0630127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4382899cc28e23b90b55e8b8f0630127">&#9670;&nbsp;</a></span>RXFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] RX Full interrupt. RX unit attempted to write to a full FIFO <br  />
 </p>

</div>
</div>
<a id="a8cd3c87f2f06ecb1baac05556ee5f2b7" name="a8cd3c87f2f06ecb1baac05556ee5f2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd3c87f2f06ecb1baac05556ee5f2b7">&#9670;&nbsp;</a></span>RXFIFOSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFIFOSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) Holds the size of the receive FIFO in samples <br  />
 </p>

</div>
</div>
<a id="ade3527021bab7e27cb5c70b7008bcd8e" name="ade3527021bab7e27cb5c70b7008bcd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade3527021bab7e27cb5c70b7008bcd8e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXFIFOSIZE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9bdd6bcadcb94457da103f099d733fa" name="ad9bdd6bcadcb94457da103f099d733fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9bdd6bcadcb94457da103f099d733fa">&#9670;&nbsp;</a></span>RXFIFOSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFIFOSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) Holds the number of samples currently in the receive FIFO, and the empty condition flag <br  />
 </p>

</div>
</div>
<a id="a9f30e2914d91e71218f8a4468b0b28a9" name="a9f30e2914d91e71218f8a4468b0b28a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f30e2914d91e71218f8a4468b0b28a9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXFIFOSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01e48ff14077208637adbbbd92636087" name="a01e48ff14077208637adbbbd92636087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e48ff14077208637adbbbd92636087">&#9670;&nbsp;</a></span>RXFM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Receive FIFO interrupt mask. Will assert interrupt when = 1 and RXFI is asserted <br  />
 </p>

</div>
</div>
<a id="ae60f1c712a7f8ffede0de1890061ddaa" name="ae60f1c712a7f8ffede0de1890061ddaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60f1c712a7f8ffede0de1890061ddaa">&#9670;&nbsp;</a></span>RXREQCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXREQCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] Number of blocks of samples transferred before asserting the RXREQCNT interrupt signal. A block is 8 samples. The interrupt will assert if enabled and after RXREQCNT blocks of data has been transferred from the I2S into the device. A value of 0 will cause the assertion of the interrupt for every block of transfer done. <br  />
</p>
<p >[1..1] The I2S module has completed RXREQCNT number of DMA transfers of size 8 samples. This interrupt allows servicing of buffers at a programmable location within the overall DMA transfer. <br  />
 </p>

</div>
</div>
<a id="a2dda8f9afb26b253ed016039c452df30" name="a2dda8f9afb26b253ed016039c452df30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dda8f9afb26b253ed016039c452df30">&#9670;&nbsp;</a></span>RXRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Active high receiver reset signal. 1: Flush the RX FIFO <br  />
 </p>

</div>
</div>
<a id="a5d970edea167efa40f7bd6f4bafe3b17" name="a5d970edea167efa40f7bd6f4bafe3b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d970edea167efa40f7bd6f4bafe3b17">&#9670;&nbsp;</a></span>RXSAMPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXSAMPLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] 32b audio sample from the internal receive FIFO. MSB is always in bit 31 <br  />
 </p>

</div>
</div>
<a id="acb626ab3f804bad992e0ccfcb66b5cfd" name="acb626ab3f804bad992e0ccfcb66b5cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb626ab3f804bad992e0ccfcb66b5cfd">&#9670;&nbsp;</a></span>RXSAMPLECNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXSAMPLECNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..0] The count of the number of samples currently in the receive FIFO. <br  />
 </p>

</div>
</div>
<a id="ac0285123386ff527332a6461a579acba" name="ac0285123386ff527332a6461a579acba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0285123386ff527332a6461a579acba">&#9670;&nbsp;</a></span>RXTARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXTARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Address bits of the target byte address for source of RX write DMA. <br  />
 </p>

</div>
</div>
<a id="a65d9bf18fbb14baee4e979f42405a82a" name="a65d9bf18fbb14baee4e979f42405a82a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d9bf18fbb14baee4e979f42405a82a">&#9670;&nbsp;</a></span>RXTOTCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXTOTCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..0] Number of 32b audio samples to transfer for RX DMA. <br  />
 </p>

</div>
</div>
<a id="af8ebe54db08c95a82aeb21ac76307bad" name="af8ebe54db08c95a82aeb21ac76307bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ebe54db08c95a82aeb21ac76307bad">&#9670;&nbsp;</a></span>RXUPPERLIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXUPPERLIMIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) The number of samples required to be in the RX FIFO before asserting the RX_FFi interrupt bit <br  />
 </p>

</div>
</div>
<a id="aaf77945f057977d49fbfd28e35474bee" name="aaf77945f057977d49fbfd28e35474bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf77945f057977d49fbfd28e35474bee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXUPPERLIMIT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a815785d2f34e83197e5ee411f72d55b8" name="a815785d2f34e83197e5ee411f72d55b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815785d2f34e83197e5ee411f72d55b8">&#9670;&nbsp;</a></span>SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Size of the receive FIFO in units of i2S samples. Read only value. <br  />
</p>
<p >[31..0] When the I2S sample count stored within the receive FIFO reaches this value or is larger, the interrupt RX_FFi bit is asserted. <br  />
</p>
<p >[31..0] Size of the transmit FIFO in units of I2S samples. Read only value. <br  />
</p>
<p >[31..0] When the number of sample in the TX FIFO goes below this value, the interrupt TX_FFi bit is asserted. <br  />
 </p>

</div>
</div>
<a id="ae22dcc3db42a7d165788ee7ae4a7d008" name="ae22dcc3db42a7d165788ee7ae4a7d008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae22dcc3db42a7d165788ee7ae4a7d008">&#9670;&nbsp;</a></span>SSZ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSZ1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] Receive audio sample length for phase 1. 0: 8b, 2: 16b, 4: 24b, 5: 32b, 1,3,6,7: Reserved <br  />
 </p>

</div>
</div>
<a id="a045256f662eef4b64854a9b04ddfaaa3" name="a045256f662eef4b64854a9b04ddfaaa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045256f662eef4b64854a9b04ddfaaa3">&#9670;&nbsp;</a></span>SSZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSZ2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..16] Receive audio sample length for phase 2. 0: 8b, 2: 16b, 4: 24b, 5: 32b, 1,3,6,7: Reserved <br  />
 </p>

</div>
</div>
<a id="a04196528d26d25cfa38ab4de2dde0b91" name="a04196528d26d25cfa38ab4de2dde0b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04196528d26d25cfa38ab4de2dde0b91">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000230) I2S Module Status <br  />
 </p>

</div>
</div>
<a id="a1abcf97e7915751759d8a5dd5de75f61" name="a1abcf97e7915751759d8a5dd5de75f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abcf97e7915751759d8a5dd5de75f61">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  STATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab66771c95a930d1e7b516cd3b922b80d" name="ab66771c95a930d1e7b516cd3b922b80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66771c95a930d1e7b516cd3b922b80d">&#9670;&nbsp;</a></span>TBD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TBD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] To Be determined. <br  />
 </p>

</div>
</div>
<a id="a3b5dbf84245ee7218a84f8aca1c6bcca" name="a3b5dbf84245ee7218a84f8aca1c6bcca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5dbf84245ee7218a84f8aca1c6bcca">&#9670;&nbsp;</a></span>TXCHANID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXCHANID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000024) Channel ID used for the next audio sample to be written to the data transmission register <br  />
</p>
<p >[7..0] Channel ID value 0-255. <br  />
 </p>

</div>
</div>
<a id="aee97e1d16c0e5cbadd9bcf381bad655b" name="aee97e1d16c0e5cbadd9bcf381bad655b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee97e1d16c0e5cbadd9bcf381bad655b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXCHANID_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76604f8e5ea8662592531acbd47c0c84" name="a76604f8e5ea8662592531acbd47c0c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76604f8e5ea8662592531acbd47c0c84">&#9670;&nbsp;</a></span>TXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) Write only register to hold the i2S sample to transmit via the write FIFO <br  />
 </p>

</div>
</div>
<a id="a038b83c5916054d6b699a6c09fb5b838" name="a038b83c5916054d6b699a6c09fb5b838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a038b83c5916054d6b699a6c09fb5b838">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXDATA_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c3f054b203fc1891ec58d4ae138cea8" name="a2c3f054b203fc1891ec58d4ae138cea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3f054b203fc1891ec58d4ae138cea8">&#9670;&nbsp;</a></span>TXDMAADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMAADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000214) The address which the DMA operation will fetch the audio samples. This address is updated as the samples are stored. <br  />
 </p>

</div>
</div>
<a id="a97a0c3ae7544335f5aeb59a9580bbbcb" name="a97a0c3ae7544335f5aeb59a9580bbbcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a0c3ae7544335f5aeb59a9580bbbcb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXDMAADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9faf92fbd576cf74248069d0fa0444bb" name="a9faf92fbd576cf74248069d0fa0444bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9faf92fbd576cf74248069d0fa0444bb">&#9670;&nbsp;</a></span>TXDMACPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMACPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] TX DMA Transfer Complete. This signals the end of the DMA operation. This bit can be cleared by writing to 0, and will also be cleared when a new DMA is started. <br  />
</p>
<p >[3..3] A TX dma operation has completed <br  />
 </p>

</div>
</div>
<a id="ad5f402b379d1ed211faaab2f63856019" name="ad5f402b379d1ed211faaab2f63856019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f402b379d1ed211faaab2f63856019">&#9670;&nbsp;</a></span>TXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMAEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] DMA Enable for TX channel. Setting this bit to EN will start the DMA operation. This should be the last DMA related register set prior to issuing the command <br  />
 </p>

</div>
</div>
<a id="a295749e7105c209ffb250d8e6cb2d4e1" name="a295749e7105c209ffb250d8e6cb2d4e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295749e7105c209ffb250d8e6cb2d4e1">&#9670;&nbsp;</a></span>TXDMAERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] TX DMA Error. This active high bit signals an error was encountered during the DMA operation. The bit can be cleared by writing to 0. Once set, this bit will remain set until cleared by software. <br  />
 </p>

</div>
</div>
<a id="aa252b44d4662be1a01c797578ede79b5" name="aa252b44d4662be1a01c797578ede79b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa252b44d4662be1a01c797578ede79b5">&#9670;&nbsp;</a></span>TXDMAI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMAI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] TX dma interrupt <br  />
 </p>

</div>
</div>
<a id="ab636b4f904919c5e9de54468f773b783" name="ab636b4f904919c5e9de54468f773b783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab636b4f904919c5e9de54468f773b783">&#9670;&nbsp;</a></span>TXDMAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Transmit FIFO interrupt mask. Will assert interrupt when = 1 and cimdmareq_tx is asserted <br  />
 </p>

</div>
</div>
<a id="ac7a04d55eea1863a197c70804dd3a198" name="ac7a04d55eea1863a197c70804dd3a198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7a04d55eea1863a197c70804dd3a198">&#9670;&nbsp;</a></span>TXDMAPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMAPRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Sets the Priority of the TXDMA request <br  />
 </p>

</div>
</div>
<a id="a5cf3d480645887c49438d5314603b252" name="a5cf3d480645887c49438d5314603b252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf3d480645887c49438d5314603b252">&#9670;&nbsp;</a></span>TXDMASTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMASTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000218) Status of the TX DMA operation currently in progress. <br  />
 </p>

</div>
</div>
<a id="a6a0abb1c27d5af81c2833e0e7d191e74" name="a6a0abb1c27d5af81c2833e0e7d191e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a0abb1c27d5af81c2833e0e7d191e74">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXDMASTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42e688ca560a4d6fb139b22411cbcb23" name="a42e688ca560a4d6fb139b22411cbcb23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e688ca560a4d6fb139b22411cbcb23">&#9670;&nbsp;</a></span>TXDMATIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMATIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] TX DMA Transfer In Progress indicator. 1 will indicate that a DMA transfer is active. The DMA transfer may be waiting on data, transferring data, or waiting for priority.All of these will be indicated with a 1. A 0 will indicate that the DMA is fully complete and no further transactions will be done. This bit is read only. <br  />
 </p>

</div>
</div>
<a id="ac115c419d210920f604e3bac395f2dd4" name="ac115c419d210920f604e3bac395f2dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac115c419d210920f604e3bac395f2dd4">&#9670;&nbsp;</a></span>TXDMATOTCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDMATOTCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000210) Contains the total count of samples to be read and transmitted for the current TX DMA operation. This register is updated as DMA beats complete. <br  />
 </p>

</div>
</div>
<a id="ae286eca7b7e66a379f4f58cda9276d2c" name="ae286eca7b7e66a379f4f58cda9276d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae286eca7b7e66a379f4f58cda9276d2c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXDMATOTCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affbe5956e9986c338542181a9d648f7e" name="affbe5956e9986c338542181a9d648f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affbe5956e9986c338542181a9d648f7e">&#9670;&nbsp;</a></span>TXEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXEI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] TX Empty interrupt. TX unit attempted to read an empty FIFO <br  />
 </p>

</div>
</div>
<a id="a3a0c499e1d119825e0211e776a78a467" name="a3a0c499e1d119825e0211e776a78a467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a0c499e1d119825e0211e776a78a467">&#9670;&nbsp;</a></span>TXEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Transmit FIFO interrupt mask. Will assert interrupt when = 1 and TXEI is asserted <br  />
 </p>

</div>
</div>
<a id="a0b11345853d95258c1e843c3296d2ea3" name="a0b11345853d95258c1e843c3296d2ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b11345853d95258c1e843c3296d2ea3">&#9670;&nbsp;</a></span>TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Transmit enable signal. 1 will enable the transmission of serial audio. For Full duplex operation, RXEN and TXEN MUST be set in a single register write access, or the Slave FSM may ignore one of the bit-field read-modify-write accesses. TXRST and RXRST must be cleared in advance. <br  />
 </p>

</div>
</div>
<a id="ade6cce10dd9a61e7ec1e94778bbd5781" name="ade6cce10dd9a61e7ec1e94778bbd5781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade6cce10dd9a61e7ec1e94778bbd5781">&#9670;&nbsp;</a></span>TXFFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFFI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Transmit fifo low limit interrupt <br  />
 </p>

</div>
</div>
<a id="adc3ce965a0ecce506dd9933d9903349b" name="adc3ce965a0ecce506dd9933d9903349b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc3ce965a0ecce506dd9933d9903349b">&#9670;&nbsp;</a></span>TXFFM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFFM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Transmit FIFO interrupt mask. Will assert interrupt when = 1 and TXFFI is asserted <br  />
 </p>

</div>
</div>
<a id="a7ddcf5fb2c868cec59f0e0b0f677a810" name="a7ddcf5fb2c868cec59f0e0b0f677a810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ddcf5fb2c868cec59f0e0b0f677a810">&#9670;&nbsp;</a></span>TXFIFOCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFIFOCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..0] The count of the number of samples currently in the transmit FIFO. <br  />
 </p>

</div>
</div>
<a id="aeca9e908c80bdbb946413bb12dde79fa" name="aeca9e908c80bdbb946413bb12dde79fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca9e908c80bdbb946413bb12dde79fa">&#9670;&nbsp;</a></span>TXFIFOFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFIFOFULL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] Transmit FIFO full bit. a 1 indicates the transmit FIFO is full. <br  />
 </p>

</div>
</div>
<a id="ac075db2375a6c94040cf1ec57adb725e" name="ac075db2375a6c94040cf1ec57adb725e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac075db2375a6c94040cf1ec57adb725e">&#9670;&nbsp;</a></span>TXFIFOSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFIFOSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000002C) Holds the size of the transmit FIFO in samples <br  />
 </p>

</div>
</div>
<a id="a9884f14835788eee266891c57ef2dd30" name="a9884f14835788eee266891c57ef2dd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9884f14835788eee266891c57ef2dd30">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXFIFOSIZE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6e0dc275a7d5b89e61050ba2a5cc2f5" name="aa6e0dc275a7d5b89e61050ba2a5cc2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e0dc275a7d5b89e61050ba2a5cc2f5">&#9670;&nbsp;</a></span>TXFIFOSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFIFOSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) Holds the number of samples currently in the transmit FIFO, and the full condition flag <br  />
 </p>

</div>
</div>
<a id="a9b85c967ecd32fa15e85dbc597dad90a" name="a9b85c967ecd32fa15e85dbc597dad90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b85c967ecd32fa15e85dbc597dad90a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXFIFOSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b357ac2e3c1474abb1d89f3d7173f9" name="a01b357ac2e3c1474abb1d89f3d7173f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b357ac2e3c1474abb1d89f3d7173f9">&#9670;&nbsp;</a></span>TXLOWERLIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXLOWERLIMIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) Minimum number of samples have been reached in the transmit FIFO. <br  />
 </p>

</div>
</div>
<a id="a463450a9eb0c4eeb92d1087574f4b61e" name="a463450a9eb0c4eeb92d1087574f4b61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a463450a9eb0c4eeb92d1087574f4b61e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXLOWERLIMIT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace79ac90d29a0da2c88b39f67ae57a89" name="ace79ac90d29a0da2c88b39f67ae57a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace79ac90d29a0da2c88b39f67ae57a89">&#9670;&nbsp;</a></span>TXREQCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXREQCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] Number of blocks of samples transferred before asserting the TXREQCNT interrupt signal. A block is 8 samples. The interrupt will assert if enabled and after TXREQCNT blocks of data has been transferred to the I2S module from the device. A value of 0 will cause the assertion of the interrupt for every block of transfer done. <br  />
</p>
<p >[2..2] The I2S module has asserted the dma read request, based on TX fifo level. <br  />
 </p>

</div>
</div>
<a id="a3c40214a32fe45a76536c20c48e48f2f" name="a3c40214a32fe45a76536c20c48e48f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c40214a32fe45a76536c20c48e48f2f">&#9670;&nbsp;</a></span>TXRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Transmit reset signal. 1 will reset the TX side registers and flush the TX FIFO. <br  />
 </p>

</div>
</div>
<a id="ae457247f2415f7b7527bd5b0e66a3ed1" name="ae457247f2415f7b7527bd5b0e66a3ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae457247f2415f7b7527bd5b0e66a3ed1">&#9670;&nbsp;</a></span>TXSAMPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXSAMPLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] 32b I2S sample to send out of the I2S module via the external pins. All sample have the MSB in bit 31 regardless of number of bits per sample and data justification <br  />
 </p>

</div>
</div>
<a id="a94da3c47ca96b0ec8d2044a050510943" name="a94da3c47ca96b0ec8d2044a050510943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94da3c47ca96b0ec8d2044a050510943">&#9670;&nbsp;</a></span>TXTARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXTARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Address bits of the target byte address for source of TX write DMA. <br  />
 </p>

</div>
</div>
<a id="a56023296695c4cf6f3c1f12ad420bc87" name="a56023296695c4cf6f3c1f12ad420bc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56023296695c4cf6f3c1f12ad420bc87">&#9670;&nbsp;</a></span>TXTOTCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXTOTCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..0] Number of 32b audio samples to transmit <br  />
 </p>

</div>
</div>
<a id="a081e853ed075306f58bcf650f84b5fbe" name="a081e853ed075306f58bcf650f84b5fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081e853ed075306f58bcf650f84b5fbe">&#9670;&nbsp;</a></span>WDLEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDLEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..5] Receive channel length in bits for phase 1. 0: 8b, 2: 16b, 4: 24b, 5: 32b, 1,3,6,7: Reserved <br  />
 </p>

</div>
</div>
<a id="a2ddc4dece4766d1a167a50d90337b68e" name="a2ddc4dece4766d1a167a50d90337b68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddc4dece4766d1a167a50d90337b68e">&#9670;&nbsp;</a></span>WDLEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDLEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..21] Receive channel length in bits for phase 2. 0: 8b, 2: 16b, 4: 24b, 5: 32b, 1,3,6,7: Reserved <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_i2_s0___type.html">I2S0_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
