--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.109 ns
From           : reset_button
To             : \build_rstn:temp
From Clock     : --
To Clock       : clk27M
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.835 ns
From           : vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11
To             : red[0]
From Clock     : clk27M
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.861 ns
From           : reset_button
To             : \build_rstn:temp
From Clock     : --
To Clock       : clk27M
Failed Paths   : 0

Type           : Clock Setup: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
Slack          : 11.407 ns
Required Time  : 25.20 MHz ( period = 39.682 ns )
Actual Time    : 35.37 MHz ( period = 28.275 ns )
From           : vgacon:vga_controller|v_count[7]
To             : vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11
From Clock     : vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0
To Clock       : vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'clk27M'
Slack          : 29.657 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : 135.50 MHz ( period = 7.380 ns )
From           : counter:conta_linha|cont[0]
To             : ovl_color[2]
From Clock     : clk27M
To Clock       : clk27M
Failed Paths   : 0

Type           : Clock Hold: 'clk27M'
Slack          : 0.445 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : estado.MEMORIA_RD
To             : estado.MEMORIA_RD
From Clock     : clk27M
To Clock       : clk27M
Failed Paths   : 0

Type           : Clock Hold: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
Slack          : 0.627 ns
Required Time  : 25.20 MHz ( period = 39.682 ns )
Actual Time    : N/A
From           : vgacon:vga_controller|h_count[5]
To             : vgacon:vga_controller|h_count_d[5]
From Clock     : vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0
To Clock       : vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

