// Seed: 541673431
module module_0 (
    input wire id_0,
    output wor id_1,
    output wor id_2,
    output supply0 id_3,
    input tri0 id_4,
    output wire id_5
    , id_12,
    input tri id_6,
    input wire id_7[1 'b0 : -1],
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10
);
  assign id_3 = 1;
  wire id_13;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd76
) (
    output supply1 id_0,
    output supply1 id_1,
    input supply0 id_2
    , id_15,
    output wire id_3,
    input tri _id_4,
    input tri id_5,
    output tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    output logic id_9,
    input uwire id_10,
    output wand id_11,
    output tri1 id_12,
    output tri1 id_13
);
  wire [id_4 : id_4] id_16;
  always id_9 = id_8 - id_8;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_3,
      id_3,
      id_10,
      id_3,
      id_7,
      id_5,
      id_10,
      id_5,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic id_17;
  ;
endmodule
