#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 30 15:39:48 2018
# Process ID: 4847
# Current directory: /home/alicemare/Documents/HDL/lab9/lab9_1_1/lab9_1_1.runs/synth_1
# Command line: vivado -log onebitadder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source onebitadder.tcl
# Log file: /home/alicemare/Documents/HDL/lab9/lab9_1_1/lab9_1_1.runs/synth_1/onebitadder.vds
# Journal file: /home/alicemare/Documents/HDL/lab9/lab9_1_1/lab9_1_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source onebitadder.tcl -notrace
Command: synth_design -top onebitadder -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4857 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1252.281 ; gain = 63.863 ; free physical = 121 ; free virtual = 8202
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'onebitadder' [/home/alicemare/Documents/HDL/lab9/lab9_1_1/lab9_1_1.srcs/sources_1/new/onebitadder.v:3]
	Parameter ANDDEALY bound to: 2 - type: integer 
	Parameter ORDEALY bound to: 2 - type: integer 
	Parameter NODEALY bound to: 2 - type: integer 
	Parameter TRANS bound to: 2 - type: integer 
WARNING: [Synth 8-567] referenced signal 'ain' should be on the sensitivity list [/home/alicemare/Documents/HDL/lab9/lab9_1_1/lab9_1_1.srcs/sources_1/new/onebitadder.v:17]
INFO: [Synth 8-6155] done synthesizing module 'onebitadder' (1#1) [/home/alicemare/Documents/HDL/lab9/lab9_1_1/lab9_1_1.srcs/sources_1/new/onebitadder.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1296.906 ; gain = 108.488 ; free physical = 166 ; free virtual = 8206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1296.906 ; gain = 108.488 ; free physical = 165 ; free virtual = 8205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1304.910 ; gain = 116.492 ; free physical = 164 ; free virtual = 8204
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [/home/alicemare/Documents/HDL/lab9/lab9_1_1/lab9_1_1.srcs/sources_1/new/onebitadder.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1312.918 ; gain = 124.500 ; free physical = 163 ; free virtual = 8204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module onebitadder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 184 ; free virtual = 7981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 181 ; free virtual = 7980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 179 ; free virtual = 7980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 119 ; free virtual = 7883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 110 ; free virtual = 7850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 104 ; free virtual = 7845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 105 ; free virtual = 7843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 113 ; free virtual = 7842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 114 ; free virtual = 7843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     2|
|4     |LD   |     1|
|5     |IBUF |     4|
|6     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    11|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 119 ; free virtual = 7835
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1427.270 ; gain = 238.852 ; free physical = 111 ; free virtual = 7828
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1427.277 ; gain = 238.852 ; free physical = 108 ; free virtual = 7802
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:01:09 . Memory (MB): peak = 1534.305 ; gain = 346.023 ; free physical = 279 ; free virtual = 7904
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/alicemare/Documents/HDL/lab9/lab9_1_1/lab9_1_1.runs/synth_1/onebitadder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file onebitadder_utilization_synth.rpt -pb onebitadder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:02 . Memory (MB): peak = 1558.316 ; gain = 0.000 ; free physical = 216 ; free virtual = 7899
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 15:41:23 2018...
