<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/syn/Lattice/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/standard.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/std_1164.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/mgc_qsim.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_bit.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/textio.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/std_logic_textio.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_misc.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/math_real.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/vhdl_packages/synattr.vhd'
INFO - C:/lscc/diamond/3.14/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_global-p.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_global-p.vhd(19,9-19,19) (VHDL-1014) analyzing package 'gdp_global'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/dffdecl-p.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/dffdecl-p.vhd(16,9-16,18) (VHDL-1014) analyzing package 'dffglobal'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_decoder.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_decoder.vhd(22,8-22,19) (VHDL-1012) analyzing entity 'gdp_decoder'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_decoder.vhd(69,14-69,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/SPI_Interface.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/SPI_Interface.vhd(21,8-21,21) (VHDL-1012) analyzing entity 'spi_interface'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/SPI_Interface.vhd(48,14-48,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2_Interface.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2_Interface.vhd(28,8-28,21) (VHDL-1012) analyzing entity 'ps2_interface'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2_Interface.vhd(52,14-52,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2_Decoder.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2_Decoder.vhd(20,8-20,19) (VHDL-1012) analyzing entity 'ps2_decoder'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2_Decoder.vhd(40,14-40,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/Timer.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/Timer.vhd(21,8-21,13) (VHDL-1012) analyzing entity 'timer'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/Timer.vhd(41,14-41,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/Ser1.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/Ser1.vhd(23,8-23,12) (VHDL-1012) analyzing entity 'ser1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/Ser1.vhd(52,14-52,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_kernel.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_kernel.vhd(22,8-22,18) (VHDL-1012) analyzing entity 'gdp_kernel'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_kernel.vhd(79,14-79,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1012) analyzing entity 'inputsync'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-a.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-a.vhd(11,14-11,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(14,8-14,16) (VHDL-1012) analyzing entity 'ps2_fifo'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(26,14-26,23) (VHDL-1010) analyzing architecture 'structure'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_vram.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_vram.vhd(22,8-22,16) (VHDL-1012) analyzing entity 'gdp_vram'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_vram.vhd(59,14-59,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_clut.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_clut.vhd(22,8-22,16) (VHDL-1012) analyzing entity 'gdp_clut'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_clut.vhd(34,14-34,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_video.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_video.vhd(23,8-23,17) (VHDL-1012) analyzing entity 'gdp_video'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_video.vhd(67,14-67,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_bi.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_bi.vhd(21,8-21,14) (VHDL-1012) analyzing entity 'gdp_bi'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_bi.vhd(44,14-44,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_bresenham.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_bresenham.vhd(21,8-21,21) (VHDL-1012) analyzing entity 'gdp_bresenham'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_bresenham.vhd(69,14-69,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_font_ram.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_font_ram.vhd(8,8-8,20) (VHDL-1012) analyzing entity 'gdp_font_ram'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_font_ram.vhd(19,14-19,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_top.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_top.vhd(25,8-25,15) (VHDL-1012) analyzing entity 'gdp_top'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_top.vhd(68,14-68,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/SPI_Vdip.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/SPI_Vdip.vhd(21,8-21,16) (VHDL-1012) analyzing entity 'spi_vdip'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/SPI_Vdip.vhd(48,14-48,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2Keyboard.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2Keyboard.vhd(30,8-30,19) (VHDL-1012) analyzing entity 'ps2keyboard'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2Keyboard.vhd(56,14-56,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/dac.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/dac.vhd(28,8-28,11) (VHDL-1012) analyzing entity 'dac'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/dac.vhd(43,14-43,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_pkg.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_pkg.vhd(19,9-19,21) (VHDL-1014) analyzing package 'wf2149ip_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_wave.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_wave.vhd(21,8-21,21) (VHDL-1012) analyzing entity 'wf2149ip_wave'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_wave.vhd(43,14-43,22) (VHDL-1010) analyzing architecture 'behavior'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_top_soc.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_top_soc.vhd(20,8-20,24) (VHDL-1012) analyzing entity 'wf2149ip_top_soc'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_top_soc.vhd(51,14-51,23) (VHDL-1010) analyzing architecture 'structure'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2Mouse.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2Mouse.vhd(28,8-28,16) (VHDL-1012) analyzing entity 'ps2mouse'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2Mouse.vhd(56,14-56,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_character.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_character.vhd(21,8-21,21) (VHDL-1012) analyzing entity 'gdp_character'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_character.vhd(82,14-82,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/GPIO_Interface.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/GPIO_Interface.vhd(21,8-21,22) (VHDL-1012) analyzing entity 'gpio_interface'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/GPIO_Interface.vhd(46,14-46,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_lattice_top_woflo.vhd'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_lattice_top_woflo.vhd(21,8-21,23) (VHDL-1012) analyzing entity 'gdp_lattice_top'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_lattice_top_woflo.vhd(120,14-120,17) (VHDL-1010) analyzing architecture 'rtl'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_lattice_top_woflo.vhd(21,8-21,23) (VHDL-1067) elaborating 'gdp_lattice_top(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_bi.vhd(21,8-21,14) (VHDL-1067) elaborating 'gdp_bi_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_1(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_2(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_top.vhd(25,8-25,15) (VHDL-1067) elaborating 'gdp_top_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_video.vhd(23,8-23,17) (VHDL-1067) elaborating 'gdp_video_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_clut.vhd(22,8-22,16) (VHDL-1067) elaborating 'gdp_clut_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_kernel.vhd(22,8-22,18) (VHDL-1067) elaborating 'gdp_kernel_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_decoder.vhd(22,8-22,19) (VHDL-1067) elaborating 'gdp_decoder_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_bresenham.vhd(21,8-21,21) (VHDL-1067) elaborating 'gdp_bresenham_uniq_0(RTL)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_character.vhd(21,8-21,21) (VHDL-1067) elaborating 'gdp_character_uniq_0(RTL)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_font_ram.vhd(8,8-8,20) (VHDL-1067) elaborating 'gdp_font_ram_uniq_0(RTL)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/gdp_vram.vhd(22,8-22,16) (VHDL-1067) elaborating 'gdp_vram_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2Keyboard.vhd(30,8-30,19) (VHDL-1067) elaborating 'PS2Keyboard_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2_Interface.vhd(28,8-28,21) (VHDL-1067) elaborating 'PS2_Interface_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_3(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2_Decoder.vhd(20,8-20,19) (VHDL-1067) elaborating 'PS2_Decoder_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(14,8-14,16) (VHDL-1067) elaborating 'ps2_fifo_uniq_0(Structure)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(155,5-156,52) (VHDL-1399) going to Verilog side to elaborate module 'AND2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,8-204,12) (VERI-1018) compiling module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,1-208,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(155,5-156,52) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(158,5-159,43) (VHDL-1399) going to Verilog side to elaborate module 'INV'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,8-794,11) (VERI-1018) compiling module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,1-798,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(158,5-159,43) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(161,5-162,52) (VHDL-1399) going to Verilog side to elaborate module 'AND2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,8-204,12) (VERI-1018) compiling module 'AND2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,1-208,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(161,5-162,52) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(164,5-165,44) (VHDL-1399) going to Verilog side to elaborate module 'INV'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,8-794,11) (VERI-1018) compiling module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,1-798,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(164,5-165,44) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(167,5-168,57) (VHDL-1399) going to Verilog side to elaborate module 'AND2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,8-204,12) (VERI-1018) compiling module 'AND2_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,1-208,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(167,5-168,57) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(170,5-171,53) (VHDL-1399) going to Verilog side to elaborate module 'XOR2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1360,8-1360,12) (VERI-1018) compiling module 'XOR2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1360,1-1364,10) (VERI-9000) elaborating module 'XOR2_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(170,5-171,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(173,5-174,45) (VHDL-1399) going to Verilog side to elaborate module 'INV'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,8-794,11) (VERI-1018) compiling module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,1-798,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(173,5-174,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(176,5-177,45) (VHDL-1399) going to Verilog side to elaborate module 'INV'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,8-794,11) (VERI-1018) compiling module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,1-798,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(176,5-177,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(179,5-184,41) (VHDL-1399) going to Verilog side to elaborate module 'ROM16X1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1249,8-1249,15) (VERI-1018) compiling module 'ROM16X1_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1249,1-1258,10) (VERI-9000) elaborating module 'ROM16X1_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(179,5-184,41) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(186,5-191,39) (VHDL-1399) going to Verilog side to elaborate module 'ROM16X1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1249,8-1249,15) (VERI-1018) compiling module 'ROM16X1_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1249,1-1258,10) (VERI-9000) elaborating module 'ROM16X1_uniq_2'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(186,5-191,39) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(193,5-194,57) (VHDL-1399) going to Verilog side to elaborate module 'AND2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,8-204,12) (VERI-1018) compiling module 'AND2_uniq_4'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,1-208,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(193,5-194,57) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(196,5-198,26) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(196,5-198,26) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(200,5-202,26) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(200,5-202,26) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(204,5-206,26) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(204,5-206,26) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(208,5-209,65) (VHDL-1399) going to Verilog side to elaborate module 'FD1S3BX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(538,8-538,15) (VERI-1018) compiling module 'FD1S3BX_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(538,1-546,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(208,5-209,65) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(211,5-212,63) (VHDL-1399) going to Verilog side to elaborate module 'FD1S3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(548,8-548,15) (VERI-1018) compiling module 'FD1S3DX_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(548,1-556,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(211,5-212,63) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(214,5-216,26) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(214,5-216,26) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(218,5-220,26) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(218,5-220,26) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(222,5-224,26) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(222,5-224,26) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(226,5-228,26) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(226,5-228,26) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(230,5-232,26) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(230,5-232,26) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(234,5-236,26) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(234,5-236,26) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(238,5-240,22) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(238,5-240,22) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(242,5-244,22) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(242,5-244,22) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(246,5-248,22) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(246,5-248,22) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(250,5-252,22) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(250,5-252,22) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(254,5-256,22) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(254,5-256,22) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(258,5-260,22) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(258,5-260,22) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(262,5-264,22) (VHDL-1399) going to Verilog side to elaborate module 'FD1P3DX'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,8-429,15) (VERI-1018) compiling module 'FD1P3DX_uniq_16'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_16'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(262,5-264,22) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(266,5-268,68) (VHDL-1399) going to Verilog side to elaborate module 'CB2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(165,8-165,11) (VERI-1018) compiling module 'CB2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(165,1-173,10) (VERI-9000) elaborating module 'CB2_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(266,5-268,68) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(270,5-272,49) (VHDL-1399) going to Verilog side to elaborate module 'CB2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(165,8-165,11) (VERI-1018) compiling module 'CB2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(165,1-173,10) (VERI-9000) elaborating module 'CB2_uniq_2'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(270,5-272,49) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(274,5-276,39) (VHDL-1399) going to Verilog side to elaborate module 'ALEB2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(195,8-195,13) (VERI-1018) compiling module 'ALEB2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(195,1-202,10) (VERI-9000) elaborating module 'ALEB2_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(274,5-276,39) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(278,5-280,55) (VHDL-1399) going to Verilog side to elaborate module 'ALEB2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(195,8-195,13) (VERI-1018) compiling module 'ALEB2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(195,1-202,10) (VERI-9000) elaborating module 'ALEB2_uniq_2'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(278,5-280,55) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(282,5-285,37) (VHDL-1399) going to Verilog side to elaborate module 'FADD2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(367,8-367,13) (VERI-1018) compiling module 'FADD2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(367,1-377,10) (VERI-9000) elaborating module 'FADD2_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(282,5-285,37) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(287,5-289,39) (VHDL-1399) going to Verilog side to elaborate module 'AGEB2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(186,8-186,13) (VERI-1018) compiling module 'AGEB2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(186,1-193,10) (VERI-9000) elaborating module 'AGEB2_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(287,5-289,39) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(291,5-293,55) (VHDL-1399) going to Verilog side to elaborate module 'AGEB2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(186,8-186,13) (VERI-1018) compiling module 'AGEB2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(186,1-193,10) (VERI-9000) elaborating module 'AGEB2_uniq_2'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(291,5-293,55) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(295,5-297,45) (VHDL-1399) going to Verilog side to elaborate module 'CU2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,8-280,11) (VERI-1018) compiling module 'CU2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,1-287,10) (VERI-9000) elaborating module 'CU2_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(295,5-297,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(299,5-301,40) (VHDL-1399) going to Verilog side to elaborate module 'CU2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,8-280,11) (VERI-1018) compiling module 'CU2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,1-287,10) (VERI-9000) elaborating module 'CU2_uniq_2'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(299,5-301,40) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(303,5-304,33) (VHDL-1399) going to Verilog side to elaborate module 'VHI'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1305,8-1305,11) (VERI-1018) compiling module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1305,1-1308,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(303,5-304,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(306,5-308,45) (VHDL-1399) going to Verilog side to elaborate module 'CU2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,8-280,11) (VERI-1018) compiling module 'CU2_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,1-287,10) (VERI-9000) elaborating module 'CU2_uniq_3'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(306,5-308,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(310,5-312,40) (VHDL-1399) going to Verilog side to elaborate module 'CU2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,8-280,11) (VERI-1018) compiling module 'CU2_uniq_4'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,1-287,10) (VERI-9000) elaborating module 'CU2_uniq_4'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(310,5-312,40) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(314,5-319,54) (VHDL-1399) going to Verilog side to elaborate module 'DPR16X2B'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,8-128,16) (VERI-1018) compiling module 'DPR16X2B_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,1-148,10) (VERI-9000) elaborating module 'DPR16X2B_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(314,5-319,54) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(321,5-326,47) (VHDL-1399) going to Verilog side to elaborate module 'DPR16X2B'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,8-128,16) (VERI-1018) compiling module 'DPR16X2B_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,1-148,10) (VERI-9000) elaborating module 'DPR16X2B_uniq_2'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(321,5-326,47) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(328,5-333,47) (VHDL-1399) going to Verilog side to elaborate module 'DPR16X2B'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,8-128,16) (VERI-1018) compiling module 'DPR16X2B_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,1-148,10) (VERI-9000) elaborating module 'DPR16X2B_uniq_3'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(328,5-333,47) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(335,5-336,33) (VHDL-1399) going to Verilog side to elaborate module 'VLO'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1310,8-1310,11) (VERI-1018) compiling module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1310,1-1313,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(335,5-336,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(338,5-343,47) (VHDL-1399) going to Verilog side to elaborate module 'DPR16X2B'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,8-128,16) (VERI-1018) compiling module 'DPR16X2B_uniq_4'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,1-148,10) (VERI-9000) elaborating module 'DPR16X2B_uniq_4'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/fpga/ps2_fifo.vhd(338,5-343,47) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2Mouse.vhd(28,8-28,16) (VHDL-1067) elaborating 'PS2Mouse_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/PS2_Interface.vhd(28,8-28,21) (VHDL-1067) elaborating 'PS2_Interface_uniq_1(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_4(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/Ser1.vhd(23,8-23,12) (VHDL-1067) elaborating 'Ser1_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_5(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_6(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_top_soc.vhd(20,8-20,24) (VHDL-1067) elaborating 'WF2149IP_TOP_SOC_uniq_0(STRUCTURE)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/wf2149ip_wave.vhd(21,8-21,21) (VHDL-1067) elaborating 'WF2149IP_WAVE_uniq_0(BEHAVIOR)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/sound/dac.vhd(28,8-28,11) (VHDL-1067) elaborating 'dac_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/SPI_Interface.vhd(21,8-21,21) (VHDL-1067) elaborating 'SPI_Interface_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/Timer.vhd(21,8-21,13) (VHDL-1067) elaborating 'Timer_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/vhdl/rtl/GPIO_Interface.vhd(21,8-21,22) (VHDL-1067) elaborating 'GPIO_Interface_uniq_0(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_7(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_8(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_9(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_10(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_11(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_12(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_13(rtl)'
INFO - C:/working/_git_gdp_fpga/GDP_FPGA/GDP936X/vhdl/rtl/InputSync-e.vhd(15,8-15,17) (VHDL-1067) elaborating 'InputSync_uniq_14(rtl)'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,1-208,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,1-798,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,1-208,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,1-798,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,1-208,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1360,1-1364,10) (VERI-9000) elaborating module 'XOR2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,1-798,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(794,1-798,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1249,1-1258,10) (VERI-9000) elaborating module 'ROM16X1_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1249,1-1258,10) (VERI-9000) elaborating module 'ROM16X1_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(204,1-208,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(538,1-546,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(548,1-556,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(429,1-438,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_16'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(165,1-173,10) (VERI-9000) elaborating module 'CB2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(165,1-173,10) (VERI-9000) elaborating module 'CB2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(195,1-202,10) (VERI-9000) elaborating module 'ALEB2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(195,1-202,10) (VERI-9000) elaborating module 'ALEB2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(367,1-377,10) (VERI-9000) elaborating module 'FADD2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(186,1-193,10) (VERI-9000) elaborating module 'AGEB2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(186,1-193,10) (VERI-9000) elaborating module 'AGEB2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,1-287,10) (VERI-9000) elaborating module 'CU2_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,1-287,10) (VERI-9000) elaborating module 'CU2_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1305,1-1308,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,1-287,10) (VERI-9000) elaborating module 'CU2_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(280,1-287,10) (VERI-9000) elaborating module 'CU2_uniq_4'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,1-148,10) (VERI-9000) elaborating module 'DPR16X2B_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,1-148,10) (VERI-9000) elaborating module 'DPR16X2B_uniq_2'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,1-148,10) (VERI-9000) elaborating module 'DPR16X2B_uniq_3'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(1310,1-1313,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp.v(128,1-148,10) (VERI-9000) elaborating module 'DPR16X2B_uniq_4'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>