=====
SETUP
14.429
6.308
20.737
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.698
2.463
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.418
4.027
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
4.658
5.122
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12
5.494
6.308
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.308
=====
SETUP
14.484
6.254
20.737
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.698
2.463
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.418
4.027
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
4.658
5.122
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12
5.489
6.254
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
6.254
=====
SETUP
14.484
6.254
20.737
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.698
2.463
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.418
4.027
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
4.658
5.122
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13
5.489
6.254
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
6.254
=====
SETUP
15.631
5.371
21.001
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.698
2.463
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.418
4.027
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
4.653
5.116
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
5.371
=====
SETUP
15.631
5.371
21.001
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.698
2.463
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.418
4.027
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
4.653
5.116
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
5.371
=====
SETUP
15.631
5.371
21.001
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.698
2.463
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.418
4.027
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
4.653
5.116
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
5.371
=====
SETUP
16.013
24.715
40.729
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
21.034
21.373
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
22.458
23.273
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s4
23.872
24.466
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
24.715
=====
SETUP
16.034
4.703
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n147_s0
3.889
4.703
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3
4.703
=====
SETUP
16.034
4.703
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n146_s0
3.889
4.703
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3
4.703
=====
SETUP
16.042
4.695
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n152_s0
3.881
4.695
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3
4.695
=====
SETUP
16.042
4.695
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n149_s0
3.881
4.695
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3
4.695
=====
SETUP
16.083
4.654
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n153_s0
3.889
4.654
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3
4.654
=====
SETUP
16.083
4.654
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n151_s0
3.889
4.654
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3
4.654
=====
SETUP
16.128
24.336
40.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
21.034
21.373
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
22.458
23.273
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
24.336
=====
SETUP
16.247
4.490
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n150_s0
3.881
4.490
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3
4.490
=====
SETUP
16.247
4.490
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n148_s0
3.881
4.490
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3
4.490
=====
SETUP
16.272
4.465
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n157_s0
3.651
4.465
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3
4.465
=====
SETUP
16.272
4.465
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n154_s0
3.651
4.465
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3
4.465
=====
SETUP
16.272
4.465
20.737
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.488
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.496
3.261
bridge/Gowin_EMPU_inst/u_flash_wrap/n145_s0
3.651
4.465
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
4.465
=====
SETUP
16.355
24.109
40.464
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
21.034
21.373
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
21.627
22.442
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
23.295
24.109
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
24.109
=====
SETUP
33.008
7.721
40.729
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
0.761
1.100
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.698
2.463
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.418
4.027
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
4.888
5.652
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_s0
6.736
7.199
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1
7.721
=====
SETUP
16.620
4.382
21.001
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.484
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
2.798
3.262
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3
4.382
=====
SETUP
16.620
4.382
21.001
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.484
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
2.798
3.262
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3
4.382
=====
SETUP
16.620
4.382
21.001
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.484
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
2.798
3.262
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3
4.382
=====
SETUP
16.620
4.382
21.001
bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.723
2.484
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
2.798
3.262
bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3
4.382
=====
HOLD
0.411
0.964
0.553
inter_2/tmp_s1
0.541
0.788
inter_2/usr_out_s0
0.964
=====
HOLD
0.411
0.964
0.553
inter_1/tmp_s1
0.541
0.788
inter_1/usr_out_s0
0.964
=====
HOLD
0.411
0.964
0.553
inter_0/tmp_s1
0.541
0.788
inter_0/usr_out_s0
0.964
=====
HOLD
0.420
0.973
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0
0.973
=====
HOLD
0.420
0.973
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0
0.973
=====
HOLD
0.524
1.066
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7
0.790
1.066
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
1.066
=====
HOLD
0.524
1.066
0.541
bridge/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_flash_wrap/n214_s1
0.790
1.066
bridge/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.066
=====
HOLD
0.525
1.067
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1
0.791
1.067
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
1.067
=====
HOLD
0.525
1.067
0.541
bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s0
0.791
1.067
bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.067
=====
HOLD
0.526
1.068
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1
0.792
1.068
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
1.068
=====
HOLD
0.526
1.068
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1
0.792
1.068
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.068
=====
HOLD
0.609
1.162
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0
1.162
=====
HOLD
0.609
1.162
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0
1.162
=====
HOLD
0.609
1.162
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0
1.162
=====
HOLD
0.661
1.214
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0
1.214
=====
HOLD
0.662
1.203
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1
0.791
1.203
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.203
=====
HOLD
0.663
1.216
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0
1.216
=====
HOLD
0.663
1.216
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0
1.216
=====
HOLD
0.664
1.217
0.553
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0
1.217
=====
HOLD
0.694
1.235
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_10_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0
1.235
=====
HOLD
0.696
1.238
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5
0.962
1.238
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
1.238
=====
HOLD
0.699
1.240
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n778_s1
0.965
1.240
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_tmt_s0
1.240
=====
HOLD
0.699
1.240
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n431_s0
0.965
1.240
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_5_s0
1.240
=====
HOLD
0.699
1.240
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n610_s1
0.965
1.240
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1
1.240
=====
HOLD
0.703
1.245
0.541
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
0.541
0.788
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n475_s1
0.969
1.245
bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_4_s0
1.245
