

================================================================
== Vivado HLS Report for 'operator_int_56_div5'
================================================================
* Date:           Fri Aug 24 15:40:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       operator_int_56_div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.348|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   37|   37|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   36|   36|         2|          -|          -|    18|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1192|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       6|       6|
|Multiplexer      |        -|      -|       -|      39|
|Register         |        -|      -|      87|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      93|    1237|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |r0_U   |operator_int_56_dbkb  |        0|  1|   1|    64|    1|     1|           64|
    |r1_U   |operator_int_56_dcud  |        0|  1|   1|    64|    1|     1|           64|
    |r2_U   |operator_int_56_ddEe  |        0|  1|   1|    64|    1|     1|           64|
    |q0_U   |operator_int_56_deOg  |        0|  1|   1|    64|    1|     1|           64|
    |q1_U   |operator_int_56_dfYi  |        0|  1|   1|    64|    1|     1|           64|
    |q2_U   |operator_int_56_dg8j  |        0|  1|   1|    64|    1|     1|           64|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        0|  6|   6|   384|    6|     6|          384|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |i_fu_302_p2           |     +    |      0|  0|   15|           2|           6|
    |tmp_14_fu_332_p2      |     +    |      0|  0|   15|           2|           6|
    |Lo_assign_fu_210_p2   |     -    |      0|  0|   15|           8|           8|
    |tmp_15_fu_337_p2      |     -    |      0|  0|   15|           5|           6|
    |tmp_19_fu_360_p2      |     -    |      0|  0|   15|           5|           6|
    |tmp_6_fu_239_p2       |     -    |      0|  0|   15|           5|           6|
    |p_demorgan_fu_413_p2  |    and   |      0|  0|   56|          56|          56|
    |tmp_29_fu_425_p2      |    and   |      0|  0|   56|          56|          56|
    |tmp_30_fu_431_p2      |    and   |      0|  0|   56|          56|          56|
    |tmp_12_fu_292_p2      |   icmp   |      0|  0|   11|           8|           3|
    |tmp_3_fu_220_p2       |   icmp   |      0|  0|   11|           8|           3|
    |tmp_10_fu_264_p2      |   lshr   |      0|  0|  166|          56|          56|
    |tmp_27_fu_407_p2      |   lshr   |      0|  0|  166|           2|          56|
    |p_Result_4_fu_437_p2  |    or    |      0|  0|   56|          56|          56|
    |tmp_16_fu_342_p3      |  select  |      0|  0|    6|           1|           6|
    |tmp_17_fu_348_p3      |  select  |      0|  0|    6|           1|           6|
    |tmp_18_fu_354_p3      |  select  |      0|  0|    6|           1|           6|
    |tmp_25_fu_394_p3      |  select  |      0|  0|   56|           1|          56|
    |tmp_7_fu_245_p3       |  select  |      0|  0|   56|           1|          56|
    |tmp_8_fu_252_p3       |  select  |      0|  0|    6|           1|           6|
    |tmp_23_fu_378_p2      |    shl   |      0|  0|  166|          56|          56|
    |tmp_26_fu_401_p2      |    shl   |      0|  0|  166|           2|          56|
    |tmp_28_fu_419_p2      |    xor   |      0|  0|   56|          56|           2|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0| 1192|         445|         630|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          4|    1|          4|
    |i_i_reg_171        |   9|          2|    6|         12|
    |p_Repl2_1_reg_148  |   9|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  39|          8|   10|         22|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   3|   0|    3|          0|
    |i_i_reg_171        |   6|   0|    6|          0|
    |i_reg_503          |   6|   0|    6|          0|
    |p_Repl2_1_reg_148  |   3|   0|    3|          0|
    |p_Val2_s_reg_159   |  56|   0|   56|          0|
    |tmp_12_reg_487     |   1|   0|    1|          0|
    |tmp_13_reg_495     |   6|   0|    6|          0|
    |tmp_2_reg_452      |   6|   0|    6|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  87|   0|   87|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_return  | out |   56| ap_ctrl_hs | operator_int_56_div5 | return value |
|in_V       |  in |   56|   ap_none  |         in_V         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i56 0), !map !187"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i56 %in_V), !map !193"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_int_56_div5_1) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_V_read = call i56 @_ssdm_op_Read.ap_auto.i56(i56 %in_V)"   --->   Operation 7 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.06ns)   --->   "br label %1" [jacobi-2d-imper.cpp:86->jacobi-2d-imper.cpp:97]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 8.34>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_1 = phi i3 [ 0, %0 ], [ %p_Result_2, %2 ]"   --->   Operation 9 'phi' 'p_Repl2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i56 [ undef, %0 ], [ %p_Result_4, %2 ]"   --->   Operation 10 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ 17, %0 ], [ %i, %2 ]"   --->   Operation 11 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_i_cast1 = sext i6 %i_i to i8" [jacobi-2d-imper.cpp:86->jacobi-2d-imper.cpp:97]   --->   Operation 12 'sext' 'i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_i, i32 5)" [jacobi-2d-imper.cpp:86->jacobi-2d-imper.cpp:97]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp, label %int_56_div5.exit, label %2" [jacobi-2d-imper.cpp:86->jacobi-2d-imper.cpp:97]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i6 %i_i to i5" [jacobi-2d-imper.cpp:86->jacobi-2d-imper.cpp:97]   --->   Operation 16 'trunc' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl_i = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_1, i2 0)" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 17 'bitconcatenate' 'p_shl_i' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i7 %p_shl_i to i8" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 18 'zext' 'p_shl_i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.37ns)   --->   "%Lo_assign = sub i8 %p_shl_i_cast, %i_i_cast1" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 19 'sub' 'Lo_assign' <Predicate = (!tmp)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i8 %Lo_assign to i6" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 20 'trunc' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.22ns)   --->   "%tmp_3 = icmp ugt i8 %Lo_assign, -3" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 21 'icmp' 'tmp_3' <Predicate = (!tmp)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i8 %Lo_assign to i6" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 22 'trunc' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_5 = call i56 @llvm.part.select.i56(i56 %in_V_read, i32 55, i32 0)" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 23 'partselect' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "%tmp_6 = sub i6 -9, %tmp_4" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 24 'sub' 'tmp_6' <Predicate = (!tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_7 = select i1 %tmp_3, i56 %tmp_5, i56 %in_V_read" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 25 'select' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_8 = select i1 %tmp_3, i6 %tmp_6, i6 %tmp_4" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 26 'select' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_9 = zext i6 %tmp_8 to i56" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 27 'zext' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.95ns) (out node of the LUT)   --->   "%tmp_10 = lshr i56 %tmp_7, %tmp_9" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 28 'lshr' 'tmp_10' <Predicate = (!tmp)> <Delay = 2.95> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%d_chunk_V = trunc i56 %tmp_10 to i3" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 29 'trunc' 'd_chunk_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_Repl2_1, i3 %d_chunk_V)" [jacobi-2d-imper.cpp:63->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 30 'bitconcatenate' 'p_Result_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i6 %p_Result_s to i64" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 31 'zext' 'tmp_i_i' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%r0_addr = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp_i_i" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 32 'getelementptr' 'r0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.66ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 33 'load' 'r0_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r1_addr = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp_i_i" [jacobi-2d-imper.cpp:65->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 34 'getelementptr' 'r1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.66ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [jacobi-2d-imper.cpp:65->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 35 'load' 'r1_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r2_addr = getelementptr [64 x i1]* @r2, i64 0, i64 %tmp_i_i" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 36 'getelementptr' 'r2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.66ns)   --->   "%r2_load = load i1* %r2_addr, align 1" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 37 'load' 'r2_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i_i" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 38 'getelementptr' 'q0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.66ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 39 'load' 'q0_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i_i" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 40 'getelementptr' 'q1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.66ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 41 'load' 'q1_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp_i_i" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 42 'getelementptr' 'q2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.66ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 43 'load' 'q2_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 44 [1/1] (1.22ns)   --->   "%tmp_12 = icmp ugt i8 %Lo_assign, -3" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 44 'icmp' 'tmp_12' <Predicate = (!tmp)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i8 %Lo_assign to i6" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 45 'trunc' 'tmp_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.35ns)   --->   "%i = add i6 -1, %i_i" [jacobi-2d-imper.cpp:86->jacobi-2d-imper.cpp:97]   --->   Operation 46 'add' 'i' <Predicate = (!tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret i56 %p_Val2_s" [jacobi-2d-imper.cpp:97]   --->   Operation 47 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 48 [1/2] (2.66ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [jacobi-2d-imper.cpp:64->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 48 'load' 'r0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 49 [1/2] (2.66ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [jacobi-2d-imper.cpp:65->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 49 'load' 'r1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 50 [1/2] (2.66ns)   --->   "%r2_load = load i1* %r2_addr, align 1" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 50 'load' 'r2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %r2_load, i1 %r1_load, i1 %r0_load)" [jacobi-2d-imper.cpp:66->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 51 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (2.66ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [jacobi-2d-imper.cpp:67->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 52 'load' 'q0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 53 [1/2] (2.66ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [jacobi-2d-imper.cpp:68->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 53 'load' 'q1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 54 [1/2] (2.66ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 54 'load' 'q2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%p_Result_3 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %q2_load, i1 %q1_load, i1 %q0_load)" [jacobi-2d-imper.cpp:69->jacobi-2d-imper.cpp:89->jacobi-2d-imper.cpp:97]   --->   Operation 55 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%loc_V = zext i3 %p_Result_3 to i56" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 56 'zext' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.35ns)   --->   "%tmp_14 = add i6 2, %tmp_2" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 57 'add' 'tmp_14' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "%tmp_15 = sub i6 -9, %tmp_13" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 58 'sub' 'tmp_15' <Predicate = (tmp_12)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_16 = select i1 %tmp_12, i6 %tmp_13, i6 %tmp_14" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 59 'select' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_17 = select i1 %tmp_12, i6 %tmp_14, i6 %tmp_13" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 60 'select' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_18 = select i1 %tmp_12, i6 %tmp_15, i6 %tmp_13" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 61 'select' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.35ns) (out node of the LUT)   --->   "%tmp_19 = sub i6 -9, %tmp_16" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 62 'sub' 'tmp_19' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_20 = zext i6 %tmp_18 to i56" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 63 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_21 = zext i6 %tmp_17 to i56" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 64 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_22 = zext i6 %tmp_19 to i56" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 65 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.00ns) (out node of the LUT)   --->   "%tmp_23 = shl i56 %loc_V, %tmp_20" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 66 'shl' 'tmp_23' <Predicate = true> <Delay = 2.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_24 = call i56 @llvm.part.select.i56(i56 %tmp_23, i32 55, i32 0)" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 67 'partselect' 'tmp_24' <Predicate = (tmp_12)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_25 = select i1 %tmp_12, i56 %tmp_24, i56 %tmp_23" [jacobi-2d-imper.cpp:88->jacobi-2d-imper.cpp:97]   --->   Operation 68 'select' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_26 = shl i56 -1, %tmp_21" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 69 'shl' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_27 = lshr i56 -1, %tmp_22" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 70 'lshr' 'tmp_27' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (2.00ns) (out node of the LUT)   --->   "%p_demorgan = and i56 %tmp_26, %tmp_27" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 71 'and' 'p_demorgan' <Predicate = true> <Delay = 2.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_28 = xor i56 %p_demorgan, -1" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 72 'xor' 'tmp_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_29 = and i56 %p_Val2_s, %tmp_28" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 73 'and' 'tmp_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_30 = and i56 %tmp_25, %p_demorgan" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 74 'and' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.68ns) (out node of the LUT)   --->   "%p_Result_4 = or i56 %tmp_29, %tmp_30" [jacobi-2d-imper.cpp:90->jacobi-2d-imper.cpp:97]   --->   Operation 75 'or' 'p_Result_4' <Predicate = true> <Delay = 0.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [jacobi-2d-imper.cpp:86->jacobi-2d-imper.cpp:97]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4   (specbitsmap      ) [ 0000]
StgValue_5   (specbitsmap      ) [ 0000]
StgValue_6   (spectopmodule    ) [ 0000]
in_V_read    (read             ) [ 0011]
StgValue_8   (br               ) [ 0111]
p_Repl2_1    (phi              ) [ 0010]
p_Val2_s     (phi              ) [ 0011]
i_i          (phi              ) [ 0010]
i_i_cast1    (sext             ) [ 0000]
tmp          (bitselect        ) [ 0011]
empty        (speclooptripcount) [ 0000]
StgValue_15  (br               ) [ 0000]
tmp_1        (trunc            ) [ 0000]
p_shl_i      (bitconcatenate   ) [ 0000]
p_shl_i_cast (zext             ) [ 0000]
Lo_assign    (sub              ) [ 0000]
tmp_2        (trunc            ) [ 0001]
tmp_3        (icmp             ) [ 0000]
tmp_4        (trunc            ) [ 0000]
tmp_5        (partselect       ) [ 0000]
tmp_6        (sub              ) [ 0000]
tmp_7        (select           ) [ 0000]
tmp_8        (select           ) [ 0000]
tmp_9        (zext             ) [ 0000]
tmp_10       (lshr             ) [ 0000]
d_chunk_V    (trunc            ) [ 0000]
p_Result_s   (bitconcatenate   ) [ 0000]
tmp_i_i      (zext             ) [ 0000]
r0_addr      (getelementptr    ) [ 0001]
r1_addr      (getelementptr    ) [ 0001]
r2_addr      (getelementptr    ) [ 0001]
q0_addr      (getelementptr    ) [ 0001]
q1_addr      (getelementptr    ) [ 0001]
q2_addr      (getelementptr    ) [ 0001]
tmp_12       (icmp             ) [ 0001]
tmp_13       (trunc            ) [ 0001]
i            (add              ) [ 0111]
StgValue_47  (ret              ) [ 0000]
r0_load      (load             ) [ 0000]
r1_load      (load             ) [ 0000]
r2_load      (load             ) [ 0000]
p_Result_2   (bitconcatenate   ) [ 0111]
q0_load      (load             ) [ 0000]
q1_load      (load             ) [ 0000]
q2_load      (load             ) [ 0000]
p_Result_3   (bitconcatenate   ) [ 0000]
loc_V        (zext             ) [ 0000]
tmp_14       (add              ) [ 0000]
tmp_15       (sub              ) [ 0000]
tmp_16       (select           ) [ 0000]
tmp_17       (select           ) [ 0000]
tmp_18       (select           ) [ 0000]
tmp_19       (sub              ) [ 0000]
tmp_20       (zext             ) [ 0000]
tmp_21       (zext             ) [ 0000]
tmp_22       (zext             ) [ 0000]
tmp_23       (shl              ) [ 0000]
tmp_24       (partselect       ) [ 0000]
tmp_25       (select           ) [ 0000]
tmp_26       (shl              ) [ 0000]
tmp_27       (lshr             ) [ 0000]
p_demorgan   (and              ) [ 0000]
tmp_28       (xor              ) [ 0000]
tmp_29       (and              ) [ 0000]
tmp_30       (and              ) [ 0000]
p_Result_4   (or               ) [ 0111]
StgValue_76  (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_int_56_div5_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i56"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i56"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="in_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="56" slack="0"/>
<pin id="66" dir="0" index="1" bw="56" slack="0"/>
<pin id="67" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="r0_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r0_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r0_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="r1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="6" slack="0"/>
<pin id="87" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r1_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r1_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="r2_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r2_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r2_load/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="q0_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q0_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q0_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="q1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q1_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q1_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="q2_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q2_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q2_load/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_Repl2_1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="1"/>
<pin id="150" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Repl2_1_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="3" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_1/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="p_Val2_s_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="56" slack="1"/>
<pin id="161" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_Val2_s_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="56" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_i_cast1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_i_cast1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_shl_i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_shl_i_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="Lo_assign_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Lo_assign/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="56" slack="0"/>
<pin id="232" dir="0" index="1" bw="56" slack="1"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="0" index="3" bw="1" slack="0"/>
<pin id="235" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_7_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="56" slack="0"/>
<pin id="248" dir="0" index="2" bw="56" slack="1"/>
<pin id="249" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_8_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_10_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="56" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="d_chunk_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="56" slack="0"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_i_i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_12_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_13_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Result_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="0" index="3" bw="1" slack="0"/>
<pin id="313" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Result_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="0" index="3" bw="1" slack="0"/>
<pin id="323" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="loc_V_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loc_V/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_14_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="1"/>
<pin id="335" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_15_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="1"/>
<pin id="340" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_16_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="6" slack="1"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_17_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="6" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="1"/>
<pin id="352" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_18_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="6" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="1"/>
<pin id="358" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_19_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_20_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_21_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_22_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_23_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="0"/>
<pin id="381" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_24_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="56" slack="0"/>
<pin id="386" dir="0" index="1" bw="56" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="1" slack="0"/>
<pin id="389" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_25_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="56" slack="0"/>
<pin id="397" dir="0" index="2" bw="56" slack="0"/>
<pin id="398" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_26_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_27_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_demorgan_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="56" slack="0"/>
<pin id="415" dir="0" index="1" bw="56" slack="0"/>
<pin id="416" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_28_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="56" slack="0"/>
<pin id="421" dir="0" index="1" bw="56" slack="0"/>
<pin id="422" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_29_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="56" slack="1"/>
<pin id="427" dir="0" index="1" bw="56" slack="0"/>
<pin id="428" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_30_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="56" slack="0"/>
<pin id="433" dir="0" index="1" bw="56" slack="0"/>
<pin id="434" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_Result_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="56" slack="0"/>
<pin id="439" dir="0" index="1" bw="56" slack="0"/>
<pin id="440" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="443" class="1005" name="in_V_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="56" slack="1"/>
<pin id="445" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="1"/>
<pin id="454" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="457" class="1005" name="r0_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="1"/>
<pin id="459" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r0_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="r1_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="1"/>
<pin id="464" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r1_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="r2_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="1"/>
<pin id="469" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r2_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="q0_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="1"/>
<pin id="474" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q0_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="q1_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="1"/>
<pin id="479" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q1_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="q2_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="1"/>
<pin id="484" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q2_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp_12_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_13_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="1"/>
<pin id="497" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="503" class="1005" name="i_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="508" class="1005" name="p_Result_2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_Result_4_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="56" slack="1"/>
<pin id="515" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="54" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="175" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="175" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="182" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="210" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="210" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="226" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="220" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="230" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="220" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="239" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="226" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="245" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="152" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="296"><net_src comp="210" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="210" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="175" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="103" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="90" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="77" pin="3"/><net_sink comp="308" pin=3"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="142" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="129" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="116" pin="3"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="332" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="332" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="337" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="342" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="354" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="348" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="360" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="328" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="366" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="399"><net_src comp="384" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="378" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="370" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="374" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="401" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="159" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="394" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="413" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="425" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="64" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="455"><net_src comp="216" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="460"><net_src comp="70" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="465"><net_src comp="83" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="470"><net_src comp="96" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="475"><net_src comp="109" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="480"><net_src comp="122" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="485"><net_src comp="135" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="490"><net_src comp="292" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="498"><net_src comp="298" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="506"><net_src comp="302" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="511"><net_src comp="308" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="516"><net_src comp="437" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="163" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_int_56_div5 : in_V | {1 }
	Port: operator_int_56_div5 : r0 | {2 3 }
	Port: operator_int_56_div5 : r1 | {2 3 }
	Port: operator_int_56_div5 : r2 | {2 3 }
	Port: operator_int_56_div5 : q0 | {2 3 }
	Port: operator_int_56_div5 : q1 | {2 3 }
	Port: operator_int_56_div5 : q2 | {2 3 }
  - Chain level:
	State 1
	State 2
		i_i_cast1 : 1
		tmp : 1
		StgValue_15 : 2
		tmp_1 : 1
		p_shl_i : 2
		p_shl_i_cast : 3
		Lo_assign : 4
		tmp_2 : 5
		tmp_3 : 5
		tmp_4 : 5
		tmp_6 : 6
		tmp_7 : 6
		tmp_8 : 7
		tmp_9 : 8
		tmp_10 : 9
		d_chunk_V : 10
		p_Result_s : 11
		tmp_i_i : 12
		r0_addr : 13
		r0_load : 14
		r1_addr : 13
		r1_load : 14
		r2_addr : 13
		r2_load : 14
		q0_addr : 13
		q0_load : 14
		q1_addr : 13
		q1_load : 14
		q2_addr : 13
		q2_load : 14
		tmp_12 : 5
		tmp_13 : 5
		i : 1
		StgValue_47 : 1
	State 3
		p_Result_2 : 1
		p_Result_3 : 1
		loc_V : 2
		tmp_16 : 1
		tmp_17 : 1
		tmp_18 : 1
		tmp_19 : 2
		tmp_20 : 2
		tmp_21 : 2
		tmp_22 : 3
		tmp_23 : 3
		tmp_24 : 4
		tmp_25 : 5
		tmp_26 : 3
		tmp_27 : 4
		p_demorgan : 5
		tmp_28 : 5
		tmp_29 : 5
		tmp_30 : 6
		p_Result_4 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   lshr   |     tmp_10_fu_264    |    0    |   166   |
|          |     tmp_27_fu_407    |    0    |    13   |
|----------|----------------------|---------|---------|
|          |   p_demorgan_fu_413  |    0    |    56   |
|    and   |     tmp_29_fu_425    |    0    |    56   |
|          |     tmp_30_fu_431    |    0    |    56   |
|----------|----------------------|---------|---------|
|          |     tmp_7_fu_245     |    0    |    56   |
|          |     tmp_8_fu_252     |    0    |    6    |
|  select  |     tmp_16_fu_342    |    0    |    6    |
|          |     tmp_17_fu_348    |    0    |    6    |
|          |     tmp_18_fu_354    |    0    |    6    |
|          |     tmp_25_fu_394    |    0    |    56   |
|----------|----------------------|---------|---------|
|          |   Lo_assign_fu_210   |    0    |    15   |
|    sub   |     tmp_6_fu_239     |    0    |    15   |
|          |     tmp_15_fu_337    |    0    |    15   |
|          |     tmp_19_fu_360    |    0    |    15   |
|----------|----------------------|---------|---------|
|    xor   |     tmp_28_fu_419    |    0    |    56   |
|----------|----------------------|---------|---------|
|    or    |   p_Result_4_fu_437  |    0    |    56   |
|----------|----------------------|---------|---------|
|    add   |       i_fu_302       |    0    |    15   |
|          |     tmp_14_fu_332    |    0    |    15   |
|----------|----------------------|---------|---------|
|    shl   |     tmp_23_fu_378    |    0    |    13   |
|          |     tmp_26_fu_401    |    0    |    13   |
|----------|----------------------|---------|---------|
|   icmp   |     tmp_3_fu_220     |    0    |    11   |
|          |     tmp_12_fu_292    |    0    |    11   |
|----------|----------------------|---------|---------|
|   read   | in_V_read_read_fu_64 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   i_i_cast1_fu_182   |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_fu_186      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_1_fu_194     |    0    |    0    |
|          |     tmp_2_fu_216     |    0    |    0    |
|   trunc  |     tmp_4_fu_226     |    0    |    0    |
|          |   d_chunk_V_fu_270   |    0    |    0    |
|          |     tmp_13_fu_298    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    p_shl_i_fu_198    |    0    |    0    |
|bitconcatenate|   p_Result_s_fu_274  |    0    |    0    |
|          |   p_Result_2_fu_308  |    0    |    0    |
|          |   p_Result_3_fu_318  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  p_shl_i_cast_fu_206 |    0    |    0    |
|          |     tmp_9_fu_260     |    0    |    0    |
|          |    tmp_i_i_fu_282    |    0    |    0    |
|   zext   |     loc_V_fu_328     |    0    |    0    |
|          |     tmp_20_fu_366    |    0    |    0    |
|          |     tmp_21_fu_370    |    0    |    0    |
|          |     tmp_22_fu_374    |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_5_fu_230     |    0    |    0    |
|          |     tmp_24_fu_384    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   733   |
|----------|----------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_i_reg_171   |    6   |
|     i_reg_503    |    6   |
| in_V_read_reg_443|   56   |
| p_Repl2_1_reg_148|    3   |
|p_Result_2_reg_508|    3   |
|p_Result_4_reg_513|   56   |
| p_Val2_s_reg_159 |   56   |
|  q0_addr_reg_472 |    6   |
|  q1_addr_reg_477 |    6   |
|  q2_addr_reg_482 |    6   |
|  r0_addr_reg_457 |    6   |
|  r1_addr_reg_462 |    6   |
|  r2_addr_reg_467 |    6   |
|  tmp_12_reg_487  |    1   |
|  tmp_13_reg_495  |    6   |
|   tmp_2_reg_452  |    6   |
+------------------+--------+
|       Total      |   235  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   6  |   12   ||    9    |
|  p_Val2_s_reg_159 |  p0  |   2  |  56  |   112  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   184  ||  7.427  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   733  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    7   |    -   |   63   |
|  Register |    -   |    -   |   235  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   241  |   802  |
+-----------+--------+--------+--------+--------+
