DSCH 3.5
VERSION 5/10/2018 6:29:12 PM
BB(-155,-160,165,85)
SYM  #vdd
BB(-15,75,-5,85)
TITLE -12 81  #vdd
MODEL 1
PROP   
REC(0,0,0,0, )                                                                                                                               
REC(0,0,0,0, )
VIS 0
PIN(-10,85,0.000,0.000)vdd
LIG(-10,85,-10,80)
LIG(-10,80,-15,80)
LIG(-15,80,-10,75)
LIG(-10,75,-5,80)
LIG(-5,80,-10,80)
FSYM
SYM  #button1
BB(-154,56,-145,64)
TITLE -150 60  #AddSub
MODEL 59
PROP                                                                                                                                    
REC(-153,57,6,6,r)
VIS 1
PIN(-145,60,0.000,0.000)AddSub
LIG(-146,60,-145,60)
LIG(-154,64,-154,56)
LIG(-146,64,-154,64)
LIG(-146,56,-146,64)
LIG(-154,56,-146,56)
LIG(-153,63,-153,57)
LIG(-147,63,-153,63)
LIG(-147,57,-147,63)
LIG(-153,57,-147,57)
FSYM
SYM  #digit2
BB(140,-160,165,-125)
TITLE 140 -128  #IB_Alu
MODEL 89
PROP                                                                                                                                    
REC(145,-155,15,21,r)
VIS 4
PIN(145,-125,0.000,0.000)IB_Alu3
PIN(150,-125,0.000,0.000)IB_Alu2
PIN(155,-125,0.000,0.000)IB_Alu1
PIN(160,-125,0.000,0.000)IB_Alu0
LIG(140,-160,140,-130)
LIG(165,-160,140,-160)
LIG(165,-130,165,-160)
LIG(140,-130,165,-130)
LIG(145,-130,145,-125)
LIG(150,-130,150,-125)
LIG(155,-130,155,-125)
LIG(160,-130,160,-125)
FSYM
SYM  #fullAdder
BB(25,-5,65,35)
TITLE 35 -12  #fullAdder
MODEL 6000
PROP                                                                                                                                   
REC(30,0,30,30,r)
VIS 5
PIN(25,25,0.000,0.000)C
PIN(25,15,0.000,0.000)B
PIN(25,5,0.000,0.000)A
PIN(65,5,0.006,0.005)Carry
PIN(65,15,0.003,0.003)Sum
LIG(25,25,30,25)
LIG(25,15,30,15)
LIG(25,5,30,5)
LIG(60,5,65,5)
LIG(60,15,65,15)
LIG(30,0,30,30)
LIG(30,0,60,0)
LIG(60,0,60,30)
LIG(60,30,30,30)
VLG module fullAdder( C,B,A,Carry,Sum);
VLG input C,B,A;
VLG output Carry,Sum;
VLG wire w5,;
VLG xor #(18) xor2_1(w5,A,B);
VLG assign Carry=(A&B)|(C&(A|B))
VLG xor #(18) xor2_2(Sum,w5,C);
VLG endmodule
FSYM
SYM  #vss
BB(-15,47,-5,55)
TITLE -11 52  #vss
MODEL 0
PROP                                                                                                                                    
REC(-15,45,0,0,b)
VIS 0
PIN(-10,45,0.000,0.000)vss
LIG(-10,45,-10,50)
LIG(-15,50,-5,50)
LIG(-15,53,-13,50)
LIG(-13,53,-11,50)
LIG(-11,53,-9,50)
LIG(-9,53,-7,50)
FSYM
SYM  #kbd3
BB(-155,-55,-105,-15)
TITLE -155 -13  #A
MODEL 85
PROP                                                                                                                                    
REC(-155,-55,40,40,r)
VIS 4
PIN(-105,-20,0.000,0.000)A0
PIN(-105,-30,0.000,0.000)A1
PIN(-105,-40,0.000,0.000)A2
PIN(-105,-50,0.000,0.000)A3
LIG(-115,-55,-115,-15)
LIG(-155,-55,-115,-55)
LIG(-155,-55,-155,-15)
LIG(-121,-50,-121,-47)
LIG(-155,-35,-115,-35)
LIG(-135,-55,-135,-15)
LIG(-145,-15,-145,-55)
LIG(-155,-45,-115,-45)
LIG(-125,-55,-125,-15)
LIG(-155,-25,-115,-25)
LIG(-115,-20,-105,-20)
LIG(-105,-30,-115,-30)
LIG(-115,-40,-105,-40)
LIG(-105,-50,-115,-50)
LIG(-151,-17,-151,-23)
LIG(-151,-23,-149,-23)
LIG(-149,-23,-149,-17)
LIG(-149,-17,-151,-17)
LIG(-139,-17,-139,-23)
LIG(-131,-23,-129,-23)
LIG(-129,-23,-129,-21)
LIG(-129,-21,-131,-21)
LIG(-131,-21,-131,-17)
LIG(-131,-17,-129,-17)
LIG(-121,-17,-119,-17)
LIG(-119,-23,-121,-23)
LIG(-119,-23,-119,-17)
LIG(-121,-21,-119,-21)
LIG(-151,-33,-151,-29)
LIG(-151,-29,-149,-29)
LIG(-149,-33,-149,-27)
LIG(-139,-33,-141,-33)
LIG(-141,-33,-141,-31)
LIG(-141,-31,-139,-31)
LIG(-139,-31,-139,-27)
LIG(-139,-27,-141,-27)
LIG(-131,-33,-131,-27)
LIG(-131,-27,-129,-27)
LIG(-129,-27,-129,-31)
LIG(-129,-31,-131,-31)
LIG(-121,-33,-119,-33)
LIG(-119,-33,-119,-27)
LIG(-151,-43,-151,-37)
LIG(-151,-43,-149,-43)
LIG(-149,-43,-149,-37)
LIG(-149,-37,-151,-37)
LIG(-151,-41,-149,-41)
LIG(-121,-50,-119,-50)
LIG(-155,-15,-115,-15)
LIG(-141,-43,-139,-43)
LIG(-121,-53,-121,-50)
LIG(-132,-47,-132,-50)
LIG(-132,-53,-129,-53)
LIG(-141,-53,-141,-47)
LIG(-152,-47,-152,-53)
LIG(-152,-53,-149,-53)
LIG(-122,-43,-119,-43)
LIG(-119,-43,-118,-42)
LIG(-118,-42,-119,-41)
LIG(-122,-41,-119,-41)
LIG(-122,-37,-122,-41)
LIG(-141,-41,-139,-41)
LIG(-152,-47,-149,-47)
LIG(-141,-43,-141,-41)
LIG(-139,-41,-139,-37)
LIG(-139,-43,-139,-41)
LIG(-139,-37,-141,-37)
LIG(-132,-47,-129,-47)
LIG(-132,-37,-130,-43)
LIG(-130,-43,-128,-37)
LIG(-122,-41,-122,-43)
LIG(-119,-41,-118,-40)
LIG(-121,-53,-118,-53)
LIG(-118,-40,-118,-38)
LIG(-132,-39,-128,-39)
LIG(-138,-48,-139,-47)
LIG(-118,-38,-119,-37)
LIG(-132,-50,-132,-53)
LIG(-132,-50,-130,-50)
LIG(-138,-52,-138,-48)
LIG(-139,-53,-138,-52)
LIG(-142,-47,-141,-47)
LIG(-142,-53,-141,-53)
LIG(-122,-37,-119,-37)
LIG(-141,-53,-139,-53)
LIG(-141,-47,-139,-47)
FSYM
SYM  #mux
BB(-50,-30,-30,-5)
TITLE -43 -23  #mux_1
MODEL 143
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 3
PIN(-50,-25,0.000,0.000)i0
PIN(-50,-15,0.000,0.000)i1
PIN(-40,-5,0.000,0.000)sel
PIN(-30,-20,0.030,0.005)f
LIG(-50,-25,-45,-25)
LIG(-45,-30,-45,-25)
LIG(-45,-25,-45,-15)
LIG(-50,-15,-45,-15)
LIG(-45,-15,-45,-10)
LIG(-35,-25,-35,-20)
LIG(-35,-20,-30,-20)
LIG(-35,-20,-35,-15)
LIG(-45,-30,-35,-25)
LIG(-45,-10,-35,-15)
LIG(-40,-5,-40,-13)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #inv
BB(-85,-25,-50,-5)
TITLE -70 -15  #inv_2
MODEL 101
PROP                                                                                                                                    
REC(10,0,0,0, )
VIS 0
PIN(-85,-15,0.000,0.000)in
PIN(-50,-15,0.030,0.002)out
LIG(-85,-15,-75,-15)
LIG(-75,-25,-75,-5)
LIG(-75,-25,-60,-15)
LIG(-75,-5,-60,-15)
LIG(-58,-15,-58,-15)
LIG(-56,-15,-50,-15)
VLG not not1(out,in);
FSYM
SYM  #mux
BB(-50,20,-30,45)
TITLE -43 27  #mux_3
MODEL 143
PROP                                                                                                                                    
REC(0,75,0,0, )
VIS 3
PIN(-50,25,0.000,0.000)i0
PIN(-50,35,0.000,0.000)i1
PIN(-40,45,0.000,0.000)sel
PIN(-30,30,0.030,0.005)f
LIG(-50,25,-45,25)
LIG(-45,20,-45,25)
LIG(-45,25,-45,35)
LIG(-50,35,-45,35)
LIG(-45,35,-45,40)
LIG(-35,25,-35,30)
LIG(-35,30,-30,30)
LIG(-35,30,-35,35)
LIG(-45,20,-35,25)
LIG(-45,40,-35,35)
LIG(-40,45,-40,37)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #light1
BB(123,-160,129,-146)
TITLE 125 -146  #Carry
MODEL 49
PROP                                                                                                                                    
REC(124,-159,4,4,r)
VIS 1
PIN(125,-145,0.000,0.000)Carry
LIG(128,-154,128,-159)
LIG(128,-159,127,-160)
LIG(124,-159,124,-154)
LIG(127,-149,127,-152)
LIG(126,-149,129,-149)
LIG(126,-147,128,-149)
LIG(127,-147,129,-149)
LIG(123,-152,129,-152)
LIG(125,-152,125,-145)
LIG(123,-154,123,-152)
LIG(129,-154,123,-154)
LIG(129,-152,129,-154)
LIG(125,-160,124,-159)
LIG(127,-160,125,-160)
FSYM
SYM  #mux
BB(-50,-55,-30,-30)
TITLE -43 -48  #mux_4
MODEL 143
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 3
PIN(-50,-50,0.000,0.000)i0
PIN(-50,-40,0.000,0.000)i1
PIN(-40,-30,0.000,0.000)sel
PIN(-30,-45,0.030,0.005)f
LIG(-50,-50,-45,-50)
LIG(-45,-55,-45,-50)
LIG(-45,-50,-45,-40)
LIG(-50,-40,-45,-40)
LIG(-45,-40,-45,-35)
LIG(-35,-50,-35,-45)
LIG(-35,-45,-30,-45)
LIG(-35,-45,-35,-40)
LIG(-45,-55,-35,-50)
LIG(-45,-35,-35,-40)
LIG(-40,-30,-40,-38)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #inv
BB(-85,-50,-50,-30)
TITLE -70 -40  #inv_5
MODEL 101
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(-85,-40,0.000,0.000)in
PIN(-50,-40,0.030,0.002)out
LIG(-85,-40,-75,-40)
LIG(-75,-50,-75,-30)
LIG(-75,-50,-60,-40)
LIG(-75,-30,-60,-40)
LIG(-58,-40,-58,-40)
LIG(-56,-40,-50,-40)
VLG not not1(out,in);
FSYM
SYM  #inv
BB(-85,0,-50,20)
TITLE -70 10  #inv_6
MODEL 101
PROP                                                                                                                                    
REC(0,50,0,0, )
VIS 0
PIN(-85,10,0.000,0.000)in
PIN(-50,10,0.030,0.002)out
LIG(-85,10,-75,10)
LIG(-75,0,-75,20)
LIG(-75,0,-60,10)
LIG(-75,20,-60,10)
LIG(-58,10,-58,10)
LIG(-56,10,-50,10)
VLG not not1(out,in);
FSYM
SYM  #mux
BB(-50,-5,-30,20)
TITLE -43 2  #mux_7
MODEL 143
PROP                                                                                                                                    
REC(0,50,0,0, )
VIS 3
PIN(-50,0,0.000,0.000)i0
PIN(-50,10,0.000,0.000)i1
PIN(-40,20,0.000,0.000)sel
PIN(-30,5,0.030,0.005)f
LIG(-50,0,-45,0)
LIG(-45,-5,-45,0)
LIG(-45,0,-45,10)
LIG(-50,10,-45,10)
LIG(-45,10,-45,15)
LIG(-35,0,-35,5)
LIG(-35,5,-30,5)
LIG(-35,5,-35,10)
LIG(-45,-5,-35,0)
LIG(-45,15,-35,10)
LIG(-40,20,-40,12)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #inv
BB(-85,25,-50,45)
TITLE -70 35  #inv_8
MODEL 101
PROP                                                                                                                                    
REC(0,75,0,0, )
VIS 0
PIN(-85,35,0.000,0.000)in
PIN(-50,35,0.030,0.002)out
LIG(-85,35,-75,35)
LIG(-75,25,-75,45)
LIG(-75,25,-60,35)
LIG(-75,45,-60,35)
LIG(-58,35,-58,35)
LIG(-56,35,-50,35)
VLG not not1(out,in);
FSYM
SYM  #button2
BB(-154,-144,-145,-136)
TITLE -150 -140  #EnableAlu
MODEL 59
PROP                                                                                                                                    
REC(-153,-143,6,6,r)
VIS 1
PIN(-145,-140,0.000,0.000)EnableAlu
LIG(-146,-140,-145,-140)
LIG(-154,-136,-154,-144)
LIG(-146,-136,-154,-136)
LIG(-146,-144,-146,-136)
LIG(-154,-144,-146,-144)
LIG(-153,-137,-153,-143)
LIG(-147,-137,-153,-137)
LIG(-147,-143,-147,-137)
LIG(-153,-143,-147,-143)
FSYM
SYM  #mux
BB(0,40,20,65)
TITLE 7 47  #mux_9
MODEL 143
PROP                                                                                                                                    
REC(0,-5,0,0, )
VIS 3
PIN(0,45,0.000,0.000)i0
PIN(0,55,0.000,0.000)i1
PIN(10,65,0.000,0.000)sel
PIN(20,50,0.030,0.003)f
LIG(0,45,5,45)
LIG(5,40,5,45)
LIG(5,45,5,55)
LIG(0,55,5,55)
LIG(5,55,5,60)
LIG(15,45,15,50)
LIG(15,50,20,50)
LIG(15,50,15,55)
LIG(5,40,15,45)
LIG(5,60,15,55)
LIG(10,65,10,57)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #fullAdder
BB(25,-50,65,-10)
TITLE 35 -57  #fullAdder
MODEL 6000
PROP                                                                                                                                   
REC(30,-45,30,30,r)
VIS 5
PIN(25,-20,0.000,0.000)C
PIN(25,-30,0.000,0.000)B
PIN(25,-40,0.000,0.000)A
PIN(65,-40,0.006,0.005)Carry
PIN(65,-30,0.003,0.003)Sum
LIG(25,-20,30,-20)
LIG(25,-30,30,-30)
LIG(25,-40,30,-40)
LIG(60,-40,65,-40)
LIG(60,-30,65,-30)
LIG(30,-45,30,-15)
LIG(30,-45,60,-45)
LIG(60,-45,60,-15)
LIG(60,-15,30,-15)
VLG module fullAdder( C,B,A,Carry,Sum);
VLG input C,B,A;
VLG output Carry,Sum;
VLG wire w5,;
VLG xor #(18) xor2_1(w5,A,B);
VLG assign Carry=(A&B)|(C&(A|B))
VLG xor #(18) xor2_2(Sum,w5,C);
VLG endmodule
FSYM
SYM  #fullAdder
BB(25,-95,65,-55)
TITLE 35 -102  #fullAdder
MODEL 6000
PROP                                                                                                                                   
REC(30,-90,30,30,r)
VIS 5
PIN(25,-65,0.000,0.000)C
PIN(25,-75,0.000,0.000)B
PIN(25,-85,0.000,0.000)A
PIN(65,-85,0.006,0.005)Carry
PIN(65,-75,0.003,0.003)Sum
LIG(25,-65,30,-65)
LIG(25,-75,30,-75)
LIG(25,-85,30,-85)
LIG(60,-85,65,-85)
LIG(60,-75,65,-75)
LIG(30,-90,30,-60)
LIG(30,-90,60,-90)
LIG(60,-90,60,-60)
LIG(60,-60,30,-60)
VLG module fullAdder( C,B,A,Carry,Sum);
VLG input C,B,A;
VLG output Carry,Sum;
VLG wire w5,;
VLG xor #(18) xor2_1(w5,A,B);
VLG assign Carry=(A&B)|(C&(A|B))
VLG xor #(18) xor2_2(Sum,w5,C);
VLG endmodule
FSYM
SYM  #fullAdder
BB(25,-140,65,-100)
TITLE 35 -147  #fullAdder
MODEL 6000
PROP                                                                                                                                   
REC(30,-135,30,30,r)
VIS 5
PIN(25,-110,0.000,0.000)C
PIN(25,-120,0.000,0.000)B
PIN(25,-130,0.000,0.000)A
PIN(65,-130,0.006,0.003)Carry
PIN(65,-120,0.003,0.003)Sum
LIG(25,-110,30,-110)
LIG(25,-120,30,-120)
LIG(25,-130,30,-130)
LIG(60,-130,65,-130)
LIG(60,-120,65,-120)
LIG(30,-135,30,-105)
LIG(30,-135,60,-135)
LIG(60,-135,60,-105)
LIG(60,-105,30,-105)
VLG module fullAdder( C,B,A,Carry,Sum);
VLG input C,B,A;
VLG output Carry,Sum;
VLG wire w5,;
VLG xor #(18) xor2_1(w5,A,B);
VLG assign Carry=(A&B)|(C&(A|B))
VLG xor #(18) xor2_2(Sum,w5,C);
VLG endmodule
FSYM
SYM  #bufif1
BB(95,-120,130,-100)
TITLE 110 -110  #1
MODEL 131
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(95,-110,0.000,0.000)in
PIN(110,-125,0.000,0.000)en
PIN(130,-110,0.030,0.002)out
LIG(95,-110,105,-110)
LIG(105,-120,105,-100)
LIG(105,-120,120,-110)
LIG(105,-100,120,-110)
LIG(120,-110,130,-110)
LIG(110,-125,110,-116)
VLG bufif1 bufif1(out,in,en);
FSYM
SYM  #bufif1
BB(95,-85,130,-65)
TITLE 110 -75  #1
MODEL 131
PROP                                                                                                                                    
REC(0,5,0,0, )
VIS 0
PIN(95,-75,0.000,0.000)in
PIN(110,-90,0.000,0.000)en
PIN(130,-75,0.030,0.002)out
LIG(95,-75,105,-75)
LIG(105,-85,105,-65)
LIG(105,-85,120,-75)
LIG(105,-65,120,-75)
LIG(120,-75,130,-75)
LIG(110,-90,110,-81)
VLG bufif1 bufif1(out,in,en);
FSYM
SYM  #bufif1
BB(95,-40,130,-20)
TITLE 110 -30  #1
MODEL 131
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(95,-30,0.000,0.000)in
PIN(110,-45,0.000,0.000)en
PIN(130,-30,0.030,0.002)out
LIG(95,-30,105,-30)
LIG(105,-40,105,-20)
LIG(105,-40,120,-30)
LIG(105,-20,120,-30)
LIG(120,-30,130,-30)
LIG(110,-45,110,-36)
VLG bufif1 bufif1(out,in,en);
FSYM
SYM  #bufif1
BB(95,5,130,25)
TITLE 110 15  #1
MODEL 131
PROP                                                                                                                                    
REC(-5,0,0,0, )
VIS 0
PIN(95,15,0.000,0.000)in
PIN(110,0,0.000,0.000)en
PIN(130,15,0.030,0.002)out
LIG(95,15,105,15)
LIG(105,5,105,25)
LIG(105,5,120,15)
LIG(105,25,120,15)
LIG(120,15,130,15)
LIG(110,0,110,9)
VLG bufif1 bufif1(out,in,en);
FSYM
SYM  #kbd5
BB(-155,-115,-105,-75)
TITLE -155 -73  #B
MODEL 85
PROP                                                                                                                                    
REC(-155,-115,40,40,r)
VIS 4
PIN(-105,-80,0.000,0.000)B0
PIN(-105,-90,0.000,0.000)B1
PIN(-105,-100,0.000,0.000)B2
PIN(-105,-110,0.000,0.000)B3
LIG(-115,-115,-115,-75)
LIG(-155,-115,-115,-115)
LIG(-155,-115,-155,-75)
LIG(-121,-110,-121,-107)
LIG(-155,-95,-115,-95)
LIG(-135,-115,-135,-75)
LIG(-145,-75,-145,-115)
LIG(-155,-105,-115,-105)
LIG(-125,-115,-125,-75)
LIG(-155,-85,-115,-85)
LIG(-115,-80,-105,-80)
LIG(-105,-90,-115,-90)
LIG(-115,-100,-105,-100)
LIG(-105,-110,-115,-110)
LIG(-151,-77,-151,-83)
LIG(-151,-83,-149,-83)
LIG(-149,-83,-149,-77)
LIG(-149,-77,-151,-77)
LIG(-139,-77,-139,-83)
LIG(-131,-83,-129,-83)
LIG(-129,-83,-129,-81)
LIG(-129,-81,-131,-81)
LIG(-131,-81,-131,-77)
LIG(-131,-77,-129,-77)
LIG(-121,-77,-119,-77)
LIG(-119,-83,-121,-83)
LIG(-119,-83,-119,-77)
LIG(-121,-81,-119,-81)
LIG(-151,-93,-151,-89)
LIG(-151,-89,-149,-89)
LIG(-149,-93,-149,-87)
LIG(-139,-93,-141,-93)
LIG(-141,-93,-141,-91)
LIG(-141,-91,-139,-91)
LIG(-139,-91,-139,-87)
LIG(-139,-87,-141,-87)
LIG(-131,-93,-131,-87)
LIG(-131,-87,-129,-87)
LIG(-129,-87,-129,-91)
LIG(-129,-91,-131,-91)
LIG(-121,-93,-119,-93)
LIG(-119,-93,-119,-87)
LIG(-151,-103,-151,-97)
LIG(-151,-103,-149,-103)
LIG(-149,-103,-149,-97)
LIG(-149,-97,-151,-97)
LIG(-151,-101,-149,-101)
LIG(-121,-110,-119,-110)
LIG(-155,-75,-115,-75)
LIG(-141,-103,-139,-103)
LIG(-121,-113,-121,-110)
LIG(-132,-107,-132,-110)
LIG(-132,-113,-129,-113)
LIG(-141,-113,-141,-107)
LIG(-152,-107,-152,-113)
LIG(-152,-113,-149,-113)
LIG(-122,-103,-119,-103)
LIG(-119,-103,-118,-102)
LIG(-118,-102,-119,-101)
LIG(-122,-101,-119,-101)
LIG(-122,-97,-122,-101)
LIG(-141,-101,-139,-101)
LIG(-152,-107,-149,-107)
LIG(-141,-103,-141,-101)
LIG(-139,-101,-139,-97)
LIG(-139,-103,-139,-101)
LIG(-139,-97,-141,-97)
LIG(-132,-107,-129,-107)
LIG(-132,-97,-130,-103)
LIG(-130,-103,-128,-97)
LIG(-122,-101,-122,-103)
LIG(-119,-101,-118,-100)
LIG(-121,-113,-118,-113)
LIG(-118,-100,-118,-98)
LIG(-132,-99,-128,-99)
LIG(-138,-108,-139,-107)
LIG(-118,-98,-119,-97)
LIG(-132,-110,-132,-113)
LIG(-132,-110,-130,-110)
LIG(-138,-112,-138,-108)
LIG(-139,-113,-138,-112)
LIG(-142,-107,-141,-107)
LIG(-142,-113,-141,-113)
LIG(-122,-97,-119,-97)
LIG(-141,-113,-139,-113)
LIG(-141,-107,-139,-107)
FSYM
CNC(-20 45)
CNC(-85 -50)
CNC(-85 0)
CNC(-85 25)
CNC(-85 -25)
CNC(-20 -5)
CNC(-20 20)
CNC(-20 60)
CNC(135 -90)
CNC(135 -45)
LIG(155,-125,155,-30)
LIG(160,-125,160,15)
LIG(145,-125,145,-110)
LIG(130,-110,145,-110)
LIG(-145,60,-20,60)
LIG(-30,-20,0,-20)
LIG(65,-5,65,5)
LIG(25,-5,65,-5)
LIG(10,0,-10,0)
LIG(25,-20,25,-5)
LIG(20,50,25,50)
LIG(0,55,0,85)
LIG(-10,0,-10,5)
LIG(150,-125,150,-75)
LIG(125,-130,125,-145)
LIG(-10,85,0,85)
LIG(-90,-40,-90,-25)
LIG(-105,-40,-90,-40)
LIG(-85,-50,-85,-40)
LIG(-105,-50,-85,-50)
LIG(-85,-50,-50,-50)
LIG(-85,0,-50,0)
LIG(-95,0,-85,0)
LIG(-85,0,-85,10)
LIG(-85,25,-50,25)
LIG(-100,25,-85,25)
LIG(-85,25,-85,35)
LIG(-50,-25,-85,-25)
LIG(-85,-15,-85,-25)
LIG(-85,-25,-90,-25)
LIG(-105,-30,-95,-30)
LIG(-95,-30,-95,0)
LIG(-105,-20,-100,-20)
LIG(-100,-20,-100,25)
LIG(10,15,25,15)
LIG(-40,-30,-20,-30)
LIG(-40,-5,-20,-5)
LIG(-20,-30,-20,-5)
LIG(-20,-5,-20,20)
LIG(-40,20,-20,20)
LIG(-20,20,-20,45)
LIG(-40,45,-20,45)
LIG(-20,45,-20,60)
LIG(-30,-45,-5,-45)
LIG(-105,-110,-20,-110)
LIG(-5,-120,-5,-45)
LIG(-20,65,10,65)
LIG(25,25,25,50)
LIG(-20,60,-20,65)
LIG(65,-130,125,-130)
LIG(-20,-130,-20,-110)
LIG(-10,45,0,45)
LIG(10,30,10,15)
LIG(25,-130,-20,-130)
LIG(-30,30,10,30)
LIG(-30,5,-10,5)
LIG(15,-100,15,-85)
LIG(-105,-100,15,-100)
LIG(10,-90,10,-40)
LIG(-5,-120,25,-120)
LIG(-105,-90,10,-90)
LIG(5,-80,-105,-80)
LIG(5,5,5,-80)
LIG(65,-50,65,-40)
LIG(15,-85,25,-85)
LIG(25,-50,65,-50)
LIG(10,-40,25,-40)
LIG(25,-65,25,-50)
LIG(5,5,25,5)
LIG(25,-75,0,-75)
LIG(0,-75,0,-20)
LIG(10,-30,25,-30)
LIG(10,-30,10,0)
LIG(65,-95,65,-85)
LIG(25,-95,65,-95)
LIG(25,-110,25,-95)
LIG(65,-120,80,-120)
LIG(80,-120,80,-110)
LIG(80,-110,95,-110)
LIG(65,-75,95,-75)
LIG(65,-30,95,-30)
LIG(65,15,95,15)
LIG(95,-125,135,-125)
LIG(135,-125,135,-90)
LIG(110,-90,135,-90)
LIG(135,-90,135,-45)
LIG(110,-45,135,-45)
LIG(135,-45,135,0)
LIG(110,0,135,0)
LIG(130,15,160,15)
LIG(130,-30,155,-30)
LIG(130,-75,150,-75)
LIG(95,-125,95,-140)
LIG(-145,-140,95,-140)
FFIG C:\users\gabrielbadila\Desktop\Tema VLSI\arithmeticUnit.sch
