   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"example_project.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	__NVIC_SetPriority:
  25              	.LFB111:
  26              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  union
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} */
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __DSB();
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __ISB();
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
  27              		.loc 1 1799 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 3960     		str	r1, [r7]
  44 000a FB71     		strb	r3, [r7, #7]
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  45              		.loc 1 1800 6
  46 000c 97F90730 		ldrsb	r3, [r7, #7]
  47 0010 002B     		cmp	r3, #0
  48 0012 0ADB     		blt	.L2
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  49              		.loc 1 1802 57
  50 0014 3B68     		ldr	r3, [r7]
  51 0016 DAB2     		uxtb	r2, r3
  52              		.loc 1 1802 9
  53 0018 0C49     		ldr	r1, .L5
  54              		.loc 1 1802 15
  55 001a 97F90730 		ldrsb	r3, [r7, #7]
  56              		.loc 1 1802 57
  57 001e 9200     		lsls	r2, r2, #2
  58 0020 D2B2     		uxtb	r2, r2
  59              		.loc 1 1802 55
  60 0022 0B44     		add	r3, r3, r1
  61 0024 83F80023 		strb	r2, [r3, #768]
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
  62              		.loc 1 1808 1
  63 0028 0AE0     		b	.L4
  64              	.L2:
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  65              		.loc 1 1806 57
  66 002a 3B68     		ldr	r3, [r7]
  67 002c DAB2     		uxtb	r2, r3
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  68              		.loc 1 1806 8
  69 002e 0849     		ldr	r1, .L5+4
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  70              		.loc 1 1806 41
  71 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  72 0032 03F00F03 		and	r3, r3, #15
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  73              		.loc 1 1806 49
  74 0036 043B     		subs	r3, r3, #4
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  75              		.loc 1 1806 57
  76 0038 9200     		lsls	r2, r2, #2
  77 003a D2B2     		uxtb	r2, r2
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
  78              		.loc 1 1806 55
  79 003c 0B44     		add	r3, r3, r1
  80 003e 1A76     		strb	r2, [r3, #24]
  81              	.L4:
  82              		.loc 1 1808 1
  83 0040 00BF     		nop
  84 0042 0C37     		adds	r7, r7, #12
  85              	.LCFI3:
  86              		.cfi_def_cfa_offset 4
  87 0044 BD46     		mov	sp, r7
  88              	.LCFI4:
  89              		.cfi_def_cfa_register 13
  90              		@ sp needed
  91 0046 5DF8047B 		ldr	r7, [sp], #4
  92              	.LCFI5:
  93              		.cfi_restore 7
  94              		.cfi_def_cfa_offset 0
  95 004a 7047     		bx	lr
  96              	.L6:
  97              		.align	2
  98              	.L5:
  99 004c 00E100E0 		.word	-536813312
 100 0050 00ED00E0 		.word	-536810240
 101              		.cfi_endproc
 102              	.LFE111:
 104              		.section	.text.SysTick_Config,"ax",%progbits
 105              		.align	1
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	SysTick_Config:
 111              	.LFB119:
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return (
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****          );
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SystemReset(void)
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __NOP();
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \returns
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 112              		.loc 1 1997 1
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 8
 115              		@ frame_needed = 1, uses_anonymous_args = 0
 116 0000 80B5     		push	{r7, lr}
 117              	.LCFI6:
 118              		.cfi_def_cfa_offset 8
 119              		.cfi_offset 7, -8
 120              		.cfi_offset 14, -4
 121 0002 82B0     		sub	sp, sp, #8
 122              	.LCFI7:
 123              		.cfi_def_cfa_offset 16
 124 0004 00AF     		add	r7, sp, #0
 125              	.LCFI8:
 126              		.cfi_def_cfa_register 7
 127 0006 7860     		str	r0, [r7, #4]
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 128              		.loc 1 1998 14
 129 0008 7B68     		ldr	r3, [r7, #4]
 130 000a 013B     		subs	r3, r3, #1
 131              		.loc 1 1998 6
 132 000c B3F1807F 		cmp	r3, #16777216
 133 0010 01D3     		bcc	.L8
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 134              		.loc 1 2000 12
 135 0012 0123     		movs	r3, #1
 136 0014 0FE0     		b	.L9
 137              	.L8:
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 138              		.loc 1 2003 10
 139 0016 0A4A     		ldr	r2, .L10
 140              		.loc 1 2003 20
 141 0018 7B68     		ldr	r3, [r7, #4]
 142 001a 013B     		subs	r3, r3, #1
 143              		.loc 1 2003 18
 144 001c 5360     		str	r3, [r2, #4]
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 145              		.loc 1 2004 3
 146 001e 3F21     		movs	r1, #63
 147 0020 4FF0FF30 		mov	r0, #-1
 148 0024 FFF7FEFF 		bl	__NVIC_SetPriority
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 149              		.loc 1 2005 10
 150 0028 054B     		ldr	r3, .L10
 151              		.loc 1 2005 18
 152 002a 0022     		movs	r2, #0
 153 002c 9A60     		str	r2, [r3, #8]
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 154              		.loc 1 2006 10
 155 002e 044B     		ldr	r3, .L10
 156              		.loc 1 2006 18
 157 0030 0722     		movs	r2, #7
 158 0032 1A60     		str	r2, [r3]
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 159              		.loc 1 2009 10
 160 0034 0023     		movs	r3, #0
 161              	.L9:
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 162              		.loc 1 2010 1
 163 0036 1846     		mov	r0, r3
 164 0038 0837     		adds	r7, r7, #8
 165              	.LCFI9:
 166              		.cfi_def_cfa_offset 8
 167 003a BD46     		mov	sp, r7
 168              	.LCFI10:
 169              		.cfi_def_cfa_register 13
 170              		@ sp needed
 171 003c 80BD     		pop	{r7, pc}
 172              	.L11:
 173 003e 00BF     		.align	2
 174              	.L10:
 175 0040 10E000E0 		.word	-536813552
 176              		.cfi_endproc
 177              	.LFE119:
 179              		.section	.text.XMC_GPIO_SetOutputHigh,"ax",%progbits
 180              		.align	1
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 185              	XMC_GPIO_SetOutputHigh:
 186              	.LFB130:
 187              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @file xmc_gpio.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @date 2015-06-20
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Initial draft<br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Documentation improved <br>
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *      
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 2015-06-20:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @endcond
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifndef XMC_GPIO_H
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_H
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * HEADER FILES
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc_common.h"
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup XMClib XMC Peripheral Library
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @{
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @addtogroup GPIO
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @brief General Purpose Input Output (GPIO) driver for the XMC microcontroller family.
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * GPIO driver provide a generic and very flexible software interface for all standard digital I/O 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Each port slice has individual interfaces for the operation as General Purpose I/O and it furthe
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * connectivity to the on-chip periphery and the control for the pad characteristics. 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * The driver is divided into Input and Output mode.
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Input mode features:
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Configuration structure XMC_GPIO_CONFIG_t and initialization function XMC_GPIO_Init()
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of weak pull-up or pull-down device. Configuration structure XMC_GPIO_MO
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of input hysteresis. XMC_GPIO_SetInputHysteresis()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Output mode features:
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of push pull/open drain and Alternate output. Configuration structure XM
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of pad driver strength. Configuration structure XMC_GPIO_OUTPUT_STRENGTH
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * -# Allows the selection of initial output level. Configuration structure XMC_GPIO_OUTPUT_LEVEL_t
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *@{
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * MACROS
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Pos PORT0_IOCR0_PC0_Pos
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Msk PORT0_IOCR0_PC0_Msk
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define PORT_IOCR_PC_Size 				(8U)
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 											
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_OUTPUT_LEVEL(level) ((level == XMC_GPIO_OUTPUT_LEVEL_LOW) || \
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             (level == XMC_GPIO_OUTPUT_LEVEL_HIGH))
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #define XMC_GPIO_CHECK_HWCTRL(hwctrl) ((hwctrl == XMC_GPIO_HWCTRL_DISABLED) || \
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL1) || \
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL2))                    
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****                                             
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * ENUMS
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines output level of a pin. Use type \a XMC_GPIO_OUTPUT_LEVEL_t for this enum.
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_OUTPUT_LEVEL
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_LOW  = 0x10000U, /**<  Reset bit */
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_HIGH = 0x1U, 	/**< Set bit  */
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_OUTPUT_LEVEL_t;
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Defines direct hardware control characteristics of the pin . Use type \a XMC_GPIO_HWCTRL_t for t
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** typedef enum XMC_GPIO_HWCTRL
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_DISABLED     = 0x0U, /**<  Software control only */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL1  = 0x1U, /**<  HWI0/HWO0 control path can override the software confi
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL2  = 0x2U  /**<  HWI1/HWO1 control path can override the software confi
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** } XMC_GPIO_HWCTRL_t;
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * DEVICE FAMILY EXTENSIONS
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  #if UC_FAMILY == XMC1
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc1_gpio.h"
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #elif UC_FAMILY == XMC4
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #include "xmc4_gpio.h"
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #else
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #error "xmc_gpio.h: family device not supported"
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**************************************************************************************************
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * API PROTOTYPES
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  **************************************************************************************************
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #ifdef __cplusplus
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** extern "C" {
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** #endif
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	  Constant pointer pointing to GPIO port, to access port registers like Pn_OUT,Pn_O
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	  Port pin number.
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  config GPIO configuration data structure. Refer data structure @ref XMC_GPIO_CONFIG_t fo
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC1
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,hysteresis, push pull
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for a selected \a po
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \a config provides selected I/O settings. It configures hardware registers Pn_IOCR,Pn_OUT, Pn_OM
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \if XMC4
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,push pull /open drain
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for selected \a port
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * It configures hardware registers Pn_IOCR,Pn_OUT,Pn_OMR,Pn_PDISC and Pn_PDR.\n
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \endif
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * This API is called in definition of DAVE_init by code generation and therefore should not be exp
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * for the normal operation. Use other APIs only after DAVE_init is called successfully (returns DA
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const c
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	Constant pointer pointing to GPIO port, to access hardware register Pn_IOCR.
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	Port pin number.
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  mode input / output functionality selection. Refer @ref XMC_GPIO_MODE_t for valid values
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Sets digital input and output driver functionality and characteristics of a GPIO port pin. It co
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * registers Pn_IOCR. \a mode is initially configured during initialization in XMC_GPIO_Init(). Cal
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * the port direction functionality as needed later in the program.
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  None
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode);
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	 Constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	 Port pin number.
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  level output level selection. Refer @ref XMC_GPIO_OUTPUT_LEVEL_t for valid values.
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Set port pin output level to high or low.It configures hardware registers Pn_OMR.\a level is ini
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * configured during initialization in XMC_GPIO_Init(). Call this API to alter output level as need
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const 
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = (uint32_t)level << pin;
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	Port pin number.
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  Sets port pin output to high. It configures hardware registers Pn_OMR.
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  \par<b>Related APIs:</b><BR>
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *  XMC_GPIO_SetOutputLow()
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().\n
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 188              		.loc 2 257 1
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 8
 191              		@ frame_needed = 1, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 193 0000 80B4     		push	{r7}
 194              	.LCFI11:
 195              		.cfi_def_cfa_offset 4
 196              		.cfi_offset 7, -4
 197 0002 83B0     		sub	sp, sp, #12
 198              	.LCFI12:
 199              		.cfi_def_cfa_offset 16
 200 0004 00AF     		add	r7, sp, #0
 201              	.LCFI13:
 202              		.cfi_def_cfa_register 7
 203 0006 7860     		str	r0, [r7, #4]
 204 0008 0B46     		mov	r3, r1
 205 000a FB70     		strb	r3, [r7, #3]
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = (uint32_t)0x1U << pin;
 206              		.loc 2 260 30
 207 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 208 000e 0122     		movs	r2, #1
 209 0010 9A40     		lsls	r2, r2, r3
 210              		.loc 2 260 13
 211 0012 7B68     		ldr	r3, [r7, #4]
 212 0014 5A60     		str	r2, [r3, #4]
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 213              		.loc 2 261 1
 214 0016 00BF     		nop
 215 0018 0C37     		adds	r7, r7, #12
 216              	.LCFI14:
 217              		.cfi_def_cfa_offset 4
 218 001a BD46     		mov	sp, r7
 219              	.LCFI15:
 220              		.cfi_def_cfa_register 13
 221              		@ sp needed
 222 001c 5DF8047B 		ldr	r7, [sp], #4
 223              	.LCFI16:
 224              		.cfi_restore 7
 225              		.cfi_def_cfa_offset 0
 226 0020 7047     		bx	lr
 227              		.cfi_endproc
 228              	.LFE130:
 230              		.section	.text.XMC_GPIO_SetOutputLow,"ax",%progbits
 231              		.align	1
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 236              	XMC_GPIO_SetOutputLow:
 237              	.LFB131:
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  port	constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param  pin	port pin number.
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return  None
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Description:</b><br>
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Sets port pin output to low. It configures hardware registers Pn_OMR.\n
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>>
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh()
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Note:</b><br>
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 238              		.loc 2 283 1
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 8
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 243 0000 80B4     		push	{r7}
 244              	.LCFI17:
 245              		.cfi_def_cfa_offset 4
 246              		.cfi_offset 7, -4
 247 0002 83B0     		sub	sp, sp, #12
 248              	.LCFI18:
 249              		.cfi_def_cfa_offset 16
 250 0004 00AF     		add	r7, sp, #0
 251              	.LCFI19:
 252              		.cfi_def_cfa_register 7
 253 0006 7860     		str	r0, [r7, #4]
 254 0008 0B46     		mov	r3, r1
 255 000a FB70     		strb	r3, [r7, #3]
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = 0x10000U << pin;
 256              		.loc 2 286 24
 257 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 258 000e 4FF48032 		mov	r2, #65536
 259 0012 9A40     		lsls	r2, r2, r3
 260              		.loc 2 286 13
 261 0014 7B68     		ldr	r3, [r7, #4]
 262 0016 5A60     		str	r2, [r3, #4]
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 263              		.loc 2 287 1
 264 0018 00BF     		nop
 265 001a 0C37     		adds	r7, r7, #12
 266              	.LCFI20:
 267              		.cfi_def_cfa_offset 4
 268 001c BD46     		mov	sp, r7
 269              	.LCFI21:
 270              		.cfi_def_cfa_register 13
 271              		@ sp needed
 272 001e 5DF8047B 		ldr	r7, [sp], #4
 273              	.LCFI22:
 274              		.cfi_restore 7
 275              		.cfi_def_cfa_offset 0
 276 0022 7047     		bx	lr
 277              		.cfi_endproc
 278              	.LFE131:
 280              		.section	.text.XMC_GPIO_GetInput,"ax",%progbits
 281              		.align	1
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	XMC_GPIO_GetInput:
 287              	.LFB133:
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param pin  port pin number.
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return None
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Description:</b><br>
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Configures port pin output to Toggle. It configures hardware registers Pn_OMR.
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode(). Regis
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * and does not contain any flip-flop. A read action delivers the value of 0.
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   port->OMR = 0x10001U << pin;
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** /**
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_IN.
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @param pin  Port pin number.
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * @return uint32_t pin logic level status.
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *\par<b>Description:</b><br>
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Reads the Pn_IN register and returns the current logical value at the GPIO pin.
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * None
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * \par<b>Note:</b><br>
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  *
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****  */
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** __STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** {
 288              		.loc 2 334 1
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 8
 291              		@ frame_needed = 1, uses_anonymous_args = 0
 292              		@ link register save eliminated.
 293 0000 80B4     		push	{r7}
 294              	.LCFI23:
 295              		.cfi_def_cfa_offset 4
 296              		.cfi_offset 7, -4
 297 0002 83B0     		sub	sp, sp, #12
 298              	.LCFI24:
 299              		.cfi_def_cfa_offset 16
 300 0004 00AF     		add	r7, sp, #0
 301              	.LCFI25:
 302              		.cfi_def_cfa_register 7
 303 0006 7860     		str	r0, [r7, #4]
 304 0008 0B46     		mov	r3, r1
 305 000a FB70     		strb	r3, [r7, #3]
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** 
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h ****   return (((port->IN) >> pin) & 0x1U);
 306              		.loc 2 337 17
 307 000c 7B68     		ldr	r3, [r7, #4]
 308 000e 5A6A     		ldr	r2, [r3, #36]
 309              		.loc 2 337 31
 310 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 311              		.loc 2 337 23
 312 0012 22FA03F3 		lsr	r3, r2, r3
 313              		.loc 2 337 31
 314 0016 03F00103 		and	r3, r3, #1
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_gpio.h **** }
 315              		.loc 2 338 1
 316 001a 1846     		mov	r0, r3
 317 001c 0C37     		adds	r7, r7, #12
 318              	.LCFI26:
 319              		.cfi_def_cfa_offset 4
 320 001e BD46     		mov	sp, r7
 321              	.LCFI27:
 322              		.cfi_def_cfa_register 13
 323              		@ sp needed
 324 0020 5DF8047B 		ldr	r7, [sp], #4
 325              	.LCFI28:
 326              		.cfi_restore 7
 327              		.cfi_def_cfa_offset 0
 328 0024 7047     		bx	lr
 329              		.cfi_endproc
 330              	.LFE133:
 332              		.global	recordedTimeArray
 333              		.data
 334              		.align	2
 337              	recordedTimeArray:
 338 0000 00000000 		.word	0
 339 0004 0C000000 		.word	12
 340 0008 0C000000 		.word	12
 341 000c 0C000000 		.word	12
 342 0010 0C000000 		.word	12
 343 0014 0C000000 		.word	12
 344 0018 0C000000 		.word	12
 345 001c 0C000000 		.word	12
 346 0020 0C000000 		.word	12
 347 0024 0C000000 		.word	12
 348              		.global	morseNumber
 349              		.align	2
 352              	morseNumber:
 353 0028 03000000 		.word	3
 354 002c 00000000 		.space	3196
 354      00000000 
 354      00000000 
 354      00000000 
 354      00000000 
 355              		.global	counterTMS
 356              		.bss
 357              		.align	2
 360              	counterTMS:
 361 0000 00000000 		.space	4
 362              		.global	letterCounter
 363              		.align	2
 366              	letterCounter:
 367 0004 00000000 		.space	4
 368              		.global	btnOPressedFlag
 371              	btnOPressedFlag:
 372 0008 00       		.space	1
 373              		.global	btnTPressedFlag
 376              	btnTPressedFlag:
 377 0009 00       		.space	1
 378              		.global	timeBufferFlag
 379              		.data
 382              	timeBufferFlag:
 383 0ca8 01       		.byte	1
 384              		.global	timeBuffer
 385              		.bss
 386 000a 0000     		.align	2
 389              	timeBuffer:
 390 000c 00000000 		.space	4
 391              		.section	.text.DecimalToArrayFunction,"ax",%progbits
 392              		.align	1
 393              		.global	DecimalToArrayFunction
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 398              	DecimalToArrayFunction:
 399              	.LFB138:
 400              		.file 3 "example_project.c"
   1:example_project.c **** #include <xmc_gpio.h>
   2:example_project.c **** #define TICKS_WAIT 1
   3:example_project.c **** 
   4:example_project.c **** #define LED1 P1_1
   5:example_project.c **** #define LED2 P1_0
   6:example_project.c **** 
   7:example_project.c **** #define GPIO_BUTTON1  XMC_GPIO_PORT1, 14
   8:example_project.c **** #define GPIO_BUTTON2  XMC_GPIO_PORT1, 15
   9:example_project.c **** 
  10:example_project.c **** // NOTES: I took the main systick timer code from https://www.keil.com/pack/doc/cmsis/Core/html/gro
  11:example_project.c **** 
  12:example_project.c **** int recordedTimeArray[10]={0,12,12,12,12,12,12,12,12,12};
  13:example_project.c **** int morseNumber[800] ={3};
  14:example_project.c **** uint32_t counterTMS = 0;                                                        /* Variable to stor
  15:example_project.c **** int letterCounter=0;
  16:example_project.c **** bool btnOPressedFlag=false;
  17:example_project.c **** bool btnTPressedFlag=false;
  18:example_project.c **** bool timeBufferFlag=true; //originally set to true
  19:example_project.c **** uint32_t timeBuffer=0; //Initialised to 0 so that if Button 1 is not yet pressed 0 is transmitted p
  20:example_project.c **** 
  21:example_project.c **** //Interrupt handler
  22:example_project.c **** 
  23:example_project.c **** 
  24:example_project.c **** // DECIMAL TO ARRAY CODE TAKEN FROM STACK OVERFLOW https://stackoverflow.com/questions/515612/conve
  25:example_project.c **** void DecimalToArrayFunction(int recordedTimeArray[], uint32_t timeBuffer)
  26:example_project.c **** {  
 401              		.loc 3 26 1
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 32
 404              		@ frame_needed = 1, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 406 0000 2DE9B003 		push	{r4, r5, r7, r8, r9}
 407              	.LCFI29:
 408              		.cfi_def_cfa_offset 20
 409              		.cfi_offset 4, -20
 410              		.cfi_offset 5, -16
 411              		.cfi_offset 7, -12
 412              		.cfi_offset 8, -8
 413              		.cfi_offset 9, -4
 414 0004 89B0     		sub	sp, sp, #36
 415              	.LCFI30:
 416              		.cfi_def_cfa_offset 56
 417 0006 00AF     		add	r7, sp, #0
 418              	.LCFI31:
 419              		.cfi_def_cfa_register 7
 420 0008 7860     		str	r0, [r7, #4]
 421 000a 3960     		str	r1, [r7]
  27:example_project.c ****         int c = 0; /* digit position */
 422              		.loc 3 27 13
 423 000c 0023     		movs	r3, #0
 424 000e 7B61     		str	r3, [r7, #20]
  28:example_project.c ****         int n = timeBuffer;
 425              		.loc 3 28 13
 426 0010 3B68     		ldr	r3, [r7]
 427 0012 BB61     		str	r3, [r7, #24]
  29:example_project.c ****         //recordedTimeArray[]={999,999,999,999,999,999,999,999,999,999};              
  30:example_project.c ****         while (n != 0)
 428              		.loc 3 30 15
 429 0014 0AE0     		b	.L17
 430              	.L18:
  31:example_project.c ****         {
  32:example_project.c ****             n /= 10;
 431              		.loc 3 32 15
 432 0016 BB69     		ldr	r3, [r7, #24]
 433 0018 3D4A     		ldr	r2, .L23
 434 001a 82FB0312 		smull	r1, r2, r2, r3
 435 001e 9210     		asrs	r2, r2, #2
 436 0020 DB17     		asrs	r3, r3, #31
 437 0022 D31A     		subs	r3, r2, r3
 438 0024 BB61     		str	r3, [r7, #24]
  33:example_project.c ****             c++;
 439              		.loc 3 33 14
 440 0026 7B69     		ldr	r3, [r7, #20]
 441 0028 0133     		adds	r3, r3, #1
 442 002a 7B61     		str	r3, [r7, #20]
 443              	.L17:
  30:example_project.c ****         {
 444              		.loc 3 30 15
 445 002c BB69     		ldr	r3, [r7, #24]
 446 002e 002B     		cmp	r3, #0
 447 0030 F1D1     		bne	.L18
  34:example_project.c ****         }
  35:example_project.c ****        
  36:example_project.c ****         int numberArray[c];
 448              		.loc 3 36 9
 449 0032 7969     		ldr	r1, [r7, #20]
 450 0034 6B46     		mov	r3, sp
 451 0036 1846     		mov	r0, r3
 452              		.loc 3 36 13
 453 0038 4B1E     		subs	r3, r1, #1
 454 003a FB60     		str	r3, [r7, #12]
 455 003c 0A46     		mov	r2, r1
 456 003e 0023     		movs	r3, #0
 457 0040 9046     		mov	r8, r2
 458 0042 9946     		mov	r9, r3
 459 0044 4FF00002 		mov	r2, #0
 460 0048 4FF00003 		mov	r3, #0
 461 004c 4FEA4913 		lsl	r3, r9, #5
 462 0050 43EAD863 		orr	r3, r3, r8, lsr #27
 463 0054 4FEA4812 		lsl	r2, r8, #5
 464 0058 0A46     		mov	r2, r1
 465 005a 0023     		movs	r3, #0
 466 005c 1446     		mov	r4, r2
 467 005e 1D46     		mov	r5, r3
 468 0060 4FF00002 		mov	r2, #0
 469 0064 4FF00003 		mov	r3, #0
 470 0068 6B01     		lsls	r3, r5, #5
 471 006a 43EAD463 		orr	r3, r3, r4, lsr #27
 472 006e 6201     		lsls	r2, r4, #5
 473 0070 0B46     		mov	r3, r1
 474 0072 9B00     		lsls	r3, r3, #2
 475 0074 0733     		adds	r3, r3, #7
 476 0076 DB08     		lsrs	r3, r3, #3
 477 0078 DB00     		lsls	r3, r3, #3
 478 007a ADEB030D 		sub	sp, sp, r3
 479 007e 6B46     		mov	r3, sp
 480 0080 0333     		adds	r3, r3, #3
 481 0082 9B08     		lsrs	r3, r3, #2
 482 0084 9B00     		lsls	r3, r3, #2
 483 0086 BB60     		str	r3, [r7, #8]
  37:example_project.c ****        
  38:example_project.c ****         c = 0;    
 484              		.loc 3 38 11
 485 0088 0023     		movs	r3, #0
 486 008a 7B61     		str	r3, [r7, #20]
  39:example_project.c ****         n = timeBuffer;
 487              		.loc 3 39 11
 488 008c 3B68     		ldr	r3, [r7]
 489 008e BB61     		str	r3, [r7, #24]
  40:example_project.c ****        
  41:example_project.c ****         /* extract each digit */
  42:example_project.c ****         while (n != 0)
 490              		.loc 3 42 15
 491 0090 1AE0     		b	.L19
 492              	.L20:
  43:example_project.c ****         {
  44:example_project.c ****             numberArray[c] = n % 10;
 493              		.loc 3 44 32
 494 0092 B969     		ldr	r1, [r7, #24]
 495 0094 1E4B     		ldr	r3, .L23
 496 0096 83FB0123 		smull	r2, r3, r3, r1
 497 009a 9A10     		asrs	r2, r3, #2
 498 009c CB17     		asrs	r3, r1, #31
 499 009e D21A     		subs	r2, r2, r3
 500 00a0 1346     		mov	r3, r2
 501 00a2 9B00     		lsls	r3, r3, #2
 502 00a4 1344     		add	r3, r3, r2
 503 00a6 5B00     		lsls	r3, r3, #1
 504 00a8 CA1A     		subs	r2, r1, r3
 505              		.loc 3 44 28
 506 00aa BB68     		ldr	r3, [r7, #8]
 507 00ac 7969     		ldr	r1, [r7, #20]
 508 00ae 43F82120 		str	r2, [r3, r1, lsl #2]
  45:example_project.c ****             n /= 10;
 509              		.loc 3 45 15
 510 00b2 BB69     		ldr	r3, [r7, #24]
 511 00b4 164A     		ldr	r2, .L23
 512 00b6 82FB0312 		smull	r1, r2, r2, r3
 513 00ba 9210     		asrs	r2, r2, #2
 514 00bc DB17     		asrs	r3, r3, #31
 515 00be D31A     		subs	r3, r2, r3
 516 00c0 BB61     		str	r3, [r7, #24]
  46:example_project.c ****             c++;
 517              		.loc 3 46 14
 518 00c2 7B69     		ldr	r3, [r7, #20]
 519 00c4 0133     		adds	r3, r3, #1
 520 00c6 7B61     		str	r3, [r7, #20]
 521              	.L19:
  42:example_project.c ****         {
 522              		.loc 3 42 15
 523 00c8 BB69     		ldr	r3, [r7, #24]
 524 00ca 002B     		cmp	r3, #0
 525 00cc E1D1     		bne	.L20
  47:example_project.c ****         }
  48:example_project.c ****         int intracounter=0;
 526              		.loc 3 48 13
 527 00ce 0023     		movs	r3, #0
 528 00d0 FB61     		str	r3, [r7, #28]
 529              	.LBB2:
  49:example_project.c ****         for (int i=c-1;i>=0;i--){            
 530              		.loc 3 49 18
 531 00d2 7B69     		ldr	r3, [r7, #20]
 532 00d4 013B     		subs	r3, r3, #1
 533 00d6 3B61     		str	r3, [r7, #16]
 534              		.loc 3 49 9
 535 00d8 0EE0     		b	.L21
 536              	.L22:
  50:example_project.c ****             //printf("%d \n",numberArray[i]);
  51:example_project.c ****                 recordedTimeArray[intracounter]=numberArray[i];
 537              		.loc 3 51 34 discriminator 3
 538 00da FB69     		ldr	r3, [r7, #28]
 539 00dc 9B00     		lsls	r3, r3, #2
 540 00de 7A68     		ldr	r2, [r7, #4]
 541 00e0 1344     		add	r3, r3, r2
 542              		.loc 3 51 60 discriminator 3
 543 00e2 BA68     		ldr	r2, [r7, #8]
 544 00e4 3969     		ldr	r1, [r7, #16]
 545 00e6 52F82120 		ldr	r2, [r2, r1, lsl #2]
 546              		.loc 3 51 48 discriminator 3
 547 00ea 1A60     		str	r2, [r3]
  52:example_project.c ****                 intracounter++;
 548              		.loc 3 52 29 discriminator 3
 549 00ec FB69     		ldr	r3, [r7, #28]
 550 00ee 0133     		adds	r3, r3, #1
 551 00f0 FB61     		str	r3, [r7, #28]
  49:example_project.c ****         for (int i=c-1;i>=0;i--){            
 552              		.loc 3 49 30 discriminator 3
 553 00f2 3B69     		ldr	r3, [r7, #16]
 554 00f4 013B     		subs	r3, r3, #1
 555 00f6 3B61     		str	r3, [r7, #16]
 556              	.L21:
  49:example_project.c ****         for (int i=c-1;i>=0;i--){            
 557              		.loc 3 49 9 discriminator 1
 558 00f8 3B69     		ldr	r3, [r7, #16]
 559 00fa 002B     		cmp	r3, #0
 560 00fc EDDA     		bge	.L22
 561              	.LBE2:
  53:example_project.c ****         }
  54:example_project.c ****         intracounter=0;
 562              		.loc 3 54 21
 563 00fe 0023     		movs	r3, #0
 564 0100 FB61     		str	r3, [r7, #28]
 565 0102 8546     		mov	sp, r0
  55:example_project.c **** 
  56:example_project.c **** }
 566              		.loc 3 56 1
 567 0104 00BF     		nop
 568 0106 2437     		adds	r7, r7, #36
 569              	.LCFI32:
 570              		.cfi_def_cfa_offset 20
 571 0108 BD46     		mov	sp, r7
 572              	.LCFI33:
 573              		.cfi_def_cfa_register 13
 574              		@ sp needed
 575 010a BDE8B003 		pop	{r4, r5, r7, r8, r9}
 576              	.LCFI34:
 577              		.cfi_restore 9
 578              		.cfi_restore 8
 579              		.cfi_restore 7
 580              		.cfi_restore 5
 581              		.cfi_restore 4
 582              		.cfi_def_cfa_offset 0
 583 010e 7047     		bx	lr
 584              	.L24:
 585              		.align	2
 586              	.L23:
 587 0110 67666666 		.word	1717986919
 588              		.cfi_endproc
 589              	.LFE138:
 591              		.section	.text.ArrayToMorse,"ax",%progbits
 592              		.align	1
 593              		.global	ArrayToMorse
 594              		.syntax unified
 595              		.thumb
 596              		.thumb_func
 598              	ArrayToMorse:
 599              	.LFB139:
  57:example_project.c **** void ArrayToMorse(int ArrayInput[], int ArrayOutput[]){
 600              		.loc 3 57 55
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 24
 603              		@ frame_needed = 1, uses_anonymous_args = 0
 604              		@ link register save eliminated.
 605 0000 80B4     		push	{r7}
 606              	.LCFI35:
 607              		.cfi_def_cfa_offset 4
 608              		.cfi_offset 7, -4
 609 0002 87B0     		sub	sp, sp, #28
 610              	.LCFI36:
 611              		.cfi_def_cfa_offset 32
 612 0004 00AF     		add	r7, sp, #0
 613              	.LCFI37:
 614              		.cfi_def_cfa_register 7
 615 0006 7860     		str	r0, [r7, #4]
 616 0008 3960     		str	r1, [r7]
  58:example_project.c ****     bool encodingFlag = false;
 617              		.loc 3 58 10
 618 000a 0023     		movs	r3, #0
 619 000c FB75     		strb	r3, [r7, #23]
  59:example_project.c ****     int counterIndex=0;
 620              		.loc 3 59 9
 621 000e 0023     		movs	r3, #0
 622 0010 3B61     		str	r3, [r7, #16]
  60:example_project.c ****     int outputCounterIndex=0;
 623              		.loc 3 60 9
 624 0012 0023     		movs	r3, #0
 625 0014 FB60     		str	r3, [r7, #12]
  61:example_project.c ****     while (!encodingFlag){
 626              		.loc 3 61 11
 627 0016 00BF     		nop
 628 0018 00F09FBD 		b	.L27
 629              	.L40:
  62:example_project.c ****        
  63:example_project.c ****         switch (ArrayInput[counterIndex])
 630              		.loc 3 63 27
 631 001c 3B69     		ldr	r3, [r7, #16]
 632 001e 9B00     		lsls	r3, r3, #2
 633 0020 7A68     		ldr	r2, [r7, #4]
 634 0022 1344     		add	r3, r3, r2
 635 0024 1B68     		ldr	r3, [r3]
 636              		.loc 3 63 9
 637 0026 0C2B     		cmp	r3, #12
 638 0028 00F29785 		bhi	.L27
 639 002c 01A2     		adr	r2, .L29
 640 002e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 641 0032 00BF     		.p2align 2
 642              	.L29:
 643 0034 69000000 		.word	.L39+1
 644 0038 DB010000 		.word	.L38+1
 645 003c 29030000 		.word	.L37+1
 646 0040 51040000 		.word	.L36+1
 647 0044 55050000 		.word	.L35+1
 648 0048 35060000 		.word	.L34+1
 649 004c F1060000 		.word	.L33+1
 650 0050 D1070000 		.word	.L32+1
 651 0054 D5080000 		.word	.L31+1
 652 0058 FD090000 		.word	.L30+1
 653 005c 5B0B0000 		.word	.L27+1
 654 0060 5B0B0000 		.word	.L27+1
 655 0064 490B0000 		.word	.L28+1
 656              		.p2align 1
 657              	.L39:
  64:example_project.c ****         {
  65:example_project.c ****             case 0:
  66:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 658              		.loc 3 66 29
 659 0068 FB68     		ldr	r3, [r7, #12]
 660 006a 9B00     		lsls	r3, r3, #2
 661 006c 3A68     		ldr	r2, [r7]
 662 006e 1344     		add	r3, r3, r2
 663              		.loc 3 66 49
 664 0070 0122     		movs	r2, #1
 665 0072 1A60     		str	r2, [r3]
  67:example_project.c ****                  outputCounterIndex++;
 666              		.loc 3 67 36
 667 0074 FB68     		ldr	r3, [r7, #12]
 668 0076 0133     		adds	r3, r3, #1
 669 0078 FB60     		str	r3, [r7, #12]
  68:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 670              		.loc 3 68 29
 671 007a FB68     		ldr	r3, [r7, #12]
 672 007c 9B00     		lsls	r3, r3, #2
 673 007e 3A68     		ldr	r2, [r7]
 674 0080 1344     		add	r3, r3, r2
 675              		.loc 3 68 49
 676 0082 0122     		movs	r2, #1
 677 0084 1A60     		str	r2, [r3]
  69:example_project.c ****                  outputCounterIndex++;
 678              		.loc 3 69 36
 679 0086 FB68     		ldr	r3, [r7, #12]
 680 0088 0133     		adds	r3, r3, #1
 681 008a FB60     		str	r3, [r7, #12]
  70:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 682              		.loc 3 70 29
 683 008c FB68     		ldr	r3, [r7, #12]
 684 008e 9B00     		lsls	r3, r3, #2
 685 0090 3A68     		ldr	r2, [r7]
 686 0092 1344     		add	r3, r3, r2
 687              		.loc 3 70 49
 688 0094 0122     		movs	r2, #1
 689 0096 1A60     		str	r2, [r3]
  71:example_project.c ****                  outputCounterIndex++;
 690              		.loc 3 71 36
 691 0098 FB68     		ldr	r3, [r7, #12]
 692 009a 0133     		adds	r3, r3, #1
 693 009c FB60     		str	r3, [r7, #12]
  72:example_project.c ****                  
  73:example_project.c ****                  
  74:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 694              		.loc 3 74 29
 695 009e FB68     		ldr	r3, [r7, #12]
 696 00a0 9B00     		lsls	r3, r3, #2
 697 00a2 3A68     		ldr	r2, [r7]
 698 00a4 1344     		add	r3, r3, r2
 699              		.loc 3 74 49
 700 00a6 0022     		movs	r2, #0
 701 00a8 1A60     		str	r2, [r3]
  75:example_project.c ****                  outputCounterIndex++;
 702              		.loc 3 75 36
 703 00aa FB68     		ldr	r3, [r7, #12]
 704 00ac 0133     		adds	r3, r3, #1
 705 00ae FB60     		str	r3, [r7, #12]
  76:example_project.c ****                  
  77:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 706              		.loc 3 77 29
 707 00b0 FB68     		ldr	r3, [r7, #12]
 708 00b2 9B00     		lsls	r3, r3, #2
 709 00b4 3A68     		ldr	r2, [r7]
 710 00b6 1344     		add	r3, r3, r2
 711              		.loc 3 77 49
 712 00b8 0122     		movs	r2, #1
 713 00ba 1A60     		str	r2, [r3]
  78:example_project.c ****                  outputCounterIndex++;
 714              		.loc 3 78 36
 715 00bc FB68     		ldr	r3, [r7, #12]
 716 00be 0133     		adds	r3, r3, #1
 717 00c0 FB60     		str	r3, [r7, #12]
  79:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 718              		.loc 3 79 29
 719 00c2 FB68     		ldr	r3, [r7, #12]
 720 00c4 9B00     		lsls	r3, r3, #2
 721 00c6 3A68     		ldr	r2, [r7]
 722 00c8 1344     		add	r3, r3, r2
 723              		.loc 3 79 49
 724 00ca 0122     		movs	r2, #1
 725 00cc 1A60     		str	r2, [r3]
  80:example_project.c ****                  outputCounterIndex++;
 726              		.loc 3 80 36
 727 00ce FB68     		ldr	r3, [r7, #12]
 728 00d0 0133     		adds	r3, r3, #1
 729 00d2 FB60     		str	r3, [r7, #12]
  81:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 730              		.loc 3 81 29
 731 00d4 FB68     		ldr	r3, [r7, #12]
 732 00d6 9B00     		lsls	r3, r3, #2
 733 00d8 3A68     		ldr	r2, [r7]
 734 00da 1344     		add	r3, r3, r2
 735              		.loc 3 81 49
 736 00dc 0122     		movs	r2, #1
 737 00de 1A60     		str	r2, [r3]
  82:example_project.c ****                  outputCounterIndex++;
 738              		.loc 3 82 36
 739 00e0 FB68     		ldr	r3, [r7, #12]
 740 00e2 0133     		adds	r3, r3, #1
 741 00e4 FB60     		str	r3, [r7, #12]
  83:example_project.c ****                  
  84:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 742              		.loc 3 84 29
 743 00e6 FB68     		ldr	r3, [r7, #12]
 744 00e8 9B00     		lsls	r3, r3, #2
 745 00ea 3A68     		ldr	r2, [r7]
 746 00ec 1344     		add	r3, r3, r2
 747              		.loc 3 84 49
 748 00ee 0022     		movs	r2, #0
 749 00f0 1A60     		str	r2, [r3]
  85:example_project.c ****                  outputCounterIndex++;
 750              		.loc 3 85 36
 751 00f2 FB68     		ldr	r3, [r7, #12]
 752 00f4 0133     		adds	r3, r3, #1
 753 00f6 FB60     		str	r3, [r7, #12]
  86:example_project.c ****                  
  87:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 754              		.loc 3 87 29
 755 00f8 FB68     		ldr	r3, [r7, #12]
 756 00fa 9B00     		lsls	r3, r3, #2
 757 00fc 3A68     		ldr	r2, [r7]
 758 00fe 1344     		add	r3, r3, r2
 759              		.loc 3 87 49
 760 0100 0122     		movs	r2, #1
 761 0102 1A60     		str	r2, [r3]
  88:example_project.c ****                  outputCounterIndex++;
 762              		.loc 3 88 36
 763 0104 FB68     		ldr	r3, [r7, #12]
 764 0106 0133     		adds	r3, r3, #1
 765 0108 FB60     		str	r3, [r7, #12]
  89:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 766              		.loc 3 89 29
 767 010a FB68     		ldr	r3, [r7, #12]
 768 010c 9B00     		lsls	r3, r3, #2
 769 010e 3A68     		ldr	r2, [r7]
 770 0110 1344     		add	r3, r3, r2
 771              		.loc 3 89 49
 772 0112 0122     		movs	r2, #1
 773 0114 1A60     		str	r2, [r3]
  90:example_project.c ****                  outputCounterIndex++;
 774              		.loc 3 90 36
 775 0116 FB68     		ldr	r3, [r7, #12]
 776 0118 0133     		adds	r3, r3, #1
 777 011a FB60     		str	r3, [r7, #12]
  91:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 778              		.loc 3 91 29
 779 011c FB68     		ldr	r3, [r7, #12]
 780 011e 9B00     		lsls	r3, r3, #2
 781 0120 3A68     		ldr	r2, [r7]
 782 0122 1344     		add	r3, r3, r2
 783              		.loc 3 91 49
 784 0124 0122     		movs	r2, #1
 785 0126 1A60     		str	r2, [r3]
  92:example_project.c ****                  outputCounterIndex++;
 786              		.loc 3 92 36
 787 0128 FB68     		ldr	r3, [r7, #12]
 788 012a 0133     		adds	r3, r3, #1
 789 012c FB60     		str	r3, [r7, #12]
  93:example_project.c ****                  
  94:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 790              		.loc 3 94 29
 791 012e FB68     		ldr	r3, [r7, #12]
 792 0130 9B00     		lsls	r3, r3, #2
 793 0132 3A68     		ldr	r2, [r7]
 794 0134 1344     		add	r3, r3, r2
 795              		.loc 3 94 49
 796 0136 0022     		movs	r2, #0
 797 0138 1A60     		str	r2, [r3]
  95:example_project.c ****                  outputCounterIndex++;
 798              		.loc 3 95 36
 799 013a FB68     		ldr	r3, [r7, #12]
 800 013c 0133     		adds	r3, r3, #1
 801 013e FB60     		str	r3, [r7, #12]
  96:example_project.c ****                  
  97:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 802              		.loc 3 97 29
 803 0140 FB68     		ldr	r3, [r7, #12]
 804 0142 9B00     		lsls	r3, r3, #2
 805 0144 3A68     		ldr	r2, [r7]
 806 0146 1344     		add	r3, r3, r2
 807              		.loc 3 97 49
 808 0148 0122     		movs	r2, #1
 809 014a 1A60     		str	r2, [r3]
  98:example_project.c ****                  outputCounterIndex++;
 810              		.loc 3 98 36
 811 014c FB68     		ldr	r3, [r7, #12]
 812 014e 0133     		adds	r3, r3, #1
 813 0150 FB60     		str	r3, [r7, #12]
  99:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 814              		.loc 3 99 29
 815 0152 FB68     		ldr	r3, [r7, #12]
 816 0154 9B00     		lsls	r3, r3, #2
 817 0156 3A68     		ldr	r2, [r7]
 818 0158 1344     		add	r3, r3, r2
 819              		.loc 3 99 49
 820 015a 0122     		movs	r2, #1
 821 015c 1A60     		str	r2, [r3]
 100:example_project.c ****                  outputCounterIndex++;
 822              		.loc 3 100 36
 823 015e FB68     		ldr	r3, [r7, #12]
 824 0160 0133     		adds	r3, r3, #1
 825 0162 FB60     		str	r3, [r7, #12]
 101:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 826              		.loc 3 101 29
 827 0164 FB68     		ldr	r3, [r7, #12]
 828 0166 9B00     		lsls	r3, r3, #2
 829 0168 3A68     		ldr	r2, [r7]
 830 016a 1344     		add	r3, r3, r2
 831              		.loc 3 101 49
 832 016c 0122     		movs	r2, #1
 833 016e 1A60     		str	r2, [r3]
 102:example_project.c ****                  outputCounterIndex++;
 834              		.loc 3 102 36
 835 0170 FB68     		ldr	r3, [r7, #12]
 836 0172 0133     		adds	r3, r3, #1
 837 0174 FB60     		str	r3, [r7, #12]
 103:example_project.c ****                  
 104:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 838              		.loc 3 104 29
 839 0176 FB68     		ldr	r3, [r7, #12]
 840 0178 9B00     		lsls	r3, r3, #2
 841 017a 3A68     		ldr	r2, [r7]
 842 017c 1344     		add	r3, r3, r2
 843              		.loc 3 104 49
 844 017e 0022     		movs	r2, #0
 845 0180 1A60     		str	r2, [r3]
 105:example_project.c ****                  outputCounterIndex++;
 846              		.loc 3 105 36
 847 0182 FB68     		ldr	r3, [r7, #12]
 848 0184 0133     		adds	r3, r3, #1
 849 0186 FB60     		str	r3, [r7, #12]
 106:example_project.c ****                  
 107:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 850              		.loc 3 107 29
 851 0188 FB68     		ldr	r3, [r7, #12]
 852 018a 9B00     		lsls	r3, r3, #2
 853 018c 3A68     		ldr	r2, [r7]
 854 018e 1344     		add	r3, r3, r2
 855              		.loc 3 107 49
 856 0190 0122     		movs	r2, #1
 857 0192 1A60     		str	r2, [r3]
 108:example_project.c ****                  outputCounterIndex++;
 858              		.loc 3 108 36
 859 0194 FB68     		ldr	r3, [r7, #12]
 860 0196 0133     		adds	r3, r3, #1
 861 0198 FB60     		str	r3, [r7, #12]
 109:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 862              		.loc 3 109 29
 863 019a FB68     		ldr	r3, [r7, #12]
 864 019c 9B00     		lsls	r3, r3, #2
 865 019e 3A68     		ldr	r2, [r7]
 866 01a0 1344     		add	r3, r3, r2
 867              		.loc 3 109 49
 868 01a2 0122     		movs	r2, #1
 869 01a4 1A60     		str	r2, [r3]
 110:example_project.c ****                  outputCounterIndex++;
 870              		.loc 3 110 36
 871 01a6 FB68     		ldr	r3, [r7, #12]
 872 01a8 0133     		adds	r3, r3, #1
 873 01aa FB60     		str	r3, [r7, #12]
 111:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 874              		.loc 3 111 29
 875 01ac FB68     		ldr	r3, [r7, #12]
 876 01ae 9B00     		lsls	r3, r3, #2
 877 01b0 3A68     		ldr	r2, [r7]
 878 01b2 1344     		add	r3, r3, r2
 879              		.loc 3 111 49
 880 01b4 0122     		movs	r2, #1
 881 01b6 1A60     		str	r2, [r3]
 112:example_project.c ****                  outputCounterIndex++;
 882              		.loc 3 112 36
 883 01b8 FB68     		ldr	r3, [r7, #12]
 884 01ba 0133     		adds	r3, r3, #1
 885 01bc FB60     		str	r3, [r7, #12]
 113:example_project.c ****                  
 114:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 886              		.loc 3 114 29
 887 01be FB68     		ldr	r3, [r7, #12]
 888 01c0 9B00     		lsls	r3, r3, #2
 889 01c2 3A68     		ldr	r2, [r7]
 890 01c4 1344     		add	r3, r3, r2
 891              		.loc 3 114 49
 892 01c6 0022     		movs	r2, #0
 893 01c8 1A60     		str	r2, [r3]
 115:example_project.c ****                  outputCounterIndex++;
 894              		.loc 3 115 36
 895 01ca FB68     		ldr	r3, [r7, #12]
 896 01cc 0133     		adds	r3, r3, #1
 897 01ce FB60     		str	r3, [r7, #12]
 116:example_project.c ****                  
 117:example_project.c ****                  counterIndex++;
 898              		.loc 3 117 30
 899 01d0 3B69     		ldr	r3, [r7, #16]
 900 01d2 0133     		adds	r3, r3, #1
 901 01d4 3B61     		str	r3, [r7, #16]
 118:example_project.c ****                 break;
 902              		.loc 3 118 17
 903 01d6 00F0C0BC 		b	.L27
 904              	.L38:
 119:example_project.c ****             case 1:
 120:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 905              		.loc 3 120 29
 906 01da FB68     		ldr	r3, [r7, #12]
 907 01dc 9B00     		lsls	r3, r3, #2
 908 01de 3A68     		ldr	r2, [r7]
 909 01e0 1344     		add	r3, r3, r2
 910              		.loc 3 120 49
 911 01e2 0122     		movs	r2, #1
 912 01e4 1A60     		str	r2, [r3]
 121:example_project.c ****                  outputCounterIndex++;
 913              		.loc 3 121 36
 914 01e6 FB68     		ldr	r3, [r7, #12]
 915 01e8 0133     		adds	r3, r3, #1
 916 01ea FB60     		str	r3, [r7, #12]
 122:example_project.c ****                  
 123:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 917              		.loc 3 123 29
 918 01ec FB68     		ldr	r3, [r7, #12]
 919 01ee 9B00     		lsls	r3, r3, #2
 920 01f0 3A68     		ldr	r2, [r7]
 921 01f2 1344     		add	r3, r3, r2
 922              		.loc 3 123 49
 923 01f4 0022     		movs	r2, #0
 924 01f6 1A60     		str	r2, [r3]
 124:example_project.c ****                  outputCounterIndex++;
 925              		.loc 3 124 36
 926 01f8 FB68     		ldr	r3, [r7, #12]
 927 01fa 0133     		adds	r3, r3, #1
 928 01fc FB60     		str	r3, [r7, #12]
 125:example_project.c ****                  
 126:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 929              		.loc 3 126 29
 930 01fe FB68     		ldr	r3, [r7, #12]
 931 0200 9B00     		lsls	r3, r3, #2
 932 0202 3A68     		ldr	r2, [r7]
 933 0204 1344     		add	r3, r3, r2
 934              		.loc 3 126 49
 935 0206 0122     		movs	r2, #1
 936 0208 1A60     		str	r2, [r3]
 127:example_project.c ****                  outputCounterIndex++;
 937              		.loc 3 127 36
 938 020a FB68     		ldr	r3, [r7, #12]
 939 020c 0133     		adds	r3, r3, #1
 940 020e FB60     		str	r3, [r7, #12]
 128:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 941              		.loc 3 128 29
 942 0210 FB68     		ldr	r3, [r7, #12]
 943 0212 9B00     		lsls	r3, r3, #2
 944 0214 3A68     		ldr	r2, [r7]
 945 0216 1344     		add	r3, r3, r2
 946              		.loc 3 128 49
 947 0218 0122     		movs	r2, #1
 948 021a 1A60     		str	r2, [r3]
 129:example_project.c ****                  outputCounterIndex++;
 949              		.loc 3 129 36
 950 021c FB68     		ldr	r3, [r7, #12]
 951 021e 0133     		adds	r3, r3, #1
 952 0220 FB60     		str	r3, [r7, #12]
 130:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 953              		.loc 3 130 29
 954 0222 FB68     		ldr	r3, [r7, #12]
 955 0224 9B00     		lsls	r3, r3, #2
 956 0226 3A68     		ldr	r2, [r7]
 957 0228 1344     		add	r3, r3, r2
 958              		.loc 3 130 49
 959 022a 0122     		movs	r2, #1
 960 022c 1A60     		str	r2, [r3]
 131:example_project.c ****                  outputCounterIndex++;
 961              		.loc 3 131 36
 962 022e FB68     		ldr	r3, [r7, #12]
 963 0230 0133     		adds	r3, r3, #1
 964 0232 FB60     		str	r3, [r7, #12]
 132:example_project.c ****                  
 133:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 965              		.loc 3 133 29
 966 0234 FB68     		ldr	r3, [r7, #12]
 967 0236 9B00     		lsls	r3, r3, #2
 968 0238 3A68     		ldr	r2, [r7]
 969 023a 1344     		add	r3, r3, r2
 970              		.loc 3 133 49
 971 023c 0022     		movs	r2, #0
 972 023e 1A60     		str	r2, [r3]
 134:example_project.c ****                  outputCounterIndex++;
 973              		.loc 3 134 36
 974 0240 FB68     		ldr	r3, [r7, #12]
 975 0242 0133     		adds	r3, r3, #1
 976 0244 FB60     		str	r3, [r7, #12]
 135:example_project.c ****                  
 136:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 977              		.loc 3 136 29
 978 0246 FB68     		ldr	r3, [r7, #12]
 979 0248 9B00     		lsls	r3, r3, #2
 980 024a 3A68     		ldr	r2, [r7]
 981 024c 1344     		add	r3, r3, r2
 982              		.loc 3 136 49
 983 024e 0122     		movs	r2, #1
 984 0250 1A60     		str	r2, [r3]
 137:example_project.c ****                  outputCounterIndex++;
 985              		.loc 3 137 36
 986 0252 FB68     		ldr	r3, [r7, #12]
 987 0254 0133     		adds	r3, r3, #1
 988 0256 FB60     		str	r3, [r7, #12]
 138:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 989              		.loc 3 138 29
 990 0258 FB68     		ldr	r3, [r7, #12]
 991 025a 9B00     		lsls	r3, r3, #2
 992 025c 3A68     		ldr	r2, [r7]
 993 025e 1344     		add	r3, r3, r2
 994              		.loc 3 138 49
 995 0260 0122     		movs	r2, #1
 996 0262 1A60     		str	r2, [r3]
 139:example_project.c ****                  outputCounterIndex++;
 997              		.loc 3 139 36
 998 0264 FB68     		ldr	r3, [r7, #12]
 999 0266 0133     		adds	r3, r3, #1
 1000 0268 FB60     		str	r3, [r7, #12]
 140:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1001              		.loc 3 140 29
 1002 026a FB68     		ldr	r3, [r7, #12]
 1003 026c 9B00     		lsls	r3, r3, #2
 1004 026e 3A68     		ldr	r2, [r7]
 1005 0270 1344     		add	r3, r3, r2
 1006              		.loc 3 140 49
 1007 0272 0122     		movs	r2, #1
 1008 0274 1A60     		str	r2, [r3]
 141:example_project.c ****                  outputCounterIndex++;
 1009              		.loc 3 141 36
 1010 0276 FB68     		ldr	r3, [r7, #12]
 1011 0278 0133     		adds	r3, r3, #1
 1012 027a FB60     		str	r3, [r7, #12]
 142:example_project.c ****                  
 143:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1013              		.loc 3 143 29
 1014 027c FB68     		ldr	r3, [r7, #12]
 1015 027e 9B00     		lsls	r3, r3, #2
 1016 0280 3A68     		ldr	r2, [r7]
 1017 0282 1344     		add	r3, r3, r2
 1018              		.loc 3 143 49
 1019 0284 0022     		movs	r2, #0
 1020 0286 1A60     		str	r2, [r3]
 144:example_project.c ****                  outputCounterIndex++;
 1021              		.loc 3 144 36
 1022 0288 FB68     		ldr	r3, [r7, #12]
 1023 028a 0133     		adds	r3, r3, #1
 1024 028c FB60     		str	r3, [r7, #12]
 145:example_project.c ****                  
 146:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1025              		.loc 3 146 29
 1026 028e FB68     		ldr	r3, [r7, #12]
 1027 0290 9B00     		lsls	r3, r3, #2
 1028 0292 3A68     		ldr	r2, [r7]
 1029 0294 1344     		add	r3, r3, r2
 1030              		.loc 3 146 49
 1031 0296 0122     		movs	r2, #1
 1032 0298 1A60     		str	r2, [r3]
 147:example_project.c ****                  outputCounterIndex++;
 1033              		.loc 3 147 36
 1034 029a FB68     		ldr	r3, [r7, #12]
 1035 029c 0133     		adds	r3, r3, #1
 1036 029e FB60     		str	r3, [r7, #12]
 148:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1037              		.loc 3 148 29
 1038 02a0 FB68     		ldr	r3, [r7, #12]
 1039 02a2 9B00     		lsls	r3, r3, #2
 1040 02a4 3A68     		ldr	r2, [r7]
 1041 02a6 1344     		add	r3, r3, r2
 1042              		.loc 3 148 49
 1043 02a8 0122     		movs	r2, #1
 1044 02aa 1A60     		str	r2, [r3]
 149:example_project.c ****                  outputCounterIndex++;
 1045              		.loc 3 149 36
 1046 02ac FB68     		ldr	r3, [r7, #12]
 1047 02ae 0133     		adds	r3, r3, #1
 1048 02b0 FB60     		str	r3, [r7, #12]
 150:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1049              		.loc 3 150 29
 1050 02b2 FB68     		ldr	r3, [r7, #12]
 1051 02b4 9B00     		lsls	r3, r3, #2
 1052 02b6 3A68     		ldr	r2, [r7]
 1053 02b8 1344     		add	r3, r3, r2
 1054              		.loc 3 150 49
 1055 02ba 0122     		movs	r2, #1
 1056 02bc 1A60     		str	r2, [r3]
 151:example_project.c ****                  outputCounterIndex++;
 1057              		.loc 3 151 36
 1058 02be FB68     		ldr	r3, [r7, #12]
 1059 02c0 0133     		adds	r3, r3, #1
 1060 02c2 FB60     		str	r3, [r7, #12]
 152:example_project.c ****                  
 153:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1061              		.loc 3 153 29
 1062 02c4 FB68     		ldr	r3, [r7, #12]
 1063 02c6 9B00     		lsls	r3, r3, #2
 1064 02c8 3A68     		ldr	r2, [r7]
 1065 02ca 1344     		add	r3, r3, r2
 1066              		.loc 3 153 49
 1067 02cc 0022     		movs	r2, #0
 1068 02ce 1A60     		str	r2, [r3]
 154:example_project.c ****                  outputCounterIndex++;
 1069              		.loc 3 154 36
 1070 02d0 FB68     		ldr	r3, [r7, #12]
 1071 02d2 0133     		adds	r3, r3, #1
 1072 02d4 FB60     		str	r3, [r7, #12]
 155:example_project.c ****                  
 156:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1073              		.loc 3 156 29
 1074 02d6 FB68     		ldr	r3, [r7, #12]
 1075 02d8 9B00     		lsls	r3, r3, #2
 1076 02da 3A68     		ldr	r2, [r7]
 1077 02dc 1344     		add	r3, r3, r2
 1078              		.loc 3 156 49
 1079 02de 0122     		movs	r2, #1
 1080 02e0 1A60     		str	r2, [r3]
 157:example_project.c ****                  outputCounterIndex++;
 1081              		.loc 3 157 36
 1082 02e2 FB68     		ldr	r3, [r7, #12]
 1083 02e4 0133     		adds	r3, r3, #1
 1084 02e6 FB60     		str	r3, [r7, #12]
 158:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1085              		.loc 3 158 29
 1086 02e8 FB68     		ldr	r3, [r7, #12]
 1087 02ea 9B00     		lsls	r3, r3, #2
 1088 02ec 3A68     		ldr	r2, [r7]
 1089 02ee 1344     		add	r3, r3, r2
 1090              		.loc 3 158 49
 1091 02f0 0122     		movs	r2, #1
 1092 02f2 1A60     		str	r2, [r3]
 159:example_project.c ****                  outputCounterIndex++;
 1093              		.loc 3 159 36
 1094 02f4 FB68     		ldr	r3, [r7, #12]
 1095 02f6 0133     		adds	r3, r3, #1
 1096 02f8 FB60     		str	r3, [r7, #12]
 160:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1097              		.loc 3 160 29
 1098 02fa FB68     		ldr	r3, [r7, #12]
 1099 02fc 9B00     		lsls	r3, r3, #2
 1100 02fe 3A68     		ldr	r2, [r7]
 1101 0300 1344     		add	r3, r3, r2
 1102              		.loc 3 160 49
 1103 0302 0122     		movs	r2, #1
 1104 0304 1A60     		str	r2, [r3]
 161:example_project.c ****                  outputCounterIndex++;
 1105              		.loc 3 161 36
 1106 0306 FB68     		ldr	r3, [r7, #12]
 1107 0308 0133     		adds	r3, r3, #1
 1108 030a FB60     		str	r3, [r7, #12]
 162:example_project.c ****                  
 163:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1109              		.loc 3 163 29
 1110 030c FB68     		ldr	r3, [r7, #12]
 1111 030e 9B00     		lsls	r3, r3, #2
 1112 0310 3A68     		ldr	r2, [r7]
 1113 0312 1344     		add	r3, r3, r2
 1114              		.loc 3 163 49
 1115 0314 0022     		movs	r2, #0
 1116 0316 1A60     		str	r2, [r3]
 164:example_project.c ****                  outputCounterIndex++;
 1117              		.loc 3 164 36
 1118 0318 FB68     		ldr	r3, [r7, #12]
 1119 031a 0133     		adds	r3, r3, #1
 1120 031c FB60     		str	r3, [r7, #12]
 165:example_project.c ****                  counterIndex++;
 1121              		.loc 3 165 30
 1122 031e 3B69     		ldr	r3, [r7, #16]
 1123 0320 0133     		adds	r3, r3, #1
 1124 0322 3B61     		str	r3, [r7, #16]
 166:example_project.c ****                 break;
 1125              		.loc 3 166 17
 1126 0324 00F019BC 		b	.L27
 1127              	.L37:
 167:example_project.c ****             case 2:
 168:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1128              		.loc 3 168 29
 1129 0328 FB68     		ldr	r3, [r7, #12]
 1130 032a 9B00     		lsls	r3, r3, #2
 1131 032c 3A68     		ldr	r2, [r7]
 1132 032e 1344     		add	r3, r3, r2
 1133              		.loc 3 168 49
 1134 0330 0122     		movs	r2, #1
 1135 0332 1A60     		str	r2, [r3]
 169:example_project.c ****                  outputCounterIndex++;
 1136              		.loc 3 169 36
 1137 0334 FB68     		ldr	r3, [r7, #12]
 1138 0336 0133     		adds	r3, r3, #1
 1139 0338 FB60     		str	r3, [r7, #12]
 170:example_project.c ****                  
 171:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1140              		.loc 3 171 29
 1141 033a FB68     		ldr	r3, [r7, #12]
 1142 033c 9B00     		lsls	r3, r3, #2
 1143 033e 3A68     		ldr	r2, [r7]
 1144 0340 1344     		add	r3, r3, r2
 1145              		.loc 3 171 49
 1146 0342 0022     		movs	r2, #0
 1147 0344 1A60     		str	r2, [r3]
 172:example_project.c ****                  outputCounterIndex++;
 1148              		.loc 3 172 36
 1149 0346 FB68     		ldr	r3, [r7, #12]
 1150 0348 0133     		adds	r3, r3, #1
 1151 034a FB60     		str	r3, [r7, #12]
 173:example_project.c ****                  
 174:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1152              		.loc 3 174 29
 1153 034c FB68     		ldr	r3, [r7, #12]
 1154 034e 9B00     		lsls	r3, r3, #2
 1155 0350 3A68     		ldr	r2, [r7]
 1156 0352 1344     		add	r3, r3, r2
 1157              		.loc 3 174 49
 1158 0354 0122     		movs	r2, #1
 1159 0356 1A60     		str	r2, [r3]
 175:example_project.c ****                  outputCounterIndex++;
 1160              		.loc 3 175 36
 1161 0358 FB68     		ldr	r3, [r7, #12]
 1162 035a 0133     		adds	r3, r3, #1
 1163 035c FB60     		str	r3, [r7, #12]
 176:example_project.c ****                  
 177:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1164              		.loc 3 177 29
 1165 035e FB68     		ldr	r3, [r7, #12]
 1166 0360 9B00     		lsls	r3, r3, #2
 1167 0362 3A68     		ldr	r2, [r7]
 1168 0364 1344     		add	r3, r3, r2
 1169              		.loc 3 177 49
 1170 0366 0022     		movs	r2, #0
 1171 0368 1A60     		str	r2, [r3]
 178:example_project.c ****                  outputCounterIndex++;
 1172              		.loc 3 178 36
 1173 036a FB68     		ldr	r3, [r7, #12]
 1174 036c 0133     		adds	r3, r3, #1
 1175 036e FB60     		str	r3, [r7, #12]
 179:example_project.c ****                  
 180:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1176              		.loc 3 180 29
 1177 0370 FB68     		ldr	r3, [r7, #12]
 1178 0372 9B00     		lsls	r3, r3, #2
 1179 0374 3A68     		ldr	r2, [r7]
 1180 0376 1344     		add	r3, r3, r2
 1181              		.loc 3 180 49
 1182 0378 0122     		movs	r2, #1
 1183 037a 1A60     		str	r2, [r3]
 181:example_project.c ****                  outputCounterIndex++;
 1184              		.loc 3 181 36
 1185 037c FB68     		ldr	r3, [r7, #12]
 1186 037e 0133     		adds	r3, r3, #1
 1187 0380 FB60     		str	r3, [r7, #12]
 182:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1188              		.loc 3 182 29
 1189 0382 FB68     		ldr	r3, [r7, #12]
 1190 0384 9B00     		lsls	r3, r3, #2
 1191 0386 3A68     		ldr	r2, [r7]
 1192 0388 1344     		add	r3, r3, r2
 1193              		.loc 3 182 49
 1194 038a 0122     		movs	r2, #1
 1195 038c 1A60     		str	r2, [r3]
 183:example_project.c ****                  outputCounterIndex++;
 1196              		.loc 3 183 36
 1197 038e FB68     		ldr	r3, [r7, #12]
 1198 0390 0133     		adds	r3, r3, #1
 1199 0392 FB60     		str	r3, [r7, #12]
 184:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1200              		.loc 3 184 29
 1201 0394 FB68     		ldr	r3, [r7, #12]
 1202 0396 9B00     		lsls	r3, r3, #2
 1203 0398 3A68     		ldr	r2, [r7]
 1204 039a 1344     		add	r3, r3, r2
 1205              		.loc 3 184 49
 1206 039c 0122     		movs	r2, #1
 1207 039e 1A60     		str	r2, [r3]
 185:example_project.c ****                  outputCounterIndex++;
 1208              		.loc 3 185 36
 1209 03a0 FB68     		ldr	r3, [r7, #12]
 1210 03a2 0133     		adds	r3, r3, #1
 1211 03a4 FB60     		str	r3, [r7, #12]
 186:example_project.c ****                  
 187:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1212              		.loc 3 187 29
 1213 03a6 FB68     		ldr	r3, [r7, #12]
 1214 03a8 9B00     		lsls	r3, r3, #2
 1215 03aa 3A68     		ldr	r2, [r7]
 1216 03ac 1344     		add	r3, r3, r2
 1217              		.loc 3 187 49
 1218 03ae 0022     		movs	r2, #0
 1219 03b0 1A60     		str	r2, [r3]
 188:example_project.c ****                  outputCounterIndex++;
 1220              		.loc 3 188 36
 1221 03b2 FB68     		ldr	r3, [r7, #12]
 1222 03b4 0133     		adds	r3, r3, #1
 1223 03b6 FB60     		str	r3, [r7, #12]
 189:example_project.c ****                  
 190:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1224              		.loc 3 190 29
 1225 03b8 FB68     		ldr	r3, [r7, #12]
 1226 03ba 9B00     		lsls	r3, r3, #2
 1227 03bc 3A68     		ldr	r2, [r7]
 1228 03be 1344     		add	r3, r3, r2
 1229              		.loc 3 190 49
 1230 03c0 0122     		movs	r2, #1
 1231 03c2 1A60     		str	r2, [r3]
 191:example_project.c ****                  outputCounterIndex++;
 1232              		.loc 3 191 36
 1233 03c4 FB68     		ldr	r3, [r7, #12]
 1234 03c6 0133     		adds	r3, r3, #1
 1235 03c8 FB60     		str	r3, [r7, #12]
 192:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1236              		.loc 3 192 29
 1237 03ca FB68     		ldr	r3, [r7, #12]
 1238 03cc 9B00     		lsls	r3, r3, #2
 1239 03ce 3A68     		ldr	r2, [r7]
 1240 03d0 1344     		add	r3, r3, r2
 1241              		.loc 3 192 49
 1242 03d2 0122     		movs	r2, #1
 1243 03d4 1A60     		str	r2, [r3]
 193:example_project.c ****                  outputCounterIndex++;
 1244              		.loc 3 193 36
 1245 03d6 FB68     		ldr	r3, [r7, #12]
 1246 03d8 0133     		adds	r3, r3, #1
 1247 03da FB60     		str	r3, [r7, #12]
 194:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1248              		.loc 3 194 29
 1249 03dc FB68     		ldr	r3, [r7, #12]
 1250 03de 9B00     		lsls	r3, r3, #2
 1251 03e0 3A68     		ldr	r2, [r7]
 1252 03e2 1344     		add	r3, r3, r2
 1253              		.loc 3 194 49
 1254 03e4 0122     		movs	r2, #1
 1255 03e6 1A60     		str	r2, [r3]
 195:example_project.c ****                  outputCounterIndex++;
 1256              		.loc 3 195 36
 1257 03e8 FB68     		ldr	r3, [r7, #12]
 1258 03ea 0133     		adds	r3, r3, #1
 1259 03ec FB60     		str	r3, [r7, #12]
 196:example_project.c ****                  
 197:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1260              		.loc 3 197 29
 1261 03ee FB68     		ldr	r3, [r7, #12]
 1262 03f0 9B00     		lsls	r3, r3, #2
 1263 03f2 3A68     		ldr	r2, [r7]
 1264 03f4 1344     		add	r3, r3, r2
 1265              		.loc 3 197 49
 1266 03f6 0022     		movs	r2, #0
 1267 03f8 1A60     		str	r2, [r3]
 198:example_project.c ****                  outputCounterIndex++;
 1268              		.loc 3 198 36
 1269 03fa FB68     		ldr	r3, [r7, #12]
 1270 03fc 0133     		adds	r3, r3, #1
 1271 03fe FB60     		str	r3, [r7, #12]
 199:example_project.c ****                  
 200:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1272              		.loc 3 200 29
 1273 0400 FB68     		ldr	r3, [r7, #12]
 1274 0402 9B00     		lsls	r3, r3, #2
 1275 0404 3A68     		ldr	r2, [r7]
 1276 0406 1344     		add	r3, r3, r2
 1277              		.loc 3 200 49
 1278 0408 0122     		movs	r2, #1
 1279 040a 1A60     		str	r2, [r3]
 201:example_project.c ****                  outputCounterIndex++;
 1280              		.loc 3 201 36
 1281 040c FB68     		ldr	r3, [r7, #12]
 1282 040e 0133     		adds	r3, r3, #1
 1283 0410 FB60     		str	r3, [r7, #12]
 202:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1284              		.loc 3 202 29
 1285 0412 FB68     		ldr	r3, [r7, #12]
 1286 0414 9B00     		lsls	r3, r3, #2
 1287 0416 3A68     		ldr	r2, [r7]
 1288 0418 1344     		add	r3, r3, r2
 1289              		.loc 3 202 49
 1290 041a 0122     		movs	r2, #1
 1291 041c 1A60     		str	r2, [r3]
 203:example_project.c ****                  outputCounterIndex++;
 1292              		.loc 3 203 36
 1293 041e FB68     		ldr	r3, [r7, #12]
 1294 0420 0133     		adds	r3, r3, #1
 1295 0422 FB60     		str	r3, [r7, #12]
 204:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1296              		.loc 3 204 29
 1297 0424 FB68     		ldr	r3, [r7, #12]
 1298 0426 9B00     		lsls	r3, r3, #2
 1299 0428 3A68     		ldr	r2, [r7]
 1300 042a 1344     		add	r3, r3, r2
 1301              		.loc 3 204 49
 1302 042c 0122     		movs	r2, #1
 1303 042e 1A60     		str	r2, [r3]
 205:example_project.c ****                  outputCounterIndex++;
 1304              		.loc 3 205 36
 1305 0430 FB68     		ldr	r3, [r7, #12]
 1306 0432 0133     		adds	r3, r3, #1
 1307 0434 FB60     		str	r3, [r7, #12]
 206:example_project.c ****                  
 207:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1308              		.loc 3 207 29
 1309 0436 FB68     		ldr	r3, [r7, #12]
 1310 0438 9B00     		lsls	r3, r3, #2
 1311 043a 3A68     		ldr	r2, [r7]
 1312 043c 1344     		add	r3, r3, r2
 1313              		.loc 3 207 49
 1314 043e 0022     		movs	r2, #0
 1315 0440 1A60     		str	r2, [r3]
 208:example_project.c ****                  outputCounterIndex++;
 1316              		.loc 3 208 36
 1317 0442 FB68     		ldr	r3, [r7, #12]
 1318 0444 0133     		adds	r3, r3, #1
 1319 0446 FB60     		str	r3, [r7, #12]
 209:example_project.c ****                  
 210:example_project.c ****                  counterIndex++;
 1320              		.loc 3 210 30
 1321 0448 3B69     		ldr	r3, [r7, #16]
 1322 044a 0133     		adds	r3, r3, #1
 1323 044c 3B61     		str	r3, [r7, #16]
 211:example_project.c ****                 break;
 1324              		.loc 3 211 17
 1325 044e 84E3     		b	.L27
 1326              	.L36:
 212:example_project.c ****             case 3:
 213:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1327              		.loc 3 213 29
 1328 0450 FB68     		ldr	r3, [r7, #12]
 1329 0452 9B00     		lsls	r3, r3, #2
 1330 0454 3A68     		ldr	r2, [r7]
 1331 0456 1344     		add	r3, r3, r2
 1332              		.loc 3 213 49
 1333 0458 0122     		movs	r2, #1
 1334 045a 1A60     		str	r2, [r3]
 214:example_project.c ****                  outputCounterIndex++;
 1335              		.loc 3 214 36
 1336 045c FB68     		ldr	r3, [r7, #12]
 1337 045e 0133     		adds	r3, r3, #1
 1338 0460 FB60     		str	r3, [r7, #12]
 215:example_project.c ****                  
 216:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1339              		.loc 3 216 29
 1340 0462 FB68     		ldr	r3, [r7, #12]
 1341 0464 9B00     		lsls	r3, r3, #2
 1342 0466 3A68     		ldr	r2, [r7]
 1343 0468 1344     		add	r3, r3, r2
 1344              		.loc 3 216 49
 1345 046a 0022     		movs	r2, #0
 1346 046c 1A60     		str	r2, [r3]
 217:example_project.c ****                  outputCounterIndex++;
 1347              		.loc 3 217 36
 1348 046e FB68     		ldr	r3, [r7, #12]
 1349 0470 0133     		adds	r3, r3, #1
 1350 0472 FB60     		str	r3, [r7, #12]
 218:example_project.c ****                  
 219:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1351              		.loc 3 219 29
 1352 0474 FB68     		ldr	r3, [r7, #12]
 1353 0476 9B00     		lsls	r3, r3, #2
 1354 0478 3A68     		ldr	r2, [r7]
 1355 047a 1344     		add	r3, r3, r2
 1356              		.loc 3 219 49
 1357 047c 0122     		movs	r2, #1
 1358 047e 1A60     		str	r2, [r3]
 220:example_project.c ****                  outputCounterIndex++;
 1359              		.loc 3 220 36
 1360 0480 FB68     		ldr	r3, [r7, #12]
 1361 0482 0133     		adds	r3, r3, #1
 1362 0484 FB60     		str	r3, [r7, #12]
 221:example_project.c ****                  
 222:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1363              		.loc 3 222 29
 1364 0486 FB68     		ldr	r3, [r7, #12]
 1365 0488 9B00     		lsls	r3, r3, #2
 1366 048a 3A68     		ldr	r2, [r7]
 1367 048c 1344     		add	r3, r3, r2
 1368              		.loc 3 222 49
 1369 048e 0022     		movs	r2, #0
 1370 0490 1A60     		str	r2, [r3]
 223:example_project.c ****                  outputCounterIndex++;
 1371              		.loc 3 223 36
 1372 0492 FB68     		ldr	r3, [r7, #12]
 1373 0494 0133     		adds	r3, r3, #1
 1374 0496 FB60     		str	r3, [r7, #12]
 224:example_project.c ****                  
 225:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1375              		.loc 3 225 29
 1376 0498 FB68     		ldr	r3, [r7, #12]
 1377 049a 9B00     		lsls	r3, r3, #2
 1378 049c 3A68     		ldr	r2, [r7]
 1379 049e 1344     		add	r3, r3, r2
 1380              		.loc 3 225 49
 1381 04a0 0122     		movs	r2, #1
 1382 04a2 1A60     		str	r2, [r3]
 226:example_project.c ****                  outputCounterIndex++;
 1383              		.loc 3 226 36
 1384 04a4 FB68     		ldr	r3, [r7, #12]
 1385 04a6 0133     		adds	r3, r3, #1
 1386 04a8 FB60     		str	r3, [r7, #12]
 227:example_project.c ****                  
 228:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1387              		.loc 3 228 29
 1388 04aa FB68     		ldr	r3, [r7, #12]
 1389 04ac 9B00     		lsls	r3, r3, #2
 1390 04ae 3A68     		ldr	r2, [r7]
 1391 04b0 1344     		add	r3, r3, r2
 1392              		.loc 3 228 49
 1393 04b2 0022     		movs	r2, #0
 1394 04b4 1A60     		str	r2, [r3]
 229:example_project.c ****                  outputCounterIndex++;
 1395              		.loc 3 229 36
 1396 04b6 FB68     		ldr	r3, [r7, #12]
 1397 04b8 0133     		adds	r3, r3, #1
 1398 04ba FB60     		str	r3, [r7, #12]
 230:example_project.c ****                  
 231:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1399              		.loc 3 231 29
 1400 04bc FB68     		ldr	r3, [r7, #12]
 1401 04be 9B00     		lsls	r3, r3, #2
 1402 04c0 3A68     		ldr	r2, [r7]
 1403 04c2 1344     		add	r3, r3, r2
 1404              		.loc 3 231 49
 1405 04c4 0122     		movs	r2, #1
 1406 04c6 1A60     		str	r2, [r3]
 232:example_project.c ****                  outputCounterIndex++;
 1407              		.loc 3 232 36
 1408 04c8 FB68     		ldr	r3, [r7, #12]
 1409 04ca 0133     		adds	r3, r3, #1
 1410 04cc FB60     		str	r3, [r7, #12]
 233:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1411              		.loc 3 233 29
 1412 04ce FB68     		ldr	r3, [r7, #12]
 1413 04d0 9B00     		lsls	r3, r3, #2
 1414 04d2 3A68     		ldr	r2, [r7]
 1415 04d4 1344     		add	r3, r3, r2
 1416              		.loc 3 233 49
 1417 04d6 0122     		movs	r2, #1
 1418 04d8 1A60     		str	r2, [r3]
 234:example_project.c ****                  outputCounterIndex++;
 1419              		.loc 3 234 36
 1420 04da FB68     		ldr	r3, [r7, #12]
 1421 04dc 0133     		adds	r3, r3, #1
 1422 04de FB60     		str	r3, [r7, #12]
 235:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1423              		.loc 3 235 29
 1424 04e0 FB68     		ldr	r3, [r7, #12]
 1425 04e2 9B00     		lsls	r3, r3, #2
 1426 04e4 3A68     		ldr	r2, [r7]
 1427 04e6 1344     		add	r3, r3, r2
 1428              		.loc 3 235 49
 1429 04e8 0122     		movs	r2, #1
 1430 04ea 1A60     		str	r2, [r3]
 236:example_project.c ****                  outputCounterIndex++;
 1431              		.loc 3 236 36
 1432 04ec FB68     		ldr	r3, [r7, #12]
 1433 04ee 0133     		adds	r3, r3, #1
 1434 04f0 FB60     		str	r3, [r7, #12]
 237:example_project.c ****                  
 238:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1435              		.loc 3 238 29
 1436 04f2 FB68     		ldr	r3, [r7, #12]
 1437 04f4 9B00     		lsls	r3, r3, #2
 1438 04f6 3A68     		ldr	r2, [r7]
 1439 04f8 1344     		add	r3, r3, r2
 1440              		.loc 3 238 49
 1441 04fa 0022     		movs	r2, #0
 1442 04fc 1A60     		str	r2, [r3]
 239:example_project.c ****                  outputCounterIndex++;
 1443              		.loc 3 239 36
 1444 04fe FB68     		ldr	r3, [r7, #12]
 1445 0500 0133     		adds	r3, r3, #1
 1446 0502 FB60     		str	r3, [r7, #12]
 240:example_project.c ****                  
 241:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1447              		.loc 3 241 29
 1448 0504 FB68     		ldr	r3, [r7, #12]
 1449 0506 9B00     		lsls	r3, r3, #2
 1450 0508 3A68     		ldr	r2, [r7]
 1451 050a 1344     		add	r3, r3, r2
 1452              		.loc 3 241 49
 1453 050c 0122     		movs	r2, #1
 1454 050e 1A60     		str	r2, [r3]
 242:example_project.c ****                  outputCounterIndex++;
 1455              		.loc 3 242 36
 1456 0510 FB68     		ldr	r3, [r7, #12]
 1457 0512 0133     		adds	r3, r3, #1
 1458 0514 FB60     		str	r3, [r7, #12]
 243:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1459              		.loc 3 243 29
 1460 0516 FB68     		ldr	r3, [r7, #12]
 1461 0518 9B00     		lsls	r3, r3, #2
 1462 051a 3A68     		ldr	r2, [r7]
 1463 051c 1344     		add	r3, r3, r2
 1464              		.loc 3 243 49
 1465 051e 0122     		movs	r2, #1
 1466 0520 1A60     		str	r2, [r3]
 244:example_project.c ****                  outputCounterIndex++;
 1467              		.loc 3 244 36
 1468 0522 FB68     		ldr	r3, [r7, #12]
 1469 0524 0133     		adds	r3, r3, #1
 1470 0526 FB60     		str	r3, [r7, #12]
 245:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1471              		.loc 3 245 29
 1472 0528 FB68     		ldr	r3, [r7, #12]
 1473 052a 9B00     		lsls	r3, r3, #2
 1474 052c 3A68     		ldr	r2, [r7]
 1475 052e 1344     		add	r3, r3, r2
 1476              		.loc 3 245 49
 1477 0530 0122     		movs	r2, #1
 1478 0532 1A60     		str	r2, [r3]
 246:example_project.c ****                  outputCounterIndex++;
 1479              		.loc 3 246 36
 1480 0534 FB68     		ldr	r3, [r7, #12]
 1481 0536 0133     		adds	r3, r3, #1
 1482 0538 FB60     		str	r3, [r7, #12]
 247:example_project.c ****                  
 248:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1483              		.loc 3 248 29
 1484 053a FB68     		ldr	r3, [r7, #12]
 1485 053c 9B00     		lsls	r3, r3, #2
 1486 053e 3A68     		ldr	r2, [r7]
 1487 0540 1344     		add	r3, r3, r2
 1488              		.loc 3 248 49
 1489 0542 0022     		movs	r2, #0
 1490 0544 1A60     		str	r2, [r3]
 249:example_project.c ****                  outputCounterIndex++;
 1491              		.loc 3 249 36
 1492 0546 FB68     		ldr	r3, [r7, #12]
 1493 0548 0133     		adds	r3, r3, #1
 1494 054a FB60     		str	r3, [r7, #12]
 250:example_project.c ****                  
 251:example_project.c ****                  
 252:example_project.c ****                 counterIndex++;
 1495              		.loc 3 252 29
 1496 054c 3B69     		ldr	r3, [r7, #16]
 1497 054e 0133     		adds	r3, r3, #1
 1498 0550 3B61     		str	r3, [r7, #16]
 253:example_project.c ****                 break;
 1499              		.loc 3 253 17
 1500 0552 02E3     		b	.L27
 1501              	.L35:
 254:example_project.c ****             case 4:
 255:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1502              		.loc 3 255 29
 1503 0554 FB68     		ldr	r3, [r7, #12]
 1504 0556 9B00     		lsls	r3, r3, #2
 1505 0558 3A68     		ldr	r2, [r7]
 1506 055a 1344     		add	r3, r3, r2
 1507              		.loc 3 255 49
 1508 055c 0122     		movs	r2, #1
 1509 055e 1A60     		str	r2, [r3]
 256:example_project.c ****                  outputCounterIndex++;
 1510              		.loc 3 256 36
 1511 0560 FB68     		ldr	r3, [r7, #12]
 1512 0562 0133     		adds	r3, r3, #1
 1513 0564 FB60     		str	r3, [r7, #12]
 257:example_project.c ****                  
 258:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1514              		.loc 3 258 29
 1515 0566 FB68     		ldr	r3, [r7, #12]
 1516 0568 9B00     		lsls	r3, r3, #2
 1517 056a 3A68     		ldr	r2, [r7]
 1518 056c 1344     		add	r3, r3, r2
 1519              		.loc 3 258 49
 1520 056e 0022     		movs	r2, #0
 1521 0570 1A60     		str	r2, [r3]
 259:example_project.c ****                  outputCounterIndex++;
 1522              		.loc 3 259 36
 1523 0572 FB68     		ldr	r3, [r7, #12]
 1524 0574 0133     		adds	r3, r3, #1
 1525 0576 FB60     		str	r3, [r7, #12]
 260:example_project.c ****                  
 261:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1526              		.loc 3 261 29
 1527 0578 FB68     		ldr	r3, [r7, #12]
 1528 057a 9B00     		lsls	r3, r3, #2
 1529 057c 3A68     		ldr	r2, [r7]
 1530 057e 1344     		add	r3, r3, r2
 1531              		.loc 3 261 49
 1532 0580 0122     		movs	r2, #1
 1533 0582 1A60     		str	r2, [r3]
 262:example_project.c ****                  outputCounterIndex++;
 1534              		.loc 3 262 36
 1535 0584 FB68     		ldr	r3, [r7, #12]
 1536 0586 0133     		adds	r3, r3, #1
 1537 0588 FB60     		str	r3, [r7, #12]
 263:example_project.c ****                  
 264:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1538              		.loc 3 264 29
 1539 058a FB68     		ldr	r3, [r7, #12]
 1540 058c 9B00     		lsls	r3, r3, #2
 1541 058e 3A68     		ldr	r2, [r7]
 1542 0590 1344     		add	r3, r3, r2
 1543              		.loc 3 264 49
 1544 0592 0022     		movs	r2, #0
 1545 0594 1A60     		str	r2, [r3]
 265:example_project.c ****                  outputCounterIndex++;
 1546              		.loc 3 265 36
 1547 0596 FB68     		ldr	r3, [r7, #12]
 1548 0598 0133     		adds	r3, r3, #1
 1549 059a FB60     		str	r3, [r7, #12]
 266:example_project.c ****                  
 267:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1550              		.loc 3 267 29
 1551 059c FB68     		ldr	r3, [r7, #12]
 1552 059e 9B00     		lsls	r3, r3, #2
 1553 05a0 3A68     		ldr	r2, [r7]
 1554 05a2 1344     		add	r3, r3, r2
 1555              		.loc 3 267 49
 1556 05a4 0122     		movs	r2, #1
 1557 05a6 1A60     		str	r2, [r3]
 268:example_project.c ****                  outputCounterIndex++;
 1558              		.loc 3 268 36
 1559 05a8 FB68     		ldr	r3, [r7, #12]
 1560 05aa 0133     		adds	r3, r3, #1
 1561 05ac FB60     		str	r3, [r7, #12]
 269:example_project.c ****                  
 270:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1562              		.loc 3 270 29
 1563 05ae FB68     		ldr	r3, [r7, #12]
 1564 05b0 9B00     		lsls	r3, r3, #2
 1565 05b2 3A68     		ldr	r2, [r7]
 1566 05b4 1344     		add	r3, r3, r2
 1567              		.loc 3 270 49
 1568 05b6 0022     		movs	r2, #0
 1569 05b8 1A60     		str	r2, [r3]
 271:example_project.c ****                  outputCounterIndex++;
 1570              		.loc 3 271 36
 1571 05ba FB68     		ldr	r3, [r7, #12]
 1572 05bc 0133     		adds	r3, r3, #1
 1573 05be FB60     		str	r3, [r7, #12]
 272:example_project.c ****                  
 273:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1574              		.loc 3 273 29
 1575 05c0 FB68     		ldr	r3, [r7, #12]
 1576 05c2 9B00     		lsls	r3, r3, #2
 1577 05c4 3A68     		ldr	r2, [r7]
 1578 05c6 1344     		add	r3, r3, r2
 1579              		.loc 3 273 49
 1580 05c8 0122     		movs	r2, #1
 1581 05ca 1A60     		str	r2, [r3]
 274:example_project.c ****                  outputCounterIndex++;
 1582              		.loc 3 274 36
 1583 05cc FB68     		ldr	r3, [r7, #12]
 1584 05ce 0133     		adds	r3, r3, #1
 1585 05d0 FB60     		str	r3, [r7, #12]
 275:example_project.c ****                  
 276:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1586              		.loc 3 276 29
 1587 05d2 FB68     		ldr	r3, [r7, #12]
 1588 05d4 9B00     		lsls	r3, r3, #2
 1589 05d6 3A68     		ldr	r2, [r7]
 1590 05d8 1344     		add	r3, r3, r2
 1591              		.loc 3 276 49
 1592 05da 0022     		movs	r2, #0
 1593 05dc 1A60     		str	r2, [r3]
 277:example_project.c ****                  outputCounterIndex++;
 1594              		.loc 3 277 36
 1595 05de FB68     		ldr	r3, [r7, #12]
 1596 05e0 0133     		adds	r3, r3, #1
 1597 05e2 FB60     		str	r3, [r7, #12]
 278:example_project.c ****                  
 279:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1598              		.loc 3 279 29
 1599 05e4 FB68     		ldr	r3, [r7, #12]
 1600 05e6 9B00     		lsls	r3, r3, #2
 1601 05e8 3A68     		ldr	r2, [r7]
 1602 05ea 1344     		add	r3, r3, r2
 1603              		.loc 3 279 49
 1604 05ec 0122     		movs	r2, #1
 1605 05ee 1A60     		str	r2, [r3]
 280:example_project.c ****                  outputCounterIndex++;
 1606              		.loc 3 280 36
 1607 05f0 FB68     		ldr	r3, [r7, #12]
 1608 05f2 0133     		adds	r3, r3, #1
 1609 05f4 FB60     		str	r3, [r7, #12]
 281:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1610              		.loc 3 281 29
 1611 05f6 FB68     		ldr	r3, [r7, #12]
 1612 05f8 9B00     		lsls	r3, r3, #2
 1613 05fa 3A68     		ldr	r2, [r7]
 1614 05fc 1344     		add	r3, r3, r2
 1615              		.loc 3 281 49
 1616 05fe 0122     		movs	r2, #1
 1617 0600 1A60     		str	r2, [r3]
 282:example_project.c ****                  outputCounterIndex++;
 1618              		.loc 3 282 36
 1619 0602 FB68     		ldr	r3, [r7, #12]
 1620 0604 0133     		adds	r3, r3, #1
 1621 0606 FB60     		str	r3, [r7, #12]
 283:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1622              		.loc 3 283 29
 1623 0608 FB68     		ldr	r3, [r7, #12]
 1624 060a 9B00     		lsls	r3, r3, #2
 1625 060c 3A68     		ldr	r2, [r7]
 1626 060e 1344     		add	r3, r3, r2
 1627              		.loc 3 283 49
 1628 0610 0122     		movs	r2, #1
 1629 0612 1A60     		str	r2, [r3]
 284:example_project.c ****                  outputCounterIndex++;
 1630              		.loc 3 284 36
 1631 0614 FB68     		ldr	r3, [r7, #12]
 1632 0616 0133     		adds	r3, r3, #1
 1633 0618 FB60     		str	r3, [r7, #12]
 285:example_project.c ****                  
 286:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1634              		.loc 3 286 29
 1635 061a FB68     		ldr	r3, [r7, #12]
 1636 061c 9B00     		lsls	r3, r3, #2
 1637 061e 3A68     		ldr	r2, [r7]
 1638 0620 1344     		add	r3, r3, r2
 1639              		.loc 3 286 49
 1640 0622 0022     		movs	r2, #0
 1641 0624 1A60     		str	r2, [r3]
 287:example_project.c ****                  outputCounterIndex++;
 1642              		.loc 3 287 36
 1643 0626 FB68     		ldr	r3, [r7, #12]
 1644 0628 0133     		adds	r3, r3, #1
 1645 062a FB60     		str	r3, [r7, #12]
 288:example_project.c ****                  
 289:example_project.c ****                 counterIndex++;
 1646              		.loc 3 289 29
 1647 062c 3B69     		ldr	r3, [r7, #16]
 1648 062e 0133     		adds	r3, r3, #1
 1649 0630 3B61     		str	r3, [r7, #16]
 290:example_project.c ****                 break;
 1650              		.loc 3 290 17
 1651 0632 92E2     		b	.L27
 1652              	.L34:
 291:example_project.c ****             case 5:
 292:example_project.c ****                 ArrayOutput[outputCounterIndex]=1;
 1653              		.loc 3 292 28
 1654 0634 FB68     		ldr	r3, [r7, #12]
 1655 0636 9B00     		lsls	r3, r3, #2
 1656 0638 3A68     		ldr	r2, [r7]
 1657 063a 1344     		add	r3, r3, r2
 1658              		.loc 3 292 48
 1659 063c 0122     		movs	r2, #1
 1660 063e 1A60     		str	r2, [r3]
 293:example_project.c ****                  outputCounterIndex++;
 1661              		.loc 3 293 36
 1662 0640 FB68     		ldr	r3, [r7, #12]
 1663 0642 0133     		adds	r3, r3, #1
 1664 0644 FB60     		str	r3, [r7, #12]
 294:example_project.c ****                  
 295:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1665              		.loc 3 295 29
 1666 0646 FB68     		ldr	r3, [r7, #12]
 1667 0648 9B00     		lsls	r3, r3, #2
 1668 064a 3A68     		ldr	r2, [r7]
 1669 064c 1344     		add	r3, r3, r2
 1670              		.loc 3 295 49
 1671 064e 0022     		movs	r2, #0
 1672 0650 1A60     		str	r2, [r3]
 296:example_project.c ****                  outputCounterIndex++;
 1673              		.loc 3 296 36
 1674 0652 FB68     		ldr	r3, [r7, #12]
 1675 0654 0133     		adds	r3, r3, #1
 1676 0656 FB60     		str	r3, [r7, #12]
 297:example_project.c ****                  
 298:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1677              		.loc 3 298 29
 1678 0658 FB68     		ldr	r3, [r7, #12]
 1679 065a 9B00     		lsls	r3, r3, #2
 1680 065c 3A68     		ldr	r2, [r7]
 1681 065e 1344     		add	r3, r3, r2
 1682              		.loc 3 298 49
 1683 0660 0122     		movs	r2, #1
 1684 0662 1A60     		str	r2, [r3]
 299:example_project.c ****                  outputCounterIndex++;
 1685              		.loc 3 299 36
 1686 0664 FB68     		ldr	r3, [r7, #12]
 1687 0666 0133     		adds	r3, r3, #1
 1688 0668 FB60     		str	r3, [r7, #12]
 300:example_project.c ****                  
 301:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1689              		.loc 3 301 29
 1690 066a FB68     		ldr	r3, [r7, #12]
 1691 066c 9B00     		lsls	r3, r3, #2
 1692 066e 3A68     		ldr	r2, [r7]
 1693 0670 1344     		add	r3, r3, r2
 1694              		.loc 3 301 49
 1695 0672 0022     		movs	r2, #0
 1696 0674 1A60     		str	r2, [r3]
 302:example_project.c ****                  outputCounterIndex++;
 1697              		.loc 3 302 36
 1698 0676 FB68     		ldr	r3, [r7, #12]
 1699 0678 0133     		adds	r3, r3, #1
 1700 067a FB60     		str	r3, [r7, #12]
 303:example_project.c ****                  
 304:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1701              		.loc 3 304 29
 1702 067c FB68     		ldr	r3, [r7, #12]
 1703 067e 9B00     		lsls	r3, r3, #2
 1704 0680 3A68     		ldr	r2, [r7]
 1705 0682 1344     		add	r3, r3, r2
 1706              		.loc 3 304 49
 1707 0684 0122     		movs	r2, #1
 1708 0686 1A60     		str	r2, [r3]
 305:example_project.c ****                  outputCounterIndex++;
 1709              		.loc 3 305 36
 1710 0688 FB68     		ldr	r3, [r7, #12]
 1711 068a 0133     		adds	r3, r3, #1
 1712 068c FB60     		str	r3, [r7, #12]
 306:example_project.c ****                  
 307:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1713              		.loc 3 307 29
 1714 068e FB68     		ldr	r3, [r7, #12]
 1715 0690 9B00     		lsls	r3, r3, #2
 1716 0692 3A68     		ldr	r2, [r7]
 1717 0694 1344     		add	r3, r3, r2
 1718              		.loc 3 307 49
 1719 0696 0022     		movs	r2, #0
 1720 0698 1A60     		str	r2, [r3]
 308:example_project.c ****                  outputCounterIndex++;
 1721              		.loc 3 308 36
 1722 069a FB68     		ldr	r3, [r7, #12]
 1723 069c 0133     		adds	r3, r3, #1
 1724 069e FB60     		str	r3, [r7, #12]
 309:example_project.c ****                  
 310:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1725              		.loc 3 310 29
 1726 06a0 FB68     		ldr	r3, [r7, #12]
 1727 06a2 9B00     		lsls	r3, r3, #2
 1728 06a4 3A68     		ldr	r2, [r7]
 1729 06a6 1344     		add	r3, r3, r2
 1730              		.loc 3 310 49
 1731 06a8 0122     		movs	r2, #1
 1732 06aa 1A60     		str	r2, [r3]
 311:example_project.c ****                  outputCounterIndex++;
 1733              		.loc 3 311 36
 1734 06ac FB68     		ldr	r3, [r7, #12]
 1735 06ae 0133     		adds	r3, r3, #1
 1736 06b0 FB60     		str	r3, [r7, #12]
 312:example_project.c ****                  
 313:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1737              		.loc 3 313 29
 1738 06b2 FB68     		ldr	r3, [r7, #12]
 1739 06b4 9B00     		lsls	r3, r3, #2
 1740 06b6 3A68     		ldr	r2, [r7]
 1741 06b8 1344     		add	r3, r3, r2
 1742              		.loc 3 313 49
 1743 06ba 0022     		movs	r2, #0
 1744 06bc 1A60     		str	r2, [r3]
 314:example_project.c ****                  outputCounterIndex++;
 1745              		.loc 3 314 36
 1746 06be FB68     		ldr	r3, [r7, #12]
 1747 06c0 0133     		adds	r3, r3, #1
 1748 06c2 FB60     		str	r3, [r7, #12]
 315:example_project.c ****                  
 316:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1749              		.loc 3 316 29
 1750 06c4 FB68     		ldr	r3, [r7, #12]
 1751 06c6 9B00     		lsls	r3, r3, #2
 1752 06c8 3A68     		ldr	r2, [r7]
 1753 06ca 1344     		add	r3, r3, r2
 1754              		.loc 3 316 49
 1755 06cc 0122     		movs	r2, #1
 1756 06ce 1A60     		str	r2, [r3]
 317:example_project.c ****                  outputCounterIndex++;
 1757              		.loc 3 317 36
 1758 06d0 FB68     		ldr	r3, [r7, #12]
 1759 06d2 0133     		adds	r3, r3, #1
 1760 06d4 FB60     		str	r3, [r7, #12]
 318:example_project.c ****                  
 319:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1761              		.loc 3 319 29
 1762 06d6 FB68     		ldr	r3, [r7, #12]
 1763 06d8 9B00     		lsls	r3, r3, #2
 1764 06da 3A68     		ldr	r2, [r7]
 1765 06dc 1344     		add	r3, r3, r2
 1766              		.loc 3 319 49
 1767 06de 0022     		movs	r2, #0
 1768 06e0 1A60     		str	r2, [r3]
 320:example_project.c ****                  outputCounterIndex++;
 1769              		.loc 3 320 36
 1770 06e2 FB68     		ldr	r3, [r7, #12]
 1771 06e4 0133     		adds	r3, r3, #1
 1772 06e6 FB60     		str	r3, [r7, #12]
 321:example_project.c ****                  
 322:example_project.c ****                  counterIndex++;
 1773              		.loc 3 322 30
 1774 06e8 3B69     		ldr	r3, [r7, #16]
 1775 06ea 0133     		adds	r3, r3, #1
 1776 06ec 3B61     		str	r3, [r7, #16]
 323:example_project.c ****                 break;
 1777              		.loc 3 323 17
 1778 06ee 34E2     		b	.L27
 1779              	.L33:
 324:example_project.c ****             case 6:
 325:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1780              		.loc 3 325 29
 1781 06f0 FB68     		ldr	r3, [r7, #12]
 1782 06f2 9B00     		lsls	r3, r3, #2
 1783 06f4 3A68     		ldr	r2, [r7]
 1784 06f6 1344     		add	r3, r3, r2
 1785              		.loc 3 325 49
 1786 06f8 0122     		movs	r2, #1
 1787 06fa 1A60     		str	r2, [r3]
 326:example_project.c ****                  outputCounterIndex++;
 1788              		.loc 3 326 36
 1789 06fc FB68     		ldr	r3, [r7, #12]
 1790 06fe 0133     		adds	r3, r3, #1
 1791 0700 FB60     		str	r3, [r7, #12]
 327:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1792              		.loc 3 327 29
 1793 0702 FB68     		ldr	r3, [r7, #12]
 1794 0704 9B00     		lsls	r3, r3, #2
 1795 0706 3A68     		ldr	r2, [r7]
 1796 0708 1344     		add	r3, r3, r2
 1797              		.loc 3 327 49
 1798 070a 0122     		movs	r2, #1
 1799 070c 1A60     		str	r2, [r3]
 328:example_project.c ****                  outputCounterIndex++;
 1800              		.loc 3 328 36
 1801 070e FB68     		ldr	r3, [r7, #12]
 1802 0710 0133     		adds	r3, r3, #1
 1803 0712 FB60     		str	r3, [r7, #12]
 329:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1804              		.loc 3 329 29
 1805 0714 FB68     		ldr	r3, [r7, #12]
 1806 0716 9B00     		lsls	r3, r3, #2
 1807 0718 3A68     		ldr	r2, [r7]
 1808 071a 1344     		add	r3, r3, r2
 1809              		.loc 3 329 49
 1810 071c 0122     		movs	r2, #1
 1811 071e 1A60     		str	r2, [r3]
 330:example_project.c ****                  outputCounterIndex++;
 1812              		.loc 3 330 36
 1813 0720 FB68     		ldr	r3, [r7, #12]
 1814 0722 0133     		adds	r3, r3, #1
 1815 0724 FB60     		str	r3, [r7, #12]
 331:example_project.c ****                  
 332:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1816              		.loc 3 332 29
 1817 0726 FB68     		ldr	r3, [r7, #12]
 1818 0728 9B00     		lsls	r3, r3, #2
 1819 072a 3A68     		ldr	r2, [r7]
 1820 072c 1344     		add	r3, r3, r2
 1821              		.loc 3 332 49
 1822 072e 0022     		movs	r2, #0
 1823 0730 1A60     		str	r2, [r3]
 333:example_project.c ****                  outputCounterIndex++;
 1824              		.loc 3 333 36
 1825 0732 FB68     		ldr	r3, [r7, #12]
 1826 0734 0133     		adds	r3, r3, #1
 1827 0736 FB60     		str	r3, [r7, #12]
 334:example_project.c ****                  
 335:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1828              		.loc 3 335 29
 1829 0738 FB68     		ldr	r3, [r7, #12]
 1830 073a 9B00     		lsls	r3, r3, #2
 1831 073c 3A68     		ldr	r2, [r7]
 1832 073e 1344     		add	r3, r3, r2
 1833              		.loc 3 335 49
 1834 0740 0122     		movs	r2, #1
 1835 0742 1A60     		str	r2, [r3]
 336:example_project.c ****                  outputCounterIndex++;
 1836              		.loc 3 336 36
 1837 0744 FB68     		ldr	r3, [r7, #12]
 1838 0746 0133     		adds	r3, r3, #1
 1839 0748 FB60     		str	r3, [r7, #12]
 337:example_project.c ****                  
 338:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1840              		.loc 3 338 29
 1841 074a FB68     		ldr	r3, [r7, #12]
 1842 074c 9B00     		lsls	r3, r3, #2
 1843 074e 3A68     		ldr	r2, [r7]
 1844 0750 1344     		add	r3, r3, r2
 1845              		.loc 3 338 49
 1846 0752 0022     		movs	r2, #0
 1847 0754 1A60     		str	r2, [r3]
 339:example_project.c ****                  outputCounterIndex++;
 1848              		.loc 3 339 36
 1849 0756 FB68     		ldr	r3, [r7, #12]
 1850 0758 0133     		adds	r3, r3, #1
 1851 075a FB60     		str	r3, [r7, #12]
 340:example_project.c ****                  
 341:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1852              		.loc 3 341 29
 1853 075c FB68     		ldr	r3, [r7, #12]
 1854 075e 9B00     		lsls	r3, r3, #2
 1855 0760 3A68     		ldr	r2, [r7]
 1856 0762 1344     		add	r3, r3, r2
 1857              		.loc 3 341 49
 1858 0764 0122     		movs	r2, #1
 1859 0766 1A60     		str	r2, [r3]
 342:example_project.c ****                  outputCounterIndex++;
 1860              		.loc 3 342 36
 1861 0768 FB68     		ldr	r3, [r7, #12]
 1862 076a 0133     		adds	r3, r3, #1
 1863 076c FB60     		str	r3, [r7, #12]
 343:example_project.c ****                  
 344:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1864              		.loc 3 344 29
 1865 076e FB68     		ldr	r3, [r7, #12]
 1866 0770 9B00     		lsls	r3, r3, #2
 1867 0772 3A68     		ldr	r2, [r7]
 1868 0774 1344     		add	r3, r3, r2
 1869              		.loc 3 344 49
 1870 0776 0022     		movs	r2, #0
 1871 0778 1A60     		str	r2, [r3]
 345:example_project.c ****                  outputCounterIndex++;
 1872              		.loc 3 345 36
 1873 077a FB68     		ldr	r3, [r7, #12]
 1874 077c 0133     		adds	r3, r3, #1
 1875 077e FB60     		str	r3, [r7, #12]
 346:example_project.c ****                  
 347:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1876              		.loc 3 347 29
 1877 0780 FB68     		ldr	r3, [r7, #12]
 1878 0782 9B00     		lsls	r3, r3, #2
 1879 0784 3A68     		ldr	r2, [r7]
 1880 0786 1344     		add	r3, r3, r2
 1881              		.loc 3 347 49
 1882 0788 0122     		movs	r2, #1
 1883 078a 1A60     		str	r2, [r3]
 348:example_project.c ****                  outputCounterIndex++;
 1884              		.loc 3 348 36
 1885 078c FB68     		ldr	r3, [r7, #12]
 1886 078e 0133     		adds	r3, r3, #1
 1887 0790 FB60     		str	r3, [r7, #12]
 349:example_project.c ****                  
 350:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1888              		.loc 3 350 29
 1889 0792 FB68     		ldr	r3, [r7, #12]
 1890 0794 9B00     		lsls	r3, r3, #2
 1891 0796 3A68     		ldr	r2, [r7]
 1892 0798 1344     		add	r3, r3, r2
 1893              		.loc 3 350 49
 1894 079a 0022     		movs	r2, #0
 1895 079c 1A60     		str	r2, [r3]
 351:example_project.c ****                  outputCounterIndex++;
 1896              		.loc 3 351 36
 1897 079e FB68     		ldr	r3, [r7, #12]
 1898 07a0 0133     		adds	r3, r3, #1
 1899 07a2 FB60     		str	r3, [r7, #12]
 352:example_project.c ****                  
 353:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1900              		.loc 3 353 29
 1901 07a4 FB68     		ldr	r3, [r7, #12]
 1902 07a6 9B00     		lsls	r3, r3, #2
 1903 07a8 3A68     		ldr	r2, [r7]
 1904 07aa 1344     		add	r3, r3, r2
 1905              		.loc 3 353 49
 1906 07ac 0122     		movs	r2, #1
 1907 07ae 1A60     		str	r2, [r3]
 354:example_project.c ****                  outputCounterIndex++;
 1908              		.loc 3 354 36
 1909 07b0 FB68     		ldr	r3, [r7, #12]
 1910 07b2 0133     		adds	r3, r3, #1
 1911 07b4 FB60     		str	r3, [r7, #12]
 355:example_project.c ****                  
 356:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1912              		.loc 3 356 29
 1913 07b6 FB68     		ldr	r3, [r7, #12]
 1914 07b8 9B00     		lsls	r3, r3, #2
 1915 07ba 3A68     		ldr	r2, [r7]
 1916 07bc 1344     		add	r3, r3, r2
 1917              		.loc 3 356 49
 1918 07be 0022     		movs	r2, #0
 1919 07c0 1A60     		str	r2, [r3]
 357:example_project.c ****                  outputCounterIndex++;
 1920              		.loc 3 357 36
 1921 07c2 FB68     		ldr	r3, [r7, #12]
 1922 07c4 0133     		adds	r3, r3, #1
 1923 07c6 FB60     		str	r3, [r7, #12]
 358:example_project.c ****                  
 359:example_project.c ****                 counterIndex++;
 1924              		.loc 3 359 29
 1925 07c8 3B69     		ldr	r3, [r7, #16]
 1926 07ca 0133     		adds	r3, r3, #1
 1927 07cc 3B61     		str	r3, [r7, #16]
 360:example_project.c ****                 break;
 1928              		.loc 3 360 17
 1929 07ce C4E1     		b	.L27
 1930              	.L32:
 361:example_project.c ****             case 7:
 362:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1931              		.loc 3 362 29
 1932 07d0 FB68     		ldr	r3, [r7, #12]
 1933 07d2 9B00     		lsls	r3, r3, #2
 1934 07d4 3A68     		ldr	r2, [r7]
 1935 07d6 1344     		add	r3, r3, r2
 1936              		.loc 3 362 49
 1937 07d8 0122     		movs	r2, #1
 1938 07da 1A60     		str	r2, [r3]
 363:example_project.c ****                  outputCounterIndex++;
 1939              		.loc 3 363 36
 1940 07dc FB68     		ldr	r3, [r7, #12]
 1941 07de 0133     		adds	r3, r3, #1
 1942 07e0 FB60     		str	r3, [r7, #12]
 364:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1943              		.loc 3 364 29
 1944 07e2 FB68     		ldr	r3, [r7, #12]
 1945 07e4 9B00     		lsls	r3, r3, #2
 1946 07e6 3A68     		ldr	r2, [r7]
 1947 07e8 1344     		add	r3, r3, r2
 1948              		.loc 3 364 49
 1949 07ea 0122     		movs	r2, #1
 1950 07ec 1A60     		str	r2, [r3]
 365:example_project.c ****                  outputCounterIndex++;
 1951              		.loc 3 365 36
 1952 07ee FB68     		ldr	r3, [r7, #12]
 1953 07f0 0133     		adds	r3, r3, #1
 1954 07f2 FB60     		str	r3, [r7, #12]
 366:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1955              		.loc 3 366 29
 1956 07f4 FB68     		ldr	r3, [r7, #12]
 1957 07f6 9B00     		lsls	r3, r3, #2
 1958 07f8 3A68     		ldr	r2, [r7]
 1959 07fa 1344     		add	r3, r3, r2
 1960              		.loc 3 366 49
 1961 07fc 0122     		movs	r2, #1
 1962 07fe 1A60     		str	r2, [r3]
 367:example_project.c ****                  outputCounterIndex++;
 1963              		.loc 3 367 36
 1964 0800 FB68     		ldr	r3, [r7, #12]
 1965 0802 0133     		adds	r3, r3, #1
 1966 0804 FB60     		str	r3, [r7, #12]
 368:example_project.c ****                
 369:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 1967              		.loc 3 369 29
 1968 0806 FB68     		ldr	r3, [r7, #12]
 1969 0808 9B00     		lsls	r3, r3, #2
 1970 080a 3A68     		ldr	r2, [r7]
 1971 080c 1344     		add	r3, r3, r2
 1972              		.loc 3 369 49
 1973 080e 0022     		movs	r2, #0
 1974 0810 1A60     		str	r2, [r3]
 370:example_project.c ****                  outputCounterIndex++;
 1975              		.loc 3 370 36
 1976 0812 FB68     		ldr	r3, [r7, #12]
 1977 0814 0133     		adds	r3, r3, #1
 1978 0816 FB60     		str	r3, [r7, #12]
 371:example_project.c ****                
 372:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1979              		.loc 3 372 29
 1980 0818 FB68     		ldr	r3, [r7, #12]
 1981 081a 9B00     		lsls	r3, r3, #2
 1982 081c 3A68     		ldr	r2, [r7]
 1983 081e 1344     		add	r3, r3, r2
 1984              		.loc 3 372 49
 1985 0820 0122     		movs	r2, #1
 1986 0822 1A60     		str	r2, [r3]
 373:example_project.c ****                  outputCounterIndex++;
 1987              		.loc 3 373 36
 1988 0824 FB68     		ldr	r3, [r7, #12]
 1989 0826 0133     		adds	r3, r3, #1
 1990 0828 FB60     		str	r3, [r7, #12]
 374:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 1991              		.loc 3 374 29
 1992 082a FB68     		ldr	r3, [r7, #12]
 1993 082c 9B00     		lsls	r3, r3, #2
 1994 082e 3A68     		ldr	r2, [r7]
 1995 0830 1344     		add	r3, r3, r2
 1996              		.loc 3 374 49
 1997 0832 0122     		movs	r2, #1
 1998 0834 1A60     		str	r2, [r3]
 375:example_project.c ****                  outputCounterIndex++;
 1999              		.loc 3 375 36
 2000 0836 FB68     		ldr	r3, [r7, #12]
 2001 0838 0133     		adds	r3, r3, #1
 2002 083a FB60     		str	r3, [r7, #12]
 376:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2003              		.loc 3 376 29
 2004 083c FB68     		ldr	r3, [r7, #12]
 2005 083e 9B00     		lsls	r3, r3, #2
 2006 0840 3A68     		ldr	r2, [r7]
 2007 0842 1344     		add	r3, r3, r2
 2008              		.loc 3 376 49
 2009 0844 0122     		movs	r2, #1
 2010 0846 1A60     		str	r2, [r3]
 377:example_project.c ****                  outputCounterIndex++;
 2011              		.loc 3 377 36
 2012 0848 FB68     		ldr	r3, [r7, #12]
 2013 084a 0133     		adds	r3, r3, #1
 2014 084c FB60     		str	r3, [r7, #12]
 378:example_project.c ****                  
 379:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2015              		.loc 3 379 29
 2016 084e FB68     		ldr	r3, [r7, #12]
 2017 0850 9B00     		lsls	r3, r3, #2
 2018 0852 3A68     		ldr	r2, [r7]
 2019 0854 1344     		add	r3, r3, r2
 2020              		.loc 3 379 49
 2021 0856 0022     		movs	r2, #0
 2022 0858 1A60     		str	r2, [r3]
 380:example_project.c ****                  outputCounterIndex++;
 2023              		.loc 3 380 36
 2024 085a FB68     		ldr	r3, [r7, #12]
 2025 085c 0133     		adds	r3, r3, #1
 2026 085e FB60     		str	r3, [r7, #12]
 381:example_project.c ****                  
 382:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2027              		.loc 3 382 29
 2028 0860 FB68     		ldr	r3, [r7, #12]
 2029 0862 9B00     		lsls	r3, r3, #2
 2030 0864 3A68     		ldr	r2, [r7]
 2031 0866 1344     		add	r3, r3, r2
 2032              		.loc 3 382 49
 2033 0868 0122     		movs	r2, #1
 2034 086a 1A60     		str	r2, [r3]
 383:example_project.c ****                  outputCounterIndex++;
 2035              		.loc 3 383 36
 2036 086c FB68     		ldr	r3, [r7, #12]
 2037 086e 0133     		adds	r3, r3, #1
 2038 0870 FB60     		str	r3, [r7, #12]
 384:example_project.c ****                  
 385:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2039              		.loc 3 385 29
 2040 0872 FB68     		ldr	r3, [r7, #12]
 2041 0874 9B00     		lsls	r3, r3, #2
 2042 0876 3A68     		ldr	r2, [r7]
 2043 0878 1344     		add	r3, r3, r2
 2044              		.loc 3 385 49
 2045 087a 0022     		movs	r2, #0
 2046 087c 1A60     		str	r2, [r3]
 386:example_project.c ****                  outputCounterIndex++;
 2047              		.loc 3 386 36
 2048 087e FB68     		ldr	r3, [r7, #12]
 2049 0880 0133     		adds	r3, r3, #1
 2050 0882 FB60     		str	r3, [r7, #12]
 387:example_project.c ****                  
 388:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2051              		.loc 3 388 29
 2052 0884 FB68     		ldr	r3, [r7, #12]
 2053 0886 9B00     		lsls	r3, r3, #2
 2054 0888 3A68     		ldr	r2, [r7]
 2055 088a 1344     		add	r3, r3, r2
 2056              		.loc 3 388 49
 2057 088c 0122     		movs	r2, #1
 2058 088e 1A60     		str	r2, [r3]
 389:example_project.c ****                  outputCounterIndex++;
 2059              		.loc 3 389 36
 2060 0890 FB68     		ldr	r3, [r7, #12]
 2061 0892 0133     		adds	r3, r3, #1
 2062 0894 FB60     		str	r3, [r7, #12]
 390:example_project.c ****                  
 391:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2063              		.loc 3 391 29
 2064 0896 FB68     		ldr	r3, [r7, #12]
 2065 0898 9B00     		lsls	r3, r3, #2
 2066 089a 3A68     		ldr	r2, [r7]
 2067 089c 1344     		add	r3, r3, r2
 2068              		.loc 3 391 49
 2069 089e 0022     		movs	r2, #0
 2070 08a0 1A60     		str	r2, [r3]
 392:example_project.c ****                  outputCounterIndex++;
 2071              		.loc 3 392 36
 2072 08a2 FB68     		ldr	r3, [r7, #12]
 2073 08a4 0133     		adds	r3, r3, #1
 2074 08a6 FB60     		str	r3, [r7, #12]
 393:example_project.c ****                  
 394:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2075              		.loc 3 394 29
 2076 08a8 FB68     		ldr	r3, [r7, #12]
 2077 08aa 9B00     		lsls	r3, r3, #2
 2078 08ac 3A68     		ldr	r2, [r7]
 2079 08ae 1344     		add	r3, r3, r2
 2080              		.loc 3 394 49
 2081 08b0 0122     		movs	r2, #1
 2082 08b2 1A60     		str	r2, [r3]
 395:example_project.c ****                  outputCounterIndex++;
 2083              		.loc 3 395 36
 2084 08b4 FB68     		ldr	r3, [r7, #12]
 2085 08b6 0133     		adds	r3, r3, #1
 2086 08b8 FB60     		str	r3, [r7, #12]
 396:example_project.c ****                  
 397:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2087              		.loc 3 397 29
 2088 08ba FB68     		ldr	r3, [r7, #12]
 2089 08bc 9B00     		lsls	r3, r3, #2
 2090 08be 3A68     		ldr	r2, [r7]
 2091 08c0 1344     		add	r3, r3, r2
 2092              		.loc 3 397 49
 2093 08c2 0022     		movs	r2, #0
 2094 08c4 1A60     		str	r2, [r3]
 398:example_project.c ****                  outputCounterIndex++;
 2095              		.loc 3 398 36
 2096 08c6 FB68     		ldr	r3, [r7, #12]
 2097 08c8 0133     		adds	r3, r3, #1
 2098 08ca FB60     		str	r3, [r7, #12]
 399:example_project.c ****                 counterIndex++;
 2099              		.loc 3 399 29
 2100 08cc 3B69     		ldr	r3, [r7, #16]
 2101 08ce 0133     		adds	r3, r3, #1
 2102 08d0 3B61     		str	r3, [r7, #16]
 400:example_project.c ****                 break;
 2103              		.loc 3 400 17
 2104 08d2 42E1     		b	.L27
 2105              	.L31:
 401:example_project.c ****             case 8:
 402:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2106              		.loc 3 402 29
 2107 08d4 FB68     		ldr	r3, [r7, #12]
 2108 08d6 9B00     		lsls	r3, r3, #2
 2109 08d8 3A68     		ldr	r2, [r7]
 2110 08da 1344     		add	r3, r3, r2
 2111              		.loc 3 402 49
 2112 08dc 0122     		movs	r2, #1
 2113 08de 1A60     		str	r2, [r3]
 403:example_project.c ****                  outputCounterIndex++;
 2114              		.loc 3 403 36
 2115 08e0 FB68     		ldr	r3, [r7, #12]
 2116 08e2 0133     		adds	r3, r3, #1
 2117 08e4 FB60     		str	r3, [r7, #12]
 404:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2118              		.loc 3 404 29
 2119 08e6 FB68     		ldr	r3, [r7, #12]
 2120 08e8 9B00     		lsls	r3, r3, #2
 2121 08ea 3A68     		ldr	r2, [r7]
 2122 08ec 1344     		add	r3, r3, r2
 2123              		.loc 3 404 49
 2124 08ee 0122     		movs	r2, #1
 2125 08f0 1A60     		str	r2, [r3]
 405:example_project.c ****                  outputCounterIndex++;
 2126              		.loc 3 405 36
 2127 08f2 FB68     		ldr	r3, [r7, #12]
 2128 08f4 0133     		adds	r3, r3, #1
 2129 08f6 FB60     		str	r3, [r7, #12]
 406:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2130              		.loc 3 406 29
 2131 08f8 FB68     		ldr	r3, [r7, #12]
 2132 08fa 9B00     		lsls	r3, r3, #2
 2133 08fc 3A68     		ldr	r2, [r7]
 2134 08fe 1344     		add	r3, r3, r2
 2135              		.loc 3 406 49
 2136 0900 0122     		movs	r2, #1
 2137 0902 1A60     		str	r2, [r3]
 407:example_project.c ****                  outputCounterIndex++;
 2138              		.loc 3 407 36
 2139 0904 FB68     		ldr	r3, [r7, #12]
 2140 0906 0133     		adds	r3, r3, #1
 2141 0908 FB60     		str	r3, [r7, #12]
 408:example_project.c ****                
 409:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2142              		.loc 3 409 29
 2143 090a FB68     		ldr	r3, [r7, #12]
 2144 090c 9B00     		lsls	r3, r3, #2
 2145 090e 3A68     		ldr	r2, [r7]
 2146 0910 1344     		add	r3, r3, r2
 2147              		.loc 3 409 49
 2148 0912 0022     		movs	r2, #0
 2149 0914 1A60     		str	r2, [r3]
 410:example_project.c ****                  outputCounterIndex++;
 2150              		.loc 3 410 36
 2151 0916 FB68     		ldr	r3, [r7, #12]
 2152 0918 0133     		adds	r3, r3, #1
 2153 091a FB60     		str	r3, [r7, #12]
 411:example_project.c ****                
 412:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2154              		.loc 3 412 29
 2155 091c FB68     		ldr	r3, [r7, #12]
 2156 091e 9B00     		lsls	r3, r3, #2
 2157 0920 3A68     		ldr	r2, [r7]
 2158 0922 1344     		add	r3, r3, r2
 2159              		.loc 3 412 49
 2160 0924 0122     		movs	r2, #1
 2161 0926 1A60     		str	r2, [r3]
 413:example_project.c ****                  outputCounterIndex++;
 2162              		.loc 3 413 36
 2163 0928 FB68     		ldr	r3, [r7, #12]
 2164 092a 0133     		adds	r3, r3, #1
 2165 092c FB60     		str	r3, [r7, #12]
 414:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2166              		.loc 3 414 29
 2167 092e FB68     		ldr	r3, [r7, #12]
 2168 0930 9B00     		lsls	r3, r3, #2
 2169 0932 3A68     		ldr	r2, [r7]
 2170 0934 1344     		add	r3, r3, r2
 2171              		.loc 3 414 49
 2172 0936 0122     		movs	r2, #1
 2173 0938 1A60     		str	r2, [r3]
 415:example_project.c ****                  outputCounterIndex++;
 2174              		.loc 3 415 36
 2175 093a FB68     		ldr	r3, [r7, #12]
 2176 093c 0133     		adds	r3, r3, #1
 2177 093e FB60     		str	r3, [r7, #12]
 416:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2178              		.loc 3 416 29
 2179 0940 FB68     		ldr	r3, [r7, #12]
 2180 0942 9B00     		lsls	r3, r3, #2
 2181 0944 3A68     		ldr	r2, [r7]
 2182 0946 1344     		add	r3, r3, r2
 2183              		.loc 3 416 49
 2184 0948 0122     		movs	r2, #1
 2185 094a 1A60     		str	r2, [r3]
 417:example_project.c ****                  outputCounterIndex++;
 2186              		.loc 3 417 36
 2187 094c FB68     		ldr	r3, [r7, #12]
 2188 094e 0133     		adds	r3, r3, #1
 2189 0950 FB60     		str	r3, [r7, #12]
 418:example_project.c ****                  
 419:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2190              		.loc 3 419 29
 2191 0952 FB68     		ldr	r3, [r7, #12]
 2192 0954 9B00     		lsls	r3, r3, #2
 2193 0956 3A68     		ldr	r2, [r7]
 2194 0958 1344     		add	r3, r3, r2
 2195              		.loc 3 419 49
 2196 095a 0022     		movs	r2, #0
 2197 095c 1A60     		str	r2, [r3]
 420:example_project.c ****                  outputCounterIndex++;
 2198              		.loc 3 420 36
 2199 095e FB68     		ldr	r3, [r7, #12]
 2200 0960 0133     		adds	r3, r3, #1
 2201 0962 FB60     		str	r3, [r7, #12]
 421:example_project.c ****                  
 422:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2202              		.loc 3 422 29
 2203 0964 FB68     		ldr	r3, [r7, #12]
 2204 0966 9B00     		lsls	r3, r3, #2
 2205 0968 3A68     		ldr	r2, [r7]
 2206 096a 1344     		add	r3, r3, r2
 2207              		.loc 3 422 49
 2208 096c 0122     		movs	r2, #1
 2209 096e 1A60     		str	r2, [r3]
 423:example_project.c ****                  outputCounterIndex++;
 2210              		.loc 3 423 36
 2211 0970 FB68     		ldr	r3, [r7, #12]
 2212 0972 0133     		adds	r3, r3, #1
 2213 0974 FB60     		str	r3, [r7, #12]
 424:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2214              		.loc 3 424 29
 2215 0976 FB68     		ldr	r3, [r7, #12]
 2216 0978 9B00     		lsls	r3, r3, #2
 2217 097a 3A68     		ldr	r2, [r7]
 2218 097c 1344     		add	r3, r3, r2
 2219              		.loc 3 424 49
 2220 097e 0122     		movs	r2, #1
 2221 0980 1A60     		str	r2, [r3]
 425:example_project.c ****                  outputCounterIndex++;
 2222              		.loc 3 425 36
 2223 0982 FB68     		ldr	r3, [r7, #12]
 2224 0984 0133     		adds	r3, r3, #1
 2225 0986 FB60     		str	r3, [r7, #12]
 426:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2226              		.loc 3 426 29
 2227 0988 FB68     		ldr	r3, [r7, #12]
 2228 098a 9B00     		lsls	r3, r3, #2
 2229 098c 3A68     		ldr	r2, [r7]
 2230 098e 1344     		add	r3, r3, r2
 2231              		.loc 3 426 49
 2232 0990 0122     		movs	r2, #1
 2233 0992 1A60     		str	r2, [r3]
 427:example_project.c ****                  outputCounterIndex++;
 2234              		.loc 3 427 36
 2235 0994 FB68     		ldr	r3, [r7, #12]
 2236 0996 0133     		adds	r3, r3, #1
 2237 0998 FB60     		str	r3, [r7, #12]
 428:example_project.c ****                  
 429:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2238              		.loc 3 429 29
 2239 099a FB68     		ldr	r3, [r7, #12]
 2240 099c 9B00     		lsls	r3, r3, #2
 2241 099e 3A68     		ldr	r2, [r7]
 2242 09a0 1344     		add	r3, r3, r2
 2243              		.loc 3 429 49
 2244 09a2 0022     		movs	r2, #0
 2245 09a4 1A60     		str	r2, [r3]
 430:example_project.c ****                  outputCounterIndex++;
 2246              		.loc 3 430 36
 2247 09a6 FB68     		ldr	r3, [r7, #12]
 2248 09a8 0133     		adds	r3, r3, #1
 2249 09aa FB60     		str	r3, [r7, #12]
 431:example_project.c ****                  
 432:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2250              		.loc 3 432 29
 2251 09ac FB68     		ldr	r3, [r7, #12]
 2252 09ae 9B00     		lsls	r3, r3, #2
 2253 09b0 3A68     		ldr	r2, [r7]
 2254 09b2 1344     		add	r3, r3, r2
 2255              		.loc 3 432 49
 2256 09b4 0122     		movs	r2, #1
 2257 09b6 1A60     		str	r2, [r3]
 433:example_project.c ****                  outputCounterIndex++;
 2258              		.loc 3 433 36
 2259 09b8 FB68     		ldr	r3, [r7, #12]
 2260 09ba 0133     		adds	r3, r3, #1
 2261 09bc FB60     		str	r3, [r7, #12]
 434:example_project.c ****                  
 435:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2262              		.loc 3 435 29
 2263 09be FB68     		ldr	r3, [r7, #12]
 2264 09c0 9B00     		lsls	r3, r3, #2
 2265 09c2 3A68     		ldr	r2, [r7]
 2266 09c4 1344     		add	r3, r3, r2
 2267              		.loc 3 435 49
 2268 09c6 0022     		movs	r2, #0
 2269 09c8 1A60     		str	r2, [r3]
 436:example_project.c ****                  outputCounterIndex++;
 2270              		.loc 3 436 36
 2271 09ca FB68     		ldr	r3, [r7, #12]
 2272 09cc 0133     		adds	r3, r3, #1
 2273 09ce FB60     		str	r3, [r7, #12]
 437:example_project.c ****                  
 438:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2274              		.loc 3 438 29
 2275 09d0 FB68     		ldr	r3, [r7, #12]
 2276 09d2 9B00     		lsls	r3, r3, #2
 2277 09d4 3A68     		ldr	r2, [r7]
 2278 09d6 1344     		add	r3, r3, r2
 2279              		.loc 3 438 49
 2280 09d8 0122     		movs	r2, #1
 2281 09da 1A60     		str	r2, [r3]
 439:example_project.c ****                  outputCounterIndex++;
 2282              		.loc 3 439 36
 2283 09dc FB68     		ldr	r3, [r7, #12]
 2284 09de 0133     		adds	r3, r3, #1
 2285 09e0 FB60     		str	r3, [r7, #12]
 440:example_project.c ****                  
 441:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2286              		.loc 3 441 29
 2287 09e2 FB68     		ldr	r3, [r7, #12]
 2288 09e4 9B00     		lsls	r3, r3, #2
 2289 09e6 3A68     		ldr	r2, [r7]
 2290 09e8 1344     		add	r3, r3, r2
 2291              		.loc 3 441 49
 2292 09ea 0022     		movs	r2, #0
 2293 09ec 1A60     		str	r2, [r3]
 442:example_project.c ****                  outputCounterIndex++;
 2294              		.loc 3 442 36
 2295 09ee FB68     		ldr	r3, [r7, #12]
 2296 09f0 0133     		adds	r3, r3, #1
 2297 09f2 FB60     		str	r3, [r7, #12]
 443:example_project.c ****                  
 444:example_project.c ****                 counterIndex++;
 2298              		.loc 3 444 29
 2299 09f4 3B69     		ldr	r3, [r7, #16]
 2300 09f6 0133     		adds	r3, r3, #1
 2301 09f8 3B61     		str	r3, [r7, #16]
 445:example_project.c ****                 break;
 2302              		.loc 3 445 17
 2303 09fa AEE0     		b	.L27
 2304              	.L30:
 446:example_project.c ****             case 9:
 447:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2305              		.loc 3 447 29
 2306 09fc FB68     		ldr	r3, [r7, #12]
 2307 09fe 9B00     		lsls	r3, r3, #2
 2308 0a00 3A68     		ldr	r2, [r7]
 2309 0a02 1344     		add	r3, r3, r2
 2310              		.loc 3 447 49
 2311 0a04 0122     		movs	r2, #1
 2312 0a06 1A60     		str	r2, [r3]
 448:example_project.c ****                  outputCounterIndex++;
 2313              		.loc 3 448 36
 2314 0a08 FB68     		ldr	r3, [r7, #12]
 2315 0a0a 0133     		adds	r3, r3, #1
 2316 0a0c FB60     		str	r3, [r7, #12]
 449:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2317              		.loc 3 449 29
 2318 0a0e FB68     		ldr	r3, [r7, #12]
 2319 0a10 9B00     		lsls	r3, r3, #2
 2320 0a12 3A68     		ldr	r2, [r7]
 2321 0a14 1344     		add	r3, r3, r2
 2322              		.loc 3 449 49
 2323 0a16 0122     		movs	r2, #1
 2324 0a18 1A60     		str	r2, [r3]
 450:example_project.c ****                  outputCounterIndex++;
 2325              		.loc 3 450 36
 2326 0a1a FB68     		ldr	r3, [r7, #12]
 2327 0a1c 0133     		adds	r3, r3, #1
 2328 0a1e FB60     		str	r3, [r7, #12]
 451:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2329              		.loc 3 451 29
 2330 0a20 FB68     		ldr	r3, [r7, #12]
 2331 0a22 9B00     		lsls	r3, r3, #2
 2332 0a24 3A68     		ldr	r2, [r7]
 2333 0a26 1344     		add	r3, r3, r2
 2334              		.loc 3 451 49
 2335 0a28 0122     		movs	r2, #1
 2336 0a2a 1A60     		str	r2, [r3]
 452:example_project.c ****                  outputCounterIndex++;
 2337              		.loc 3 452 36
 2338 0a2c FB68     		ldr	r3, [r7, #12]
 2339 0a2e 0133     		adds	r3, r3, #1
 2340 0a30 FB60     		str	r3, [r7, #12]
 453:example_project.c ****                
 454:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2341              		.loc 3 454 29
 2342 0a32 FB68     		ldr	r3, [r7, #12]
 2343 0a34 9B00     		lsls	r3, r3, #2
 2344 0a36 3A68     		ldr	r2, [r7]
 2345 0a38 1344     		add	r3, r3, r2
 2346              		.loc 3 454 49
 2347 0a3a 0022     		movs	r2, #0
 2348 0a3c 1A60     		str	r2, [r3]
 455:example_project.c ****                  outputCounterIndex++;
 2349              		.loc 3 455 36
 2350 0a3e FB68     		ldr	r3, [r7, #12]
 2351 0a40 0133     		adds	r3, r3, #1
 2352 0a42 FB60     		str	r3, [r7, #12]
 456:example_project.c ****                
 457:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2353              		.loc 3 457 29
 2354 0a44 FB68     		ldr	r3, [r7, #12]
 2355 0a46 9B00     		lsls	r3, r3, #2
 2356 0a48 3A68     		ldr	r2, [r7]
 2357 0a4a 1344     		add	r3, r3, r2
 2358              		.loc 3 457 49
 2359 0a4c 0122     		movs	r2, #1
 2360 0a4e 1A60     		str	r2, [r3]
 458:example_project.c ****                  outputCounterIndex++;
 2361              		.loc 3 458 36
 2362 0a50 FB68     		ldr	r3, [r7, #12]
 2363 0a52 0133     		adds	r3, r3, #1
 2364 0a54 FB60     		str	r3, [r7, #12]
 459:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2365              		.loc 3 459 29
 2366 0a56 FB68     		ldr	r3, [r7, #12]
 2367 0a58 9B00     		lsls	r3, r3, #2
 2368 0a5a 3A68     		ldr	r2, [r7]
 2369 0a5c 1344     		add	r3, r3, r2
 2370              		.loc 3 459 49
 2371 0a5e 0122     		movs	r2, #1
 2372 0a60 1A60     		str	r2, [r3]
 460:example_project.c ****                  outputCounterIndex++;
 2373              		.loc 3 460 36
 2374 0a62 FB68     		ldr	r3, [r7, #12]
 2375 0a64 0133     		adds	r3, r3, #1
 2376 0a66 FB60     		str	r3, [r7, #12]
 461:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2377              		.loc 3 461 29
 2378 0a68 FB68     		ldr	r3, [r7, #12]
 2379 0a6a 9B00     		lsls	r3, r3, #2
 2380 0a6c 3A68     		ldr	r2, [r7]
 2381 0a6e 1344     		add	r3, r3, r2
 2382              		.loc 3 461 49
 2383 0a70 0122     		movs	r2, #1
 2384 0a72 1A60     		str	r2, [r3]
 462:example_project.c ****                  outputCounterIndex++;
 2385              		.loc 3 462 36
 2386 0a74 FB68     		ldr	r3, [r7, #12]
 2387 0a76 0133     		adds	r3, r3, #1
 2388 0a78 FB60     		str	r3, [r7, #12]
 463:example_project.c ****                  
 464:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2389              		.loc 3 464 29
 2390 0a7a FB68     		ldr	r3, [r7, #12]
 2391 0a7c 9B00     		lsls	r3, r3, #2
 2392 0a7e 3A68     		ldr	r2, [r7]
 2393 0a80 1344     		add	r3, r3, r2
 2394              		.loc 3 464 49
 2395 0a82 0022     		movs	r2, #0
 2396 0a84 1A60     		str	r2, [r3]
 465:example_project.c ****                  outputCounterIndex++;
 2397              		.loc 3 465 36
 2398 0a86 FB68     		ldr	r3, [r7, #12]
 2399 0a88 0133     		adds	r3, r3, #1
 2400 0a8a FB60     		str	r3, [r7, #12]
 466:example_project.c ****                  
 467:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2401              		.loc 3 467 29
 2402 0a8c FB68     		ldr	r3, [r7, #12]
 2403 0a8e 9B00     		lsls	r3, r3, #2
 2404 0a90 3A68     		ldr	r2, [r7]
 2405 0a92 1344     		add	r3, r3, r2
 2406              		.loc 3 467 49
 2407 0a94 0122     		movs	r2, #1
 2408 0a96 1A60     		str	r2, [r3]
 468:example_project.c ****                  outputCounterIndex++;
 2409              		.loc 3 468 36
 2410 0a98 FB68     		ldr	r3, [r7, #12]
 2411 0a9a 0133     		adds	r3, r3, #1
 2412 0a9c FB60     		str	r3, [r7, #12]
 469:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2413              		.loc 3 469 29
 2414 0a9e FB68     		ldr	r3, [r7, #12]
 2415 0aa0 9B00     		lsls	r3, r3, #2
 2416 0aa2 3A68     		ldr	r2, [r7]
 2417 0aa4 1344     		add	r3, r3, r2
 2418              		.loc 3 469 49
 2419 0aa6 0122     		movs	r2, #1
 2420 0aa8 1A60     		str	r2, [r3]
 470:example_project.c ****                  outputCounterIndex++;
 2421              		.loc 3 470 36
 2422 0aaa FB68     		ldr	r3, [r7, #12]
 2423 0aac 0133     		adds	r3, r3, #1
 2424 0aae FB60     		str	r3, [r7, #12]
 471:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2425              		.loc 3 471 29
 2426 0ab0 FB68     		ldr	r3, [r7, #12]
 2427 0ab2 9B00     		lsls	r3, r3, #2
 2428 0ab4 3A68     		ldr	r2, [r7]
 2429 0ab6 1344     		add	r3, r3, r2
 2430              		.loc 3 471 49
 2431 0ab8 0122     		movs	r2, #1
 2432 0aba 1A60     		str	r2, [r3]
 472:example_project.c ****                  outputCounterIndex++;
 2433              		.loc 3 472 36
 2434 0abc FB68     		ldr	r3, [r7, #12]
 2435 0abe 0133     		adds	r3, r3, #1
 2436 0ac0 FB60     		str	r3, [r7, #12]
 473:example_project.c ****                  
 474:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2437              		.loc 3 474 29
 2438 0ac2 FB68     		ldr	r3, [r7, #12]
 2439 0ac4 9B00     		lsls	r3, r3, #2
 2440 0ac6 3A68     		ldr	r2, [r7]
 2441 0ac8 1344     		add	r3, r3, r2
 2442              		.loc 3 474 49
 2443 0aca 0022     		movs	r2, #0
 2444 0acc 1A60     		str	r2, [r3]
 475:example_project.c ****                  outputCounterIndex++;
 2445              		.loc 3 475 36
 2446 0ace FB68     		ldr	r3, [r7, #12]
 2447 0ad0 0133     		adds	r3, r3, #1
 2448 0ad2 FB60     		str	r3, [r7, #12]
 476:example_project.c ****                  
 477:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2449              		.loc 3 477 29
 2450 0ad4 FB68     		ldr	r3, [r7, #12]
 2451 0ad6 9B00     		lsls	r3, r3, #2
 2452 0ad8 3A68     		ldr	r2, [r7]
 2453 0ada 1344     		add	r3, r3, r2
 2454              		.loc 3 477 49
 2455 0adc 0122     		movs	r2, #1
 2456 0ade 1A60     		str	r2, [r3]
 478:example_project.c ****                  outputCounterIndex++;
 2457              		.loc 3 478 36
 2458 0ae0 FB68     		ldr	r3, [r7, #12]
 2459 0ae2 0133     		adds	r3, r3, #1
 2460 0ae4 FB60     		str	r3, [r7, #12]
 479:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2461              		.loc 3 479 29
 2462 0ae6 FB68     		ldr	r3, [r7, #12]
 2463 0ae8 9B00     		lsls	r3, r3, #2
 2464 0aea 3A68     		ldr	r2, [r7]
 2465 0aec 1344     		add	r3, r3, r2
 2466              		.loc 3 479 49
 2467 0aee 0122     		movs	r2, #1
 2468 0af0 1A60     		str	r2, [r3]
 480:example_project.c ****                  outputCounterIndex++;
 2469              		.loc 3 480 36
 2470 0af2 FB68     		ldr	r3, [r7, #12]
 2471 0af4 0133     		adds	r3, r3, #1
 2472 0af6 FB60     		str	r3, [r7, #12]
 481:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2473              		.loc 3 481 29
 2474 0af8 FB68     		ldr	r3, [r7, #12]
 2475 0afa 9B00     		lsls	r3, r3, #2
 2476 0afc 3A68     		ldr	r2, [r7]
 2477 0afe 1344     		add	r3, r3, r2
 2478              		.loc 3 481 49
 2479 0b00 0122     		movs	r2, #1
 2480 0b02 1A60     		str	r2, [r3]
 482:example_project.c ****                  outputCounterIndex++;
 2481              		.loc 3 482 36
 2482 0b04 FB68     		ldr	r3, [r7, #12]
 2483 0b06 0133     		adds	r3, r3, #1
 2484 0b08 FB60     		str	r3, [r7, #12]
 483:example_project.c ****                  
 484:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2485              		.loc 3 484 29
 2486 0b0a FB68     		ldr	r3, [r7, #12]
 2487 0b0c 9B00     		lsls	r3, r3, #2
 2488 0b0e 3A68     		ldr	r2, [r7]
 2489 0b10 1344     		add	r3, r3, r2
 2490              		.loc 3 484 49
 2491 0b12 0022     		movs	r2, #0
 2492 0b14 1A60     		str	r2, [r3]
 485:example_project.c ****                  outputCounterIndex++;
 2493              		.loc 3 485 36
 2494 0b16 FB68     		ldr	r3, [r7, #12]
 2495 0b18 0133     		adds	r3, r3, #1
 2496 0b1a FB60     		str	r3, [r7, #12]
 486:example_project.c ****                  
 487:example_project.c ****                  ArrayOutput[outputCounterIndex]=1;
 2497              		.loc 3 487 29
 2498 0b1c FB68     		ldr	r3, [r7, #12]
 2499 0b1e 9B00     		lsls	r3, r3, #2
 2500 0b20 3A68     		ldr	r2, [r7]
 2501 0b22 1344     		add	r3, r3, r2
 2502              		.loc 3 487 49
 2503 0b24 0122     		movs	r2, #1
 2504 0b26 1A60     		str	r2, [r3]
 488:example_project.c ****                  outputCounterIndex++;
 2505              		.loc 3 488 36
 2506 0b28 FB68     		ldr	r3, [r7, #12]
 2507 0b2a 0133     		adds	r3, r3, #1
 2508 0b2c FB60     		str	r3, [r7, #12]
 489:example_project.c ****                  
 490:example_project.c ****                  ArrayOutput[outputCounterIndex]=0;
 2509              		.loc 3 490 29
 2510 0b2e FB68     		ldr	r3, [r7, #12]
 2511 0b30 9B00     		lsls	r3, r3, #2
 2512 0b32 3A68     		ldr	r2, [r7]
 2513 0b34 1344     		add	r3, r3, r2
 2514              		.loc 3 490 49
 2515 0b36 0022     		movs	r2, #0
 2516 0b38 1A60     		str	r2, [r3]
 491:example_project.c ****                  outputCounterIndex++;
 2517              		.loc 3 491 36
 2518 0b3a FB68     		ldr	r3, [r7, #12]
 2519 0b3c 0133     		adds	r3, r3, #1
 2520 0b3e FB60     		str	r3, [r7, #12]
 492:example_project.c ****                 counterIndex++;
 2521              		.loc 3 492 29
 2522 0b40 3B69     		ldr	r3, [r7, #16]
 2523 0b42 0133     		adds	r3, r3, #1
 2524 0b44 3B61     		str	r3, [r7, #16]
 493:example_project.c ****                 break;
 2525              		.loc 3 493 17
 2526 0b46 08E0     		b	.L27
 2527              	.L28:
 494:example_project.c ****                
 495:example_project.c ****             case 12:
 496:example_project.c ****                 ArrayOutput[outputCounterIndex]=3;
 2528              		.loc 3 496 28
 2529 0b48 FB68     		ldr	r3, [r7, #12]
 2530 0b4a 9B00     		lsls	r3, r3, #2
 2531 0b4c 3A68     		ldr	r2, [r7]
 2532 0b4e 1344     		add	r3, r3, r2
 2533              		.loc 3 496 48
 2534 0b50 0322     		movs	r2, #3
 2535 0b52 1A60     		str	r2, [r3]
 497:example_project.c ****                 //ArrayInput[1,2,3,4,5,6,7,8,9,10]=999,999,999,999,999,999,999,999,999,999;
 498:example_project.c ****                 encodingFlag=true;
 2536              		.loc 3 498 29
 2537 0b54 0123     		movs	r3, #1
 2538 0b56 FB75     		strb	r3, [r7, #23]
 499:example_project.c ****                 break;
 2539              		.loc 3 499 17
 2540 0b58 00BF     		nop
 2541              	.L27:
  61:example_project.c ****        
 2542              		.loc 3 61 12
 2543 0b5a FB7D     		ldrb	r3, [r7, #23]
 2544 0b5c 83F00103 		eor	r3, r3, #1
 2545 0b60 DBB2     		uxtb	r3, r3
  61:example_project.c ****        
 2546              		.loc 3 61 11
 2547 0b62 002B     		cmp	r3, #0
 2548 0b64 7FF45AAA 		bne	.L40
 500:example_project.c ****         }
 501:example_project.c ****        
 502:example_project.c ****        
 503:example_project.c ****     }
 504:example_project.c ****    
 505:example_project.c **** }
 2549              		.loc 3 505 1
 2550 0b68 00BF     		nop
 2551 0b6a 00BF     		nop
 2552 0b6c 1C37     		adds	r7, r7, #28
 2553              	.LCFI38:
 2554              		.cfi_def_cfa_offset 4
 2555 0b6e BD46     		mov	sp, r7
 2556              	.LCFI39:
 2557              		.cfi_def_cfa_register 13
 2558              		@ sp needed
 2559 0b70 5DF8047B 		ldr	r7, [sp], #4
 2560              	.LCFI40:
 2561              		.cfi_restore 7
 2562              		.cfi_def_cfa_offset 0
 2563 0b74 7047     		bx	lr
 2564              		.cfi_endproc
 2565              	.LFE139:
 2567 0b76 00BF     		.section	.text.SysTick_Handler,"ax",%progbits
 2568              		.align	1
 2569              		.global	SysTick_Handler
 2570              		.syntax unified
 2571              		.thumb
 2572              		.thumb_func
 2574              	SysTick_Handler:
 2575              	.LFB140:
 506:example_project.c **** void SysTick_Handler(void)  {    
 2576              		.loc 3 506 29
 2577              		.cfi_startproc
 2578              		@ args = 0, pretend = 0, frame = 0
 2579              		@ frame_needed = 1, uses_anonymous_args = 0
 2580              		@ link register save eliminated.
 2581 0000 80B4     		push	{r7}
 2582              	.LCFI41:
 2583              		.cfi_def_cfa_offset 4
 2584              		.cfi_offset 7, -4
 2585 0002 00AF     		add	r7, sp, #0
 2586              	.LCFI42:
 2587              		.cfi_def_cfa_register 7
 507:example_project.c ****   //XMC_GPIO_ToggleOutput(LED1);                          
 508:example_project.c ****   counterTMS++;      
 2588              		.loc 3 508 13
 2589 0004 154B     		ldr	r3, .L46
 2590 0006 1B68     		ldr	r3, [r3]
 2591 0008 0133     		adds	r3, r3, #1
 2592 000a 144A     		ldr	r2, .L46
 2593 000c 1360     		str	r3, [r2]
 509:example_project.c ****     if(counterTMS%100==0){
 2594              		.loc 3 509 18
 2595 000e 134B     		ldr	r3, .L46
 2596 0010 1A68     		ldr	r2, [r3]
 2597 0012 134B     		ldr	r3, .L46+4
 2598 0014 A3FB0213 		umull	r1, r3, r3, r2
 2599 0018 5B09     		lsrs	r3, r3, #5
 2600 001a 6421     		movs	r1, #100
 2601 001c 01FB03F3 		mul	r3, r1, r3
 2602 0020 D31A     		subs	r3, r2, r3
 2603              		.loc 3 509 7
 2604 0022 002B     		cmp	r3, #0
 2605 0024 14D1     		bne	.L45
 510:example_project.c ****         if (btnOPressedFlag || btnTPressedFlag){
 2606              		.loc 3 510 13
 2607 0026 0F4B     		ldr	r3, .L46+8
 2608 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2609              		.loc 3 510 12
 2610 002a 002B     		cmp	r3, #0
 2611 002c 03D1     		bne	.L43
 2612              		.loc 3 510 29 discriminator 1
 2613 002e 0E4B     		ldr	r3, .L46+12
 2614 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2615 0032 002B     		cmp	r3, #0
 2616 0034 0CD0     		beq	.L45
 2617              	.L43:
 511:example_project.c ****             if (letterCounter==0){
 2618              		.loc 3 511 30
 2619 0036 0D4B     		ldr	r3, .L46+16
 2620 0038 1B68     		ldr	r3, [r3]
 2621              		.loc 3 511 16
 2622 003a 002B     		cmp	r3, #0
 2623 003c 03D1     		bne	.L44
 512:example_project.c ****                 letterCounter=1;}
 2624              		.loc 3 512 30
 2625 003e 0B4B     		ldr	r3, .L46+16
 2626 0040 0122     		movs	r2, #1
 2627 0042 1A60     		str	r2, [r3]
 513:example_project.c ****             else {    
 514:example_project.c ****             letterCounter++;}
 515:example_project.c ****         }
 516:example_project.c ****     }
 517:example_project.c **** }
 2628              		.loc 3 517 1
 2629 0044 04E0     		b	.L45
 2630              	.L44:
 514:example_project.c ****         }
 2631              		.loc 3 514 26
 2632 0046 094B     		ldr	r3, .L46+16
 2633 0048 1B68     		ldr	r3, [r3]
 2634 004a 0133     		adds	r3, r3, #1
 2635 004c 074A     		ldr	r2, .L46+16
 2636 004e 1360     		str	r3, [r2]
 2637              	.L45:
 2638              		.loc 3 517 1
 2639 0050 00BF     		nop
 2640 0052 BD46     		mov	sp, r7
 2641              	.LCFI43:
 2642              		.cfi_def_cfa_register 13
 2643              		@ sp needed
 2644 0054 5DF8047B 		ldr	r7, [sp], #4
 2645              	.LCFI44:
 2646              		.cfi_restore 7
 2647              		.cfi_def_cfa_offset 0
 2648 0058 7047     		bx	lr
 2649              	.L47:
 2650 005a 00BF     		.align	2
 2651              	.L46:
 2652 005c 00000000 		.word	counterTMS
 2653 0060 1F85EB51 		.word	1374389535
 2654 0064 00000000 		.word	btnOPressedFlag
 2655 0068 00000000 		.word	btnTPressedFlag
 2656 006c 00000000 		.word	letterCounter
 2657              		.cfi_endproc
 2658              	.LFE140:
 2660              		.global	signalArray
 2661              		.data
 2662 0ca9 000000   		.align	2
 2665              	signalArray:
 2666 0cac 00010001 		.ascii	"\000\001\000\001\000\000\000\000\000\000\000\001\001"
 2666      00000000 
 2666      00000001 
 2666      01
 2667 0cb9 01000100 		.ascii	"\001\000\001\000\001\001\001\000\001\000\000\000\001"
 2667      01010100 
 2667      01000000 
 2667      01
 2668 0cc6 00010101 		.ascii	"\000\001\001\001\000\000\000\001\001\001\000\001\000"
 2668      00000001 
 2668      01010001 
 2668      00
 2669 0cd3 00000000 		.ascii	"\000\000\000\000\000\000\001\001\001\000\001\001\001"
 2669      00000101 
 2669      01000101 
 2669      01
 2670 0ce0 00000001 		.ascii	"\000\000\000\001\001\001\000\001\001\001\000\001\001"
 2670      01010001 
 2670      01010001 
 2670      01
 2671 0ced 01000000 		.ascii	"\001\000\000\000\001\000\001\001\001\000\001\000\000"
 2671      01000101 
 2671      01000100 
 2671      00
 2672 0cfa 00010001 		.ascii	"\000\001\000\001\000\001\000\000\000\001\003\000"
 2672      00010000 
 2672      00010300 
 2673 0d06 00000000 		.space	5
 2673      00
 2674              		.section	.text.main,"ax",%progbits
 2675              		.align	1
 2676              		.global	main
 2677              		.syntax unified
 2678              		.thumb
 2679              		.thumb_func
 2681              	main:
 2682              	.LFB141:
 518:example_project.c **** 
 519:example_project.c ****   uint8_t signalArray[95]={ 0, //INITIAL CONDITION
 520:example_project.c ****                             1,0,1, // I
 521:example_project.c ****                             0,0,0,0,0,0,0,
 522:example_project.c ****                             1,1,1,0,1,0,1,1,1,0,1,
 523:example_project.c ****                             0,0,0,
 524:example_project.c ****                             1,0,1,1,1,
 525:example_project.c ****                             0,0,0,
 526:example_project.c ****                             1,1,1,0,1,
 527:example_project.c ****                             0,0,0,0,0,0,0,
 528:example_project.c ****                             1,1,1,0,1,1,1,
 529:example_project.c ****                             0,0,0,
 530:example_project.c ****                             1,1,1,0,1,1,1,0,1,1,1,
 531:example_project.c ****                             0,0,0,
 532:example_project.c ****                             1,0,1,1,1,0,1,
 533:example_project.c ****                             0,0,0,
 534:example_project.c ****                             1,0,1,0,1,
 535:example_project.c ****                             0,0,0,
 536:example_project.c ****                             1,
 537:example_project.c ****                             3};
 538:example_project.c ****                            
 539:example_project.c ****                            
 540:example_project.c **** int main (void)  {
 2683              		.loc 3 540 18
 2684              		.cfi_startproc
 2685              		@ args = 0, pretend = 0, frame = 32
 2686              		@ frame_needed = 1, uses_anonymous_args = 0
 2687 0000 80B5     		push	{r7, lr}
 2688              	.LCFI45:
 2689              		.cfi_def_cfa_offset 8
 2690              		.cfi_offset 7, -8
 2691              		.cfi_offset 14, -4
 2692 0002 88B0     		sub	sp, sp, #32
 2693              	.LCFI46:
 2694              		.cfi_def_cfa_offset 40
 2695 0004 00AF     		add	r7, sp, #0
 2696              	.LCFI47:
 2697              		.cfi_def_cfa_register 7
 541:example_project.c ****   uint32_t returnCode;
 542:example_project.c ****   //7 0,0,0,0,0,0,0,
 543:example_project.c ****   //3 0,0,0,
 544:example_project.c **** 
 545:example_project.c **** // GPIO CONFIG
 546:example_project.c ****   XMC_GPIO_CONFIG_t config;
 547:example_project.c ****   config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
 2698              		.loc 3 547 15
 2699 0006 8023     		movs	r3, #128
 2700 0008 3B73     		strb	r3, [r7, #12]
 548:example_project.c ****   config.output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH;
 2701              		.loc 3 548 23
 2702 000a 0123     		movs	r3, #1
 2703 000c 3B61     		str	r3, [r7, #16]
 549:example_project.c ****   config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_MEDIUM;
 2704              		.loc 3 549 26
 2705 000e 0423     		movs	r3, #4
 2706 0010 3B75     		strb	r3, [r7, #20]
 550:example_project.c ****   XMC_GPIO_Init(LED1, &config);
 2707              		.loc 3 550 3
 2708 0012 07F10C03 		add	r3, r7, #12
 2709 0016 1A46     		mov	r2, r3
 2710 0018 0121     		movs	r1, #1
 2711 001a 6D48     		ldr	r0, .L65
 2712 001c FFF7FEFF 		bl	XMC_GPIO_Init
 551:example_project.c ****   config.output_level = XMC_GPIO_OUTPUT_LEVEL_LOW;
 2713              		.loc 3 551 23
 2714 0020 4FF48033 		mov	r3, #65536
 2715 0024 3B61     		str	r3, [r7, #16]
 552:example_project.c ****   XMC_GPIO_Init(LED2, &config);
 2716              		.loc 3 552 3
 2717 0026 07F10C03 		add	r3, r7, #12
 2718 002a 1A46     		mov	r2, r3
 2719 002c 0021     		movs	r1, #0
 2720 002e 6848     		ldr	r0, .L65
 2721 0030 FFF7FEFF 		bl	XMC_GPIO_Init
 553:example_project.c ****  
 554:example_project.c ****     const XMC_GPIO_CONFIG_t in_config = \
 2722              		.loc 3 554 29
 2723 0034 0023     		movs	r3, #0
 2724 0036 3B70     		strb	r3, [r7]
 2725 0038 4FF48033 		mov	r3, #65536
 2726 003c 7B60     		str	r3, [r7, #4]
 2727 003e 0023     		movs	r3, #0
 2728 0040 3B72     		strb	r3, [r7, #8]
 555:example_project.c ****       {.mode=XMC_GPIO_MODE_INPUT_TRISTATE,\
 556:example_project.c ****        .output_level=XMC_GPIO_OUTPUT_LEVEL_LOW,\
 557:example_project.c ****        .output_strength=XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE};
 558:example_project.c ****   XMC_GPIO_Init(GPIO_BUTTON1,  &in_config);
 2729              		.loc 3 558 3
 2730 0042 3B46     		mov	r3, r7
 2731 0044 1A46     		mov	r2, r3
 2732 0046 0E21     		movs	r1, #14
 2733 0048 6148     		ldr	r0, .L65
 2734 004a FFF7FEFF 		bl	XMC_GPIO_Init
 559:example_project.c ****   XMC_GPIO_Init(GPIO_BUTTON2,  &in_config);
 2735              		.loc 3 559 3
 2736 004e 3B46     		mov	r3, r7
 2737 0050 1A46     		mov	r2, r3
 2738 0052 0F21     		movs	r1, #15
 2739 0054 5E48     		ldr	r0, .L65
 2740 0056 FFF7FEFF 		bl	XMC_GPIO_Init
 560:example_project.c **** 
 561:example_project.c **** 
 562:example_project.c ****   returnCode = SysTick_Config(SystemCoreClock / 1000);      /* Configure SysTick to generate an int
 2741              		.loc 3 562 16
 2742 005a 5E4B     		ldr	r3, .L65+4
 2743 005c 1B68     		ldr	r3, [r3]
 2744 005e 5E4A     		ldr	r2, .L65+8
 2745 0060 A2FB0323 		umull	r2, r3, r2, r3
 2746 0064 9B09     		lsrs	r3, r3, #6
 2747 0066 1846     		mov	r0, r3
 2748 0068 FFF7FEFF 		bl	SysTick_Config
 2749 006c B861     		str	r0, [r7, #24]
 563:example_project.c ****  
 564:example_project.c ****   if (returnCode != 0)  {                                   /* Check return code for errors */
 565:example_project.c ****     // Error Handling
 566:example_project.c ****   }
 567:example_project.c ****   XMC_GPIO_SetOutputLow(LED1);
 2750              		.loc 3 567 3
 2751 006e 0121     		movs	r1, #1
 2752 0070 5748     		ldr	r0, .L65
 2753 0072 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 2754              	.L62:
 568:example_project.c ****  
 569:example_project.c ****   for(;;){
 570:example_project.c ****      
 571:example_project.c ****    // The mechanism for the button locking is utilized through the flags btnTPressedFlag and btnOPr
 572:example_project.c ****      
 573:example_project.c ****     if(XMC_GPIO_GetInput(GPIO_BUTTON1) == 0) {
 2755              		.loc 3 573 8
 2756 0076 0E21     		movs	r1, #14
 2757 0078 5548     		ldr	r0, .L65
 2758 007a FFF7FEFF 		bl	XMC_GPIO_GetInput
 2759 007e 0346     		mov	r3, r0
 2760              		.loc 3 573 7
 2761 0080 002B     		cmp	r3, #0
 2762 0082 09D1     		bne	.L49
 574:example_project.c ****             if (!btnTPressedFlag){
 2763              		.loc 3 574 17
 2764 0084 554B     		ldr	r3, .L65+12
 2765 0086 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2766 0088 83F00103 		eor	r3, r3, #1
 2767 008c DBB2     		uxtb	r3, r3
 2768              		.loc 3 574 16
 2769 008e 002B     		cmp	r3, #0
 2770 0090 02D0     		beq	.L49
 575:example_project.c ****                     btnOPressedFlag=true;
 2771              		.loc 3 575 36
 2772 0092 534B     		ldr	r3, .L65+16
 2773 0094 0122     		movs	r2, #1
 2774 0096 1A70     		strb	r2, [r3]
 2775              	.L49:
 576:example_project.c ****                                 }
 577:example_project.c ****                                                 }
 578:example_project.c ****     if(XMC_GPIO_GetInput(GPIO_BUTTON2) == 0) {
 2776              		.loc 3 578 8
 2777 0098 0F21     		movs	r1, #15
 2778 009a 4D48     		ldr	r0, .L65
 2779 009c FFF7FEFF 		bl	XMC_GPIO_GetInput
 2780 00a0 0346     		mov	r3, r0
 2781              		.loc 3 578 7
 2782 00a2 002B     		cmp	r3, #0
 2783 00a4 13D1     		bne	.L50
 579:example_project.c ****                                              if(!btnOPressedFlag){
 2784              		.loc 3 579 49
 2785 00a6 4E4B     		ldr	r3, .L65+16
 2786 00a8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2787 00aa 83F00103 		eor	r3, r3, #1
 2788 00ae DBB2     		uxtb	r3, r3
 2789              		.loc 3 579 48
 2790 00b0 002B     		cmp	r3, #0
 2791 00b2 0CD0     		beq	.L50
 580:example_project.c ****                                                  btnTPressedFlag=true;
 2792              		.loc 3 580 65
 2793 00b4 494B     		ldr	r3, .L65+12
 2794 00b6 0122     		movs	r2, #1
 2795 00b8 1A70     		strb	r2, [r3]
 581:example_project.c ****                                                  DecimalToArrayFunction(recordedTimeArray,timeBuffe
 2796              		.loc 3 581 50
 2797 00ba 4A4B     		ldr	r3, .L65+20
 2798 00bc 1B68     		ldr	r3, [r3]
 2799 00be 1946     		mov	r1, r3
 2800 00c0 4948     		ldr	r0, .L65+24
 2801 00c2 FFF7FEFF 		bl	DecimalToArrayFunction
 582:example_project.c ****                                                  ArrayToMorse(recordedTimeArray,morseNumber);
 2802              		.loc 3 582 50
 2803 00c6 4949     		ldr	r1, .L65+28
 2804 00c8 4748     		ldr	r0, .L65+24
 2805 00ca FFF7FEFF 		bl	ArrayToMorse
 2806              	.L50:
 583:example_project.c ****                                                                 }
 584:example_project.c ****                                             }  
 585:example_project.c ****    
 586:example_project.c ****    // Btn 1 Functionality
 587:example_project.c ****    //
 588:example_project.c ****    if (btnTPressedFlag){
 2807              		.loc 3 588 8
 2808 00ce 434B     		ldr	r3, .L65+12
 2809 00d0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2810              		.loc 3 588 7
 2811 00d2 002B     		cmp	r3, #0
 2812 00d4 3ED0     		beq	.L63
 589:example_project.c **** 
 590:example_project.c ****     switch (morseNumber[letterCounter])
 2813              		.loc 3 590 24
 2814 00d6 464B     		ldr	r3, .L65+32
 2815 00d8 1B68     		ldr	r3, [r3]
 2816 00da 444A     		ldr	r2, .L65+28
 2817 00dc 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2818              		.loc 3 590 5
 2819 00e0 032B     		cmp	r3, #3
 2820 00e2 0FD0     		beq	.L52
 2821 00e4 032B     		cmp	r3, #3
 2822 00e6 36DC     		bgt	.L51
 2823 00e8 002B     		cmp	r3, #0
 2824 00ea 06D0     		beq	.L53
 2825 00ec 012B     		cmp	r3, #1
 2826 00ee 32D1     		bne	.L51
 591:example_project.c ****         {
 592:example_project.c ****             case 1:
 593:example_project.c ****             XMC_GPIO_SetOutputHigh(LED1);
 2827              		.loc 3 593 13
 2828 00f0 0121     		movs	r1, #1
 2829 00f2 3748     		ldr	r0, .L65
 2830 00f4 FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 594:example_project.c ****             break;
 2831              		.loc 3 594 13
 2832 00f8 2DE0     		b	.L51
 2833              	.L53:
 595:example_project.c ****             case 0:
 596:example_project.c ****             XMC_GPIO_SetOutputLow(LED1);
 2834              		.loc 3 596 13
 2835 00fa 0121     		movs	r1, #1
 2836 00fc 3448     		ldr	r0, .L65
 2837 00fe FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 597:example_project.c ****             break;
 2838              		.loc 3 597 13
 2839 0102 28E0     		b	.L51
 2840              	.L52:
 598:example_project.c ****             case 3:  
 599:example_project.c ****             letterCounter=0;            
 2841              		.loc 3 599 26
 2842 0104 3A4B     		ldr	r3, .L65+32
 2843 0106 0022     		movs	r2, #0
 2844 0108 1A60     		str	r2, [r3]
 600:example_project.c ****             counterTMS=0;
 2845              		.loc 3 600 23
 2846 010a 3A4B     		ldr	r3, .L65+36
 2847 010c 0022     		movs	r2, #0
 2848 010e 1A60     		str	r2, [r3]
 601:example_project.c ****             btnTPressedFlag=false;
 2849              		.loc 3 601 28
 2850 0110 324B     		ldr	r3, .L65+12
 2851 0112 0022     		movs	r2, #0
 2852 0114 1A70     		strb	r2, [r3]
 602:example_project.c ****             timeBufferFlag=true;
 2853              		.loc 3 602 27
 2854 0116 384B     		ldr	r3, .L65+40
 2855 0118 0122     		movs	r2, #1
 2856 011a 1A70     		strb	r2, [r3]
 2857              	.LBB3:
 603:example_project.c ****             for (int i=0;i<=9;i++){
 2858              		.loc 3 603 22
 2859 011c 0023     		movs	r3, #0
 2860 011e FB61     		str	r3, [r7, #28]
 2861              		.loc 3 603 13
 2862 0120 10E0     		b	.L54
 2863              	.L57:
 604:example_project.c ****                 if(i==0){recordedTimeArray[i]=0;}else{
 2864              		.loc 3 604 19
 2865 0122 FB69     		ldr	r3, [r7, #28]
 2866 0124 002B     		cmp	r3, #0
 2867 0126 05D1     		bne	.L55
 2868              		.loc 3 604 46 discriminator 1
 2869 0128 2F4A     		ldr	r2, .L65+24
 2870 012a FB69     		ldr	r3, [r7, #28]
 2871 012c 0021     		movs	r1, #0
 2872 012e 42F82310 		str	r1, [r2, r3, lsl #2]
 2873 0132 04E0     		b	.L56
 2874              	.L55:
 605:example_project.c ****             recordedTimeArray[i]=12;}
 2875              		.loc 3 605 33
 2876 0134 2C4A     		ldr	r2, .L65+24
 2877 0136 FB69     		ldr	r3, [r7, #28]
 2878 0138 0C21     		movs	r1, #12
 2879 013a 42F82310 		str	r1, [r2, r3, lsl #2]
 2880              	.L56:
 603:example_project.c ****             for (int i=0;i<=9;i++){
 2881              		.loc 3 603 32 discriminator 2
 2882 013e FB69     		ldr	r3, [r7, #28]
 2883 0140 0133     		adds	r3, r3, #1
 2884 0142 FB61     		str	r3, [r7, #28]
 2885              	.L54:
 603:example_project.c ****             for (int i=0;i<=9;i++){
 2886              		.loc 3 603 13 discriminator 1
 2887 0144 FB69     		ldr	r3, [r7, #28]
 2888 0146 092B     		cmp	r3, #9
 2889 0148 EBDD     		ble	.L57
 2890              	.LBE3:
 606:example_project.c ****                 
 607:example_project.c ****             }
 608:example_project.c ****             XMC_GPIO_SetOutputLow(LED1);
 2891              		.loc 3 608 13
 2892 014a 0121     		movs	r1, #1
 2893 014c 2048     		ldr	r0, .L65
 2894 014e FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 609:example_project.c ****             break;
 2895              		.loc 3 609 13
 2896 0152 00E0     		b	.L51
 2897              	.L63:
 610:example_project.c ****         }
 611:example_project.c ****    }
 2898              		.loc 3 611 4
 2899 0154 00BF     		nop
 2900              	.L51:
 612:example_project.c ****    
 613:example_project.c ****    if (btnOPressedFlag){
 2901              		.loc 3 613 8
 2902 0156 224B     		ldr	r3, .L65+16
 2903 0158 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2904              		.loc 3 613 7
 2905 015a 002B     		cmp	r3, #0
 2906 015c 36D0     		beq	.L64
 614:example_project.c ****        if (timeBufferFlag){
 2907              		.loc 3 614 12
 2908 015e 264B     		ldr	r3, .L65+40
 2909 0160 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2910              		.loc 3 614 11
 2911 0162 002B     		cmp	r3, #0
 2912 0164 09D0     		beq	.L59
 615:example_project.c ****        timeBuffer = counterTMS;
 2913              		.loc 3 615 19
 2914 0166 234B     		ldr	r3, .L65+36
 2915 0168 1B68     		ldr	r3, [r3]
 2916 016a 1E4A     		ldr	r2, .L65+20
 2917 016c 1360     		str	r3, [r2]
 616:example_project.c ****        counterTMS=0;
 2918              		.loc 3 616 18
 2919 016e 214B     		ldr	r3, .L65+36
 2920 0170 0022     		movs	r2, #0
 2921 0172 1A60     		str	r2, [r3]
 617:example_project.c ****        timeBufferFlag=false;    
 2922              		.loc 3 617 22
 2923 0174 204B     		ldr	r3, .L65+40
 2924 0176 0022     		movs	r2, #0
 2925 0178 1A70     		strb	r2, [r3]
 2926              	.L59:
 618:example_project.c ****                             }
 619:example_project.c ****         switch (signalArray[letterCounter])
 2927              		.loc 3 619 28
 2928 017a 1D4B     		ldr	r3, .L65+32
 2929 017c 1B68     		ldr	r3, [r3]
 2930 017e 1F4A     		ldr	r2, .L65+44
 2931 0180 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2932              		.loc 3 619 9
 2933 0182 032B     		cmp	r3, #3
 2934 0184 11D0     		beq	.L60
 2935 0186 032B     		cmp	r3, #3
 2936 0188 3FF775AF 		bgt	.L62
 2937 018c 002B     		cmp	r3, #0
 2938 018e 07D0     		beq	.L61
 2939 0190 012B     		cmp	r3, #1
 2940 0192 7FF470AF 		bne	.L62
 620:example_project.c ****         {
 621:example_project.c ****             case 1:
 622:example_project.c ****             XMC_GPIO_SetOutputHigh(LED1);
 2941              		.loc 3 622 13
 2942 0196 0121     		movs	r1, #1
 2943 0198 0D48     		ldr	r0, .L65
 2944 019a FFF7FEFF 		bl	XMC_GPIO_SetOutputHigh
 623:example_project.c ****             break;
 2945              		.loc 3 623 13
 2946 019e 16E0     		b	.L58
 2947              	.L61:
 624:example_project.c ****             case 0:
 625:example_project.c ****             XMC_GPIO_SetOutputLow(LED1);
 2948              		.loc 3 625 13
 2949 01a0 0121     		movs	r1, #1
 2950 01a2 0B48     		ldr	r0, .L65
 2951 01a4 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 626:example_project.c ****             break;
 2952              		.loc 3 626 13
 2953 01a8 11E0     		b	.L58
 2954              	.L60:
 627:example_project.c ****             case 3:
 628:example_project.c ****         //        
 629:example_project.c ****             letterCounter=0;            
 2955              		.loc 3 629 26
 2956 01aa 114B     		ldr	r3, .L65+32
 2957 01ac 0022     		movs	r2, #0
 2958 01ae 1A60     		str	r2, [r3]
 630:example_project.c ****             counterTMS=0;
 2959              		.loc 3 630 23
 2960 01b0 104B     		ldr	r3, .L65+36
 2961 01b2 0022     		movs	r2, #0
 2962 01b4 1A60     		str	r2, [r3]
 631:example_project.c ****             btnOPressedFlag=false;
 2963              		.loc 3 631 28
 2964 01b6 0A4B     		ldr	r3, .L65+16
 2965 01b8 0022     		movs	r2, #0
 2966 01ba 1A70     		strb	r2, [r3]
 632:example_project.c ****             timeBufferFlag=true;
 2967              		.loc 3 632 27
 2968 01bc 0E4B     		ldr	r3, .L65+40
 2969 01be 0122     		movs	r2, #1
 2970 01c0 1A70     		strb	r2, [r3]
 633:example_project.c ****             XMC_GPIO_SetOutputLow(LED1);
 2971              		.loc 3 633 13
 2972 01c2 0121     		movs	r1, #1
 2973 01c4 0248     		ldr	r0, .L65
 2974 01c6 FFF7FEFF 		bl	XMC_GPIO_SetOutputLow
 634:example_project.c ****             break;
 2975              		.loc 3 634 13
 2976 01ca 00E0     		b	.L58
 2977              	.L64:
 635:example_project.c ****         }
 636:example_project.c ****    }//else {XMC_GPIO_SetOutputLow(LED1);}
 2978              		.loc 3 636 4
 2979 01cc 00BF     		nop
 2980              	.L58:
 573:example_project.c ****             if (!btnTPressedFlag){
 2981              		.loc 3 573 7
 2982 01ce 52E7     		b	.L62
 2983              	.L66:
 2984              		.align	2
 2985              	.L65:
 2986 01d0 00810248 		.word	1208123648
 2987 01d4 00000000 		.word	SystemCoreClock
 2988 01d8 D34D6210 		.word	274877907
 2989 01dc 00000000 		.word	btnTPressedFlag
 2990 01e0 00000000 		.word	btnOPressedFlag
 2991 01e4 00000000 		.word	timeBuffer
 2992 01e8 00000000 		.word	recordedTimeArray
 2993 01ec 00000000 		.word	morseNumber
 2994 01f0 00000000 		.word	letterCounter
 2995 01f4 00000000 		.word	counterTMS
 2996 01f8 00000000 		.word	timeBufferFlag
 2997 01fc 00000000 		.word	signalArray
 2998              		.cfi_endproc
 2999              	.LFE141:
 3001              		.text
 3002              	.Letext0:
 3003              		.file 4 "/nas/ei/share/tools/gcc/gcc-arm/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/mach
 3004              		.file 5 "/nas/ei/share/tools/gcc/gcc-arm/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/
 3005              		.file 6 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500.
 3006              		.file 7 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_gpio.h"
 3007              		.file 8 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_X
DEFINED SYMBOLS
                            *ABS*:0000000000000000 example_project.c
     /tmp/cclVYPNL.s:19     .text.__NVIC_SetPriority:0000000000000000 $t
     /tmp/cclVYPNL.s:24     .text.__NVIC_SetPriority:0000000000000000 __NVIC_SetPriority
     /tmp/cclVYPNL.s:99     .text.__NVIC_SetPriority:000000000000004c $d
     /tmp/cclVYPNL.s:105    .text.SysTick_Config:0000000000000000 $t
     /tmp/cclVYPNL.s:110    .text.SysTick_Config:0000000000000000 SysTick_Config
     /tmp/cclVYPNL.s:175    .text.SysTick_Config:0000000000000040 $d
     /tmp/cclVYPNL.s:180    .text.XMC_GPIO_SetOutputHigh:0000000000000000 $t
     /tmp/cclVYPNL.s:185    .text.XMC_GPIO_SetOutputHigh:0000000000000000 XMC_GPIO_SetOutputHigh
     /tmp/cclVYPNL.s:231    .text.XMC_GPIO_SetOutputLow:0000000000000000 $t
     /tmp/cclVYPNL.s:236    .text.XMC_GPIO_SetOutputLow:0000000000000000 XMC_GPIO_SetOutputLow
     /tmp/cclVYPNL.s:281    .text.XMC_GPIO_GetInput:0000000000000000 $t
     /tmp/cclVYPNL.s:286    .text.XMC_GPIO_GetInput:0000000000000000 XMC_GPIO_GetInput
     /tmp/cclVYPNL.s:337    .data:0000000000000000 recordedTimeArray
     /tmp/cclVYPNL.s:334    .data:0000000000000000 $d
     /tmp/cclVYPNL.s:352    .data:0000000000000028 morseNumber
     /tmp/cclVYPNL.s:360    .bss:0000000000000000 counterTMS
     /tmp/cclVYPNL.s:357    .bss:0000000000000000 $d
     /tmp/cclVYPNL.s:366    .bss:0000000000000004 letterCounter
     /tmp/cclVYPNL.s:371    .bss:0000000000000008 btnOPressedFlag
     /tmp/cclVYPNL.s:376    .bss:0000000000000009 btnTPressedFlag
     /tmp/cclVYPNL.s:382    .data:0000000000000ca8 timeBufferFlag
     /tmp/cclVYPNL.s:389    .bss:000000000000000c timeBuffer
     /tmp/cclVYPNL.s:392    .text.DecimalToArrayFunction:0000000000000000 $t
     /tmp/cclVYPNL.s:398    .text.DecimalToArrayFunction:0000000000000000 DecimalToArrayFunction
     /tmp/cclVYPNL.s:587    .text.DecimalToArrayFunction:0000000000000110 $d
     /tmp/cclVYPNL.s:592    .text.ArrayToMorse:0000000000000000 $t
     /tmp/cclVYPNL.s:598    .text.ArrayToMorse:0000000000000000 ArrayToMorse
     /tmp/cclVYPNL.s:643    .text.ArrayToMorse:0000000000000034 $d
     /tmp/cclVYPNL.s:656    .text.ArrayToMorse:0000000000000068 $t
     /tmp/cclVYPNL.s:2568   .text.SysTick_Handler:0000000000000000 $t
     /tmp/cclVYPNL.s:2574   .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cclVYPNL.s:2652   .text.SysTick_Handler:000000000000005c $d
     /tmp/cclVYPNL.s:2665   .data:0000000000000cac signalArray
     /tmp/cclVYPNL.s:2675   .text.main:0000000000000000 $t
     /tmp/cclVYPNL.s:2681   .text.main:0000000000000000 main
     /tmp/cclVYPNL.s:2986   .text.main:00000000000001d0 $d
                           .group:0000000000000000 wm4.0.467689a90594456bf46c01d2d8793c7f
                           .group:0000000000000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:0000000000000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:0000000000000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:0000000000000000 wm4.ieeefp.h.77.c88535c35f465c05b101960cf0179075
                           .group:0000000000000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:0000000000000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:0000000000000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:0000000000000000 wm4.cdefs.h.49.a54b2d5c07711bc7320a3fea9f12cb56
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:0000000000000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:0000000000000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:0000000000000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:0000000000000000 wm4.xmc_gpio.h.97.fa6a2e1be6030a75d960293cc3bbbd6b
                           .group:0000000000000000 wm4.xmc4_gpio_map.h.74.66e9110cf801b78826ef5354da51c32f
                           .group:0000000000000000 wm4.xmc4_gpio.h.79.ce6c49508b5a7769c66e7e3c21dcdfe4

UNDEFINED SYMBOLS
XMC_GPIO_Init
SystemCoreClock
