// Seed: 3301119945
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  type_8(
      {id_3{1}}, id_2 - 1, 1, 1
  );
  assign id_1 = 1'h0;
  type_0 id_4 (
      .id_0(id_1),
      .id_1()
  );
  logic id_5, id_6;
  logic id_7 = 1;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd76
) (
    input id_2,
    input id_3,
    input reg id_4,
    input id_5,
    input reg id_6,
    output _id_7
);
  assign id_7[1] = id_5;
  assign id_3 = 1'b0;
  always @(posedge id_7)
    if (id_1[1'd0]) id_5 <= #1 1;
    else if (1)
      if ('b0) id_5 = id_2;
      else id_6 <= 1;
  always @(id_7 - id_5[id_7] or posedge 1) begin
    id_8(1);
    id_3 <= |(1) - 1;
  end
  always @(*) begin
    id_6 <= id_5;
    if (1 && 1) id_4 <= 1;
    if (id_2)
      if (id_2) id_4 <= 1;
      else id_3 <= id_6;
  end
endmodule
