<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/generated/yosys_hana
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
time_elapsed: 0.051s
</pre>
<pre>


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\f1_test&#39;.
Generating RTLIL representation for module `\f2_test&#39;.
Generating RTLIL representation for module `\f3_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap.v:15</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f4_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap.v:25</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f5_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap.v.html#l-161" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap.v:161</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>&#39; to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:27</a>)
<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-1097" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:1097</a>: ERROR: syntax error, unexpected TOK_SUPPLY1

</pre>
</body>