
*** Running vivado
    with args -log xfft_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xfft_0.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Mon Feb  2 01:50:32 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xfft_0.tcl -notrace
Command: synth_design -top xfft_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1272.336 ; gain = 539.867
---------------------------------------------------------------------------------

*** Running vivado
    with args -log xfft_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xfft_0.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Mon Feb  2 04:16:42 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xfft_0.tcl -notrace
create_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 552.105 ; gain = 242.492
Command: synth_design -top xfft_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.977 ; gain = 541.070
---------------------------------------------------------------------------------
INFO: [Synth 8-256] done synthesizing module 'xfft_0' (0#1) [c:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/vivado_proj/fmcw_radar_core/fmcw_radar_core.gen/sources_1/ip/xfft_0/synth/xfft_0.vhd:86]
INFO: [Synth 8-7129] Port a[3] in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port a[2] in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port a[1] in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port a[0] in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclr in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port aset in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port ainit in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port sclr in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port sset in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port sinit in module c_shift_ram_v12_0_20_legacy__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[0] in module shift_ram__parameterized86 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized86 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[15] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[14] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[13] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[12] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[11] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[10] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[9] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[8] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[7] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[6] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[5] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[4] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[3] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[2] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[1] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[0] in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized87 is either unconnected or has no load
INFO: [Synth 8-7129] Port a[3] in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port a[2] in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port a[1] in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port a[0] in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port aclr in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port aset in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port ainit in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port sclr in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port sset in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port sinit in module c_shift_ram_v12_0_20_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port D[0] in module shift_ram__parameterized85 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized85 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized84 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized84 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized83 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module shift_ram__parameterized83 is either unconnected or has no load
INFO: [Synth 8-7129] Port COMBI_SCLR in module shift_ram__parameterized83 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized83 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized82 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized82 is either unconnected or has no load
INFO: [Synth 8-7129] Port Q1 in module shift_ram__parameterized81 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized81 is either unconnected or has no load
INFO: [Synth 8-7129] Port COMBI_SCLR in module shift_ram__parameterized81 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized81 is either unconnected or has no load
INFO: [Synth 8-7129] Port Q1 in module shift_ram__parameterized80 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized80 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module shift_ram__parameterized80 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module shift_ram__parameterized80 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module shift_ram__parameterized80 is either unconnected or has no load
INFO: [Synth 8-7129] Port COMBI_SCLR in module shift_ram__parameterized80 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized80 is either unconnected or has no load
INFO: [Synth 8-7129] Port Q1 in module shift_ram__parameterized79 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized79 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module shift_ram__parameterized79 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module shift_ram__parameterized79 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module shift_ram__parameterized79 is either unconnected or has no load
INFO: [Synth 8-7129] Port COMBI_SCLR in module shift_ram__parameterized79 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized79 is either unconnected or has no load
INFO: [Synth 8-7129] Port depthx2 in module r22_memory__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port Q1 in module shift_ram__parameterized78 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized78 is either unconnected or has no load
INFO: [Synth 8-7129] Port COMBI_SCLR in module shift_ram__parameterized78 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized78 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized75 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized75 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[0] in module shift_ram__parameterized17 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module shift_ram__parameterized17 is either unconnected or has no load
INFO: [Synth 8-7129] Port COMBI_SCLR in module shift_ram__parameterized17 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized17 is either unconnected or has no load
INFO: [Synth 8-7129] Port Q1 in module shift_ram__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port CLK in module shift_ram__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port CE in module shift_ram__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module shift_ram__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port COMBI_SCLR in module shift_ram__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized77 is either unconnected or has no load
INFO: [Synth 8-7129] Port D1 in module shift_ram__parameterized76 is either unconnected or has no load
INFO: [Synth 8-7129] Port SCLR in module shift_ram__parameterized76 is either unconnected or has no load
INFO: [Synth 8-7129] Port COMBI_SCLR in module shift_ram__parameterized76 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized76 is either unconnected or has no load
INFO: [Synth 8-7129] Port D[0] in module shift_ram__parameterized18 is either unconnected or has no load
INFO: [Synth 8-7129] Port COMBI_SCLR in module shift_ram__parameterized18 is either unconnected or has no load
INFO: [Synth 8-7129] Port DEPTHx2 in module shift_ram__parameterized18 is either unconnected or has no load
INFO: [Synth 8-7129] Port MUXCY_IN in module equ_rtl is either unconnected or has no load
INFO: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_11_viv is either unconnected or has no load
INFO: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_11_viv is either unconnected or has no load
INFO: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_11_viv is either unconnected or has no load
INFO: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_11_viv is either unconnected or has no load
INFO: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_11_viv is either unconnected or has no load
INFO: [Synth 8-7129] Port add in module c_addsub_v12_0_21_lut6_legacy is either unconnected or has no load
INFO: [Synth 8-7129] Port bypass in module c_addsub_v12_0_21_lut6_legacy is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:49 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:49 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:49 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 3375.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 714 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/vivado_proj/fmcw_radar_core/fmcw_radar_core.gen/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/vivado_proj/fmcw_radar_core/fmcw_radar_core.gen/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/vivado_proj/fmcw_radar_core/fmcw_radar_core.runs/xfft_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/vivado_proj/fmcw_radar_core/fmcw_radar_core.runs/xfft_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3375.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 115 instances were transformed.
  DSP48E => DSP48E1: 24 instances
  FD => FDRE: 5 instances
  FDE => FDRE: 37 instances
  FDR => FDRE: 46 instances
  RAMB18 => RAMB18E1: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 3375.867 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:38 ; elapsed = 00:02:00 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:38 ; elapsed = 00:02:00 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:00 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_status_channel.gen_status_blk_exp.we_current_state_reg' in module 'axi_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
 st_wait_for_frame_start |                              001 |                               00
  st_wait_for_fifo_write |                              010 |                               01
   st_wait_for_frame_end |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_status_channel.gen_status_blk_exp.we_current_state_reg' using encoding 'one-hot' in module 'axi_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:02:04 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[26].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[26].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[25].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[25].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[24].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[24].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[23].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[23].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[22].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[22].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[21].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[21].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[20].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[20].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[19].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[19].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[18].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[18].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[17].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[17].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[16].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.re_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[16].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[26].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[26].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[25].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[25].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[24].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[24].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[23].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[23].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[22].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[22].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[21].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[21].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[20].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[20].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[19].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[19].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[18].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[18].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[17].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[17].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[16].use_output_reg_and_pipe_reg.reg0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.use_bfp.im_shifter/r11.shifter/use_mux16.use_lut6.sixteen_to_one_mux[16].use_output_reg_and_pipe_reg.reg1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_fdre0) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[4].i_fdre1) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Synth 8-3332] Sequential element (non_native_flt_non_ssr_fft.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[9].reg) is unused and will be removed from module xfft_v9_1_15_viv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:10 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:23 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:25 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:28 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:31 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:31 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:32 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:32 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:32 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:32 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp                 | (C'-(((D'+A'')'*B'')'))' | 25     | 18     | 48     | 25     | 43     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp__parameterized0 | (C+((D'+A')'*B'')')'     | 25     | 18     | 8      | 25     | 43     | 1    | 2    | 0    | 1    | 1     | 1    | 1    | 
|dsp__parameterized1 | (C'+((D'-A'')'*B'')')'   | 25     | 18     | 48     | 25     | 43     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp__parameterized2 | (C'-(((D'+A'')'*B'')'))' | 25     | 18     | 48     | 25     | 43     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp__parameterized3 | (C+(A''*B')')'           | 25     | 18     | 8      | -      | 43     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized4 | (C'+((D'-A'')'*B'')')'   | 25     | 18     | 48     | 25     | 43     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp__parameterized5 | (C'-(((D'+A'')'*B'')'))' | 25     | 18     | 48     | 25     | 43     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp__parameterized6 | (C+(A''*B')')'           | 25     | 18     | 8      | -      | 43     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|dsp__parameterized7 | (C'+((D'-A'')'*B'')')'   | 25     | 18     | 48     | 25     | 43     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|cmpy_4_dsp48_mult   | Dynamic                  | -      | -      | -      | -      | 0      | -    | -    | -    | -    | -     | 1    | 1    | 
|cmpy_4_dsp48_mult   | Dynamic                  | -      | -      | -      | -      | 44     | -    | -    | -    | -    | -     | 1    | 1    | 
|cmpy_4_dsp48_mult   | Dynamic                  | -      | -      | -      | -      | 0      | -    | -    | -    | -    | -     | 1    | 1    | 
|cmpy_4_dsp48_mult   | Dynamic                  | -      | -      | -      | -      | 44     | -    | -    | -    | -    | -     | 1    | 1    | 
+--------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        24|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |DSP48E_bbox |    24|
|25    |CARRY4      |    48|
|26    |DSP48E1     |    13|
|31    |LUT1        |    33|
|32    |LUT2        |   295|
|33    |LUT3        |  1168|
|34    |LUT4        |    89|
|35    |LUT5        |    29|
|36    |LUT6        |   343|
|37    |MUXCY       |   262|
|38    |MUXF7       |    64|
|39    |MUXF8       |    32|
|40    |RAM64X1S    |    31|
|41    |RAMB18      |     3|
|42    |RAMB18E1    |     5|
|44    |SRL16E      |  1076|
|45    |SRLC32E     |   157|
|46    |XORCY       |   158|
|47    |FD          |     5|
|48    |FDE         |    22|
|49    |FDR         |    35|
|50    |FDRE        |  4277|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:32 . Memory (MB): peak = 3375.867 ; gain = 2635.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:02:27 . Memory (MB): peak = 3375.867 ; gain = 2635.961
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:33 . Memory (MB): peak = 3375.867 ; gain = 2635.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 3375.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 702 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3375.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 213 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 93 instances
  DSP48E => DSP48E1: 24 instances
  FD => FDRE: 5 instances
  FDE => FDRE: 22 instances
  FDR => FDRE: 35 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances
  RAMB18 => RAMB18E1: 3 instances

Synth Design complete | Checksum: a085d577
INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:51 . Memory (MB): peak = 3375.867 ; gain = 2821.781
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3375.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/vivado_proj/fmcw_radar_core/fmcw_radar_core.runs/xfft_0_synth_1/xfft_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xfft_0, cache-ID = 072ed0d6b5ae24a3
INFO: [Coretcl 2-1174] Renamed 564 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3375.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/vivado_proj/fmcw_radar_core/fmcw_radar_core.runs/xfft_0_synth_1/xfft_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file xfft_0_utilization_synth.rpt -pb xfft_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 04:20:01 2026...
