

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">at91_pwm.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="at91__pwm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19add078c460e90257202291384c9d1f"></a><!-- doxytag: member="at91_pwm.h::PWM_CH0_OFF" ref="a19add078c460e90257202291384c9d1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a19add078c460e90257202291384c9d1f">PWM_CH0_OFF</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 0 registers offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c4023ac7c8810157f6934d411707182"></a><!-- doxytag: member="at91_pwm.h::PWM_CH1_OFF" ref="a2c4023ac7c8810157f6934d411707182" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a2c4023ac7c8810157f6934d411707182">PWM_CH1_OFF</a>&#160;&#160;&#160;0x00000220</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 1 registers offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a978ee7ddf129fd200a16f24c5c9e27bb"></a><!-- doxytag: member="at91_pwm.h::PWM_CH2_OFF" ref="a978ee7ddf129fd200a16f24c5c9e27bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a978ee7ddf129fd200a16f24c5c9e27bb">PWM_CH2_OFF</a>&#160;&#160;&#160;0x00000240</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 2 registers offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b9e3accd30c8db24d76668eb9f5a835"></a><!-- doxytag: member="at91_pwm.h::PWM_CH3_OFF" ref="a3b9e3accd30c8db24d76668eb9f5a835" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a3b9e3accd30c8db24d76668eb9f5a835">PWM_CH3_OFF</a>&#160;&#160;&#160;0x00000260</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 3 registers offset. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a2853c2732ec0e3ec66e85a06cda65a73">PWM_MR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode Register.  <a href="#a2853c2732ec0e3ec66e85a06cda65a73"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8187644b1ebe2febd83300e17ca336b7"></a><!-- doxytag: member="at91_pwm.h::PWM_MR" ref="a8187644b1ebe2febd83300e17ca336b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a8187644b1ebe2febd83300e17ca336b7">PWM_MR</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_MR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab08d1b798a3b5eab6fdc300d1d039507"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_DIVA_MASK" ref="ab08d1b798a3b5eab6fdc300d1d039507" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ab08d1b798a3b5eab6fdc300d1d039507">PWM_MR_DIVA_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode Divide factor A Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae24cdda087a8a48efb44f3e5c8b3c466"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_DIVA_SHIFT" ref="ae24cdda087a8a48efb44f3e5c8b3c466" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ae24cdda087a8a48efb44f3e5c8b3c466">PWM_MR_DIVA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode Divide factor A LSB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bbb205758ff7d6e242253460759c758"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_DIVB_MASK" ref="a3bbb205758ff7d6e242253460759c758" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a3bbb205758ff7d6e242253460759c758">PWM_MR_DIVB_MASK</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode Divide factor B Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4384a3a7dc9a79551d545126a101eeb5"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_DIVB_SHIFT" ref="a4384a3a7dc9a79551d545126a101eeb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a4384a3a7dc9a79551d545126a101eeb5">PWM_MR_DIVB_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode Divide factor B LSB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afedc8c61e19300530599e633bc729deb"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PREA_MASK" ref="afedc8c61e19300530599e633bc729deb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#afedc8c61e19300530599e633bc729deb">PWM_MR_PREA_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler A Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64c2ae128130855e3719be9575021985"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PREA_SHIFT" ref="a64c2ae128130855e3719be9575021985" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a64c2ae128130855e3719be9575021985">PWM_MR_PREA_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler A LSB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef8f732811f218af16d25372ae43e0db"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PREB_MASK" ref="aef8f732811f218af16d25372ae43e0db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#aef8f732811f218af16d25372ae43e0db">PWM_MR_PREB_MASK</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler B Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1cf40b91fa5c2832e0367d36bd24abd"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PREB_SHIFT" ref="ac1cf40b91fa5c2832e0367d36bd24abd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ac1cf40b91fa5c2832e0367d36bd24abd">PWM_MR_PREB_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler B LSB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e4e66dee6d45f5e380fe37cb1dba412"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK" ref="a5e4e66dee6d45f5e380fe37cb1dba412" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a5e4e66dee6d45f5e380fe37cb1dba412">PWM_MR_PRE_MCK</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b0ae8e6f5130aff0c4f0225d8e71044"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV2" ref="a6b0ae8e6f5130aff0c4f0225d8e71044" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a6b0ae8e6f5130aff0c4f0225d8e71044">PWM_MR_PRE_MCK_DIV2</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09d9102372df4fbf7b950b65f16605a0"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV4" ref="a09d9102372df4fbf7b950b65f16605a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a09d9102372df4fbf7b950b65f16605a0">PWM_MR_PRE_MCK_DIV4</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7255d9ec6681f23d29fa91ee197c3a4b"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV8" ref="a7255d9ec6681f23d29fa91ee197c3a4b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a7255d9ec6681f23d29fa91ee197c3a4b">PWM_MR_PRE_MCK_DIV8</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04ce3cb84adf960225e6b9df5df65311"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV16" ref="a04ce3cb84adf960225e6b9df5df65311" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a04ce3cb84adf960225e6b9df5df65311">PWM_MR_PRE_MCK_DIV16</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/16. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55c5bb2c9bc5a0855278e5b572d9112e"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV32" ref="a55c5bb2c9bc5a0855278e5b572d9112e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a55c5bb2c9bc5a0855278e5b572d9112e">PWM_MR_PRE_MCK_DIV32</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/32. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67af36605d1aa1a857469977325d3be5"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV64" ref="a67af36605d1aa1a857469977325d3be5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a67af36605d1aa1a857469977325d3be5">PWM_MR_PRE_MCK_DIV64</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/64. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a908e1cd540b52bc2bcd39cb2253175ea"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV128" ref="a908e1cd540b52bc2bcd39cb2253175ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a908e1cd540b52bc2bcd39cb2253175ea">PWM_MR_PRE_MCK_DIV128</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/128. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c4c2f4806d98e0662b0390f815bdd5f"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV256" ref="a7c4c2f4806d98e0662b0390f815bdd5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a7c4c2f4806d98e0662b0390f815bdd5f">PWM_MR_PRE_MCK_DIV256</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/256. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0788aa068bac28ff9154705fc4d910c"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV512" ref="ad0788aa068bac28ff9154705fc4d910c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ad0788aa068bac28ff9154705fc4d910c">PWM_MR_PRE_MCK_DIV512</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/512. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c6562f816e6e6b543be7faa45283e06"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_PRE_MCK_DIV1024" ref="a6c6562f816e6e6b543be7faa45283e06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a6c6562f816e6e6b543be7faa45283e06">PWM_MR_PRE_MCK_DIV1024</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/1024. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59176650aed10bec1c78b80c35894a31"></a><!-- doxytag: member="at91_pwm.h::PWM_CHID_MASK" ref="a59176650aed10bec1c78b80c35894a31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a59176650aed10bec1c78b80c35894a31">PWM_CHID_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel IDs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c2bf1681113c9345bd861640ff31709"></a><!-- doxytag: member="at91_pwm.h::PWM_CHID0" ref="a3c2bf1681113c9345bd861640ff31709" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a3c2bf1681113c9345bd861640ff31709">PWM_CHID0</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel IDs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b0fc62326567c1cc0c5a1cd670deff1"></a><!-- doxytag: member="at91_pwm.h::PWM_CHID1" ref="a7b0fc62326567c1cc0c5a1cd670deff1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a7b0fc62326567c1cc0c5a1cd670deff1">PWM_CHID1</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel IDs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3200c3895848de50cf91351dd040a07d"></a><!-- doxytag: member="at91_pwm.h::PWM_CHID2" ref="a3200c3895848de50cf91351dd040a07d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a3200c3895848de50cf91351dd040a07d">PWM_CHID2</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel IDs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad5f966110776f8877c3a0a69b8c2d9f"></a><!-- doxytag: member="at91_pwm.h::PWM_CHID3" ref="aad5f966110776f8877c3a0a69b8c2d9f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#aad5f966110776f8877c3a0a69b8c2d9f">PWM_CHID3</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel IDs. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a3d78110a73fce773b04f302f16e4c592">PWM_ENA_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Enable Register.  <a href="#a3d78110a73fce773b04f302f16e4c592"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a902e50a49a11727c7b7f42bb523d461c"></a><!-- doxytag: member="at91_pwm.h::PWM_ENA" ref="a902e50a49a11727c7b7f42bb523d461c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a902e50a49a11727c7b7f42bb523d461c">PWM_ENA</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_ENA_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Enable Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#affa0564f0e59157e2092e3f3fd06d29c">PWM_DIS_OFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Disable Register.  <a href="#affa0564f0e59157e2092e3f3fd06d29c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3228f6c2cf0f63acf727674ce8de290b"></a><!-- doxytag: member="at91_pwm.h::PWM_DIS" ref="a3228f6c2cf0f63acf727674ce8de290b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a3228f6c2cf0f63acf727674ce8de290b">PWM_DIS</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_DIS_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Disable Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a56c49b02263c01366f0a56bd90a6ea63">PWM_SR_OFF</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Status Register.  <a href="#a56c49b02263c01366f0a56bd90a6ea63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c4330579a85d76ca5fc958d0e075a0d"></a><!-- doxytag: member="at91_pwm.h::PWM_SR" ref="a5c4330579a85d76ca5fc958d0e075a0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a5c4330579a85d76ca5fc958d0e075a0d">PWM_SR</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_SR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Status Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ab94e228c9177f180122dabef774b7e3a">PWM_IER_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Interrupt Enable Register.  <a href="#ab94e228c9177f180122dabef774b7e3a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7afefdbbb46baeaaf1fbdb4115d31a1"></a><!-- doxytag: member="at91_pwm.h::PWM_IER" ref="ac7afefdbbb46baeaaf1fbdb4115d31a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ac7afefdbbb46baeaaf1fbdb4115d31a1">PWM_IER</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Interrupt Enable Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ada2a0c747b3f882aa2c34a715128edfe">PWM_IDR_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Interrupt Disable Register.  <a href="#ada2a0c747b3f882aa2c34a715128edfe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93e2f62306a72b0d2f7be37f2d4f5914"></a><!-- doxytag: member="at91_pwm.h::PWM_IDR" ref="a93e2f62306a72b0d2f7be37f2d4f5914" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a93e2f62306a72b0d2f7be37f2d4f5914">PWM_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Interrupt Disable Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a41a199fcd9437128ca4d75b67da36ebd">PWM_IMR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Interrupt Mask Register.  <a href="#a41a199fcd9437128ca4d75b67da36ebd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f24e8ed5512268729e5b03cc2c849d5"></a><!-- doxytag: member="at91_pwm.h::PWM_IMR" ref="a2f24e8ed5512268729e5b03cc2c849d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a2f24e8ed5512268729e5b03cc2c849d5">PWM_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Interrupt Mask Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ab4459d8fb0d4aa074050241a19d1a7ff">PWM_ISR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Interrupt Status Register.  <a href="#ab4459d8fb0d4aa074050241a19d1a7ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a344b07a88413f8edacfaf652dbb98755"></a><!-- doxytag: member="at91_pwm.h::PWM_ISR" ref="a344b07a88413f8edacfaf652dbb98755" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a344b07a88413f8edacfaf652dbb98755">PWM_ISR</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_ISR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Interrupt Status Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a652bacb8aaf2c4734bc1f02111c770c2">PWM_CMR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel Mode Register.  <a href="#a652bacb8aaf2c4734bc1f02111c770c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9a4ca99704700609ac6b26e227ae99d"></a><!-- doxytag: member="at91_pwm.h::PWM_CMR0" ref="ae9a4ca99704700609ac6b26e227ae99d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ae9a4ca99704700609ac6b26e227ae99d">PWM_CMR0</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CMR_OFF + PWM_CH0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 0 Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a901399091a747799344a02b094a2113b"></a><!-- doxytag: member="at91_pwm.h::PWM_CMR1" ref="a901399091a747799344a02b094a2113b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a901399091a747799344a02b094a2113b">PWM_CMR1</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CMR_OFF + PWM_CH1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 1 Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6708bae63be130becc432f57b5aea1f7"></a><!-- doxytag: member="at91_pwm.h::PWM_CMR2" ref="a6708bae63be130becc432f57b5aea1f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a6708bae63be130becc432f57b5aea1f7">PWM_CMR2</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CMR_OFF + PWM_CH2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 2 Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a304a4410a848b298fd595e1ab35561d5"></a><!-- doxytag: member="at91_pwm.h::PWM_CMR3" ref="a304a4410a848b298fd595e1ab35561d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a304a4410a848b298fd595e1ab35561d5">PWM_CMR3</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CMR_OFF + PWM_CH3_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 3 Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba9a1b00896b92a6c72a079fb1514191"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_MASK" ref="aba9a1b00896b92a6c72a079fb1514191" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#aba9a1b00896b92a6c72a079fb1514191">PWM_CPRE_MCK_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2709bedb12700eb5f2ccccc8122f8f3e"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK" ref="a2709bedb12700eb5f2ccccc8122f8f3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a2709bedb12700eb5f2ccccc8122f8f3e">PWM_CPRE_MCK</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e336a06b3c6ea988f3a2fba903b59d3"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV2" ref="a4e336a06b3c6ea988f3a2fba903b59d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a4e336a06b3c6ea988f3a2fba903b59d3">PWM_CPRE_MCK_DIV2</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a899bcfac1be7d13e046b6d01d5e07449"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV4" ref="a899bcfac1be7d13e046b6d01d5e07449" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a899bcfac1be7d13e046b6d01d5e07449">PWM_CPRE_MCK_DIV4</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c153936bd581a27046188c8cc88291b"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV8" ref="a4c153936bd581a27046188c8cc88291b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a4c153936bd581a27046188c8cc88291b">PWM_CPRE_MCK_DIV8</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f3b99934d7df2b061cb1d2758c86b9f"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV16" ref="a4f3b99934d7df2b061cb1d2758c86b9f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a4f3b99934d7df2b061cb1d2758c86b9f">PWM_CPRE_MCK_DIV16</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/16. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a975cda782c398580816f1ed9b7ec97e0"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV32" ref="a975cda782c398580816f1ed9b7ec97e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a975cda782c398580816f1ed9b7ec97e0">PWM_CPRE_MCK_DIV32</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/32. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab82aac7a419311ceba4d7629fbde6a13"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV64" ref="ab82aac7a419311ceba4d7629fbde6a13" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ab82aac7a419311ceba4d7629fbde6a13">PWM_CPRE_MCK_DIV64</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/64. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ded9e7341509243621dd8d711fc462d"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV128" ref="a2ded9e7341509243621dd8d711fc462d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a2ded9e7341509243621dd8d711fc462d">PWM_CPRE_MCK_DIV128</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/128. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01008dc38335ddf5cb1a6f777e93dd9c"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV256" ref="a01008dc38335ddf5cb1a6f777e93dd9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a01008dc38335ddf5cb1a6f777e93dd9c">PWM_CPRE_MCK_DIV256</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/256. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86a4f318ecd7561c2ca06ef5250b786a"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV512" ref="a86a4f318ecd7561c2ca06ef5250b786a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a86a4f318ecd7561c2ca06ef5250b786a">PWM_CPRE_MCK_DIV512</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/512. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8b42986af180f16292abc671c187b01"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_MCK_DIV1024" ref="ab8b42986af180f16292abc671c187b01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ab8b42986af180f16292abc671c187b01">PWM_CPRE_MCK_DIV1024</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to MCK/1024. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09088ec7360a6181b8d3ba8853f58ac1"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_CLKA" ref="a09088ec7360a6181b8d3ba8853f58ac1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a09088ec7360a6181b8d3ba8853f58ac1">PWM_CPRE_CLKA</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to CLKA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33baf3260618a1f513b028e2e263eedd"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRE_CLKB" ref="a33baf3260618a1f513b028e2e263eedd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a33baf3260618a1f513b028e2e263eedd">PWM_CPRE_CLKB</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode prescaler set to CLKB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25ebacf1cb6afca4cfffdace350615eb"></a><!-- doxytag: member="at91_pwm.h::PWM_CALG" ref="a25ebacf1cb6afca4cfffdace350615eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a25ebacf1cb6afca4cfffdace350615eb">PWM_CALG</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode channel alignment. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4341e531624cd38d32633abdc729dee0"></a><!-- doxytag: member="at91_pwm.h::PWM_CPOL" ref="a4341e531624cd38d32633abdc729dee0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a4341e531624cd38d32633abdc729dee0">PWM_CPOL</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode channel polarity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9856bbaa48b7a3874168fc010a21adb7"></a><!-- doxytag: member="at91_pwm.h::PWM_CPD" ref="a9856bbaa48b7a3874168fc010a21adb7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a9856bbaa48b7a3874168fc010a21adb7">PWM_CPD</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Mode channel update period. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#af91ac2627d886ae2338c0ce18e54d692">PWM_CDTY_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel Duty Cycle Register.  <a href="#af91ac2627d886ae2338c0ce18e54d692"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70ebbd0ab137da22b1e2aaf409480f7c"></a><!-- doxytag: member="at91_pwm.h::PWM_CDTY0" ref="a70ebbd0ab137da22b1e2aaf409480f7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a70ebbd0ab137da22b1e2aaf409480f7c">PWM_CDTY0</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CDTY_OFF + PWM_CH0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 0 Duty Cycle Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e86d1fdc75e94bf77a48563796ee65d"></a><!-- doxytag: member="at91_pwm.h::PWM_CDTY1" ref="a2e86d1fdc75e94bf77a48563796ee65d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a2e86d1fdc75e94bf77a48563796ee65d">PWM_CDTY1</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CDTY_OFF + PWM_CH1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 1 Duty Cycle Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99cfa88fe7d19f2de42f9e755864fee3"></a><!-- doxytag: member="at91_pwm.h::PWM_CDTY2" ref="a99cfa88fe7d19f2de42f9e755864fee3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a99cfa88fe7d19f2de42f9e755864fee3">PWM_CDTY2</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CDTY_OFF + PWM_CH2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 2 Duty Cycle Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2db436580165f82ed988990a73d7e93"></a><!-- doxytag: member="at91_pwm.h::PWM_CDTY3" ref="aa2db436580165f82ed988990a73d7e93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#aa2db436580165f82ed988990a73d7e93">PWM_CDTY3</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CDTY_OFF + PWM_CH3_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 3 Duty Cycle Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#afcfe80bb10ba7950cfbd07e887ccb764">PWM_CPRD_OFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel Period Register.  <a href="#afcfe80bb10ba7950cfbd07e887ccb764"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a45171ec9c618ce37d7148ecfeab9b5"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRD0" ref="a2a45171ec9c618ce37d7148ecfeab9b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a2a45171ec9c618ce37d7148ecfeab9b5">PWM_CPRD0</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CPRD_OFF + PWM_CH0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 0 Period Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a356fcc8120877decb690ff4dc054e904"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRD1" ref="a356fcc8120877decb690ff4dc054e904" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a356fcc8120877decb690ff4dc054e904">PWM_CPRD1</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CPRD_OFF + PWM_CH1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 1 Period Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b6df9026abe5faa86c0e5fe517c2d55"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRD2" ref="a9b6df9026abe5faa86c0e5fe517c2d55" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a9b6df9026abe5faa86c0e5fe517c2d55">PWM_CPRD2</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CPRD_OFF + PWM_CH2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 2 Period Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02bd598ebffd99c4632db360c53ed814"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRD3" ref="a02bd598ebffd99c4632db360c53ed814" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a02bd598ebffd99c4632db360c53ed814">PWM_CPRD3</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CPRD_OFF + PWM_CH3_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 3 Period Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#afa8824c5ae717bbdf177d2f34940ed13">PWM_CCNT_OFF</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel Counter Register.  <a href="#afa8824c5ae717bbdf177d2f34940ed13"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe670bbffb15b847cc5e9c3b7de5668f"></a><!-- doxytag: member="at91_pwm.h::PWM_CCNT0" ref="afe670bbffb15b847cc5e9c3b7de5668f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#afe670bbffb15b847cc5e9c3b7de5668f">PWM_CCNT0</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CCNT_OFF + PWM_CH0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 0 Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae03586886055c694e4aa1966e42b51f2"></a><!-- doxytag: member="at91_pwm.h::PWM_CCNT1" ref="ae03586886055c694e4aa1966e42b51f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ae03586886055c694e4aa1966e42b51f2">PWM_CCNT1</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CCNT_OFF + PWM_CH1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 1 Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4a028408c5e6f19b9df5fbf0ed943ce"></a><!-- doxytag: member="at91_pwm.h::PWM_CCNT2" ref="af4a028408c5e6f19b9df5fbf0ed943ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#af4a028408c5e6f19b9df5fbf0ed943ce">PWM_CCNT2</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CCNT_OFF + PWM_CH2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 2 Counter Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a904623a1b1573fc939736c24fdfee466"></a><!-- doxytag: member="at91_pwm.h::PWM_CCNT3" ref="a904623a1b1573fc939736c24fdfee466" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a904623a1b1573fc939736c24fdfee466">PWM_CCNT3</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CCNT_OFF + PWM_CH3_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 3 Counter Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a7fa762c4d05a6b9419abdc1965842341">PWM_CUPD_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel Update Register.  <a href="#a7fa762c4d05a6b9419abdc1965842341"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b9708107243bf52813a15cfd0d0d900"></a><!-- doxytag: member="at91_pwm.h::PWM_CUPD0" ref="a2b9708107243bf52813a15cfd0d0d900" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a2b9708107243bf52813a15cfd0d0d900">PWM_CUPD0</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CUPD_OFF + PWM_CH0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 0 Update Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ba1c6e9e20b5ecfba24fef07300bef7"></a><!-- doxytag: member="at91_pwm.h::PWM_CUPD1" ref="a0ba1c6e9e20b5ecfba24fef07300bef7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a0ba1c6e9e20b5ecfba24fef07300bef7">PWM_CUPD1</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CUPD_OFF + PWM_CH1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 1 Update Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae69e69d17c019d16912eaad3e09442db"></a><!-- doxytag: member="at91_pwm.h::PWM_CUPD2" ref="ae69e69d17c019d16912eaad3e09442db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#ae69e69d17c019d16912eaad3e09442db">PWM_CUPD2</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CUPD_OFF + PWM_CH2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 2 Update Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80b0d81ccaaf4fd4d5b68086fe817afb"></a><!-- doxytag: member="at91_pwm.h::PWM_CUPD3" ref="a80b0d81ccaaf4fd4d5b68086fe817afb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pwm_8h.html#a80b0d81ccaaf4fd4d5b68086fe817afb">PWM_CUPD3</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + PWM_CUPD_OFF + PWM_CH3_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 3 Update Register. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Francesco Sacchi &lt;<a href="mailto:batt@develer.com">batt@develer.com</a>&gt;</dd></dl>
<p>AT91SAM7 Pulse Width Modulation Controller. </p>

<p>Definition in file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="afa8824c5ae717bbdf177d2f34940ed13"></a><!-- doxytag: member="at91_pwm.h::PWM_CCNT_OFF" ref="afa8824c5ae717bbdf177d2f34940ed13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CCNT_OFF&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Channel Counter Register. </p>
<p>PWM Channel Counter Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00202">202</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="af91ac2627d886ae2338c0ce18e54d692"></a><!-- doxytag: member="at91_pwm.h::PWM_CDTY_OFF" ref="af91ac2627d886ae2338c0ce18e54d692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CDTY_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Channel Duty Cycle Register. </p>
<p>PWM Channel Duty Cycle Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00178">178</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="a652bacb8aaf2c4734bc1f02111c770c2"></a><!-- doxytag: member="at91_pwm.h::PWM_CMR_OFF" ref="a652bacb8aaf2c4734bc1f02111c770c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CMR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Channel Mode Register. </p>
<p>PWM Channel Mode Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00147">147</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="afcfe80bb10ba7950cfbd07e887ccb764"></a><!-- doxytag: member="at91_pwm.h::PWM_CPRD_OFF" ref="afcfe80bb10ba7950cfbd07e887ccb764" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CPRD_OFF&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Channel Period Register. </p>
<p>PWM Channel Period Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00190">190</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fa762c4d05a6b9419abdc1965842341"></a><!-- doxytag: member="at91_pwm.h::PWM_CUPD_OFF" ref="a7fa762c4d05a6b9419abdc1965842341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CUPD_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Channel Update Register. </p>
<p>PWM Channel Update Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00214">214</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="affa0564f0e59157e2092e3f3fd06d29c"></a><!-- doxytag: member="at91_pwm.h::PWM_DIS_OFF" ref="affa0564f0e59157e2092e3f3fd06d29c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DIS_OFF&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Disable Register. </p>
<p>PWM Disable Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00094">94</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d78110a73fce773b04f302f16e4c592"></a><!-- doxytag: member="at91_pwm.h::PWM_ENA_OFF" ref="a3d78110a73fce773b04f302f16e4c592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENA_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Enable Register. </p>
<p>PWM Enable Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00086">86</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada2a0c747b3f882aa2c34a715128edfe"></a><!-- doxytag: member="at91_pwm.h::PWM_IDR_OFF" ref="ada2a0c747b3f882aa2c34a715128edfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IDR_OFF&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Interrupt Disable Register. </p>
<p>PWM Interrupt Disable Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00118">118</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab94e228c9177f180122dabef774b7e3a"></a><!-- doxytag: member="at91_pwm.h::PWM_IER_OFF" ref="ab94e228c9177f180122dabef774b7e3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IER_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Interrupt Enable Register. </p>
<p>PWM Interrupt Enable Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00110">110</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="a41a199fcd9437128ca4d75b67da36ebd"></a><!-- doxytag: member="at91_pwm.h::PWM_IMR_OFF" ref="a41a199fcd9437128ca4d75b67da36ebd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_IMR_OFF&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Interrupt Mask Register. </p>
<p>PWM Interrupt Mask Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00126">126</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4459d8fb0d4aa074050241a19d1a7ff"></a><!-- doxytag: member="at91_pwm.h::PWM_ISR_OFF" ref="ab4459d8fb0d4aa074050241a19d1a7ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISR_OFF&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Interrupt Status Register. </p>
<p>PWM Interrupt Status Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00134">134</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2853c2732ec0e3ec66e85a06cda65a73"></a><!-- doxytag: member="at91_pwm.h::PWM_MR_OFF" ref="a2853c2732ec0e3ec66e85a06cda65a73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_MR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Mode Register. </p>
<p>PWM Mode Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00046">46</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
<a class="anchor" id="a56c49b02263c01366f0a56bd90a6ea63"></a><!-- doxytag: member="at91_pwm.h::PWM_SR_OFF" ref="a56c49b02263c01366f0a56bd90a6ea63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SR_OFF&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM Status Register. </p>
<p>PWM Status Register offset. </p>

<p>Definition at line <a class="el" href="at91__pwm_8h_source.html#l00102">102</a> of file <a class="el" href="at91__pwm_8h_source.html">at91_pwm.h</a>.</p>

</div>
</div>
</div>


