// Seed: 1374920409
module module_0 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire module_0,
    input tri id_7,
    output tri0 id_8,
    output wand id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13,
    output supply1 id_14,
    output tri id_15,
    output supply1 id_16,
    input supply0 id_17,
    input tri0 id_18,
    output tri id_19
    , id_24,
    input wire id_20,
    input tri0 id_21,
    input tri1 id_22
);
  assign id_16 = id_18;
  assign id_0  = id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output wor   id_2,
    input  wire  id_3,
    input  tri0  id_4
);
  initial id_2 = id_4;
  wire id_6;
  logic [7:0] id_7;
  assign id_7[1] = id_7;
  module_0(
      id_1,
      id_4,
      id_4,
      id_2,
      id_3,
      id_0,
      id_4,
      id_0,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
