Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/ --output-directory=C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/ --report-file=bsf:C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test.bsf --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=EP4SGX230KF40C2 --system-info=DEVICE_SPEEDGRADE=2 --component-file=C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test.qsys
Progress: Loading DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test.qsys
Progress: Reading input file
Progress: Adding clk_50_bank3 [clock_source 12.1]
Progress: Parameterizing module clk_50_bank3
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding mem_if_ddr2_emif [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif
Progress: Adding nios2_qsys [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 12.1]
Progress: Parameterizing module button
Progress: Adding mm_clock_crossing_bridge_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io
Progress: Adding ddr2_i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_scl
Progress: Adding ddr2_i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_sda
Progress: Adding spi_2 [altera_avalon_spi 12.1]
Progress: Parameterizing module spi_2
Progress: Adding mem_if_ddr2_emif_0 [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif_0
Progress: Adding clk_0_bank4 [clock_source 12.1]
Progress: Parameterizing module clk_0_bank4
Progress: Adding spi_1 [altera_avalon_spi 12.1]
Progress: Parameterizing module spi_1
Progress: Adding camera_interface_block_0 [camera_interface_block 1.0]
Progress: Parameterizing module camera_interface_block_0
Progress: Adding stored_interface_block_0 [stored_interface_block 1.0]
Progress: Parameterizing module stored_interface_block_0
Progress: Adding control_registers_interface_0 [control_registers_interface 1.0]
Progress: Parameterizing module control_registers_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE4_QSYS_test.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: DE4_QSYS_test.mem_if_ddr2_emif: Auto interface leveling mode set to 'Leveling'
Info: DE4_QSYS_test.nios2_qsys: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE4_QSYS_test.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE4_QSYS_test.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE4_QSYS_test.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE4_QSYS_test.mem_if_ddr2_emif: mem_if_ddr2_emif.status must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/ --output-directory=C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test.sopcinfo --report-file=html:C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test.html --report-file=qip:C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/DE4_QSYS_test.qip --report-file=cmp:C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test.cmp --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=EP4SGX230KF40C2 --system-info=DEVICE_SPEEDGRADE=2 --component-file=C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test.qsys
Progress: Loading DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test.qsys
Progress: Reading input file
Progress: Adding clk_50_bank3 [clock_source 12.1]
Progress: Parameterizing module clk_50_bank3
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding mem_if_ddr2_emif [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif
Progress: Adding nios2_qsys [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 12.1]
Progress: Parameterizing module button
Progress: Adding mm_clock_crossing_bridge_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io
Progress: Adding ddr2_i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_scl
Progress: Adding ddr2_i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_sda
Progress: Adding spi_2 [altera_avalon_spi 12.1]
Progress: Parameterizing module spi_2
Progress: Adding mem_if_ddr2_emif_0 [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif_0
Progress: Adding clk_0_bank4 [clock_source 12.1]
Progress: Parameterizing module clk_0_bank4
Progress: Adding spi_1 [altera_avalon_spi 12.1]
Progress: Parameterizing module spi_1
Progress: Adding camera_interface_block_0 [camera_interface_block 1.0]
Progress: Parameterizing module camera_interface_block_0
Progress: Adding stored_interface_block_0 [stored_interface_block 1.0]
Progress: Parameterizing module stored_interface_block_0
Progress: Adding control_registers_interface_0 [control_registers_interface 1.0]
Progress: Parameterizing module control_registers_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE4_QSYS_test.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: DE4_QSYS_test.mem_if_ddr2_emif: Auto interface leveling mode set to 'Leveling'
Info: DE4_QSYS_test.nios2_qsys: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE4_QSYS_test.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE4_QSYS_test.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE4_QSYS_test.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE4_QSYS_test.mem_if_ddr2_emif: mem_if_ddr2_emif.status must be exported, or connected to a matching conduit.
Info: DE4_QSYS_test: Generating DE4_QSYS_test "DE4_QSYS_test" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 15 modules, 57 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 32 modules, 108 connections
Info: merlin_domain_transform: After transform: 71 modules, 292 connections
Info: merlin_router_transform: After transform: 88 modules, 343 connections
Info: merlin_traffic_limiter_transform: After transform: 91 modules, 355 connections
Info: merlin_burst_transform: After transform: 102 modules, 388 connections
Info: reset_adaptation_transform: After transform: 105 modules, 394 connections
Info: merlin_network_to_switch_transform: After transform: 138 modules, 472 connections
Info: merlin_width_transform: After transform: 142 modules, 484 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src7 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src10 and cmd_xbar_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src11 and cmd_xbar_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src0 and cmd_xbar_mux_004.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src1 and cmd_xbar_mux_005.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src2 and cmd_xbar_mux_006.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src3 and cmd_xbar_mux_007.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src4 and cmd_xbar_mux_008.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src5 and cmd_xbar_mux_010.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src1 and rsp_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src1 and rsp_xbar_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src1 and rsp_xbar_mux_002.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_001.sink7
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src1 and rsp_xbar_mux_002.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src1 and rsp_xbar_mux_002.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_010.src0 and rsp_xbar_mux_001.sink10
Info: Inserting clock-crossing logic between rsp_xbar_demux_010.src1 and rsp_xbar_mux_002.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_011.src0 and rsp_xbar_mux_001.sink11
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 170 modules, 624 connections
Info: limiter_update_transform: After transform: 170 modules, 627 connections
Info: merlin_interrupt_mapper_transform: After transform: 171 modules, 630 connections
Info: merlin_interrupt_sync_transform: After transform: 174 modules, 645 connections
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0095_sopclgen  --no_splash --refresh C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0095_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0095_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0095_sopclgen  --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0095_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.04.22 17:30:41 (*) Success: sopc_builder finished.
Info: onchip_memory: "DE4_QSYS_test" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 33 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: mem_if_ddr2_emif: "DE4_QSYS_test" instantiated altera_mem_if_ddr2_emif "mem_if_ddr2_emif"
Info: nios2_qsys: Starting RTL generation for module 'DE4_QSYS_test_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE4_QSYS_test_nios2_qsys --dir=C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0096_nios2_qsys_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0096_nios2_qsys_gen//DE4_QSYS_test_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys: # 2013.04.22 17:30:44 (*) Starting Nios II generation
Info: nios2_qsys: # 2013.04.22 17:30:44 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2013.04.22 17:30:45 (*)   Plaintext license not found.
Info: nios2_qsys: # 2013.04.22 17:30:45 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2013.04.22 17:30:46 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2013.04.22 17:30:46 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2013.04.22 17:30:46 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2013.04.22 17:30:46 (*)     Testbench
Info: nios2_qsys: # 2013.04.22 17:30:47 (*)     Instruction decoding
Info: nios2_qsys: # 2013.04.22 17:30:47 (*)       Instruction fields
Info: nios2_qsys: # 2013.04.22 17:30:47 (*)       Instruction decodes
Info: nios2_qsys: # 2013.04.22 17:30:48 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2013.04.22 17:30:48 (*)       Instruction controls
Info: nios2_qsys: # 2013.04.22 17:30:48 (*)     Pipeline frontend
Info: nios2_qsys: # 2013.04.22 17:30:48 (*)     Pipeline backend
Info: nios2_qsys: # 2013.04.22 17:30:52 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2013.04.22 17:30:57 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2013.04.22 17:30:59 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'DE4_QSYS_test_nios2_qsys'
Info: nios2_qsys: "DE4_QSYS_test" instantiated altera_nios2_qsys "nios2_qsys"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0097_sopclgen  --no_splash --refresh C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0097_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0097_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0097_sopclgen  --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0097_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.04.22 17:31:06 (*) Success: sopc_builder finished.
Info: jtag_uart: "DE4_QSYS_test" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid: "DE4_QSYS_test" instantiated altera_avalon_sysid_qsys "sysid"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0099_sopclgen  --no_splash --refresh C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0099_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0099_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0099_sopclgen  --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0099_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.04.22 17:31:14 (*) Success: sopc_builder finished.
Info: timer: "DE4_QSYS_test" instantiated altera_avalon_timer "timer"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0100_sopclgen  --no_splash --refresh C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0100_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0100_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0100_sopclgen  --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0100_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.04.22 17:31:21 (*) Success: sopc_builder finished.
Info: led: "DE4_QSYS_test" instantiated altera_avalon_pio "led"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0101_sopclgen  --no_splash --refresh C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0101_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0101_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0101_sopclgen  --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0101_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.04.22 17:31:28 (*) Success: sopc_builder finished.
Info: button: "DE4_QSYS_test" instantiated altera_avalon_pio "button"
Info: mm_clock_crossing_bridge_io: "DE4_QSYS_test" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_io"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0102_sopclgen  --no_splash --refresh C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0102_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0102_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0102_sopclgen  --generate C:/Users/zeltnerj/AppData/Local/Temp/alt5817_9181306113933463987.dir/0102_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.04.22 17:31:36 (*) Success: sopc_builder finished.
Info: spi_2: "DE4_QSYS_test" instantiated altera_avalon_spi "spi_2"
Info: camera_interface_block_0: "DE4_QSYS_test" instantiated camera_interface_block "camera_interface_block_0"
Info: stored_interface_block_0: "DE4_QSYS_test" instantiated stored_interface_block "stored_interface_block_0"
Info: control_registers_interface_0: "DE4_QSYS_test" instantiated control_registers_interface "control_registers_interface_0"
Info: nios2_qsys_instruction_master_translator: "DE4_QSYS_test" instantiated altera_merlin_master_translator "nios2_qsys_instruction_master_translator"
Info: nios2_qsys_jtag_debug_module_translator: "DE4_QSYS_test" instantiated altera_merlin_slave_translator "nios2_qsys_jtag_debug_module_translator"
Info: nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: "DE4_QSYS_test" instantiated altera_merlin_master_agent "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: "DE4_QSYS_test" instantiated altera_merlin_slave_agent "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "DE4_QSYS_test" instantiated altera_avalon_sc_fifo "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "DE4_QSYS_test" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "DE4_QSYS_test" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "DE4_QSYS_test" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_003: "DE4_QSYS_test" instantiated altera_merlin_router "addr_router_003"
Info: id_router: "DE4_QSYS_test" instantiated altera_merlin_router "id_router"
Info: id_router_002: "DE4_QSYS_test" instantiated altera_merlin_router "id_router_002"
Info: id_router_004: "DE4_QSYS_test" instantiated altera_merlin_router "id_router_004"
Info: id_router_009: "DE4_QSYS_test" instantiated altera_merlin_router "id_router_009"
Info: id_router_011: "DE4_QSYS_test" instantiated altera_merlin_router "id_router_011"
Info: limiter: "DE4_QSYS_test" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "DE4_QSYS_test" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "DE4_QSYS_test" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "DE4_QSYS_test" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "DE4_QSYS_test" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "DE4_QSYS_test" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_demux_003: "DE4_QSYS_test" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_003"
Info: cmd_xbar_mux: "DE4_QSYS_test" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_009: "DE4_QSYS_test" instantiated altera_merlin_multiplexer "cmd_xbar_mux_009"
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "DE4_QSYS_test" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_009: "DE4_QSYS_test" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_009"
Info: rsp_xbar_mux: "DE4_QSYS_test" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "DE4_QSYS_test" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "DE4_QSYS_test" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "DE4_QSYS_test" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_address_alignment.sv
Info: crosser: "DE4_QSYS_test" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "DE4_QSYS_test" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE4_QSYS_test" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: pll0: "mem_if_ddr2_emif" instantiated altera_mem_if_ddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating DE4_QSYS_test_mem_if_ddr2_emif_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the DE4_QSYS_test_mem_if_ddr2_emif_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr2_emif" instantiated altera_mem_if_ddr2_phy_core "p0"
Info: m0: "mem_if_ddr2_emif" instantiated altera_mem_if_ddr2_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr2_emif" instantiated altera_mem_if_ddr2_qseq "s0"
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_master_agent.sv
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_master_translator.sv
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_merlin_slave_translator.sv
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_reset_controller.sdc
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_reset_controller.v
Info: Reusing file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS_test/synthesis/submodules/altera_reset_synchronizer.v
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: c0: "mem_if_ddr2_emif" instantiated altera_mem_if_nextgen_ddr2_controller "c0"
Info: oct0: "mem_if_ddr2_emif" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_ddr2_emif" instantiated altera_mem_if_dll "dll0"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr2_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: DE4_QSYS_test: Done DE4_QSYS_test" with 55 modules, 414 files, 9207358 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
