LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY mux2 IS
PORT ( mux_sel : IN STD_LOGIC;
	mux_in_a, mux_in_b : IN UNSIGNED (3 downto 0);
	mux_out : OUT UNSIGNED (3 downto 0));
END ENTITY mux2;

ARCHITECTURE logic OF mux2 IS 
BEGIN
	PROCESS (mux_in_a, mux_in_b, mux_sel)
	
	BEGIN
	IF mux_sel = '0' THEN mux_out <=mux_in_a;
	ELSE mux_out <= mux_in_b;
	END IF;
	END PROCESS;
END ARCHITECTURE logic;