Timing Analyzer report for pdp8_top
Sat Jul 03 17:02:37 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 14. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 15. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 16. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 19. Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 22. Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 23. Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 24. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 25. Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 35. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 36. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 37. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 38. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 39. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 40. Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 41. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 43. Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 44. Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 45. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 46. Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 54. Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 55. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 56. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 57. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 58. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 59. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 60. Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 61. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 62. Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 63. Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 64. Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 65. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 66. Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pdp8_top                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.5%      ;
;     Processor 3            ;  17.0%      ;
;     Processor 4            ;  13.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] }                                                                          ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
; CLOCK_50                                                                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                                 ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ePDP8:iPDP8|eCPU:iCPU|rdb }                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                       ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 65.08 MHz  ; 65.08 MHz       ; CLOCK_50                                                                                                                                 ;                                                ;
; 129.13 MHz ; 129.13 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 744.05 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                                                 ; -14.365 ; -9948.609     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.344  ; -105.784      ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -7.076  ; -203.691      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.761  ; -3.177        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.061 ; -0.097        ;
; CLOCK_50                                                                                                                                 ; 0.431  ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.512  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.411  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                   ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -4.371 ; -3485.013     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -2.487 ; -25.561       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.447 ; -2.958        ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                   ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.568 ; 0.000         ;
; CLOCK_50                                                        ; 0.830 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 1.032 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -4.000 ; -2816.389     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -62.681       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.419  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.365 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 15.739     ;
; -14.344 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.328      ; 15.720     ;
; -14.237 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 15.611     ;
; -14.216 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.328      ; 15.592     ;
; -14.149 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 15.510     ;
; -14.128 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 15.491     ;
; -14.086 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 15.460     ;
; -14.065 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.328      ; 15.441     ;
; -14.061 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 15.422     ;
; -14.047 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.155     ; 14.940     ;
; -14.040 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 15.403     ;
; -14.026 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.153     ; 14.921     ;
; -13.987 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.330      ; 15.365     ;
; -13.966 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 15.346     ;
; -13.947 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 15.308     ;
; -13.926 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 15.289     ;
; -13.852 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 15.213     ;
; -13.831 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 15.194     ;
; -13.687 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 15.066     ;
; -13.666 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 15.047     ;
; -13.555 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.915     ;
; -13.535 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.895     ;
; -13.521 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 14.880     ;
; -13.489 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 14.850     ;
; -13.470 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.830     ;
; -13.468 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 14.831     ;
; -13.446 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 14.827     ;
; -13.428 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 14.789     ;
; -13.425 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 14.808     ;
; -13.407 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 14.770     ;
; -13.406 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.766     ;
; -13.383 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 14.742     ;
; -13.332 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.694     ;
; -13.313 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.673     ;
; -13.312 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.674     ;
; -13.298 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 14.659     ;
; -13.272 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 14.631     ;
; -13.247 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.609     ;
; -13.237 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.154     ; 14.131     ;
; -13.216 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.152     ; 14.112     ;
; -13.183 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 14.541     ;
; -13.183 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.545     ;
; -13.160 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 14.521     ;
; -13.145 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 14.503     ;
; -13.142 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.502     ;
; -13.133 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 14.491     ;
; -13.119 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 14.480     ;
; -13.119 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 14.477     ;
; -13.098 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 14.461     ;
; -13.090 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.452     ;
; -13.049 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.313      ; 14.410     ;
; -12.973 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 14.331     ;
; -12.960 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.320     ;
; -12.922 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.282     ;
; -12.919 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.281     ;
; -12.910 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.270     ;
; -12.896 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.256     ;
; -12.864 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.224     ;
; -12.780 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.644     ; 13.137     ;
; -12.777 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.644     ; 13.134     ;
; -12.763 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.644     ; 13.120     ;
; -12.750 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 14.110     ;
; -12.749 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.522     ; 13.228     ;
; -12.719 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.522     ; 13.198     ;
; -12.706 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.577     ; 13.130     ;
; -12.676 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.577     ; 13.100     ;
; -12.659 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.644     ; 13.016     ;
; -12.659 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.644     ; 13.016     ;
; -12.654 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.644     ; 13.011     ;
; -12.649 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 13.075     ;
; -12.641 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.314      ; 14.003     ;
; -12.620 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 13.046     ;
; -12.619 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 13.045     ;
; -12.603 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.522     ; 13.082     ;
; -12.590 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 13.016     ;
; -12.587 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a29~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 13.135     ;
; -12.587 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a29~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 13.135     ;
; -12.560 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.577     ; 12.984     ;
; -12.557 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.552     ; 13.006     ;
; -12.541 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.648     ; 12.894     ;
; -12.541 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.644     ; 12.898     ;
; -12.522 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 12.948     ;
; -12.508 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.552     ; 12.957     ;
; -12.503 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 12.929     ;
; -12.494 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.642     ; 12.853     ;
; -12.492 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 12.918     ;
; -12.484 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.552     ; 12.933     ;
; -12.479 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 12.905     ;
; -12.474 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 12.900     ;
; -12.465 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.645     ; 12.821     ;
; -12.464 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.645     ; 12.820     ;
; -12.457 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.522     ; 12.936     ;
; -12.456 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.645     ; 12.812     ;
; -12.454 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.552     ; 12.903     ;
; -12.451 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.645     ; 12.807     ;
; -12.450 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.645     ; 12.806     ;
; -12.450 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 12.938     ;
; -12.450 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 12.938     ;
; -12.449 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.575     ; 12.875     ;
; -12.447 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.645     ; 12.803     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -9.344 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.389      ; 8.846      ;
; -9.231 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a45~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.408      ; 8.752      ;
; -9.158 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a21~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.405      ; 8.676      ;
; -9.057 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 8.733      ;
; -9.055 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a9~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.404      ; 8.572      ;
; -9.027 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.362      ; 8.711      ;
; -8.989 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.330      ; 8.650      ;
; -8.982 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a44~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.402      ; 8.702      ;
; -8.952 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.352      ; 8.622      ;
; -8.951 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.364      ; 8.637      ;
; -8.883 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.340      ; 8.554      ;
; -8.882 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.355      ; 8.559      ;
; -8.881 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 8.348      ;
; -8.880 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 8.545      ;
; -8.856 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.377      ; 8.555      ;
; -8.846 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.362      ; 8.526      ;
; -8.844 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a29~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.374      ; 8.537      ;
; -8.834 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.356      ; 8.520      ;
; -8.814 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 8.476      ;
; -8.792 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.404      ; 8.518      ;
; -8.781 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.355      ; 8.467      ;
; -8.777 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 8.448      ;
; -8.775 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.364      ; 8.252      ;
; -8.774 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.363      ; 8.449      ;
; -8.772 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.352      ; 8.446      ;
; -8.757 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.351      ; 8.433      ;
; -8.749 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a10~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.379      ; 8.450      ;
; -8.731 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.746      ; 8.799      ;
; -8.706 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.355      ; 8.174      ;
; -8.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.768      ; 8.796      ;
; -8.705 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 8.371      ;
; -8.704 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.328      ; 8.363      ;
; -8.702 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.374      ; 8.406      ;
; -8.693 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.388      ; 8.399      ;
; -8.693 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.368      ; 8.391      ;
; -8.690 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 8.340      ;
; -8.684 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.408      ; 8.410      ;
; -8.675 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.365      ; 8.371      ;
; -8.674 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.744      ; 8.749      ;
; -8.667 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.350      ; 8.335      ;
; -8.663 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.722      ; 8.716      ;
; -8.651 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.361      ; 8.337      ;
; -8.636 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.344      ; 8.310      ;
; -8.633 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.390      ; 8.348      ;
; -8.630 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a23~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.381      ; 8.342      ;
; -8.626 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.744      ; 8.688      ;
; -8.613 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a37~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.388      ; 8.321      ;
; -8.606 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.356      ; 8.293      ;
; -8.601 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.766      ; 8.685      ;
; -8.596 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.352      ; 8.061      ;
; -8.595 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.351      ; 8.258      ;
; -8.584 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.341      ; 8.244      ;
; -8.582 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.352      ; 8.259      ;
; -8.569 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.389      ; 8.280      ;
; -8.561 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.380      ; 8.253      ;
; -8.555 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.746      ; 8.414      ;
; -8.554 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.745      ; 8.611      ;
; -8.533 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a22~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.403      ; 8.258      ;
; -8.531 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.381      ; 8.243      ;
; -8.530 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.768      ; 8.411      ;
; -8.529 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.767      ; 8.608      ;
; -8.515 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.332      ; 8.166      ;
; -8.496 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 8.180      ;
; -8.474 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.384      ; 8.189      ;
; -8.472 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.349      ; 8.146      ;
; -8.462 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 8.146      ;
; -8.455 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.747      ; 8.533      ;
; -8.455 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.377      ; 8.152      ;
; -8.431 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.743      ; 8.499      ;
; -8.430 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.769      ; 8.530      ;
; -8.428 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a5~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 8.101      ;
; -8.406 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.765      ; 8.496      ;
; -8.405 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.329      ; 8.053      ;
; -8.402 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.712      ; 8.444      ;
; -8.395 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.768      ; 8.485      ;
; -8.389 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.747      ; 8.458      ;
; -8.386 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.745      ; 8.450      ;
; -8.386 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.723      ; 8.428      ;
; -8.378 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.768      ; 8.468      ;
; -8.377 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.734      ; 8.441      ;
; -8.373 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.744      ; 8.448      ;
; -8.372 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.747      ; 8.441      ;
; -8.367 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.723      ; 8.421      ;
; -8.354 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.744      ; 8.429      ;
; -8.345 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.362      ; 8.019      ;
; -8.338 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.768      ; 8.219      ;
; -8.336 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a26~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.373      ; 8.034      ;
; -8.331 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a17~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.382      ; 8.032      ;
; -8.320 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a3~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.388      ; 8.020      ;
; -8.304 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.723      ; 8.358      ;
; -8.296 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.398      ; 8.006      ;
; -8.290 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.766      ; 8.374      ;
; -8.284 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.745      ; 8.347      ;
; -8.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.766      ; 8.357      ;
; -8.267 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.745      ; 8.330      ;
; -8.256 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.374      ; 7.948      ;
; -8.225 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a6~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.379      ; 7.935      ;
; -8.218 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.767      ; 8.297      ;
; -8.213 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.747      ; 8.073      ;
; -8.212 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.746      ; 8.270      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -7.076 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.724      ; 9.291      ;
; -6.517 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.724      ; 8.732      ;
; -6.446 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.724      ; 8.661      ;
; -6.435 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.719      ; 8.645      ;
; -6.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.724      ; 8.558      ;
; -6.300 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.724      ; 8.515      ;
; -6.259 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.724      ; 8.474      ;
; -6.241 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.724      ; 8.456      ;
; -6.195 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.719      ; 8.405      ;
; -6.145 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.781      ; 8.417      ;
; -6.125 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.724      ; 8.340      ;
; -6.115 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.785      ; 8.391      ;
; -5.896 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.785      ; 8.172      ;
; -5.880 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.580      ; 7.951      ;
; -5.767 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.580      ; 7.838      ;
; -5.767 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.580      ; 7.838      ;
; -5.767 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.580      ; 7.838      ;
; -5.767 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.580      ; 7.838      ;
; -5.767 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.580      ; 7.838      ;
; -5.767 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.580      ; 7.838      ;
; -5.767 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.580      ; 7.838      ;
; -5.761 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.781      ; 8.033      ;
; -5.622 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.575      ; 7.688      ;
; -5.607 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.637      ; 7.735      ;
; -5.586 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.785      ; 7.862      ;
; -5.335 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.641      ; 7.467      ;
; -5.318 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.575      ; 7.384      ;
; -5.308 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.641      ; 7.440      ;
; -5.146 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.785      ; 7.422      ;
; -5.094 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.785      ; 7.370      ;
; -5.059 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.981      ;
; -4.997 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.785      ; 7.273      ;
; -4.974 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.781      ; 7.246      ;
; -4.880 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.785      ; 7.156      ;
; -4.876 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.781      ; 7.148      ;
; -4.798 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.720      ;
; -4.740 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.731      ; 6.962      ;
; -4.733 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.655      ;
; -4.709 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.641      ; 6.841      ;
; -4.679 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.641      ; 6.811      ;
; -4.679 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.641      ; 6.811      ;
; -4.679 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.641      ; 6.811      ;
; -4.607 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.529      ;
; -4.598 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.641      ; 6.730      ;
; -4.539 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.587      ; 6.617      ;
; -4.486 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.408      ;
; -4.479 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.637      ; 6.607      ;
; -4.479 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.637      ; 6.607      ;
; -4.479 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.637      ; 6.607      ;
; -4.440 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.362      ;
; -4.428 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.397     ; 5.032      ;
; -4.374 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.397     ; 4.978      ;
; -4.367 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.397     ; 4.971      ;
; -4.345 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.397     ; 4.949      ;
; -4.335 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.776      ; 6.602      ;
; -4.330 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.397     ; 4.934      ;
; -4.302 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.397     ; 4.906      ;
; -4.264 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.244      ; 5.556      ;
; -4.252 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.244      ; 5.544      ;
; -4.209 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.131      ;
; -4.197 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.119      ;
; -4.152 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.074      ;
; -4.150 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.072      ;
; -4.146 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.068      ;
; -4.140 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.062      ;
; -4.138 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.060      ;
; -4.134 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.056      ;
; -4.134 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 6.257      ;
; -4.112 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.397     ; 4.716      ;
; -4.101 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.023      ;
; -4.100 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.022      ;
; -4.099 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.021      ;
; -4.089 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.011      ;
; -4.088 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.010      ;
; -4.087 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.009      ;
; -4.085 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.244      ; 5.377      ;
; -4.082 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.397     ; 4.686      ;
; -4.072 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.244      ; 5.364      ;
; -4.030 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.952      ;
; -3.982 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.904      ;
; -3.973 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.895      ;
; -3.971 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.893      ;
; -3.967 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.889      ;
; -3.938 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.244      ; 5.230      ;
; -3.925 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.847      ;
; -3.923 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.845      ;
; -3.922 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.844      ;
; -3.921 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.843      ;
; -3.920 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.842      ;
; -3.919 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.841      ;
; -3.916 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.103      ; 7.057      ;
; -3.883 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.805      ;
; -3.874 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.796      ;
; -3.873 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.795      ;
; -3.872 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.794      ;
; -3.826 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.748      ;
; -3.824 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.746      ;
; -3.820 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.742      ;
; -3.777 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.115      ; 6.383      ;
; -3.775 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.697      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.761 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -0.309     ; 1.943      ;
; -0.344 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.268      ;
; -0.218 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.142      ;
; -0.195 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.119      ;
; -0.193 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.117      ;
; -0.173 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.097      ;
; -0.160 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.084      ;
; -0.133 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.057      ;
; 0.003  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.921      ;
; 0.029  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.895      ;
; 0.030  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.894      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.061 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.197      ;
; -0.036 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.222      ;
; 0.007  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 2.262      ;
; 0.096  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 2.351      ;
; 0.112  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 2.371      ;
; 0.129  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.387      ;
; 0.151  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.409      ;
; 0.184  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 2.439      ;
; 0.191  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.449      ;
; 0.229  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.512      ; 2.483      ;
; 0.230  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.488      ;
; 0.269  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 2.528      ;
; 0.384  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 2.639      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.514  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 2.773      ;
; 0.529  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.787      ;
; 0.561  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 2.816      ;
; 0.569  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.827      ;
; 0.574  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 2.829      ;
; 0.593  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.851      ;
; 0.606  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.864      ;
; 0.609  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 2.867      ;
; 0.637  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 2.896      ;
; 0.671  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.033      ; 2.446      ;
; 0.678  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.520      ; 2.940      ;
; 0.729  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.020      ;
; 0.733  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.024      ;
; 0.743  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.510      ; 3.495      ;
; 0.744  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.510      ; 3.496      ;
; 0.794  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 3.053      ;
; 0.818  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.109      ;
; 0.818  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.109      ;
; 0.820  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.111      ;
; 0.822  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.113      ;
; 0.825  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.116      ;
; 0.880  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.002      ; 2.624      ;
; 0.885  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.643      ;
; 0.885  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.643      ;
; 0.885  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.643      ;
; 0.885  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.643      ;
; 0.885  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.643      ;
; 0.885  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.643      ;
; 0.885  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.643      ;
; 0.885  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.643      ;
; 0.886  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.510      ; 3.638      ;
; 0.887  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.510      ; 3.639      ;
; 0.910  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.510      ; 3.662      ;
; 0.957  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 3.215      ;
; 0.971  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 3.229      ;
; 0.986  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.510      ; 3.738      ;
; 1.004  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.295      ;
; 1.008  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.510      ; 3.760      ;
; 1.011  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 3.266      ;
; 1.014  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.514      ; 3.270      ;
; 1.023  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.452      ; 3.217      ;
; 1.035  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.512      ; 3.289      ;
; 1.039  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 3.298      ;
; 1.075  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 3.330      ;
; 1.085  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 3.344      ;
; 1.090  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.512      ; 3.344      ;
; 1.102  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.512      ; 3.356      ;
; 1.102  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.451      ; 3.295      ;
; 1.110  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.520      ; 3.372      ;
; 1.111  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.459      ; 3.312      ;
; 1.115  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.514      ; 3.371      ;
; 1.122  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.459      ; 3.323      ;
; 1.156  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.455      ; 3.353      ;
; 1.179  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.456      ; 3.377      ;
; 1.182  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.144      ; 1.058      ;
; 1.182  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 3.440      ;
; 1.188  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 3.446      ;
; 1.209  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.515      ; 3.466      ;
; 1.210  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.144      ; 1.086      ;
; 1.225  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.132      ; 1.089      ;
; 1.233  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 3.488      ;
; 1.246  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 3.505      ;
; 1.254  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.456      ; 3.452      ;
; 1.261  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.512      ; 3.515      ;
; 1.273  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.511      ; 4.026      ;
; 1.276  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.914      ; 3.432      ;
; 1.281  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 3.540      ;
; 1.300  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 3.559      ;
; 1.344  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.516      ; 3.602      ;
; 1.352  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.510      ; 4.104      ;
; 1.365  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.517      ; 3.624      ;
; 1.368  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.455      ; 3.565      ;
; 1.370  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.514      ; 3.626      ;
; 1.384  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.456      ; 3.582      ;
; 1.384  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.519      ; 3.645      ;
; 1.396  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.456      ; 3.594      ;
; 1.399  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.451      ; 3.592      ;
; 1.399  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.512      ; 3.653      ;
; 1.402  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.455      ; 3.599      ;
; 1.410  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.513      ; 3.665      ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.431 ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 0.746      ;
; 0.432 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered                                                                                                 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.746      ;
; 0.437 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.746      ;
; 0.448 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.758      ;
; 0.452 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                          ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                          ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[1]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[9]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[9]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[2]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[4]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[4]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[11]                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[11]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[8]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[8]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[7]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE10                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE10                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD06                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD06                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.512 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.801      ;
; 0.514 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.803      ;
; 0.540 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.829      ;
; 0.664 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.953      ;
; 0.695 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.984      ;
; 0.709 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.998      ;
; 0.719 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.008      ;
; 0.734 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.023      ;
; 0.751 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.040      ;
; 0.919 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.208      ;
; 2.134 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.077     ; 1.799      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.411 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.989      ; 1.930      ;
; 1.429 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.020      ; 1.979      ;
; 1.554 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.022      ; 2.106      ;
; 1.558 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.037      ; 2.125      ;
; 1.604 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 2.136      ;
; 1.755 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.036      ; 2.321      ;
; 1.854 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.557      ; 1.941      ;
; 1.964 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.533      ; 2.027      ;
; 2.224 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.990      ; 2.744      ;
; 2.235 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.016      ; 2.781      ;
; 2.402 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.014      ; 2.946      ;
; 2.433 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.000      ; 2.963      ;
; 2.530 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.023      ; 3.083      ;
; 2.536 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.981      ; 3.047      ;
; 2.582 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.022      ; 3.134      ;
; 2.617 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.991      ; 3.138      ;
; 2.632 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.569      ; 2.731      ;
; 2.637 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 3.169      ;
; 2.680 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.546      ; 2.756      ;
; 2.734 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 3.289      ;
; 2.744 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.004      ; 3.278      ;
; 2.744 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.004      ; 3.278      ;
; 2.756 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.568      ; 2.854      ;
; 2.778 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.566      ; 2.874      ;
; 2.793 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.571      ; 2.894      ;
; 2.798 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.970      ; 3.298      ;
; 2.855 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.979      ; 3.364      ;
; 2.868 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.003      ; 3.401      ;
; 2.879 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.568      ; 2.977      ;
; 2.888 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.569      ; 2.987      ;
; 2.890 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.001      ; 3.421      ;
; 2.900 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.989      ; 3.419      ;
; 2.930 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 3.485      ;
; 2.985 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.989      ; 3.504      ;
; 2.988 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.003      ; 3.521      ;
; 2.999 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.544      ; 3.073      ;
; 3.081 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.968      ; 3.579      ;
; 3.118 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.527      ; 3.175      ;
; 3.139 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.989      ; 3.658      ;
; 3.139 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.493      ; 3.162      ;
; 3.225 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.989      ; 3.744      ;
; 3.264 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 3.796      ;
; 3.268 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.987      ; 3.785      ;
; 3.275 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.021      ; 3.826      ;
; 3.312 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.991      ; 3.833      ;
; 3.331 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.998      ; 3.859      ;
; 3.346 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.027      ; 3.903      ;
; 3.354 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 3.909      ;
; 3.361 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.978      ; 3.869      ;
; 3.376 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.009      ; 3.915      ;
; 3.381 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.574      ; 3.485      ;
; 3.393 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.497      ; 3.420      ;
; 3.399 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.023      ; 3.952      ;
; 3.406 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.020      ; 3.956      ;
; 3.444 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.004      ; 3.978      ;
; 3.452 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.000      ; 3.982      ;
; 3.468 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.529      ; 3.527      ;
; 3.476 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 4.017      ;
; 3.498 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.596      ; 3.624      ;
; 3.508 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.987      ; 4.025      ;
; 3.544 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.987      ; 4.061      ;
; 3.545 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.022      ; 4.097      ;
; 3.551 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.022      ; 4.103      ;
; 3.568 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 4.123      ;
; 3.568 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.024      ; 4.122      ;
; 3.572 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 4.127      ;
; 3.585 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.512      ; 3.627      ;
; 3.590 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.023      ; 4.143      ;
; 3.604 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.020      ; 4.154      ;
; 3.615 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.979      ; 4.124      ;
; 3.616 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 4.148      ;
; 3.622 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.981      ; 4.133      ;
; 3.639 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.023      ; 4.192      ;
; 3.653 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.006      ; 4.189      ;
; 3.665 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 4.197      ;
; 3.667 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 4.222      ;
; 3.668 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 4.209      ;
; 3.687 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.999      ; 4.216      ;
; 3.691 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.021      ; 4.242      ;
; 3.691 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.001      ; 4.222      ;
; 3.692 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.024      ; 4.246      ;
; 3.706 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 4.261      ;
; 3.708 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.495      ; 3.733      ;
; 3.708 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.989      ; 4.227      ;
; 3.710 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.014      ; 4.254      ;
; 3.714 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.022      ; 4.266      ;
; 3.715 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.998      ; 4.243      ;
; 3.721 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.572      ; 3.823      ;
; 3.729 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.027      ; 4.286      ;
; 3.731 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.990      ; 4.251      ;
; 3.745 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.010      ; 4.285      ;
; 3.769 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.012      ; 4.311      ;
; 3.793 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.535      ; 3.858      ;
; 3.798 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.022      ; 4.350      ;
; 3.807 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 4.362      ;
; 3.807 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.529      ; 3.866      ;
; 3.811 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.976      ; 4.317      ;
; 3.812 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.000      ; 4.342      ;
; 3.815 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.024      ; 4.369      ;
; 3.818 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.004      ; 4.352      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.371 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.303      ;
; -4.371 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.303      ;
; -4.359 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.291      ;
; -4.359 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.291      ;
; -4.118 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.039      ;
; -4.093 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.014      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.823      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.823      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.823      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.823      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.823      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.823      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.823      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.822      ;
; -3.896 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.816      ;
; -3.896 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.816      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.818      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.818      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.818      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.818      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.818      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.818      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.818      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.892 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.817      ;
; -3.891 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.811      ;
; -3.891 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.811      ;
; -3.880 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.812      ;
; -3.879 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.815      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.815      ;
; -3.879 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.815      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.815      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.811      ;
; -3.879 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.879 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.809      ;
; -3.878 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.809      ;
; -3.878 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.809      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.487 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.780      ; 2.380      ;
; -2.433 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.780      ; 2.326      ;
; -2.403 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.746      ; 2.479      ;
; -2.350 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.746      ; 2.426      ;
; -2.314 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.757      ; 2.390      ;
; -2.303 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.756      ; 2.390      ;
; -2.286 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.778      ; 2.382      ;
; -2.281 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.781      ; 2.384      ;
; -2.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.781      ; 2.384      ;
; -2.255 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.757      ; 2.331      ;
; -2.243 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.756      ; 2.330      ;
; -2.232 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.778      ; 2.328      ;
; -2.226 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.781      ; 2.329      ;
; -2.217 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.781      ; 2.329      ;
; -2.017 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.745      ; 2.080      ;
; -1.990 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.745      ; 2.053      ;
; -1.929 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.779      ; 2.020      ;
; -1.915 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.779      ; 2.006      ;
; -1.760 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.777      ; 1.857      ;
; -1.756 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.777      ; 1.858      ;
; -1.753 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.780      ; 1.855      ;
; -1.722 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.777      ; 1.819      ;
; -1.718 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.777      ; 1.820      ;
; -1.715 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.780      ; 1.817      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.447 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.176      ; 3.614      ;
; -0.447 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.176      ; 3.614      ;
; -0.447 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.176      ; 3.614      ;
; -0.447 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.176      ; 3.614      ;
; -0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.176      ; 3.557      ;
; -0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.176      ; 3.557      ;
; -0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.176      ; 3.557      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.568 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.326      ;
; 0.568 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.326      ;
; 0.568 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.326      ;
; 0.631 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.389      ;
; 0.631 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.389      ;
; 0.631 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.389      ;
; 0.631 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.516      ; 3.389      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.830 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.576      ; 1.618      ;
; 1.151 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.444      ;
; 1.688 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.968      ;
; 1.688 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.968      ;
; 1.688 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.968      ;
; 1.688 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.968      ;
; 1.688 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.968      ;
; 1.688 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.968      ;
; 1.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.979      ;
; 1.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.979      ;
; 1.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.979      ;
; 1.698 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.979      ;
; 1.705 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.984      ;
; 1.705 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.984      ;
; 1.705 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.984      ;
; 1.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.036      ;
; 1.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.036      ;
; 1.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.036      ;
; 1.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.036      ;
; 1.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.036      ;
; 1.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.036      ;
; 1.753 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.046      ;
; 1.753 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.046      ;
; 1.753 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.046      ;
; 1.753 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.046      ;
; 2.582 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.532      ; 3.326      ;
; 2.582 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.532      ; 3.326      ;
; 2.582 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.532      ; 3.326      ;
; 3.258 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.542      ; 4.012      ;
; 3.273 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[7]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.530      ; 4.015      ;
; 3.273 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.530      ; 4.015      ;
; 3.294 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opREAD                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.523      ; 4.029      ;
; 3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadAddr                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 4.320      ;
; 3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadIncAddr                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 4.320      ;
; 3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEfetchData                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 4.320      ;
; 3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 4.320      ;
; 3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.662      ; 4.318      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.450 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.305      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[4]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[3]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[9]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[8]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[6]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[7]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[10]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[11]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[12]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.451 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[5]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.307      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[23]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[20]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[14]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[21]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[22]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[13]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.453 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[24]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 4.309      ;
; 3.455 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|waitfb                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.656      ; 4.323      ;
; 3.455 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|wrb                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.656      ; 4.323      ;
; 3.455 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDone                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.656      ; 4.323      ;
; 3.455 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOT                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.656      ; 4.323      ;
; 3.455 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.656      ; 4.323      ;
; 3.459 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadAddr                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 4.335      ;
; 3.459 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadIncAddr                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 4.335      ;
; 3.459 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEfetchData                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 4.335      ;
; 3.459 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.664      ; 4.335      ;
; 3.460 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.662      ; 4.334      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
; 3.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.643      ; 4.321      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.036      ; 1.598      ;
; 1.035 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.034      ; 1.599      ;
; 1.037 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.033      ; 1.600      ;
; 1.094 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.036      ; 1.660      ;
; 1.097 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.034      ; 1.661      ;
; 1.099 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.033      ; 1.662      ;
; 1.238 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.035      ; 1.803      ;
; 1.239 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.035      ; 1.804      ;
; 1.416 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.000      ; 1.946      ;
; 1.416 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.000      ; 1.946      ;
; 1.642 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.036      ; 2.208      ;
; 1.643 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.038      ; 2.211      ;
; 1.643 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.038      ; 2.211      ;
; 1.645 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.035      ; 2.210      ;
; 1.668 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.036      ; 2.234      ;
; 1.669 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.038      ; 2.237      ;
; 1.670 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.013      ; 2.213      ;
; 1.670 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.038      ; 2.238      ;
; 1.671 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 2.212      ;
; 1.671 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.035      ; 2.236      ;
; 1.674 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 2.206      ;
; 1.701 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.013      ; 2.244      ;
; 1.702 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 2.243      ;
; 1.710 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 2.242      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 70.65 MHz  ; 70.65 MHz       ; CLOCK_50                                                                                                                                 ;                                                ;
; 140.57 MHz ; 140.57 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 809.72 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                                                 ; -13.154 ; -9234.420     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -8.811  ; -99.427       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -6.604  ; -189.018      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.673  ; -2.399        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.060 ; -0.099        ;
; CLOCK_50                                                                                                                                 ; 0.381  ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.482  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.374  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -3.910 ; -3085.259     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -2.404 ; -24.310       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.329 ; -2.138        ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.376 ; 0.000         ;
; CLOCK_50                                                        ; 0.757 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 1.107 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -4.000 ; -2816.260     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -64.566       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.310  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.154 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 14.479     ;
; -13.143 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 14.471     ;
; -13.040 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 14.365     ;
; -13.029 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 14.357     ;
; -12.964 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 14.277     ;
; -12.953 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 14.269     ;
; -12.923 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 14.248     ;
; -12.912 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 14.240     ;
; -12.885 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 14.198     ;
; -12.879 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.163     ; 13.755     ;
; -12.874 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 14.190     ;
; -12.868 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.160     ; 13.747     ;
; -12.782 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 14.095     ;
; -12.771 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 14.087     ;
; -12.749 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.293      ; 14.081     ;
; -12.738 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 14.073     ;
; -12.696 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 14.009     ;
; -12.685 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 14.001     ;
; -12.556 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.294      ; 13.889     ;
; -12.545 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 13.881     ;
; -12.352 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.665     ;
; -12.327 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.640     ;
; -12.297 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.610     ;
; -12.294 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.273      ; 13.606     ;
; -12.275 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 13.610     ;
; -12.267 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.580     ;
; -12.264 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.299      ; 13.602     ;
; -12.261 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.574     ;
; -12.256 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.572     ;
; -12.250 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.566     ;
; -12.197 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.510     ;
; -12.193 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.506     ;
; -12.175 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.273      ; 13.487     ;
; -12.134 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.450     ;
; -12.123 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.273      ; 13.435     ;
; -12.109 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.425     ;
; -12.079 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.395     ;
; -12.076 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.276      ; 13.391     ;
; -12.057 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.162     ; 12.934     ;
; -12.046 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.159     ; 12.926     ;
; -12.043 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.354     ;
; -12.036 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.349     ;
; -12.034 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.345     ;
; -12.015 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.328     ;
; -12.004 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.320     ;
; -12.003 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.314     ;
; -11.979 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.295     ;
; -11.975 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.291     ;
; -11.957 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.276      ; 13.272     ;
; -11.930 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.241     ;
; -11.917 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 12.327     ;
; -11.916 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 12.326     ;
; -11.912 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 12.322     ;
; -11.905 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.276      ; 13.220     ;
; -11.828 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.274      ; 13.141     ;
; -11.825 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.275      ; 13.139     ;
; -11.818 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 13.134     ;
; -11.816 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.275      ; 13.130     ;
; -11.809 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.595     ; 12.216     ;
; -11.807 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.272      ; 13.118     ;
; -11.800 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.595     ; 12.207     ;
; -11.800 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.595     ; 12.207     ;
; -11.785 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.275      ; 13.099     ;
; -11.720 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a29~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 12.324     ;
; -11.720 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a29~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 12.324     ;
; -11.712 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.275      ; 13.026     ;
; -11.692 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.481     ; 12.213     ;
; -11.689 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.598     ; 12.093     ;
; -11.684 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 12.094     ;
; -11.659 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 12.069     ;
; -11.653 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.533     ; 12.122     ;
; -11.639 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.596     ; 12.045     ;
; -11.638 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.596     ; 12.044     ;
; -11.622 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 12.032     ;
; -11.622 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 12.032     ;
; -11.621 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 12.107     ;
; -11.613 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 12.162     ;
; -11.613 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 12.162     ;
; -11.610 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.596     ; 12.016     ;
; -11.610 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 12.926     ;
; -11.608 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.596     ; 12.014     ;
; -11.606 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.596     ; 12.012     ;
; -11.606 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.596     ; 12.012     ;
; -11.605 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.596     ; 12.011     ;
; -11.597 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a44~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 12.189     ;
; -11.597 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a44~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 12.189     ;
; -11.589 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.275      ; 12.903     ;
; -11.583 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.594     ; 11.991     ;
; -11.562 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 11.972     ;
; -11.557 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 11.967     ;
; -11.548 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 11.958     ;
; -11.547 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.592     ; 11.957     ;
; -11.541 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.595     ; 11.948     ;
; -11.540 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.595     ; 11.947     ;
; -11.528 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.596     ; 11.934     ;
; -11.527 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.481     ; 12.048     ;
; -11.522 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.595     ; 11.929     ;
; -11.522 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.595     ; 11.929     ;
; -11.494 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.445     ; 12.051     ;
; -11.494 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.445     ; 12.051     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -8.811 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.297      ; 8.294      ;
; -8.703 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a45~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 8.203      ;
; -8.635 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a21~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.312      ; 8.133      ;
; -8.556 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.256      ; 8.228      ;
; -8.543 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a9~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 8.035      ;
; -8.531 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.265      ; 8.212      ;
; -8.450 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a44~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.304      ; 8.162      ;
; -8.437 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.264      ; 8.117      ;
; -8.427 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.243      ; 8.091      ;
; -8.397 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.261      ; 8.066      ;
; -8.383 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.257      ; 8.056      ;
; -8.379 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.255      ; 8.040      ;
; -8.372 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.276      ; 8.064      ;
; -8.369 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.263      ; 7.818      ;
; -8.311 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.264      ; 7.998      ;
; -8.308 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.251      ; 7.980      ;
; -8.280 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a29~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.284      ; 7.974      ;
; -8.278 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.269      ; 7.955      ;
; -8.273 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.256      ; 7.945      ;
; -8.260 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.263      ; 7.929      ;
; -8.254 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.244      ; 7.919      ;
; -8.250 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.271      ; 7.707      ;
; -8.247 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.311      ; 7.973      ;
; -8.239 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.601      ; 8.256      ;
; -8.233 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.264      ; 7.918      ;
; -8.229 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.623      ; 8.268      ;
; -8.224 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.262      ; 7.894      ;
; -8.219 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.253      ; 7.890      ;
; -8.218 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a10~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.287      ; 7.920      ;
; -8.206 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.256      ; 7.868      ;
; -8.196 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.264      ; 7.646      ;
; -8.190 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.282      ; 7.895      ;
; -8.185 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.292      ; 7.885      ;
; -8.177 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.276      ; 7.876      ;
; -8.160 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.315      ; 7.883      ;
; -8.158 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.244      ; 7.812      ;
; -8.144 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.243      ; 7.808      ;
; -8.131 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.251      ; 7.805      ;
; -8.124 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a23~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.289      ; 7.834      ;
; -8.119 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.290      ; 7.827      ;
; -8.114 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.261      ; 7.783      ;
; -8.114 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.272      ; 7.807      ;
; -8.110 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.588      ; 8.119      ;
; -8.100 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.610      ; 8.131      ;
; -8.100 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.261      ; 7.779      ;
; -8.096 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.255      ; 7.757      ;
; -8.093 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a37~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.290      ; 7.796      ;
; -8.086 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.263      ; 7.535      ;
; -8.080 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.606      ; 8.094      ;
; -8.070 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.628      ; 8.106      ;
; -8.062 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.600      ; 8.068      ;
; -8.061 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.286      ; 7.763      ;
; -8.061 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.280      ; 7.747      ;
; -8.060 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.265      ; 7.746      ;
; -8.053 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 7.869      ;
; -8.052 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.622      ; 8.080      ;
; -8.052 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.608      ; 7.846      ;
; -8.046 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.254      ; 7.718      ;
; -8.042 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 7.858      ;
; -8.039 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.601      ; 8.056      ;
; -8.039 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.252      ; 7.701      ;
; -8.014 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.289      ; 7.724      ;
; -8.003 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a22~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.309      ; 7.727      ;
; -7.985 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.245      ; 7.640      ;
; -7.974 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.291      ; 7.686      ;
; -7.950 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.264      ; 7.635      ;
; -7.946 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.264      ; 7.631      ;
; -7.942 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.623      ; 7.981      ;
; -7.940 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.280      ; 7.633      ;
; -7.936 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.253      ; 7.607      ;
; -7.925 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.598      ; 7.941      ;
; -7.921 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.623      ; 7.960      ;
; -7.916 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.609      ; 7.946      ;
; -7.911 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a5~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.264      ; 7.585      ;
; -7.910 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.588      ; 7.919      ;
; -7.906 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.631      ; 7.958      ;
; -7.902 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.611      ; 7.923      ;
; -7.898 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.576      ; 7.897      ;
; -7.892 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.620      ; 7.930      ;
; -7.880 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.606      ; 7.894      ;
; -7.875 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.244      ; 7.529      ;
; -7.872 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.602      ; 7.890      ;
; -7.862 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.600      ; 7.868      ;
; -7.852 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.608      ; 7.646      ;
; -7.844 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.589      ; 7.843      ;
; -7.839 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.265      ; 7.510      ;
; -7.827 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a26~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.275      ; 7.520      ;
; -7.817 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.598      ; 7.838      ;
; -7.813 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.610      ; 7.844      ;
; -7.809 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a3~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.289      ; 7.504      ;
; -7.800 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a17~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.293      ; 7.503      ;
; -7.792 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.610      ; 7.823      ;
; -7.790 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.298      ; 7.494      ;
; -7.786 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.628      ; 7.822      ;
; -7.765 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.622      ; 7.793      ;
; -7.762 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.628      ; 7.798      ;
; -7.754 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.282      ; 7.444      ;
; -7.744 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.622      ; 7.772      ;
; -7.743 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.589      ; 7.753      ;
; -7.734 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 7.550      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -6.604 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.592      ; 8.688      ;
; -6.086 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.592      ; 8.170      ;
; -6.016 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.592      ; 8.100      ;
; -6.008 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.588      ; 8.088      ;
; -5.885 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.592      ; 7.969      ;
; -5.867 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.592      ; 7.951      ;
; -5.839 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.592      ; 7.923      ;
; -5.826 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.592      ; 7.910      ;
; -5.787 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.588      ; 7.867      ;
; -5.745 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.642      ; 7.879      ;
; -5.731 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.592      ; 7.815      ;
; -5.689 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.644      ; 7.825      ;
; -5.490 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.644      ; 7.626      ;
; -5.433 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 7.364      ;
; -5.374 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 7.305      ;
; -5.345 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.642      ; 7.479      ;
; -5.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 7.274      ;
; -5.328 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 7.259      ;
; -5.326 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 7.257      ;
; -5.326 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 7.257      ;
; -5.326 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 7.257      ;
; -5.326 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 7.257      ;
; -5.249 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.489      ; 7.230      ;
; -5.196 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.644      ; 7.332      ;
; -5.193 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.435      ; 7.120      ;
; -4.968 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.435      ; 6.895      ;
; -4.918 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.491      ; 6.901      ;
; -4.898 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.491      ; 6.881      ;
; -4.781 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.644      ; 6.917      ;
; -4.699 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.644      ; 6.835      ;
; -4.682 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 5.612      ;
; -4.626 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.644      ; 6.762      ;
; -4.613 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.642      ; 6.747      ;
; -4.542 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.642      ; 6.676      ;
; -4.521 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.644      ; 6.657      ;
; -4.396 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.600      ; 6.488      ;
; -4.385 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 5.316      ;
; -4.385 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 5.316      ;
; -4.377 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.491      ; 6.360      ;
; -4.266 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.491      ; 6.249      ;
; -4.266 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.491      ; 6.249      ;
; -4.266 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.491      ; 6.249      ;
; -4.264 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 5.194      ;
; -4.186 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.491      ; 6.169      ;
; -4.142 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 5.073      ;
; -4.141 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.447      ; 6.080      ;
; -4.115 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.489      ; 6.096      ;
; -4.115 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.489      ; 6.096      ;
; -4.111 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 5.041      ;
; -4.090 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.489      ; 6.071      ;
; -4.013 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.636      ; 6.141      ;
; -4.000 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.214      ; 5.253      ;
; -3.999 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.350     ; 4.651      ;
; -3.976 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.906      ;
; -3.968 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.214      ; 5.221      ;
; -3.944 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.874      ;
; -3.933 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.350     ; 4.585      ;
; -3.932 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.862      ;
; -3.931 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.861      ;
; -3.928 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.350     ; 4.580      ;
; -3.926 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.856      ;
; -3.907 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.350     ; 4.559      ;
; -3.903 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.350     ; 4.555      ;
; -3.900 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.830      ;
; -3.899 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.829      ;
; -3.895 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 4.824      ;
; -3.894 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 4.823      ;
; -3.894 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 4.823      ;
; -3.894 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.824      ;
; -3.873 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.350     ; 4.525      ;
; -3.863 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 4.792      ;
; -3.862 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 4.791      ;
; -3.862 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 4.791      ;
; -3.815 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.214      ; 5.068      ;
; -3.791 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.721      ;
; -3.758 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.483      ; 5.733      ;
; -3.747 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.677      ;
; -3.746 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.676      ;
; -3.745 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.215      ; 4.999      ;
; -3.741 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.671      ;
; -3.721 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.652      ;
; -3.710 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 4.639      ;
; -3.709 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 4.638      ;
; -3.709 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 4.638      ;
; -3.703 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.215      ; 4.957      ;
; -3.702 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.937      ; 6.131      ;
; -3.693 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.350     ; 4.345      ;
; -3.679 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.610      ;
; -3.677 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.608      ;
; -3.676 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.607      ;
; -3.671 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.602      ;
; -3.665 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.350     ; 4.317      ;
; -3.651 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.938      ; 6.081      ;
; -3.646 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.938      ; 6.076      ;
; -3.640 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.570      ;
; -3.639 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.569      ;
; -3.639 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 4.569      ;
; -3.635 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.566      ;
; -3.634 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.565      ;
; -3.629 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.560      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.673 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -0.330     ; 1.835      ;
; -0.235 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.169      ;
; -0.114 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.048      ;
; -0.092 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.026      ;
; -0.086 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.020      ;
; -0.078 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.012      ;
; -0.061 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.995      ;
; -0.060 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.994      ;
; 0.104  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.830      ;
; 0.126  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.808      ;
; 0.128  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.806      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.060 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.299      ; 1.964      ;
; -0.039 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.299      ; 1.985      ;
; -0.004 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.296      ; 2.017      ;
; 0.079  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.297      ; 2.101      ;
; 0.101  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.299      ; 2.125      ;
; 0.117  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.140      ;
; 0.130  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.153      ;
; 0.155  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.296      ; 2.176      ;
; 0.165  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.188      ;
; 0.199  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.222      ;
; 0.203  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.293      ; 2.221      ;
; 0.237  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.299      ; 2.261      ;
; 0.335  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.296      ; 2.356      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.462  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.299      ; 2.486      ;
; 0.470  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.493      ;
; 0.494  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.296      ; 2.515      ;
; 0.503  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.297      ; 2.525      ;
; 0.505  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.528      ;
; 0.508  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.121      ;
; 0.526  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.549      ;
; 0.527  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.140      ;
; 0.540  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.563      ;
; 0.541  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.295      ; 2.561      ;
; 0.566  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.589      ;
; 0.605  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.300      ; 2.630      ;
; 0.630  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.841      ; 2.196      ;
; 0.657  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.270      ;
; 0.657  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.924      ;
; 0.661  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 0.928      ;
; 0.666  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.279      ;
; 0.670  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.288      ;
; 0.670  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.288      ;
; 0.670  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.288      ;
; 0.670  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.288      ;
; 0.670  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.288      ;
; 0.670  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.288      ;
; 0.670  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.288      ;
; 0.670  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.288      ;
; 0.685  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.298      ;
; 0.695  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.299      ; 2.719      ;
; 0.736  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.349      ;
; 0.767  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.034      ;
; 0.768  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.035      ;
; 0.770  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.037      ;
; 0.773  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.040      ;
; 0.774  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.387      ;
; 0.776  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.043      ;
; 0.810  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.826      ; 2.361      ;
; 0.862  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.295      ; 2.882      ;
; 0.866  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.889      ;
; 0.890  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.297      ; 2.912      ;
; 0.892  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.072      ; 1.159      ;
; 0.910  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.295      ; 2.930      ;
; 0.912  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.240      ; 2.877      ;
; 0.927  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.950      ;
; 0.937  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.293      ; 2.955      ;
; 0.962  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.296      ; 2.983      ;
; 0.969  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.296      ; 2.990      ;
; 0.970  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 2.993      ;
; 0.976  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.296      ; 2.997      ;
; 0.976  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.239      ; 2.940      ;
; 0.996  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.300      ; 3.021      ;
; 0.998  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.295      ; 3.018      ;
; 1.003  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.247      ; 2.975      ;
; 1.014  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.247      ; 2.986      ;
; 1.022  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.829      ; 3.076      ;
; 1.044  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.389      ; 3.658      ;
; 1.058  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.212      ; 0.985      ;
; 1.058  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.241      ; 3.024      ;
; 1.059  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.244      ; 3.028      ;
; 1.064  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.200      ; 0.979      ;
; 1.066  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.679      ;
; 1.067  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 3.090      ;
; 1.074  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.297      ; 3.096      ;
; 1.075  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 3.098      ;
; 1.079  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.212      ; 1.006      ;
; 1.099  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.296      ; 3.120      ;
; 1.123  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.293      ; 3.141      ;
; 1.129  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 3.152      ;
; 1.132  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.245      ; 3.102      ;
; 1.140  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 3.163      ;
; 1.157  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.816      ; 3.198      ;
; 1.172  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.785      ;
; 1.172  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.785      ;
; 1.173  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.388      ; 3.786      ;
; 1.174  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.389      ; 3.788      ;
; 1.174  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.299      ; 3.198      ;
; 1.183  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.389      ; 3.797      ;
; 1.206  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.297      ; 3.228      ;
; 1.213  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.389      ; 3.827      ;
; 1.216  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.298      ; 3.239      ;
; 1.217  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.389      ; 3.831      ;
; 1.219  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.389      ; 3.833      ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.386 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered                                                                                                 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.387 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.669      ;
; 0.401 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.684      ;
; 0.401 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                          ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                          ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|vActive                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                                                                            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|hActive                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateDONE                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateDONE                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINFAIL                                                                                            ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINFAIL                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateRWFAIL                                                                                            ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateRWFAIL                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle                                                                      ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateRWFAIL                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateRWFAIL                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.482 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.745      ;
; 0.483 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.746      ;
; 0.504 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.767      ;
; 0.623 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.886      ;
; 0.631 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.894      ;
; 0.646 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.909      ;
; 0.655 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.918      ;
; 0.667 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.930      ;
; 0.693 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.956      ;
; 0.853 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 1.116      ;
; 2.033 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.124     ; 1.634      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.374 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.824      ; 1.728      ;
; 1.396 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 1.772      ;
; 1.511 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 1.889      ;
; 1.516 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.859      ; 1.905      ;
; 1.550 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.834      ; 1.914      ;
; 1.688 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.859      ; 2.077      ;
; 1.798 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.410      ; 1.738      ;
; 1.887 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.402      ; 1.819      ;
; 2.105 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.825      ; 2.460      ;
; 2.116 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.849      ; 2.495      ;
; 2.263 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 2.641      ;
; 2.299 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.837      ; 2.666      ;
; 2.374 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.850      ; 2.754      ;
; 2.375 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.818      ; 2.723      ;
; 2.423 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.849      ; 2.802      ;
; 2.448 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.827      ; 2.805      ;
; 2.489 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.436      ; 2.455      ;
; 2.500 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.838      ; 2.868      ;
; 2.525 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.417      ; 2.472      ;
; 2.549 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.830      ; 2.909      ;
; 2.563 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.852      ; 2.945      ;
; 2.591 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.428      ; 2.549      ;
; 2.626 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.805      ; 2.961      ;
; 2.634 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.426      ; 2.590      ;
; 2.635 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.438      ; 2.603      ;
; 2.663 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.817      ; 3.010      ;
; 2.664 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.837      ; 3.031      ;
; 2.699 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.429      ; 2.658      ;
; 2.706 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.435      ; 2.671      ;
; 2.715 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.825      ; 3.070      ;
; 2.736 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.858      ; 3.124      ;
; 2.767 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.829      ; 3.126      ;
; 2.800 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.824      ; 3.154      ;
; 2.810 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.827      ; 3.167      ;
; 2.813 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.416      ; 2.759      ;
; 2.879 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 3.245      ;
; 2.907 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.803      ; 3.240      ;
; 2.937 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.823      ; 3.290      ;
; 2.949 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.361      ; 2.840      ;
; 2.977 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.386      ; 2.893      ;
; 3.041 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.828      ; 3.399      ;
; 3.081 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.822      ; 3.433      ;
; 3.085 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.847      ; 3.462      ;
; 3.091 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.824      ; 3.445      ;
; 3.110 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 3.476      ;
; 3.112 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.859      ; 3.501      ;
; 3.119 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.814      ; 3.463      ;
; 3.120 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.858      ; 3.508      ;
; 3.125 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.825      ; 3.480      ;
; 3.137 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 3.503      ;
; 3.153 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.440      ; 3.123      ;
; 3.174 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.364      ; 3.068      ;
; 3.193 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.831      ; 3.554      ;
; 3.206 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 3.582      ;
; 3.212 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.837      ; 3.579      ;
; 3.214 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 3.592      ;
; 3.227 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.845      ; 3.602      ;
; 3.263 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.451      ; 3.244      ;
; 3.286 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.388      ; 3.204      ;
; 3.287 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.826      ; 3.643      ;
; 3.288 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.847      ; 3.665      ;
; 3.297 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.855      ; 3.682      ;
; 3.300 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.851      ; 3.681      ;
; 3.317 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.859      ; 3.706      ;
; 3.320 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.858      ; 3.708      ;
; 3.330 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.849      ; 3.709      ;
; 3.353 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.377      ; 3.260      ;
; 3.353 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.840      ; 3.723      ;
; 3.365 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.818      ; 3.713      ;
; 3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.822      ; 3.724      ;
; 3.372 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.819      ; 3.721      ;
; 3.383 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.856      ; 3.769      ;
; 3.384 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.858      ; 3.772      ;
; 3.388 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.840      ; 3.758      ;
; 3.414 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.838      ; 3.782      ;
; 3.419 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.851      ; 3.800      ;
; 3.430 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 3.806      ;
; 3.434 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.850      ; 3.814      ;
; 3.444 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.838      ; 3.812      ;
; 3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.826      ; 3.803      ;
; 3.450 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.439      ; 3.419      ;
; 3.451 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 3.829      ;
; 3.451 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.839      ; 3.820      ;
; 3.455 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.839      ; 3.824      ;
; 3.456 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.362      ; 3.348      ;
; 3.456 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.827      ; 3.813      ;
; 3.462 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.849      ; 3.841      ;
; 3.463 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.861      ; 3.854      ;
; 3.466 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.837      ; 3.833      ;
; 3.487 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 3.863      ;
; 3.494 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 3.860      ;
; 3.506 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.847      ; 3.883      ;
; 3.526 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.812      ; 3.868      ;
; 3.526 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 3.897      ;
; 3.527 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.389      ; 3.446      ;
; 3.527 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.852      ; 3.909      ;
; 3.531 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 3.909      ;
; 3.534 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.858      ; 3.922      ;
; 3.539 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.857      ; 3.926      ;
; 3.551 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.395      ; 3.476      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.910 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.848      ;
; -3.910 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.848      ;
; -3.858 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.796      ;
; -3.858 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.796      ;
; -3.664 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.594      ;
; -3.632 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.562      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.391      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.391      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.391      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.391      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.391      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.391      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.391      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.456 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.390      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.384      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.384      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.455 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.389      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.057      ; 4.273      ;
; -3.447 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateDONE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.382      ;
; -3.447 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.382      ;
; -3.447 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.382      ;
; -3.447 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateWaitRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.382      ;
; -3.447 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.382      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.382      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.382      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.382      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.387      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.387      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.384      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.381      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.381      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.381      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.381      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.381      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.381      ;
; -3.446 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.381      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[11]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[3]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[2]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[10]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[1]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[9]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[0]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[8]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[7]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[6]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[5]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkda[4]                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.373      ;
; -3.438 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.381      ;
; -3.438 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.381      ;
; -3.438 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.381      ;
; -3.438 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.381      ;
; -3.438 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.381      ;
; -3.438 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.381      ;
; -3.438 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.381      ;
; -3.437 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.380      ;
; -3.437 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.380      ;
; -3.437 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.380      ;
; -3.437 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.380      ;
; -3.437 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.380      ;
; -3.437 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.380      ;
; -3.437 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.380      ;
; -3.437 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.380      ;
; -3.437 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.380      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.404 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.637      ; 2.227      ;
; -2.372 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.637      ; 2.195      ;
; -2.284 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.605      ; 2.312      ;
; -2.252 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.605      ; 2.280      ;
; -2.213 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.618      ; 2.241      ;
; -2.202 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.617      ; 2.240      ;
; -2.185 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.635      ; 2.228      ;
; -2.181 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.618      ; 2.209      ;
; -2.177 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.638      ; 2.230      ;
; -2.171 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.638      ; 2.230      ;
; -2.170 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.617      ; 2.208      ;
; -2.153 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.635      ; 2.196      ;
; -2.145 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.638      ; 2.198      ;
; -2.139 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.638      ; 2.198      ;
; -1.929 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.603      ; 1.941      ;
; -1.897 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.603      ; 1.909      ;
; -1.832 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 1.867      ;
; -1.800 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 1.835      ;
; -1.641 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.628      ; 1.682      ;
; -1.638 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.627      ; 1.683      ;
; -1.635 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.628      ; 1.676      ;
; -1.634 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 1.680      ;
; -1.632 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.627      ; 1.677      ;
; -1.628 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 1.674      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.329 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.084      ; 3.405      ;
; -0.329 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.084      ; 3.405      ;
; -0.329 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.084      ; 3.405      ;
; -0.329 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.084      ; 3.405      ;
; -0.274 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.083      ; 3.349      ;
; -0.274 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.083      ; 3.349      ;
; -0.274 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.083      ; 3.349      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.392      ; 2.993      ;
; 0.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.392      ; 2.993      ;
; 0.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.392      ; 2.993      ;
; 0.429 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.047      ;
; 0.429 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.047      ;
; 0.429 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.047      ;
; 0.429 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.393      ; 3.047      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.757 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.538      ; 1.490      ;
; 1.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.318      ;
; 1.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.781      ;
; 1.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.781      ;
; 1.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.781      ;
; 1.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.781      ;
; 1.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.781      ;
; 1.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.781      ;
; 1.532 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.786      ;
; 1.532 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.786      ;
; 1.532 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.786      ;
; 1.532 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.786      ;
; 1.541 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.794      ;
; 1.541 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.794      ;
; 1.541 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.794      ;
; 1.574 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.845      ;
; 1.574 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.845      ;
; 1.574 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.845      ;
; 1.574 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.845      ;
; 1.574 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.845      ;
; 1.574 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.845      ;
; 1.589 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.856      ;
; 1.589 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.856      ;
; 1.589 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.856      ;
; 1.589 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.856      ;
; 2.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 2.993      ;
; 2.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 2.993      ;
; 2.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 2.993      ;
; 2.901 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 3.592      ;
; 2.914 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[7]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.486      ; 3.595      ;
; 2.914 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.486      ; 3.595      ;
; 2.932 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opREAD                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.482      ; 3.609      ;
; 3.115 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.924      ;
; 3.117 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadIncAddr                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.926      ;
; 3.117 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEfetchData                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.926      ;
; 3.117 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.926      ;
; 3.118 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadAddr                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.613      ; 3.926      ;
; 3.118 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.615      ; 3.928      ;
; 3.119 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|waitfb                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.928      ;
; 3.119 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|wrb                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.928      ;
; 3.119 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDone                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.928      ;
; 3.119 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOT                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.928      ;
; 3.120 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.929      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.913      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[4]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[3]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[9]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[8]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[6]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[7]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[10]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[11]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[12]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[5]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.914      ;
; 3.122 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadIncAddr                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.931      ;
; 3.122 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEfetchData                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.931      ;
; 3.122 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.931      ;
; 3.123 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadAddr                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.613      ; 3.931      ;
; 3.123 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.615      ; 3.933      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[23]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[20]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[14]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[21]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[22]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[13]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[24]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 3.916      ;
; 3.124 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|waitfb                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.933      ;
; 3.124 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|wrb                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.933      ;
; 3.124 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateDone                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.933      ;
; 3.124 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOT                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.614      ; 3.933      ;
; 3.127 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.918      ;
; 3.127 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.918      ;
; 3.127 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.918      ;
; 3.127 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.918      ;
; 3.127 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.918      ;
; 3.127 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.918      ;
; 3.127 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 3.918      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.107 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.858      ; 1.495      ;
; 1.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.856      ; 1.496      ;
; 1.112 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.855      ; 1.497      ;
; 1.137 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.858      ; 1.525      ;
; 1.140 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.856      ; 1.526      ;
; 1.142 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.855      ; 1.527      ;
; 1.272 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.857      ; 1.659      ;
; 1.277 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.857      ; 1.664      ;
; 1.427 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.831      ; 1.788      ;
; 1.432 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.831      ; 1.793      ;
; 1.625 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.865      ; 2.020      ;
; 1.626 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.867      ; 2.023      ;
; 1.626 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.867      ; 2.023      ;
; 1.628 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.864      ; 2.022      ;
; 1.630 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.865      ; 2.025      ;
; 1.631 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.867      ; 2.028      ;
; 1.631 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.867      ; 2.028      ;
; 1.633 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.864      ; 2.027      ;
; 1.647 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 2.023      ;
; 1.647 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.845      ; 2.022      ;
; 1.652 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 2.028      ;
; 1.652 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.845      ; 2.027      ;
; 1.655 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.833      ; 2.018      ;
; 1.660 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.833      ; 2.023      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -5.619 ; -3468.658     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -3.475 ; -39.427       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -2.533 ; -66.044       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.408 ; -0.408        ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.114 ; 0.000         ;
; CLOCK_50                                                                                                                                 ; 0.175 ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.196 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.690 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -1.556 ; -1107.688     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -0.687 ; -6.179        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.193  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.279 ; 0.000         ;
; CLOCK_50                                                        ; 0.369 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0.508 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -3.000 ; -2184.541     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.000 ; -41.000       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.369  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.619 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.771      ;
; -5.603 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 6.758      ;
; -5.585 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.737      ;
; -5.569 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 6.724      ;
; -5.536 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.688      ;
; -5.520 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 6.675      ;
; -5.513 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.659      ;
; -5.511 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.657      ;
; -5.505 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.148      ; 6.662      ;
; -5.497 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.646      ;
; -5.495 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.644      ;
; -5.489 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.151      ; 6.649      ;
; -5.487 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 6.450      ;
; -5.471 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 6.437      ;
; -5.435 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.581      ;
; -5.422 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.568      ;
; -5.419 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.568      ;
; -5.406 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.555      ;
; -5.357 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.149      ; 6.515      ;
; -5.341 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 6.502      ;
; -5.304 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.450      ;
; -5.288 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.437      ;
; -5.284 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.428      ;
; -5.258 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.402      ;
; -5.247 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.390      ;
; -5.237 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.151      ; 6.397      ;
; -5.231 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.377      ;
; -5.225 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.369      ;
; -5.221 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 6.384      ;
; -5.215 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.364      ;
; -5.192 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.339      ;
; -5.190 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.334      ;
; -5.189 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.333      ;
; -5.188 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.331      ;
; -5.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.322      ;
; -5.166 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.313      ;
; -5.155 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.301      ;
; -5.133 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.280      ;
; -5.116 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.262      ;
; -5.105 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 6.247      ;
; -5.102 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 6.244      ;
; -5.100 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 6.249      ;
; -5.098 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.245      ;
; -5.097 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 6.061      ;
; -5.097 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.244      ;
; -5.096 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.242      ;
; -5.087 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.233      ;
; -5.087 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 6.229      ;
; -5.083 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 6.225      ;
; -5.081 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 6.048      ;
; -5.040 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.184      ;
; -5.015 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 5.787      ;
; -5.013 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.158      ;
; -5.013 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 6.155      ;
; -5.011 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 5.783      ;
; -5.010 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.155      ;
; -4.995 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.140      ;
; -4.991 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.136      ;
; -4.986 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.237     ; 5.736      ;
; -4.982 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.237     ; 5.732      ;
; -4.952 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.712      ;
; -4.948 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 6.095      ;
; -4.948 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.708      ;
; -4.943 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 5.715      ;
; -4.921 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.066      ;
; -4.917 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.668      ;
; -4.914 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.237     ; 5.664      ;
; -4.913 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.664      ;
; -4.913 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.673      ;
; -4.909 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.669      ;
; -4.901 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.652      ;
; -4.897 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.648      ;
; -4.895 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.039      ;
; -4.880 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.640      ;
; -4.879 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 5.651      ;
; -4.875 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 5.647      ;
; -4.850 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.237     ; 5.600      ;
; -4.846 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.237     ; 5.596      ;
; -4.845 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.596      ;
; -4.841 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.601      ;
; -4.835 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.586      ;
; -4.831 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.582      ;
; -4.829 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.580      ;
; -4.816 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.576      ;
; -4.812 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.572      ;
; -4.811 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 5.583      ;
; -4.808 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.334     ; 5.461      ;
; -4.807 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 5.579      ;
; -4.803 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 5.950      ;
; -4.802 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.553      ;
; -4.798 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.549      ;
; -4.794 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[10]                                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.554      ;
; -4.790 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[10]                                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.550      ;
; -4.789 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.334     ; 5.442      ;
; -4.785 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.334     ; 5.438      ;
; -4.782 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.237     ; 5.532      ;
; -4.781 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.532      ;
; -4.779 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[8]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 5.539      ;
; -4.778 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.237     ; 5.528      ;
; -4.777 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 5.528      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -3.475 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 3.667      ;
; -3.459 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a21~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 3.663      ;
; -3.457 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a45~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.320      ; 3.663      ;
; -3.411 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a9~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.313      ; 3.610      ;
; -3.386 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a44~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.312      ; 3.673      ;
; -3.372 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.458      ; 3.811      ;
; -3.362 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 3.812      ;
; -3.356 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 3.800      ;
; -3.353 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 3.810      ;
; -3.321 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 3.677      ;
; -3.318 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 3.769      ;
; -3.312 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.467      ; 3.767      ;
; -3.302 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.758      ;
; -3.299 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.482      ; 3.768      ;
; -3.293 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.453      ; 3.736      ;
; -3.293 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.317      ; 3.590      ;
; -3.292 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a29~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.573      ;
; -3.290 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.472      ; 3.743      ;
; -3.289 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.460      ; 3.725      ;
; -3.267 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.482      ; 3.635      ;
; -3.265 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.458      ; 3.704      ;
; -3.265 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.290      ; 3.545      ;
; -3.260 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.482      ; 3.628      ;
; -3.259 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.472      ; 3.707      ;
; -3.258 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.479      ; 3.725      ;
; -3.256 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.718      ;
; -3.254 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.292      ; 3.533      ;
; -3.249 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 3.693      ;
; -3.246 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 3.703      ;
; -3.236 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.701      ;
; -3.235 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.275      ; 3.491      ;
; -3.227 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a10~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.304      ; 3.511      ;
; -3.219 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.286      ; 3.480      ;
; -3.216 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.287      ; 3.490      ;
; -3.214 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 3.570      ;
; -3.205 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.467      ; 3.660      ;
; -3.199 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.479      ;
; -3.195 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.321      ; 3.491      ;
; -3.192 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.282      ; 3.455      ;
; -3.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 3.642      ;
; -3.187 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.300      ; 3.474      ;
; -3.184 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.287      ; 3.357      ;
; -3.183 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 3.634      ;
; -3.183 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.462      ; 3.626      ;
; -3.183 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 3.633      ;
; -3.183 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.472      ; 3.636      ;
; -3.176 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.293      ; 3.444      ;
; -3.175 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.280      ; 3.436      ;
; -3.175 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.284      ; 3.447      ;
; -3.173 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.294      ; 3.454      ;
; -3.167 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.623      ;
; -3.167 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.473      ; 3.615      ;
; -3.166 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 3.617      ;
; -3.164 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.482      ; 3.633      ;
; -3.164 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.474      ; 3.625      ;
; -3.159 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.291      ; 3.425      ;
; -3.156 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.292      ; 3.435      ;
; -3.153 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.289      ; 3.423      ;
; -3.152 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.286      ; 3.419      ;
; -3.150 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.606      ;
; -3.147 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.482      ; 3.616      ;
; -3.143 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a23~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 3.430      ;
; -3.143 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.303      ; 3.436      ;
; -3.141 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.294      ; 3.321      ;
; -3.137 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.599      ;
; -3.133 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.297      ; 3.420      ;
; -3.132 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.474      ; 3.492      ;
; -3.132 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.291      ; 3.411      ;
; -3.125 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.277      ; 3.383      ;
; -3.124 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.472      ; 3.572      ;
; -3.124 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.464      ; 3.564      ;
; -3.124 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.292      ; 3.302      ;
; -3.123 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.479      ; 3.590      ;
; -3.123 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.471      ; 3.582      ;
; -3.122 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.584      ;
; -3.120 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a22~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.316      ; 3.416      ;
; -3.115 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.473      ; 3.569      ;
; -3.115 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.289      ; 3.392      ;
; -3.115 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.482      ; 3.483      ;
; -3.113 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.453      ; 3.556      ;
; -3.111 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.460      ; 3.547      ;
; -3.110 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.296      ; 3.387      ;
; -3.109 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.288      ; 3.372      ;
; -3.109 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.293      ; 3.383      ;
; -3.107 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.472      ; 3.555      ;
; -3.106 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.289      ; 3.382      ;
; -3.106 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.479      ; 3.573      ;
; -3.103 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a37~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.307      ; 3.395      ;
; -3.101 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.566      ;
; -3.101 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 3.558      ;
; -3.100 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.309      ; 3.397      ;
; -3.093 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.294      ; 3.368      ;
; -3.092 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.462      ; 3.535      ;
; -3.092 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.291      ; 3.364      ;
; -3.091 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 3.378      ;
; -3.089 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 3.382      ;
; -3.084 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 3.549      ;
; -3.082 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.283      ; 3.355      ;
; -3.081 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.277      ; 3.334      ;
; -3.077 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.462      ; 3.520      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.533 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 3.793      ;
; -2.314 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 3.574      ;
; -2.299 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.780      ; 3.556      ;
; -2.281 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 3.541      ;
; -2.259 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 3.519      ;
; -2.231 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 3.491      ;
; -2.214 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 3.474      ;
; -2.183 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 3.443      ;
; -2.172 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.780      ; 3.429      ;
; -2.128 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.812      ; 3.417      ;
; -2.121 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.783      ; 3.381      ;
; -2.121 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.814      ; 3.412      ;
; -2.096 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.683      ; 3.256      ;
; -2.012 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.814      ; 3.303      ;
; -1.983 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.680      ; 3.140      ;
; -1.979 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.683      ; 3.139      ;
; -1.979 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.683      ; 3.139      ;
; -1.979 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.683      ; 3.139      ;
; -1.979 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.683      ; 3.139      ;
; -1.979 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.683      ; 3.139      ;
; -1.979 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.683      ; 3.139      ;
; -1.979 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.683      ; 3.139      ;
; -1.975 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.812      ; 3.264      ;
; -1.909 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.814      ; 3.200      ;
; -1.890 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.712      ; 3.079      ;
; -1.827 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.714      ; 3.018      ;
; -1.805 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.714      ; 2.996      ;
; -1.792 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.680      ; 2.949      ;
; -1.726 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.814      ; 3.017      ;
; -1.721 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.814      ; 3.012      ;
; -1.687 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.639      ;
; -1.669 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.814      ; 2.960      ;
; -1.645 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.812      ; 2.934      ;
; -1.612 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.814      ; 2.903      ;
; -1.589 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.812      ; 2.878      ;
; -1.575 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.527      ;
; -1.529 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.714      ; 2.720      ;
; -1.522 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.786      ; 2.785      ;
; -1.520 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.472      ;
; -1.519 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.714      ; 2.710      ;
; -1.519 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.714      ; 2.710      ;
; -1.519 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.714      ; 2.710      ;
; -1.486 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.714      ; 2.677      ;
; -1.471 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.423      ;
; -1.434 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.386      ;
; -1.429 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.686      ; 2.592      ;
; -1.419 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.712      ; 2.608      ;
; -1.419 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.712      ; 2.608      ;
; -1.413 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.712      ; 2.602      ;
; -1.408 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.111      ; 2.528      ;
; -1.389 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.111      ; 2.509      ;
; -1.388 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.340      ;
; -1.362 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.967      ; 2.806      ;
; -1.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.294      ;
; -1.339 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.111      ; 2.459      ;
; -1.328 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.280      ;
; -1.327 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.279      ;
; -1.327 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.812      ; 2.616      ;
; -1.325 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.111      ; 2.445      ;
; -1.323 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.275      ;
; -1.322 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.274      ;
; -1.321 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.194     ; 1.614      ;
; -1.321 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.967      ; 2.765      ;
; -1.309 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.261      ;
; -1.308 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.260      ;
; -1.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.255      ;
; -1.294 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.970      ; 2.741      ;
; -1.288 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.967      ; 2.732      ;
; -1.281 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.232      ;
; -1.280 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.231      ;
; -1.279 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.230      ;
; -1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.225      ;
; -1.262 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.213      ;
; -1.261 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.212      ;
; -1.260 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.211      ;
; -1.259 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.211      ;
; -1.259 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.211      ;
; -1.258 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.210      ;
; -1.253 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.205      ;
; -1.245 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.197      ;
; -1.244 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.196      ;
; -1.244 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.712      ; 2.433      ;
; -1.239 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.191      ;
; -1.222 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.111      ; 2.342      ;
; -1.212 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.163      ;
; -1.211 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.162      ;
; -1.210 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.161      ;
; -1.198 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.111      ; 2.318      ;
; -1.198 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.149      ;
; -1.197 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.148      ;
; -1.196 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.147      ;
; -1.184 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.001      ; 2.662      ;
; -1.181 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.969      ; 2.627      ;
; -1.179 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.964      ; 2.620      ;
; -1.156 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.108      ;
; -1.142 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.094      ;
; -1.141 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.093      ;
; -1.136 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.088      ;
; -1.133 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.967      ; 2.577      ;
; -1.132 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.181     ; 1.938      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.408 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -0.055     ; 0.830      ;
; 0.425  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.525      ;
; 0.477  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.039     ; 0.471      ;
; 0.480  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.469      ;
; 0.484  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.465      ;
; 0.488  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.461      ;
; 0.488  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.461      ;
; 0.496  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.453      ;
; 0.557  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.392      ;
; 0.568  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.381      ;
; 0.570  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.379      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.114 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.154      ; 0.882      ;
; 0.124 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.154      ; 0.892      ;
; 0.169 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.152      ; 0.935      ;
; 0.182 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 0.949      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.155      ; 0.962      ;
; 0.198 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 0.965      ;
; 0.200 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 0.967      ;
; 0.228 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 0.995      ;
; 0.231 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.152      ; 0.997      ;
; 0.242 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.009      ;
; 0.259 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.155      ; 1.028      ;
; 0.274 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.150      ; 1.038      ;
; 0.283 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.402      ;
; 0.287 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.406      ;
; 0.304 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.471      ;
; 0.320 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.152      ; 1.086      ;
; 0.333 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.452      ;
; 0.333 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.452      ;
; 0.336 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.455      ;
; 0.340 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.459      ;
; 0.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.461      ;
; 0.352 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.119      ;
; 0.356 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.155      ; 1.125      ;
; 0.359 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.126      ;
; 0.375 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.542      ;
; 0.379 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.146      ;
; 0.382 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.152      ; 1.148      ;
; 0.385 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.152      ; 1.151      ;
; 0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.561      ;
; 0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.561      ;
; 0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.561      ;
; 0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.561      ;
; 0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.561      ;
; 0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.561      ;
; 0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.561      ;
; 0.390 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.561      ;
; 0.391 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.158      ;
; 0.394 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.513      ;
; 0.394 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.161      ;
; 0.413 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.154      ; 1.181      ;
; 0.413 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.156      ; 1.183      ;
; 0.444 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.611      ;
; 0.446 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.613      ;
; 0.449 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.962      ; 1.025      ;
; 0.451 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.618      ;
; 0.453 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.155      ; 1.222      ;
; 0.459 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.626      ;
; 0.487 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.654      ;
; 0.521 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.152      ; 1.287      ;
; 0.524 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.691      ;
; 0.530 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.297      ;
; 0.542 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.151      ; 1.307      ;
; 0.542 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.309      ;
; 0.544 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.812      ; 1.470      ;
; 0.549 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.716      ;
; 0.552 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.152      ; 1.318      ;
; 0.562 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.154      ; 1.330      ;
; 0.569 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.150      ; 1.333      ;
; 0.570 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.737      ;
; 0.576 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.154      ; 1.344      ;
; 0.578 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.156      ; 1.348      ;
; 0.582 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.940      ; 1.136      ;
; 0.585 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.752      ;
; 0.587 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.754      ;
; 0.588 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.120      ; 1.322      ;
; 0.594 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.151      ; 1.359      ;
; 0.596 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.124      ; 1.334      ;
; 0.598 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.765      ;
; 0.598 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.765      ;
; 0.598 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.365      ;
; 0.599 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.766      ;
; 0.604 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.151      ; 1.369      ;
; 0.607 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.374      ;
; 0.608 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.775      ;
; 0.609 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.124      ; 1.347      ;
; 0.612 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.779      ;
; 0.614 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.781      ;
; 0.619 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.786      ;
; 0.621 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.788      ;
; 0.623 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.118      ; 1.355      ;
; 0.627 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.153      ; 1.394      ;
; 0.630 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.806      ; 1.550      ;
; 0.630 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.152      ; 1.396      ;
; 0.632 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.154      ; 1.400      ;
; 0.637 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.151      ; 1.402      ;
; 0.640 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.807      ;
; 0.644 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.154      ; 1.412      ;
; 0.648 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.120      ; 1.382      ;
; 0.650 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.150      ; 1.414      ;
; 0.654 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.122      ; 1.390      ;
; 0.659 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.826      ;
; 0.659 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.826      ;
; 0.660 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.053      ; 1.827      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.498      ;
; 0.178 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.501      ;
; 0.178 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.501      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered                                                                                                 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxdFiltered                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[12]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[12]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[13]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[13]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[4]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[4]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[8]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[8]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[9]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[9]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[11]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[11]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[10]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[10]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[14]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[14]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[15]                                                                                                      ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[15]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT11                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT11                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT14                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT14                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD01                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD01                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE01                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE01                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE08                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE08                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE09                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE09                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE16                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE16                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE15                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE15                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT17                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT17                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE04                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE04                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD04                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD04                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|abort                                                                                                            ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|abort                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                          ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                          ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                         ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                      ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.196 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.319      ;
; 0.209 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.331      ;
; 0.264 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.386      ;
; 0.265 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.387      ;
; 0.274 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.396      ;
; 0.275 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.397      ;
; 0.277 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.398      ;
; 0.288 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.410      ;
; 0.338 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.039      ; 0.461      ;
; 1.061 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.057      ; 0.732      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.690 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.585      ; 0.805      ;
; 0.691 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 0.821      ;
; 0.720 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.592      ; 0.842      ;
; 0.728 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 0.860      ;
; 0.732 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 0.872      ;
; 0.811 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 0.949      ;
; 0.873 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.416      ; 0.819      ;
; 0.899 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.401      ; 0.830      ;
; 0.999 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 1.129      ;
; 1.023 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.586      ; 1.139      ;
; 1.067 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.196      ;
; 1.079 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.592      ; 1.201      ;
; 1.104 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.581      ; 1.215      ;
; 1.149 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.283      ;
; 1.163 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.593      ; 1.286      ;
; 1.164 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.603      ; 1.297      ;
; 1.185 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.588      ; 1.303      ;
; 1.186 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.408      ; 1.124      ;
; 1.195 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.419      ; 1.144      ;
; 1.208 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 1.344      ;
; 1.219 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.580      ; 1.329      ;
; 1.225 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.574      ; 1.329      ;
; 1.232 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.592      ; 1.354      ;
; 1.244 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.421      ; 1.195      ;
; 1.249 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.418      ; 1.197      ;
; 1.260 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.416      ; 1.206      ;
; 1.286 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.418      ; 1.234      ;
; 1.289 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.592      ; 1.411      ;
; 1.301 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.407      ; 1.238      ;
; 1.311 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.588      ; 1.429      ;
; 1.314 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.419      ; 1.263      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.474      ;
; 1.344 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.574      ; 1.448      ;
; 1.350 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.584      ; 1.464      ;
; 1.357 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.586      ; 1.473      ;
; 1.364 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.591      ; 1.485      ;
; 1.369 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.387      ; 1.286      ;
; 1.375 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.589      ; 1.494      ;
; 1.383 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.403      ; 1.316      ;
; 1.386 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.591      ; 1.507      ;
; 1.437 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 1.557      ;
; 1.461 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.595      ; 1.586      ;
; 1.467 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.389      ; 1.386      ;
; 1.468 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.602      ;
; 1.469 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.584      ; 1.583      ;
; 1.469 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 1.599      ;
; 1.470 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.580      ; 1.580      ;
; 1.473 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.586      ; 1.589      ;
; 1.478 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.423      ; 1.431      ;
; 1.489 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 1.625      ;
; 1.493 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.584      ; 1.607      ;
; 1.494 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 1.614      ;
; 1.504 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.405      ; 1.439      ;
; 1.510 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.596      ; 1.636      ;
; 1.514 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.586      ; 1.630      ;
; 1.521 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 1.653      ;
; 1.524 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.433      ; 1.487      ;
; 1.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.591      ; 1.658      ;
; 1.541 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.670      ;
; 1.544 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.596      ; 1.670      ;
; 1.549 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.597      ; 1.676      ;
; 1.550 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.681      ;
; 1.556 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.597      ; 1.683      ;
; 1.560 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.401      ; 1.491      ;
; 1.560 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.584      ; 1.674      ;
; 1.567 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.585      ; 1.682      ;
; 1.578 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.587      ; 1.695      ;
; 1.587 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.389      ; 1.506      ;
; 1.588 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.722      ;
; 1.598 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.595      ; 1.723      ;
; 1.599 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.733      ;
; 1.606 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 1.738      ;
; 1.607 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 1.743      ;
; 1.610 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.744      ;
; 1.612 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.584      ; 1.726      ;
; 1.613 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.422      ; 1.565      ;
; 1.618 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.749      ;
; 1.622 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.592      ; 1.744      ;
; 1.622 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 1.742      ;
; 1.629 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.593      ; 1.752      ;
; 1.629 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.597      ; 1.756      ;
; 1.630 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 1.760      ;
; 1.631 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.580      ; 1.741      ;
; 1.632 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.596      ; 1.758      ;
; 1.642 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.773      ;
; 1.644 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.593      ; 1.767      ;
; 1.646 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 1.778      ;
; 1.653 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[7]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.787      ;
; 1.656 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.794      ;
; 1.656 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.394      ; 1.580      ;
; 1.658 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.598      ; 1.786      ;
; 1.661 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.605      ; 1.796      ;
; 1.662 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.796      ;
; 1.665 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.591      ; 1.786      ;
; 1.665 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.405      ; 1.600      ;
; 1.667 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.603      ; 1.800      ;
; 1.672 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.603      ; 1.805      ;
; 1.675 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.400      ; 1.605      ;
; 1.678 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.405      ; 1.613      ;
; 1.680 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.586      ; 1.796      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.556 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.509      ;
; -1.556 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.509      ;
; -1.517 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.471      ;
; -1.517 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.471      ;
; -1.380 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.331      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.286      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.286      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.337 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.288      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.288      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.288      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.288      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.288      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.288      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.288      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.336 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.287      ;
; -1.333 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.285      ;
; -1.330 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.282      ;
; -1.330 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.282      ;
; -1.330 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.282      ;
; -1.330 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.284      ;
; -1.330 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.284      ;
; -1.330 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.283      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateDONE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateWaitRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.329 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.281      ;
; -1.321 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.278      ;
; -1.321 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.278      ;
; -1.321 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.278      ;
; -1.321 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.278      ;
; -1.321 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.278      ;
; -1.321 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.278      ;
; -1.321 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.278      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 2.277      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.248      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.248      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
; -1.298 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.250      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.687 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 1.059      ;
; -0.640 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 1.013      ;
; -0.628 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 1.087      ;
; -0.609 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 1.061      ;
; -0.605 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.474      ; 1.060      ;
; -0.601 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 1.061      ;
; -0.594 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.488      ; 1.062      ;
; -0.593 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.488      ; 1.062      ;
; -0.581 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 1.041      ;
; -0.562 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.477      ; 1.015      ;
; -0.558 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.475      ; 1.014      ;
; -0.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 1.015      ;
; -0.547 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 1.016      ;
; -0.546 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 1.016      ;
; -0.472 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 0.917      ;
; -0.425 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 0.871      ;
; -0.405 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 0.871      ;
; -0.366 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 0.833      ;
; -0.330 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.483      ; 0.801      ;
; -0.330 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 0.799      ;
; -0.325 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 0.798      ;
; -0.296 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 0.768      ;
; -0.296 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 0.766      ;
; -0.292 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 0.766      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.907      ; 1.691      ;
; 0.193 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.907      ; 1.691      ;
; 0.193 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.907      ; 1.691      ;
; 0.193 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.907      ; 1.691      ;
; 0.221 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.906      ; 1.662      ;
; 0.221 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.906      ; 1.662      ;
; 0.221 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.906      ; 1.662      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.279 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.450      ;
; 0.279 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.450      ;
; 0.279 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.450      ;
; 0.293 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.464      ;
; 0.293 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.464      ;
; 0.293 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.464      ;
; 0.293 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.464      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.369 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.686      ;
; 0.505 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.827      ;
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.827      ;
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.827      ;
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.827      ;
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.827      ;
; 0.713 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.827      ;
; 0.715 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.829      ;
; 0.715 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.829      ;
; 0.715 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.829      ;
; 0.715 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.829      ;
; 0.723 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.836      ;
; 0.723 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.836      ;
; 0.723 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.836      ;
; 0.736 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.856      ;
; 0.736 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.856      ;
; 0.736 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.856      ;
; 0.736 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.856      ;
; 0.742 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.866      ;
; 0.742 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.866      ;
; 0.742 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.866      ;
; 0.742 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.866      ;
; 0.742 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.866      ;
; 0.742 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.866      ;
; 1.146 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.450      ;
; 1.146 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.450      ;
; 1.146 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.450      ;
; 1.470 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 1.777      ;
; 1.480 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[7]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.779      ;
; 1.480 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.779      ;
; 1.491 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opREAD                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.788      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadAddr                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.269      ; 1.915      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadIncAddr                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.269      ; 1.915      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEfetchData                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.269      ; 1.915      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.269      ; 1.915      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.562 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.906      ;
; 1.563 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|waitfb                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.917      ;
; 1.563 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|wrb                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.917      ;
; 1.563 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDone                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.917      ;
; 1.563 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOT                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.917      ;
; 1.563 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.270      ; 1.917      ;
; 1.563 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.266      ; 1.913      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[4]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[3]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[23]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[9]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[20]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[8]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[6]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[7]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[14]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[21]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[22]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[13]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[10]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[11]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[24]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.910      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[12]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.564 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[5]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 1.908      ;
; 1.570 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[5]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 1.903      ;
; 1.570 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[12]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 1.904      ;
; 1.570 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[6]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 1.904      ;
; 1.570 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[7]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 1.904      ;
; 1.572 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEreadDADaddr1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 1.910      ;
; 1.572 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEreadDADaddr0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 1.910      ;
; 1.572 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[7]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 1.911      ;
; 1.572 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MQ[7]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 1.911      ;
; 1.572 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.SC[7]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 1.911      ;
; 1.573 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateLALA                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 1.914      ;
; 1.573 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindWrite                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 1.914      ;
; 1.573 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindReadAddr                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 1.914      ;
; 1.573 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEdst                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 1.914      ;
; 1.574 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 1.913      ;
; 1.574 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 1.913      ;
; 1.574 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 1.913      ;
; 1.574 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[9]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 1.907      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.508 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 0.646      ;
; 0.511 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 0.647      ;
; 0.513 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.605      ; 0.648      ;
; 0.549 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 0.687      ;
; 0.552 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 0.688      ;
; 0.555 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.605      ; 0.690      ;
; 0.576 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 0.713      ;
; 0.611 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 0.748      ;
; 0.658 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 0.778      ;
; 0.710 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 0.830      ;
; 0.766 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 0.904      ;
; 0.766 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 0.906      ;
; 0.767 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 0.907      ;
; 0.768 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 0.905      ;
; 0.772 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 0.892      ;
; 0.778 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.597      ; 0.905      ;
; 0.778 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.596      ; 0.904      ;
; 0.818 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 0.956      ;
; 0.818 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 0.958      ;
; 0.819 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 0.959      ;
; 0.820 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 0.957      ;
; 0.824 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 0.944      ;
; 0.830 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.597      ; 0.957      ;
; 0.830 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.596      ; 0.956      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Clock                                                                                                                                     ; Setup      ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Worst-case Slack                                                                                                                          ; -14.365    ; -0.061 ; -4.371    ; 0.279   ; -4.000              ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -7.076     ; -0.061 ; -0.447    ; 0.279   ; -3.201              ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.761     ; 0.196  ; N/A       ; N/A     ; -1.487              ;
;  CLOCK_50                                                                                                                                 ; -14.365    ; 0.175  ; -4.371    ; 0.369   ; -4.000              ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.344     ; 0.690  ; -2.487    ; 0.508   ; 0.310               ;
; Design-wide TNS                                                                                                                           ; -10261.261 ; -0.099 ; -3513.532 ; 0.0     ; -2897.183           ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -203.691   ; -0.099 ; -2.958    ; 0.000   ; -64.566             ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -3.177     ; 0.000  ; N/A       ; N/A     ; -16.357             ;
;  CLOCK_50                                                                                                                                 ; -9948.609  ; 0.000  ; -3485.013 ; 0.000   ; -2816.389           ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -105.784   ; 0.000  ; -25.561   ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; LDA_PB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TTY1_CTS_ser            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LINK_SS                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serSelect               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RUN_SS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdCD                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdDO                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DISP_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LDPC_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STEP_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DEP_PB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXAM_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TTY1_RXD_Ser            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 610      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; CLOCK_50                                                                                                                                 ; 187      ; 11439    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLOCK_50                                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; 10777258 ; 0        ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; CLOCK_50                                                                                                                                 ; 30       ; 18076    ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4146     ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 610      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; CLOCK_50                                                                                                                                 ; 187      ; 11439    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLOCK_50                                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; 10777258 ; 0        ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; CLOCK_50                                                                                                                                 ; 30       ; 18076    ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4146     ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                       ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                        ; 1766     ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0        ; 0        ; 24       ; 0        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                        ; 1766     ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0        ; 0        ; 24       ; 0        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 230   ; 230  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                                   ; Clock                                                                                                                                    ; Type ; Status      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; Constrained ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; Base ; Constrained ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; Constrained ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 03 17:02:30 2021
Info: Command: quartus_sta pdp8_top -c pdp8_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ePDP8:iPDP8|eCPU:iCPU|rdb ePDP8:iPDP8|eCPU:iCPU|rdb
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.365           -9948.609 CLOCK_50 
    Info (332119):    -9.344            -105.784 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -7.076            -203.691 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.761              -3.177 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.061              -0.097 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.431               0.000 CLOCK_50 
    Info (332119):     0.512               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.411               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -4.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.371           -3485.013 CLOCK_50 
    Info (332119):    -2.487             -25.561 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.447              -2.958 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.568               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.830               0.000 CLOCK_50 
    Info (332119):     1.032               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2816.389 CLOCK_50 
    Info (332119):    -3.201             -62.681 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.419               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.154           -9234.420 CLOCK_50 
    Info (332119):    -8.811             -99.427 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -6.604            -189.018 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.673              -2.399 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.060              -0.099 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.381               0.000 CLOCK_50 
    Info (332119):     0.482               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.374               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.910           -3085.259 CLOCK_50 
    Info (332119):    -2.404             -24.310 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.329              -2.138 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.376               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.757               0.000 CLOCK_50 
    Info (332119):     1.107               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2816.260 CLOCK_50 
    Info (332119):    -3.201             -64.566 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.310               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.619           -3468.658 CLOCK_50 
    Info (332119):    -3.475             -39.427 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -2.533             -66.044 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.408              -0.408 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.114               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.175               0.000 CLOCK_50 
    Info (332119):     0.196               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.690               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -1.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.556           -1107.688 CLOCK_50 
    Info (332119):    -0.687              -6.179 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.193               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.279               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.369               0.000 CLOCK_50 
    Info (332119):     0.508               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2184.541 CLOCK_50 
    Info (332119):    -1.000             -41.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.000             -11.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.369               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Sat Jul 03 17:02:37 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


