
*** Running vivado
    with args -log alu_8bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_8bit.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source alu_8bit.tcl -notrace
Command: synth_design -top alu_8bit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20892
WARNING: [Synth 8-9926] potential always loop found [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/alu_8bit.v:79]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_8bit' [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/alu_8bit.v:2]
INFO: [Synth 8-6157] synthesizing module 'debounce' [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'slow_clk' [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/slow_clk.v:4]
INFO: [Synth 8-6155] done synthesizing module 'slow_clk' (0#1) [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/slow_clk.v:4]
INFO: [Synth 8-6157] synthesizing module 'D_ff' [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/D_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'D_ff' (0#1) [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/D_ff.v:4]
WARNING: [Synth 8-7071] port 'Qbar' of module 'D_ff' is unconnected for instance 'nolabel_line12' [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/debounce.v:12]
WARNING: [Synth 8-7023] instance 'nolabel_line12' of module 'D_ff' has 4 connections declared, but only 3 given [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/debounce.v:12]
WARNING: [Synth 8-7071] port 'Qbar' of module 'D_ff' is unconnected for instance 'nolabel_line13' [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/debounce.v:13]
WARNING: [Synth 8-7023] instance 'nolabel_line13' of module 'D_ff' has 4 connections declared, but only 3 given [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/debounce.v:13]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/debounce.v:3]
WARNING: [Synth 8-85] always block has no event control specified [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/alu_8bit.v:28]
INFO: [Synth 8-6155] done synthesizing module 'alu_8bit' (0#1) [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/alu_8bit.v:2]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/alu_8bit.v:85]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1287.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1287.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1287.023 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1287.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado projects/alu_8bit/alu_8bit.srcs/constrs_1/new/8_bit_constraints.xdc]
Finished Parsing XDC File [E:/vivado projects/alu_8bit/alu_8bit.srcs/constrs_1/new/8_bit_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado projects/alu_8bit/alu_8bit.srcs/constrs_1/new/8_bit_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_8bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_8bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1304.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1304.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ans_reg' [E:/vivado projects/alu_8bit/alu_8bit.srcs/sources_1/new/alu_8bit.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (ans_reg[15]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[14]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[13]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[12]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[11]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[10]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[9]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[8]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[7]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[6]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[5]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[4]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[3]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[2]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[1]) is unused and will be removed from module alu_8bit.
WARNING: [Synth 8-3332] Sequential element (ans_reg[0]) is unused and will be removed from module alu_8bit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT2   |    57|
|4     |LUT3   |    20|
|5     |LUT4   |    43|
|6     |LUT5   |    27|
|7     |LUT6   |   116|
|8     |MUXF7  |     3|
|9     |FDRE   |   140|
|10    |IBUF   |    13|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.176 ; gain = 17.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1304.176 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.176 ; gain = 17.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1304.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1304.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bf873ce3
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1304.176 ; gain = 17.152
INFO: [Common 17-1381] The checkpoint 'E:/vivado projects/alu_8bit/alu_8bit.runs/synth_1/alu_8bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_8bit_utilization_synth.rpt -pb alu_8bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 16:03:03 2024...
