Copyright(c) 2003-2014 Synopsys, Inc.
FineSimPro J-2014.09-1 RHEL64 (Compiled on Sep 15 2014 at 21:45:23 (US-Pacific))

Hostname: vlsi5, Username: shayan, PID: 37176
Tool Path: /lhome/cad/synopsys/fsim/J-2014.09-1/finesim/platform/amd64/finesim
CPU model name	: Intel(R) Xeon(R) CPU E5-2690 0 @ 2.90GHz, Speed : 2899.998(MHz), Cache : 20480 KB

Started at Sun Jan 17 14:30:53 2016
Simulation Arguments : -o KATAN_TFET_VML KATAN_TFET_VML.sp 
Working Directory: /lhome/shayan/my_KATAN
Input File: KATAN_TFET_VML.sp

INFO! read global configuration file (/lhome/cad/synopsys/fsim/J-2014.09-1/finesim.cfg)

Enabling pVA by default due to .option finesim_pva_flow
WARNING! Enabling "spmodel" option by default in pVA mode.

### optimize mode ###
Args: pva -p fsm -t spi -f KATAN_TFET_VML.pvadir/pvaHDL.lis -o KATAN_TFET_VML.pvadir

Begin of pVA compiling on Sun Jan 17 14:30:53 2016	GTM/In-use: 0.5000/0.3793 MB

Parsing '/lhome/shayan/KATAN_and_CML/Device_Model/PSU_TFET/InAs_TFET/InAs-NTFET-Lg-20nm.va'
Parsing include file '/lhome/cad/synopsys/fsim/J-2014.09-1/include/constants.vams'
Parsing include file '/lhome/cad/synopsys/fsim/J-2014.09-1/include/disciplines.vams'
Parsing '/lhome/shayan/KATAN_and_CML/Device_Model/PSU_TFET/InAs_TFET/InAs-PTFET-Lg-20nm.va'
Parsing include file '/lhome/cad/synopsys/fsim/J-2014.09-1/include/constants.vams'
Parsing include file '/lhome/cad/synopsys/fsim/J-2014.09-1/include/disciplines.vams'

End of pVA compiling on Sun Jan 17 14:30:53 2016	GTM/In-use: 0.6250/0.5152 MB


End of build pVA DB on Sun Jan 17 14:30:53 2016	GTM/In-use: 2.2500/2.2260 MB


End of pVA genC on Sun Jan 17 14:30:54 2016	GTM/In-use: 2.6250/2.4797 MB


Generating KATAN_TFET_VML.pvadir/pvaRTL_amd64.so


End of submitting pVA KATAN_TFET_VML.pvadir/pvaRTL.mak on Sun Jan 17 14:30:54 2016	GTM/In-use: 2.6250/2.4798 MB


End of pVA elaboration on Sun Jan 17 14:30:54 2016	GTM/In-use: 2.6250/2.3538 MB


done

**** Used Options:
   post
****

  Main Mode: promd
Resource Usage for Parsing(self/cum): 0.6/0.6 sec, 182.4/182.4 MB

License: FINESIM_LICENSE_MODE=3 
License: Checked out FSPRO(1) successfully from 27000@niblick.cs.ucf.edu 

Title: * Nettran: AMD.64 Release B-2008.09.SP5.HF2.26004 2012/07/19



**** expand probe
  post option matches with 25355 nodes and 115 sources (KATAN_TFET_VML.sp:604)
****



  # V Source : 115
  # Verilog-A: 5958

  TEMP=25
Resource Usage for Circuit Elaboration(self/cum): 1.4/2.0 sec, 56.2/238.6 MB

Reducing RC Network
  # split fcap: 0
No RC network reduced 
Resource Usage for Circuit Reduction(self/cum): 0.0/2.0 sec, -3.6/235.0 MB

Building Connectivity ...
  Largest partition has 5958 devices and 3207 nodes .
    Devices: others=5958

Resource Usage for Connectivity Building(self/cum): 0.0/2.1 sec, -6.0/229.0 MB

Building DB ...
Resource Usage for DB Building(self/cum): 0.0/2.1 sec, 0.0/229.0 MB

Initializing ...
Resource Usage for Initialization(self/cum): 0.0/2.1 sec, 0.0/229.0 MB

Preparing Outputs ...
  # probed signals  : 24206
  # printed signals : 1
  # measures        : 2
Resource Usage for Output Preparation(self/cum): 0.4/2.5 sec, 0.0/229.0 MB


Building Matrices ...
Resource Usage for Matrix Building(self/cum): 0.0/2.5 sec, -15.6/213.4 MB

Starting DC Initialization ...
    ic file 'KATAN_TFET_VML.ic'
  DC converged
End of DC Initialization
Resource Usage for DC Initialization(self/cum): 34.4/36.8 sec, 40.4/253.7 MB

Starting Transient Analysis ...
