module mux2_4b (input0, input1, control, out);

	input [3:0] input0, input1;
	input control;
	output reg [3:0] out;
	
	always @(control or input0 or input1) begin
		case(control)
			1'b0: out = input0;
			1'b1: out = input1;
		endcase
	end

endmodule


module mux2_4b_tb;

	reg [3:0] input0, input1;
	reg control;
	wire [3:0] out;

	mux2_4b DUT(input0, input1, control, out);

	initial begin
		input0 = 32'b0000;
		input1 = 32'b1010;
		control = 1'b0;
		#20;
		control = 1'b1;
		#20;
		control = 1'b0;
		#20;
		$finish;
	end

endmodule
