
RTC_DATE_TIME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cfc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08002e9c  08002e9c  00012e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f2c  08002f2c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002f2c  08002f2c  00012f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002f34  08002f34  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f34  08002f34  00012f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f38  08002f38  00012f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002f3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000070  08002fac  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08002fac  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097a9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001764  00000000  00000000  00029849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000738  00000000  00000000  0002afb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006a0  00000000  00000000  0002b6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001648b  00000000  00000000  0002bd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000098d0  00000000  00000000  00042213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ac94  00000000  00000000  0004bae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d6777  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002058  00000000  00000000  000d67c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002e84 	.word	0x08002e84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08002e84 	.word	0x08002e84

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <SysTick_Handler>:
 *  Created on: Mar 28, 2023
 *      Author: Mustafa
 */
#include "main.h"
void SysTick_Handler(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
   HAL_IncTick();
 8000598:	f000 faa0 	bl	8000adc <HAL_IncTick>
   HAL_SYSTICK_IRQHandler();
 800059c:	f000 fbcf 	bl	8000d3e <HAL_SYSTICK_IRQHandler>

}
 80005a0:	bf00      	nop
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80005a8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80005ac:	f000 fd58 	bl	8001060 <HAL_GPIO_EXTI_IRQHandler>
}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <printmsg>:
void RTC_CalendarConfig(void);
UART_HandleTypeDef huart2;
RTC_HandleTypeDef hrtc;

void printmsg(char *format,...)
 {
 80005b4:	b40f      	push	{r0, r1, r2, r3}
 80005b6:	b580      	push	{r7, lr}
 80005b8:	b096      	sub	sp, #88	; 0x58
 80005ba:	af00      	add	r7, sp, #0

	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80005bc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80005c0:	607b      	str	r3, [r7, #4]
	vsprintf(str, format,args);
 80005c2:	f107 0308 	add.w	r3, r7, #8
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80005ca:	4618      	mov	r0, r3
 80005cc:	f002 f802 	bl	80025d4 <vsiprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 80005d0:	f107 0308 	add.w	r3, r7, #8
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff fe03 	bl	80001e0 <strlen>
 80005da:	4603      	mov	r3, r0
 80005dc:	b29a      	uxth	r2, r3
 80005de:	f107 0108 	add.w	r1, r7, #8
 80005e2:	f04f 33ff 	mov.w	r3, #4294967295
 80005e6:	4805      	ldr	r0, [pc, #20]	; (80005fc <printmsg+0x48>)
 80005e8:	f001 fc37 	bl	8001e5a <HAL_UART_Transmit>
	va_end(args);

 }
 80005ec:	bf00      	nop
 80005ee:	3758      	adds	r7, #88	; 0x58
 80005f0:	46bd      	mov	sp, r7
 80005f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005f6:	b004      	add	sp, #16
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	2000008c 	.word	0x2000008c

08000600 <main>:
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	HAL_Init(); // It must be the first function to initialize
 8000604:	f000 fa18 	bl	8000a38 <HAL_Init>

	GPIO_Init();
 8000608:	f000 f80c 	bl	8000624 <GPIO_Init>

	UART2_Init();
 800060c:	f000 f884 	bl	8000718 <UART2_Init>

	printmsg("RTC TESTING\r\n");
 8000610:	4803      	ldr	r0, [pc, #12]	; (8000620 <main+0x20>)
 8000612:	f7ff ffcf 	bl	80005b4 <printmsg>
    RTC_Init();
 8000616:	f000 f8a9 	bl	800076c <RTC_Init>

    RTC_CalendarConfig();
 800061a:	f000 f8cd 	bl	80007b8 <RTC_CalendarConfig>

    while(1);
 800061e:	e7fe      	b.n	800061e <main+0x1e>
 8000620:	08002e9c 	.word	0x08002e9c

08000624 <GPIO_Init>:

  return 0;
}

void GPIO_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b088      	sub	sp, #32
 8000628:	af00      	add	r7, sp, #0
     __HAL_RCC_GPIOA_CLK_ENABLE();
 800062a:	2300      	movs	r3, #0
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	4b20      	ldr	r3, [pc, #128]	; (80006b0 <GPIO_Init+0x8c>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a1f      	ldr	r2, [pc, #124]	; (80006b0 <GPIO_Init+0x8c>)
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
 800063a:	4b1d      	ldr	r3, [pc, #116]	; (80006b0 <GPIO_Init+0x8c>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f003 0301 	and.w	r3, r3, #1
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	68bb      	ldr	r3, [r7, #8]
     __HAL_RCC_GPIOC_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	4b19      	ldr	r3, [pc, #100]	; (80006b0 <GPIO_Init+0x8c>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064e:	4a18      	ldr	r2, [pc, #96]	; (80006b0 <GPIO_Init+0x8c>)
 8000650:	f043 0304 	orr.w	r3, r3, #4
 8000654:	6313      	str	r3, [r2, #48]	; 0x30
 8000656:	4b16      	ldr	r3, [pc, #88]	; (80006b0 <GPIO_Init+0x8c>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	f003 0304 	and.w	r3, r3, #4
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

     GPIO_InitTypeDef GPIO_InitStruct;

     GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000662:	2320      	movs	r3, #32
 8000664:	60fb      	str	r3, [r7, #12]
     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000666:	2301      	movs	r3, #1
 8000668:	613b      	str	r3, [r7, #16]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	2300      	movs	r3, #0
 800066c:	617b      	str	r3, [r7, #20]

     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800066e:	f107 030c 	add.w	r3, r7, #12
 8000672:	4619      	mov	r1, r3
 8000674:	480f      	ldr	r0, [pc, #60]	; (80006b4 <GPIO_Init+0x90>)
 8000676:	f000 fb6f 	bl	8000d58 <HAL_GPIO_Init>

 	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800067a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800067e:	60fb      	str	r3, [r7, #12]
 	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;   // USING USER BUTTER AS INTERRUPT START
 8000680:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000684:	613b      	str	r3, [r7, #16]
 	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]
 	HAL_GPIO_Init(GPIOC,&GPIO_InitStruct);
 800068a:	f107 030c 	add.w	r3, r7, #12
 800068e:	4619      	mov	r1, r3
 8000690:	4809      	ldr	r0, [pc, #36]	; (80006b8 <GPIO_Init+0x94>)
 8000692:	f000 fb61 	bl	8000d58 <HAL_GPIO_Init>

 	HAL_NVIC_SetPriority(EXTI15_10_IRQn,14, 0);
 8000696:	2200      	movs	r2, #0
 8000698:	210e      	movs	r1, #14
 800069a:	2028      	movs	r0, #40	; 0x28
 800069c:	f000 fb19 	bl	8000cd2 <HAL_NVIC_SetPriority>
 	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006a0:	2028      	movs	r0, #40	; 0x28
 80006a2:	f000 fb32 	bl	8000d0a <HAL_NVIC_EnableIRQ>




}
 80006a6:	bf00      	nop
 80006a8:	3720      	adds	r7, #32
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800
 80006b4:	40020000 	.word	0x40020000
 80006b8:	40020800 	.word	0x40020800

080006bc <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b088      	sub	sp, #32
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	80fb      	strh	r3, [r7, #6]
	RTC_TimeTypeDef rTime;
	RTC_DateTypeDef rDate;


	HAL_RTC_GetTime(&hrtc,&rTime,RTC_FORMAT_BIN);
 80006c6:	f107 030c 	add.w	r3, r7, #12
 80006ca:	2200      	movs	r2, #0
 80006cc:	4619      	mov	r1, r3
 80006ce:	480f      	ldr	r0, [pc, #60]	; (800070c <HAL_GPIO_EXTI_Callback+0x50>)
 80006d0:	f001 f988 	bl	80019e4 <HAL_RTC_GetTime>

	HAL_RTC_GetDate(&hrtc, &rDate, RTC_FORMAT_BIN);
 80006d4:	f107 0308 	add.w	r3, r7, #8
 80006d8:	2200      	movs	r2, #0
 80006da:	4619      	mov	r1, r3
 80006dc:	480b      	ldr	r0, [pc, #44]	; (800070c <HAL_GPIO_EXTI_Callback+0x50>)
 80006de:	f001 fa63 	bl	8001ba8 <HAL_RTC_GetDate>

	printmsg("Current time is: %02d:%02d:%02d\r\n",rTime.Hours,rTime.Minutes,rTime.Seconds);
 80006e2:	7b3b      	ldrb	r3, [r7, #12]
 80006e4:	4619      	mov	r1, r3
 80006e6:	7b7b      	ldrb	r3, [r7, #13]
 80006e8:	461a      	mov	r2, r3
 80006ea:	7bbb      	ldrb	r3, [r7, #14]
 80006ec:	4808      	ldr	r0, [pc, #32]	; (8000710 <HAL_GPIO_EXTI_Callback+0x54>)
 80006ee:	f7ff ff61 	bl	80005b4 <printmsg>

	printmsg("Current Date is: %02d-%2d-%2d\r\n",rDate.Month,rDate.Date,rDate.Year);
 80006f2:	7a7b      	ldrb	r3, [r7, #9]
 80006f4:	4619      	mov	r1, r3
 80006f6:	7abb      	ldrb	r3, [r7, #10]
 80006f8:	461a      	mov	r2, r3
 80006fa:	7afb      	ldrb	r3, [r7, #11]
 80006fc:	4805      	ldr	r0, [pc, #20]	; (8000714 <HAL_GPIO_EXTI_Callback+0x58>)
 80006fe:	f7ff ff59 	bl	80005b4 <printmsg>


}
 8000702:	bf00      	nop
 8000704:	3720      	adds	r7, #32
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	200000d0 	.word	0x200000d0
 8000710:	08002eac 	.word	0x08002eac
 8000714:	08002ed0 	.word	0x08002ed0

08000718 <UART2_Init>:
void UART2_Init(void)  // High Level Init
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
   huart2.Instance = USART2; //Linking handle with usart2
 800071c:	4b0f      	ldr	r3, [pc, #60]	; (800075c <UART2_Init+0x44>)
 800071e:	4a10      	ldr	r2, [pc, #64]	; (8000760 <UART2_Init+0x48>)
 8000720:	601a      	str	r2, [r3, #0]
   huart2.Init.BaudRate =  115200;
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <UART2_Init+0x44>)
 8000724:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000728:	605a      	str	r2, [r3, #4]
   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800072a:	4b0c      	ldr	r3, [pc, #48]	; (800075c <UART2_Init+0x44>)
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
   huart2.Init.StopBits = UART_STOPBITS_1;
 8000730:	4b0a      	ldr	r3, [pc, #40]	; (800075c <UART2_Init+0x44>)
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
   huart2.Init.Parity = UART_PARITY_NONE;
 8000736:	4b09      	ldr	r3, [pc, #36]	; (800075c <UART2_Init+0x44>)
 8000738:	2200      	movs	r2, #0
 800073a:	611a      	str	r2, [r3, #16]
   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073c:	4b07      	ldr	r3, [pc, #28]	; (800075c <UART2_Init+0x44>)
 800073e:	2200      	movs	r2, #0
 8000740:	619a      	str	r2, [r3, #24]
   huart2.Init.Mode = UART_MODE_TX_RX;
 8000742:	4b06      	ldr	r3, [pc, #24]	; (800075c <UART2_Init+0x44>)
 8000744:	220c      	movs	r2, #12
 8000746:	615a      	str	r2, [r3, #20]

   if(HAL_UART_Init(&huart2) != HAL_OK)
 8000748:	4804      	ldr	r0, [pc, #16]	; (800075c <UART2_Init+0x44>)
 800074a:	f001 fb39 	bl	8001dc0 <HAL_UART_Init>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <UART2_Init+0x40>
   {
	     // There is a problem
	      Error_Handler();
 8000754:	f000 f806 	bl	8000764 <Error_Handler>
   }


}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}
 800075c:	2000008c 	.word	0x2000008c
 8000760:	40004400 	.word	0x40004400

08000764 <Error_Handler>:

void Error_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
   while(1);
 8000768:	e7fe      	b.n	8000768 <Error_Handler+0x4>
	...

0800076c <RTC_Init>:
}


void RTC_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  hrtc.Instance = RTC;
 8000770:	4b0f      	ldr	r3, [pc, #60]	; (80007b0 <RTC_Init+0x44>)
 8000772:	4a10      	ldr	r2, [pc, #64]	; (80007b4 <RTC_Init+0x48>)
 8000774:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000776:	4b0e      	ldr	r3, [pc, #56]	; (80007b0 <RTC_Init+0x44>)
 8000778:	2240      	movs	r2, #64	; 0x40
 800077a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 0x7F;
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <RTC_Init+0x44>)
 800077e:	227f      	movs	r2, #127	; 0x7f
 8000780:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 0xFF;  // SEND 255 TO MAKE IT 256
 8000782:	4b0b      	ldr	r3, [pc, #44]	; (80007b0 <RTC_Init+0x44>)
 8000784:	22ff      	movs	r2, #255	; 0xff
 8000786:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000788:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <RTC_Init+0x44>)
 800078a:	2200      	movs	r2, #0
 800078c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 800078e:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <RTC_Init+0x44>)
 8000790:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000794:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000796:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <RTC_Init+0x44>)
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]

    if( HAL_RTC_Init(&hrtc) != HAL_OK)
 800079c:	4804      	ldr	r0, [pc, #16]	; (80007b0 <RTC_Init+0x44>)
 800079e:	f001 f811 	bl	80017c4 <HAL_RTC_Init>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <RTC_Init+0x40>
    {
    	Error_Handler();
 80007a8:	f7ff ffdc 	bl	8000764 <Error_Handler>

    }

}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	200000d0 	.word	0x200000d0
 80007b4:	40002800 	.word	0x40002800

080007b8 <RTC_CalendarConfig>:
void RTC_CalendarConfig(void)  // Configures the calendar as 12:11:10 PM : 23 April 2023 Sunday
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;

    sTime.Hours =   12;
 80007be:	230c      	movs	r3, #12
 80007c0:	713b      	strb	r3, [r7, #4]
    sTime.Minutes = 11;
 80007c2:	230b      	movs	r3, #11
 80007c4:	717b      	strb	r3, [r7, #5]
    sTime.Seconds = 10;
 80007c6:	230a      	movs	r3, #10
 80007c8:	71bb      	strb	r3, [r7, #6]
    sTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80007ca:	2301      	movs	r3, #1
 80007cc:	71fb      	strb	r3, [r7, #7]

    if( HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	2200      	movs	r2, #0
 80007d2:	4619      	mov	r1, r3
 80007d4:	480f      	ldr	r0, [pc, #60]	; (8000814 <RTC_CalendarConfig+0x5c>)
 80007d6:	f001 f86b 	bl	80018b0 <HAL_RTC_SetTime>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <RTC_CalendarConfig+0x2c>
       {
       	Error_Handler();
 80007e0:	f7ff ffc0 	bl	8000764 <Error_Handler>

       }


	sDate.Date = 23;
 80007e4:	2317      	movs	r3, #23
 80007e6:	70bb      	strb	r3, [r7, #2]
	sDate.Month = RTC_MONTH_APRIL;
 80007e8:	2304      	movs	r3, #4
 80007ea:	707b      	strb	r3, [r7, #1]
	sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 80007ec:	2307      	movs	r3, #7
 80007ee:	703b      	strb	r3, [r7, #0]
	sDate.Year = 23;
 80007f0:	2317      	movs	r3, #23
 80007f2:	70fb      	strb	r3, [r7, #3]

	 if( HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80007f4:	463b      	mov	r3, r7
 80007f6:	2200      	movs	r2, #0
 80007f8:	4619      	mov	r1, r3
 80007fa:	4806      	ldr	r0, [pc, #24]	; (8000814 <RTC_CalendarConfig+0x5c>)
 80007fc:	f001 f950 	bl	8001aa0 <HAL_RTC_SetDate>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <RTC_CalendarConfig+0x52>
	   {
	     Error_Handler();
 8000806:	f7ff ffad 	bl	8000764 <Error_Handler>

	   }

}
 800080a:	bf00      	nop
 800080c:	3718      	adds	r7, #24
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	200000d0 	.word	0x200000d0

08000818 <HAL_MspInit>:
#include "main.h"
#include "string.h"
#include "stdio.h"
extern void Error_Handler(void);
void HAL_MspInit(void)  // Low Level Processor Specific Inits
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0

	//1-Setup the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800081c:	2003      	movs	r0, #3
 800081e:	f000 fa4d 	bl	8000cbc <HAL_NVIC_SetPriorityGrouping>
	//2- Enable the required system exceptions of the arm cortex mx processor refer to cortex m user manuel
    SCB->SHCSR |= 0x7 << 16; // MEMFAULT BUSFAULT USG FAULT ENABLED
 8000822:	4b0d      	ldr	r3, [pc, #52]	; (8000858 <HAL_MspInit+0x40>)
 8000824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000826:	4a0c      	ldr	r2, [pc, #48]	; (8000858 <HAL_MspInit+0x40>)
 8000828:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800082c:	6253      	str	r3, [r2, #36]	; 0x24
	//3-Configure the priority for the system exceptions
    HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 800082e:	2200      	movs	r2, #0
 8000830:	2100      	movs	r1, #0
 8000832:	f06f 000b 	mvn.w	r0, #11
 8000836:	f000 fa4c 	bl	8000cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 800083a:	2200      	movs	r2, #0
 800083c:	2100      	movs	r1, #0
 800083e:	f06f 000a 	mvn.w	r0, #10
 8000842:	f000 fa46 	bl	8000cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 8000846:	2200      	movs	r2, #0
 8000848:	2100      	movs	r1, #0
 800084a:	f06f 0009 	mvn.w	r0, #9
 800084e:	f000 fa40 	bl	8000cd2 <HAL_NVIC_SetPriority>
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <HAL_UART_MspInit>:
void HAL_UART_MspInit(UART_HandleTypeDef *huart) // Low-Level Inits of the USART2 Peripheral
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	; 0x28
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
   	//1.Enable the clock for the USART2 peripheral
    __HAL_RCC_USART2_CLK_ENABLE(); // enabled the clock for USART2
 8000864:	2300      	movs	r3, #0
 8000866:	613b      	str	r3, [r7, #16]
 8000868:	4b1e      	ldr	r3, [pc, #120]	; (80008e4 <HAL_UART_MspInit+0x88>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086c:	4a1d      	ldr	r2, [pc, #116]	; (80008e4 <HAL_UART_MspInit+0x88>)
 800086e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000872:	6413      	str	r3, [r2, #64]	; 0x40
 8000874:	4b1b      	ldr	r3, [pc, #108]	; (80008e4 <HAL_UART_MspInit+0x88>)
 8000876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800087c:	613b      	str	r3, [r7, #16]
 800087e:	693b      	ldr	r3, [r7, #16]
     __HAL_RCC_GPIOA_CLK_ENABLE(); // enabled the clock for GPIOA
 8000880:	2300      	movs	r3, #0
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	4b17      	ldr	r3, [pc, #92]	; (80008e4 <HAL_UART_MspInit+0x88>)
 8000886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000888:	4a16      	ldr	r2, [pc, #88]	; (80008e4 <HAL_UART_MspInit+0x88>)
 800088a:	f043 0301 	orr.w	r3, r3, #1
 800088e:	6313      	str	r3, [r2, #48]	; 0x30
 8000890:	4b14      	ldr	r3, [pc, #80]	; (80008e4 <HAL_UART_MspInit+0x88>)
 8000892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000894:	f003 0301 	and.w	r3, r3, #1
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	68fb      	ldr	r3, [r7, #12]
    //2.Do the pin muxing config
     GPIO_InitTypeDef GPIOInitStruct;
     GPIOInitStruct.Pin = GPIO_PIN_2;
 800089c:	2304      	movs	r3, #4
 800089e:	617b      	str	r3, [r7, #20]
     GPIOInitStruct.Mode = GPIO_MODE_AF_PP;
 80008a0:	2302      	movs	r3, #2
 80008a2:	61bb      	str	r3, [r7, #24]
     GPIOInitStruct.Pull = GPIO_PULLUP; // Line must be up while communication is off
 80008a4:	2301      	movs	r3, #1
 80008a6:	61fb      	str	r3, [r7, #28]
     GPIOInitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	2300      	movs	r3, #0
 80008aa:	623b      	str	r3, [r7, #32]
     GPIOInitStruct.Alternate = GPIO_AF7_USART2; //UART TX
 80008ac:	2307      	movs	r3, #7
 80008ae:	627b      	str	r3, [r7, #36]	; 0x24
     HAL_GPIO_Init(GPIOA,&GPIOInitStruct);
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4619      	mov	r1, r3
 80008b6:	480c      	ldr	r0, [pc, #48]	; (80008e8 <HAL_UART_MspInit+0x8c>)
 80008b8:	f000 fa4e 	bl	8000d58 <HAL_GPIO_Init>

     GPIOInitStruct.Pin = GPIO_PIN_3; //UART RX
 80008bc:	2308      	movs	r3, #8
 80008be:	617b      	str	r3, [r7, #20]
     HAL_GPIO_Init(GPIOA,&GPIOInitStruct);
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	4619      	mov	r1, r3
 80008c6:	4808      	ldr	r0, [pc, #32]	; (80008e8 <HAL_UART_MspInit+0x8c>)
 80008c8:	f000 fa46 	bl	8000d58 <HAL_GPIO_Init>


	//3.Enable the IRQ and set up the priority (NVIC Settings)

     HAL_NVIC_EnableIRQ(USART2_IRQn);
 80008cc:	2026      	movs	r0, #38	; 0x26
 80008ce:	f000 fa1c 	bl	8000d0a <HAL_NVIC_EnableIRQ>
     HAL_NVIC_SetPriority(USART2_IRQn,15,0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	210f      	movs	r1, #15
 80008d6:	2026      	movs	r0, #38	; 0x26
 80008d8:	f000 f9fb 	bl	8000cd2 <HAL_NVIC_SetPriority>

}
 80008dc:	bf00      	nop
 80008de:	3728      	adds	r7, #40	; 0x28
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40020000 	.word	0x40020000

080008ec <HAL_RTC_MspInit>:
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b094      	sub	sp, #80	; 0x50
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
	RCC_OscInitTypeDef RCC_OscInitStruct;      // OPEN LSE CLOCK
	memset(&RCC_OscInitStruct,0,sizeof(RCC_OscInitStruct));
 80008f4:	f107 0320 	add.w	r3, r7, #32
 80008f8:	2230      	movs	r2, #48	; 0x30
 80008fa:	2100      	movs	r1, #0
 80008fc:	4618      	mov	r0, r3
 80008fe:	f001 fe4b 	bl	8002598 <memset>

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8000902:	2304      	movs	r3, #4
 8000904:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000906:	2301      	movs	r3, #1
 8000908:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800090a:	2300      	movs	r3, #0
 800090c:	63bb      	str	r3, [r7, #56]	; 0x38
	  if(HAL_RCC_OscConfig(&RCC_OscInitStruct)!=HAL_OK)
 800090e:	f107 0320 	add.w	r3, r7, #32
 8000912:	4618      	mov	r0, r3
 8000914:	f000 fbbc 	bl	8001090 <HAL_RCC_OscConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <HAL_RTC_MspInit+0x36>
	  {

		  Error_Handler();
 800091e:	f7ff ff21 	bl	8000764 <Error_Handler>
	  }

	 // SELECT LSE AS RTC CLOCK
	 RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct;

	 RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000922:	2302      	movs	r3, #2
 8000924:	60fb      	str	r3, [r7, #12]
	 RCC_PeriphCLKInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000926:	f44f 7380 	mov.w	r3, #256	; 0x100
 800092a:	61bb      	str	r3, [r7, #24]
	 if(HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct)!=HAL_OK)
 800092c:	f107 030c 	add.w	r3, r7, #12
 8000930:	4618      	mov	r0, r3
 8000932:	f000 fe59 	bl	80015e8 <HAL_RCCEx_PeriphCLKConfig>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <HAL_RTC_MspInit+0x54>
	 	  {

	 		  Error_Handler();
 800093c:	f7ff ff12 	bl	8000764 <Error_Handler>
	 	  }

    // ENABLE THE RTC CLOCK
	 __HAL_RCC_RTC_ENABLE();
 8000940:	4b03      	ldr	r3, [pc, #12]	; (8000950 <HAL_RTC_MspInit+0x64>)
 8000942:	2201      	movs	r2, #1
 8000944:	601a      	str	r2, [r3, #0]


}
 8000946:	bf00      	nop
 8000948:	3750      	adds	r7, #80	; 0x50
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	42470e3c 	.word	0x42470e3c

08000954 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b086      	sub	sp, #24
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800095c:	4a14      	ldr	r2, [pc, #80]	; (80009b0 <_sbrk+0x5c>)
 800095e:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <_sbrk+0x60>)
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000968:	4b13      	ldr	r3, [pc, #76]	; (80009b8 <_sbrk+0x64>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d102      	bne.n	8000976 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000970:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <_sbrk+0x64>)
 8000972:	4a12      	ldr	r2, [pc, #72]	; (80009bc <_sbrk+0x68>)
 8000974:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000976:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <_sbrk+0x64>)
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4413      	add	r3, r2
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	429a      	cmp	r2, r3
 8000982:	d207      	bcs.n	8000994 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000984:	f001 fdde 	bl	8002544 <__errno>
 8000988:	4603      	mov	r3, r0
 800098a:	220c      	movs	r2, #12
 800098c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800098e:	f04f 33ff 	mov.w	r3, #4294967295
 8000992:	e009      	b.n	80009a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000994:	4b08      	ldr	r3, [pc, #32]	; (80009b8 <_sbrk+0x64>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800099a:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <_sbrk+0x64>)
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4413      	add	r3, r2
 80009a2:	4a05      	ldr	r2, [pc, #20]	; (80009b8 <_sbrk+0x64>)
 80009a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009a6:	68fb      	ldr	r3, [r7, #12]
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3718      	adds	r7, #24
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20018000 	.word	0x20018000
 80009b4:	00000400 	.word	0x00000400
 80009b8:	200000f0 	.word	0x200000f0
 80009bc:	20000108 	.word	0x20000108

080009c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009c4:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <SystemInit+0x20>)
 80009c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009ca:	4a05      	ldr	r2, [pc, #20]	; (80009e0 <SystemInit+0x20>)
 80009cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000ed00 	.word	0xe000ed00

080009e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80009e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009e8:	480d      	ldr	r0, [pc, #52]	; (8000a20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009ea:	490e      	ldr	r1, [pc, #56]	; (8000a24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009ec:	4a0e      	ldr	r2, [pc, #56]	; (8000a28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009f0:	e002      	b.n	80009f8 <LoopCopyDataInit>

080009f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009f6:	3304      	adds	r3, #4

080009f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009fc:	d3f9      	bcc.n	80009f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009fe:	4a0b      	ldr	r2, [pc, #44]	; (8000a2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a00:	4c0b      	ldr	r4, [pc, #44]	; (8000a30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a04:	e001      	b.n	8000a0a <LoopFillZerobss>

08000a06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a08:	3204      	adds	r2, #4

08000a0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a0c:	d3fb      	bcc.n	8000a06 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a0e:	f7ff ffd7 	bl	80009c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a12:	f001 fd9d 	bl	8002550 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a16:	f7ff fdf3 	bl	8000600 <main>
  bx  lr    
 8000a1a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a1c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a24:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a28:	08002f3c 	.word	0x08002f3c
  ldr r2, =_sbss
 8000a2c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a30:	20000108 	.word	0x20000108

08000a34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a34:	e7fe      	b.n	8000a34 <ADC_IRQHandler>
	...

08000a38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <HAL_Init+0x40>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a0d      	ldr	r2, [pc, #52]	; (8000a78 <HAL_Init+0x40>)
 8000a42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a48:	4b0b      	ldr	r3, [pc, #44]	; (8000a78 <HAL_Init+0x40>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a0a      	ldr	r2, [pc, #40]	; (8000a78 <HAL_Init+0x40>)
 8000a4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <HAL_Init+0x40>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a07      	ldr	r2, [pc, #28]	; (8000a78 <HAL_Init+0x40>)
 8000a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a60:	2003      	movs	r0, #3
 8000a62:	f000 f92b 	bl	8000cbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a66:	200f      	movs	r0, #15
 8000a68:	f000 f808 	bl	8000a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a6c:	f7ff fed4 	bl	8000818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40023c00 	.word	0x40023c00

08000a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <HAL_InitTick+0x54>)
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	4b12      	ldr	r3, [pc, #72]	; (8000ad4 <HAL_InitTick+0x58>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f000 f943 	bl	8000d26 <HAL_SYSTICK_Config>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e00e      	b.n	8000ac8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	2b0f      	cmp	r3, #15
 8000aae:	d80a      	bhi.n	8000ac6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	6879      	ldr	r1, [r7, #4]
 8000ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab8:	f000 f90b 	bl	8000cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000abc:	4a06      	ldr	r2, [pc, #24]	; (8000ad8 <HAL_InitTick+0x5c>)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	e000      	b.n	8000ac8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	20000004 	.word	0x20000004

08000adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <HAL_IncTick+0x20>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <HAL_IncTick+0x24>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4413      	add	r3, r2
 8000aec:	4a04      	ldr	r2, [pc, #16]	; (8000b00 <HAL_IncTick+0x24>)
 8000aee:	6013      	str	r3, [r2, #0]
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000008 	.word	0x20000008
 8000b00:	200000f4 	.word	0x200000f4

08000b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  return uwTick;
 8000b08:	4b03      	ldr	r3, [pc, #12]	; (8000b18 <HAL_GetTick+0x14>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	200000f4 	.word	0x200000f4

08000b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f003 0307 	and.w	r3, r3, #7
 8000b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <__NVIC_SetPriorityGrouping+0x44>)
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4e:	4a04      	ldr	r2, [pc, #16]	; (8000b60 <__NVIC_SetPriorityGrouping+0x44>)
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	60d3      	str	r3, [r2, #12]
}
 8000b54:	bf00      	nop
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b68:	4b04      	ldr	r3, [pc, #16]	; (8000b7c <__NVIC_GetPriorityGrouping+0x18>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	0a1b      	lsrs	r3, r3, #8
 8000b6e:	f003 0307 	and.w	r3, r3, #7
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	db0b      	blt.n	8000baa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	f003 021f 	and.w	r2, r3, #31
 8000b98:	4907      	ldr	r1, [pc, #28]	; (8000bb8 <__NVIC_EnableIRQ+0x38>)
 8000b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9e:	095b      	lsrs	r3, r3, #5
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000baa:	bf00      	nop
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	e000e100 	.word	0xe000e100

08000bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	6039      	str	r1, [r7, #0]
 8000bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	db0a      	blt.n	8000be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	b2da      	uxtb	r2, r3
 8000bd4:	490c      	ldr	r1, [pc, #48]	; (8000c08 <__NVIC_SetPriority+0x4c>)
 8000bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bda:	0112      	lsls	r2, r2, #4
 8000bdc:	b2d2      	uxtb	r2, r2
 8000bde:	440b      	add	r3, r1
 8000be0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000be4:	e00a      	b.n	8000bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	b2da      	uxtb	r2, r3
 8000bea:	4908      	ldr	r1, [pc, #32]	; (8000c0c <__NVIC_SetPriority+0x50>)
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	f003 030f 	and.w	r3, r3, #15
 8000bf2:	3b04      	subs	r3, #4
 8000bf4:	0112      	lsls	r2, r2, #4
 8000bf6:	b2d2      	uxtb	r2, r2
 8000bf8:	440b      	add	r3, r1
 8000bfa:	761a      	strb	r2, [r3, #24]
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	e000e100 	.word	0xe000e100
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b089      	sub	sp, #36	; 0x24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	f003 0307 	and.w	r3, r3, #7
 8000c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	f1c3 0307 	rsb	r3, r3, #7
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	bf28      	it	cs
 8000c2e:	2304      	movcs	r3, #4
 8000c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	3304      	adds	r3, #4
 8000c36:	2b06      	cmp	r3, #6
 8000c38:	d902      	bls.n	8000c40 <NVIC_EncodePriority+0x30>
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	3b03      	subs	r3, #3
 8000c3e:	e000      	b.n	8000c42 <NVIC_EncodePriority+0x32>
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c44:	f04f 32ff 	mov.w	r2, #4294967295
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4e:	43da      	mvns	r2, r3
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	401a      	ands	r2, r3
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c58:	f04f 31ff 	mov.w	r1, #4294967295
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c62:	43d9      	mvns	r1, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c68:	4313      	orrs	r3, r2
         );
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3724      	adds	r7, #36	; 0x24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
	...

08000c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	3b01      	subs	r3, #1
 8000c84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c88:	d301      	bcc.n	8000c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e00f      	b.n	8000cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c8e:	4a0a      	ldr	r2, [pc, #40]	; (8000cb8 <SysTick_Config+0x40>)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c96:	210f      	movs	r1, #15
 8000c98:	f04f 30ff 	mov.w	r0, #4294967295
 8000c9c:	f7ff ff8e 	bl	8000bbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ca0:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <SysTick_Config+0x40>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca6:	4b04      	ldr	r3, [pc, #16]	; (8000cb8 <SysTick_Config+0x40>)
 8000ca8:	2207      	movs	r2, #7
 8000caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cac:	2300      	movs	r3, #0
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	e000e010 	.word	0xe000e010

08000cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f7ff ff29 	bl	8000b1c <__NVIC_SetPriorityGrouping>
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b086      	sub	sp, #24
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	4603      	mov	r3, r0
 8000cda:	60b9      	str	r1, [r7, #8]
 8000cdc:	607a      	str	r2, [r7, #4]
 8000cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ce4:	f7ff ff3e 	bl	8000b64 <__NVIC_GetPriorityGrouping>
 8000ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	68b9      	ldr	r1, [r7, #8]
 8000cee:	6978      	ldr	r0, [r7, #20]
 8000cf0:	f7ff ff8e 	bl	8000c10 <NVIC_EncodePriority>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cfa:	4611      	mov	r1, r2
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff ff5d 	bl	8000bbc <__NVIC_SetPriority>
}
 8000d02:	bf00      	nop
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b082      	sub	sp, #8
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	4603      	mov	r3, r0
 8000d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff ff31 	bl	8000b80 <__NVIC_EnableIRQ>
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f7ff ffa2 	bl	8000c78 <SysTick_Config>
 8000d34:	4603      	mov	r3, r0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000d42:	f000 f802 	bl	8000d4a <HAL_SYSTICK_Callback>
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000d4e:	bf00      	nop
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr

08000d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b089      	sub	sp, #36	; 0x24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
 8000d60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d62:	2300      	movs	r3, #0
 8000d64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d66:	2300      	movs	r3, #0
 8000d68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d6e:	2300      	movs	r3, #0
 8000d70:	61fb      	str	r3, [r7, #28]
 8000d72:	e159      	b.n	8001028 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d74:	2201      	movs	r2, #1
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	697a      	ldr	r2, [r7, #20]
 8000d84:	4013      	ands	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d88:	693a      	ldr	r2, [r7, #16]
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f040 8148 	bne.w	8001022 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	f003 0303 	and.w	r3, r3, #3
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d005      	beq.n	8000daa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d130      	bne.n	8000e0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	689b      	ldr	r3, [r3, #8]
 8000dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000db0:	69fb      	ldr	r3, [r7, #28]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	2203      	movs	r2, #3
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	43db      	mvns	r3, r3
 8000dbc:	69ba      	ldr	r2, [r7, #24]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	68da      	ldr	r2, [r3, #12]
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	69ba      	ldr	r2, [r7, #24]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	69ba      	ldr	r2, [r7, #24]
 8000dd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000de0:	2201      	movs	r2, #1
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	43db      	mvns	r3, r3
 8000dea:	69ba      	ldr	r2, [r7, #24]
 8000dec:	4013      	ands	r3, r2
 8000dee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	091b      	lsrs	r3, r3, #4
 8000df6:	f003 0201 	and.w	r2, r3, #1
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	69ba      	ldr	r2, [r7, #24]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	69ba      	ldr	r2, [r7, #24]
 8000e0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f003 0303 	and.w	r3, r3, #3
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	d017      	beq.n	8000e48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	2203      	movs	r2, #3
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	689a      	ldr	r2, [r3, #8]
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f003 0303 	and.w	r3, r3, #3
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d123      	bne.n	8000e9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	08da      	lsrs	r2, r3, #3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	3208      	adds	r2, #8
 8000e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	f003 0307 	and.w	r3, r3, #7
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	220f      	movs	r2, #15
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	43db      	mvns	r3, r3
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	4013      	ands	r3, r2
 8000e76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	691a      	ldr	r2, [r3, #16]
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	08da      	lsrs	r2, r3, #3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	3208      	adds	r2, #8
 8000e96:	69b9      	ldr	r1, [r7, #24]
 8000e98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	2203      	movs	r2, #3
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f003 0203 	and.w	r2, r3, #3
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	f000 80a2 	beq.w	8001022 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	4b57      	ldr	r3, [pc, #348]	; (8001040 <HAL_GPIO_Init+0x2e8>)
 8000ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee6:	4a56      	ldr	r2, [pc, #344]	; (8001040 <HAL_GPIO_Init+0x2e8>)
 8000ee8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eec:	6453      	str	r3, [r2, #68]	; 0x44
 8000eee:	4b54      	ldr	r3, [pc, #336]	; (8001040 <HAL_GPIO_Init+0x2e8>)
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000efa:	4a52      	ldr	r2, [pc, #328]	; (8001044 <HAL_GPIO_Init+0x2ec>)
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	089b      	lsrs	r3, r3, #2
 8000f00:	3302      	adds	r3, #2
 8000f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	f003 0303 	and.w	r3, r3, #3
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	220f      	movs	r2, #15
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	43db      	mvns	r3, r3
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a49      	ldr	r2, [pc, #292]	; (8001048 <HAL_GPIO_Init+0x2f0>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d019      	beq.n	8000f5a <HAL_GPIO_Init+0x202>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4a48      	ldr	r2, [pc, #288]	; (800104c <HAL_GPIO_Init+0x2f4>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d013      	beq.n	8000f56 <HAL_GPIO_Init+0x1fe>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a47      	ldr	r2, [pc, #284]	; (8001050 <HAL_GPIO_Init+0x2f8>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d00d      	beq.n	8000f52 <HAL_GPIO_Init+0x1fa>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a46      	ldr	r2, [pc, #280]	; (8001054 <HAL_GPIO_Init+0x2fc>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d007      	beq.n	8000f4e <HAL_GPIO_Init+0x1f6>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a45      	ldr	r2, [pc, #276]	; (8001058 <HAL_GPIO_Init+0x300>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d101      	bne.n	8000f4a <HAL_GPIO_Init+0x1f2>
 8000f46:	2304      	movs	r3, #4
 8000f48:	e008      	b.n	8000f5c <HAL_GPIO_Init+0x204>
 8000f4a:	2307      	movs	r3, #7
 8000f4c:	e006      	b.n	8000f5c <HAL_GPIO_Init+0x204>
 8000f4e:	2303      	movs	r3, #3
 8000f50:	e004      	b.n	8000f5c <HAL_GPIO_Init+0x204>
 8000f52:	2302      	movs	r3, #2
 8000f54:	e002      	b.n	8000f5c <HAL_GPIO_Init+0x204>
 8000f56:	2301      	movs	r3, #1
 8000f58:	e000      	b.n	8000f5c <HAL_GPIO_Init+0x204>
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	69fa      	ldr	r2, [r7, #28]
 8000f5e:	f002 0203 	and.w	r2, r2, #3
 8000f62:	0092      	lsls	r2, r2, #2
 8000f64:	4093      	lsls	r3, r2
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f6c:	4935      	ldr	r1, [pc, #212]	; (8001044 <HAL_GPIO_Init+0x2ec>)
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	089b      	lsrs	r3, r3, #2
 8000f72:	3302      	adds	r3, #2
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f7a:	4b38      	ldr	r3, [pc, #224]	; (800105c <HAL_GPIO_Init+0x304>)
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	43db      	mvns	r3, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4013      	ands	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d003      	beq.n	8000f9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f9e:	4a2f      	ldr	r2, [pc, #188]	; (800105c <HAL_GPIO_Init+0x304>)
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fa4:	4b2d      	ldr	r3, [pc, #180]	; (800105c <HAL_GPIO_Init+0x304>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	43db      	mvns	r3, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d003      	beq.n	8000fc8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fc8:	4a24      	ldr	r2, [pc, #144]	; (800105c <HAL_GPIO_Init+0x304>)
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fce:	4b23      	ldr	r3, [pc, #140]	; (800105c <HAL_GPIO_Init+0x304>)
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d003      	beq.n	8000ff2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ff2:	4a1a      	ldr	r2, [pc, #104]	; (800105c <HAL_GPIO_Init+0x304>)
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ff8:	4b18      	ldr	r3, [pc, #96]	; (800105c <HAL_GPIO_Init+0x304>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	4313      	orrs	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800101c:	4a0f      	ldr	r2, [pc, #60]	; (800105c <HAL_GPIO_Init+0x304>)
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	3301      	adds	r3, #1
 8001026:	61fb      	str	r3, [r7, #28]
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	2b0f      	cmp	r3, #15
 800102c:	f67f aea2 	bls.w	8000d74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001030:	bf00      	nop
 8001032:	bf00      	nop
 8001034:	3724      	adds	r7, #36	; 0x24
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	40023800 	.word	0x40023800
 8001044:	40013800 	.word	0x40013800
 8001048:	40020000 	.word	0x40020000
 800104c:	40020400 	.word	0x40020400
 8001050:	40020800 	.word	0x40020800
 8001054:	40020c00 	.word	0x40020c00
 8001058:	40021000 	.word	0x40021000
 800105c:	40013c00 	.word	0x40013c00

08001060 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800106a:	4b08      	ldr	r3, [pc, #32]	; (800108c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800106c:	695a      	ldr	r2, [r3, #20]
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	4013      	ands	r3, r2
 8001072:	2b00      	cmp	r3, #0
 8001074:	d006      	beq.n	8001084 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001076:	4a05      	ldr	r2, [pc, #20]	; (800108c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001078:	88fb      	ldrh	r3, [r7, #6]
 800107a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800107c:	88fb      	ldrh	r3, [r7, #6]
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fb1c 	bl	80006bc <HAL_GPIO_EXTI_Callback>
  }
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40013c00 	.word	0x40013c00

08001090 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e267      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d075      	beq.n	800119a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010ae:	4b88      	ldr	r3, [pc, #544]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	f003 030c 	and.w	r3, r3, #12
 80010b6:	2b04      	cmp	r3, #4
 80010b8:	d00c      	beq.n	80010d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ba:	4b85      	ldr	r3, [pc, #532]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010c2:	2b08      	cmp	r3, #8
 80010c4:	d112      	bne.n	80010ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010c6:	4b82      	ldr	r3, [pc, #520]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010d2:	d10b      	bne.n	80010ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010d4:	4b7e      	ldr	r3, [pc, #504]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d05b      	beq.n	8001198 <HAL_RCC_OscConfig+0x108>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d157      	bne.n	8001198 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e242      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010f4:	d106      	bne.n	8001104 <HAL_RCC_OscConfig+0x74>
 80010f6:	4b76      	ldr	r3, [pc, #472]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a75      	ldr	r2, [pc, #468]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	e01d      	b.n	8001140 <HAL_RCC_OscConfig+0xb0>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800110c:	d10c      	bne.n	8001128 <HAL_RCC_OscConfig+0x98>
 800110e:	4b70      	ldr	r3, [pc, #448]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a6f      	ldr	r2, [pc, #444]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001114:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	4b6d      	ldr	r3, [pc, #436]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a6c      	ldr	r2, [pc, #432]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001124:	6013      	str	r3, [r2, #0]
 8001126:	e00b      	b.n	8001140 <HAL_RCC_OscConfig+0xb0>
 8001128:	4b69      	ldr	r3, [pc, #420]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a68      	ldr	r2, [pc, #416]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 800112e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	4b66      	ldr	r3, [pc, #408]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a65      	ldr	r2, [pc, #404]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 800113a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800113e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d013      	beq.n	8001170 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001148:	f7ff fcdc 	bl	8000b04 <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001150:	f7ff fcd8 	bl	8000b04 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b64      	cmp	r3, #100	; 0x64
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e207      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001162:	4b5b      	ldr	r3, [pc, #364]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0f0      	beq.n	8001150 <HAL_RCC_OscConfig+0xc0>
 800116e:	e014      	b.n	800119a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001170:	f7ff fcc8 	bl	8000b04 <HAL_GetTick>
 8001174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001178:	f7ff fcc4 	bl	8000b04 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b64      	cmp	r3, #100	; 0x64
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e1f3      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800118a:	4b51      	ldr	r3, [pc, #324]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0xe8>
 8001196:	e000      	b.n	800119a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d063      	beq.n	800126e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011a6:	4b4a      	ldr	r3, [pc, #296]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00b      	beq.n	80011ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011b2:	4b47      	ldr	r3, [pc, #284]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	d11c      	bne.n	80011f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011be:	4b44      	ldr	r3, [pc, #272]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d116      	bne.n	80011f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ca:	4b41      	ldr	r3, [pc, #260]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d005      	beq.n	80011e2 <HAL_RCC_OscConfig+0x152>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d001      	beq.n	80011e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e1c7      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e2:	4b3b      	ldr	r3, [pc, #236]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	691b      	ldr	r3, [r3, #16]
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	4937      	ldr	r1, [pc, #220]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011f2:	4313      	orrs	r3, r2
 80011f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011f6:	e03a      	b.n	800126e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d020      	beq.n	8001242 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001200:	4b34      	ldr	r3, [pc, #208]	; (80012d4 <HAL_RCC_OscConfig+0x244>)
 8001202:	2201      	movs	r2, #1
 8001204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001206:	f7ff fc7d 	bl	8000b04 <HAL_GetTick>
 800120a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800120e:	f7ff fc79 	bl	8000b04 <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e1a8      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001220:	4b2b      	ldr	r3, [pc, #172]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0f0      	beq.n	800120e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122c:	4b28      	ldr	r3, [pc, #160]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	4925      	ldr	r1, [pc, #148]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 800123c:	4313      	orrs	r3, r2
 800123e:	600b      	str	r3, [r1, #0]
 8001240:	e015      	b.n	800126e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001242:	4b24      	ldr	r3, [pc, #144]	; (80012d4 <HAL_RCC_OscConfig+0x244>)
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001248:	f7ff fc5c 	bl	8000b04 <HAL_GetTick>
 800124c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001250:	f7ff fc58 	bl	8000b04 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b02      	cmp	r3, #2
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e187      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001262:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d1f0      	bne.n	8001250 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	2b00      	cmp	r3, #0
 8001278:	d036      	beq.n	80012e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d016      	beq.n	80012b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001282:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <HAL_RCC_OscConfig+0x248>)
 8001284:	2201      	movs	r2, #1
 8001286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001288:	f7ff fc3c 	bl	8000b04 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800128e:	e008      	b.n	80012a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001290:	f7ff fc38 	bl	8000b04 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b02      	cmp	r3, #2
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e167      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <HAL_RCC_OscConfig+0x240>)
 80012a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d0f0      	beq.n	8001290 <HAL_RCC_OscConfig+0x200>
 80012ae:	e01b      	b.n	80012e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <HAL_RCC_OscConfig+0x248>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b6:	f7ff fc25 	bl	8000b04 <HAL_GetTick>
 80012ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012bc:	e00e      	b.n	80012dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012be:	f7ff fc21 	bl	8000b04 <HAL_GetTick>
 80012c2:	4602      	mov	r2, r0
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d907      	bls.n	80012dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e150      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
 80012d0:	40023800 	.word	0x40023800
 80012d4:	42470000 	.word	0x42470000
 80012d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012dc:	4b88      	ldr	r3, [pc, #544]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 80012de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1ea      	bne.n	80012be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	f000 8097 	beq.w	8001424 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012f6:	2300      	movs	r3, #0
 80012f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012fa:	4b81      	ldr	r3, [pc, #516]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d10f      	bne.n	8001326 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	4b7d      	ldr	r3, [pc, #500]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	4a7c      	ldr	r2, [pc, #496]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001314:	6413      	str	r3, [r2, #64]	; 0x40
 8001316:	4b7a      	ldr	r3, [pc, #488]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001322:	2301      	movs	r3, #1
 8001324:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001326:	4b77      	ldr	r3, [pc, #476]	; (8001504 <HAL_RCC_OscConfig+0x474>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800132e:	2b00      	cmp	r3, #0
 8001330:	d118      	bne.n	8001364 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001332:	4b74      	ldr	r3, [pc, #464]	; (8001504 <HAL_RCC_OscConfig+0x474>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a73      	ldr	r2, [pc, #460]	; (8001504 <HAL_RCC_OscConfig+0x474>)
 8001338:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800133c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800133e:	f7ff fbe1 	bl	8000b04 <HAL_GetTick>
 8001342:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001346:	f7ff fbdd 	bl	8000b04 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e10c      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001358:	4b6a      	ldr	r3, [pc, #424]	; (8001504 <HAL_RCC_OscConfig+0x474>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0f0      	beq.n	8001346 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d106      	bne.n	800137a <HAL_RCC_OscConfig+0x2ea>
 800136c:	4b64      	ldr	r3, [pc, #400]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 800136e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001370:	4a63      	ldr	r2, [pc, #396]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	6713      	str	r3, [r2, #112]	; 0x70
 8001378:	e01c      	b.n	80013b4 <HAL_RCC_OscConfig+0x324>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	2b05      	cmp	r3, #5
 8001380:	d10c      	bne.n	800139c <HAL_RCC_OscConfig+0x30c>
 8001382:	4b5f      	ldr	r3, [pc, #380]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001386:	4a5e      	ldr	r2, [pc, #376]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001388:	f043 0304 	orr.w	r3, r3, #4
 800138c:	6713      	str	r3, [r2, #112]	; 0x70
 800138e:	4b5c      	ldr	r3, [pc, #368]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001392:	4a5b      	ldr	r2, [pc, #364]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6713      	str	r3, [r2, #112]	; 0x70
 800139a:	e00b      	b.n	80013b4 <HAL_RCC_OscConfig+0x324>
 800139c:	4b58      	ldr	r3, [pc, #352]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 800139e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013a0:	4a57      	ldr	r2, [pc, #348]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 80013a2:	f023 0301 	bic.w	r3, r3, #1
 80013a6:	6713      	str	r3, [r2, #112]	; 0x70
 80013a8:	4b55      	ldr	r3, [pc, #340]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 80013aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ac:	4a54      	ldr	r2, [pc, #336]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 80013ae:	f023 0304 	bic.w	r3, r3, #4
 80013b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d015      	beq.n	80013e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013bc:	f7ff fba2 	bl	8000b04 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013c2:	e00a      	b.n	80013da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013c4:	f7ff fb9e 	bl	8000b04 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d901      	bls.n	80013da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e0cb      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013da:	4b49      	ldr	r3, [pc, #292]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 80013dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d0ee      	beq.n	80013c4 <HAL_RCC_OscConfig+0x334>
 80013e6:	e014      	b.n	8001412 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e8:	f7ff fb8c 	bl	8000b04 <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013ee:	e00a      	b.n	8001406 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013f0:	f7ff fb88 	bl	8000b04 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80013fe:	4293      	cmp	r3, r2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e0b5      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001406:	4b3e      	ldr	r3, [pc, #248]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1ee      	bne.n	80013f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001412:	7dfb      	ldrb	r3, [r7, #23]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d105      	bne.n	8001424 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001418:	4b39      	ldr	r3, [pc, #228]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 800141a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141c:	4a38      	ldr	r2, [pc, #224]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 800141e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001422:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	2b00      	cmp	r3, #0
 800142a:	f000 80a1 	beq.w	8001570 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800142e:	4b34      	ldr	r3, [pc, #208]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 030c 	and.w	r3, r3, #12
 8001436:	2b08      	cmp	r3, #8
 8001438:	d05c      	beq.n	80014f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	2b02      	cmp	r3, #2
 8001440:	d141      	bne.n	80014c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001442:	4b31      	ldr	r3, [pc, #196]	; (8001508 <HAL_RCC_OscConfig+0x478>)
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff fb5c 	bl	8000b04 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001450:	f7ff fb58 	bl	8000b04 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b02      	cmp	r3, #2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e087      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001462:	4b27      	ldr	r3, [pc, #156]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	69da      	ldr	r2, [r3, #28]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a1b      	ldr	r3, [r3, #32]
 8001476:	431a      	orrs	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147c:	019b      	lsls	r3, r3, #6
 800147e:	431a      	orrs	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001484:	085b      	lsrs	r3, r3, #1
 8001486:	3b01      	subs	r3, #1
 8001488:	041b      	lsls	r3, r3, #16
 800148a:	431a      	orrs	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001490:	061b      	lsls	r3, r3, #24
 8001492:	491b      	ldr	r1, [pc, #108]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 8001494:	4313      	orrs	r3, r2
 8001496:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001498:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <HAL_RCC_OscConfig+0x478>)
 800149a:	2201      	movs	r2, #1
 800149c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149e:	f7ff fb31 	bl	8000b04 <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014a4:	e008      	b.n	80014b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014a6:	f7ff fb2d 	bl	8000b04 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e05c      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014b8:	4b11      	ldr	r3, [pc, #68]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d0f0      	beq.n	80014a6 <HAL_RCC_OscConfig+0x416>
 80014c4:	e054      	b.n	8001570 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <HAL_RCC_OscConfig+0x478>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014cc:	f7ff fb1a 	bl	8000b04 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014d4:	f7ff fb16 	bl	8000b04 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e045      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <HAL_RCC_OscConfig+0x470>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f0      	bne.n	80014d4 <HAL_RCC_OscConfig+0x444>
 80014f2:	e03d      	b.n	8001570 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d107      	bne.n	800150c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e038      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
 8001500:	40023800 	.word	0x40023800
 8001504:	40007000 	.word	0x40007000
 8001508:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800150c:	4b1b      	ldr	r3, [pc, #108]	; (800157c <HAL_RCC_OscConfig+0x4ec>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d028      	beq.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001524:	429a      	cmp	r2, r3
 8001526:	d121      	bne.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001532:	429a      	cmp	r2, r3
 8001534:	d11a      	bne.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800153c:	4013      	ands	r3, r2
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001542:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001544:	4293      	cmp	r3, r2
 8001546:	d111      	bne.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001552:	085b      	lsrs	r3, r3, #1
 8001554:	3b01      	subs	r3, #1
 8001556:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001558:	429a      	cmp	r2, r3
 800155a:	d107      	bne.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001566:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001568:	429a      	cmp	r2, r3
 800156a:	d001      	beq.n	8001570 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e000      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3718      	adds	r7, #24
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40023800 	.word	0x40023800

08001580 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001584:	4b03      	ldr	r3, [pc, #12]	; (8001594 <HAL_RCC_GetHCLKFreq+0x14>)
 8001586:	681b      	ldr	r3, [r3, #0]
}
 8001588:	4618      	mov	r0, r3
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	20000000 	.word	0x20000000

08001598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800159c:	f7ff fff0 	bl	8001580 <HAL_RCC_GetHCLKFreq>
 80015a0:	4602      	mov	r2, r0
 80015a2:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	0a9b      	lsrs	r3, r3, #10
 80015a8:	f003 0307 	and.w	r3, r3, #7
 80015ac:	4903      	ldr	r1, [pc, #12]	; (80015bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80015ae:	5ccb      	ldrb	r3, [r1, r3]
 80015b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40023800 	.word	0x40023800
 80015bc:	08002ef0 	.word	0x08002ef0

080015c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80015c4:	f7ff ffdc 	bl	8001580 <HAL_RCC_GetHCLKFreq>
 80015c8:	4602      	mov	r2, r0
 80015ca:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	0b5b      	lsrs	r3, r3, #13
 80015d0:	f003 0307 	and.w	r3, r3, #7
 80015d4:	4903      	ldr	r1, [pc, #12]	; (80015e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80015d6:	5ccb      	ldrb	r3, [r1, r3]
 80015d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40023800 	.word	0x40023800
 80015e4:	08002ef0 	.word	0x08002ef0

080015e8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0301 	and.w	r3, r3, #1
 8001600:	2b00      	cmp	r3, #0
 8001602:	d105      	bne.n	8001610 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800160c:	2b00      	cmp	r3, #0
 800160e:	d035      	beq.n	800167c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001610:	4b67      	ldr	r3, [pc, #412]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001616:	f7ff fa75 	bl	8000b04 <HAL_GetTick>
 800161a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800161c:	e008      	b.n	8001630 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800161e:	f7ff fa71 	bl	8000b04 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e0ba      	b.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001630:	4b60      	ldr	r3, [pc, #384]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d1f0      	bne.n	800161e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	019a      	lsls	r2, r3, #6
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	071b      	lsls	r3, r3, #28
 8001648:	495a      	ldr	r1, [pc, #360]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800164a:	4313      	orrs	r3, r2
 800164c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001650:	4b57      	ldr	r3, [pc, #348]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001652:	2201      	movs	r2, #1
 8001654:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001656:	f7ff fa55 	bl	8000b04 <HAL_GetTick>
 800165a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800165c:	e008      	b.n	8001670 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800165e:	f7ff fa51 	bl	8000b04 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d901      	bls.n	8001670 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e09a      	b.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001670:	4b50      	ldr	r3, [pc, #320]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0f0      	beq.n	800165e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	2b00      	cmp	r3, #0
 8001686:	f000 8083 	beq.w	8001790 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	4b49      	ldr	r3, [pc, #292]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	4a48      	ldr	r2, [pc, #288]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001698:	6413      	str	r3, [r2, #64]	; 0x40
 800169a:	4b46      	ldr	r3, [pc, #280]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80016a6:	4b44      	ldr	r3, [pc, #272]	; (80017b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a43      	ldr	r2, [pc, #268]	; (80017b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80016ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016b0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80016b2:	f7ff fa27 	bl	8000b04 <HAL_GetTick>
 80016b6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80016b8:	e008      	b.n	80016cc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80016ba:	f7ff fa23 	bl	8000b04 <HAL_GetTick>
 80016be:	4602      	mov	r2, r0
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d901      	bls.n	80016cc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e06c      	b.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80016cc:	4b3a      	ldr	r3, [pc, #232]	; (80017b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0f0      	beq.n	80016ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80016d8:	4b36      	ldr	r3, [pc, #216]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80016da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016e0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d02f      	beq.n	8001748 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d028      	beq.n	8001748 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016f6:	4b2f      	ldr	r3, [pc, #188]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80016f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016fe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001700:	4b2e      	ldr	r3, [pc, #184]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001702:	2201      	movs	r2, #1
 8001704:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001706:	4b2d      	ldr	r3, [pc, #180]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800170c:	4a29      	ldr	r2, [pc, #164]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001712:	4b28      	ldr	r3, [pc, #160]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001716:	f003 0301 	and.w	r3, r3, #1
 800171a:	2b01      	cmp	r3, #1
 800171c:	d114      	bne.n	8001748 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800171e:	f7ff f9f1 	bl	8000b04 <HAL_GetTick>
 8001722:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001724:	e00a      	b.n	800173c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001726:	f7ff f9ed 	bl	8000b04 <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	f241 3288 	movw	r2, #5000	; 0x1388
 8001734:	4293      	cmp	r3, r2
 8001736:	d901      	bls.n	800173c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e034      	b.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800173c:	4b1d      	ldr	r3, [pc, #116]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800173e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0ee      	beq.n	8001726 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001750:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001754:	d10d      	bne.n	8001772 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001756:	4b17      	ldr	r3, [pc, #92]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001766:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800176a:	4912      	ldr	r1, [pc, #72]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800176c:	4313      	orrs	r3, r2
 800176e:	608b      	str	r3, [r1, #8]
 8001770:	e005      	b.n	800177e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001772:	4b10      	ldr	r3, [pc, #64]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	4a0f      	ldr	r2, [pc, #60]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001778:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800177c:	6093      	str	r3, [r2, #8]
 800177e:	4b0d      	ldr	r3, [pc, #52]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001780:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800178a:	490a      	ldr	r1, [pc, #40]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800178c:	4313      	orrs	r3, r2
 800178e:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0308 	and.w	r3, r3, #8
 8001798:	2b00      	cmp	r3, #0
 800179a:	d003      	beq.n	80017a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	7c1a      	ldrb	r2, [r3, #16]
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80017a2:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	42470068 	.word	0x42470068
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40007000 	.word	0x40007000
 80017bc:	42470e40 	.word	0x42470e40
 80017c0:	424711e0 	.word	0x424711e0

080017c4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e066      	b.n	80018a8 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	7f5b      	ldrb	r3, [r3, #29]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d105      	bne.n	80017f0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff f87e 	bl	80008ec <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2202      	movs	r2, #2
 80017f4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	22ca      	movs	r2, #202	; 0xca
 80017fc:	625a      	str	r2, [r3, #36]	; 0x24
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2253      	movs	r2, #83	; 0x53
 8001804:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f000 fa45 	bl	8001c96 <RTC_EnterInitMode>
 800180c:	4603      	mov	r3, r0
 800180e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d12c      	bne.n	8001870 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8001824:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001828:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	6899      	ldr	r1, [r3, #8]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	691b      	ldr	r3, [r3, #16]
 8001838:	431a      	orrs	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	695b      	ldr	r3, [r3, #20]
 800183e:	431a      	orrs	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	430a      	orrs	r2, r1
 8001846:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	68d2      	ldr	r2, [r2, #12]
 8001850:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	6919      	ldr	r1, [r3, #16]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	041a      	lsls	r2, r3, #16
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	430a      	orrs	r2, r1
 8001864:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f000 fa4c 	bl	8001d04 <RTC_ExitInitMode>
 800186c:	4603      	mov	r3, r0
 800186e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d113      	bne.n	800189e <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001884:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	699a      	ldr	r2, [r3, #24]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	22ff      	movs	r2, #255	; 0xff
 80018a4:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80018b0:	b590      	push	{r4, r7, lr}
 80018b2:	b087      	sub	sp, #28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	7f1b      	ldrb	r3, [r3, #28]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d101      	bne.n	80018cc <HAL_RTC_SetTime+0x1c>
 80018c8:	2302      	movs	r3, #2
 80018ca:	e087      	b.n	80019dc <HAL_RTC_SetTime+0x12c>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2201      	movs	r2, #1
 80018d0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2202      	movs	r2, #2
 80018d6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d126      	bne.n	800192c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d102      	bne.n	80018f2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	2200      	movs	r2, #0
 80018f0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f000 fa29 	bl	8001d4e <RTC_ByteToBcd2>
 80018fc:	4603      	mov	r3, r0
 80018fe:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	785b      	ldrb	r3, [r3, #1]
 8001904:	4618      	mov	r0, r3
 8001906:	f000 fa22 	bl	8001d4e <RTC_ByteToBcd2>
 800190a:	4603      	mov	r3, r0
 800190c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800190e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	789b      	ldrb	r3, [r3, #2]
 8001914:	4618      	mov	r0, r3
 8001916:	f000 fa1a 	bl	8001d4e <RTC_ByteToBcd2>
 800191a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800191c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	78db      	ldrb	r3, [r3, #3]
 8001924:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001926:	4313      	orrs	r3, r2
 8001928:	617b      	str	r3, [r7, #20]
 800192a:	e018      	b.n	800195e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001936:	2b00      	cmp	r3, #0
 8001938:	d102      	bne.n	8001940 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	2200      	movs	r2, #0
 800193e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	785b      	ldrb	r3, [r3, #1]
 800194a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800194c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001952:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	78db      	ldrb	r3, [r3, #3]
 8001958:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800195a:	4313      	orrs	r3, r2
 800195c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	22ca      	movs	r2, #202	; 0xca
 8001964:	625a      	str	r2, [r3, #36]	; 0x24
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2253      	movs	r2, #83	; 0x53
 800196c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800196e:	68f8      	ldr	r0, [r7, #12]
 8001970:	f000 f991 	bl	8001c96 <RTC_EnterInitMode>
 8001974:	4603      	mov	r3, r0
 8001976:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001978:	7cfb      	ldrb	r3, [r7, #19]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d120      	bne.n	80019c0 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001988:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800198c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	689a      	ldr	r2, [r3, #8]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800199c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	6899      	ldr	r1, [r3, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	68da      	ldr	r2, [r3, #12]
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	691b      	ldr	r3, [r3, #16]
 80019ac:	431a      	orrs	r2, r3
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	430a      	orrs	r2, r1
 80019b4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	f000 f9a4 	bl	8001d04 <RTC_ExitInitMode>
 80019bc:	4603      	mov	r3, r0
 80019be:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80019c0:	7cfb      	ldrb	r3, [r7, #19]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d102      	bne.n	80019cc <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2201      	movs	r2, #1
 80019ca:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	22ff      	movs	r2, #255	; 0xff
 80019d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2200      	movs	r2, #0
 80019d8:	771a      	strb	r2, [r3, #28]

  return status;
 80019da:	7cfb      	ldrb	r3, [r7, #19]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	371c      	adds	r7, #28
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd90      	pop	{r4, r7, pc}

080019e4 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	691b      	ldr	r3, [r3, #16]
 8001a04:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001a16:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001a1a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	0c1b      	lsrs	r3, r3, #16
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	0a1b      	lsrs	r3, r3, #8
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	0d9b      	lsrs	r3, r3, #22
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	b2da      	uxtb	r2, r3
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d11a      	bne.n	8001a96 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f000 f98f 	bl	8001d88 <RTC_Bcd2ToByte>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	785b      	ldrb	r3, [r3, #1]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f000 f986 	bl	8001d88 <RTC_Bcd2ToByte>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	461a      	mov	r2, r3
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	789b      	ldrb	r3, [r3, #2]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f000 f97d 	bl	8001d88 <RTC_Bcd2ToByte>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	461a      	mov	r2, r3
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3718      	adds	r7, #24
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001aa0:	b590      	push	{r4, r7, lr}
 8001aa2:	b087      	sub	sp, #28
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	7f1b      	ldrb	r3, [r3, #28]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d101      	bne.n	8001abc <HAL_RTC_SetDate+0x1c>
 8001ab8:	2302      	movs	r3, #2
 8001aba:	e071      	b.n	8001ba0 <HAL_RTC_SetDate+0x100>
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d10e      	bne.n	8001aec <HAL_RTC_SetDate+0x4c>
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	785b      	ldrb	r3, [r3, #1]
 8001ad2:	f003 0310 	and.w	r3, r3, #16
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d008      	beq.n	8001aec <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	785b      	ldrb	r3, [r3, #1]
 8001ade:	f023 0310 	bic.w	r3, r3, #16
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	330a      	adds	r3, #10
 8001ae6:	b2da      	uxtb	r2, r3
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d11c      	bne.n	8001b2c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	78db      	ldrb	r3, [r3, #3]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f000 f929 	bl	8001d4e <RTC_ByteToBcd2>
 8001afc:	4603      	mov	r3, r0
 8001afe:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	785b      	ldrb	r3, [r3, #1]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f000 f922 	bl	8001d4e <RTC_ByteToBcd2>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001b0e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	789b      	ldrb	r3, [r3, #2]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f000 f91a 	bl	8001d4e <RTC_ByteToBcd2>
 8001b1a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001b1c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001b26:	4313      	orrs	r3, r2
 8001b28:	617b      	str	r3, [r7, #20]
 8001b2a:	e00e      	b.n	8001b4a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	78db      	ldrb	r3, [r3, #3]
 8001b30:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	785b      	ldrb	r3, [r3, #1]
 8001b36:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001b38:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001b3e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001b46:	4313      	orrs	r3, r2
 8001b48:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	22ca      	movs	r2, #202	; 0xca
 8001b50:	625a      	str	r2, [r3, #36]	; 0x24
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2253      	movs	r2, #83	; 0x53
 8001b58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f000 f89b 	bl	8001c96 <RTC_EnterInitMode>
 8001b60:	4603      	mov	r3, r0
 8001b62:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001b64:	7cfb      	ldrb	r3, [r7, #19]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10c      	bne.n	8001b84 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001b74:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001b78:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001b7a:	68f8      	ldr	r0, [r7, #12]
 8001b7c:	f000 f8c2 	bl	8001d04 <RTC_ExitInitMode>
 8001b80:	4603      	mov	r3, r0
 8001b82:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8001b84:	7cfb      	ldrb	r3, [r7, #19]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d102      	bne.n	8001b90 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	22ff      	movs	r2, #255	; 0xff
 8001b96:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	771a      	strb	r2, [r3, #28]

  return status;
 8001b9e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	371c      	adds	r7, #28
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd90      	pop	{r4, r7, pc}

08001ba8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001bc2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001bc6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	0c1b      	lsrs	r3, r3, #16
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	f003 031f 	and.w	r3, r3, #31
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	0b5b      	lsrs	r3, r3, #13
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	b2da      	uxtb	r2, r3
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d11a      	bne.n	8001c3c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	78db      	ldrb	r3, [r3, #3]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f8bc 	bl	8001d88 <RTC_Bcd2ToByte>
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	785b      	ldrb	r3, [r3, #1]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f000 f8b3 	bl	8001d88 <RTC_Bcd2ToByte>
 8001c22:	4603      	mov	r3, r0
 8001c24:	461a      	mov	r2, r3
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	789b      	ldrb	r3, [r3, #2]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 f8aa 	bl	8001d88 <RTC_Bcd2ToByte>
 8001c34:	4603      	mov	r3, r0
 8001c36:	461a      	mov	r2, r3
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b084      	sub	sp, #16
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68da      	ldr	r2, [r3, #12]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001c60:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c62:	f7fe ff4f 	bl	8000b04 <HAL_GetTick>
 8001c66:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001c68:	e009      	b.n	8001c7e <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001c6a:	f7fe ff4b 	bl	8000b04 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c78:	d901      	bls.n	8001c7e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e007      	b.n	8001c8e <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	f003 0320 	and.w	r3, r3, #32
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0ee      	beq.n	8001c6a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b084      	sub	sp, #16
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d122      	bne.n	8001cfa <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	68da      	ldr	r2, [r3, #12]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cc2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001cc4:	f7fe ff1e 	bl	8000b04 <HAL_GetTick>
 8001cc8:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001cca:	e00c      	b.n	8001ce6 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001ccc:	f7fe ff1a 	bl	8000b04 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cda:	d904      	bls.n	8001ce6 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2204      	movs	r2, #4
 8001ce0:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d102      	bne.n	8001cfa <RTC_EnterInitMode+0x64>
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d1e8      	bne.n	8001ccc <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8001cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d1e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f003 0320 	and.w	r3, r3, #32
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d10a      	bne.n	8001d44 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f7ff ff89 	bl	8001c46 <HAL_RTC_WaitForSynchro>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d004      	beq.n	8001d44 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2204      	movs	r2, #4
 8001d3e:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b085      	sub	sp, #20
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	4603      	mov	r3, r0
 8001d56:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8001d5c:	e005      	b.n	8001d6a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8001d5e:	7bfb      	ldrb	r3, [r7, #15]
 8001d60:	3301      	adds	r3, #1
 8001d62:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	3b0a      	subs	r3, #10
 8001d68:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	2b09      	cmp	r3, #9
 8001d6e:	d8f6      	bhi.n	8001d5e <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	011b      	lsls	r3, r3, #4
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	b2db      	uxtb	r3, r3
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8001d92:	2300      	movs	r3, #0
 8001d94:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	091b      	lsrs	r3, r3, #4
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	0092      	lsls	r2, r2, #2
 8001da0:	4413      	add	r3, r2
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	f003 030f 	and.w	r3, r3, #15
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	7bfb      	ldrb	r3, [r7, #15]
 8001db0:	4413      	add	r3, r2
 8001db2:	b2db      	uxtb	r3, r3
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e03f      	b.n	8001e52 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d106      	bne.n	8001dec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7fe fd38 	bl	800085c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2224      	movs	r2, #36	; 0x24
 8001df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68da      	ldr	r2, [r3, #12]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f000 f929 	bl	800205c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	691a      	ldr	r2, [r3, #16]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	695a      	ldr	r2, [r3, #20]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68da      	ldr	r2, [r3, #12]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2220      	movs	r2, #32
 8001e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b08a      	sub	sp, #40	; 0x28
 8001e5e:	af02      	add	r7, sp, #8
 8001e60:	60f8      	str	r0, [r7, #12]
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	603b      	str	r3, [r7, #0]
 8001e66:	4613      	mov	r3, r2
 8001e68:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b20      	cmp	r3, #32
 8001e78:	d17c      	bne.n	8001f74 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d002      	beq.n	8001e86 <HAL_UART_Transmit+0x2c>
 8001e80:	88fb      	ldrh	r3, [r7, #6]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e075      	b.n	8001f76 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <HAL_UART_Transmit+0x3e>
 8001e94:	2302      	movs	r3, #2
 8001e96:	e06e      	b.n	8001f76 <HAL_UART_Transmit+0x11c>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2221      	movs	r2, #33	; 0x21
 8001eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001eae:	f7fe fe29 	bl	8000b04 <HAL_GetTick>
 8001eb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	88fa      	ldrh	r2, [r7, #6]
 8001eb8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	88fa      	ldrh	r2, [r7, #6]
 8001ebe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ec8:	d108      	bne.n	8001edc <HAL_UART_Transmit+0x82>
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d104      	bne.n	8001edc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	61bb      	str	r3, [r7, #24]
 8001eda:	e003      	b.n	8001ee4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001eec:	e02a      	b.n	8001f44 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2180      	movs	r1, #128	; 0x80
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	f000 f840 	bl	8001f7e <UART_WaitOnFlagUntilTimeout>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e036      	b.n	8001f76 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d10b      	bne.n	8001f26 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	461a      	mov	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f1c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	3302      	adds	r3, #2
 8001f22:	61bb      	str	r3, [r7, #24]
 8001f24:	e007      	b.n	8001f36 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	781a      	ldrb	r2, [r3, #0]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	3301      	adds	r3, #1
 8001f34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	3b01      	subs	r3, #1
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1cf      	bne.n	8001eee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	9300      	str	r3, [sp, #0]
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	2200      	movs	r2, #0
 8001f56:	2140      	movs	r1, #64	; 0x40
 8001f58:	68f8      	ldr	r0, [r7, #12]
 8001f5a:	f000 f810 	bl	8001f7e <UART_WaitOnFlagUntilTimeout>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e006      	b.n	8001f76 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	e000      	b.n	8001f76 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001f74:	2302      	movs	r3, #2
  }
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3720      	adds	r7, #32
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b090      	sub	sp, #64	; 0x40
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	60f8      	str	r0, [r7, #12]
 8001f86:	60b9      	str	r1, [r7, #8]
 8001f88:	603b      	str	r3, [r7, #0]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f8e:	e050      	b.n	8002032 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f96:	d04c      	beq.n	8002032 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d007      	beq.n	8001fae <UART_WaitOnFlagUntilTimeout+0x30>
 8001f9e:	f7fe fdb1 	bl	8000b04 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d241      	bcs.n	8002032 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	330c      	adds	r3, #12
 8001fb4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fb8:	e853 3f00 	ldrex	r3, [r3]
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	330c      	adds	r3, #12
 8001fcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fce:	637a      	str	r2, [r7, #52]	; 0x34
 8001fd0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001fd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fd6:	e841 2300 	strex	r3, r2, [r1]
 8001fda:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1e5      	bne.n	8001fae <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	3314      	adds	r3, #20
 8001fe8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	e853 3f00 	ldrex	r3, [r3]
 8001ff0:	613b      	str	r3, [r7, #16]
   return(result);
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	f023 0301 	bic.w	r3, r3, #1
 8001ff8:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	3314      	adds	r3, #20
 8002000:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002002:	623a      	str	r2, [r7, #32]
 8002004:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002006:	69f9      	ldr	r1, [r7, #28]
 8002008:	6a3a      	ldr	r2, [r7, #32]
 800200a:	e841 2300 	strex	r3, r2, [r1]
 800200e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d1e5      	bne.n	8001fe2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2220      	movs	r2, #32
 800201a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2220      	movs	r2, #32
 8002022:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e00f      	b.n	8002052 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4013      	ands	r3, r2
 800203c:	68ba      	ldr	r2, [r7, #8]
 800203e:	429a      	cmp	r2, r3
 8002040:	bf0c      	ite	eq
 8002042:	2301      	moveq	r3, #1
 8002044:	2300      	movne	r3, #0
 8002046:	b2db      	uxtb	r3, r3
 8002048:	461a      	mov	r2, r3
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	429a      	cmp	r2, r3
 800204e:	d09f      	beq.n	8001f90 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3740      	adds	r7, #64	; 0x40
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
	...

0800205c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800205c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002060:	b0c0      	sub	sp, #256	; 0x100
 8002062:	af00      	add	r7, sp, #0
 8002064:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002078:	68d9      	ldr	r1, [r3, #12]
 800207a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	ea40 0301 	orr.w	r3, r0, r1
 8002084:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	431a      	orrs	r2, r3
 8002094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	431a      	orrs	r2, r3
 800209c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80020a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80020b4:	f021 010c 	bic.w	r1, r1, #12
 80020b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80020c2:	430b      	orrs	r3, r1
 80020c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80020d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020d6:	6999      	ldr	r1, [r3, #24]
 80020d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	ea40 0301 	orr.w	r3, r0, r1
 80020e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	4b8f      	ldr	r3, [pc, #572]	; (8002328 <UART_SetConfig+0x2cc>)
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d005      	beq.n	80020fc <UART_SetConfig+0xa0>
 80020f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	4b8d      	ldr	r3, [pc, #564]	; (800232c <UART_SetConfig+0x2d0>)
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d104      	bne.n	8002106 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020fc:	f7ff fa60 	bl	80015c0 <HAL_RCC_GetPCLK2Freq>
 8002100:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002104:	e003      	b.n	800210e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002106:	f7ff fa47 	bl	8001598 <HAL_RCC_GetPCLK1Freq>
 800210a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800210e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002112:	69db      	ldr	r3, [r3, #28]
 8002114:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002118:	f040 810c 	bne.w	8002334 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800211c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002120:	2200      	movs	r2, #0
 8002122:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002126:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800212a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800212e:	4622      	mov	r2, r4
 8002130:	462b      	mov	r3, r5
 8002132:	1891      	adds	r1, r2, r2
 8002134:	65b9      	str	r1, [r7, #88]	; 0x58
 8002136:	415b      	adcs	r3, r3
 8002138:	65fb      	str	r3, [r7, #92]	; 0x5c
 800213a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800213e:	4621      	mov	r1, r4
 8002140:	eb12 0801 	adds.w	r8, r2, r1
 8002144:	4629      	mov	r1, r5
 8002146:	eb43 0901 	adc.w	r9, r3, r1
 800214a:	f04f 0200 	mov.w	r2, #0
 800214e:	f04f 0300 	mov.w	r3, #0
 8002152:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002156:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800215a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800215e:	4690      	mov	r8, r2
 8002160:	4699      	mov	r9, r3
 8002162:	4623      	mov	r3, r4
 8002164:	eb18 0303 	adds.w	r3, r8, r3
 8002168:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800216c:	462b      	mov	r3, r5
 800216e:	eb49 0303 	adc.w	r3, r9, r3
 8002172:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002182:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002186:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800218a:	460b      	mov	r3, r1
 800218c:	18db      	adds	r3, r3, r3
 800218e:	653b      	str	r3, [r7, #80]	; 0x50
 8002190:	4613      	mov	r3, r2
 8002192:	eb42 0303 	adc.w	r3, r2, r3
 8002196:	657b      	str	r3, [r7, #84]	; 0x54
 8002198:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800219c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80021a0:	f7fe f876 	bl	8000290 <__aeabi_uldivmod>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4b61      	ldr	r3, [pc, #388]	; (8002330 <UART_SetConfig+0x2d4>)
 80021aa:	fba3 2302 	umull	r2, r3, r3, r2
 80021ae:	095b      	lsrs	r3, r3, #5
 80021b0:	011c      	lsls	r4, r3, #4
 80021b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021b6:	2200      	movs	r2, #0
 80021b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80021bc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80021c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80021c4:	4642      	mov	r2, r8
 80021c6:	464b      	mov	r3, r9
 80021c8:	1891      	adds	r1, r2, r2
 80021ca:	64b9      	str	r1, [r7, #72]	; 0x48
 80021cc:	415b      	adcs	r3, r3
 80021ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80021d4:	4641      	mov	r1, r8
 80021d6:	eb12 0a01 	adds.w	sl, r2, r1
 80021da:	4649      	mov	r1, r9
 80021dc:	eb43 0b01 	adc.w	fp, r3, r1
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	f04f 0300 	mov.w	r3, #0
 80021e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80021ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021f4:	4692      	mov	sl, r2
 80021f6:	469b      	mov	fp, r3
 80021f8:	4643      	mov	r3, r8
 80021fa:	eb1a 0303 	adds.w	r3, sl, r3
 80021fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002202:	464b      	mov	r3, r9
 8002204:	eb4b 0303 	adc.w	r3, fp, r3
 8002208:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800220c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002218:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800221c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002220:	460b      	mov	r3, r1
 8002222:	18db      	adds	r3, r3, r3
 8002224:	643b      	str	r3, [r7, #64]	; 0x40
 8002226:	4613      	mov	r3, r2
 8002228:	eb42 0303 	adc.w	r3, r2, r3
 800222c:	647b      	str	r3, [r7, #68]	; 0x44
 800222e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002232:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002236:	f7fe f82b 	bl	8000290 <__aeabi_uldivmod>
 800223a:	4602      	mov	r2, r0
 800223c:	460b      	mov	r3, r1
 800223e:	4611      	mov	r1, r2
 8002240:	4b3b      	ldr	r3, [pc, #236]	; (8002330 <UART_SetConfig+0x2d4>)
 8002242:	fba3 2301 	umull	r2, r3, r3, r1
 8002246:	095b      	lsrs	r3, r3, #5
 8002248:	2264      	movs	r2, #100	; 0x64
 800224a:	fb02 f303 	mul.w	r3, r2, r3
 800224e:	1acb      	subs	r3, r1, r3
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002256:	4b36      	ldr	r3, [pc, #216]	; (8002330 <UART_SetConfig+0x2d4>)
 8002258:	fba3 2302 	umull	r2, r3, r3, r2
 800225c:	095b      	lsrs	r3, r3, #5
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002264:	441c      	add	r4, r3
 8002266:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800226a:	2200      	movs	r2, #0
 800226c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002270:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002274:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002278:	4642      	mov	r2, r8
 800227a:	464b      	mov	r3, r9
 800227c:	1891      	adds	r1, r2, r2
 800227e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002280:	415b      	adcs	r3, r3
 8002282:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002284:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002288:	4641      	mov	r1, r8
 800228a:	1851      	adds	r1, r2, r1
 800228c:	6339      	str	r1, [r7, #48]	; 0x30
 800228e:	4649      	mov	r1, r9
 8002290:	414b      	adcs	r3, r1
 8002292:	637b      	str	r3, [r7, #52]	; 0x34
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	f04f 0300 	mov.w	r3, #0
 800229c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80022a0:	4659      	mov	r1, fp
 80022a2:	00cb      	lsls	r3, r1, #3
 80022a4:	4651      	mov	r1, sl
 80022a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022aa:	4651      	mov	r1, sl
 80022ac:	00ca      	lsls	r2, r1, #3
 80022ae:	4610      	mov	r0, r2
 80022b0:	4619      	mov	r1, r3
 80022b2:	4603      	mov	r3, r0
 80022b4:	4642      	mov	r2, r8
 80022b6:	189b      	adds	r3, r3, r2
 80022b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80022bc:	464b      	mov	r3, r9
 80022be:	460a      	mov	r2, r1
 80022c0:	eb42 0303 	adc.w	r3, r2, r3
 80022c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80022c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80022d4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80022d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80022dc:	460b      	mov	r3, r1
 80022de:	18db      	adds	r3, r3, r3
 80022e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80022e2:	4613      	mov	r3, r2
 80022e4:	eb42 0303 	adc.w	r3, r2, r3
 80022e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80022f2:	f7fd ffcd 	bl	8000290 <__aeabi_uldivmod>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	4b0d      	ldr	r3, [pc, #52]	; (8002330 <UART_SetConfig+0x2d4>)
 80022fc:	fba3 1302 	umull	r1, r3, r3, r2
 8002300:	095b      	lsrs	r3, r3, #5
 8002302:	2164      	movs	r1, #100	; 0x64
 8002304:	fb01 f303 	mul.w	r3, r1, r3
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	00db      	lsls	r3, r3, #3
 800230c:	3332      	adds	r3, #50	; 0x32
 800230e:	4a08      	ldr	r2, [pc, #32]	; (8002330 <UART_SetConfig+0x2d4>)
 8002310:	fba2 2303 	umull	r2, r3, r2, r3
 8002314:	095b      	lsrs	r3, r3, #5
 8002316:	f003 0207 	and.w	r2, r3, #7
 800231a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4422      	add	r2, r4
 8002322:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002324:	e105      	b.n	8002532 <UART_SetConfig+0x4d6>
 8002326:	bf00      	nop
 8002328:	40011000 	.word	0x40011000
 800232c:	40011400 	.word	0x40011400
 8002330:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002334:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002338:	2200      	movs	r2, #0
 800233a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800233e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002342:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002346:	4642      	mov	r2, r8
 8002348:	464b      	mov	r3, r9
 800234a:	1891      	adds	r1, r2, r2
 800234c:	6239      	str	r1, [r7, #32]
 800234e:	415b      	adcs	r3, r3
 8002350:	627b      	str	r3, [r7, #36]	; 0x24
 8002352:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002356:	4641      	mov	r1, r8
 8002358:	1854      	adds	r4, r2, r1
 800235a:	4649      	mov	r1, r9
 800235c:	eb43 0501 	adc.w	r5, r3, r1
 8002360:	f04f 0200 	mov.w	r2, #0
 8002364:	f04f 0300 	mov.w	r3, #0
 8002368:	00eb      	lsls	r3, r5, #3
 800236a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800236e:	00e2      	lsls	r2, r4, #3
 8002370:	4614      	mov	r4, r2
 8002372:	461d      	mov	r5, r3
 8002374:	4643      	mov	r3, r8
 8002376:	18e3      	adds	r3, r4, r3
 8002378:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800237c:	464b      	mov	r3, r9
 800237e:	eb45 0303 	adc.w	r3, r5, r3
 8002382:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002392:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002396:	f04f 0200 	mov.w	r2, #0
 800239a:	f04f 0300 	mov.w	r3, #0
 800239e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80023a2:	4629      	mov	r1, r5
 80023a4:	008b      	lsls	r3, r1, #2
 80023a6:	4621      	mov	r1, r4
 80023a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023ac:	4621      	mov	r1, r4
 80023ae:	008a      	lsls	r2, r1, #2
 80023b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80023b4:	f7fd ff6c 	bl	8000290 <__aeabi_uldivmod>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4b60      	ldr	r3, [pc, #384]	; (8002540 <UART_SetConfig+0x4e4>)
 80023be:	fba3 2302 	umull	r2, r3, r3, r2
 80023c2:	095b      	lsrs	r3, r3, #5
 80023c4:	011c      	lsls	r4, r3, #4
 80023c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023ca:	2200      	movs	r2, #0
 80023cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80023d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80023d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80023d8:	4642      	mov	r2, r8
 80023da:	464b      	mov	r3, r9
 80023dc:	1891      	adds	r1, r2, r2
 80023de:	61b9      	str	r1, [r7, #24]
 80023e0:	415b      	adcs	r3, r3
 80023e2:	61fb      	str	r3, [r7, #28]
 80023e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023e8:	4641      	mov	r1, r8
 80023ea:	1851      	adds	r1, r2, r1
 80023ec:	6139      	str	r1, [r7, #16]
 80023ee:	4649      	mov	r1, r9
 80023f0:	414b      	adcs	r3, r1
 80023f2:	617b      	str	r3, [r7, #20]
 80023f4:	f04f 0200 	mov.w	r2, #0
 80023f8:	f04f 0300 	mov.w	r3, #0
 80023fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002400:	4659      	mov	r1, fp
 8002402:	00cb      	lsls	r3, r1, #3
 8002404:	4651      	mov	r1, sl
 8002406:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800240a:	4651      	mov	r1, sl
 800240c:	00ca      	lsls	r2, r1, #3
 800240e:	4610      	mov	r0, r2
 8002410:	4619      	mov	r1, r3
 8002412:	4603      	mov	r3, r0
 8002414:	4642      	mov	r2, r8
 8002416:	189b      	adds	r3, r3, r2
 8002418:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800241c:	464b      	mov	r3, r9
 800241e:	460a      	mov	r2, r1
 8002420:	eb42 0303 	adc.w	r3, r2, r3
 8002424:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	67bb      	str	r3, [r7, #120]	; 0x78
 8002432:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	f04f 0300 	mov.w	r3, #0
 800243c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002440:	4649      	mov	r1, r9
 8002442:	008b      	lsls	r3, r1, #2
 8002444:	4641      	mov	r1, r8
 8002446:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800244a:	4641      	mov	r1, r8
 800244c:	008a      	lsls	r2, r1, #2
 800244e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002452:	f7fd ff1d 	bl	8000290 <__aeabi_uldivmod>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	4b39      	ldr	r3, [pc, #228]	; (8002540 <UART_SetConfig+0x4e4>)
 800245c:	fba3 1302 	umull	r1, r3, r3, r2
 8002460:	095b      	lsrs	r3, r3, #5
 8002462:	2164      	movs	r1, #100	; 0x64
 8002464:	fb01 f303 	mul.w	r3, r1, r3
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	011b      	lsls	r3, r3, #4
 800246c:	3332      	adds	r3, #50	; 0x32
 800246e:	4a34      	ldr	r2, [pc, #208]	; (8002540 <UART_SetConfig+0x4e4>)
 8002470:	fba2 2303 	umull	r2, r3, r2, r3
 8002474:	095b      	lsrs	r3, r3, #5
 8002476:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800247a:	441c      	add	r4, r3
 800247c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002480:	2200      	movs	r2, #0
 8002482:	673b      	str	r3, [r7, #112]	; 0x70
 8002484:	677a      	str	r2, [r7, #116]	; 0x74
 8002486:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800248a:	4642      	mov	r2, r8
 800248c:	464b      	mov	r3, r9
 800248e:	1891      	adds	r1, r2, r2
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	415b      	adcs	r3, r3
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800249a:	4641      	mov	r1, r8
 800249c:	1851      	adds	r1, r2, r1
 800249e:	6039      	str	r1, [r7, #0]
 80024a0:	4649      	mov	r1, r9
 80024a2:	414b      	adcs	r3, r1
 80024a4:	607b      	str	r3, [r7, #4]
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	f04f 0300 	mov.w	r3, #0
 80024ae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80024b2:	4659      	mov	r1, fp
 80024b4:	00cb      	lsls	r3, r1, #3
 80024b6:	4651      	mov	r1, sl
 80024b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024bc:	4651      	mov	r1, sl
 80024be:	00ca      	lsls	r2, r1, #3
 80024c0:	4610      	mov	r0, r2
 80024c2:	4619      	mov	r1, r3
 80024c4:	4603      	mov	r3, r0
 80024c6:	4642      	mov	r2, r8
 80024c8:	189b      	adds	r3, r3, r2
 80024ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80024cc:	464b      	mov	r3, r9
 80024ce:	460a      	mov	r2, r1
 80024d0:	eb42 0303 	adc.w	r3, r2, r3
 80024d4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80024d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	663b      	str	r3, [r7, #96]	; 0x60
 80024e0:	667a      	str	r2, [r7, #100]	; 0x64
 80024e2:	f04f 0200 	mov.w	r2, #0
 80024e6:	f04f 0300 	mov.w	r3, #0
 80024ea:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80024ee:	4649      	mov	r1, r9
 80024f0:	008b      	lsls	r3, r1, #2
 80024f2:	4641      	mov	r1, r8
 80024f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024f8:	4641      	mov	r1, r8
 80024fa:	008a      	lsls	r2, r1, #2
 80024fc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002500:	f7fd fec6 	bl	8000290 <__aeabi_uldivmod>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4b0d      	ldr	r3, [pc, #52]	; (8002540 <UART_SetConfig+0x4e4>)
 800250a:	fba3 1302 	umull	r1, r3, r3, r2
 800250e:	095b      	lsrs	r3, r3, #5
 8002510:	2164      	movs	r1, #100	; 0x64
 8002512:	fb01 f303 	mul.w	r3, r1, r3
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	011b      	lsls	r3, r3, #4
 800251a:	3332      	adds	r3, #50	; 0x32
 800251c:	4a08      	ldr	r2, [pc, #32]	; (8002540 <UART_SetConfig+0x4e4>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	f003 020f 	and.w	r2, r3, #15
 8002528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4422      	add	r2, r4
 8002530:	609a      	str	r2, [r3, #8]
}
 8002532:	bf00      	nop
 8002534:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002538:	46bd      	mov	sp, r7
 800253a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800253e:	bf00      	nop
 8002540:	51eb851f 	.word	0x51eb851f

08002544 <__errno>:
 8002544:	4b01      	ldr	r3, [pc, #4]	; (800254c <__errno+0x8>)
 8002546:	6818      	ldr	r0, [r3, #0]
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	2000000c 	.word	0x2000000c

08002550 <__libc_init_array>:
 8002550:	b570      	push	{r4, r5, r6, lr}
 8002552:	4d0d      	ldr	r5, [pc, #52]	; (8002588 <__libc_init_array+0x38>)
 8002554:	4c0d      	ldr	r4, [pc, #52]	; (800258c <__libc_init_array+0x3c>)
 8002556:	1b64      	subs	r4, r4, r5
 8002558:	10a4      	asrs	r4, r4, #2
 800255a:	2600      	movs	r6, #0
 800255c:	42a6      	cmp	r6, r4
 800255e:	d109      	bne.n	8002574 <__libc_init_array+0x24>
 8002560:	4d0b      	ldr	r5, [pc, #44]	; (8002590 <__libc_init_array+0x40>)
 8002562:	4c0c      	ldr	r4, [pc, #48]	; (8002594 <__libc_init_array+0x44>)
 8002564:	f000 fc8e 	bl	8002e84 <_init>
 8002568:	1b64      	subs	r4, r4, r5
 800256a:	10a4      	asrs	r4, r4, #2
 800256c:	2600      	movs	r6, #0
 800256e:	42a6      	cmp	r6, r4
 8002570:	d105      	bne.n	800257e <__libc_init_array+0x2e>
 8002572:	bd70      	pop	{r4, r5, r6, pc}
 8002574:	f855 3b04 	ldr.w	r3, [r5], #4
 8002578:	4798      	blx	r3
 800257a:	3601      	adds	r6, #1
 800257c:	e7ee      	b.n	800255c <__libc_init_array+0xc>
 800257e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002582:	4798      	blx	r3
 8002584:	3601      	adds	r6, #1
 8002586:	e7f2      	b.n	800256e <__libc_init_array+0x1e>
 8002588:	08002f34 	.word	0x08002f34
 800258c:	08002f34 	.word	0x08002f34
 8002590:	08002f34 	.word	0x08002f34
 8002594:	08002f38 	.word	0x08002f38

08002598 <memset>:
 8002598:	4402      	add	r2, r0
 800259a:	4603      	mov	r3, r0
 800259c:	4293      	cmp	r3, r2
 800259e:	d100      	bne.n	80025a2 <memset+0xa>
 80025a0:	4770      	bx	lr
 80025a2:	f803 1b01 	strb.w	r1, [r3], #1
 80025a6:	e7f9      	b.n	800259c <memset+0x4>

080025a8 <_vsiprintf_r>:
 80025a8:	b500      	push	{lr}
 80025aa:	b09b      	sub	sp, #108	; 0x6c
 80025ac:	9100      	str	r1, [sp, #0]
 80025ae:	9104      	str	r1, [sp, #16]
 80025b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80025b4:	9105      	str	r1, [sp, #20]
 80025b6:	9102      	str	r1, [sp, #8]
 80025b8:	4905      	ldr	r1, [pc, #20]	; (80025d0 <_vsiprintf_r+0x28>)
 80025ba:	9103      	str	r1, [sp, #12]
 80025bc:	4669      	mov	r1, sp
 80025be:	f000 f86f 	bl	80026a0 <_svfiprintf_r>
 80025c2:	9b00      	ldr	r3, [sp, #0]
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
 80025c8:	b01b      	add	sp, #108	; 0x6c
 80025ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80025ce:	bf00      	nop
 80025d0:	ffff0208 	.word	0xffff0208

080025d4 <vsiprintf>:
 80025d4:	4613      	mov	r3, r2
 80025d6:	460a      	mov	r2, r1
 80025d8:	4601      	mov	r1, r0
 80025da:	4802      	ldr	r0, [pc, #8]	; (80025e4 <vsiprintf+0x10>)
 80025dc:	6800      	ldr	r0, [r0, #0]
 80025de:	f7ff bfe3 	b.w	80025a8 <_vsiprintf_r>
 80025e2:	bf00      	nop
 80025e4:	2000000c 	.word	0x2000000c

080025e8 <__ssputs_r>:
 80025e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80025ec:	688e      	ldr	r6, [r1, #8]
 80025ee:	429e      	cmp	r6, r3
 80025f0:	4682      	mov	sl, r0
 80025f2:	460c      	mov	r4, r1
 80025f4:	4690      	mov	r8, r2
 80025f6:	461f      	mov	r7, r3
 80025f8:	d838      	bhi.n	800266c <__ssputs_r+0x84>
 80025fa:	898a      	ldrh	r2, [r1, #12]
 80025fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002600:	d032      	beq.n	8002668 <__ssputs_r+0x80>
 8002602:	6825      	ldr	r5, [r4, #0]
 8002604:	6909      	ldr	r1, [r1, #16]
 8002606:	eba5 0901 	sub.w	r9, r5, r1
 800260a:	6965      	ldr	r5, [r4, #20]
 800260c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002610:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002614:	3301      	adds	r3, #1
 8002616:	444b      	add	r3, r9
 8002618:	106d      	asrs	r5, r5, #1
 800261a:	429d      	cmp	r5, r3
 800261c:	bf38      	it	cc
 800261e:	461d      	movcc	r5, r3
 8002620:	0553      	lsls	r3, r2, #21
 8002622:	d531      	bpl.n	8002688 <__ssputs_r+0xa0>
 8002624:	4629      	mov	r1, r5
 8002626:	f000 fb63 	bl	8002cf0 <_malloc_r>
 800262a:	4606      	mov	r6, r0
 800262c:	b950      	cbnz	r0, 8002644 <__ssputs_r+0x5c>
 800262e:	230c      	movs	r3, #12
 8002630:	f8ca 3000 	str.w	r3, [sl]
 8002634:	89a3      	ldrh	r3, [r4, #12]
 8002636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800263a:	81a3      	strh	r3, [r4, #12]
 800263c:	f04f 30ff 	mov.w	r0, #4294967295
 8002640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002644:	6921      	ldr	r1, [r4, #16]
 8002646:	464a      	mov	r2, r9
 8002648:	f000 fabe 	bl	8002bc8 <memcpy>
 800264c:	89a3      	ldrh	r3, [r4, #12]
 800264e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002652:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002656:	81a3      	strh	r3, [r4, #12]
 8002658:	6126      	str	r6, [r4, #16]
 800265a:	6165      	str	r5, [r4, #20]
 800265c:	444e      	add	r6, r9
 800265e:	eba5 0509 	sub.w	r5, r5, r9
 8002662:	6026      	str	r6, [r4, #0]
 8002664:	60a5      	str	r5, [r4, #8]
 8002666:	463e      	mov	r6, r7
 8002668:	42be      	cmp	r6, r7
 800266a:	d900      	bls.n	800266e <__ssputs_r+0x86>
 800266c:	463e      	mov	r6, r7
 800266e:	6820      	ldr	r0, [r4, #0]
 8002670:	4632      	mov	r2, r6
 8002672:	4641      	mov	r1, r8
 8002674:	f000 fab6 	bl	8002be4 <memmove>
 8002678:	68a3      	ldr	r3, [r4, #8]
 800267a:	1b9b      	subs	r3, r3, r6
 800267c:	60a3      	str	r3, [r4, #8]
 800267e:	6823      	ldr	r3, [r4, #0]
 8002680:	4433      	add	r3, r6
 8002682:	6023      	str	r3, [r4, #0]
 8002684:	2000      	movs	r0, #0
 8002686:	e7db      	b.n	8002640 <__ssputs_r+0x58>
 8002688:	462a      	mov	r2, r5
 800268a:	f000 fba5 	bl	8002dd8 <_realloc_r>
 800268e:	4606      	mov	r6, r0
 8002690:	2800      	cmp	r0, #0
 8002692:	d1e1      	bne.n	8002658 <__ssputs_r+0x70>
 8002694:	6921      	ldr	r1, [r4, #16]
 8002696:	4650      	mov	r0, sl
 8002698:	f000 fabe 	bl	8002c18 <_free_r>
 800269c:	e7c7      	b.n	800262e <__ssputs_r+0x46>
	...

080026a0 <_svfiprintf_r>:
 80026a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026a4:	4698      	mov	r8, r3
 80026a6:	898b      	ldrh	r3, [r1, #12]
 80026a8:	061b      	lsls	r3, r3, #24
 80026aa:	b09d      	sub	sp, #116	; 0x74
 80026ac:	4607      	mov	r7, r0
 80026ae:	460d      	mov	r5, r1
 80026b0:	4614      	mov	r4, r2
 80026b2:	d50e      	bpl.n	80026d2 <_svfiprintf_r+0x32>
 80026b4:	690b      	ldr	r3, [r1, #16]
 80026b6:	b963      	cbnz	r3, 80026d2 <_svfiprintf_r+0x32>
 80026b8:	2140      	movs	r1, #64	; 0x40
 80026ba:	f000 fb19 	bl	8002cf0 <_malloc_r>
 80026be:	6028      	str	r0, [r5, #0]
 80026c0:	6128      	str	r0, [r5, #16]
 80026c2:	b920      	cbnz	r0, 80026ce <_svfiprintf_r+0x2e>
 80026c4:	230c      	movs	r3, #12
 80026c6:	603b      	str	r3, [r7, #0]
 80026c8:	f04f 30ff 	mov.w	r0, #4294967295
 80026cc:	e0d1      	b.n	8002872 <_svfiprintf_r+0x1d2>
 80026ce:	2340      	movs	r3, #64	; 0x40
 80026d0:	616b      	str	r3, [r5, #20]
 80026d2:	2300      	movs	r3, #0
 80026d4:	9309      	str	r3, [sp, #36]	; 0x24
 80026d6:	2320      	movs	r3, #32
 80026d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80026dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80026e0:	2330      	movs	r3, #48	; 0x30
 80026e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800288c <_svfiprintf_r+0x1ec>
 80026e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80026ea:	f04f 0901 	mov.w	r9, #1
 80026ee:	4623      	mov	r3, r4
 80026f0:	469a      	mov	sl, r3
 80026f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80026f6:	b10a      	cbz	r2, 80026fc <_svfiprintf_r+0x5c>
 80026f8:	2a25      	cmp	r2, #37	; 0x25
 80026fa:	d1f9      	bne.n	80026f0 <_svfiprintf_r+0x50>
 80026fc:	ebba 0b04 	subs.w	fp, sl, r4
 8002700:	d00b      	beq.n	800271a <_svfiprintf_r+0x7a>
 8002702:	465b      	mov	r3, fp
 8002704:	4622      	mov	r2, r4
 8002706:	4629      	mov	r1, r5
 8002708:	4638      	mov	r0, r7
 800270a:	f7ff ff6d 	bl	80025e8 <__ssputs_r>
 800270e:	3001      	adds	r0, #1
 8002710:	f000 80aa 	beq.w	8002868 <_svfiprintf_r+0x1c8>
 8002714:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002716:	445a      	add	r2, fp
 8002718:	9209      	str	r2, [sp, #36]	; 0x24
 800271a:	f89a 3000 	ldrb.w	r3, [sl]
 800271e:	2b00      	cmp	r3, #0
 8002720:	f000 80a2 	beq.w	8002868 <_svfiprintf_r+0x1c8>
 8002724:	2300      	movs	r3, #0
 8002726:	f04f 32ff 	mov.w	r2, #4294967295
 800272a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800272e:	f10a 0a01 	add.w	sl, sl, #1
 8002732:	9304      	str	r3, [sp, #16]
 8002734:	9307      	str	r3, [sp, #28]
 8002736:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800273a:	931a      	str	r3, [sp, #104]	; 0x68
 800273c:	4654      	mov	r4, sl
 800273e:	2205      	movs	r2, #5
 8002740:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002744:	4851      	ldr	r0, [pc, #324]	; (800288c <_svfiprintf_r+0x1ec>)
 8002746:	f7fd fd53 	bl	80001f0 <memchr>
 800274a:	9a04      	ldr	r2, [sp, #16]
 800274c:	b9d8      	cbnz	r0, 8002786 <_svfiprintf_r+0xe6>
 800274e:	06d0      	lsls	r0, r2, #27
 8002750:	bf44      	itt	mi
 8002752:	2320      	movmi	r3, #32
 8002754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002758:	0711      	lsls	r1, r2, #28
 800275a:	bf44      	itt	mi
 800275c:	232b      	movmi	r3, #43	; 0x2b
 800275e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002762:	f89a 3000 	ldrb.w	r3, [sl]
 8002766:	2b2a      	cmp	r3, #42	; 0x2a
 8002768:	d015      	beq.n	8002796 <_svfiprintf_r+0xf6>
 800276a:	9a07      	ldr	r2, [sp, #28]
 800276c:	4654      	mov	r4, sl
 800276e:	2000      	movs	r0, #0
 8002770:	f04f 0c0a 	mov.w	ip, #10
 8002774:	4621      	mov	r1, r4
 8002776:	f811 3b01 	ldrb.w	r3, [r1], #1
 800277a:	3b30      	subs	r3, #48	; 0x30
 800277c:	2b09      	cmp	r3, #9
 800277e:	d94e      	bls.n	800281e <_svfiprintf_r+0x17e>
 8002780:	b1b0      	cbz	r0, 80027b0 <_svfiprintf_r+0x110>
 8002782:	9207      	str	r2, [sp, #28]
 8002784:	e014      	b.n	80027b0 <_svfiprintf_r+0x110>
 8002786:	eba0 0308 	sub.w	r3, r0, r8
 800278a:	fa09 f303 	lsl.w	r3, r9, r3
 800278e:	4313      	orrs	r3, r2
 8002790:	9304      	str	r3, [sp, #16]
 8002792:	46a2      	mov	sl, r4
 8002794:	e7d2      	b.n	800273c <_svfiprintf_r+0x9c>
 8002796:	9b03      	ldr	r3, [sp, #12]
 8002798:	1d19      	adds	r1, r3, #4
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	9103      	str	r1, [sp, #12]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	bfbb      	ittet	lt
 80027a2:	425b      	neglt	r3, r3
 80027a4:	f042 0202 	orrlt.w	r2, r2, #2
 80027a8:	9307      	strge	r3, [sp, #28]
 80027aa:	9307      	strlt	r3, [sp, #28]
 80027ac:	bfb8      	it	lt
 80027ae:	9204      	strlt	r2, [sp, #16]
 80027b0:	7823      	ldrb	r3, [r4, #0]
 80027b2:	2b2e      	cmp	r3, #46	; 0x2e
 80027b4:	d10c      	bne.n	80027d0 <_svfiprintf_r+0x130>
 80027b6:	7863      	ldrb	r3, [r4, #1]
 80027b8:	2b2a      	cmp	r3, #42	; 0x2a
 80027ba:	d135      	bne.n	8002828 <_svfiprintf_r+0x188>
 80027bc:	9b03      	ldr	r3, [sp, #12]
 80027be:	1d1a      	adds	r2, r3, #4
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	9203      	str	r2, [sp, #12]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	bfb8      	it	lt
 80027c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80027cc:	3402      	adds	r4, #2
 80027ce:	9305      	str	r3, [sp, #20]
 80027d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800289c <_svfiprintf_r+0x1fc>
 80027d4:	7821      	ldrb	r1, [r4, #0]
 80027d6:	2203      	movs	r2, #3
 80027d8:	4650      	mov	r0, sl
 80027da:	f7fd fd09 	bl	80001f0 <memchr>
 80027de:	b140      	cbz	r0, 80027f2 <_svfiprintf_r+0x152>
 80027e0:	2340      	movs	r3, #64	; 0x40
 80027e2:	eba0 000a 	sub.w	r0, r0, sl
 80027e6:	fa03 f000 	lsl.w	r0, r3, r0
 80027ea:	9b04      	ldr	r3, [sp, #16]
 80027ec:	4303      	orrs	r3, r0
 80027ee:	3401      	adds	r4, #1
 80027f0:	9304      	str	r3, [sp, #16]
 80027f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027f6:	4826      	ldr	r0, [pc, #152]	; (8002890 <_svfiprintf_r+0x1f0>)
 80027f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80027fc:	2206      	movs	r2, #6
 80027fe:	f7fd fcf7 	bl	80001f0 <memchr>
 8002802:	2800      	cmp	r0, #0
 8002804:	d038      	beq.n	8002878 <_svfiprintf_r+0x1d8>
 8002806:	4b23      	ldr	r3, [pc, #140]	; (8002894 <_svfiprintf_r+0x1f4>)
 8002808:	bb1b      	cbnz	r3, 8002852 <_svfiprintf_r+0x1b2>
 800280a:	9b03      	ldr	r3, [sp, #12]
 800280c:	3307      	adds	r3, #7
 800280e:	f023 0307 	bic.w	r3, r3, #7
 8002812:	3308      	adds	r3, #8
 8002814:	9303      	str	r3, [sp, #12]
 8002816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002818:	4433      	add	r3, r6
 800281a:	9309      	str	r3, [sp, #36]	; 0x24
 800281c:	e767      	b.n	80026ee <_svfiprintf_r+0x4e>
 800281e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002822:	460c      	mov	r4, r1
 8002824:	2001      	movs	r0, #1
 8002826:	e7a5      	b.n	8002774 <_svfiprintf_r+0xd4>
 8002828:	2300      	movs	r3, #0
 800282a:	3401      	adds	r4, #1
 800282c:	9305      	str	r3, [sp, #20]
 800282e:	4619      	mov	r1, r3
 8002830:	f04f 0c0a 	mov.w	ip, #10
 8002834:	4620      	mov	r0, r4
 8002836:	f810 2b01 	ldrb.w	r2, [r0], #1
 800283a:	3a30      	subs	r2, #48	; 0x30
 800283c:	2a09      	cmp	r2, #9
 800283e:	d903      	bls.n	8002848 <_svfiprintf_r+0x1a8>
 8002840:	2b00      	cmp	r3, #0
 8002842:	d0c5      	beq.n	80027d0 <_svfiprintf_r+0x130>
 8002844:	9105      	str	r1, [sp, #20]
 8002846:	e7c3      	b.n	80027d0 <_svfiprintf_r+0x130>
 8002848:	fb0c 2101 	mla	r1, ip, r1, r2
 800284c:	4604      	mov	r4, r0
 800284e:	2301      	movs	r3, #1
 8002850:	e7f0      	b.n	8002834 <_svfiprintf_r+0x194>
 8002852:	ab03      	add	r3, sp, #12
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	462a      	mov	r2, r5
 8002858:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <_svfiprintf_r+0x1f8>)
 800285a:	a904      	add	r1, sp, #16
 800285c:	4638      	mov	r0, r7
 800285e:	f3af 8000 	nop.w
 8002862:	1c42      	adds	r2, r0, #1
 8002864:	4606      	mov	r6, r0
 8002866:	d1d6      	bne.n	8002816 <_svfiprintf_r+0x176>
 8002868:	89ab      	ldrh	r3, [r5, #12]
 800286a:	065b      	lsls	r3, r3, #25
 800286c:	f53f af2c 	bmi.w	80026c8 <_svfiprintf_r+0x28>
 8002870:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002872:	b01d      	add	sp, #116	; 0x74
 8002874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002878:	ab03      	add	r3, sp, #12
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	462a      	mov	r2, r5
 800287e:	4b06      	ldr	r3, [pc, #24]	; (8002898 <_svfiprintf_r+0x1f8>)
 8002880:	a904      	add	r1, sp, #16
 8002882:	4638      	mov	r0, r7
 8002884:	f000 f87a 	bl	800297c <_printf_i>
 8002888:	e7eb      	b.n	8002862 <_svfiprintf_r+0x1c2>
 800288a:	bf00      	nop
 800288c:	08002ef8 	.word	0x08002ef8
 8002890:	08002f02 	.word	0x08002f02
 8002894:	00000000 	.word	0x00000000
 8002898:	080025e9 	.word	0x080025e9
 800289c:	08002efe 	.word	0x08002efe

080028a0 <_printf_common>:
 80028a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028a4:	4616      	mov	r6, r2
 80028a6:	4699      	mov	r9, r3
 80028a8:	688a      	ldr	r2, [r1, #8]
 80028aa:	690b      	ldr	r3, [r1, #16]
 80028ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80028b0:	4293      	cmp	r3, r2
 80028b2:	bfb8      	it	lt
 80028b4:	4613      	movlt	r3, r2
 80028b6:	6033      	str	r3, [r6, #0]
 80028b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80028bc:	4607      	mov	r7, r0
 80028be:	460c      	mov	r4, r1
 80028c0:	b10a      	cbz	r2, 80028c6 <_printf_common+0x26>
 80028c2:	3301      	adds	r3, #1
 80028c4:	6033      	str	r3, [r6, #0]
 80028c6:	6823      	ldr	r3, [r4, #0]
 80028c8:	0699      	lsls	r1, r3, #26
 80028ca:	bf42      	ittt	mi
 80028cc:	6833      	ldrmi	r3, [r6, #0]
 80028ce:	3302      	addmi	r3, #2
 80028d0:	6033      	strmi	r3, [r6, #0]
 80028d2:	6825      	ldr	r5, [r4, #0]
 80028d4:	f015 0506 	ands.w	r5, r5, #6
 80028d8:	d106      	bne.n	80028e8 <_printf_common+0x48>
 80028da:	f104 0a19 	add.w	sl, r4, #25
 80028de:	68e3      	ldr	r3, [r4, #12]
 80028e0:	6832      	ldr	r2, [r6, #0]
 80028e2:	1a9b      	subs	r3, r3, r2
 80028e4:	42ab      	cmp	r3, r5
 80028e6:	dc26      	bgt.n	8002936 <_printf_common+0x96>
 80028e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80028ec:	1e13      	subs	r3, r2, #0
 80028ee:	6822      	ldr	r2, [r4, #0]
 80028f0:	bf18      	it	ne
 80028f2:	2301      	movne	r3, #1
 80028f4:	0692      	lsls	r2, r2, #26
 80028f6:	d42b      	bmi.n	8002950 <_printf_common+0xb0>
 80028f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80028fc:	4649      	mov	r1, r9
 80028fe:	4638      	mov	r0, r7
 8002900:	47c0      	blx	r8
 8002902:	3001      	adds	r0, #1
 8002904:	d01e      	beq.n	8002944 <_printf_common+0xa4>
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	68e5      	ldr	r5, [r4, #12]
 800290a:	6832      	ldr	r2, [r6, #0]
 800290c:	f003 0306 	and.w	r3, r3, #6
 8002910:	2b04      	cmp	r3, #4
 8002912:	bf08      	it	eq
 8002914:	1aad      	subeq	r5, r5, r2
 8002916:	68a3      	ldr	r3, [r4, #8]
 8002918:	6922      	ldr	r2, [r4, #16]
 800291a:	bf0c      	ite	eq
 800291c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002920:	2500      	movne	r5, #0
 8002922:	4293      	cmp	r3, r2
 8002924:	bfc4      	itt	gt
 8002926:	1a9b      	subgt	r3, r3, r2
 8002928:	18ed      	addgt	r5, r5, r3
 800292a:	2600      	movs	r6, #0
 800292c:	341a      	adds	r4, #26
 800292e:	42b5      	cmp	r5, r6
 8002930:	d11a      	bne.n	8002968 <_printf_common+0xc8>
 8002932:	2000      	movs	r0, #0
 8002934:	e008      	b.n	8002948 <_printf_common+0xa8>
 8002936:	2301      	movs	r3, #1
 8002938:	4652      	mov	r2, sl
 800293a:	4649      	mov	r1, r9
 800293c:	4638      	mov	r0, r7
 800293e:	47c0      	blx	r8
 8002940:	3001      	adds	r0, #1
 8002942:	d103      	bne.n	800294c <_printf_common+0xac>
 8002944:	f04f 30ff 	mov.w	r0, #4294967295
 8002948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800294c:	3501      	adds	r5, #1
 800294e:	e7c6      	b.n	80028de <_printf_common+0x3e>
 8002950:	18e1      	adds	r1, r4, r3
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	2030      	movs	r0, #48	; 0x30
 8002956:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800295a:	4422      	add	r2, r4
 800295c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002960:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002964:	3302      	adds	r3, #2
 8002966:	e7c7      	b.n	80028f8 <_printf_common+0x58>
 8002968:	2301      	movs	r3, #1
 800296a:	4622      	mov	r2, r4
 800296c:	4649      	mov	r1, r9
 800296e:	4638      	mov	r0, r7
 8002970:	47c0      	blx	r8
 8002972:	3001      	adds	r0, #1
 8002974:	d0e6      	beq.n	8002944 <_printf_common+0xa4>
 8002976:	3601      	adds	r6, #1
 8002978:	e7d9      	b.n	800292e <_printf_common+0x8e>
	...

0800297c <_printf_i>:
 800297c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002980:	7e0f      	ldrb	r7, [r1, #24]
 8002982:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002984:	2f78      	cmp	r7, #120	; 0x78
 8002986:	4691      	mov	r9, r2
 8002988:	4680      	mov	r8, r0
 800298a:	460c      	mov	r4, r1
 800298c:	469a      	mov	sl, r3
 800298e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002992:	d807      	bhi.n	80029a4 <_printf_i+0x28>
 8002994:	2f62      	cmp	r7, #98	; 0x62
 8002996:	d80a      	bhi.n	80029ae <_printf_i+0x32>
 8002998:	2f00      	cmp	r7, #0
 800299a:	f000 80d8 	beq.w	8002b4e <_printf_i+0x1d2>
 800299e:	2f58      	cmp	r7, #88	; 0x58
 80029a0:	f000 80a3 	beq.w	8002aea <_printf_i+0x16e>
 80029a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80029ac:	e03a      	b.n	8002a24 <_printf_i+0xa8>
 80029ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80029b2:	2b15      	cmp	r3, #21
 80029b4:	d8f6      	bhi.n	80029a4 <_printf_i+0x28>
 80029b6:	a101      	add	r1, pc, #4	; (adr r1, 80029bc <_printf_i+0x40>)
 80029b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80029bc:	08002a15 	.word	0x08002a15
 80029c0:	08002a29 	.word	0x08002a29
 80029c4:	080029a5 	.word	0x080029a5
 80029c8:	080029a5 	.word	0x080029a5
 80029cc:	080029a5 	.word	0x080029a5
 80029d0:	080029a5 	.word	0x080029a5
 80029d4:	08002a29 	.word	0x08002a29
 80029d8:	080029a5 	.word	0x080029a5
 80029dc:	080029a5 	.word	0x080029a5
 80029e0:	080029a5 	.word	0x080029a5
 80029e4:	080029a5 	.word	0x080029a5
 80029e8:	08002b35 	.word	0x08002b35
 80029ec:	08002a59 	.word	0x08002a59
 80029f0:	08002b17 	.word	0x08002b17
 80029f4:	080029a5 	.word	0x080029a5
 80029f8:	080029a5 	.word	0x080029a5
 80029fc:	08002b57 	.word	0x08002b57
 8002a00:	080029a5 	.word	0x080029a5
 8002a04:	08002a59 	.word	0x08002a59
 8002a08:	080029a5 	.word	0x080029a5
 8002a0c:	080029a5 	.word	0x080029a5
 8002a10:	08002b1f 	.word	0x08002b1f
 8002a14:	682b      	ldr	r3, [r5, #0]
 8002a16:	1d1a      	adds	r2, r3, #4
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	602a      	str	r2, [r5, #0]
 8002a1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002a24:	2301      	movs	r3, #1
 8002a26:	e0a3      	b.n	8002b70 <_printf_i+0x1f4>
 8002a28:	6820      	ldr	r0, [r4, #0]
 8002a2a:	6829      	ldr	r1, [r5, #0]
 8002a2c:	0606      	lsls	r6, r0, #24
 8002a2e:	f101 0304 	add.w	r3, r1, #4
 8002a32:	d50a      	bpl.n	8002a4a <_printf_i+0xce>
 8002a34:	680e      	ldr	r6, [r1, #0]
 8002a36:	602b      	str	r3, [r5, #0]
 8002a38:	2e00      	cmp	r6, #0
 8002a3a:	da03      	bge.n	8002a44 <_printf_i+0xc8>
 8002a3c:	232d      	movs	r3, #45	; 0x2d
 8002a3e:	4276      	negs	r6, r6
 8002a40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a44:	485e      	ldr	r0, [pc, #376]	; (8002bc0 <_printf_i+0x244>)
 8002a46:	230a      	movs	r3, #10
 8002a48:	e019      	b.n	8002a7e <_printf_i+0x102>
 8002a4a:	680e      	ldr	r6, [r1, #0]
 8002a4c:	602b      	str	r3, [r5, #0]
 8002a4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a52:	bf18      	it	ne
 8002a54:	b236      	sxthne	r6, r6
 8002a56:	e7ef      	b.n	8002a38 <_printf_i+0xbc>
 8002a58:	682b      	ldr	r3, [r5, #0]
 8002a5a:	6820      	ldr	r0, [r4, #0]
 8002a5c:	1d19      	adds	r1, r3, #4
 8002a5e:	6029      	str	r1, [r5, #0]
 8002a60:	0601      	lsls	r1, r0, #24
 8002a62:	d501      	bpl.n	8002a68 <_printf_i+0xec>
 8002a64:	681e      	ldr	r6, [r3, #0]
 8002a66:	e002      	b.n	8002a6e <_printf_i+0xf2>
 8002a68:	0646      	lsls	r6, r0, #25
 8002a6a:	d5fb      	bpl.n	8002a64 <_printf_i+0xe8>
 8002a6c:	881e      	ldrh	r6, [r3, #0]
 8002a6e:	4854      	ldr	r0, [pc, #336]	; (8002bc0 <_printf_i+0x244>)
 8002a70:	2f6f      	cmp	r7, #111	; 0x6f
 8002a72:	bf0c      	ite	eq
 8002a74:	2308      	moveq	r3, #8
 8002a76:	230a      	movne	r3, #10
 8002a78:	2100      	movs	r1, #0
 8002a7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002a7e:	6865      	ldr	r5, [r4, #4]
 8002a80:	60a5      	str	r5, [r4, #8]
 8002a82:	2d00      	cmp	r5, #0
 8002a84:	bfa2      	ittt	ge
 8002a86:	6821      	ldrge	r1, [r4, #0]
 8002a88:	f021 0104 	bicge.w	r1, r1, #4
 8002a8c:	6021      	strge	r1, [r4, #0]
 8002a8e:	b90e      	cbnz	r6, 8002a94 <_printf_i+0x118>
 8002a90:	2d00      	cmp	r5, #0
 8002a92:	d04d      	beq.n	8002b30 <_printf_i+0x1b4>
 8002a94:	4615      	mov	r5, r2
 8002a96:	fbb6 f1f3 	udiv	r1, r6, r3
 8002a9a:	fb03 6711 	mls	r7, r3, r1, r6
 8002a9e:	5dc7      	ldrb	r7, [r0, r7]
 8002aa0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002aa4:	4637      	mov	r7, r6
 8002aa6:	42bb      	cmp	r3, r7
 8002aa8:	460e      	mov	r6, r1
 8002aaa:	d9f4      	bls.n	8002a96 <_printf_i+0x11a>
 8002aac:	2b08      	cmp	r3, #8
 8002aae:	d10b      	bne.n	8002ac8 <_printf_i+0x14c>
 8002ab0:	6823      	ldr	r3, [r4, #0]
 8002ab2:	07de      	lsls	r6, r3, #31
 8002ab4:	d508      	bpl.n	8002ac8 <_printf_i+0x14c>
 8002ab6:	6923      	ldr	r3, [r4, #16]
 8002ab8:	6861      	ldr	r1, [r4, #4]
 8002aba:	4299      	cmp	r1, r3
 8002abc:	bfde      	ittt	le
 8002abe:	2330      	movle	r3, #48	; 0x30
 8002ac0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ac4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002ac8:	1b52      	subs	r2, r2, r5
 8002aca:	6122      	str	r2, [r4, #16]
 8002acc:	f8cd a000 	str.w	sl, [sp]
 8002ad0:	464b      	mov	r3, r9
 8002ad2:	aa03      	add	r2, sp, #12
 8002ad4:	4621      	mov	r1, r4
 8002ad6:	4640      	mov	r0, r8
 8002ad8:	f7ff fee2 	bl	80028a0 <_printf_common>
 8002adc:	3001      	adds	r0, #1
 8002ade:	d14c      	bne.n	8002b7a <_printf_i+0x1fe>
 8002ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae4:	b004      	add	sp, #16
 8002ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002aea:	4835      	ldr	r0, [pc, #212]	; (8002bc0 <_printf_i+0x244>)
 8002aec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002af0:	6829      	ldr	r1, [r5, #0]
 8002af2:	6823      	ldr	r3, [r4, #0]
 8002af4:	f851 6b04 	ldr.w	r6, [r1], #4
 8002af8:	6029      	str	r1, [r5, #0]
 8002afa:	061d      	lsls	r5, r3, #24
 8002afc:	d514      	bpl.n	8002b28 <_printf_i+0x1ac>
 8002afe:	07df      	lsls	r7, r3, #31
 8002b00:	bf44      	itt	mi
 8002b02:	f043 0320 	orrmi.w	r3, r3, #32
 8002b06:	6023      	strmi	r3, [r4, #0]
 8002b08:	b91e      	cbnz	r6, 8002b12 <_printf_i+0x196>
 8002b0a:	6823      	ldr	r3, [r4, #0]
 8002b0c:	f023 0320 	bic.w	r3, r3, #32
 8002b10:	6023      	str	r3, [r4, #0]
 8002b12:	2310      	movs	r3, #16
 8002b14:	e7b0      	b.n	8002a78 <_printf_i+0xfc>
 8002b16:	6823      	ldr	r3, [r4, #0]
 8002b18:	f043 0320 	orr.w	r3, r3, #32
 8002b1c:	6023      	str	r3, [r4, #0]
 8002b1e:	2378      	movs	r3, #120	; 0x78
 8002b20:	4828      	ldr	r0, [pc, #160]	; (8002bc4 <_printf_i+0x248>)
 8002b22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002b26:	e7e3      	b.n	8002af0 <_printf_i+0x174>
 8002b28:	0659      	lsls	r1, r3, #25
 8002b2a:	bf48      	it	mi
 8002b2c:	b2b6      	uxthmi	r6, r6
 8002b2e:	e7e6      	b.n	8002afe <_printf_i+0x182>
 8002b30:	4615      	mov	r5, r2
 8002b32:	e7bb      	b.n	8002aac <_printf_i+0x130>
 8002b34:	682b      	ldr	r3, [r5, #0]
 8002b36:	6826      	ldr	r6, [r4, #0]
 8002b38:	6961      	ldr	r1, [r4, #20]
 8002b3a:	1d18      	adds	r0, r3, #4
 8002b3c:	6028      	str	r0, [r5, #0]
 8002b3e:	0635      	lsls	r5, r6, #24
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	d501      	bpl.n	8002b48 <_printf_i+0x1cc>
 8002b44:	6019      	str	r1, [r3, #0]
 8002b46:	e002      	b.n	8002b4e <_printf_i+0x1d2>
 8002b48:	0670      	lsls	r0, r6, #25
 8002b4a:	d5fb      	bpl.n	8002b44 <_printf_i+0x1c8>
 8002b4c:	8019      	strh	r1, [r3, #0]
 8002b4e:	2300      	movs	r3, #0
 8002b50:	6123      	str	r3, [r4, #16]
 8002b52:	4615      	mov	r5, r2
 8002b54:	e7ba      	b.n	8002acc <_printf_i+0x150>
 8002b56:	682b      	ldr	r3, [r5, #0]
 8002b58:	1d1a      	adds	r2, r3, #4
 8002b5a:	602a      	str	r2, [r5, #0]
 8002b5c:	681d      	ldr	r5, [r3, #0]
 8002b5e:	6862      	ldr	r2, [r4, #4]
 8002b60:	2100      	movs	r1, #0
 8002b62:	4628      	mov	r0, r5
 8002b64:	f7fd fb44 	bl	80001f0 <memchr>
 8002b68:	b108      	cbz	r0, 8002b6e <_printf_i+0x1f2>
 8002b6a:	1b40      	subs	r0, r0, r5
 8002b6c:	6060      	str	r0, [r4, #4]
 8002b6e:	6863      	ldr	r3, [r4, #4]
 8002b70:	6123      	str	r3, [r4, #16]
 8002b72:	2300      	movs	r3, #0
 8002b74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b78:	e7a8      	b.n	8002acc <_printf_i+0x150>
 8002b7a:	6923      	ldr	r3, [r4, #16]
 8002b7c:	462a      	mov	r2, r5
 8002b7e:	4649      	mov	r1, r9
 8002b80:	4640      	mov	r0, r8
 8002b82:	47d0      	blx	sl
 8002b84:	3001      	adds	r0, #1
 8002b86:	d0ab      	beq.n	8002ae0 <_printf_i+0x164>
 8002b88:	6823      	ldr	r3, [r4, #0]
 8002b8a:	079b      	lsls	r3, r3, #30
 8002b8c:	d413      	bmi.n	8002bb6 <_printf_i+0x23a>
 8002b8e:	68e0      	ldr	r0, [r4, #12]
 8002b90:	9b03      	ldr	r3, [sp, #12]
 8002b92:	4298      	cmp	r0, r3
 8002b94:	bfb8      	it	lt
 8002b96:	4618      	movlt	r0, r3
 8002b98:	e7a4      	b.n	8002ae4 <_printf_i+0x168>
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	4632      	mov	r2, r6
 8002b9e:	4649      	mov	r1, r9
 8002ba0:	4640      	mov	r0, r8
 8002ba2:	47d0      	blx	sl
 8002ba4:	3001      	adds	r0, #1
 8002ba6:	d09b      	beq.n	8002ae0 <_printf_i+0x164>
 8002ba8:	3501      	adds	r5, #1
 8002baa:	68e3      	ldr	r3, [r4, #12]
 8002bac:	9903      	ldr	r1, [sp, #12]
 8002bae:	1a5b      	subs	r3, r3, r1
 8002bb0:	42ab      	cmp	r3, r5
 8002bb2:	dcf2      	bgt.n	8002b9a <_printf_i+0x21e>
 8002bb4:	e7eb      	b.n	8002b8e <_printf_i+0x212>
 8002bb6:	2500      	movs	r5, #0
 8002bb8:	f104 0619 	add.w	r6, r4, #25
 8002bbc:	e7f5      	b.n	8002baa <_printf_i+0x22e>
 8002bbe:	bf00      	nop
 8002bc0:	08002f09 	.word	0x08002f09
 8002bc4:	08002f1a 	.word	0x08002f1a

08002bc8 <memcpy>:
 8002bc8:	440a      	add	r2, r1
 8002bca:	4291      	cmp	r1, r2
 8002bcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002bd0:	d100      	bne.n	8002bd4 <memcpy+0xc>
 8002bd2:	4770      	bx	lr
 8002bd4:	b510      	push	{r4, lr}
 8002bd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002bda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002bde:	4291      	cmp	r1, r2
 8002be0:	d1f9      	bne.n	8002bd6 <memcpy+0xe>
 8002be2:	bd10      	pop	{r4, pc}

08002be4 <memmove>:
 8002be4:	4288      	cmp	r0, r1
 8002be6:	b510      	push	{r4, lr}
 8002be8:	eb01 0402 	add.w	r4, r1, r2
 8002bec:	d902      	bls.n	8002bf4 <memmove+0x10>
 8002bee:	4284      	cmp	r4, r0
 8002bf0:	4623      	mov	r3, r4
 8002bf2:	d807      	bhi.n	8002c04 <memmove+0x20>
 8002bf4:	1e43      	subs	r3, r0, #1
 8002bf6:	42a1      	cmp	r1, r4
 8002bf8:	d008      	beq.n	8002c0c <memmove+0x28>
 8002bfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002bfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c02:	e7f8      	b.n	8002bf6 <memmove+0x12>
 8002c04:	4402      	add	r2, r0
 8002c06:	4601      	mov	r1, r0
 8002c08:	428a      	cmp	r2, r1
 8002c0a:	d100      	bne.n	8002c0e <memmove+0x2a>
 8002c0c:	bd10      	pop	{r4, pc}
 8002c0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002c12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002c16:	e7f7      	b.n	8002c08 <memmove+0x24>

08002c18 <_free_r>:
 8002c18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002c1a:	2900      	cmp	r1, #0
 8002c1c:	d044      	beq.n	8002ca8 <_free_r+0x90>
 8002c1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c22:	9001      	str	r0, [sp, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f1a1 0404 	sub.w	r4, r1, #4
 8002c2a:	bfb8      	it	lt
 8002c2c:	18e4      	addlt	r4, r4, r3
 8002c2e:	f000 f913 	bl	8002e58 <__malloc_lock>
 8002c32:	4a1e      	ldr	r2, [pc, #120]	; (8002cac <_free_r+0x94>)
 8002c34:	9801      	ldr	r0, [sp, #4]
 8002c36:	6813      	ldr	r3, [r2, #0]
 8002c38:	b933      	cbnz	r3, 8002c48 <_free_r+0x30>
 8002c3a:	6063      	str	r3, [r4, #4]
 8002c3c:	6014      	str	r4, [r2, #0]
 8002c3e:	b003      	add	sp, #12
 8002c40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002c44:	f000 b90e 	b.w	8002e64 <__malloc_unlock>
 8002c48:	42a3      	cmp	r3, r4
 8002c4a:	d908      	bls.n	8002c5e <_free_r+0x46>
 8002c4c:	6825      	ldr	r5, [r4, #0]
 8002c4e:	1961      	adds	r1, r4, r5
 8002c50:	428b      	cmp	r3, r1
 8002c52:	bf01      	itttt	eq
 8002c54:	6819      	ldreq	r1, [r3, #0]
 8002c56:	685b      	ldreq	r3, [r3, #4]
 8002c58:	1949      	addeq	r1, r1, r5
 8002c5a:	6021      	streq	r1, [r4, #0]
 8002c5c:	e7ed      	b.n	8002c3a <_free_r+0x22>
 8002c5e:	461a      	mov	r2, r3
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	b10b      	cbz	r3, 8002c68 <_free_r+0x50>
 8002c64:	42a3      	cmp	r3, r4
 8002c66:	d9fa      	bls.n	8002c5e <_free_r+0x46>
 8002c68:	6811      	ldr	r1, [r2, #0]
 8002c6a:	1855      	adds	r5, r2, r1
 8002c6c:	42a5      	cmp	r5, r4
 8002c6e:	d10b      	bne.n	8002c88 <_free_r+0x70>
 8002c70:	6824      	ldr	r4, [r4, #0]
 8002c72:	4421      	add	r1, r4
 8002c74:	1854      	adds	r4, r2, r1
 8002c76:	42a3      	cmp	r3, r4
 8002c78:	6011      	str	r1, [r2, #0]
 8002c7a:	d1e0      	bne.n	8002c3e <_free_r+0x26>
 8002c7c:	681c      	ldr	r4, [r3, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	6053      	str	r3, [r2, #4]
 8002c82:	4421      	add	r1, r4
 8002c84:	6011      	str	r1, [r2, #0]
 8002c86:	e7da      	b.n	8002c3e <_free_r+0x26>
 8002c88:	d902      	bls.n	8002c90 <_free_r+0x78>
 8002c8a:	230c      	movs	r3, #12
 8002c8c:	6003      	str	r3, [r0, #0]
 8002c8e:	e7d6      	b.n	8002c3e <_free_r+0x26>
 8002c90:	6825      	ldr	r5, [r4, #0]
 8002c92:	1961      	adds	r1, r4, r5
 8002c94:	428b      	cmp	r3, r1
 8002c96:	bf04      	itt	eq
 8002c98:	6819      	ldreq	r1, [r3, #0]
 8002c9a:	685b      	ldreq	r3, [r3, #4]
 8002c9c:	6063      	str	r3, [r4, #4]
 8002c9e:	bf04      	itt	eq
 8002ca0:	1949      	addeq	r1, r1, r5
 8002ca2:	6021      	streq	r1, [r4, #0]
 8002ca4:	6054      	str	r4, [r2, #4]
 8002ca6:	e7ca      	b.n	8002c3e <_free_r+0x26>
 8002ca8:	b003      	add	sp, #12
 8002caa:	bd30      	pop	{r4, r5, pc}
 8002cac:	200000f8 	.word	0x200000f8

08002cb0 <sbrk_aligned>:
 8002cb0:	b570      	push	{r4, r5, r6, lr}
 8002cb2:	4e0e      	ldr	r6, [pc, #56]	; (8002cec <sbrk_aligned+0x3c>)
 8002cb4:	460c      	mov	r4, r1
 8002cb6:	6831      	ldr	r1, [r6, #0]
 8002cb8:	4605      	mov	r5, r0
 8002cba:	b911      	cbnz	r1, 8002cc2 <sbrk_aligned+0x12>
 8002cbc:	f000 f8bc 	bl	8002e38 <_sbrk_r>
 8002cc0:	6030      	str	r0, [r6, #0]
 8002cc2:	4621      	mov	r1, r4
 8002cc4:	4628      	mov	r0, r5
 8002cc6:	f000 f8b7 	bl	8002e38 <_sbrk_r>
 8002cca:	1c43      	adds	r3, r0, #1
 8002ccc:	d00a      	beq.n	8002ce4 <sbrk_aligned+0x34>
 8002cce:	1cc4      	adds	r4, r0, #3
 8002cd0:	f024 0403 	bic.w	r4, r4, #3
 8002cd4:	42a0      	cmp	r0, r4
 8002cd6:	d007      	beq.n	8002ce8 <sbrk_aligned+0x38>
 8002cd8:	1a21      	subs	r1, r4, r0
 8002cda:	4628      	mov	r0, r5
 8002cdc:	f000 f8ac 	bl	8002e38 <_sbrk_r>
 8002ce0:	3001      	adds	r0, #1
 8002ce2:	d101      	bne.n	8002ce8 <sbrk_aligned+0x38>
 8002ce4:	f04f 34ff 	mov.w	r4, #4294967295
 8002ce8:	4620      	mov	r0, r4
 8002cea:	bd70      	pop	{r4, r5, r6, pc}
 8002cec:	200000fc 	.word	0x200000fc

08002cf0 <_malloc_r>:
 8002cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cf4:	1ccd      	adds	r5, r1, #3
 8002cf6:	f025 0503 	bic.w	r5, r5, #3
 8002cfa:	3508      	adds	r5, #8
 8002cfc:	2d0c      	cmp	r5, #12
 8002cfe:	bf38      	it	cc
 8002d00:	250c      	movcc	r5, #12
 8002d02:	2d00      	cmp	r5, #0
 8002d04:	4607      	mov	r7, r0
 8002d06:	db01      	blt.n	8002d0c <_malloc_r+0x1c>
 8002d08:	42a9      	cmp	r1, r5
 8002d0a:	d905      	bls.n	8002d18 <_malloc_r+0x28>
 8002d0c:	230c      	movs	r3, #12
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	2600      	movs	r6, #0
 8002d12:	4630      	mov	r0, r6
 8002d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d18:	4e2e      	ldr	r6, [pc, #184]	; (8002dd4 <_malloc_r+0xe4>)
 8002d1a:	f000 f89d 	bl	8002e58 <__malloc_lock>
 8002d1e:	6833      	ldr	r3, [r6, #0]
 8002d20:	461c      	mov	r4, r3
 8002d22:	bb34      	cbnz	r4, 8002d72 <_malloc_r+0x82>
 8002d24:	4629      	mov	r1, r5
 8002d26:	4638      	mov	r0, r7
 8002d28:	f7ff ffc2 	bl	8002cb0 <sbrk_aligned>
 8002d2c:	1c43      	adds	r3, r0, #1
 8002d2e:	4604      	mov	r4, r0
 8002d30:	d14d      	bne.n	8002dce <_malloc_r+0xde>
 8002d32:	6834      	ldr	r4, [r6, #0]
 8002d34:	4626      	mov	r6, r4
 8002d36:	2e00      	cmp	r6, #0
 8002d38:	d140      	bne.n	8002dbc <_malloc_r+0xcc>
 8002d3a:	6823      	ldr	r3, [r4, #0]
 8002d3c:	4631      	mov	r1, r6
 8002d3e:	4638      	mov	r0, r7
 8002d40:	eb04 0803 	add.w	r8, r4, r3
 8002d44:	f000 f878 	bl	8002e38 <_sbrk_r>
 8002d48:	4580      	cmp	r8, r0
 8002d4a:	d13a      	bne.n	8002dc2 <_malloc_r+0xd2>
 8002d4c:	6821      	ldr	r1, [r4, #0]
 8002d4e:	3503      	adds	r5, #3
 8002d50:	1a6d      	subs	r5, r5, r1
 8002d52:	f025 0503 	bic.w	r5, r5, #3
 8002d56:	3508      	adds	r5, #8
 8002d58:	2d0c      	cmp	r5, #12
 8002d5a:	bf38      	it	cc
 8002d5c:	250c      	movcc	r5, #12
 8002d5e:	4629      	mov	r1, r5
 8002d60:	4638      	mov	r0, r7
 8002d62:	f7ff ffa5 	bl	8002cb0 <sbrk_aligned>
 8002d66:	3001      	adds	r0, #1
 8002d68:	d02b      	beq.n	8002dc2 <_malloc_r+0xd2>
 8002d6a:	6823      	ldr	r3, [r4, #0]
 8002d6c:	442b      	add	r3, r5
 8002d6e:	6023      	str	r3, [r4, #0]
 8002d70:	e00e      	b.n	8002d90 <_malloc_r+0xa0>
 8002d72:	6822      	ldr	r2, [r4, #0]
 8002d74:	1b52      	subs	r2, r2, r5
 8002d76:	d41e      	bmi.n	8002db6 <_malloc_r+0xc6>
 8002d78:	2a0b      	cmp	r2, #11
 8002d7a:	d916      	bls.n	8002daa <_malloc_r+0xba>
 8002d7c:	1961      	adds	r1, r4, r5
 8002d7e:	42a3      	cmp	r3, r4
 8002d80:	6025      	str	r5, [r4, #0]
 8002d82:	bf18      	it	ne
 8002d84:	6059      	strne	r1, [r3, #4]
 8002d86:	6863      	ldr	r3, [r4, #4]
 8002d88:	bf08      	it	eq
 8002d8a:	6031      	streq	r1, [r6, #0]
 8002d8c:	5162      	str	r2, [r4, r5]
 8002d8e:	604b      	str	r3, [r1, #4]
 8002d90:	4638      	mov	r0, r7
 8002d92:	f104 060b 	add.w	r6, r4, #11
 8002d96:	f000 f865 	bl	8002e64 <__malloc_unlock>
 8002d9a:	f026 0607 	bic.w	r6, r6, #7
 8002d9e:	1d23      	adds	r3, r4, #4
 8002da0:	1af2      	subs	r2, r6, r3
 8002da2:	d0b6      	beq.n	8002d12 <_malloc_r+0x22>
 8002da4:	1b9b      	subs	r3, r3, r6
 8002da6:	50a3      	str	r3, [r4, r2]
 8002da8:	e7b3      	b.n	8002d12 <_malloc_r+0x22>
 8002daa:	6862      	ldr	r2, [r4, #4]
 8002dac:	42a3      	cmp	r3, r4
 8002dae:	bf0c      	ite	eq
 8002db0:	6032      	streq	r2, [r6, #0]
 8002db2:	605a      	strne	r2, [r3, #4]
 8002db4:	e7ec      	b.n	8002d90 <_malloc_r+0xa0>
 8002db6:	4623      	mov	r3, r4
 8002db8:	6864      	ldr	r4, [r4, #4]
 8002dba:	e7b2      	b.n	8002d22 <_malloc_r+0x32>
 8002dbc:	4634      	mov	r4, r6
 8002dbe:	6876      	ldr	r6, [r6, #4]
 8002dc0:	e7b9      	b.n	8002d36 <_malloc_r+0x46>
 8002dc2:	230c      	movs	r3, #12
 8002dc4:	603b      	str	r3, [r7, #0]
 8002dc6:	4638      	mov	r0, r7
 8002dc8:	f000 f84c 	bl	8002e64 <__malloc_unlock>
 8002dcc:	e7a1      	b.n	8002d12 <_malloc_r+0x22>
 8002dce:	6025      	str	r5, [r4, #0]
 8002dd0:	e7de      	b.n	8002d90 <_malloc_r+0xa0>
 8002dd2:	bf00      	nop
 8002dd4:	200000f8 	.word	0x200000f8

08002dd8 <_realloc_r>:
 8002dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ddc:	4680      	mov	r8, r0
 8002dde:	4614      	mov	r4, r2
 8002de0:	460e      	mov	r6, r1
 8002de2:	b921      	cbnz	r1, 8002dee <_realloc_r+0x16>
 8002de4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002de8:	4611      	mov	r1, r2
 8002dea:	f7ff bf81 	b.w	8002cf0 <_malloc_r>
 8002dee:	b92a      	cbnz	r2, 8002dfc <_realloc_r+0x24>
 8002df0:	f7ff ff12 	bl	8002c18 <_free_r>
 8002df4:	4625      	mov	r5, r4
 8002df6:	4628      	mov	r0, r5
 8002df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002dfc:	f000 f838 	bl	8002e70 <_malloc_usable_size_r>
 8002e00:	4284      	cmp	r4, r0
 8002e02:	4607      	mov	r7, r0
 8002e04:	d802      	bhi.n	8002e0c <_realloc_r+0x34>
 8002e06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002e0a:	d812      	bhi.n	8002e32 <_realloc_r+0x5a>
 8002e0c:	4621      	mov	r1, r4
 8002e0e:	4640      	mov	r0, r8
 8002e10:	f7ff ff6e 	bl	8002cf0 <_malloc_r>
 8002e14:	4605      	mov	r5, r0
 8002e16:	2800      	cmp	r0, #0
 8002e18:	d0ed      	beq.n	8002df6 <_realloc_r+0x1e>
 8002e1a:	42bc      	cmp	r4, r7
 8002e1c:	4622      	mov	r2, r4
 8002e1e:	4631      	mov	r1, r6
 8002e20:	bf28      	it	cs
 8002e22:	463a      	movcs	r2, r7
 8002e24:	f7ff fed0 	bl	8002bc8 <memcpy>
 8002e28:	4631      	mov	r1, r6
 8002e2a:	4640      	mov	r0, r8
 8002e2c:	f7ff fef4 	bl	8002c18 <_free_r>
 8002e30:	e7e1      	b.n	8002df6 <_realloc_r+0x1e>
 8002e32:	4635      	mov	r5, r6
 8002e34:	e7df      	b.n	8002df6 <_realloc_r+0x1e>
	...

08002e38 <_sbrk_r>:
 8002e38:	b538      	push	{r3, r4, r5, lr}
 8002e3a:	4d06      	ldr	r5, [pc, #24]	; (8002e54 <_sbrk_r+0x1c>)
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	4604      	mov	r4, r0
 8002e40:	4608      	mov	r0, r1
 8002e42:	602b      	str	r3, [r5, #0]
 8002e44:	f7fd fd86 	bl	8000954 <_sbrk>
 8002e48:	1c43      	adds	r3, r0, #1
 8002e4a:	d102      	bne.n	8002e52 <_sbrk_r+0x1a>
 8002e4c:	682b      	ldr	r3, [r5, #0]
 8002e4e:	b103      	cbz	r3, 8002e52 <_sbrk_r+0x1a>
 8002e50:	6023      	str	r3, [r4, #0]
 8002e52:	bd38      	pop	{r3, r4, r5, pc}
 8002e54:	20000100 	.word	0x20000100

08002e58 <__malloc_lock>:
 8002e58:	4801      	ldr	r0, [pc, #4]	; (8002e60 <__malloc_lock+0x8>)
 8002e5a:	f000 b811 	b.w	8002e80 <__retarget_lock_acquire_recursive>
 8002e5e:	bf00      	nop
 8002e60:	20000104 	.word	0x20000104

08002e64 <__malloc_unlock>:
 8002e64:	4801      	ldr	r0, [pc, #4]	; (8002e6c <__malloc_unlock+0x8>)
 8002e66:	f000 b80c 	b.w	8002e82 <__retarget_lock_release_recursive>
 8002e6a:	bf00      	nop
 8002e6c:	20000104 	.word	0x20000104

08002e70 <_malloc_usable_size_r>:
 8002e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e74:	1f18      	subs	r0, r3, #4
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	bfbc      	itt	lt
 8002e7a:	580b      	ldrlt	r3, [r1, r0]
 8002e7c:	18c0      	addlt	r0, r0, r3
 8002e7e:	4770      	bx	lr

08002e80 <__retarget_lock_acquire_recursive>:
 8002e80:	4770      	bx	lr

08002e82 <__retarget_lock_release_recursive>:
 8002e82:	4770      	bx	lr

08002e84 <_init>:
 8002e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e86:	bf00      	nop
 8002e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e8a:	bc08      	pop	{r3}
 8002e8c:	469e      	mov	lr, r3
 8002e8e:	4770      	bx	lr

08002e90 <_fini>:
 8002e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e92:	bf00      	nop
 8002e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e96:	bc08      	pop	{r3}
 8002e98:	469e      	mov	lr, r3
 8002e9a:	4770      	bx	lr
