// Seed: 4273007549
module module_0;
  initial begin
    assume #1  (id_1) $display(1, id_1, id_1);
    id_1 <= 1 * id_1;
    assign id_1 = id_1;
    assert (id_1)
    else;
  end
  initial forever @(1);
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wor id_2
    , id_5,
    output supply1 id_3
);
  wire id_6;
  wire id_7 = id_5;
  assign id_0 = 1 == id_1;
  wire id_8;
  module_0();
endmodule
module module_2 (
    output uwire   id_0,
    output supply0 id_1,
    output uwire   id_2
);
  wire id_5;
  supply1 id_6 = 1;
  module_0();
endmodule
