Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:23:35 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.324        0.000                      0                 2936        0.042        0.000                      0                 2936        3.225        0.000                       0                  1027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.324        0.000                      0                 2936        0.042        0.000                      0                 2936        3.225        0.000                       0                  1027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.561ns (16.726%)  route 2.793ns (83.274%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm3/clk
    SLICE_X42Y109        FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           0.348     0.480    fsm3/fsm3_out[1]
    SLICE_X42Y109        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     0.594 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=11, routed)          0.179     0.773    fsm2/out_reg[0]_7
    SLICE_X41Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     0.873 r  fsm2/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.391     1.264    fsm1/out_reg[0]_9
    SLICE_X43Y106        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.381 r  fsm1/done_buf[0]_i_1__5/O
                         net (fo=118, routed)         0.739     2.120    bin_read4_0/mult_pipe5_go
    SLICE_X40Y104        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     2.255 r  bin_read4_0/out_tmp_reg_i_26__5/O
                         net (fo=2, routed)           1.136     3.391    mult_pipe5/out_tmp_reg/A[7]
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe5/out_tmp_reg/CLK
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.294     6.715    mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_tmp0/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.561ns (18.454%)  route 2.479ns (81.546%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm3/clk
    SLICE_X42Y109        FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           0.348     0.480    fsm3/fsm3_out[1]
    SLICE_X42Y109        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     0.594 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=11, routed)          0.179     0.773    fsm2/out_reg[0]_7
    SLICE_X41Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     0.873 r  fsm2/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.391     1.264    fsm1/out_reg[0]_9
    SLICE_X43Y106        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.381 r  fsm1/done_buf[0]_i_1__5/O
                         net (fo=118, routed)         0.739     2.120    bin_read4_0/mult_pipe5_go
    SLICE_X40Y104        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     2.255 r  bin_read4_0/out_tmp_reg_i_26__5/O
                         net (fo=2, routed)           0.822     3.077    mult_pipe5/out_tmp0/B[7]
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp0/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe5/out_tmp0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[7])
                                                     -0.285     6.724    mult_pipe5/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.527ns (18.668%)  route 2.296ns (81.332%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm3/clk
    SLICE_X42Y109        FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           0.348     0.480    fsm3/fsm3_out[1]
    SLICE_X42Y109        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     0.594 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=11, routed)          0.179     0.773    fsm2/out_reg[0]_7
    SLICE_X41Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     0.873 r  fsm2/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.391     1.264    fsm1/out_reg[0]_9
    SLICE_X43Y106        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.381 r  fsm1/done_buf[0]_i_1__5/O
                         net (fo=118, routed)         0.833     2.214    bin_read4_0/mult_pipe5_go
    SLICE_X40Y104        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     2.315 r  bin_read4_0/out_tmp_reg_i_20__5/O
                         net (fo=2, routed)           0.545     2.860    mult_pipe5/out_tmp_reg/A[13]
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe5/out_tmp_reg/CLK
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.310     6.699    mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.600ns (21.614%)  route 2.176ns (78.386%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm3/clk
    SLICE_X42Y109        FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           0.348     0.480    fsm3/fsm3_out[1]
    SLICE_X42Y109        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     0.594 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=11, routed)          0.179     0.773    fsm2/out_reg[0]_7
    SLICE_X41Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     0.873 r  fsm2/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.453     1.326    fsm1/out_reg[0]_9
    SLICE_X43Y104        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     1.443 r  fsm1/done_buf[0]_i_1__4/O
                         net (fo=118, routed)         0.781     2.224    C_i_j_0/mult_pipe3_go
    SLICE_X42Y98         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     2.398 r  C_i_j_0/out_tmp0_i_17__4/O
                         net (fo=1, routed)           0.415     2.813    mult_pipe3/out_tmp0/A[0]
    DSP48E2_X4Y40        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe3/out_tmp0/CLK
    DSP48E2_X4Y40        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[0])
                                                     -0.340     6.669    mult_pipe3/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 fsm0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.624ns (22.222%)  route 2.184ns (77.778%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.036     0.036    fsm0/clk
    SLICE_X44Y115        FDRE                                         r  fsm0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[2]/Q
                         net (fo=18, routed)          0.379     0.511    fsm0/out_reg_n_0_[2]
    SLICE_X45Y113        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     0.575 f  fsm0/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=6, routed)           0.267     0.842    fsm1/out_reg[0]_8
    SLICE_X42Y110        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.990 f  fsm1/out[31]_i_6/O
                         net (fo=5, routed)           0.356     1.346    fsm0/out_reg[0]_14
    SLICE_X44Y115        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     1.464 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.363     1.827    bin_read0_0/DSP_A_B_DATA_INST
    SLICE_X43Y121        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.025 r  bin_read0_0/out_tmp_reg_i_31__1/O
                         net (fo=2, routed)           0.819     2.844    mult_pipe1/out_tmp0/B[2]
    DSP48E2_X4Y45        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X4Y45        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y45        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[2])
                                                     -0.301     6.708    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 fsm0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.546ns (19.676%)  route 2.229ns (80.324%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.036     0.036    fsm0/clk
    SLICE_X44Y115        FDRE                                         r  fsm0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm0/out_reg[2]/Q
                         net (fo=18, routed)          0.379     0.511    fsm0/out_reg_n_0_[2]
    SLICE_X45Y113        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     0.575 f  fsm0/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=6, routed)           0.267     0.842    fsm1/out_reg[0]_8
    SLICE_X42Y110        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.990 f  fsm1/out[31]_i_6/O
                         net (fo=5, routed)           0.356     1.346    fsm0/out_reg[0]_14
    SLICE_X44Y115        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     1.464 f  fsm0/out_tmp_reg_i_34__1/O
                         net (fo=67, routed)          0.382     1.846    bin_read0_0/DSP_A_B_DATA_INST
    SLICE_X42Y121        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     1.966 r  bin_read0_0/out_tmp_reg_i_29__1/O
                         net (fo=2, routed)           0.845     2.811    mult_pipe1/out_tmp_reg/A[4]
    DSP48E2_X4Y44        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X4Y44        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y44        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.306     6.703    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_tmp0/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.551ns (19.820%)  route 2.229ns (80.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm3/clk
    SLICE_X42Y109        FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           0.348     0.480    fsm3/fsm3_out[1]
    SLICE_X42Y109        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     0.594 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=11, routed)          0.179     0.773    fsm2/out_reg[0]_7
    SLICE_X41Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     0.873 r  fsm2/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.391     1.264    fsm1/out_reg[0]_9
    SLICE_X43Y106        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.381 r  fsm1/done_buf[0]_i_1__5/O
                         net (fo=118, routed)         0.833     2.214    bin_read4_0/mult_pipe5_go
    SLICE_X40Y104        LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.125     2.339 r  bin_read4_0/out_tmp_reg_i_27__5/O
                         net (fo=2, routed)           0.478     2.817    mult_pipe5/out_tmp0/B[6]
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp0/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe5/out_tmp0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     6.710    mult_pipe5/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.511ns (18.718%)  route 2.219ns (81.282%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm3/clk
    SLICE_X42Y109        FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           0.348     0.480    fsm3/fsm3_out[1]
    SLICE_X42Y109        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     0.594 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=11, routed)          0.179     0.773    fsm2/out_reg[0]_7
    SLICE_X41Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     0.873 r  fsm2/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.391     1.264    fsm1/out_reg[0]_9
    SLICE_X43Y106        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.381 r  fsm1/done_buf[0]_i_1__5/O
                         net (fo=118, routed)         0.623     2.004    A_int_read2_0/mult_pipe5_go
    SLICE_X40Y102        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.085     2.089 r  A_int_read2_0/out_tmp_reg_i_8__5/O
                         net (fo=1, routed)           0.678     2.767    mult_pipe5/out_tmp_reg/B[8]
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe5/out_tmp_reg/CLK
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.304     6.705    mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/A[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.511ns (18.989%)  route 2.180ns (81.011%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm3/clk
    SLICE_X42Y109        FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           0.348     0.480    fsm3/fsm3_out[1]
    SLICE_X42Y109        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     0.594 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=11, routed)          0.179     0.773    fsm2/out_reg[0]_7
    SLICE_X41Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     0.873 r  fsm2/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.391     1.264    fsm1/out_reg[0]_9
    SLICE_X43Y106        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.381 r  fsm1/done_buf[0]_i_1__5/O
                         net (fo=118, routed)         0.795     2.176    bin_read4_0/mult_pipe5_go
    SLICE_X40Y105        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.085     2.261 r  bin_read4_0/out_tmp_reg_i_32__5/O
                         net (fo=2, routed)           0.467     2.728    mult_pipe5/out_tmp_reg/A[1]
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe5/out_tmp_reg/CLK
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[1])
                                                     -0.307     6.702    mult_pipe5/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.568ns (21.029%)  route 2.133ns (78.971%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm3/clk
    SLICE_X42Y109        FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           0.348     0.480    fsm3/fsm3_out[1]
    SLICE_X42Y109        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     0.594 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=11, routed)          0.179     0.773    fsm2/out_reg[0]_7
    SLICE_X41Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     0.873 r  fsm2/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=32, routed)          0.453     1.326    fsm1/out_reg[0]_9
    SLICE_X43Y104        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     1.443 r  fsm1/done_buf[0]_i_1__4/O
                         net (fo=118, routed)         0.485     1.928    beta_int_read0_0/mult_pipe3_go
    SLICE_X40Y99         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.142     2.070 r  beta_int_read0_0/out_tmp_reg_i_17__4/O
                         net (fo=2, routed)           0.668     2.738    mult_pipe3/out_tmp0/B[16]
    DSP48E2_X4Y40        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe3/out_tmp0/CLK
    DSP48E2_X4Y40        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.718    mult_pipe3/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  3.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.012     0.012    par_done_reg11/clk
    SLICE_X41Y107        FDRE                                         r  par_done_reg11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg11/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm1/par_done_reg11_out
    SLICE_X41Y107        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm1/out[0]_i_1__23/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg11/out_reg[0]_1
    SLICE_X41Y107        FDRE                                         r  par_done_reg11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.018     0.018    par_done_reg11/clk
    SLICE_X41Y107        FDRE                                         r  par_done_reg11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y107        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X47Y111        FDRE                                         r  mult_pipe1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.058     0.111    mult_pipe1/p_1_in[7]
    SLICE_X47Y112        FDRE                                         r  mult_pipe1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.018     0.018    mult_pipe1/clk
    SLICE_X47Y112        FDRE                                         r  mult_pipe1/out_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y112        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.012     0.012    par_done_reg9/clk
    SLICE_X41Y107        FDRE                                         r  par_done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg9/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm1/par_done_reg9_out
    SLICE_X41Y107        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  fsm1/out[0]_i_1__21/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg9/out_reg[0]_0
    SLICE_X41Y107        FDRE                                         r  par_done_reg9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.018     0.018    par_done_reg9/clk
    SLICE_X41Y107        FDRE                                         r  par_done_reg9/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y107        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.037ns (37.374%)  route 0.062ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X45Y105        FDRE                                         r  mult_pipe5/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe5/out_reg[9]/Q
                         net (fo=1, routed)           0.062     0.112    bin_read5_0/Q[9]
    SLICE_X45Y104        FDRE                                         r  bin_read5_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    bin_read5_0/clk
    SLICE_X45Y104        FDRE                                         r  bin_read5_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y104        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read5_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe5/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X45Y103        FDRE                                         r  mult_pipe5/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe5/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.062     0.113    mult_pipe5/p_1_in[3]
    SLICE_X45Y103        FDRE                                         r  mult_pipe5/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    mult_pipe5/clk
    SLICE_X45Y103        FDRE                                         r  mult_pipe5/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y103        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe5/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe2/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X43Y117        FDRE                                         r  mult_pipe2/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe2/done_buf_reg[1]__0
    SLICE_X43Y117        FDRE                                         r  mult_pipe2/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X43Y117        FDRE                                         r  mult_pipe2/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y117        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe2/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe5/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe5/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X42Y104        FDRE                                         r  mult_pipe5/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe5/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.065     0.116    mult_pipe5/done_buf_reg[1]__0
    SLICE_X42Y104        FDRE                                         r  mult_pipe5/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    mult_pipe5/clk
    SLICE_X42Y104        FDRE                                         r  mult_pipe5/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y104        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe5/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X40Y104        FDRE                                         r  mult_pipe4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe4/out_reg[0]/Q
                         net (fo=1, routed)           0.066     0.117    bin_read4_0/Q[0]
    SLICE_X40Y103        FDRE                                         r  bin_read4_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X40Y103        FDRE                                         r  bin_read4_0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y103        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X47Y112        FDRE                                         r  mult_pipe1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe1/out_reg[3]/Q
                         net (fo=1, routed)           0.065     0.116    bin_read1_0/Q[3]
    SLICE_X47Y112        FDRE                                         r  bin_read1_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X47Y112        FDRE                                         r  bin_read1_0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X47Y112        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read1_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe6/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read6_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.012     0.012    mult_pipe6/clk
    SLICE_X38Y111        FDRE                                         r  mult_pipe6/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe6/out_reg[15]/Q
                         net (fo=1, routed)           0.065     0.116    bin_read6_0/Q[15]
    SLICE_X38Y111        FDRE                                         r  bin_read6_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    bin_read6_0/clk
    SLICE_X38Y111        FDRE                                         r  bin_read6_0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y111        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read6_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y51  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y46  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y49  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y41  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y43  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y43  mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y46  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y44  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y47  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y39  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y116  A_int_read0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y116  A_int_read0_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y117  A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y117  A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y117  A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y117  A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y119  A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y112  A_int_read0_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y113  A_int_read0_0/out_reg[16]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y112  A_int_read0_0/out_reg[17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y116  A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y116  A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y116  A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y116  A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y117  A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y117  A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y117  A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y117  A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y117  A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y117  A_int_read0_0/out_reg[12]/C



