INFO-FLOW: Workspace /home/robin/Desktop/ocnn-project/minkowski_net/solution1 opened at Mon Aug 25 03:53:07 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 2.23 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.39 sec.
Execute     create_clock -period 5.0 
INFO: [HLS 200-1510] Running: create_clock -period 5.0 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_dataflow -default_channel fifo -fifo_depth 1024 
INFO: [HLS 200-1510] Running: config_dataflow -default_channel fifo -fifo_depth 1024 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1024.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth 512 
Execute     config_compile -enable_auto_rewind=false 
INFO: [HLS 200-1510] Running: config_compile -enable_auto_rewind=false 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 32.88 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 76.61 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:01:16; Allocated memory: 0.359 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 641.918 MB.
Execute         set_directive_top minkowski_net_14_layer_pipeline -name=minkowski_net_14_layer_pipeline 
INFO: [HLS 200-10] Analyzing design file 'streaming_bitmap_constructor.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling streaming_bitmap_constructor.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang streaming_bitmap_constructor.cpp -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.43 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'z_pair_idx' (streaming_bitmap_constructor.cpp:267:17)
WARNING: [HLS 207-5292] unused parameter 'z_plane_buffer' (streaming_bitmap_constructor.cpp:268:16)
WARNING: [HLS 207-5292] unused parameter 'early_trigger_out' (streaming_bitmap_constructor.cpp:269:38)
WARNING: [HLS 207-5292] unused parameter 'retained_blocks_out' (streaming_bitmap_constructor.cpp:270:37)
WARNING: [HLS 207-5292] unused parameter 'retained_block_count' (streaming_bitmap_constructor.cpp:271:18)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (streaming_bitmap_constructor.cpp:272:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap_pruned' (streaming_bitmap_constructor.cpp:273:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap_pruned' (streaming_bitmap_constructor.cpp:274:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap_pruned' (streaming_bitmap_constructor.cpp:275:19)
WARNING: [HLS 207-5292] unused parameter 'L1_temp' (streaming_bitmap_constructor.cpp:276:17)
WARNING: [HLS 207-5292] unused parameter 'L2_temp' (streaming_bitmap_constructor.cpp:277:17)
WARNING: [HLS 207-5292] unused parameter 'L3_temp' (streaming_bitmap_constructor.cpp:278:17)
WARNING: [HLS 207-5292] unused parameter 'l3_write_pos' (streaming_bitmap_constructor.cpp:279:18)
WARNING: [HLS 207-5292] unused parameter 'l2_write_pos' (streaming_bitmap_constructor.cpp:280:18)
WARNING: [HLS 207-5292] unused parameter 'l1_write_pos' (streaming_bitmap_constructor.cpp:281:18)
WARNING: [HLS 207-5292] unused parameter 'l0_write_pos' (streaming_bitmap_constructor.cpp:282:18)
WARNING: [HLS 207-5292] unused parameter 'feature_data_out' (streaming_bitmap_constructor.cpp:283:29)
WARNING: [HLS 207-5292] unused parameter 'write_addr_out' (streaming_bitmap_constructor.cpp:284:31)
WARNING: [HLS 207-5292] unused parameter 'z_pair_idx' (streaming_bitmap_constructor.cpp:291:17)
WARNING: [HLS 207-5292] unused parameter 'L1_temp' (streaming_bitmap_constructor.cpp:292:17)
WARNING: [HLS 207-5292] unused parameter 'L2_temp' (streaming_bitmap_constructor.cpp:293:17)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap_pruned' (streaming_bitmap_constructor.cpp:294:19)
WARNING: [HLS 207-5292] unused parameter 'l1_write_pos' (streaming_bitmap_constructor.cpp:295:18)
WARNING: [HLS 207-5292] unused parameter 'l3_block_idx' (streaming_bitmap_constructor.cpp:302:17)
WARNING: [HLS 207-5292] unused parameter 'L2_temp' (streaming_bitmap_constructor.cpp:303:17)
WARNING: [HLS 207-5292] unused parameter 'L3_temp' (streaming_bitmap_constructor.cpp:304:17)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap_pruned' (streaming_bitmap_constructor.cpp:305:19)
WARNING: [HLS 207-5292] unused parameter 'l2_write_pos' (streaming_bitmap_constructor.cpp:306:18)
INFO: [HLS 200-10] Analyzing design file 'morton_reorder_buffer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling morton_reorder_buffer.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang morton_reorder_buffer.cpp -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.89 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.84 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.4 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Command         ap_part_info done; 0.11 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (morton_reorder_buffer.cpp:24:23)
INFO: [HLS 200-10] Analyzing design file 'dynamic_access.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dynamic_access.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang dynamic_access.cpp -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.81 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.24 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.37 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (dynamic_access.cpp:171:9)
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling systolic_array.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang systolic_array.cpp -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.7 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.28 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'voxel_idx' (systolic_array.cpp:60:69)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (systolic_array.cpp:285:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap_pruned' (systolic_array.cpp:286:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap_pruned' (systolic_array.cpp:287:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap_pruned' (systolic_array.cpp:288:19)
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (systolic_array.cpp:289:23)
INFO: [HLS 200-10] Analyzing design file 'complete_pipeline.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling complete_pipeline.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang complete_pipeline.cpp -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.88 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.92 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.63 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (complete_pipeline.cpp:778:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 complete_pipeline.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file complete_pipeline.cpp
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'access_pointers' (complete_pipeline.cpp:21:24)
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (complete_pipeline.cpp:843:23)
INFO: [HLS 200-10] Analyzing design file 'minkowski_net.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling minkowski_net.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang minkowski_net.cpp -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/.systemc_flag -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/all.directive.json -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.02 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.36 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp.clang.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'layer_idx' (minkowski_net.cpp:205:9)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (minkowski_net.cpp:325:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap' (minkowski_net.cpp:326:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap' (minkowski_net.cpp:327:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap' (minkowski_net.cpp:328:19)
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (minkowski_net.cpp:329:23)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (minkowski_net.cpp:355:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap' (minkowski_net.cpp:356:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap' (minkowski_net.cpp:357:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap' (minkowski_net.cpp:358:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.57 seconds. CPU system time: 3.73 seconds. Elapsed time: 36.09 seconds; current allocated memory: 650.520 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.g.bc" "/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.g.bc" "/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.g.bc" "/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.g.bc" "/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.g.bc" "/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.g.bc /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/morton_reorder_buffer.g.bc /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dynamic_access.g.bc /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/systolic_array.g.bc /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/complete_pipeline.g.bc /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net.g.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.0.bc > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.27 sec.
Execute         run_link_or_opt -opt -out /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=minkowski_net_14_layer_pipeline -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=minkowski_net_14_layer_pipeline -reflow-float-conversion -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.05 sec.
Execute         run_link_or_opt -out /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=minkowski_net_14_layer_pipeline 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=minkowski_net_14_layer_pipeline -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=minkowski_net_14_layer_pipeline -mllvm -hls-db-dir -mllvm /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-default-fifo-depth=1024 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcu250-figd2104-2L-e 2> /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 19,125 Compile/Link /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,125 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,564 Unroll/Inline (step 1) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,564 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,739 Unroll/Inline (step 2) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,739 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,669 Unroll/Inline (step 3) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,669 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,501 Unroll/Inline (step 4) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,501 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 34,262 Array/Struct (step 1) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 34,262 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 34,150 Array/Struct (step 2) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 34,150 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 34,235 Array/Struct (step 3) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 34,235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 34,833 Array/Struct (step 4) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 34,833 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37,802 Array/Struct (step 5) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37,802 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 37,700 Performance (step 1) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37,700 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36,884 Performance (step 2) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,884 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36,072 Performance (step 3) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,072 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 35,991 Performance (step 4) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 35,991 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 40,607 HW Transforms (step 1) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 40,607 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 41,718 HW Transforms (step 2) /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 41,718 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'extract_morton_address(ap_uint<60>)' into 'calculate_voxel_base_address(ap_uint<60>, ap_uint<32>)' (streaming_bitmap_constructor.cpp:316:23)
INFO: [HLS 214-131] Inlining function 'calculate_voxel_base_address(ap_uint<60>, ap_uint<32>)' into 'process_voxel(VoxelData, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<32>&, ap_uint<512>*, ap_uint<32>&, ap_uint<1>*)' (streaming_bitmap_constructor.cpp:51:37)
INFO: [HLS 214-131] Inlining function 'set_bit(ap_uint<512>*, int, ap_uint<1>)' into 'process_voxel(VoxelData, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<32>&, ap_uint<512>*, ap_uint<32>&, ap_uint<1>*)' (streaming_bitmap_constructor.cpp:38:9)
INFO: [HLS 214-131] Inlining function 'coord_to_idx(int, int, int, int)' into 'process_voxel(VoxelData, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<32>&, ap_uint<512>*, ap_uint<32>&, ap_uint<1>*)' (streaming_bitmap_constructor.cpp:37:34)
INFO: [HLS 214-131] Inlining function 'morton_decode(ap_uint<60>, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&)' into 'process_voxel(VoxelData, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<32>&, ap_uint<512>*, ap_uint<32>&, ap_uint<1>*)' (streaming_bitmap_constructor.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'set_bit(ap_uint<512>*, int, ap_uint<1>)' into 'streaming_bitmap_constructor(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<EarlyTriggerSignal, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>&)' (streaming_bitmap_constructor.cpp:191:13)
INFO: [HLS 214-131] Inlining function 'process_voxel(VoxelData, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<32>&, ap_uint<512>*, ap_uint<32>&, ap_uint<1>*)' into 'streaming_bitmap_constructor(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<EarlyTriggerSignal, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>&)' (streaming_bitmap_constructor.cpp:128:9)
INFO: [HLS 214-131] Inlining function 'initialize_streaming_pointers(StreamingPointers&)' into 'logical_bitmap_reconstruction_with_access_pointers(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, StreamingPointers&)' (minkowski_net.cpp:339:2)
INFO: [HLS 214-131] Inlining function 'part1by2(ap_uint<21>)' into 'morton3D(ap_uint<20>, ap_uint<20>, ap_uint<20>)' (./octree_master.h:172:51)
INFO: [HLS 214-131] Inlining function 'morton3D(ap_uint<20>, ap_uint<20>, ap_uint<20>)' into 'access_pointer_lookup(ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, bool&)' (minkowski_net.cpp:368:28)
INFO: [HLS 214-131] Inlining function 'should_use_cross_row_sorting(int)' into 'layer_convolution_with_persistent_accelerator(int, LayerConfig const&, float (*) [1024][1024], float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*, ap_uint<32>)' (minkowski_net.cpp:302:13)
INFO: [HLS 214-131] Inlining function 'access_pointer_lookup(ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, bool&)' into 'layer_convolution_with_persistent_accelerator(int, LayerConfig const&, float (*) [1024][1024], float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>*, ap_uint<32>*, ap_uint<32>)' (minkowski_net.cpp:264:46)
INFO: [HLS 214-131] Inlining function 'access_pointer_lookup(ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, bool&)' into 'final_layer_output_reconstruction(ap_uint<32>*, ap_uint<32>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, int, ap_uint<32>)' (minkowski_net.cpp:422:48)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (minkowski_net.cpp:53:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (minkowski_net.cpp:54:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_2' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:102:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_429_3' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:429:39)
INFO: [HLS 214-291] Loop 'INIT_OUTPUT_BIAS' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:245:27)
INFO: [HLS 214-291] Loop 'KERNEL_CONV' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:251:22)
INFO: [HLS 214-291] Loop 'READ_NEIGHBOR_FEATURES' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:273:41)
INFO: [HLS 214-291] Loop 'CONV_ACCUMULATE' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:287:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_288_1' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:288:35)
INFO: [HLS 214-291] Loop 'RELU_ACTIVATION' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:296:26)
INFO: [HLS 214-291] Loop 'WRITE_OUTPUT_DIRECT' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:311:34)
INFO: [HLS 214-291] Loop 'WRITE_OUTPUT_CROSS_ROW' is marked as complete unroll implied by the pipeline pragma (minkowski_net.cpp:304:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_4' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:137:20)
INFO: [HLS 214-291] Loop 'L1_BLOCK_PROCESSING' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:143:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_5' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:145:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_6' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:147:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_165_7' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:165:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_181_1' is marked as complete unroll implied by the pipeline pragma (./octree_master.h:181:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_2' (minkowski_net.cpp:102:27) in function 'minkowski_net_14_layer_pipeline' completely with a factor of 3 (minkowski_net.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_429_3' (minkowski_net.cpp:429:39) in function 'final_layer_output_reconstruction' completely with a factor of 20 (minkowski_net.cpp:399:0)
INFO: [HLS 214-186] Unrolling loop 'KERNEL_CONV' (minkowski_net.cpp:251:22) in function 'layer_convolution_with_persistent_accelerator' completely with a factor of 27 (minkowski_net.cpp:221:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KERNEL_CONV' (minkowski_net.cpp:251:22) in function 'layer_convolution_with_persistent_accelerator' has been removed because the loop is unrolled completely (minkowski_net.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_4' (streaming_bitmap_constructor.cpp:137:20) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_7' (streaming_bitmap_constructor.cpp:165:39) in function 'streaming_bitmap_constructor' completely with a factor of 8 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'L1_BLOCK_PROCESSING' (streaming_bitmap_constructor.cpp:143:17) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_5' (streaming_bitmap_constructor.cpp:145:39) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_6' (streaming_bitmap_constructor.cpp:147:43) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_181_1' (./octree_master.h:181:23) in function 'streaming_bitmap_constructor' completely with a factor of 20 (streaming_bitmap_constructor.cpp:74:0)
WARNING: [HLS 214-450] Ignore address on register port 'L0_bitmap_pruned' (./octree_master.h:151:34)
WARNING: [HLS 214-450] Ignore address on register port 'L1_bitmap_pruned' (./octree_master.h:151:34)
WARNING: [HLS 214-450] Ignore address on register port 'L2_bitmap_pruned' (./octree_master.h:151:34)
INFO: [HLS 214-248] Applying array_partition to 'layer_weights': Complete partitioning on dimension 1. (minkowski_net.cpp:34:0)
INFO: [HLS 214-248] Applying array_partition to 'layer_biases': Complete partitioning on dimension 1. (minkowski_net.cpp:34:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_data_stream' with compact=bit mode in 1085-bits (minkowski_net.cpp:66:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'retained_blocks_stream' with compact=bit mode in 100-bits (minkowski_net.cpp:68:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'early_trigger_stream' with compact=bit mode in 125-bits (minkowski_net.cpp:69:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_voxel_stream' with compact=bit mode in 1085-bits (minkowski_net.cpp:34:0)
INFO: [HLS 214-241] Aggregating maxi variable 'pruned_feature_dram_write' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'pruned_feature_dram_read' with compact=none mode in 32-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_105_1> at streaming_bitmap_constructor.cpp:105:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_109_2> at streaming_bitmap_constructor.cpp:109:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_176_8> at streaming_bitmap_constructor.cpp:176:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_189_9> at streaming_bitmap_constructor.cpp:189:27 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'READ_NEIGHBOR_FEATURES'(minkowski_net.cpp:273:41) has been inferred on bundle 'gmem_write'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (minkowski_net.cpp:273:41)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_OUTPUT_CROSS_ROW'(minkowski_net.cpp:304:37) has been inferred on bundle 'gmem_read'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (minkowski_net.cpp:304:37)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'WRITE_OUTPUT_DIRECT'(minkowski_net.cpp:311:34) has been inferred on bundle 'gmem_read'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (minkowski_net.cpp:311:34)
INFO: [HLS 214-115] Multiple burst writes of length 5242880 and bit width 32 in loop 'INIT_FULL_OUTPUT'(minkowski_net.cpp:408:23) has been inferred on bundle 'gmem_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (minkowski_net.cpp:408:23)
INFO: [HLS 214-115] Multiple burst reads of length 20 and bit width 32 has been inferred on bundle 'gmem_read'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (minkowski_net.cpp:433:60)
INFO: [HLS 214-115] Multiple burst writes of length 20 and bit width 32 has been inferred on bundle 'gmem_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (minkowski_net.cpp:435:21)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 32 has been inferred on bundle 'gmem_read'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (minkowski_net.cpp:107:9)
WARNING: [HLS 214-187] Cannot unroll loop 'INIT_OUTPUT_BIAS' (minkowski_net.cpp:245:27) in function 'layer_convolution_with_persistent_accelerator' as it has a variable trip count (minkowski_net.cpp:245:27)
WARNING: [HLS 214-187] Cannot unroll loop 'READ_NEIGHBOR_FEATURES' (minkowski_net.cpp:273:41) in function 'layer_convolution_with_persistent_accelerator' as it has a variable trip count (minkowski_net.cpp:273:41)
WARNING: [HLS 214-187] Cannot unroll loop 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator' as it has a variable trip count (minkowski_net.cpp:287:30)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_288_1' (minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' as it has a variable trip count (minkowski_net.cpp:288:35)
WARNING: [HLS 214-187] Cannot unroll loop 'RELU_ACTIVATION' (minkowski_net.cpp:296:26) in function 'layer_convolution_with_persistent_accelerator' as it has a variable trip count (minkowski_net.cpp:296:26)
WARNING: [HLS 214-187] Cannot unroll loop 'WRITE_OUTPUT_DIRECT' (minkowski_net.cpp:311:34) in function 'layer_convolution_with_persistent_accelerator' as it has a variable trip count (minkowski_net.cpp:311:34)
WARNING: [HLS 214-187] Cannot unroll loop 'WRITE_OUTPUT_CROSS_ROW' (minkowski_net.cpp:304:37) in function 'layer_convolution_with_persistent_accelerator' as it has a variable trip count (minkowski_net.cpp:304:37)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.34 seconds. CPU system time: 0.85 seconds. Elapsed time: 14.94 seconds; current allocated memory: 667.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 667.754 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top minkowski_net_14_layer_pipeline -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.0.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 672.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.1.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.51 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./octree_master.h:151: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 673.953 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.g.1.bc to /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.o.1.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-731] Internal stream variable 'retained_blocks_stream' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'early_trigger_stream' is invalid: it has no data consumer.
Command           transform done; 1.04 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (streaming_bitmap_constructor.cpp:136:9) to (streaming_bitmap_constructor.cpp:134:27) in function 'streaming_bitmap_constructor'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'streaming_bitmap_constructor' (streaming_bitmap_constructor.cpp:23:5)...96 expression(s) balanced.
Command           transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 699.430 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.o.2.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'L2_CONSTRUCTION'(streaming_bitmap_constructor.cpp:132:5) and 'VITIS_LOOP_134_3'(streaming_bitmap_constructor.cpp:134:27) in function 'streaming_bitmap_constructor' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'CONV_ACCUMULATE'(minkowski_net.cpp:287:30) and 'VITIS_LOOP_288_1'(minkowski_net.cpp:288:35) in function 'layer_convolution_with_persistent_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_417_1'(minkowski_net.cpp:417:27) and 'VITIS_LOOP_418_2'(minkowski_net.cpp:418:31) in function 'final_layer_output_reconstruction' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'RECONSTRUCT_FULL_CUBIC'(minkowski_net.cpp:416:29) and 'VITIS_LOOP_417_1'(minkowski_net.cpp:417:27) in function 'final_layer_output_reconstruction' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L2_CONSTRUCTION' (streaming_bitmap_constructor.cpp:132:5) in function 'streaming_bitmap_constructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'CONV_ACCUMULATE' (minkowski_net.cpp:287:30) in function 'layer_convolution_with_persistent_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_417_1' (minkowski_net.cpp:417:27) in function 'final_layer_output_reconstruction'.
INFO: [XFORM 203-541] Flattening a loop nest 'RECONSTRUCT_FULL_CUBIC' (minkowski_net.cpp:416:29) in function 'final_layer_output_reconstruction'.
Execute             auto_get_db
Command           transform done; 1.32 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.o.3.bc -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 761.055 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.97 sec.
Command       elaborate done; 55.01 sec.
Execute       ap_eval exec zip -j /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'minkowski_net_14_layer_pipeline' ...
Execute         ap_set_top_model minkowski_net_14_layer_pipeline 
Execute         get_model_list minkowski_net_14_layer_pipeline -filter all-wo-channel -topdown 
Execute         preproc_iomode -model minkowski_net_14_layer_pipeline 
Execute         preproc_iomode -model final_layer_output_reconstruction 
Execute         preproc_iomode -model layer_convolution_with_persistent_accelerator 
Execute         preproc_iomode -model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
Execute         preproc_iomode -model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
Execute         preproc_iomode -model pipeline_bitmap_stage 
Execute         preproc_iomode -model streaming_bitmap_constructor 
Execute         get_model_list minkowski_net_14_layer_pipeline -filter all-wo-channel 
INFO-FLOW: Model list for configure: streaming_bitmap_constructor pipeline_bitmap_stage layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES layer_convolution_with_persistent_accelerator final_layer_output_reconstruction minkowski_net_14_layer_pipeline
INFO-FLOW: Configuring Module : streaming_bitmap_constructor ...
Execute         set_default_model streaming_bitmap_constructor 
Execute         apply_spec_resource_limit streaming_bitmap_constructor 
INFO-FLOW: Configuring Module : pipeline_bitmap_stage ...
Execute         set_default_model pipeline_bitmap_stage 
Execute         apply_spec_resource_limit pipeline_bitmap_stage 
INFO-FLOW: Configuring Module : layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS ...
Execute         set_default_model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
Execute         apply_spec_resource_limit layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
INFO-FLOW: Configuring Module : layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES ...
Execute         set_default_model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
Execute         apply_spec_resource_limit layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
INFO-FLOW: Configuring Module : layer_convolution_with_persistent_accelerator ...
Execute         set_default_model layer_convolution_with_persistent_accelerator 
Execute         apply_spec_resource_limit layer_convolution_with_persistent_accelerator 
INFO-FLOW: Configuring Module : final_layer_output_reconstruction ...
Execute         set_default_model final_layer_output_reconstruction 
Execute         apply_spec_resource_limit final_layer_output_reconstruction 
INFO-FLOW: Configuring Module : minkowski_net_14_layer_pipeline ...
Execute         set_default_model minkowski_net_14_layer_pipeline 
Execute         apply_spec_resource_limit minkowski_net_14_layer_pipeline 
INFO-FLOW: Model list for preprocess: streaming_bitmap_constructor pipeline_bitmap_stage layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES layer_convolution_with_persistent_accelerator final_layer_output_reconstruction minkowski_net_14_layer_pipeline
INFO-FLOW: Preprocessing Module: streaming_bitmap_constructor ...
Execute         set_default_model streaming_bitmap_constructor 
Execute         cdfg_preprocess -model streaming_bitmap_constructor 
Execute         rtl_gen_preprocess streaming_bitmap_constructor 
INFO-FLOW: Preprocessing Module: pipeline_bitmap_stage ...
Execute         set_default_model pipeline_bitmap_stage 
Execute         cdfg_preprocess -model pipeline_bitmap_stage 
Execute         rtl_gen_preprocess pipeline_bitmap_stage 
INFO-FLOW: Preprocessing Module: layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS ...
Execute         set_default_model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
Execute         cdfg_preprocess -model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
Execute         rtl_gen_preprocess layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
INFO-FLOW: Preprocessing Module: layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES ...
Execute         set_default_model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
Execute         cdfg_preprocess -model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
Execute         rtl_gen_preprocess layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
INFO-FLOW: Preprocessing Module: layer_convolution_with_persistent_accelerator ...
Execute         set_default_model layer_convolution_with_persistent_accelerator 
Execute         cdfg_preprocess -model layer_convolution_with_persistent_accelerator 
Execute         rtl_gen_preprocess layer_convolution_with_persistent_accelerator 
INFO-FLOW: Preprocessing Module: final_layer_output_reconstruction ...
Execute         set_default_model final_layer_output_reconstruction 
Execute         cdfg_preprocess -model final_layer_output_reconstruction 
Execute         rtl_gen_preprocess final_layer_output_reconstruction 
INFO-FLOW: Preprocessing Module: minkowski_net_14_layer_pipeline ...
Execute         set_default_model minkowski_net_14_layer_pipeline 
Execute         cdfg_preprocess -model minkowski_net_14_layer_pipeline 
Execute         rtl_gen_preprocess minkowski_net_14_layer_pipeline 
INFO-FLOW: Model list for synthesis: streaming_bitmap_constructor pipeline_bitmap_stage layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES layer_convolution_with_persistent_accelerator final_layer_output_reconstruction minkowski_net_14_layer_pipeline
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streaming_bitmap_constructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model streaming_bitmap_constructor 
Execute         schedule -model streaming_bitmap_constructor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_2'.
INFO: [SCHED 204-61] Pipelining loop 'VOXEL_PROCESSING'.
INFO: [SCHED 204-61] Pipelining loop 'L2_CONSTRUCTION_VITIS_LOOP_134_3'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L2_CONSTRUCTION_VITIS_LOOP_134_3'): Unable to schedule 'load' operation 1 bit ('l2_has_data', streaming_bitmap_constructor.cpp:155->minkowski_net.cpp:154) on array 'L1_temp' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L2_CONSTRUCTION_VITIS_LOOP_134_3'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:155->minkowski_net.cpp:154) on array 'L1_temp' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L2_CONSTRUCTION_VITIS_LOOP_134_3'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:155->minkowski_net.cpp:154) on array 'L1_temp' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L2_CONSTRUCTION_VITIS_LOOP_134_3'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:155->minkowski_net.cpp:154) on array 'L1_temp' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L2_CONSTRUCTION_VITIS_LOOP_134_3'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:155->minkowski_net.cpp:154) on array 'L1_temp' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor' (loop 'L2_CONSTRUCTION_VITIS_LOOP_134_3'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:155->minkowski_net.cpp:154) on array 'L1_temp' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_8'.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_105_1'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_109_2'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VOXEL_PROCESSING'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'L2_CONSTRUCTION_VITIS_LOOP_134_3'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_8'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.86 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.09 seconds; current allocated memory: 768.699 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.sched.adb -f 
INFO-FLOW: Finish scheduling streaming_bitmap_constructor.
Execute         set_default_model streaming_bitmap_constructor 
Execute         bind -model streaming_bitmap_constructor 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 768.699 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.bind.adb -f 
INFO-FLOW: Finish binding streaming_bitmap_constructor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pipeline_bitmap_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pipeline_bitmap_stage 
Execute         schedule -model pipeline_bitmap_stage 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 768.699 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.sched.adb -f 
INFO-FLOW: Finish scheduling pipeline_bitmap_stage.
Execute         set_default_model pipeline_bitmap_stage 
Execute         bind -model pipeline_bitmap_stage 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 768.699 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.bind.adb -f 
INFO-FLOW: Finish binding pipeline_bitmap_stage.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
Execute         schedule -model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 768.699 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.
Execute         set_default_model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
Execute         bind -model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 768.699 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.bind.adb -f 
INFO-FLOW: Finish binding layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
Execute         schedule -model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 768.699 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.sched.adb -f 
INFO-FLOW: Finish scheduling layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.
Execute         set_default_model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
Execute         bind -model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 768.699 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.bind.adb -f 
INFO-FLOW: Finish binding layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_convolution_with_persistent_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model layer_convolution_with_persistent_accelerator 
Execute         schedule -model layer_convolution_with_persistent_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'PROCESS_PRUNED_VOXELS': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_1', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_2', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_3', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_4', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_5', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_6', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_7', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_8', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_9', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_s', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_10', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_11', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_12', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_13', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_14', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_15', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_16', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_17', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_18', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_19', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_20', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_21', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_22', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_23', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_24', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'.
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'layer_convolution_with_persistent_accelerator' (loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) and 'br' operation 0 bit ('br_ln288', minkowski_net.cpp:288).
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 2) between 'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290) and 'fadd' operation 32 bit ('add_25', minkowski_net.cpp:290).
INFO: [SCHED 204-61] Pipelining loop 'WRITE_OUTPUT_DIRECT'.
INFO: [SCHED 204-61] Pipelining loop 'WRITE_OUTPUT_CROSS_ROW'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'CONV_ACCUMULATE_VITIS_LOOP_288_1'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_OUTPUT_DIRECT'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_OUTPUT_CROSS_ROW'
WARNING: [HLS 200-871] Estimated clock period (6.330 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'layer_convolution_with_persistent_accelerator' consists of the following:
	'fadd' operation 32 bit ('add', minkowski_net.cpp:290) [338]  (2.778 ns)
	multiplexor before 'phi' operation 32 bit ('add26', minkowski_net.cpp:290) with incoming values : ('add', minkowski_net.cpp:290) [303]  (0.387 ns)
	'phi' operation 32 bit ('add26', minkowski_net.cpp:290) with incoming values : ('add', minkowski_net.cpp:290) [303]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('bitcast_ln2901', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290', minkowski_net.cpp:290) ('add', minkowski_net.cpp:290) [325]  (0.387 ns)
	'phi' operation 32 bit ('bitcast_ln2901', minkowski_net.cpp:290) with incoming values : ('bitcast_ln290', minkowski_net.cpp:290) ('add', minkowski_net.cpp:290) [325]  (0.000 ns)
	'fadd' operation 32 bit ('add', minkowski_net.cpp:290) [338]  (2.778 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.56 seconds; current allocated memory: 828.102 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling layer_convolution_with_persistent_accelerator.
Execute         set_default_model layer_convolution_with_persistent_accelerator 
Execute         bind -model layer_convolution_with_persistent_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.9 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 828.102 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding layer_convolution_with_persistent_accelerator.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'final_layer_output_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model final_layer_output_reconstruction 
Execute         schedule -model final_layer_output_reconstruction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_FULL_OUTPUT'.
INFO: [SCHED 204-61] Pipelining loop 'RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2'.
WARNING: [HLS 200-880] The II Violation in module 'final_layer_output_reconstruction' (loop 'RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_read_addr_read_19', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) and bus read operation ('gmem_read_addr_read', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433).
WARNING: [HLS 200-880] The II Violation in module 'final_layer_output_reconstruction' (loop 'RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_read_addr_read_19', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) and bus read operation ('gmem_read_addr_read', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433).
WARNING: [HLS 200-880] The II Violation in module 'final_layer_output_reconstruction' (loop 'RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_read_addr_read_19', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) and bus read operation ('gmem_read_addr_read', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433).
WARNING: [HLS 200-880] The II Violation in module 'final_layer_output_reconstruction' (loop 'RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_read_addr_read_19', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) and bus read operation ('gmem_read_addr_read', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433).
WARNING: [HLS 200-880] The II Violation in module 'final_layer_output_reconstruction' (loop 'RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_read_addr_read_19', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) and bus read operation ('gmem_read_addr_read', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'INIT_FULL_OUTPUT'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 35, loop 'RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 828.102 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.sched.adb -f 
INFO-FLOW: Finish scheduling final_layer_output_reconstruction.
Execute         set_default_model final_layer_output_reconstruction 
Execute         bind -model final_layer_output_reconstruction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 828.102 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.bind.adb -f 
INFO-FLOW: Finish binding final_layer_output_reconstruction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'minkowski_net_14_layer_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model minkowski_net_14_layer_pipeline 
Execute         schedule -model minkowski_net_14_layer_pipeline 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-880] The II Violation in module 'minkowski_net_14_layer_pipeline' (loop 'VITIS_LOOP_96_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_read_addr_write_ln107', minkowski_net.cpp:107) on port 'gmem_read' (minkowski_net.cpp:107) and bus write operation ('gmem_read_addr_write_ln107', minkowski_net.cpp:107) on port 'gmem_read' (minkowski_net.cpp:107).
WARNING: [HLS 200-880] The II Violation in module 'minkowski_net_14_layer_pipeline' (loop 'VITIS_LOOP_96_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_read_addr_write_ln107', minkowski_net.cpp:107) on port 'gmem_read' (minkowski_net.cpp:107) and bus write operation ('gmem_read_addr_write_ln107', minkowski_net.cpp:107) on port 'gmem_read' (minkowski_net.cpp:107).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 828.102 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.verbose.sched.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.sched.adb -f 
INFO-FLOW: Finish scheduling minkowski_net_14_layer_pipeline.
Execute         set_default_model minkowski_net_14_layer_pipeline 
Execute         bind -model minkowski_net_14_layer_pipeline 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 828.102 MB.
Execute         syn_report -verbosereport -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.verbose.bind.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.bind.adb -f 
INFO-FLOW: Finish binding minkowski_net_14_layer_pipeline.
Execute         get_model_list minkowski_net_14_layer_pipeline -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess streaming_bitmap_constructor 
Execute         rtl_gen_preprocess pipeline_bitmap_stage 
Execute         rtl_gen_preprocess layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
Execute         rtl_gen_preprocess layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
Execute         rtl_gen_preprocess layer_convolution_with_persistent_accelerator 
Execute         rtl_gen_preprocess final_layer_output_reconstruction 
Execute         rtl_gen_preprocess minkowski_net_14_layer_pipeline 
INFO-FLOW: Model list for RTL generation: streaming_bitmap_constructor pipeline_bitmap_stage layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES layer_convolution_with_persistent_accelerator final_layer_output_reconstruction minkowski_net_14_layer_pipeline
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streaming_bitmap_constructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model streaming_bitmap_constructor -top_prefix minkowski_net_14_layer_pipeline_ -sub_prefix minkowski_net_14_layer_pipeline_ -mg_file /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'initialized' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'l0_write_pos' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'l1_write_pos' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'l2_write_pos' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'voxel_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'retained_block_count' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_8ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bitset_512ns_512ns_32s_1ns_512_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bitset_512ns_512ns_32s_1s_512_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bitset_8ns_8ns_32ns_1ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'streaming_bitmap_constructor'.
INFO: [RTMG 210-278] Implementing memory 'minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 828.102 MB.
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.rtl_wrap.cfg.tcl 
Execute         gen_rtl streaming_bitmap_constructor -style xilinx -f -lang vhdl -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/vhdl/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor 
Execute         gen_rtl streaming_bitmap_constructor -style xilinx -f -lang vlog -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/verilog/minkowski_net_14_layer_pipeline_streaming_bitmap_constructor 
Execute         syn_report -csynth -model streaming_bitmap_constructor -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/streaming_bitmap_constructor_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model streaming_bitmap_constructor -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/streaming_bitmap_constructor_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model streaming_bitmap_constructor -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model streaming_bitmap_constructor -f -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.adb 
Execute         db_write -model streaming_bitmap_constructor -bindview -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info streaming_bitmap_constructor -p /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pipeline_bitmap_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pipeline_bitmap_stage -top_prefix minkowski_net_14_layer_pipeline_ -sub_prefix minkowski_net_14_layer_pipeline_ -mg_file /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pipeline_bitmap_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 828.102 MB.
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.rtl_wrap.cfg.tcl 
Execute         gen_rtl pipeline_bitmap_stage -style xilinx -f -lang vhdl -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/vhdl/minkowski_net_14_layer_pipeline_pipeline_bitmap_stage 
Execute         gen_rtl pipeline_bitmap_stage -style xilinx -f -lang vlog -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/verilog/minkowski_net_14_layer_pipeline_pipeline_bitmap_stage 
Execute         syn_report -csynth -model pipeline_bitmap_stage -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/pipeline_bitmap_stage_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model pipeline_bitmap_stage -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/pipeline_bitmap_stage_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model pipeline_bitmap_stage -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model pipeline_bitmap_stage -f -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.adb 
Execute         db_write -model pipeline_bitmap_stage -bindview -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pipeline_bitmap_stage -p /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS -top_prefix minkowski_net_14_layer_pipeline_ -sub_prefix minkowski_net_14_layer_pipeline_ -mg_file /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS/layer_biases_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS/layer_biases_12_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 828.102 MB.
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.rtl_wrap.cfg.tcl 
Execute         gen_rtl layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS -style xilinx -f -lang vhdl -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/vhdl/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
Execute         gen_rtl layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS -style xilinx -f -lang vlog -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/verilog/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
Execute         syn_report -csynth -model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS -f -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.adb 
Execute         db_write -model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS -bindview -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS -p /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES -top_prefix minkowski_net_14_layer_pipeline_ -sub_prefix minkowski_net_14_layer_pipeline_ -mg_file /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES/m_axi_gmem_write_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 828.102 MB.
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.rtl_wrap.cfg.tcl 
Execute         gen_rtl layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES -style xilinx -f -lang vhdl -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/vhdl/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
Execute         gen_rtl layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES -style xilinx -f -lang vlog -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/verilog/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
Execute         syn_report -csynth -model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES -f -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.adb 
Execute         db_write -model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES -bindview -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES -p /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_convolution_with_persistent_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model layer_convolution_with_persistent_accelerator -top_prefix minkowski_net_14_layer_pipeline_ -sub_prefix minkowski_net_14_layer_pipeline_ -mg_file /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator/layer_weights_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator/layer_weights_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator/layer_biases_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_convolution_with_persistent_accelerator/layer_biases_12_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_11ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_12s_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13s_13_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_42s_42_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_1ns_32ns_1_5_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_3ns_32ns_12_7_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_13_8_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_58s_32ns_42_62_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_59s_32ns_42_63_seq_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_60s_32ns_42_64_seq_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_convolution_with_persistent_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_output_features_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_neighbor_features_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.81 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 830.059 MB.
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.rtl_wrap.cfg.tcl 
Execute         gen_rtl layer_convolution_with_persistent_accelerator -style xilinx -f -lang vhdl -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/vhdl/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator 
Execute         gen_rtl layer_convolution_with_persistent_accelerator -style xilinx -f -lang vlog -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/verilog/minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator 
Execute         syn_report -csynth -model layer_convolution_with_persistent_accelerator -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/layer_convolution_with_persistent_accelerator_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model layer_convolution_with_persistent_accelerator -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/layer_convolution_with_persistent_accelerator_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model layer_convolution_with_persistent_accelerator -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Command         syn_report done; 0.14 sec.
Execute         db_write -model layer_convolution_with_persistent_accelerator -f -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.adb 
Command         db_write done; 0.2 sec.
Execute         db_write -model layer_convolution_with_persistent_accelerator -bindview -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info layer_convolution_with_persistent_accelerator -p /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'final_layer_output_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model final_layer_output_reconstruction -top_prefix minkowski_net_14_layer_pipeline_ -sub_prefix minkowski_net_14_layer_pipeline_ -mg_file /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'final_layer_output_reconstruction'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.25 seconds; current allocated memory: 867.578 MB.
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.rtl_wrap.cfg.tcl 
Execute         gen_rtl final_layer_output_reconstruction -style xilinx -f -lang vhdl -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/vhdl/minkowski_net_14_layer_pipeline_final_layer_output_reconstruction 
Execute         gen_rtl final_layer_output_reconstruction -style xilinx -f -lang vlog -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/verilog/minkowski_net_14_layer_pipeline_final_layer_output_reconstruction 
Execute         syn_report -csynth -model final_layer_output_reconstruction -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/final_layer_output_reconstruction_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model final_layer_output_reconstruction -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/final_layer_output_reconstruction_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model final_layer_output_reconstruction -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model final_layer_output_reconstruction -f -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.adb 
Execute         db_write -model final_layer_output_reconstruction -bindview -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info final_layer_output_reconstruction -p /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'minkowski_net_14_layer_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model minkowski_net_14_layer_pipeline -top_prefix  -sub_prefix minkowski_net_14_layer_pipeline_ -mg_file /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/gmem_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/gmem_read' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/gmem_write' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/input_voxel_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/final_output_full_cubic' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_10' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_11' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_12' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_weights_13' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_10' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_11' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_12' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/layer_biases_13' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/pruned_feature_dram_read' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/pruned_feature_dram_write' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/L3_bitmap' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/L2_bitmap' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/L1_bitmap' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/L0_bitmap' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/bitmap_info' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minkowski_net_14_layer_pipeline/total_processed_voxels' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'minkowski_net_14_layer_pipeline' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'initial_processed_voxels_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'final_output_full_cubic', 'pruned_feature_dram_read', 'pruned_feature_dram_write', 'bitmap_info', 'total_processed_voxels' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_weights_13_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'minkowski_net_14_layer_pipeline/layer_biases_13_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'minkowski_net_14_layer_pipeline'.
INFO: [RTMG 210-279] Implementing memory 'minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_data_stream_U(minkowski_net_14_layer_pipeline_fifo_w1085_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'write_addr_stream_U(minkowski_net_14_layer_pipeline_fifo_w60_d1024_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.92 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 870.277 MB.
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.rtl_wrap.cfg.tcl 
Execute         gen_rtl minkowski_net_14_layer_pipeline -istop -style xilinx -f -lang vhdl -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/vhdl/minkowski_net_14_layer_pipeline 
Execute         gen_rtl minkowski_net_14_layer_pipeline -istop -style xilinx -f -lang vlog -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/verilog/minkowski_net_14_layer_pipeline 
Execute         syn_report -csynth -model minkowski_net_14_layer_pipeline -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/minkowski_net_14_layer_pipeline_csynth.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -rtlxml -model minkowski_net_14_layer_pipeline -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/minkowski_net_14_layer_pipeline_csynth.xml 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -verbosereport -model minkowski_net_14_layer_pipeline -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.verbose.rpt 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         db_write -model minkowski_net_14_layer_pipeline -f -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.adb 
Execute         db_write -model minkowski_net_14_layer_pipeline -bindview -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info minkowski_net_14_layer_pipeline -p /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline 
Execute         export_constraint_db -f -tool general -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.constraint.tcl 
Execute         syn_report -designview -model minkowski_net_14_layer_pipeline -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.design.xml 
Command         syn_report done; 0.16 sec.
Execute         syn_report -csynthDesign -model minkowski_net_14_layer_pipeline -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth.rpt -MHOut /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu250-figd2104-2L-e 
Execute             ap_family_info -name xcu250-figd2104-2L-e -data names 
Execute             ap_part_info -quiet -name xcu250-figd2104-2L-e -data family 
Execute         syn_report -wcfg -model minkowski_net_14_layer_pipeline -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model minkowski_net_14_layer_pipeline -o /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.protoinst 
Execute         sc_get_clocks minkowski_net_14_layer_pipeline 
Execute         sc_get_portdomain minkowski_net_14_layer_pipeline 
INFO-FLOW: Model list for RTL component generation: streaming_bitmap_constructor pipeline_bitmap_stage layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES layer_convolution_with_persistent_accelerator final_layer_output_reconstruction minkowski_net_14_layer_pipeline
INFO-FLOW: Handling components in module [streaming_bitmap_constructor] ... 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.compgen.tcl 
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1s_512_1_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1s_512_1_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1ns_512_1_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1ns_512_1_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_bitset_8ns_8ns_32ns_1ns_8_1_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_bitset_8ns_8ns_32ns_1ns_8_1_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_bitselect_1ns_8ns_32ns_1_1_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_bitselect_1ns_8ns_32ns_1_1_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W
INFO-FLOW: Handling components in module [pipeline_bitmap_stage] ... 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.compgen.tcl 
INFO-FLOW: Handling components in module [layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS] ... 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.compgen.tcl 
INFO-FLOW: Handling components in module [layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES] ... 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.compgen.tcl 
INFO-FLOW: Handling components in module [layer_convolution_with_persistent_accelerator] ... 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.compgen.tcl 
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_mul_11ns_42s_42_1_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_mul_11ns_42s_42_1_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_urem_60s_32ns_42_64_seq_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_urem_60s_32ns_42_64_seq_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_urem_59s_32ns_42_63_seq_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_urem_59s_32ns_42_63_seq_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_urem_58s_32ns_42_62_seq_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_urem_58s_32ns_42_62_seq_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_urem_4ns_32ns_13_8_seq_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_urem_4ns_32ns_13_8_seq_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_urem_3ns_32ns_12_7_seq_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_urem_3ns_32ns_12_7_seq_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_urem_1ns_32ns_1_5_seq_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_urem_1ns_32ns_1_5_seq_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_mul_11ns_13s_13_1_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_mul_11ns_13s_13_1_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_mul_11ns_12s_12_1_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_mul_11ns_12s_12_1_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_mul_11ns_11ns_22_1_1.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_mul_11ns_11ns_22_1_1
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_output_features_RAM_AUTO_1R1W.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_output_features_RAM_AUTO_1R1W
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_neighbor_features_RAM_AUTO_1R1W.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_neighbor_features_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [final_layer_output_reconstruction] ... 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.compgen.tcl 
INFO-FLOW: Handling components in module [minkowski_net_14_layer_pipeline] ... 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.compgen.tcl 
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_fifo_w1085_d1024_A.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_fifo_w1085_d1024_A
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_fifo_w60_d1024_A.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_fifo_w60_d1024_A
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_gmem_output_m_axi.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_gmem_output_m_axi
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_gmem_read_m_axi.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_gmem_read_m_axi
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_gmem_write_m_axi.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_gmem_write_m_axi
INFO-FLOW: Found component minkowski_net_14_layer_pipeline_control_s_axi.
INFO-FLOW: Append model minkowski_net_14_layer_pipeline_control_s_axi
INFO-FLOW: Append model streaming_bitmap_constructor
INFO-FLOW: Append model pipeline_bitmap_stage
INFO-FLOW: Append model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS
INFO-FLOW: Append model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES
INFO-FLOW: Append model layer_convolution_with_persistent_accelerator
INFO-FLOW: Append model final_layer_output_reconstruction
INFO-FLOW: Append model minkowski_net_14_layer_pipeline
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1s_512_1_1 minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1ns_512_1_1 minkowski_net_14_layer_pipeline_bitset_8ns_8ns_32ns_1ns_8_1_1 minkowski_net_14_layer_pipeline_bitselect_1ns_8ns_32ns_1_1_1 minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1 minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1 minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1 minkowski_net_14_layer_pipeline_mul_11ns_42s_42_1_1 minkowski_net_14_layer_pipeline_urem_60s_32ns_42_64_seq_1 minkowski_net_14_layer_pipeline_urem_59s_32ns_42_63_seq_1 minkowski_net_14_layer_pipeline_urem_58s_32ns_42_62_seq_1 minkowski_net_14_layer_pipeline_urem_4ns_32ns_13_8_seq_1 minkowski_net_14_layer_pipeline_urem_3ns_32ns_12_7_seq_1 minkowski_net_14_layer_pipeline_urem_1ns_32ns_1_5_seq_1 minkowski_net_14_layer_pipeline_mul_11ns_13s_13_1_1 minkowski_net_14_layer_pipeline_mul_11ns_12s_12_1_1 minkowski_net_14_layer_pipeline_mul_11ns_11ns_22_1_1 minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_output_features_RAM_AUTO_1R1W minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_neighbor_features_RAM_AUTO_1R1W minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R minkowski_net_14_layer_pipeline_fifo_w1085_d1024_A minkowski_net_14_layer_pipeline_fifo_w60_d1024_A minkowski_net_14_layer_pipeline_gmem_output_m_axi minkowski_net_14_layer_pipeline_gmem_read_m_axi minkowski_net_14_layer_pipeline_gmem_write_m_axi minkowski_net_14_layer_pipeline_control_s_axi streaming_bitmap_constructor pipeline_bitmap_stage layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES layer_convolution_with_persistent_accelerator final_layer_output_reconstruction minkowski_net_14_layer_pipeline
INFO-FLOW: Generating /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1s_512_1_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1ns_512_1_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_bitset_8ns_8ns_32ns_1ns_8_1_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_bitselect_1ns_8ns_32ns_1_1_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_mul_11ns_42s_42_1_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_urem_60s_32ns_42_64_seq_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_urem_59s_32ns_42_63_seq_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_urem_58s_32ns_42_62_seq_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_urem_4ns_32ns_13_8_seq_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_urem_3ns_32ns_12_7_seq_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_urem_1ns_32ns_1_5_seq_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_mul_11ns_13s_13_1_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_mul_11ns_12s_12_1_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_mul_11ns_11ns_22_1_1
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_output_features_RAM_AUTO_1R1W
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_neighbor_features_RAM_AUTO_1R1W
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_fifo_w1085_d1024_A
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_fifo_w60_d1024_A
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_gmem_output_m_axi
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_gmem_read_m_axi
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_gmem_write_m_axi
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline_control_s_axi
INFO-FLOW: To file: write model streaming_bitmap_constructor
INFO-FLOW: To file: write model pipeline_bitmap_stage
INFO-FLOW: To file: write model layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS
INFO-FLOW: To file: write model layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES
INFO-FLOW: To file: write model layer_convolution_with_persistent_accelerator
INFO-FLOW: To file: write model final_layer_output_reconstruction
INFO-FLOW: To file: write model minkowski_net_14_layer_pipeline
INFO-FLOW: Generating /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/vhdl' dstVlogDir='/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/vlog' tclDir='/home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db' modelList='minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1s_512_1_1
minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1ns_512_1_1
minkowski_net_14_layer_pipeline_bitset_8ns_8ns_32ns_1ns_8_1_1
minkowski_net_14_layer_pipeline_bitselect_1ns_8ns_32ns_1_1_1
minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W
minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W
minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1
minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1
minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1
minkowski_net_14_layer_pipeline_mul_11ns_42s_42_1_1
minkowski_net_14_layer_pipeline_urem_60s_32ns_42_64_seq_1
minkowski_net_14_layer_pipeline_urem_59s_32ns_42_63_seq_1
minkowski_net_14_layer_pipeline_urem_58s_32ns_42_62_seq_1
minkowski_net_14_layer_pipeline_urem_4ns_32ns_13_8_seq_1
minkowski_net_14_layer_pipeline_urem_3ns_32ns_12_7_seq_1
minkowski_net_14_layer_pipeline_urem_1ns_32ns_1_5_seq_1
minkowski_net_14_layer_pipeline_mul_11ns_13s_13_1_1
minkowski_net_14_layer_pipeline_mul_11ns_12s_12_1_1
minkowski_net_14_layer_pipeline_mul_11ns_11ns_22_1_1
minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_output_features_RAM_AUTO_1R1W
minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_neighbor_features_RAM_AUTO_1R1W
minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R
minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R
minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R
minkowski_net_14_layer_pipeline_fifo_w1085_d1024_A
minkowski_net_14_layer_pipeline_fifo_w60_d1024_A
minkowski_net_14_layer_pipeline_gmem_output_m_axi
minkowski_net_14_layer_pipeline_gmem_read_m_axi
minkowski_net_14_layer_pipeline_gmem_write_m_axi
minkowski_net_14_layer_pipeline_control_s_axi
streaming_bitmap_constructor
pipeline_bitmap_stage
layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS
layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES
layer_convolution_with_persistent_accelerator
final_layer_output_reconstruction
minkowski_net_14_layer_pipeline
' expOnly='0'
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.compgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.compgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.compgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.compgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.compgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.compgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 874.172 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='minkowski_net_14_layer_pipeline_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name pipeline_bitmap_stage
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/robin/Desktop/ocnn-project/minkowski_net/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1s_512_1_1
minkowski_net_14_layer_pipeline_bitset_512ns_512ns_32s_1ns_512_1_1
minkowski_net_14_layer_pipeline_bitset_8ns_8ns_32ns_1ns_8_1_1
minkowski_net_14_layer_pipeline_bitselect_1ns_8ns_32ns_1_1_1
minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W
minkowski_net_14_layer_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W
minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1
minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1
minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1
minkowski_net_14_layer_pipeline_mul_11ns_42s_42_1_1
minkowski_net_14_layer_pipeline_urem_60s_32ns_42_64_seq_1
minkowski_net_14_layer_pipeline_urem_59s_32ns_42_63_seq_1
minkowski_net_14_layer_pipeline_urem_58s_32ns_42_62_seq_1
minkowski_net_14_layer_pipeline_urem_4ns_32ns_13_8_seq_1
minkowski_net_14_layer_pipeline_urem_3ns_32ns_12_7_seq_1
minkowski_net_14_layer_pipeline_urem_1ns_32ns_1_5_seq_1
minkowski_net_14_layer_pipeline_mul_11ns_13s_13_1_1
minkowski_net_14_layer_pipeline_mul_11ns_12s_12_1_1
minkowski_net_14_layer_pipeline_mul_11ns_11ns_22_1_1
minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_output_features_RAM_AUTO_1R1W
minkowski_net_14_layer_pipeline_layer_convolution_with_persistent_accelerator_neighbor_features_RAM_AUTO_1R1W
minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_input_channels_ROM_AUTO_1R
minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_channels_ROM_AUTO_1R
minkowski_net_14_layer_pipeline_MINKOWSKI_LAYERS_output_spatial_dim_ROM_AUTO_1R
minkowski_net_14_layer_pipeline_fifo_w1085_d1024_A
minkowski_net_14_layer_pipeline_fifo_w60_d1024_A
minkowski_net_14_layer_pipeline_gmem_output_m_axi
minkowski_net_14_layer_pipeline_gmem_read_m_axi
minkowski_net_14_layer_pipeline_gmem_write_m_axi
minkowski_net_14_layer_pipeline_control_s_axi
streaming_bitmap_constructor
pipeline_bitmap_stage
layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS
layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES
layer_convolution_with_persistent_accelerator
final_layer_output_reconstruction
minkowski_net_14_layer_pipeline
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.tbgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.compgen.dataonly.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.compgen.dataonly.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.rtl_wrap.cfg.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.compgen.dataonly.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/streaming_bitmap_constructor.tbgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/pipeline_bitmap_stage.tbgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS.tbgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES.tbgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/layer_convolution_with_persistent_accelerator.tbgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/final_layer_output_reconstruction.tbgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.tbgen.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/minkowski_net_14_layer_pipeline.constraint.tcl 
Execute         sc_get_clocks minkowski_net_14_layer_pipeline 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/impl/misc/minkowski_net_14_layer_pipeline_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/impl/misc/minkowski_net_14_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/robin/Desktop/ocnn-project/minkowski_net/solution1/impl/misc/minkowski_net_14_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_output_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_output DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_read_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_read DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_write_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem_write DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST minkowski_net_14_layer_pipeline MODULE2INSTS {minkowski_net_14_layer_pipeline minkowski_net_14_layer_pipeline pipeline_bitmap_stage grp_pipeline_bitmap_stage_fu_462 streaming_bitmap_constructor grp_streaming_bitmap_constructor_fu_74 layer_convolution_with_persistent_accelerator grp_layer_convolution_with_persistent_accelerator_fu_496 layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS grp_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_fu_3295 layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES grp_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_fu_3303 final_layer_output_reconstruction grp_final_layer_output_reconstruction_fu_543} INST2MODULE {minkowski_net_14_layer_pipeline minkowski_net_14_layer_pipeline grp_pipeline_bitmap_stage_fu_462 pipeline_bitmap_stage grp_streaming_bitmap_constructor_fu_74 streaming_bitmap_constructor grp_layer_convolution_with_persistent_accelerator_fu_496 layer_convolution_with_persistent_accelerator grp_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_fu_3295 layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS grp_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_fu_3303 layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES grp_final_layer_output_reconstruction_fu_543 final_layer_output_reconstruction} INSTDATA {minkowski_net_14_layer_pipeline {DEPTH 1 CHILDREN {grp_pipeline_bitmap_stage_fu_462 grp_layer_convolution_with_persistent_accelerator_fu_496 grp_final_layer_output_reconstruction_fu_543}} grp_pipeline_bitmap_stage_fu_462 {DEPTH 2 CHILDREN grp_streaming_bitmap_constructor_fu_74} grp_streaming_bitmap_constructor_fu_74 {DEPTH 3 CHILDREN {}} grp_layer_convolution_with_persistent_accelerator_fu_496 {DEPTH 2 CHILDREN {grp_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_fu_3295 grp_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_fu_3303}} grp_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_fu_3295 {DEPTH 3 CHILDREN {}} grp_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_fu_3303 {DEPTH 3 CHILDREN {}} grp_final_layer_output_reconstruction_fu_543 {DEPTH 2 CHILDREN {}}} MODULEDATA {streaming_bitmap_constructor {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_763_p2 SOURCE streaming_bitmap_constructor.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_769_p2 SOURCE streaming_bitmap_constructor.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln109_fu_793_p2 SOURCE streaming_bitmap_constructor.cpp:109 VARIABLE icmp_ln109 LOOP VITIS_LOOP_109_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_799_p2 SOURCE streaming_bitmap_constructor.cpp:109 VARIABLE add_ln109 LOOP VITIS_LOOP_109_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_860_p2 SOURCE streaming_bitmap_constructor.cpp:124 VARIABLE add_ln124 LOOP VOXEL_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_872_p2 SOURCE streaming_bitmap_constructor.cpp:125 VARIABLE add_ln125 LOOP VOXEL_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_30_fu_1077_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_30 LOOP VOXEL_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_31_fu_1087_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_31 LOOP VOXEL_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_fu_1093_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset LOOP VOXEL_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1s_512_1_1_U1 SOURCE ./octree_master.h:151 VARIABLE tmp_57 LOOP VOXEL_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1115_p2 SOURCE streaming_bitmap_constructor.cpp:39 VARIABLE add_ln39 LOOP VOXEL_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1199_p2 SOURCE streaming_bitmap_constructor.cpp:58 VARIABLE add_ln58 LOOP VOXEL_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln132_fu_1253_p2 SOURCE streaming_bitmap_constructor.cpp:132 VARIABLE icmp_ln132 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_1_fu_1259_p2 SOURCE streaming_bitmap_constructor.cpp:132 VARIABLE add_ln132_1 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_1275_p2 SOURCE streaming_bitmap_constructor.cpp:132 VARIABLE add_ln132 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_fu_1281_p2 SOURCE streaming_bitmap_constructor.cpp:134 VARIABLE icmp_ln134 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln132_fu_1287_p2 SOURCE streaming_bitmap_constructor.cpp:132 VARIABLE xor_ln132 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln132_fu_1293_p2 SOURCE streaming_bitmap_constructor.cpp:132 VARIABLE and_ln132 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln132_fu_1299_p3 SOURCE streaming_bitmap_constructor.cpp:132 VARIABLE select_ln132 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_fu_1469_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_1_fu_1473_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_1 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_2_fu_1477_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_2 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_3_fu_1483_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_3 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_4_fu_1487_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_4 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_5_fu_1492_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_5 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME l2_has_data_1_fu_1498_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE l2_has_data_1 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_fu_1584_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_1_fu_1594_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_1 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_1_fu_1600_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_1 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U2 SOURCE ./octree_master.h:151 VARIABLE tmp_11 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_1638_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln150_fu_1659_p2 SOURCE ./octree_master.h:150 VARIABLE xor_ln150 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_2_fu_1668_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_2 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_2_fu_1674_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_2 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U3 SOURCE ./octree_master.h:151 VARIABLE tmp_13 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_1695_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_1 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_3_fu_1716_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_3 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_4_fu_1725_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_4 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_3_fu_1731_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_3 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U4 SOURCE ./octree_master.h:151 VARIABLE tmp_15 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_2_fu_1752_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_2 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_5_fu_1773_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_5 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_6_fu_1782_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_6 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_4_fu_1788_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_4 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U5 SOURCE ./octree_master.h:151 VARIABLE tmp_17 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_3_fu_1809_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_3 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_7_fu_1830_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_7 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_8_fu_1839_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_8 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_5_fu_1845_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_5 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U6 SOURCE ./octree_master.h:151 VARIABLE tmp_19 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_4_fu_1853_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_4 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_9_fu_1874_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_9 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_10_fu_1883_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_10 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_6_fu_1889_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_6 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U7 SOURCE ./octree_master.h:151 VARIABLE tmp_21 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_5_fu_1940_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_5 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_11_fu_1897_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_11 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_12_fu_1964_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_12 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_7_fu_1970_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_7 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U8 SOURCE ./octree_master.h:151 VARIABLE tmp_23 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_6_fu_1991_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_6 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_13_fu_2012_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_13 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_14_fu_2021_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_14 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_8_fu_2027_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_8 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U9 SOURCE ./octree_master.h:151 VARIABLE tmp_25 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_2048_p2 SOURCE streaming_bitmap_constructor.cpp:169 VARIABLE add_ln169 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME l1_write_pos_flag_3_fu_2442_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE l1_write_pos_flag_3 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME l1_write_pos_new_3_fu_2447_p3 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE l1_write_pos_new_3 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_idx_assign_9_fu_2053_p3 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE bit_idx_assign_9 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME L1_bitmap_2_fu_2059_p3 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE L1_bitmap_2 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_7_fu_2187_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_7 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_8_fu_2192_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_8 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_9_fu_2196_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_9 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_10_fu_2453_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_10 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_11_fu_2457_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_11 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_12_fu_2462_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE or_ln156_12 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME l2_has_data_2_fu_2468_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE l2_has_data_2 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_15_fu_2096_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_15 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_16_fu_2106_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_16 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_9_fu_2112_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_9 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U10 SOURCE ./octree_master.h:151 VARIABLE tmp_29 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_7_fu_2120_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_7 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln150_1_fu_2142_p2 SOURCE ./octree_master.h:150 VARIABLE xor_ln150_1 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_17_fu_2152_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_17 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_10_fu_2158_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_10 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U11 SOURCE ./octree_master.h:151 VARIABLE tmp_31 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_8_fu_2225_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_8 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_18_fu_2166_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_18 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_19_fu_2249_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_19 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_11_fu_2255_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_11 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U12 SOURCE ./octree_master.h:151 VARIABLE tmp_33 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_9_fu_2276_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_9 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_20_fu_2297_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_20 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_21_fu_2306_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_21 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_12_fu_2312_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_12 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U13 SOURCE ./octree_master.h:151 VARIABLE tmp_35 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_10_fu_2333_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_10 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_22_fu_2354_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_22 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_23_fu_2363_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_23 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_13_fu_2369_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_13 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U14 SOURCE ./octree_master.h:151 VARIABLE tmp_37 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_11_fu_2390_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_11 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_24_fu_2411_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_24 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_25_fu_2420_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_25 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_14_fu_2426_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_14 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U15 SOURCE ./octree_master.h:151 VARIABLE tmp_39 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_12_fu_2498_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_12 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_26_fu_2434_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_26 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_27_fu_2522_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_27 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_15_fu_2528_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_15 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U16 SOURCE ./octree_master.h:151 VARIABLE tmp_41 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_13_fu_2549_p2 SOURCE streaming_bitmap_constructor.cpp:167 VARIABLE add_ln167_13 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_28_fu_2570_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_28 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_29_fu_2579_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_29 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_16_fu_2585_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_16 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U17 SOURCE ./octree_master.h:151 VARIABLE tmp_43 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1_fu_2607_p2 SOURCE streaming_bitmap_constructor.cpp:169 VARIABLE add_ln169_1 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME l1_write_pos_flag_4_fu_2612_p2 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE l1_write_pos_flag_4 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME l1_write_pos_new_4_fu_2618_p3 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE l1_write_pos_new_4 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME l1_write_pos_loc_4_fu_2626_p3 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE l1_write_pos_loc_4 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME L1_bitmap_3_fu_2633_p3 SOURCE streaming_bitmap_constructor.cpp:156 VARIABLE L1_bitmap_3 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln134_fu_1328_p3 SOURCE streaming_bitmap_constructor.cpp:134 VARIABLE select_ln134 LOOP L2_CONSTRUCTION_VITIS_LOOP_134_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln176_fu_2677_p2 SOURCE streaming_bitmap_constructor.cpp:176 VARIABLE icmp_ln176 LOOP VITIS_LOOP_176_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_2683_p2 SOURCE streaming_bitmap_constructor.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_176_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_8ns_8ns_32ns_1ns_8_1_1_U18 SOURCE streaming_bitmap_constructor.cpp:180 VARIABLE l2_group_1 LOOP VITIS_LOOP_176_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME l3_has_data_1_fu_2719_p2 SOURCE streaming_bitmap_constructor.cpp:181 VARIABLE l3_has_data_1 LOOP VITIS_LOOP_176_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln189_fu_2751_p2 SOURCE streaming_bitmap_constructor.cpp:189 VARIABLE icmp_ln189 LOOP VITIS_LOOP_189_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_2757_p2 SOURCE streaming_bitmap_constructor.cpp:189 VARIABLE i_9 LOOP VITIS_LOOP_189_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_2770_p2 SOURCE streaming_bitmap_constructor.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_189_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_8ns_32ns_1_1_1_U19 SOURCE streaming_bitmap_constructor.cpp:191 VARIABLE value_17 LOOP VITIS_LOOP_189_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_32_fu_2800_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_32 LOOP VITIS_LOOP_189_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln150_33_fu_2810_p2 SOURCE ./octree_master.h:150 VARIABLE sub_ln150_33 LOOP VITIS_LOOP_189_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bit_offset_17_fu_2816_p3 SOURCE ./octree_master.h:150 VARIABLE bit_offset_17 LOOP VITIS_LOOP_189_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitset PRAGMA {} RTLNAME bitset_512ns_512ns_32s_1ns_512_1_1_U20 SOURCE ./octree_master.h:151 VARIABLE tmp_64 LOOP VITIS_LOOP_189_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_2853_p2 SOURCE streaming_bitmap_constructor.cpp:193 VARIABLE add_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_1_fu_2871_p2 SOURCE streaming_bitmap_constructor.cpp:199 VARIABLE add_ln199_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME L1_temp_U SOURCE {} VARIABLE L1_temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME L2_temp_U SOURCE {} VARIABLE L2_temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 2 URAM 0}} layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln245_fu_81_p2 SOURCE minkowski_net.cpp:245 VARIABLE icmp_ln245 LOOP INIT_OUTPUT_BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_86_p2 SOURCE minkowski_net.cpp:245 VARIABLE add_ln245 LOOP INIT_OUTPUT_BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_fu_98_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_103_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} layer_convolution_with_persistent_accelerator {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_features_U SOURCE {} VARIABLE output_features LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1024 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME neighbor_features_U SOURCE minkowski_net.cpp:270 VARIABLE neighbor_features LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp_i_fu_3718_p2 SOURCE {} VARIABLE cmp_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 63 OPTYPE urem PRAGMA {} RTLNAME urem_60s_32ns_42_64_seq_1_U72 SOURCE {} VARIABLE neighbor_dram_addr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 62 OPTYPE urem PRAGMA {} RTLNAME urem_59s_32ns_42_63_seq_1_U81 SOURCE {} VARIABLE neighbor_dram_addr_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 62 OPTYPE urem PRAGMA {} RTLNAME urem_59s_32ns_42_63_seq_1_U82 SOURCE {} VARIABLE neighbor_dram_addr_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 63 OPTYPE urem PRAGMA {} RTLNAME urem_60s_32ns_42_64_seq_1_U73 SOURCE {} VARIABLE neighbor_dram_addr_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 61 OPTYPE urem PRAGMA {} RTLNAME urem_58s_32ns_42_62_seq_1_U87 SOURCE {} VARIABLE neighbor_dram_addr_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 61 OPTYPE urem PRAGMA {} RTLNAME urem_58s_32ns_42_62_seq_1_U88 SOURCE {} VARIABLE neighbor_dram_addr_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 63 OPTYPE urem PRAGMA {} RTLNAME urem_60s_32ns_42_64_seq_1_U74 SOURCE {} VARIABLE neighbor_dram_addr_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 61 OPTYPE urem PRAGMA {} RTLNAME urem_58s_32ns_42_62_seq_1_U89 SOURCE {} VARIABLE neighbor_dram_addr_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 61 OPTYPE urem PRAGMA {} RTLNAME urem_58s_32ns_42_62_seq_1_U90 SOURCE {} VARIABLE neighbor_dram_addr_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 63 OPTYPE urem PRAGMA {} RTLNAME urem_60s_32ns_42_64_seq_1_U75 SOURCE {} VARIABLE neighbor_dram_addr_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 62 OPTYPE urem PRAGMA {} RTLNAME urem_59s_32ns_42_63_seq_1_U83 SOURCE {} VARIABLE neighbor_dram_addr_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 62 OPTYPE urem PRAGMA {} RTLNAME urem_59s_32ns_42_63_seq_1_U84 SOURCE {} VARIABLE neighbor_dram_addr_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 63 OPTYPE urem PRAGMA {} RTLNAME urem_60s_32ns_42_64_seq_1_U76 SOURCE {} VARIABLE neighbor_dram_addr_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_32ns_13_8_seq_1_U91 SOURCE {} VARIABLE neighbor_dram_addr_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 63 OPTYPE urem PRAGMA {} RTLNAME urem_60s_32ns_42_64_seq_1_U77 SOURCE {} VARIABLE neighbor_dram_addr_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 6 OPTYPE urem PRAGMA {} RTLNAME urem_3ns_32ns_12_7_seq_1_U92 SOURCE {} VARIABLE neighbor_dram_addr_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_32ns_13_8_seq_1_U93 SOURCE {} VARIABLE neighbor_dram_addr_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 63 OPTYPE urem PRAGMA {} RTLNAME urem_60s_32ns_42_64_seq_1_U78 SOURCE {} VARIABLE neighbor_dram_addr_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 62 OPTYPE urem PRAGMA {} RTLNAME urem_59s_32ns_42_63_seq_1_U85 SOURCE {} VARIABLE neighbor_dram_addr_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 62 OPTYPE urem PRAGMA {} RTLNAME urem_59s_32ns_42_63_seq_1_U86 SOURCE {} VARIABLE neighbor_dram_addr_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 63 OPTYPE urem PRAGMA {} RTLNAME urem_60s_32ns_42_64_seq_1_U79 SOURCE {} VARIABLE neighbor_dram_addr_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 4 OPTYPE urem PRAGMA {} RTLNAME urem_1ns_32ns_1_5_seq_1_U94 SOURCE {} VARIABLE neighbor_dram_addr_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_32ns_13_8_seq_1_U95 SOURCE {} VARIABLE neighbor_dram_addr_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 63 OPTYPE urem PRAGMA {} RTLNAME urem_60s_32ns_42_64_seq_1_U80 SOURCE {} VARIABLE neighbor_dram_addr_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 6 OPTYPE urem PRAGMA {} RTLNAME urem_3ns_32ns_12_7_seq_1_U96 SOURCE {} VARIABLE neighbor_dram_addr_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_32ns_13_8_seq_1_U97 SOURCE {} VARIABLE neighbor_dram_addr_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U53 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_3745_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U54 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_1_fu_3762_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U55 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_2_fu_3779_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U56 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_3_fu_3796_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U57 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_4_fu_3813_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U58 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_5_fu_3830_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U59 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_6_fu_3847_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U60 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_7_fu_3864_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U61 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_8_fu_3881_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U62 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_9_fu_3898_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U63 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_10_fu_3915_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U64 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_11_fu_3932_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U65 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_12_fu_3949_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13s_13_1_1_U98 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_13_fu_3979_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U66 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_14_fu_3996_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_12s_12_1_1_U99 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_15_fu_4026_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13s_13_1_1_U100 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_16_fu_4053_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U67 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_17_fu_4070_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U68 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_18_fu_4087_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U69 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_19_fu_4104_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U70 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_20_fu_4121_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_fu_4127_p3 SOURCE minkowski_net.cpp:229 VARIABLE select_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln229_fu_4135_p2 SOURCE minkowski_net.cpp:229 VARIABLE and_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_21_fu_4152_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13s_13_1_1_U101 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_22_fu_4179_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_42s_42_1_1_U71 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_23_fu_4196_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_12s_12_1_1_U102 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_24_fu_4223_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13s_13_1_1_U103 SOURCE minkowski_net.cpp:229 VARIABLE mul_ln229_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_25_fu_4250_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_11ns_22_1_1_U104 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_28_fu_4815_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_28 LOOP PROCESS_PRUNED_VOXELS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln229_fu_4820_p2 SOURCE minkowski_net.cpp:229 VARIABLE icmp_ln229 LOOP PROCESS_PRUNED_VOXELS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_27_fu_4825_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_27 LOOP PROCESS_PRUNED_VOXELS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_26_fu_4843_p2 SOURCE minkowski_net.cpp:229 VARIABLE add_ln229_26 LOOP PROCESS_PRUNED_VOXELS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_fu_4852_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_27_fu_4857_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_27 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_4863_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_fu_4869_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_fu_4874_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_1_fu_4882_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_1 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_4927_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_0 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_4911_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_fu_4932_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_1_fu_4937_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_1 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_fu_4954_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_4959_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_1_fu_4978_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_1 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_28_fu_4983_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_28 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_1_fu_4989_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_1 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_2_fu_4995_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_2 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_2_fu_5000_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_2 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_3_fu_5008_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_3 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_5059_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_1 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_1 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_1 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_1_fu_5064_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_1 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_3_fu_5069_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_3 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_1_fu_5086_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_1 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_1_fu_5091_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_1 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_2_fu_5110_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_2 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_29_fu_5115_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_29 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_2_fu_5121_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_2 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_4_fu_5127_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_4 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_4_fu_5132_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_4 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_5_fu_5140_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_5 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_2_fu_5187_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_2 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_3_fu_5171_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_3 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_2 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_2 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_2_fu_5192_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_2 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_5_fu_5197_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_5 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_2_fu_5214_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_2 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_2_fu_5219_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_2 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_3_fu_5238_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_3 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_30_fu_5243_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_30 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_3_fu_5249_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_3 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_6_fu_5255_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_6 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_6_fu_5260_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_6 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_7_fu_5268_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_7 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_3_fu_5319_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_3 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_3 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_3 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_3_fu_5324_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_3 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_7_fu_5329_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_7 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_3_fu_5346_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_3 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_3_fu_5351_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_3 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_4_fu_5370_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_4 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_31_fu_5375_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_31 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_4_fu_5381_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_4 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_8_fu_5387_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_8 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_8_fu_5392_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_8 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_9_fu_5400_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_9 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_4_fu_5451_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_4 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_6_fu_5435_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_6 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_4 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_4 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_4_fu_5456_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_4 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_9_fu_5461_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_9 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_4_fu_5478_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_4 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_4_fu_5483_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_4 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_5_fu_5502_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_5 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_32_fu_5507_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_32 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_5_fu_5513_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_5 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_10_fu_5519_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_10 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_10_fu_5524_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_10 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_11_fu_5532_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_11 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_5_fu_5583_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_5 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_5 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_5 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_5_fu_5588_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_5 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_11_fu_5593_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_11 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_5_fu_5610_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_5 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_5_fu_5615_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_5 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_6_fu_5634_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_6 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_33_fu_5639_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_33 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_6_fu_5645_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_6 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_12_fu_5651_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_12 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_12_fu_5656_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_12 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_13_fu_5664_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_13 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_6_fu_5715_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_6 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_9_fu_5699_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_9 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_6 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_6 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_6_fu_5720_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_6 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_13_fu_5725_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_13 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_6_fu_5742_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_6 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_6_fu_5747_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_6 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_7_fu_5766_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_7 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_34_fu_5771_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_34 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_7_fu_5777_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_7 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_14_fu_5783_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_14 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_14_fu_5788_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_14 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_15_fu_5796_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_15 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_7_fu_5847_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_7 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_7 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_7 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_7_fu_5852_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_7 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_15_fu_5857_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_15 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_7_fu_5874_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_7 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_7_fu_5879_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_7 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_8_fu_5898_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_8 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_35_fu_5903_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_35 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_8_fu_5909_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_8 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_16_fu_5915_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_16 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_16_fu_5920_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_16 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_17_fu_5928_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_17 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_8_fu_5979_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_8 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_12_fu_5963_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_12 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_8 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_8 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_8_fu_5984_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_8 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_17_fu_5989_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_17 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_8_fu_6006_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_8 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_8_fu_6011_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_8 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_9_fu_6030_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_9 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_36_fu_6035_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_36 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_9_fu_6041_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_9 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_18_fu_6047_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_18 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_18_fu_6052_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_18 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_19_fu_6060_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_19 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_9_fu_6111_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_9 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_9 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_9 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_9_fu_6116_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_9 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_19_fu_6121_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_19 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_9_fu_6138_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_9 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_9_fu_6143_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_9 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_10_fu_6162_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_10 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_37_fu_6167_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_37 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_10_fu_6173_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_10 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_20_fu_6179_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_20 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_20_fu_6184_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_20 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_21_fu_6192_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_21 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_10_fu_6239_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_10 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_15_fu_6223_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_15 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_s LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_s LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_10_fu_6244_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_10 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_21_fu_6249_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_21 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_10_fu_6266_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_10 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_10_fu_6271_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_10 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_11_fu_6290_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_11 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_38_fu_6295_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_38 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_11_fu_6301_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_11 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_22_fu_6307_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_22 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_22_fu_6312_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_22 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_23_fu_6320_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_23 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_11_fu_6371_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_11 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_10 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_10 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_11_fu_6376_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_11 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_23_fu_6381_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_23 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_11_fu_6398_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_11 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_11_fu_6403_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_11 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_12_fu_6422_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_12 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_39_fu_6427_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_39 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_12_fu_6433_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_12 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_24_fu_6439_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_24 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_24_fu_6444_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_24 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_25_fu_6452_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_25 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_12_fu_6507_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_12 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_18_fu_6491_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_18 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_11 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_11 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_12_fu_6512_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_12 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_25_fu_6517_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_25 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_12_fu_6534_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_12 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_12_fu_6539_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_12 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_13_fu_6558_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_13 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_40_fu_6563_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_40 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_13_fu_6569_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_13 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_26_fu_6575_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_26 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_26_fu_6580_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_26 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_27_fu_6588_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_27 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_13_fu_6643_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_13 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_12 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_12 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_13_fu_6648_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_13 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_27_fu_6653_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_27 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_13_fu_6670_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_13 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_13_fu_6675_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_13 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_14_fu_6694_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_14 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_41_fu_6699_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_41 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_14_fu_6705_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_14 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_28_fu_6711_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_28 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_28_fu_6716_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_28 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_29_fu_6724_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_29 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_14_fu_6775_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_14 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_21_fu_6759_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_21 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_13 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_13 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_14_fu_6780_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_14 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_29_fu_6785_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_29 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_14_fu_6802_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_14 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_14_fu_6807_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_14 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_15_fu_6826_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_15 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_42_fu_6831_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_42 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_15_fu_6837_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_15 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_30_fu_6843_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_30 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_30_fu_6848_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_30 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_31_fu_6856_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_31 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_15_fu_6907_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_15 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_14 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_14 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_15_fu_6912_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_15 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_31_fu_6917_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_31 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_15_fu_6934_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_15 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_15_fu_6939_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_15 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_16_fu_6958_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_16 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_43_fu_6963_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_43 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_16_fu_6969_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_16 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_32_fu_6975_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_32 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_32_fu_6980_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_32 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_33_fu_6988_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_33 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_16_fu_7035_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_16 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_24_fu_7019_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_24 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_15 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_15 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_16_fu_7040_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_16 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_33_fu_7045_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_33 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_16_fu_7062_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_16 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_16_fu_7067_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_16 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_17_fu_7086_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_17 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_44_fu_7091_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_44 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_17_fu_7097_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_17 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_34_fu_7103_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_34 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_34_fu_7108_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_34 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_35_fu_7116_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_35 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_17_fu_7167_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_17 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_16 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_16 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_17_fu_7172_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_17 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_35_fu_7177_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_35 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_17_fu_7194_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_17 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_17_fu_7199_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_17 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_18_fu_7218_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_18 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_45_fu_7223_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_45 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_18_fu_7229_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_18 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_36_fu_7235_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_36 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_36_fu_7240_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_36 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_37_fu_7248_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_37 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_18_fu_7291_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_18 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_27_fu_7275_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_27 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_17 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_17 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_18_fu_7296_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_18 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_37_fu_7301_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_37 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_18_fu_7318_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_18 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_18_fu_7323_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_18 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_19_fu_7342_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_19 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_46_fu_7347_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_46 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_19_fu_7353_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_19 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_38_fu_7359_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_38 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_38_fu_7364_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_38 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_39_fu_7372_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_39 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_19_fu_7423_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_19 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_18 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_18 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_19_fu_7428_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_19 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_39_fu_7433_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_39 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_19_fu_7450_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_19 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_19_fu_7455_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_19 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_20_fu_7474_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_20 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_47_fu_7479_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_47 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_20_fu_7485_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_20 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_40_fu_7491_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_40 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_40_fu_7496_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_40 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_41_fu_7504_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_41 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_20_fu_7551_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_20 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_30_fu_7535_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_30 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_19 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_19 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_20_fu_7556_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_20 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_41_fu_7561_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_41 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_20_fu_7578_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_20 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_20_fu_7583_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_20 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_21_fu_7602_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_21 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_48_fu_7607_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_48 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_21_fu_7613_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_21 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_42_fu_7619_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_42 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_42_fu_7624_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_42 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_43_fu_7632_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_43 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_21_fu_7683_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_21 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_20 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_20 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_21_fu_7688_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_21 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_43_fu_7693_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_43 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_21_fu_7710_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_21 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_21_fu_7715_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_21 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_22_fu_7734_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_22 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_49_fu_7739_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_49 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_22_fu_7745_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_22 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_44_fu_7751_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_44 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_44_fu_7756_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_44 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_45_fu_7764_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_45 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_22_fu_7807_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_22 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_33_fu_7791_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_33 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_21 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_21 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_22_fu_7812_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_22 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_45_fu_7817_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_45 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_22_fu_7834_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_22 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_22_fu_7839_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_22 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_23_fu_7858_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_23 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_50_fu_7863_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_50 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_23_fu_7869_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_23 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_46_fu_7875_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_46 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_46_fu_7880_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_46 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_47_fu_7888_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_47 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_23_fu_7939_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_23 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_22 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_22 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_23_fu_7944_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_23 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_47_fu_7949_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_47 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_23_fu_7966_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_23 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_23_fu_7971_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_23 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_24_fu_7990_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_24 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_51_fu_7995_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_51 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_24_fu_8001_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_24 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_48_fu_8007_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_48 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_48_fu_8012_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_48 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_49_fu_8020_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_49 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_24_fu_8071_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_24 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_36_fu_8055_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_36 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_23 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_23 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_24_fu_8076_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_24 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_49_fu_8085_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_49 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_24_fu_8097_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_24 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_24_fu_8102_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_24 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_25_fu_8121_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_25 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_52_fu_8126_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_52 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_25_fu_8132_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_25 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_50_fu_8138_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_50 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_50_fu_8143_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_50 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_51_fu_8151_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_51 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_25_fu_8206_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_25 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_24 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_24 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_25_fu_8211_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_25 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_51_fu_8216_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_51 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln273_25_fu_8233_p2 SOURCE minkowski_net.cpp:273 VARIABLE icmp_ln273_25 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_25_fu_8238_p2 SOURCE minkowski_net.cpp:273 VARIABLE add_ln273_25 LOOP READ_NEIGHBOR_FEATURES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln287_26_fu_8257_p2 SOURCE minkowski_net.cpp:287 VARIABLE icmp_ln287_26 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_53_fu_8262_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_53 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_26_fu_8268_p2 SOURCE minkowski_net.cpp:287 VARIABLE add_ln287_26 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_52_fu_8274_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_52 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_52_fu_8279_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_52 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln287_53_fu_8287_p3 SOURCE minkowski_net.cpp:287 VARIABLE select_ln287_53 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_26_fu_8334_p2 SOURCE minkowski_net.cpp:287 VARIABLE first_iter_26 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_39_fu_8318_p2 SOURCE minkowski_net.cpp:290 VARIABLE add_ln290_39 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE minkowski_net.cpp:290 VARIABLE mul_25 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U50 SOURCE minkowski_net.cpp:290 VARIABLE add_25 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_26_fu_8339_p2 SOURCE minkowski_net.cpp:288 VARIABLE add_ln288_26 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln288_53_fu_8344_p2 SOURCE minkowski_net.cpp:288 VARIABLE icmp_ln288_53 LOOP CONV_ACCUMULATE_VITIS_LOOP_288_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln296_fu_8361_p2 SOURCE minkowski_net.cpp:296 VARIABLE icmp_ln296 LOOP RELU_ACTIVATION BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_8366_p2 SOURCE minkowski_net.cpp:296 VARIABLE add_ln296 LOOP RELU_ACTIVATION BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln298_fu_8415_p2 SOURCE minkowski_net.cpp:298 VARIABLE icmp_ln298 LOOP RELU_ACTIVATION BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln298_1_fu_8421_p2 SOURCE minkowski_net.cpp:298 VARIABLE icmp_ln298_1 LOOP RELU_ACTIVATION BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln298_fu_8427_p2 SOURCE minkowski_net.cpp:298 VARIABLE or_ln298 LOOP RELU_ACTIVATION BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U52 SOURCE minkowski_net.cpp:298 VARIABLE tmp_s LOOP RELU_ACTIVATION BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln298_fu_8431_p2 SOURCE minkowski_net.cpp:298 VARIABLE and_ln298 LOOP RELU_ACTIVATION BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln311_fu_8437_p2 SOURCE minkowski_net.cpp:311 VARIABLE icmp_ln311 LOOP WRITE_OUTPUT_DIRECT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_8442_p2 SOURCE minkowski_net.cpp:311 VARIABLE add_ln311 LOOP WRITE_OUTPUT_DIRECT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln304_fu_8461_p2 SOURCE minkowski_net.cpp:304 VARIABLE icmp_ln304 LOOP WRITE_OUTPUT_CROSS_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_8466_p2 SOURCE minkowski_net.cpp:304 VARIABLE add_ln304 LOOP WRITE_OUTPUT_CROSS_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 48 BRAM 6 URAM 0}} final_layer_output_reconstruction {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln408_fu_432_p2 SOURCE minkowski_net.cpp:408 VARIABLE icmp_ln408 LOOP INIT_FULL_OUTPUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_fu_438_p2 SOURCE minkowski_net.cpp:408 VARIABLE add_ln408 LOOP INIT_FULL_OUTPUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln416_fu_485_p2 SOURCE minkowski_net.cpp:416 VARIABLE icmp_ln416 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln416_1_fu_491_p2 SOURCE minkowski_net.cpp:416 VARIABLE add_ln416_1 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln416_fu_585_p2 SOURCE minkowski_net.cpp:416 VARIABLE add_ln416 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln417_fu_591_p2 SOURCE minkowski_net.cpp:417 VARIABLE icmp_ln417 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln414_fu_597_p3 SOURCE minkowski_net.cpp:414 VARIABLE select_ln414 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln414_fu_605_p2 SOURCE minkowski_net.cpp:414 VARIABLE xor_ln414 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln418_fu_611_p2 SOURCE minkowski_net.cpp:418 VARIABLE icmp_ln418 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln414_fu_617_p2 SOURCE minkowski_net.cpp:414 VARIABLE and_ln414 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln416_fu_623_p3 SOURCE minkowski_net.cpp:416 VARIABLE select_ln416 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_631_p2 SOURCE minkowski_net.cpp:417 VARIABLE add_ln417 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_92_fu_637_p2 SOURCE minkowski_net.cpp:414 VARIABLE empty_92 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_mid2_fu_643_p3 SOURCE minkowski_net.cpp:414 VARIABLE x_mid2 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln417_fu_651_p3 SOURCE minkowski_net.cpp:417 VARIABLE select_ln417 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_2_fu_720_p2 SOURCE minkowski_net.cpp:417 VARIABLE add_ln417_2 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_748_p2 SOURCE minkowski_net.cpp:417 VARIABLE empty_93 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln427_2_fu_780_p2 SOURCE minkowski_net.cpp:427 VARIABLE add_ln427_2 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln427_fu_804_p2 SOURCE minkowski_net.cpp:427 VARIABLE add_ln427 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln427_1_fu_822_p2 SOURCE minkowski_net.cpp:427 VARIABLE add_ln427_1 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln427_fu_497_p2 SOURCE minkowski_net.cpp:427 VARIABLE icmp_ln427 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pruned_addr_fu_514_p2 SOURCE {} VARIABLE pruned_addr LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_532_p2 SOURCE minkowski_net.cpp:433 VARIABLE add_ln433 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pruned_idx_2_fu_557_p2 SOURCE minkowski_net.cpp:435 VARIABLE pruned_idx_2 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln418_fu_662_p2 SOURCE minkowski_net.cpp:418 VARIABLE add_ln418 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_1_fu_668_p2 SOURCE minkowski_net.cpp:417 VARIABLE add_ln417_1 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln417_1_fu_674_p3 SOURCE minkowski_net.cpp:417 VARIABLE select_ln417_1 LOOP RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} minkowski_net_14_layer_pipeline {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_data_stream_fifo_U SOURCE {} VARIABLE feature_data_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1085 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME write_addr_stream_fifo_U SOURCE minkowski_net.cpp:67 VARIABLE write_addr_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {60 1024 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pruned_voxel_count_2_fu_588_p2 SOURCE minkowski_net.cpp:107 VARIABLE pruned_voxel_count_2 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln96_fu_600_p2 SOURCE minkowski_net.cpp:96 VARIABLE sub_ln96 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_618_p2 SOURCE minkowski_net.cpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln131_fu_695_p2 SOURCE minkowski_net.cpp:131 VARIABLE icmp_ln131 LOOP LAYER_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_701_p2 SOURCE minkowski_net.cpp:131 VARIABLE add_ln131 LOOP LAYER_PROCESSING BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME MINKOWSKI_LAYERS_input_channels_U SOURCE {} VARIABLE MINKOWSKI_LAYERS_input_channels LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 14 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME MINKOWSKI_LAYERS_output_channels_U SOURCE {} VARIABLE MINKOWSKI_LAYERS_output_channels LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 14 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME MINKOWSKI_LAYERS_output_spatial_dim_U SOURCE {} VARIABLE MINKOWSKI_LAYERS_output_spatial_dim LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {7 14 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 48 BRAM 44 URAM 0}} pipeline_bitmap_stage {AREA {DSP 0 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.03 seconds; current allocated memory: 899.348 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for minkowski_net_14_layer_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for minkowski_net_14_layer_pipeline.
Execute         syn_report -model minkowski_net_14_layer_pipeline -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.98 MHz
Command       autosyn done; 24.54 sec.
Command     csynth_design done; 79.69 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:19; Allocated memory: 257.938 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.13 sec.
