<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005900A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005900</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17855015</doc-number><date>20220630</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>16</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>A</section><class>61</class><subclass>N</subclass><main-group>1</main-group><subgroup>39</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>62</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>02</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>0203</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>048</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>48</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>024</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>052</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>0224</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>64</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>S</subclass><main-group>5</main-group><subgroup>024</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>S</subclass><main-group>5</main-group><subgroup>02345</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>S</subclass><main-group>5</main-group><subgroup>02315</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>S</subclass><main-group>5</main-group><subgroup>02355</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>167</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20170801</date></cpc-version-indicator><section>A</section><class>61</class><subclass>N</subclass><main-group>1</main-group><subgroup>3904</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>A</section><class>61</class><subclass>N</subclass><main-group>1</main-group><subgroup>3975</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>62</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>02005</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>0203</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>048</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>483</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>024</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>052</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>31</main-group><subgroup>022408</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>641</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>644</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>S</subclass><main-group>5</main-group><subgroup>02469</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20210101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>S</subclass><main-group>5</main-group><subgroup>02345</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20210101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>S</subclass><main-group>5</main-group><subgroup>02315</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20210101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>S</subclass><main-group>5</main-group><subgroup>02355</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">CHIP PACKAGE STRUCTURE AND APPLICATION THEREOF</invention-title><us-related-documents><us-provisional-application><document-id><country>US</country><doc-number>63216939</doc-number><date>20210630</date></document-id></us-provisional-application></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>iReach Corporation</orgname><address><city>Hsinchu</city><country>TW</country></address></addressbook><residence><country>TW</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>YANG</last-name><first-name>Hsiu-Ju</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>CHUNG</last-name><first-name>Hsin-Chan</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>CHEN</last-name><first-name>Shou-Lung</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>HSIEH</last-name><first-name>Chi-Hsun</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A chip package structure includes a substrate having a first surface and a second surface being opposite surfaces of the substrate; a housing disposed on the first surface of the substrate and enclosing a chip region; and a chip set disposed in the chip region and electrically connected to the substrate. The chip set includes a first chip and a second chip, and an active surface of the second chip faces the active surface of the first chip.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="69.09mm" wi="158.75mm" file="US20230005900A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="244.94mm" wi="180.17mm" file="US20230005900A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="256.29mm" wi="171.03mm" file="US20230005900A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="86.87mm" wi="178.22mm" file="US20230005900A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="246.13mm" wi="161.37mm" file="US20230005900A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="218.02mm" wi="115.74mm" orientation="landscape" file="US20230005900A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="143.68mm" wi="146.81mm" file="US20230005900A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="245.36mm" wi="142.49mm" orientation="landscape" file="US20230005900A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="210.82mm" wi="132.00mm" orientation="landscape" file="US20230005900A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="245.36mm" wi="140.80mm" file="US20230005900A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="222.67mm" wi="149.78mm" file="US20230005900A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="132.16mm" wi="151.64mm" file="US20230005900A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="247.99mm" wi="159.34mm" orientation="landscape" file="US20230005900A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="186.44mm" wi="174.50mm" orientation="landscape" file="US20230005900A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="261.20mm" wi="137.41mm" file="US20230005900A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="192.11mm" wi="109.81mm" orientation="landscape" file="US20230005900A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="222.67mm" wi="153.33mm" orientation="landscape" file="US20230005900A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="186.44mm" wi="168.57mm" orientation="landscape" file="US20230005900A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="207.43mm" wi="89.58mm" orientation="landscape" file="US20230005900A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="197.36mm" wi="113.88mm" orientation="landscape" file="US20230005900A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="229.28mm" wi="120.06mm" file="US20230005900A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="239.35mm" wi="132.76mm" file="US20230005900A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="234.53mm" wi="129.12mm" file="US20230005900A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="154.86mm" wi="121.58mm" file="US20230005900A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="176.45mm" wi="172.13mm" file="US20230005900A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="195.50mm" wi="181.61mm" file="US20230005900A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="180.59mm" wi="171.87mm" file="US20230005900A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="142.75mm" wi="140.97mm" file="US20230005900A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00028" num="00028"><img id="EMI-D00028" he="225.21mm" wi="175.68mm" orientation="landscape" file="US20230005900A1-20230105-D00028.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00029" num="00029"><img id="EMI-D00029" he="123.36mm" wi="120.57mm" file="US20230005900A1-20230105-D00029.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00030" num="00030"><img id="EMI-D00030" he="213.02mm" wi="95.50mm" orientation="landscape" file="US20230005900A1-20230105-D00030.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00031" num="00031"><img id="EMI-D00031" he="247.99mm" wi="143.17mm" file="US20230005900A1-20230105-D00031.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00032" num="00032"><img id="EMI-D00032" he="256.88mm" wi="140.38mm" file="US20230005900A1-20230105-D00032.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00033" num="00033"><img id="EMI-D00033" he="117.94mm" wi="139.19mm" file="US20230005900A1-20230105-D00033.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00034" num="00034"><img id="EMI-D00034" he="259.42mm" wi="135.47mm" orientation="landscape" file="US20230005900A1-20230105-D00034.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00035" num="00035"><img id="EMI-D00035" he="235.88mm" wi="87.38mm" orientation="landscape" file="US20230005900A1-20230105-D00035.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00036" num="00036"><img id="EMI-D00036" he="262.64mm" wi="123.27mm" orientation="landscape" file="US20230005900A1-20230105-D00036.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00037" num="00037"><img id="EMI-D00037" he="232.49mm" wi="136.48mm" orientation="landscape" file="US20230005900A1-20230105-D00037.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00038" num="00038"><img id="EMI-D00038" he="112.18mm" wi="130.73mm" orientation="landscape" file="US20230005900A1-20230105-D00038.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00039" num="00039"><img id="EMI-D00039" he="165.35mm" wi="129.20mm" orientation="landscape" file="US20230005900A1-20230105-D00039.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00040" num="00040"><img id="EMI-D00040" he="229.11mm" wi="132.16mm" orientation="landscape" file="US20230005900A1-20230105-D00040.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00041" num="00041"><img id="EMI-D00041" he="108.03mm" wi="163.83mm" orientation="landscape" file="US20230005900A1-20230105-D00041.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00042" num="00042"><img id="EMI-D00042" he="175.01mm" wi="152.82mm" orientation="landscape" file="US20230005900A1-20230105-D00042.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims priority of U.S. provisional application Ser. No. 63/216,939 filed on 30 Jun. 2021, which is incorporated by reference in its entirety.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">TECHNICAL FIELD</heading><p id="p-0003" num="0002">The disclosure is related to a chip package structure.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">In a chip package structure known to the inventor, an emitter chip and a receiver chip are usually disposed side by side on a substrate; that is, the emitting end and the receiving end of the package structure are on the same plane to form a sensor, and this configuration is adopted in proximity sensor applications. This type of application is commonly installed in mobile devices so that the mobile device is woken up when a target appears in the detection range. Alternatively, during phone calls, when a target appears in the detection range, the sensor can detect the target so that the touch function of the mobile device can be disabled temporarily so as to avoid accidental touch events.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0005" num="0004">In one or some embodiments of the disclosure, a chip package structure is provided and comprises a chip set having an upper chip and a lower chip opposite to each other; that is, according to one or some embodiments, in the chip package structure, one of the chips of the chip set (such as a first chip) is adapted to be electrically driven to emit light as an emitting end, and the other one of the chips of the chip set (such as a second chip) is adapted to be a receiving end to receive light. The emitting end of the first chip and the receiving end of the second chip are configured to be opposite to each other to form a converter which converts optical energy into electrical energy and provides electrical power output.</p><p id="p-0006" num="0005">In one or some embodiments, a converter is also provided and comprises a plurality of the chip package structures. The chip package structures are electrically connected in series so as to realize the objects of high output voltage feature and miniaturized structure of the converter.</p><p id="p-0007" num="0006">In one or some embodiments, a converter is also provided and comprises a plurality of the chip package structures. The chip package structures are electrically connected in parallel so as to realize the objects of large current feature and miniaturized structure of the converter.</p><p id="p-0008" num="0007">According to an exemplary embodiment, a chip package structure comprises: a substrate comprising a first surface and a second surface being opposite surfaces of the substrate; a housing disposed on the first surface of the substrate and enclosing a chip region; and a chip set disposed in the chip region and electrically connected to the substrate, wherein the chip set comprises a first chip and a second chip, and an active surface of the second chip faces an active surface of the first chip.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0009" num="0008">The disclosure will become more fully understood from the detailed description given herein below for illustration only, and thus not limitative of the disclosure, wherein:</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> illustrate a schematic cross-sectional view and a schematic top view of a chip package structure according to an exemplary embodiment, respectively;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>2</b>B</figref> and <figref idref="DRAWINGS">FIG. <b>2</b>C</figref> illustrate a schematic top view and a schematic cross-sectional view according to an exemplary embodiment, respectively;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>6</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>8</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>9</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>9</b>F</figref> illustrate the manufacture process of a chip package structure according to an exemplary embodiment;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>11</b></figref> illustrate a schematic cross-sectional view and a schematic bottom (electrode side) view of a chip package structure according to an exemplary embodiment;</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>12</b></figref> illustrates a schematic top view and an enlarged partial top view of a chip package structure according to an exemplary embodiment;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>13</b></figref> illustrates a schematic cross-sectional view of the basic epitaxial structure of a second chip of a chip package structure according to an exemplary embodiment;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>14</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>14</b>F</figref> illustrate schematic cross-sectional views of the structures of the second chip in all manufacture steps of the manufacturing process of the second chip according to an exemplary embodiment;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>15</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>15</b>F</figref> illustrate schematic top views of the structures of the second chip in all manufacture steps of the manufacturing process of the second chip corresponding to <figref idref="DRAWINGS">FIG. <b>14</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>14</b>F</figref>;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>16</b></figref> illustrates a schematic top view of the second chip according to an exemplary embodiment;</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>17</b>A</figref> illustrates an enlarged partial view of <figref idref="DRAWINGS">FIG. <b>16</b></figref> and is used to illustrate the structure within block X enclosed by dotted line, and <figref idref="DRAWINGS">FIG. <b>17</b>B</figref> and <figref idref="DRAWINGS">FIG. <b>17</b>C</figref> illustrate schematic cross-sectional views of <figref idref="DRAWINGS">FIG. <b>17</b>A</figref> along line B-B&#x2032; and line C-C&#x2032;, respectively;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>18</b>A</figref> illustrates an enlarged partial view of <figref idref="DRAWINGS">FIG. <b>16</b></figref> and is used to illustrate the structure within the block Y enclosed by dotted line, and <figref idref="DRAWINGS">FIG. <b>18</b>B</figref> illustrates a schematic cross-sectional view of <figref idref="DRAWINGS">FIG. <b>18</b>A</figref> along line D-D&#x2032;;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>19</b></figref> illustrates a schematic view of the epitaxial structure of a second chip according to an exemplary embodiment;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>20</b></figref> illustrates a schematic view of the epitaxial structure of a second chip according to an exemplary embodiment;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>21</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>21</b>C</figref> illustrate the manufacture process of a second chip according to an exemplary embodiment;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>22</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment;</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>23</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment;</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>24</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>24</b>B</figref> illustrate schematic perspective views showing the shapes of the chip sets of chip package structure according to two exemplary embodiments of the chip package structure, respectively;</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>25</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>25</b>B</figref> illustrate a schematic top view and a schematic cross- sectional view of a chip package structure according to an exemplary embodiment, respectively;</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>25</b>C</figref> illustrates a schematic cross-sectional view of a chip package structure according to another exemplary embodiment;</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>26</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>26</b>C</figref> illustrate optical-microscopic photos showing top views of the chip package structure according to an exemplary embodiment;</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>27</b></figref> illustrates a schematic diagram of an automated external defibrillator (AED) module according to an exemplary embodiment; and</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>28</b></figref> illustrates a schematic block diagram of a tunable optical transformer device according to an exemplary embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION</heading><p id="p-0039" num="0038">The following description is to be understood with the aid of the provided figures, and the concept of the disclosure is illustrated using provided exemplary embodiments. In the figures or the description, identical or similar items are denoted using identical or corresponding numbers/symbols. Besides, the figures are for illustrative purposes, wherein the thickness and shape of each layer are not the actual size or ratio of any corresponding element. The terms &#x201c;first,&#x201d; &#x201c;second,&#x201d; &#x201c;third,&#x201d; etc. are to denote and illustrate features corresponding to the exemplary embodiments but are not to differentiate the elements sequentially, hierarchically, spatially, temporally, etc.</p><p id="p-0040" num="0039">In one or some embodiments, a chip package structure is provided and comprises a chip set having an upper chip and a lower chip opposite to each other; that is, according to one or some embodiments, in the chip package structure, an emitting end and a receiving end are configured to be opposite to each other, and thus a converter is formed. In the converter, one of the chips of the chip set (such as a first chip) is adapted to be an emitting end to emit light/optical radiation, the other one of the chips of the chip set (such as a second chip) is adapted to be a receiving end to receive light/optical radiation, and thus optical energy can be converted into electrical energy for electrical power output.</p><p id="p-0041" num="0040">Please refer to <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>. <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> illustrate a schematic cross-sectional view and a schematic top view of a chip package structure according to an exemplary embodiment, respectively, wherein <figref idref="DRAWINGS">Fig. <b>1</b>A</figref> is the schematic cross-sectional view of <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> along line A-A&#x2032;. As shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, the chip package structure <b>100</b> comprises a substrate <b>110</b> and a housing <b>120</b> disposed on a first surface <b>110</b>A of the substrate <b>110</b>. The substrate <b>110</b> is adapted to be the main supportive structure of the chip package structure <b>100</b>. The chip package structure <b>100</b> further comprises a plurality of electrical conduction posts <b>111</b>, <b>112</b>, <b>113</b>, <b>114</b>. The electrical conduction posts <b>111</b>, <b>112</b>, <b>113</b>, <b>114</b> penetrate the substrate <b>110</b> and extend to a second surface <b>110</b>B of the substrate <b>110</b>, so that the chip package structure <b>100</b> can be electrically connected to the exterior through the electrical conduction posts <b>111</b>, <b>112</b>, <b>113</b>, <b>114</b>. The housing <b>120</b> encloses a chip region <b>120</b>A in the first surface <b>110</b>A of the substrate <b>110</b>. The chip package structure <b>100</b> comprises a chip set disposed in the chip region <b>120</b>A and electrically connected to the substrate <b>110</b>. The chip set comprises a first chip <b>130</b> and a second chip <b>140</b> opposite to each other, and an active surface <b>140</b>A of the second chip <b>140</b> faces an active surface <b>130</b>A of the first chip <b>130</b>.</p><p id="p-0042" num="0041">In this exemplary embodiment, the housing <b>120</b> is an electrically conductive housing. The chip package structure <b>100</b> further comprises a plurality of first electrical conduction structures <b>121</b> and a plurality of second electrical conduction structures <b>122</b>. The first electrical conduction structures <b>121</b> and the second electrical conduction structures <b>122</b> penetrate the housing <b>120</b> and enclose the first chip <b>130</b> disposed on the first surface <b>110</b>A. The height H of the housing <b>120</b> is greater than the thickness T<b>1</b> of the first chip <b>130</b>. The second chip <b>140</b> is disposed on the housing <b>120</b> and electrically connected to the substrate <b>110</b> through the first electrical conduction structures <b>121</b> and the second electrical conduction structures <b>122</b>. Specifically, as previously illustrated, in this embodiment, the electrical conduction posts <b>111</b>, <b>112</b>, <b>113</b>, <b>114</b> penetrate the substrate <b>110</b> and extend to the second surface <b>110</b>B of the substrate <b>110</b>. The electrical conduction posts <b>111</b>, <b>112</b> are connected to a first conduction structure <b>131</b> and a second conduction structure <b>132</b> of the first chip <b>130</b>, respectively, so that the first chip <b>130</b> can be electrically connected to a circuit (not shown in the figures) exterior to the chip package structure <b>100</b>. The electrical conduction posts <b>113</b>, <b>114</b> are connected to the first electrical conduction structures <b>121</b> and the second electrical conduction structures <b>122</b> in the housing <b>120</b>, respectively, so that the second chip <b>140</b> on the housing <b>120</b> can be electrically connected to a circuit (not shown in the figures) exterior to the chip package structure <b>100</b> through the first electrical conduction structures <b>121</b>, the second electrical conduction structures <b>122</b>, and the electrical conduction posts <b>113</b>, <b>114</b>.</p><p id="p-0043" num="0042">Please also refer to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>. The second chip <b>140</b> further comprises a connection layer <b>14</b>. The connection layer <b>14</b> comprises a plurality of first aligning connection structures <b>141</b>, a plurality of second aligning connection structures <b>142</b>, a first conductive connection structure <b>143</b>, and a second conductive connection structure <b>144</b>. The second chip <b>140</b> is connected to the first electrical conduction structures <b>121</b> and the second electrical conduction structures <b>122</b> in the housing <b>120</b> through the first conductive connection structure <b>143</b> and the second conductive connection structure <b>144</b>, respectively. The first electrical conduction structures <b>121</b> and the second electrical conduction structures <b>122</b> are further connected to the electrical conduction posts <b>113</b>, <b>114</b>, so that the electrical connection of the second chip <b>140</b> to a circuit exterior to the chip package structure <b>100</b> can be established. The first aligning connection structures <b>141</b> and the second aligning connection structures <b>142</b> of the connection layer <b>14</b> do not provide electrical connection and are aligned with the first conductive connection structure <b>143</b> and the second conductive connection structure <b>144</b>, respectively, so that the first aligning connection structures <b>141</b> and the second aligning connection structures <b>142</b> are provided for positioning the second chip <b>140</b> in the chip package structure <b>100</b>. The first aligning connection structures <b>141</b> and second aligning connection structures <b>142</b> are configured to be asymmetrical, so that a grip force formed due to the aligning connection structures on one side of the chip is different from the grip force formed due to the aligning connection structures on the other side of the chip, so as to prevent the chip from moving during alignment. The aforementioned asymmetrical configuration may refer to that the number of the first aligning connection structures <b>141</b> and the number of the second aligning connection structures <b>142</b> are different, for example, and/or the relative positions among the first aligning connection structures <b>141</b> and the relative positions among the second aligning connection structures <b>142</b> are different, for example, the distance between two neighboring ones of the first aligning connection structures <b>141</b> and the distance between two neighboring ones of the second aligning connection structures <b>142</b> are different, but the disclosure is not limit thereto.</p><p id="p-0044" num="0043">In this exemplary embodiment, the first chip <b>130</b> is a light-emitting chip, such as a light-emitting diode (LED) or a laser diode, and an active surface of the light-emitting chip is the light-emitting surface; the second chip <b>140</b> is a light-receiving chip, such as a photovoltaic chip or a photodiode chip, and an active surface of the light-receiving chip is the light-receiving surface or the light-sensing surface. In this exemplary embodiment, the first chip <b>130</b> may be a vertical cavity surface emitting laser (VCSEL) chip or a flip chip laser diode, but the disclosure is not limited thereto. In some other exemplary embodiments, the first chip is a light-receiving chip, and the second chip is a light-emitting chip. In this exemplary embodiment, the emitting surface <b>130</b>A of the first chip <b>130</b> faces the receiving surface <b>140</b>A of the second chip <b>140</b>. The receiving surface <b>140</b>A of the second chip <b>140</b> receives light emitted by the first chip <b>130</b>, and the area of the receiving surface <b>140</b>A is greater than the area of the emitting surface <b>130</b>A of the first chip <b>130</b>. In this exemplary embodiment, a distance D<b>1</b> exists between the emitting surface <b>130</b>A of the first chip <b>130</b> and the receiving surface <b>140</b>A of the second chip <b>140</b>. The length of the distance D<b>1</b> is determined by the application of the chip package structure <b>100</b> and/or photoelectric characteristics of the first chip <b>130</b> and photoelectric characteristics of the second chip <b>140</b>. In this exemplary embodiment, the distance D<b>1</b> between the emitting surface <b>130</b>A of the first chip <b>130</b> and the receiving surface <b>140</b>A of the second chip <b>140</b> is in a range between 1 &#x3bc;m and 30 &#x3bc;m.</p><p id="p-0045" num="0044">Please refer to <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>. <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the chip package structure <b>200</b> comprises similar elements and structure to those of the chip package structure <b>100</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, and the difference between the embodiment shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> and the embodiment shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is at least that, in the chip package structure <b>200</b>, the first chip <b>130</b> is a vertical chip. In other words, in this embodiment, the first conduction structure <b>231</b> and the second conduction structure <b>232</b> are on opposite surfaces of the first chip <b>130</b>, respectively. The first conduction structure <b>231</b> is connected to the first electrical conduction post <b>211</b>. The second conduction structure <b>232</b> disposed on the emitting surface <b>130</b>A of the first chip <b>130</b> is connected to the first electrical conduction post <b>212</b> through a wire <b>234</b>. In this exemplary embodiment, due to the connection between the first conduction structure <b>231</b> and the first electrical conduction post <b>211</b> plus the connection between the second conduction structure <b>232</b> and the first electrical conduction post <b>212</b> through the wire <b>234</b>, the first chip <b>130</b> is electrically connected to the substrate <b>110</b>, so that the electrical conduction between the first chip <b>130</b> and the exterior of the chip package structure <b>100</b> can be established.</p><p id="p-0046" num="0045">Please refer to <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> and <figref idref="DRAWINGS">FIG. <b>2</b>C</figref>. <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> and <figref idref="DRAWINGS">FIG. <b>2</b>C</figref> illustrate a schematic top view and a schematic cross-sectional view according to an exemplary embodiment, respectively, wherein <figref idref="DRAWINGS">FIG. <b>2</b>C</figref> illustrates a schematic cross-sectional view of <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> along line A-A&#x2032;. As shown in <figref idref="DRAWINGS">FIG. <b>2</b>C</figref>, the first chip <b>130</b> is a vertical chip. In other words, in this embodiment, the first conduction structure <b>231</b> and the second conduction structures <b>232</b>A, <b>232</b>B are on opposite surfaces of the first chip <b>130</b>, respectively. The second conduction structures <b>232</b>A, <b>232</b>B are on opposite sides of the active surface <b>130</b>A of the first chip <b>130</b>. In this exemplary embodiment, the orientations of the second conduction structures <b>232</b>A, <b>232</b>B on the first chip <b>130</b> are different from the orientations of the first conductive connection structure <b>143</b> and the second conductive connection structure <b>144</b> on the second chip <b>140</b>, so that the height of a metal wire (i.e., the wire <b>234</b>) for the first chip <b>130</b> does not limit the distance D<b>1</b> between the first chip <b>130</b> and the second chip <b>140</b>.</p><p id="p-0047" num="0046">Please continue referring to <figref idref="DRAWINGS">FIG. <b>2</b>C</figref>. A distance DP<b>1</b> exists between the second conduction structure <b>232</b>A and the second conduction structure <b>232</b>B on two sides of the first chip <b>130</b>, and the second chip <b>140</b> has a width WC<b>2</b>. Preferably, in one embodiment, the distance DP<b>1</b> is greater than the width WB<b>2</b>, so that the height of the metal wire (i.e., the wire <b>234</b>) for the first chip <b>130</b> does not limit the distance D<b>1</b> between the first chip <b>130</b> and the second chip <b>140</b>. Besides, the wire <b>234</b> can be kept from contacting the second chip <b>140</b> by accident, but the disclosure is not limited thereto.</p><p id="p-0048" num="0047">Please refer to <figref idref="DRAWINGS">FIG. <b>3</b></figref>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to another exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the chip package structure <b>300</b> comprises similar elements and structure to those of the chip package structure <b>100</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, and the difference between the embodiment shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> and the embodiment shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> is at least that, in the chip package structure <b>300</b>, the housing <b>320</b> is not a conductive housing (i.e., there is no electrical conduction structure that penetrates the housing). Instead, the housing <b>320</b> is just adapted to be a supportive structure in this exemplary embodiment. In this exemplary embodiment, the second chip <b>140</b> is a horizontal chip. That is, in this embodiment, the conductive connection structures <b>343</b>, <b>344</b> are on the same surface. As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the first conductive connection structure <b>343</b> and the second conductive connection structure <b>344</b> are both on an opposite surface <b>140</b>B of the second chip <b>140</b> opposite to the receiving surface <b>140</b>A. The first conductive connection structure <b>343</b> and the second conductive connection structure <b>344</b> are electrically connected to the second electrical conduction posts <b>113</b>, <b>114</b> through the wires <b>345</b>, <b>346</b>, respectively. In other words, in this exemplary embodiment, due to the wire <b>345</b> connected between the first conductive connection structure <b>343</b> and the second electrical conduction post <b>113</b> plus the wire <b>346</b> connected between the second conductive connection structure <b>344</b> and the second electrical conduction post <b>114</b>, the second chip <b>140</b> is electrically connected to the substrate <b>110</b>, so that the second chip <b>140</b> can be electrically connected to the exterior of the chip package structure <b>300</b>.</p><p id="p-0049" num="0048">Please refer to <figref idref="DRAWINGS">FIG. <b>4</b></figref>. <figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to another exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the chip package structure <b>400</b> comprises similar elements and structure to those of the chip package structure <b>300</b> shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, and the difference between the embodiment shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> and the embodiment shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref> is at least that, in the chip package structure <b>400</b>, the first conduction structure <b>431</b> and the second conduction structure <b>432</b> are on opposite surfaces of the first chip <b>430</b>, respectively. The first conduction structure <b>431</b> is connected to the first electrical conduction post <b>411</b>. The second conduction structure <b>432</b> is on the emitting surface <b>430</b>A of the first chip <b>430</b> and is connected to the first electrical conduction post <b>412</b> through the wire <b>434</b>. Similar to the exemplary embodiment shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the first chip <b>430</b> of the chip package structure <b>400</b> is a vertical chip. In this exemplary embodiment, due to the connection between the first conduction structure <b>431</b> and the first electrical conduction post <b>411</b> plus the connection between the second conduction structure <b>432</b> and the first electrical conduction post <b>412</b> through the wire <b>434</b>, the first chip <b>430</b> is electrically connected to the substrate <b>110</b>, so that the first chip <b>430</b> can be electrically connected to the exterior of the chip package structure <b>400</b>.</p><p id="p-0050" num="0049">Please refer to <figref idref="DRAWINGS">FIG. <b>5</b></figref>. <figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the chip package structure <b>500</b> comprises similar elements and structure to those of the chip package structure <b>100</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, and the difference between the embodiment shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> and the embodiment shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref> is at least that the chip package structure <b>500</b> further comprises a heat dissipation layer <b>550</b>. The heat dissipation layer <b>550</b> is on the second chip <b>140</b> and directly contacts the second chip <b>140</b> for heat conduction, so that the heat of the second chip <b>140</b> can be dissipated through the dissipation layer <b>550</b>. Especially, in one or some embodiments, the heat dissipation layer <b>550</b> is further connected to the substrate <b>110</b> through the periphery of the second chip <b>140</b>, so as to conduct the heat generated by the second chip <b>140</b> to the substrate <b>110</b>. In this exemplary embodiment, the heat dissipation layer <b>550</b> may be a metal layer, such as, but not limited to, silver paste, which has good heat conduction property and is thus beneficial for heat dissipation, and the silver paste can also prevent light leakage of the chip package structure <b>500</b>. Alternatively, in some embodiments, the heat dissipation layer <b>550</b> may also be a plurality of metal layers stacked together, such as, but not limited to, silver paste and electroplated gold, which further protect the heat dissipation layer <b>550</b> against problems due to oxidization such as deterioration of heat dissipation effect. In this exemplary embodiment, the heat dissipation layer <b>550</b> is positioned by a support structure <b>560</b> which is partially on the substrate <b>110</b> and partially on the second chip <b>140</b>. In this exemplary embodiment, the support structure <b>560</b> is made of electrically nonconductive material(s), such as, but not limited to, silicon, epoxy resin, plastic material(s), or ceramic material(s).</p><p id="p-0051" num="0050">Please refer to <figref idref="DRAWINGS">FIG. <b>5</b></figref>. In an exemplary embodiment, the space between the first chip <b>130</b> and the second chip <b>140</b> or the space surrounding the first chip <b>130</b> may be filled with air, but the disclosure is not limited thereto. In another exemplary embodiment, the space between the first chip <b>130</b> and the second chip <b>140</b> may be filled with an electrically insulating light-transmissive gel, such as, but not limited to, bisbenzocyclobutene (BCB) gel. Therefore, the difference between a refractive index Nc1 (the refractive index of the structure within the first chip <b>130</b> closest to the light-emitting surface, not shown in the figures) and a refractive index Ne (the refractive index Ne is the refractive index of the material in the periphery of the first chip <b>130</b>, not shown in the figures) can be reduced. Hence, the deflection of the light emitting angle can be reduced, and thus the overall efficiency of photoelectric conversion of the chip package structure <b>500</b> can be increased. Moreover, the electrically insulating gel also provides the chip package structure <b>500</b> with electrical protection to keep electric arcs caused by high voltage from influencing the chip package structure <b>500</b>. For example, when the output voltage of at least one of the first chip <b>130</b> and the second chip <b>140</b> is a high voltage (such as the case for a photovoltaic chip), electric arcs can easily occur and thus influence the operation of the chip or the package. For this reason, the electrically insulating gel filled between the first chip <b>130</b> and the second chip <b>140</b> can keep electric arcs from happening.</p><p id="p-0052" num="0051">Please refer to <figref idref="DRAWINGS">FIG. <b>6</b></figref>. <figref idref="DRAWINGS">FIG. <b>6</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to another exemplary embodiment. In this exemplary embodiment, the chip package structure <b>600</b> is a wafer-level packaging converter; that is, in this embodiment, the first chip <b>630</b> and the second chip <b>640</b> of the chip package structure <b>600</b> are combined using a wafer-to-wafer bonding process.</p><p id="p-0053" num="0052">As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, in this exemplary embodiment, the chip package structure <b>600</b> comprises a substrate <b>610</b>. The substrate <b>610</b> comprises a first surface <b>610</b>A and a second surface <b>610</b>B being opposite surfaces of the substrate <b>610</b>. The chip package structure <b>600</b> further comprises at least two first electrical conduction posts <b>611</b>, <b>612</b> and at least two second electrical conduction posts <b>613</b>, <b>614</b>. The first electrical conduction posts <b>611</b>, <b>612</b> and the second electrical conduction posts <b>613</b>, <b>614</b> penetrate the substrate <b>610</b>. The chip package structure <b>600</b> also comprises a chip set having a first chip <b>630</b> and a second chip <b>640</b>. In this exemplary embodiment, the first chip <b>630</b> and the second chip <b>640</b> are connected to a light-transmissive middle layer <b>680</b> through a first bonding layer <b>671</b> and a second bonding layer <b>672</b>, respectively. The receiving surface <b>640</b>A of the second chip <b>640</b> faces the emitting surface <b>630</b>B of the first chip <b>630</b> so as to receive the light emitted by the first chip <b>630</b>. In this exemplary embodiment, the first electrical conduction posts <b>611</b>, <b>612</b> can connect the first chip <b>630</b> to the exterior of the converter (the chip package structure <b>600</b>), and the second electrical conduction posts <b>613</b>, <b>614</b> can connect the second chip <b>640</b> to the exterior of the converter (the chip package structure <b>600</b>).</p><p id="p-0054" num="0053">Specifically, in this exemplary embodiment, the first chip <b>630</b> comprises a third surface <b>630</b>A and a fourth surface <b>630</b>B. The third surface <b>630</b>A faces the first surface <b>610</b>A, the fourth surface <b>630</b>B faces away the first surface <b>610</b>A, and the third surface <b>630</b>A and the fourth surface <b>630</b>B are opposite surfaces of the first chip <b>630</b>. The second chip <b>640</b> comprises a fifth surface <b>640</b>A and a sixth surface <b>640</b>B. The fifth surface <b>640</b>A faces the fourth surface <b>630</b>B, the sixth surface <b>640</b>B faces away the fourth surface <b>630</b>B, and the fifth surface <b>640</b>A and the sixth surface <b>640</b>B are opposite surfaces of the second chip <b>640</b>. The fourth surface <b>630</b>B is the emitting surface of the first chip <b>630</b>, and the fifth surface <b>640</b>A is the receiving surface of the second chip <b>640</b>. In this exemplary embodiment, the chip package structure <b>600</b> further comprises a first conduction structure <b>631</b> and a second conduction structure <b>632</b>. The first conduction structure <b>631</b> and the second conduction structure <b>632</b> are on the third surface <b>630</b>A of the first chip <b>630</b> and respectively connected to the first electrical conduction posts <b>611</b>, <b>612</b>, so that the first chip <b>630</b> is electrically connected to the first electrical conduction posts <b>611</b>, <b>612</b>. As a result, the first chip <b>630</b> can be electrically connected to the exterior of the converter (the chip package structure <b>600</b>). The chip package structure <b>600</b> further comprises a first conductive connection structure <b>643</b> and a second conductive connection structure <b>644</b>. The first conductive connection structure <b>643</b> is on the sixth surface <b>640</b>B and connected to the second electrical conduction post <b>613</b> through a first wire <b>645</b>, and the second conductive connection structure <b>644</b> is on the sixth surface <b>640</b>B and connected to the second electrical conduction post <b>614</b> through a second wire <b>646</b>, so that the second chip <b>640</b> is electrically connected to the second electrical conduction posts <b>613</b>, <b>614</b>. As a result, the second chip <b>640</b> can be connected to the exterior of the converter (the chip package structure <b>600</b>).</p><p id="p-0055" num="0054">In this exemplary embodiment, the first bonding layer <b>671</b>, the second bonding layer <b>672</b>, and/or the light-transmissive middle layer <b>680</b> of the chip package structure <b>600</b> may be made of electrically insulating material(s). Compared with the chip package structure <b>100</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, in this embodiment, the distance D<b>1</b> between the first chip <b>630</b> and the second chip <b>640</b> can be reduced because of the wafer-to-wafer bonding process, and the overall volume of the chip package structure <b>600</b> can be then reduced. As a result, in this embodiment, the chip package structure <b>600</b> is beneficial for small-size device applications.</p><p id="p-0056" num="0055">Please refer to <figref idref="DRAWINGS">FIG. <b>7</b></figref>. <figref idref="DRAWINGS">FIG. <b>7</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to another exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the chip package structure <b>700</b> comprises similar elements and structure to those of the chip package structure <b>600</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, and the difference between the embodiment shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and the embodiment shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref> is at least that, in the chip package structure <b>700</b>, the first chip <b>730</b> is a vertical chip rather than the flip chip in the chip package structure <b>600</b>, and the width of the first chip <b>730</b> is greater than the width of the second chip <b>640</b>.</p><p id="p-0057" num="0056">Specifically, in this embodiment, the chip package structure <b>700</b> comprises a first conduction structure <b>731</b> and a plurality of second conduction structures <b>732</b>, <b>732</b>&#x2032;. The first conduction structure <b>731</b> is on the third surface <b>730</b>A of the first chip <b>730</b>, and the second conduction structures <b>732</b>, <b>732</b>&#x2032; are on the fourth surface <b>730</b>B of the first chip <b>730</b>. The first conduction structure <b>731</b> is connected to the first electrical conduction post <b>711</b>, and the second conduction structures <b>732</b>, <b>732</b>&#x2032; are respectively connected to the first electrical conduction posts <b>712</b>, <b>712</b>&#x2032; through corresponding wires <b>734</b>, <b>734</b>&#x2032;, so that the first chip <b>730</b> is electrically connected to the substrate <b>710</b>, and thus the first chip <b>730</b> can be electrically connected to the exterior of the converter (the chip package structure <b>700</b>). The formation of the electric conduction between the second chip <b>640</b> and the exterior of the converter (the chip package structure <b>700</b>) is identical to the formation of the electric conduction between the second chip <b>640</b> and the exterior of the converter (the chip package structure <b>600</b>) of the exemplary embodiment shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0058" num="0057">In this exemplary embodiment, during the manufacture of the chip package structure, a plurality of second chips is bonded to a first wafer (not shown in the figures), wherein the first wafer is formed with a plurality of first chips by cutting the light- transmissive layer. Then, the first wafer is cut. Afterwards, a first conduction structure and a second conduction structure are formed on the obtained structure, and the first chip is disposed on a substrate. In an exemplary embodiment, the first chip and the second chip are electrically connected to the substrate through wires to complete the chip package structure of this embodiment.</p><p id="p-0059" num="0058">As previously described, the second chip is connected to the first chip through a chip-to-wafer bonding process. Similarly, the first chip may also be connected to the second chip through the chip-to-wafer bonding process; that is, in this embodiment, a plurality of first chips is bonded to a second wafer having a plurality of second chips, and then the second wafer is cut. Afterwards, a first conduction structure and a second conduction structure are formed on the obtained structure, and the first conduction structure and the second conduction structure are then disposed on and electrically connected to the substrate to complete the chip package structure of this embodiment, wherein the width of the second chip is greater than the width of the first chip. In an exemplary embodiment, after the packaging process, chips made from epitaxial wafers with higher yields (the first wafer or the second wafer) are closer to the substrate.</p><p id="p-0060" num="0059">Please refer to <figref idref="DRAWINGS">FIG. <b>8</b></figref>. <figref idref="DRAWINGS">FIG. <b>8</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment. In this exemplary embodiment, the first chip <b>830</b> and the second chip <b>840</b> of the chip package structure <b>800</b> are both horizontal chips. The difference between this exemplary embodiment and the previous exemplary embodiments is at least that, in the chip package structure <b>800</b>, the first chip <b>830</b> and the second chip <b>840</b> are connected to each other through a spacing layer <b>890</b> and electrically insulated from each other by the spacing layer <b>890</b>. In this exemplary embodiment, the spacing layer <b>890</b> may be a light-transmissive layer, such as a light-transmissive middle layer, and the spacing layer <b>890</b> may be a single-layered structure or a multi-layered structure, but the disclosure is not limited thereto. In this exemplary embodiment, the electric connection between the first chip <b>830</b> and the substrate <b>810</b> and the electric connection between the second chip <b>840</b> and the substrate <b>810</b> are identical to those of the exemplary embodiment shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>; that is, in the chip package structure <b>800</b> of this embodiment, The first conduction structure <b>831</b> and the second conduction structure <b>832</b> are on the third surface <b>830</b>A of the first chip <b>830</b> and respectively connected to the first electrical conduction posts <b>811</b>, <b>812</b>, so that the first chip <b>830</b> is electrically connected to the first electrical conduction posts <b>811</b>, <b>812</b>. As a result, the first chip <b>830</b> can be connected to the exterior of the converter (the chip package structure <b>800</b>). The first conductive connection structure <b>843</b> is disposed on the sixth surface <b>840</b>B and connected to the second electrical conduction post <b>813</b> through a first wire <b>845</b>, and the second conductive connection structure <b>844</b> is on the sixth surface <b>840</b>B and connected to the second electrical conduction post <b>814</b> through a second wire <b>846</b>, so that the second chip <b>840</b> is electrically connected to the second electrical conduction posts <b>813</b>, <b>814</b>. As a result, the second chip <b>840</b> can be connected to the exterior of the converter (the chip package structure <b>800</b>).</p><p id="p-0061" num="0060">In this exemplary embodiment, the spacing layer and the first chip can be sequentially formed on the second chip by epitaxy. The material of the spacing layer may be a semiconductor with low doping concentration (such as between 1&#xd7;10<sup>15 </sup>cm<sup>&#x2212;3 </sup>and 5&#xd7;10<sup>16 </sup>cm<sup>&#x2212;3</sup>) and high resistance. In an exemplary embodiment, the spacing layer can be made of Al<sub>2</sub>O<sub>3 </sub>obtained by oxidizing AlGaAs.</p><p id="p-0062" num="0061">Please refer to <figref idref="DRAWINGS">FIG. <b>9</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>9</b>F</figref>. <figref idref="DRAWINGS">FIG. <b>9</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>9</b>F</figref> illustrate the manufacture process of a chip package structure according to an exemplary embodiment. In this exemplary embodiment, the chip package structure is a wafer-level package structure formed through the wafer-to-wafer bonding process.</p><p id="p-0063" num="0062">First, as shown in <figref idref="DRAWINGS">FIG. <b>9</b>A</figref>, a first chip <b>930</b> is formed on a growth substrate <b>90</b>, and a first conduction structure <b>931</b> is deposited on the first chip <b>930</b>. The width of the first conduction structure <b>931</b> is less than the width of the first chip <b>930</b>, so that the first chip <b>930</b> is partially exposed.</p><p id="p-0064" num="0063">Next, as shown in <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>, a second chip <b>940</b> is formed on a light-transmissive substrate <b>92</b>, and a first conductive connection structure <b>943</b> and a second conductive connection structure <b>944</b> are formed on the same side of the second chip <b>940</b>.</p><p id="p-0065" num="0064">A bonding layer <b>94</b> is used to bond the structure shown in <figref idref="DRAWINGS">FIG. <b>9</b>A</figref> and the structure shown in <figref idref="DRAWINGS">FIG. <b>9</b>B</figref> with each other to obtain the structure shown in <figref idref="DRAWINGS">FIG. <b>9</b>C</figref>.</p><p id="p-0066" num="0065">Then, as shown in <figref idref="DRAWINGS">FIG. <b>9</b>D</figref>, the growth substrate <b>90</b> is removed.</p><p id="p-0067" num="0066">Then, the portions surrounding the first chip <b>930</b> and surrounding the bonding layer <b>94</b> are removed, so that the first conductive connection structure <b>943</b> and the second conductive connection structure <b>944</b> are partially exposed.</p><p id="p-0068" num="0067">As shown in <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>, an insulating layer <b>96</b> is formed and covers parts of the surface of the first chip <b>930</b> and the side walls <b>930</b>C, <b>930</b>D of the first chip <b>930</b>, and the insulating layer <b>96</b> is connected to the first conductive connection structure <b>943</b> and the second conductive connection structure <b>944</b> through fan-out pads <b>981</b>, <b>982</b>, respectively. The fan-out pads <b>981</b>, <b>982</b> also cover the insulating layer <b>96</b>.</p><p id="p-0069" num="0068">Last, the second conduction structures <b>932</b>, <b>932</b>&#x2032; are formed on the exposed surface of the first chip <b>930</b>, and the whole package structure is disposed on the substrate <b>910</b> to obtain the chip package structure <b>900</b> shown in <figref idref="DRAWINGS">FIG. <b>9</b>F</figref>, wherein the second conduction structures <b>932</b>, <b>932</b>&#x2032; are connected to the first electrical conduction posts <b>911</b>, <b>912</b>, and the first conductive connection structure <b>943</b> and the second conductive connection structure <b>944</b> are connected to the second electrical conduction posts <b>913</b>, <b>914</b>, respectively, so that the chip package structure can be electrically connected to the exterior.</p><p id="p-0070" num="0069">As previously illustrated, in the previous exemplary embodiments, the first chip may be a light-emitting chip, such as an LED or a laser diode, and the second chip may be a light-receiving chip, such as a photovoltaic chip or a photodiode chip. In the chip package structure, the first chip and the second chip are configured to be opposite to each other in the chip region. The following paragraphs will further illustrate the structures of the first chip and the second chip in the chip package structure according to one or some embodiments.</p><p id="p-0071" num="0070">Please refer to <figref idref="DRAWINGS">FIG. <b>10</b></figref> through <figref idref="DRAWINGS">FIG. <b>12</b></figref> for the following illustration on the details of the first chip of the chip package structure according to an exemplary embodiment.</p><p id="p-0072" num="0071">Please refer to <figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>11</b></figref>. <figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>11</b></figref> illustrate a schematic cross-sectional view and a schematic bottom (electrode side) view of a chip package structure according to an exemplary embodiment. In this exemplary embodiment, the first chip <b>1030</b> is a laser element; more specifically, in this embodiment, the first chip <b>1030</b> is a VCSEL chip. As shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, in this exemplary embodiment, the first chip <b>1030</b> comprises a permanent substrate <b>10</b> and an epitaxy structure <b>20</b> on one side of the permanent substrate <b>10</b>, and the epitaxy structure <b>20</b> comprises at least one columnar structure P. In this embodiment, the epitaxy structure <b>20</b> comprises a plurality of columnar structures P. Each of the columnar structures P comprises, looking from the permanent substrate <b>10</b>, a first semiconductor structure <b>202</b>, a current limiting layer <b>205</b>, and an active structure <b>204</b> in which the first semiconductor structure <b>202</b>, the current limiting layer <b>205</b>, and the active structure <b>204</b> are sequentially further from the permanent substrate <b>10</b>. For the specific structure of the first chip <b>1030</b> in this exemplary embodiment, please further refer to U.S. application Ser. No. 16/863,277 and Taiwan Patent Application No. 108115024 filed by the applicant.</p><p id="p-0073" num="0072">Please refer to <figref idref="DRAWINGS">FIG. <b>12</b></figref>. <figref idref="DRAWINGS">FIG. <b>12</b></figref> illustrates a schematic top (light-emitting apertures side) view and an enlarged partial top view of a chip package structure according to an exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, looking from the side of the light-emitting apertures of the first chip <b>1030</b>, the first chip <b>1030</b> comprises a plurality of blocks (A<sub>1-1</sub>-A<sub>10-8</sub>) arranged orderly. In this exemplary embodiment, the blocks (A<sub>1-1</sub>-A<sub>10-8</sub>) are arranged into a two-dimensional (2D) array, such as, but not limited to, a 4&#xd7;6 array, an 8&#xd7;10 array, a 12&#xd7;16 array, or a 16&#xd7;20 array. As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, in this exemplary embodiment, the blocks (A<sub>1-1</sub>-A<sub>10-8</sub>) are arranged into an 8&#xd7;10 array.</p><p id="p-0074" num="0073">As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, in this exemplary embodiment, each of the blocks (such as block A<sub>1-1</sub>) of the first chip <b>1030</b> comprise a plurality of columnar structures P, and the number of the columnar structures P in one of the blocks is identical to the number of the columnar structures P in another one of the blocks. As a result, the lighting patterns and intensities of all blocks (A<sub>1-1</sub>-A<sub>10-8</sub>) of the first chip <b>1030</b> are substantially identical. For example, in this exemplary embodiment, each of the blocks (A<sub>1-1</sub>-A<sub>10-8</sub>) comprises 18 columnar structures P, and a distance between any two neighboring ones of the columnar structures P is identical to a distance between any other two neighboring ones of the columnar structures P.</p><p id="p-0075" num="0074">As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, a first pitch d<b>1</b> exists between two neighboring blocks A<sub>1-1</sub>, A<sub>1-2</sub>. The first pitch d<b>1</b> is defined as the distance between corresponding columnar structures P in two neighboring ones of the blocks. As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, in this exemplary embodiment, the first pitch d<b>1</b> is defined as the distance between the columnar structure P<b>11</b> in the block A<sub>1-1 </sub>and the columnar structure P<b>21</b> in the block A<sub>1-2</sub>. More specifically, in this embodiment, the first pitch d<b>1</b> refers to the distance between the leftmost wall of the columnar structure P<b>11</b> and the leftmost wall of the columnar structure P<b>21</b>.</p><p id="p-0076" num="0075">Please also refer to <figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>11</b></figref>. The first chip <b>1030</b> comprises a first conduction structure <b>902</b> and a second conduction structure <b>904</b>. The columnar structures P in the blocks (A<sub>1-1</sub>-A<sub>10-8</sub>) are electrically connected to the first conduction structure <b>902</b> and the second conduction structure <b>904</b>. Alternatively, in some embodiments, the first chip <b>1030</b> may comprise a plurality of pairs of first and second conduction structures, and the columnar structures in different blocks may be electrically connected to the first conduction structures and the second conduction structures of different pairs of conduction structures, so that the blocks of the first chip <b>1030</b> can be independently controlled to realize divided lighting control and thus increase the application potential of the chip package structure according to one or some embodiments. For example, by utilizing different pairs of conduction structures, the block A<sub>1-1 </sub>and the block A<sub>1-2 </sub>can be independently controlled so that the block A<sub>1-1 </sub>and the block A<sub>1-2 </sub>do not emit light simultaneously, and the columnar structures in the same block (the columnar structures in the block A<sub>1-1 </sub>or the columnar structures in the block A<sub>1-2</sub>), which are the light-emitting apertures of the VCSEL chip, emit light simultaneously.</p><p id="p-0077" num="0076">The following paragraphs will illustrate the details of the second chip of the chip package structure according to one or some embodiments.</p><p id="p-0078" num="0077">Please refer to <figref idref="DRAWINGS">FIG. <b>13</b></figref>. <figref idref="DRAWINGS">FIG. <b>13</b></figref> illustrates a schematic cross-sectional view of the basic epitaxial structure <b>1300</b> of a second chip of a chip package structure according to an exemplary embodiment. As previously illustrated, the second chip may be a photovoltaic chip or a photodiode chip. The basic structure of the second chip comprises a substrate <b>1310</b>, a first semiconductor structure <b>1320</b>, a first active layer <b>1330</b>, a second semiconductor structure <b>1340</b>, and a transmission layer <b>1350</b>, in which the first semiconductor structure <b>1320</b>, the first active layer <b>1330</b>, the second semiconductor structure <b>1340</b>, and the transmission layer are sequentially on the substrate <b>1310</b>, as shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>. In this exemplary embodiment, the transmission layer <b>1350</b> on the second semiconductor structure <b>1340</b> is adapted to increase current spreading capability and effectively capture the electricity generated by the active layer <b>1330</b>, so that the energy conversion efficiency of the second chip is increased, but the disclosure is not limited thereto.</p><p id="p-0079" num="0078">Please refer to <figref idref="DRAWINGS">FIG. <b>14</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>14</b>F</figref> and <figref idref="DRAWINGS">FIG. <b>15</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>15</b>F</figref> for the following illustration on the manufacture process of the second chip in the chip package structure according to one or some embodiments.</p><p id="p-0080" num="0079">Please refer to <figref idref="DRAWINGS">FIG. <b>14</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>14</b>A</figref>. <figref idref="DRAWINGS">FIG. <b>14</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>14</b>F</figref> illustrate schematic cross-sectional views of the structures of the second chip shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref> in all manufacture steps of the manufacturing process of the second chip according to an exemplary embodiment. <figref idref="DRAWINGS">FIG. <b>15</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>15</b>F</figref> illustrate schematic top views of the structures of the second chip in all manufacture steps of the manufacturing process of the second chip corresponding to <figref idref="DRAWINGS">FIG. <b>14</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>14</b>F</figref>.</p><p id="p-0081" num="0080">In this exemplary embodiment, the second chip is a photovoltaic chip and is adapted to receive the light emitted by the first chip and then convert the light into electricity output. As previously illustrated, the basic structure <b>1300</b> of the second chip shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref> comprises a substrate <b>1310</b>, a first semiconductor structure <b>1320</b>, a first active layer <b>1330</b>, a second semiconductor structure <b>1340</b>, and a transmission layer <b>1350</b>, in which the first semiconductor structure <b>1320</b>, the first active layer <b>1330</b>, the second semiconductor structure <b>1340</b>, and the transmission layer <b>1350</b> are sequentially on the substrate <b>1310</b>.</p><p id="p-0082" num="0081">First, as shown in <figref idref="DRAWINGS">FIG. <b>14</b>A</figref>, the first active layer <b>1330</b>, the second semiconductor structure <b>1340</b>, and the transmission layer <b>1350</b> of the basic structure <b>1300</b> are partially removed, so that the first semiconductor structure <b>1320</b> is partially exposed, and a plurality of first mesa structures (such as the first mesa structures <b>1411</b>-<b>1413</b>) is formed. Each of the first mesa structures <b>1411</b>-<b>1413</b> is formed by the unremoved parts of the first active layer <b>1330</b>, the second semiconductor structure <b>1340</b>, and the transmission layer <b>1350</b>. According to the top view shown in <figref idref="DRAWINGS">FIG. <b>15</b>A</figref>, the mesa structures <b>1411</b>-<b>1413</b> are arranged into a 2D array (such as, but not limited to, a 4&#xd7;6 array, an 8&#xd7;10 array, a 12&#xd7;16 array, a 16&#xd7;20 array) with an orderly misalignment. In this exemplary embodiment, the first mesa structures are arranged into an 8&#xd7;10 array.</p><p id="p-0083" num="0082">Next, as shown in <figref idref="DRAWINGS">FIG. <b>14</b>B</figref>, the first semiconductor structure <b>1320</b> is partially removed to form a plurality of grooves <b>1321</b>A-<b>1323</b>A, so that the portions of the substrate <b>1310</b> beneath the grooves <b>1321</b>A-<b>1323</b>A are exposed through the grooves <b>1321</b>A-<b>1323</b>A, and a plurality of second mesa structures is formed (such as the second mesa structures <b>1421</b>-<b>1423</b>). A corresponding groove separates two neighboring ones of the second mesa structures. For example: neighboring second mesa structures <b>1421</b>, <b>1422</b> are separated by the groove <b>1321</b>A, and neighboring second mesa structures <b>1422</b>, <b>1423</b> are separated by the groove <b>1322</b>A. Each of the second mesa structures <b>1421</b>-<b>1423</b> comprises a first semiconductor structure <b>1320</b> and a corresponding one of the first mesa structures <b>1411</b>-<b>1413</b> on the first semiconductor structure <b>1320</b>. In each of the second mesa structures <b>1421</b>-<b>1423</b>, a corresponding one of first connection structures <b>1431</b>-<b>1433</b> is formed on the first semiconductor structure <b>1320</b>. The distance between two neighboring ones of the second mesa structures (such as the second mesa structure <b>1422</b> and the second mesa structure <b>1423</b>) is defined as a second pitch d<b>2</b>. Specifically, in this embodiment, the second pitch d<b>2</b> refers to the distance between the rightmost wall of any of the second mesa structures (for example, the second mesa structure <b>1422</b>) and the rightmost wall of a neighboring one of the second mesa structures (for example, the second mesa structure <b>1423</b>). According to the top view shown in <figref idref="DRAWINGS">FIG. <b>15</b>B</figref>, the second mesa structures <b>1421</b>-<b>1423</b> are arranged into a 2D array (such as, but not limited to, a 4&#xd7;6 array, an 8&#xd7;10 array, a 12&#xd7;16 array, a 16&#xd7;20 array) with an orderly misalignment. In this exemplary embodiment, the second mesa structures are arranged into an 8&#xd7;10 array.</p><p id="p-0084" num="0083">As previously illustrated, in one or some embodiments of the disclosure, the first chip and the second chip are connected to form the chip package structure, wherein each of the second mesa structures of the second chip is aligned with a corresponding one of the blocks (for example, the blocks A<sub>1-1</sub>-A<sub>10-8 </sub>of the first chip <b>1030</b> shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>) of the first chip. Specifically, in this exemplary embodiment, each of the second mesa structures <b>1421</b>-<b>1423</b> is aligned with each of the blocks A<sub>1-1</sub>-A<sub>1-3 </sub>of the first chip <b>1030</b> shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, and the first pitch d<b>1</b> of the first chip <b>1030</b> and the second pitch d<b>2</b> of the second chip are substantially identical. Alternatively, in some other exemplary embodiments, the second pitch d<b>2</b> may be greater or less than the first pitch d<b>1</b>.</p><p id="p-0085" num="0084">As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, in an exemplary embodiment, the first chip <b>1030</b> has a geometric center C<b>1</b>, and each of the blocks A<sub>1-1</sub>-A<sub>10-8 </sub>has a corresponding geometric center as well, such as geometric centers C<b>11</b>, C<b>12</b>. After the first chip and the second chip are connected and packaged, the geometric center C<b>1</b> of the first chip and the geometric center of the second chip (C<b>2</b> shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>) are substantially aligned with each other, with an error range of &#xb1;20 &#x3bc;m. In another exemplary embodiment, preferably, each of the geometric centers C<b>11</b>, C<b>12</b>, of the blocks of the first chip <b>1030</b> is substantially aligned with a corresponding one of the geometric centers (such as the geometric centers C<b>21</b>, C<b>22</b> shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>) of the second mesa structures of the second chip. Regarding this alignment configuration, the following paragraphs will further illustrate using <figref idref="DRAWINGS">FIG. <b>16</b></figref>. In an exemplary embodiment, according to the top view, the horizontal distance between the geometric center C<b>1</b> of the first chip and the geometric center of the second chip is less than 30 &#x3bc;m, such as in a range between 5 &#x3bc;m and 30 &#x3bc;m, and the horizontal distance between the geometric center C<b>11</b> of the first block and the geometric center (such as C<b>21</b> shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>) of the corresponding one of the second mesa structures is also less than 30 &#x3bc;m, such as in a range between 5 &#x3bc;m and 30 &#x3bc;m.</p><p id="p-0086" num="0085">Next, as shown in <figref idref="DRAWINGS">FIG. <b>14</b>C</figref> and <figref idref="DRAWINGS">FIG. <b>15</b>C</figref>, a first insulating layer <b>1440</b> is formed. The first insulating layer <b>1440</b> covers the sides and top of each of the second mesa structures <b>1421</b>-<b>1423</b> and covers the first semiconductor <b>1320</b> and the substrate <b>1310</b>. The first insulating layer <b>1440</b> comprises a plurality of first openings <b>1440</b>A and a plurality of second openings <b>1440</b>B. The portions of the transmission layer <b>1350</b> beneath the first openings <b>1440</b>A are exposed through the first openings <b>1440</b>A, and the portions of the first connection structures <b>1431</b>-<b>1433</b> beneath the second openings <b>1440</b>B are exposed through the second openings <b>1440</b>B.</p><p id="p-0087" num="0086">Next, as shown in <figref idref="DRAWINGS">FIG. <b>14</b>D</figref> and <figref idref="DRAWINGS">FIG. <b>15</b>D</figref>, a connection layer <b>1450</b> is formed. The connection layer <b>1450</b> covers the first insulating layer <b>1440</b>, fills the first openings <b>1440</b>A, and covers the second openings <b>1440</b>B, so that the connection layer <b>1450</b> connects the transmission layer <b>1350</b> to the first connection structures <b>1431</b>-<b>1433</b>. The second mesa structures <b>1421</b>-<b>1423</b> are thus electrically connected to each other. Specifically, in this embodiment, the connection layer <b>1450</b> connects the first connection structure of one of the second mesa structures (for example, the connection structure <b>1432</b> of the second mesa structure <b>1422</b>) to the first opening of a neighboring one of the mesa structures (for example, the first opening <b>1440</b>A of the second mesa structure <b>1423</b>), so as to form the electrical connections among the second mesa structures. In this exemplary embodiment, the second mesa structures <b>1421</b>-<b>1423</b> are connected in series, so as to realize the high output voltage feature of the chip package structure. In some other exemplary embodiments, depending on actual applications of the chip package structure, the second mesa structures may be connected in parallel, so as to realize the large current output feature of the chip package structure.</p><p id="p-0088" num="0087">Next, as shown in <figref idref="DRAWINGS">FIG. <b>14</b>E</figref>, a second insulating layer <b>1460</b> is formed. The second insulating layer <b>1460</b> covers the connection layer <b>1450</b>. According to the top view shown in <figref idref="DRAWINGS">FIG. <b>15</b>E</figref>, the second insulating layer <b>1460</b> comprises a third opening <b>1460</b>A, a fourth opening <b>1460</b>B, and a plurality of fifth openings <b>1460</b>C, so that portions of the connection layer <b>1450</b> beneath the third opening <b>1460</b>A, portions beneath the fourth opening <b>1460</b>B, and portions beneath the fifth openings <b>1460</b>C are exposed (will be further illustrated with <figref idref="DRAWINGS">FIG. <b>17</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>17</b>C</figref> and <figref idref="DRAWINGS">FIG. <b>18</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>18</b>C</figref>) through the third opening <b>1460</b>A, the fourth opening <b>1460</b>B, and the fifth openings <b>1460</b>C, respectively. Except the regions of the second mesa structures corresponding to the third opening <b>1460</b>A, the fourth opening <b>1460</b>B, and the fifth openings <b>1460</b>C, the second insulating layer <b>1460</b> covers most of the surface regions of the second mesa structures <b>1421</b>-<b>1423</b>.</p><p id="p-0089" num="0088">In this exemplary embodiment, according to the top view, the substrate <b>1310</b> is rectangular-shaped. The substrate <b>1310</b> has a first side <b>1310</b>S<b>1</b> and a second side <b>1310</b>S<b>2</b> opposite to each other as well as a third side <b>1310</b>S<b>3</b> and a fourth side <b>1310</b>S<b>4</b> opposite to each other. The length of the first side <b>1310</b>S<b>1</b> and the length of the second side <b>1310</b>S<b>2</b> are less than the length of the third side <b>1310</b>S<b>3</b> and the length of the fourth side <b>1310</b>S<b>4</b>. In other words, in this embodiment, the first side <b>1310</b>S<b>1</b> and the second side <b>1310</b>S<b>2</b> are the shorter sides of the rectangular substrate <b>1310</b>, while the third side <b>1310</b>S<b>3</b> and the fourth side <b>1310</b>S<b>4</b> are the longer sides of the rectangular substrate <b>1310</b>. As shown in <figref idref="DRAWINGS">FIG. <b>15</b>E</figref>, in this exemplary embodiment, the third opening <b>1460</b>A of the second insulating layer <b>1460</b> is adjacent to a joint portion between the first side <b>1310</b>S<b>1</b> and the third side <b>1310</b>S<b>3</b>, and the fourth opening <b>1460</b>B is adjacent to a joint portion between the second side <b>1310</b>S<b>2</b> and the third side <b>1310</b>S<b>3</b>; while the fifth openings <b>1460</b>C are divided into two groups, one group of the fifth openings <b>1460</b>C are arranged adjacent to and along the third side <b>1310</b>S<b>3</b>, and the other group of the fifth openings <b>1460</b>C are arranged adjacent to and along the fourth side <b>1310</b>S<b>4</b>. A first output electrode set <b>1480</b> and a second output electrode set <b>1490</b> are thus further formed (will be illustrated later).</p><p id="p-0090" num="0089">Next, as shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, an electrode layer <b>1470</b> is formed. The electrode layer <b>1470</b> covers the second insulating layer <b>1460</b> to achieve the formation of the second chip <b>1400</b> in this exemplary embodiment. According to the top view shown in <figref idref="DRAWINGS">FIG. <b>15</b>F</figref>, the electrode layer <b>1470</b> is formed to comprise a first electrode portion <b>1471</b>, a second electrode portion <b>1472</b>, a third electrode portion <b>1473</b>, and a fourth electrode portion <b>1474</b>, which are respectively arranged adjacent to and along the first side <b>1310</b>S<b>1</b>, the second side <b>1310</b>S<b>2</b>, the third side <b>1310</b>S<b>3</b>, and the fourth side <b>1310</b>S<b>4</b> of the rectangular substrate <b>1310</b>. As shown in <figref idref="DRAWINGS">FIG. <b>15</b>F</figref>, the first electrode portion <b>1471</b> comprises a plurality of first electrode connection structures <b>1471</b><i>a</i><b>1</b>-<b>1471</b><i>a</i><b>13</b> (in this embodiment, the number of the first electrode connection structures <b>1471</b><i>a</i><b>1</b>-<b>1471</b><i>a</i><b>13</b> is thirteen), the second electrode portion <b>1472</b> comprises a plurality of second electrode connection structures <b>1472</b><i>a</i><b>1</b>-<b>14722</b><i>a</i><b>12</b> (in this embodiment, the number of the second electrode connection structures <b>1472</b><i>a</i><b>1</b>-<b>14722</b><i>a</i><b>12</b> is twelve), the third electrode portion <b>1473</b> comprises a plurality of third electrode connection structures <b>1473</b><i>a</i><b>1</b>-<b>1473</b><i>a</i><b>6</b> (in this embodiment, the number of the third electrode connection structures <b>1473</b><i>a</i><b>1</b>-<b>1473</b><i>a</i><b>6</b> is six), and the fourth electrode portion <b>1474</b> comprises a plurality of fourth electrode connection structures <b>1474</b><i>a</i><b>1</b>-<b>1474</b><i>a</i><b>5</b> (in this embodiment, the number of the fourth electrode connection structures <b>1474</b><i>a</i><b>1</b>-<b>1474</b><i>a</i><b>5</b> is five).</p><p id="p-0091" num="0090">The electrode layer <b>1470</b> further comprises a fifth electrode portion in a central region enclosed by the first electrode portion <b>1471</b>, the second electrode portion <b>1472</b>, the third electrode portion <b>1473</b>, and the fourth electrode portion <b>1474</b>. The fifth electrode portion <b>1475</b> covers the second mesa structures (such as the second mesa structures <b>1421</b>-<b>1423</b>) and the grooves (such as the groove <b>1321</b>A-<b>1323</b>A) The fifth electrode portion <b>1475</b> comprises a plurality of sixth openings <b>1470</b>A. The portions of the second insulating layer <b>1460</b> beneath the sixth openings <b>1470</b>A are exposed through the sixth openings <b>1470</b>A. The sixth openings <b>1470</b>A are arranged orderly into a 2D array which corresponds to the second mesa structures. In this exemplary embodiment, a light passes through the sixth openings <b>1470</b>A, enters the insulating layer <b>1460</b> and the second mesa structures <b>1421</b>-<b>1423</b>, and is then converted into electricity; that is, the sixth openings <b>1470</b>A define a plurality of light receiving regions of the second chip <b>1400</b>.</p><p id="p-0092" num="0091">Please refer to <figref idref="DRAWINGS">FIG. <b>16</b></figref>. <figref idref="DRAWINGS">FIG. <b>16</b></figref> illustrates a schematic top view of the second chip according to an exemplary embodiment. Specifically, <figref idref="DRAWINGS">FIG. <b>16</b></figref> illustrates the top view of the second chip <b>1400</b> formed by the aforementioned manufacturing process. For illustrative purposes, some structures and/or layers (such as the first insulating layer, the second insulating layer, and the second mesa structures) of the second chip <b>1400</b> are not shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref> to make the view clearer.</p><p id="p-0093" num="0092">Please also refer to <figref idref="DRAWINGS">FIG. <b>17</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>17</b>C</figref>, <figref idref="DRAWINGS">FIG. <b>18</b>A</figref>, and <figref idref="DRAWINGS">FIG. <b>18</b>B</figref>. <figref idref="DRAWINGS">FIG. <b>17</b>A</figref> illustrates an enlarged partial view of <figref idref="DRAWINGS">FIG. <b>16</b></figref> and is used to illustrate the structure within the block X enclosed by dotted line, and <figref idref="DRAWINGS">FIG. <b>17</b>B</figref> and <figref idref="DRAWINGS">FIG. <b>17</b>C</figref> illustrate schematic cross- sectional views of <figref idref="DRAWINGS">FIG. <b>17</b>A</figref> along line B-B&#x2032; and line C-C&#x2032;, respectively. <figref idref="DRAWINGS">FIG. <b>18</b>A</figref> illustrates an enlarged partial view of <figref idref="DRAWINGS">FIG. <b>16</b></figref> and is used to illustrate the structure within the block Y enclosed by dotted line, and <figref idref="DRAWINGS">FIG. <b>18</b>B</figref> illustrates a schematic cross-sectional view of <figref idref="DRAWINGS">FIG. <b>18</b>A</figref> along line D-D&#x2032;.</p><p id="p-0094" num="0093">In this exemplary embodiment, the first electrode connection structure <b>1471</b><i>a</i><b>1</b> of the electrode layer <b>1470</b> is filled in the third opening <b>1460</b>A and thus the first electrode connection structure <b>1471</b><i>a</i><b>1</b> is connected to the connection layer <b>1450</b> to form electrical connection, so that the first conductive connection structure (such as the aforementioned first conductive connection structure <b>143</b>) of the chip package structure according to one or some embodiments of the disclosure is thus formed, as shown in <figref idref="DRAWINGS">FIG. <b>17</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>17</b>B</figref>. The second electrode connection structure <b>1472</b><i>a</i><b>1</b> of the electrode layer <b>1470</b> is filled in the fourth opening <b>1460</b>B and thus the second electrode connection structure <b>1472</b><i>a</i><b>1</b> is connected to the connection layer <b>1450</b> to form electrical connection, so that the second conductive connection structure (such as the aforementioned second conductive connection structure <b>144</b>) of the chip package structure according to one or some embodiments of the disclosure is thus formed, as shown in <figref idref="DRAWINGS">FIG. <b>18</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>18</b>B</figref>. The third electrode connection structures <b>1473</b><i>a</i><b>1</b>-<b>1473</b><i>a</i><b>6</b> and the fourth electrode connection structures <b>1474</b><i>a</i><b>1</b>-<b>1474</b><i>a</i><b>5</b> of the electrode layer <b>1470</b> are filled in the fifth openings <b>1460</b>C adjacent to the third side <b>1310</b>S<b>3</b> and adjacent to the fourth side <b>1310</b>S<b>4</b>, respectively, and thus the third electrode connection structures <b>1473</b><i>a</i><b>1</b>-<b>1473</b><i>a</i><b>6</b> and the fourth electrode connection structures <b>1474</b><i>a</i><b>1</b>-<b>1474</b><i>a</i><b>5</b> are connected to the connection layer <b>1450</b> to form electrical connection, so that the first output electrode set <b>1480</b> and the second output electrode set <b>1490</b> are thus formed to allow the second chip <b>1400</b> to adjust output voltage based on different application scenarios. The first output electrode set <b>1480</b> is adjacent to the third side <b>1310</b>S<b>3</b> and comprises a plurality of first output electrodes <b>1481</b>-<b>1486</b> (in this embodiment, the number of the first output electrodes <b>1481</b>-<b>1486</b> is six), and the second output electrode set <b>1490</b> is adjacent to the fourth side <b>1310</b>S<b>4</b> and comprises a plurality of second output electrodes <b>1491</b>-<b>1495</b> (in this embodiment, the number of the second output electrodes <b>1491</b>-<b>1495</b> is five). For example, each of the second mesa structures (such as the second mesa structures <b>1421</b>-<b>1423</b> shown in <figref idref="DRAWINGS">FIG. <b>15</b>B</figref>) is adapted to generate a voltage of 1V, and the second mesa structures are connected in series. When the second chip <b>1400</b> is connected externally to the application environment through the first output electrode <b>1481</b> and the second output electrode <b>1491</b>, the output voltage of the second chip <b>1400</b> is 8 V, because eight of the second mesa structures <b>1421</b>-<b>1428</b> shown in <figref idref="DRAWINGS">FIG. <b>15</b>B</figref> are connected in series. When the second chip <b>1400</b> is connected externally to the application environment through the first output electrode <b>1481</b> and the second output electrode <b>1492</b>, the output voltage of the second chip <b>1400</b> is 24 V, because twenty-four of the second mesa structures <b>1421</b>-<b>1428</b> shown in <figref idref="DRAWINGS">FIG. <b>15</b>B</figref> are connected in series. Alternatively, in some other exemplary embodiments, the third electrode portion <b>1473</b> (the third electrode connection structures <b>1473</b><i>a</i><b>1</b>-<b>1473</b><i>a</i><b>6</b>) and the fourth electrode portion <b>1474</b> (the fourth electrode connection structures <b>1474</b><i>a</i><b>1</b>-<b>1474</b><i>a</i><b>5</b>) may be omitted. The fifth electrode portion <b>1475</b> of the electrode layer <b>1470</b> is electrically insulated from the first electrode portion <b>1471</b>, the second electrode portion <b>1472</b>, the third electrode portion <b>1473</b>, and the fourth electrode portion <b>1474</b>. The fifth electrode portion <b>1475</b> of the electrode layer <b>1470</b> is beneficial for the heat dissipation of the second chip <b>1400</b> and can avoid crosstalk effect among neighboring ones of the second mesa structures.</p><p id="p-0095" num="0094">Please refer to <figref idref="DRAWINGS">FIG. <b>19</b></figref>. <figref idref="DRAWINGS">FIG. <b>19</b></figref> illustrates a schematic view of the epitaxial structure of a second chip according to an exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>19</b></figref>, beside the first semiconductor structure <b>1920</b>, the first active structure <b>1930</b> and the second semiconductor <b>1940</b> which are sequentially on the substrate <b>1910</b>, in this exemplary embodiment, the second chip <b>1900</b> further comprises a third semiconductor structure <b>1950</b>, a second active structure <b>1960</b>, and a fourth semiconductor structure <b>1970</b> sequentially stacked on the second semiconductor structure <b>1940</b>. In this exemplary embodiment, the second chip further comprises a tunneling layer <b>1945</b> between the second semiconductor structure <b>1940</b> and the third semiconductor structure <b>1950</b>. Compared with the previous exemplary embodiments, such as the second chip <b>1400</b> shown in <figref idref="DRAWINGS">FIG. <b>15</b>F</figref>, in this exemplary embodiment, the second chip <b>1900</b> has two active structures (the first active structure <b>1930</b> and the second active structure <b>1940</b>) and thus can achieve even higher energy conversion efficiency and even higher output voltage. In some other exemplary embodiments, the second chip may also comprise three or more active structures so as to absorb lights with the same or different wavelengths. However, the thickness of each of the active layers grows greater from the receiving surface of the first chip toward the substrate surface of the second chip, so that the current generated by each of the active layers through light absorption is identical to one another. In some other exemplary embodiments, the thickness of the first active layer <b>1930</b> may be in a range between 3 &#x3bc;m and 10 &#x3bc;m; this range of thickness is beneficial for the absorption of the light emitted by the first chip (not shown in the figure). The second chip <b>1900</b> may further comprise a current cutoff layer <b>1915</b> between the substrate <b>1910</b> and the first semiconductor structure <b>1920</b>. The current cutoff layer is made of a non-doped semiconductor material such as InGaP, so that current leakage is avoided. The current cutoff layer <b>1915</b> may also be used as an etch stop layer for the removal of the substrate <b>1910</b>, and other substrates can be bonded to the other side of the substrate <b>1910</b> through wafer bonding. The other substrates may be made of electrically conductive or electrically insulating material(s). Wafer bonding materials will exist between the substrate and the semiconductor layer to provide electrical insulation.</p><p id="p-0096" num="0095">Please refer to <figref idref="DRAWINGS">FIG. <b>20</b></figref>. <figref idref="DRAWINGS">FIG. <b>20</b></figref> illustrates a schematic view of the epitaxial structure of a second chip according to an exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>, the second chip <b>2000</b> may comprise a reflective structure <b>2080</b> between the substrate <b>1910</b> and the first semiconductor structure <b>1920</b>. The reflective structure <b>2080</b> is beneficial for the realization of the second chip with even higher energy conversion efficiency. In this exemplary embodiment, the width W<b>1</b> of the first active layer <b>1930</b> is roughly identical to the width W<b>2</b> of the reflective structure <b>2080</b>.</p><p id="p-0097" num="0096">Please refer to FIG. <b>21</b>Athrough <figref idref="DRAWINGS">FIG. <b>21</b>C</figref>. FIG. <b>21</b>Athrough <figref idref="DRAWINGS">FIG. <b>21</b>C</figref> illustrate the manufacture process of a second chip according to an exemplary embodiment. <figref idref="DRAWINGS">FIG. <b>21</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>21</b>C</figref> are used to illustrate the manufacture process of the second chip.</p><p id="p-0098" num="0097">As shown in <figref idref="DRAWINGS">FIG. <b>21</b>A</figref>, a first semiconductor structure <b>2120</b>, a first active structure <b>2130</b>, and a second semiconductor structure <b>2140</b> are sequentially formed on a growth substrate <b>90</b>, and the reflective structure <b>2080</b> is deposited on the second semiconductor structure <b>2140</b>. The width W<b>2</b> of the reflective structure <b>2080</b> is less than the width W<b>1</b> of the first active structure <b>2130</b>.</p><p id="p-0099" num="0098">As shown in <figref idref="DRAWINGS">FIG. <b>21</b>B</figref>, a bonding layer <b>94</b> is formed. The bonding layer <b>94</b> covers the reflective structure <b>2080</b> and partially covers the second semiconductor <b>2140</b>, so that the second semiconductor structure <b>2140</b> is connected to the substrate <b>2110</b> (i.e., the permanent substrate).</p><p id="p-0100" num="0099">As shown in <figref idref="DRAWINGS">FIG. <b>21</b>C</figref>, the growth substrate <b>90</b> is removed. In this exemplary embodiment, the reflective structure <b>2080</b> may be made of a metal or an alloy with high reflectivity. In an exemplary embodiment, the reflective structure <b>2080</b> comprises a light-transmissive conduction layer and/or a distributed Bragg reflective (DBR) structure.</p><p id="p-0101" num="0100">According to one or some embodiments of the disclosure, the first and second semiconductor structures of the aforementioned second chip are of different types. For example, the first semiconductor structure is N-type, and the second semiconductor structure is P-type, or vice versa. As known by persons skilled in the art, a P-type semiconductor structure has holes as its main carrier, and an N-type semiconductor structure has electrons as its main carrier.</p><p id="p-0102" num="0101">The active structure is the light absorbing region of the second chip. The wavelength of the absorbed light is determined by the material (or bandgap) of the active structure. In other words, the active structure is adapted to absorb light with optical energy greater than the bandgap of the active structure. For example, the bandgap of the active structure may be 0.72 eV-1.77 eV (corresponding to infrared lights with wavelengths between 700 nm and 1700 nm), 1.77 eV-2.03 eV (corresponding to red lights with wavelengths between 610 nm and 700 nm), 2.1 eV-2.175 eV (corresponding to yellow lights with wavelengths between 570 nm and 590 nm), 2.137 eV-2.48 eV (corresponding to green lights with wavelengths between 500 nm and 580 nm), 2.53 eV-3.1 eV (corresponding to blue violet or blue lights with wavelengths between 400 nm and 490 nm), or 3.1 eV-4.96 eV (corresponding to ultraviolet lights with wavelengths between 250 nm and 400 nm). In one or some embodiments of the disclosure, the active structure is a semiconductor layer comprising a dopant, wherein the concentration of the dopant in the active structure is less than the concentration of the dopant in the first semiconductor structure and/or the concentration of the dopant in the second semiconductor structure. Specifically, in this embodiment, the concentration of the dopant in the active layer is less than 5&#xd7;10<sup>16 </sup>cm<sup>&#x2212;3</sup>, such as between 1&#xd7;10<sup>15 </sup>cm<sup>&#x2212;3 </sup>and 5&#xd7;10<sup>16 </sup>cm<sup>&#x2212;3</sup>. In an exemplary embodiment, the first active structure and the first semiconductor structure are of the same type, or the first active structure and the first semiconductor structure have the same dopant. In another exemplary embodiment, the first active structure is a semiconductor without intentional doping.</p><p id="p-0103" num="0102">In an exemplary embodiment, the active structure of the second chip is adapted to absorb red lights with wavelengths between 750 nm and 1100 nm. In an exemplary embodiment, the first active structure is a single layer between the first semiconductor structure and the second semiconductor structure. In another exemplary embodiment, the first semiconductor structure directly contacts the second semiconductor structure, wherein the first active structure is the interface between the first semiconductor structure and the second semiconductor structure.</p><p id="p-0104" num="0103">The permanent substrate (such as the substrate <b>1910</b>) of the second chip is adapted to support the first semiconductor structure and the other layers formed on the first semiconductor structure. The first semiconductor structure, the active structure, and the second semiconductor structure may be formed on the substrate or the growth substrate using epitaxial growth techniques such as metal-organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), or hydride vapor phase epitaxy (HYPE). When forming the layered structures on the growth substrate, substrate transferring technology can be used, so that the layered structures can be transferred to the permanent substrate using the bonding layer (such as the bonding layer <b>94</b> shown in <figref idref="DRAWINGS">FIG. <b>21</b>B</figref>), and the growth substrate can be optionally removed. The permanent substrate may be with dopants or without dopants, may be N-type or P-type, and may be made of glass, sapphire, silicon carbide, silicon, ceramics, or metal(s).</p><p id="p-0105" num="0104">In an exemplary embodiment, the transmission layer has a higher transmittance for the light which enters the second chip and has a wavelength that falls within the target range of wavelength. For example, the transmission layer may be semiconductor materials, metals, metal alloys, metal oxides, diamond-like carbon (DLC), or graphene. For example, the metal oxide may be ITO, InO, SnO, CTO, ATO, AZO, ZTO, GZO, IWO, ZnO, or IZO. For example, the metal may be Cu, Al, Cr, Sn, Au, Ni, Ti, Pt, Pd, Zn, Cd, Sb, Co, Ge, Be, or an alloy thereof.</p><p id="p-0106" num="0105">In an exemplary embodiment, the materials of the first semiconductor structure <b>202</b>, the second semiconductor <b>206</b>, and the active structure <b>204</b> include group III-V material compound semiconductors, such as AlGaInAs series, AlGaInP series, AlInGaN series, AlAsSb series, InGaAsP series, InGaAsN series, AlGaAsP series, or the like, and the materials of the first semiconductor structure <b>202</b>, the second semiconductor <b>206</b>, and the active structure <b>204</b> may be, such as AlGaInP, GaAs, InGaAs, AlGaAs, GaAsP, GaP, InGaP, AlInP, GaN, InGaN, or AlGaN. In the exemplary embodiments of the disclosure, if not specifically illustrated, the abovementioned chemical formulae refer to &#x201c;compounds conforming to stoichiometry&#x201d; and &#x201c;compounds not conforming to stoichiometry&#x201d;, wherein &#x201c;compounds conforming to stoichiometry&#x201d; may refer to compounds in which a total stoichiometric quantity of group III elements is identical to a total stoichiometric quantity of group V elements; on the contrary, &#x201c;compounds not conforming to stoichiometry&#x201d; may refer to compounds in which the total stoichiometric quantity of group III elements is not identical to the stoichiometric quantity of group V elements. For example, the chemical formula AlGaInAs series refers to a compound having group III element Al and/or Ga and/or In, and group V element As, wherein the total stoichiometric quantity of group III elements (Al and/or Ga and/or In) is identical to the total stoichiometric quantity of group V elements (As). Further, if the aforementioned chemical formulae refer to compounds conforming to stoichiometry , the AlGaInAs series represents (Al<sub>y1</sub>Ga<sub>(1-y1)</sub>)<sub>1-x1</sub>In<sub>x1</sub>As, wherein 0&#x2264;x<b>1</b>&#x2264;1, and 0&#x2264;y<b>1</b>&#x2264;1; the AlGaInP series represents (Al<sub>y2</sub>Ga<sub>(1-y2)</sub>)<sub>1-x2</sub>In<sub>x2</sub>P, wherein 0&#x2264;x<b>2</b>&#x2264;1, and 0&#x2264;y<b>2</b>&#x2264;1; the AlInGaN series represents (Al<sub>y3</sub>Ga<sub>(1-y3)</sub>)<sub>1-x3</sub>In<sub>x3</sub>N, wherein 0&#x2264;x<b>3</b>&#x2264;1, and 0&#x2264;y<b>3</b>&#x2264;1; the AlAsSb series represents AlAs<sub>x4</sub>Sb<sub>(1-x4)</sub>, wherein 0&#x2264;x<b>4</b>&#x2264;1; the InGaAsP series represents In<sub>x5</sub>Ga<sub>1-x5</sub>As<sub>1-y4</sub>P<sub>y4</sub>, wherein 0&#x2264;x<b>5</b>&#x2264;1, and 0&#x2264;y<b>4</b>&#x2264;1; the InGaAsN series represents In<sub>x6</sub>Ga<sub>1-x6</sub>As<sub>1-y5</sub>N<sub>y5</sub>, wherein 0&#x2264;x<b>6</b>&#x2264;1, and 0&#x2264;y<b>5</b>&#x2264;1; the AlGaAsP series represents Al<sub>x7</sub>Ga<sub>1-x7</sub>As<sub>1-y6</sub>P<sub>y6</sub>, wherein 0&#x2264;x<b>7</b>&#x2264;1, and 0&#x2264;y<b>6</b>&#x2264;1; and the InGaPSb series represents In<sub>x8</sub>Ga<sub>1-x8</sub>P<sub>y7</sub>Sb<sub>1-y7</sub>, wherein 0&#x2264;x<b>8</b>&#x2264;1, and 0&#x2264;y<b>7</b>&#x2264;1. In an exemplary embodiment, the materials of the first semiconductor structure, the active structure, and the second semiconductor structure are In<sub>z</sub>Ga<sub>(1-z)</sub>P, wherein 0&#x3c;z&#x3c;1. In another exemplary embodiment, the material of the first semiconductor structure may be AlGaInAs: Zn series, AlGaInP: Zn series, or InGaPSb: Zn series; the material of the second semiconductor structure may be AlGaInAs: Si series, AlGaInP: Si series, or InGaPSb: Si series, and the material of the active structure may be i-AlGaInAs series, i-AlGaInP series, or i-InGaPSb series.</p><p id="p-0107" num="0106">In one or some embodiments of the disclosure, the connection layer/connection structure and the electrode layer of the second chip comprise a metal or comprise a transparent conductive material, and the contact points comprise a metal material. For example, the metal material may include Cu, Al, Cr, Sn, Au, Ni, Ti, Pt, Pd, Zn, Cd, Sb, Co, Be, Ge, or an alloy thereof. The transparent conductive material may be ITO, InO, SnO, CTO, ATO, AZO, ZTO, GZO, IWO, ZnO, IZO, or graphene.</p><p id="p-0108" num="0107">The insulating layer comprises oxide or nitride, such as SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, or SiN<sub>x</sub>. In an exemplary embodiment, the insulating layer may be a multi-layered structure. For example, the insulating layer may comprise a first layer of SiO<sub>2 </sub>and a second layer of SiN<sub>x </sub>neighboring the first layer.</p><p id="p-0109" num="0108">Please refer to <figref idref="DRAWINGS">FIG. <b>22</b></figref>. <figref idref="DRAWINGS">FIG. <b>22</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to an exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the chip package structure <b>2200</b> is inversely arranged, as compared with the chip package structure <b>100</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>. In this exemplary embodiment, the first chip may be a VCSEL chip, and the second chip may be a photovoltaic chip. In this exemplary embodiment, the first chip may be the first chip <b>1030</b> shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, and the second chip may be the second chip <b>1400</b> shown in <figref idref="DRAWINGS">FIG. <b>14</b>F</figref>. For clear illustration, <figref idref="DRAWINGS">FIG. <b>22</b></figref> does not illustrate most structures or layers of the first chip <b>1030</b> and just illustrates the second semiconductor structure <b>206</b> and the columnar structures P (the columnar structures P<b>12</b>, P<b>13</b>, P<b>14</b> in block A<sub>1-1 </sub>and the columnar structures P<b>22</b>, P<b>23</b>, P<b>24</b> in the block A<sub>1-2 </sub>shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>) of the first chip <b>1030</b>.</p><p id="p-0110" num="0109">As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the columnar structures P<b>12</b>, P<b>13</b>, P<b>14</b>, P<b>22</b>, P<b>23</b>, P<b>24</b> of the first chip <b>1030</b> are arranged above the second mesa structures <b>1421</b>, <b>1422</b> of the second chip <b>1400</b>. Specifically, in this embodiment, the columnar structures P<b>12</b>, P<b>13</b>, P<b>14</b> of the first chip <b>1030</b> are aligned with the second mesa structure <b>1421</b> of the second chip <b>1400</b>, while the columnar structures P<b>22</b>, P<b>23</b>, P<b>24</b> of the first chip <b>1030</b> are aligned with the second mesa structure <b>1422</b> of the second chip <b>1400</b>. In other words, in this exemplary embodiment, the first chip <b>1030</b> and the second chip <b>1400</b> may be operated while being bonded together, and the light emitting regions (where the columnar structures P<b>12</b>, P<b>13</b>, P<b>14</b> are and where the columnar structures P<b>22</b>, P<b>23</b>, P<b>24</b> are) of the first chip <b>1030</b> and the light receiving regions (the second mesa structure <b>1421</b> and the second mesa structure <b>1422</b>) are in a one-on-one relationship. In some embodiments, considering the space for the electrodes and wiring of the second chip <b>1400</b>, the area of the light receiving regions may be slightly less than the area of the light emitting regions in the chip package structure.</p><p id="p-0111" num="0110">In this exemplary embodiment, as shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the distance d<b>3</b> between the columnar structure P<b>14</b> in block A<sub>1-1 </sub>and the columnar P<b>22</b> in the block A<sub>1-2 </sub>is greater than the width W<b>3</b> of the groove <b>1321</b>A. The distance d<b>4</b>, which is the distance between the leftmost columnar structure P<b>12</b> or P<b>22</b> and the rightmost columnar structure P<b>14</b> or P<b>24</b> in the block A<sub>1-1 </sub>or the block A<sub>1-2</sub>, is equal to or less than the width W<b>4</b> of the sixth opening <b>1470</b>A of the electrode layer <b>1470</b>. In other words, in this embodiment, the light emitted by all the columnar structures P<b>12</b>, P<b>13</b>, P<b>14</b>, P<b>22</b>, P<b>23</b>, P<b>24</b> in the blocks A<sub>1-1</sub>, A<sub>1-2</sub>, of the first chip <b>1030</b> can be completely received by the second mesa structures <b>1421</b>, <b>1422</b>.</p><p id="p-0112" num="0111">Please refer to <figref idref="DRAWINGS">FIG. <b>23</b></figref>. <figref idref="DRAWINGS">FIG. <b>23</b></figref> illustrates a schematic cross-sectional view of a chip package structure according to yet another exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>23</b></figref>, the chip package structure <b>2300</b> comprises a first chip <b>2330</b> and a second chip <b>2340</b> which are on the substrate <b>2310</b>. The first chip <b>2330</b> and the second chip <b>2340</b> are both horizontal chips. The first chip <b>2330</b> and the second chip <b>2340</b> are connected to each other and electrically insulated from each other through the spacing layer <b>2390</b>. The spacing layer <b>2390</b> and the first chip <b>2330</b> can be sequentially formed on the second chip <b>2340</b> through epitaxial growth. As previously illustrated, the material of the spacing layer <b>2390</b> is a semiconductor material with low doping concentration and high electrical resistance.</p><p id="p-0113" num="0112">In this exemplary embodiment, the first chip <b>2330</b> may be a laser chip. As shown in <figref idref="DRAWINGS">FIG. <b>23</b></figref>, the first chip <b>2330</b> comprises a first semiconductor structure <b>2321</b>, a second semiconductor structure <b>2322</b>, and an active structure <b>2323</b> between the first semiconductor structure <b>2321</b> and the second semiconductor structure <b>2322</b>. The first chip <b>2330</b> comprises a first contact layer <b>2324</b> which covers the second semiconductor structure <b>2322</b>. The first contact layer <b>2324</b> is connected to the first semiconductor structure <b>2331</b> to form electrical connection. The first chip <b>2330</b> further comprises a second contact layer <b>2325</b> which connects the first semiconductor structure <b>2321</b> to the second semiconductor structure <b>2322</b> to form electrical connection.</p><p id="p-0114" num="0113">The second chip <b>2340</b> may be a photovoltaic chip. As shown in <figref idref="DRAWINGS">FIG. <b>23</b></figref>, the mesa structure of the second chip <b>2340</b> comprises a first semiconductor structure <b>2341</b>, an active layer <b>2342</b>, a second semiconductor structure <b>2343</b>, and contact points <b>2344</b>, <b>2345</b>, in which the contact points <b>2344</b>, <b>2345</b> are adapted to form electrical connection. Due to the connection layer <b>2350</b> connecting the contact points <b>2345</b>, <b>2346</b> of two neighboring mesa structures, two neighboring mesa structures of the second chip <b>2340</b> are connected in series. Moreover, due to the first connection structure <b>2360</b> connecting the first conduction structure <b>2331</b> of one of the first chips <b>2330</b> to the first conduction structure <b>2331</b>&#x2032; of a neighboring one of the first chips <b>2330</b>, two neighboring first chips <b>2330</b> are connected in series. In other words, in this exemplary embodiment, the first conduction structure <b>2331</b> of one of the first chips <b>2330</b> and the first conduction structure <b>2331</b>&#x2032; of a neighboring one of the first chips <b>2330</b> are electrically connected through the first connection structure <b>2360</b>. Similarly, the second conduction structure <b>2332</b> of one of the first chips <b>2330</b> and the first conduction structure <b>2332</b>&#x2032; of a neighboring one of the first chips <b>2330</b> are electrically connected through a second connection structure (not shown in <figref idref="DRAWINGS">FIG. <b>23</b></figref>).</p><p id="p-0115" num="0114">Please refer to <figref idref="DRAWINGS">FIG. <b>24</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>24</b>B</figref>. <figref idref="DRAWINGS">FIG. <b>24</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>24</b>B</figref> illustrate schematic perspective views showing the shapes of the chip sets of chip package structures according to two exemplary embodiments of the chip package structure, respectively. As shown in <figref idref="DRAWINGS">FIG. <b>24</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>24</b>B</figref>, the first chip of the chip package structure in the disclosure may be columnar, such as the first chip <b>2430</b>A shown in <figref idref="DRAWINGS">FIG. <b>24</b>A</figref>, which may be a VCSEL chip, or a cube, such as the first chip <b>2430</b>B shown in <figref idref="DRAWINGS">FIG. <b>24</b>B</figref>, which may be an LED chip. As shown in <figref idref="DRAWINGS">FIG. <b>24</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>24</b>B</figref>, the first chip <b>2430</b>A shown in <figref idref="DRAWINGS">FIG. <b>24</b>A</figref> and the first chip <b>2430</b>B shown in <figref idref="DRAWINGS">FIG. <b>24</b>B</figref> may comprise identical structures, but an effective light emitting area of the first chip <b>2430</b>B shown in <figref idref="DRAWINGS">FIG. <b>24</b>A</figref> is greater than an effective light emitting area of the first chip <b>2430</b>B shown in <figref idref="DRAWINGS">FIG. <b>24</b>B</figref>, so that higher energy conversion efficiency of the chip package structure according to one or some embodiments of the disclosure can be achieved. The material of the light emitting element according to one or some embodiments of the disclosure may be GaAs or GaN.</p><p id="p-0116" num="0115">Please refer to <figref idref="DRAWINGS">FIG. <b>25</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>25</b>B</figref>. <figref idref="DRAWINGS">FIG. <b>25</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>25</b>B</figref> illustrate a schematic top view and a schematic cross-sectional view of a chip package structure according to an exemplary embodiment, respectively, wherein <figref idref="DRAWINGS">FIG. <b>25</b>B</figref> is a cross-sectional view of <figref idref="DRAWINGS">FIG. <b>25</b>A</figref> along line A-A&#x2032;. In this exemplary embodiment, as shown in <figref idref="DRAWINGS">FIG. <b>25</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>25</b>B</figref>, the first chip is a vertical chip, the second chip is a horizontal chip, and the size of the second chip is less than the size of the first chip. The chip package structure <b>2500</b> in this exemplary embodiment is configured similarly to the chip package structure <b>600</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, and the difference between the embodiment shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and the embodiment shown in <figref idref="DRAWINGS">FIG. <b>25</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>25</b>B</figref> is at least that, in this exemplary embodiment, the first conduction structure <b>2543</b> and the second conduction structure <b>2544</b> of the chip package structure <b>2500</b> are on the side of the second chip <b>2540</b> which faces the first chip <b>2530</b>. Besides, conductions structures <b>2535</b>, <b>2536</b> are on the first chip <b>2530</b> and are respectively connected to the conduction structures <b>2543</b>, <b>2544</b> of the second chip <b>2540</b> through bonding structures <b>2550</b>. The conduction structures <b>2535</b>, <b>2536</b> are electrically insulated from the first conduction structure <b>2531</b> and the second conduction structure <b>2532</b> of the first chip <b>2530</b> and are adapted to provide alignment for the first chip <b>2530</b> and the second chip <b>2540</b> in the chip package structure. In this exemplary embodiment, the chip package structure <b>2500</b> further comprises bonding pads <b>2537</b>, <b>2538</b>, and the bonding pads <b>2537</b>, <b>2538</b> are electrically connected to the conduction structures <b>2543</b>, <b>2544</b> and the second chip <b>2540</b>. The bonding pads <b>2537</b>, <b>2538</b> and the first conduction structure <b>2531</b> are respectively electrically connected to the electrical conduction posts (not shown in the figures) through corresponding wires CW. In this exemplary embodiment, the chip package structure <b>2500</b> further comprises an underfill <b>2595</b> between the first chip <b>2530</b> and the second chip <b>2540</b> to further position the first chip <b>2530</b> and the second chip <b>2540</b>. In this exemplary embodiment, the underfill may be a dielectric material and/or a light-transmissive material, such as a BCB gel.</p><p id="p-0117" num="0116">In this exemplary embodiment, the first chip <b>2530</b> and the second chip <b>2540</b> are bonded through the chip-to-wafer bonding process. During the packaging process, the bonding structure bonds a plurality of second chips to a first wafer having a plurality of first chips (not shown in the figures). Next, the underfill <b>2595</b> is applied between the first chip <b>2530</b> and the second chip <b>2540</b>. Then, the chips are cut, and the obtained chip set (including the first chip <b>2530</b> and the second chip <b>2540</b>) are disposed on the substrate (such as the substrate <b>110</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> or the substrate <b>610</b> shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) to obtain the chip package structure <b>2500</b> according to one or some embodiments of the disclosure.</p><p id="p-0118" num="0117">Please refer to <figref idref="DRAWINGS">FIG. <b>25</b>C</figref>. <figref idref="DRAWINGS">FIG. <b>25</b>C</figref> illustrates a schematic cross-sectional view of a chip package structure according to another exemplary embodiment. In another exemplary embodiment, the size of the first chip is less than the size of the second chip. The chip set is disposed on the substrate <b>610</b> with a flip chip configuration. As shown in <figref idref="DRAWINGS">FIG. <b>25</b>C</figref>, the first chip is a vertical chip, the second chip is a horizontal chip, and the size of the first chip is less than the size of the second chip. The conduction structures <b>2535</b>, <b>2536</b> are on the first chip <b>2530</b> and respectively electrically connected to the conduction structures <b>2543</b>, <b>2544</b> of the second chip <b>1540</b> through the bonding structures <b>2550</b>. The conduction structures <b>2545</b>, <b>2546</b> are on the second chip <b>2540</b> and electrically connected to the substrate <b>610</b> through the bonding structure <b>2560</b>. In this exemplary embodiment, the underfill <b>2595</b> is further between the first chip <b>2530</b> and the second chip <b>2540</b> to further position the first chip <b>2530</b> and the second chip <b>2540</b>. In this exemplary embodiment, the underfill may be a dielectric material and/or a light-transmissive material, such as a BCB gel.</p><p id="p-0119" num="0118">Please refer to <figref idref="DRAWINGS">FIG. <b>26</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>26</b>C</figref>. <figref idref="DRAWINGS">FIG. <b>26</b>A</figref> through <figref idref="DRAWINGS">FIG. <b>26</b>C</figref> illustrate optical-microscopic photos showing top views of the chip package structure according to an exemplary embodiment. The outermost layer of the chip package structure shown in <figref idref="DRAWINGS">FIG. <b>26</b>A</figref> comprises an opaque material. The left-hand-side of <figref idref="DRAWINGS">FIG. <b>26</b>B</figref> illustrates a top view of the VCSEL chip connected to the substrate, and the right-hand-side of <figref idref="DRAWINGS">FIG. <b>26</b>B</figref> illustrates the photovoltaic chip connected to the substrate through the housing and covering the VCSEL chip. <figref idref="DRAWINGS">FIG. <b>26</b>C</figref> illustrates an enlarged partial view of the region enclosed by the dotted line in <figref idref="DRAWINGS">FIG. <b>26</b>B</figref>.</p><p id="p-0120" num="0119">As shown in <figref idref="DRAWINGS">FIG. <b>26</b>C</figref>, in this embodiment, the housing <b>2620</b> of the chip package structure <b>2600</b> comprises a plurality of first conductive connection members <b>2621</b> and a plurality of second conductive connection members <b>2622</b>. The first conductive connection members <b>2621</b> are arranged in a row and aligned with the first electrode portion (such as the first electrode portion <b>1471</b> shown in <figref idref="DRAWINGS">FIG. <b>15</b>F</figref>) after the second chip (not shown in <figref idref="DRAWINGS">FIG. <b>26</b>C</figref>) is connected to the housing <b>2620</b>. The second conductive connection members <b>2622</b> are arranged in a row and aligned with the second electrode portion (such as the second electrode portion <b>1472</b> shown in <figref idref="DRAWINGS">FIG. <b>15</b>F</figref>) after the second chip (not shown in <figref idref="DRAWINGS">FIG. <b>26</b>C</figref>) is connected to the housing <b>2620</b>. Moreover, the total number of the first conductive connection members <b>2621</b> is equal to the total number of the first conductive connection structures (such as the first conductive connection structures <b>143</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>) added with the total number of the first aligning connection structures (such as the first aligning connection structures <b>141</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>); the number of the first conductive connection members <b>2621</b> is also equal to the number of the first electrode connection structures (such as the first electrode connection structures <b>1471</b><i>a</i><b>1</b>-<b>1471</b><i>a</i><b>13</b> shown in <figref idref="DRAWINGS">FIG. <b>15</b>F</figref>). The total number of the second conductive connection members <b>2622</b> is equal to the total number of the second conductive connection structures (such as the second conductive connection structures <b>144</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>) added with the total number of the second aligning connection structures (such as the second aligning connection structures <b>142</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>); the number of the second conductive connection members <b>2622</b> is also equal to the number of the second electrode connection structures (such as the second electrode connection structures <b>1472</b><i>a</i><b>1</b>-<b>1472</b><i>a</i><b>12</b> shown in <figref idref="DRAWINGS">FIG. <b>15</b>F</figref>).</p><p id="p-0121" num="0120">In the chip package structure according to one or some embodiments of the disclosure, the substrates of the first chip and the second chip may be chosen and designed based on their respective power levels and practical applications. Besides, electrical circuits may also be formed on the surfaces of the substrates or inside the substrates of the chip package structure, so that the substrate can be electrically connected to the chip set through the electrical circuits; that is, in one embodiment, materials suitable for laser drilling structure (LDS) technology, plastic covered with conductive material, ceramic substrate manufacturing process, printed circuit board manufacturing processes (PCB, FR4, BT, etc.) may be chosen as the substrate of the chip package structure.</p><p id="p-0122" num="0121">As previously illustrated, in the chip package structure according to one or some embodiments of the disclosure, an upper chip serving as an emitting end and a lower chip serving as a receiving end are configured to be opposite to each other, so that the emitting end and the receiving end are packaged in the chip package structure to form a converter. In this converter, one of the chips (such as the first chip) of the chip set is adapted to be the emitting end to emit light, and the other chip (such as the second chip) of the chip set is adapted to be the receiving end to receive the emitted light to convert optical energy into electrical energy, and the series connection of the light receiving region of the second chip is then used to convert the electrical energy into a high voltage for output.</p><p id="p-0123" num="0122">For example, the chip package structure according to one or some embodiments of the disclosure may be applied to an optical transformer (OT), wherein the series chip sets (such as a VCSEL chip paired with a photovoltaic chip) in the chip package structure are utilized to convert a low-voltage (such as less than 3 V) and large-current input into a high-voltage and large-current output for further applications. According to one or some embodiments, the optical transformer is especially applicable to miniature devices with high-voltage output, such as wearable automated external defibrillator (AED) devices.</p><p id="p-0124" num="0123">Please refer to <figref idref="DRAWINGS">FIG. <b>27</b></figref>. <figref idref="DRAWINGS">FIG. <b>27</b></figref> illustrates a schematic diagram of an AED module according to an exemplary embodiment. As shown in <figref idref="DRAWINGS">FIG. <b>27</b></figref>, this exemplary embodiment is related to novel AED equipment <b>2700</b>. The novel AED equipment <b>2700</b> comprises an AED device <b>2710</b> comprising any of the chip package structures illustrated in the previous exemplary embodiments and a hand-held device <b>2720</b> paired with the AED device <b>2710</b>. The AED device <b>2170</b> comprises a power module <b>2711</b> for constant-voltage input current, a high-voltage power module <b>2712</b>, and an electrode pad module <b>2713</b>. The high-voltage power module <b>2712</b> comprises the chip package structure according to one or some embodiments of the disclosure as a transformer to provide the electrode pad module <b>2713</b> with a high voltage for defibrillation shock. In this exemplary embodiment, the AED device <b>2710</b> may be paired with a hand-held device (such as a smart phone) through a standard communication interface (such as universal serial bus, USB) to conduct information transmission. In this exemplary embodiment, the hand-held device <b>2720</b> comprises, beside its existing functional modules, a circuit module <b>2721</b>, a power module <b>2722</b>, a diagnosis module <b>2723</b>, and a display module <b>2724</b>. The circuit module <b>2721</b> is adapted to transmit signals among various modules, the power module <b>2722</b> provides power for various modules, and the diagnosis module <b>2723</b> is adapted to read the heart rate of the shock receiver before the AED device outputs a shock and then issue a signal corresponding to an advice based on the heart rate of the shock receiver, such as shock advised (such as when the heart rate of the shock receiver meets the standard of AED usage) or shock not advised (such as when the heartbeat of the shock receiver has stopped). The diagnosis module <b>2723</b> may even issue an audio instruction to the operator and display corresponding post-shock results (such as the heart rate of the shock receiver) using the display module <b>2724</b> to the operator.</p><p id="p-0125" num="0124">Please refer to <figref idref="DRAWINGS">FIG. <b>28</b></figref>. <figref idref="DRAWINGS">FIG. <b>28</b></figref> illustrates a schematic block diagram of tunable optical transformer device according to an exemplary embodiment. The tunable optical transformer device <b>2800</b> comprises a plurality of optical transformers OT<b>1</b>, OT<b>2</b>, OT<b>3</b>, OT<b>4</b> and a plurality of variable resistors R<b>1</b>, R<b>2</b>, R<b>3</b>, R<b>4</b>. As shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>, the electric output ends of the optical transformers OT<b>1</b>, OT<b>2</b>, OT<b>3</b>, OT<b>4</b> are connected to one another in series, and the optical transformers OT<b>1</b>, OT<b>2</b>, OT<b>3</b>, OT<b>4</b> are respectively electrically connected to the variable resistors R<b>1</b>, R<b>2</b>, R<b>3</b>, R<b>4</b>.</p><p id="p-0126" num="0125">In this exemplary embodiment, the optical transformers OT<b>1</b>, OT<b>2</b>, OT<b>3</b>, OT<b>4</b> each may be a converter comprising one or more of the chip packages structures <b>100</b>, <b>200</b>, <b>300</b>, <b>400</b>, <b>500</b>, <b>600</b>, <b>700</b>, <b>800</b>, <b>2200</b>, <b>2300</b> according to the previous exemplary embodiments. The optical transformers OT<b>1</b>, OT<b>2</b>, OT<b>3</b>, OT<b>4</b> may each be an independent converter. Alternatively, in some other exemplary embodiments, the optical transformers OT<b>1</b>, OT<b>2</b>, OT<b>3</b>, OT<b>4</b> may be integrally packaged on the same base/substrate within an integrated converter.</p><p id="p-0127" num="0126">Please refer to <figref idref="DRAWINGS">FIG. <b>28</b></figref>. In this exemplary embodiment, the optical transformers OT<b>1</b>, OT<b>2</b>, OT<b>3</b>, OT<b>4</b> may be respectively configured to be converters having different output voltage specifications. For example, the output voltage specification of the optical transformer OT<b>1</b> is 1 V, the output voltage specification of the optical transformer OT<b>2</b> is 2 V, the output voltage specification of the optical transformer OT<b>3</b> is 4 V, and the output voltage specification of the optical transformer OT<b>4</b> is 8 V, but the instant disclosure is not limited thereto. In this exemplary embodiment, the optical transformer device <b>2800</b> further comprises a controller (not shown in the figures) coupled to the variable resistors R<b>1</b>, R<b>2</b>, R<b>3</b>, R<b>4</b>. The controller is adapted to control the resistances of the resistors R<b>1</b>, R<b>2</b>, R<b>3</b>, R<b>4</b> to keep the optical transformer device <b>2800</b> from forming an open circuit during operation. Furthermore, the resistances of the resistors R<b>1</b>, R<b>2</b>, R<b>3</b>, R<b>4</b> may be independently controlled, so that the output voltage V<sub>OT </sub>of the optical transformer device <b>2800</b> can be modulated and outputted within the range of 0 V to 15 V, but the instant disclosure is not limited thereto.</p><p id="p-0128" num="0127">Please continue to refer to <figref idref="DRAWINGS">FIG. <b>28</b></figref>. The number of the optical transformers OT in the optical transformer device <b>2800</b>, the output voltage specifications of the optical transformers OT, and the number of the resistors are not limited to the embodiment shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref>. Specifically, in this embodiment, the specification of the output voltage V<sub>OT </sub>of the optical transformer device <b>2800</b> may be designed by configuring the number of the optical transformers OT or different output voltage specifications of the optical transformers OT to realize optical transformer devices with low output voltage specification or high voltage specification, or optical transformer devices with tunable output voltage ranges. For example, in an exemplary embodiment, the optical transformer device <b>2800</b> may comprise five optical transformers OT<b>1</b> with 1V output voltage specification, and thus the output voltage V<sub>OT </sub>of the optical transformer device <b>2800</b> can be modulated and outputted within the range of 0 V to 5 V, but the instant disclosure is not limited thereto.</p><p id="p-0129" num="0128">The controller may be coupled to the resistors R<b>1</b>, R<b>2</b>, R<b>3</b>, R<b>4</b> through a direct contact connection, a wired connection, or wirelessly. The controller may be integrated into the structure of the optical transformer device <b>2800</b>, or the controller may be a remote controller, but the instant disclosure is not limited thereto. The controller may be realized using analog circuit structure, digital circuit structure, or integrated analog-digital circuit structure, or the controller may be realized using software program, firmware, or integrated soft-hardware, but the instant disclosure is not limited thereto. The controller may comprise a memory and a processor, wherein the memory may be a non-volatile memory (such as a flash memory, a phase-change memory (PRAM), a magnetoresistive RAM (MRAM), a resistive RAM (ReRAM), or a ferroelectric RAM (FRAM)), a volatile memory (such as a static RAM (SRAM), a dynamic RAM (DRAM), a synchronous DRAM (SDRAM), or the like). Also, the processor may be a central processing unit (CPU), a graphics processing unit (GPU), a microcontroller unit (MCU), or an application-specific integrated circuit (ASIC), so that the processor is able to access the programs and commands stored in the memory and perform corresponding control functions, but the instant disclosure is not limited thereto.</p><p id="p-0130" num="0129">As previously illustrated, using the concept according to one or some embodiments of the disclosure, miniaturized devices with high-voltage or large-current output can be realized to conform to application requirements in industries of medical care, vehicle, wearable device, novel electronic device, and so forth. For example, utilizing an AED device having the chip package structure disclosed in one or some embodiments of this instant disclosure, a novel AED device which is miniaturized, portable, and smart can be realized with large application potentials.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A chip package structure comprising:<claim-text>a substrate comprising a first surface and a second surface being opposite surfaces of the substrate;</claim-text><claim-text>a chip set disposed in a chip region on the first surface and electrically connected to the substrate, wherein the chip set comprises a first chip and a second chip, and an active surface of the second chip faces an active surface of the first chip.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The chip package structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a heat dissipation layer, wherein the heat dissipation layer directly contacts either or both of the first chip and the second chip.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The chip package structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first chip is a light-emitting chip, the active surface of the first chip is a light-emitting surface, the second chip is a light-receiving chip, and the active surface of the second chip is a light-receiving surface.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The chip package structure according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein a distance between the light-emitting surface and the light-receiving surface is in a range between 1 &#x3bc;m and 30 &#x3bc;m.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The chip package structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a plurality of first electrical conduction posts and a plurality of second electrical conduction posts, wherein the first electrical conduction posts and the second electrical conduction posts penetrate the substrate and extend to the second surface, the first chip is electrically connected to the substrate through the first electrical conduction posts, and the second chip is electrically connected to the substrate through the second electrical conduction posts.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The chip package structure according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, further comprising a middle layer between the first chip and the second chip, wherein the middle layer is an electrical insulation layer, a light-transmissive layer, or an electrically insulating light-transmissive layer.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The chip package structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising: a housing disposed on the first surface of the substrate and enclosing the chip region, wherein the first chip is on the first surface, the chip package structure further comprises a plurality of electrical conduction structures, the electrical conduction structures penetrate the housing, the housing has a height greater than a thickness of the first chip, and the second chip is on the housing and is electrically connected to the substrate through the electrical conduction structures.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The chip package structure according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, further comprising a plurality of conductive connection structures on the second chip, wherein the conductive connection structures are connected to the electrical conduction structures, and the second chip is electrically connected to the substrate through the conductive connection structures and the electrical conduction structures.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The chip package structure according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising a plurality of first aligning connection structures and a plurality of second aligning connection structures, wherein the first aligning connection structures and the second aligning connection structures are on the second chip and aligned with the conductive connection structures, the first aligning connection structures and the second aligning connection structures are adapted for alignment of the second chip in the chip package structure, and a number of the first aligning connection structures is different from a number of the second aligning connection structures.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The chip package structure according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein no electricity conduction is formed between the first aligning connection structures and the second aligning connection structures.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The chip package structure according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising a plurality of aligning connection structures on the second chip and aligned with the conductive connection structures, wherein the aligning connection structures are adapted for alignment of the second chip in the chip package structure.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The chip package structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first chip comprises a plurality of blocks which are arranged orderly, at least two of the blocks comprise a plurality of columnar structures, and a number of the columnar structures in one of the at least two blocks is identical to a number of the columnar structures in any other one of the at least two blocks.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The chip package structure according to <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the second chip comprises a plurality of mesa structures which are arranged orderly, a groove separates any two neighboring ones of the mesa structures, and each of the mesa structures of the second chip is aligned with a corresponding one of the blocks of the first chip.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The chip package structure according to <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein a first distance is a shortest distance between the columnar structures of two neighboring ones of the blocks of the first chip, the groove of the second chip has a first width, and the first distance is greater than the first width.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The chip package structure according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the first chip comprises a third surface and a fourth surface, the third surface faces the first surface, the fourth surface faces away the first surface, and the third surface and the fourth surface are opposite surfaces of the first chip; the second chip comprises a fifth surface and a sixth surface, the fifth surface faces the fourth surface, the sixth surface faces away the fourth surface, and the fifth surface and the sixth surface are opposite surfaces of the second chip; the fourth surface is the active surface of the first chip, and the fifth surface is the active surface of the second chip;<claim-text>wherein the chip package structure further comprises:</claim-text><claim-text>a first conduction structure and a second conduction structure, wherein the first conduction structure is on the third surface of the first chip and connected to one of the first electrical conduction posts, and the second conduction structure is on the third surface of the first chip and connected to another one of the first electrical conduction posts, so that the first chip is electrically connected to the first electrical conduction posts; and</claim-text><claim-text>a first conductive connection structure and a second conductive connection structure, wherein the first conductive connection structure is on the sixth surface and connected to one of the second electrical conduction posts through a wire, and the second conductive connection structure is on the sixth surface and connected to another one of the second electrical conduction posts through another wire, so that the second chip is electrically connected to the second electrical conduction posts.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The chip package structure according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the first chip comprises a third surface and a fourth surface, the third surface faces the first surface, the fourth surface faces away the first surface, and the third surface and the fourth surface are opposite surfaces of the first chip; the second chip comprises a fifth surface and a sixth surface, the fifth surface faces the fourth surface, the sixth surface faces away the fourth surface, and the fifth surface and the sixth surface are opposite surfaces of the second chip; the fourth surface is the active surface of the first chip, and the fifth surface is the active surface of the second chip;<claim-text>wherein the chip package structure further comprises:<claim-text>a first conduction structure and a second conduction structure, wherein the first conduction structure is on the third surface of the first chip and the second conduction structure is on the fourth surface of the first chip, the first conduction structure is connected to at least one of the first electrical conduction posts, and the second conduction structure is connected to at least another one of the first electrical conduction posts through a first wire, so that the first chip is electrically connected to the substrate; and</claim-text><claim-text>a first conductive connection structure and a second conductive connection structure, wherein the first conductive connection structure is on the sixth surface and connected to one of the second electrical conduction posts through a second wire, and the second conductive connection structure is on the sixth surface and connected to another one of the second electrical conduction posts through another second wire, so that the second chip is electrically connected to the substrate.</claim-text></claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The chip package structure according to <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein in the at least two blocks, a distance between any two neighboring ones of the columnar structures is identical to a distance between any other two neighboring ones of the columnar structures.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The chip package structure according to <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein control of the columnar structures in one of the blocks is independent of control of the columnar structures in another one of the blocks.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The chip package structure according to <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the first chip has a first geometric center, the second chip has a second geometric center, and the first geometric center and the second geometric center are substantially aligned with each other.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. An automated external defibrillator comprising:<claim-text>a power module adapted to provide a constant-voltage input current;</claim-text><claim-text>a high-voltage power module comprising the chip package structure according to any claim from <claim-ref idref="CLM-00001">claims 1</claim-ref> and adapted to receive the constant-voltage input current and output a high-voltage current; and</claim-text><claim-text>an electrode pad module coupled to the high-voltage power module and adapted to output a high voltage so as to deliver a defibrillation shock.</claim-text></claim-text></claim></claims></us-patent-application>