

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Thu May 23 07:50:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2_fu_115  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    420|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1885|    736|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    111|    -|
|Register         |        -|    -|     279|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2164|   1267|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |mux_42_32_1_1_U50                                               |mux_42_32_1_1                                        |        0|   0|     0|   20|    0|
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2_fu_115  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2  |        0|   0|  1885|  716|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                           |                                                     |        0|   0|  1885|  736|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_336_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln140_fu_311_p2                   |         +|   0|  0|  43|          36|          15|
    |sub_fu_259_p2                         |         +|   0|  0|  39|          32|           2|
    |sub_ln113_fu_288_p2                   |         -|   0|  0|  39|          32|          32|
    |and_ln139_fu_322_p2                   |       and|   0|  0|   2|           1|           1|
    |empty_45_fu_234_p2                    |      icmp|   0|  0|  18|          32|           1|
    |icmp_fu_216_p2                        |      icmp|   0|  0|  16|          28|           1|
    |icmp_ln107_fu_200_p2                  |      icmp|   0|  0|  18|          32|           5|
    |icmp_ln139_fu_305_p2                  |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln143_fu_317_p2                  |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1                       |        or|   0|  0|   2|           1|           1|
    |count_3_fu_252_p3                     |    select|   0|  0|  32|           1|           5|
    |empty_46_fu_240_p3                    |    select|   0|  0|   5|           1|           5|
    |select_ln113_fu_222_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln139_fu_326_p3                |    select|   0|  0|  36|           1|          36|
    |select_ln95_cast_cast_cast_fu_152_p3  |    select|   0|  0|  12|           1|          11|
    |select_ln95_cast_cast_fu_144_p3       |    select|   0|  0|  13|           1|          11|
    |xor_ln113_fu_270_p2                   |       xor|   0|  0|   4|           3|           4|
    |xor_ln95_fu_138_p2                    |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 420|         332|         271|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  25|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |count_fu_92             |   9|          2|   32|         64|
    |in_memory_assign_fu_88  |   9|          2|   64|        128|
    |m_axi_gmem1_ARVALID     |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY      |   9|          2|    1|          2|
    |outbuf_blk_n            |   9|          2|    1|          2|
    |outbuf_din              |   9|          2|   35|         70|
    |outbuf_write            |  14|          3|    1|          3|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 111|         24|  138|        280|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln140_reg_421                                                            |  33|   0|   36|          3|
    |ap_CS_fsm                                                                    |   4|   0|    4|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |count_3_reg_391                                                              |  32|   0|   32|          0|
    |count_fu_92                                                                  |  32|   0|   32|          0|
    |empty_46_reg_383                                                             |   5|   0|    5|          0|
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2_fu_115_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln107_reg_378                                                           |   1|   0|    1|          0|
    |icmp_ln139_reg_416                                                           |   1|   0|    1|          0|
    |icmp_ln143_reg_426                                                           |   1|   0|    1|          0|
    |in_memory_assign_fu_88                                                       |  64|   0|   64|          0|
    |select_ln95_cast_cast_reg_370                                                |   2|   0|   12|         10|
    |sext_ln139_reg_411                                                           |  33|   0|   36|          3|
    |shl_ln_reg_401                                                               |   3|   0|    6|          3|
    |start_once_reg                                                               |   1|   0|    1|          0|
    |sub_ln113_reg_406                                                            |  32|   0|   32|          0|
    |sub_reg_396                                                                  |  32|   0|   32|          0|
    |xor_ln95_reg_364                                                             |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 279|   0|  298|         19|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    8|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|    7|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                      gmem1|       pointer|
|in_memory              |   in|   64|     ap_none|                  in_memory|        scalar|
|kernel_mode            |   in|    2|     ap_none|                kernel_mode|        scalar|
|outbuf_din             |  out|   35|     ap_fifo|                     outbuf|       pointer|
|outbuf_num_data_valid  |   in|    6|     ap_fifo|                     outbuf|       pointer|
|outbuf_fifo_cap        |   in|    6|     ap_fifo|                     outbuf|       pointer|
|outbuf_full_n          |   in|    1|     ap_fifo|                     outbuf|       pointer|
|outbuf_write           |  out|    1|     ap_fifo|                     outbuf|       pointer|
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_memory_assign = alloca i32 1"   --->   Operation 5 'alloca' 'in_memory_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 6 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %outbuf, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 10, i32 1024, void @empty_4, void @empty_3, void @empty_1, i32 4, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %kernel_mode" [userdma.cpp:88]   --->   Operation 9 'read' 'kernel_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory" [userdma.cpp:88]   --->   Operation 10 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:95]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "%xor_ln95 = xor i1 %tmp, i1 1" [userdma.cpp:95]   --->   Operation 12 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%select_ln95_cast_cast = select i1 %tmp, i12 1024, i12 2048" [userdma.cpp:95]   --->   Operation 13 'select' 'select_ln95_cast_cast' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%select_ln95_cast_cast_cast = select i1 %tmp, i32 1024, i32 2048" [userdma.cpp:95]   --->   Operation 14 'select' 'select_ln95_cast_cast_cast' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%out_val_data_filed_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 4, i32 5, i32 6, i32 7, i2 %kernel_mode_read" [userdma.cpp:88]   --->   Operation 15 'mux' 'out_val_data_filed_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %out_val_data_filed_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 16 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i33 %or_ln" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 17 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.60ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %outbuf, i35 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 18 'write' 'write_ln174' <Predicate = true> <Delay = 3.60> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 32> <FIFO>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln106 = store i32 %select_ln95_cast_cast_cast, i32 %count" [userdma.cpp:106]   --->   Operation 19 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln106 = store i64 %in_memory_read, i64 %in_memory_assign" [userdma.cpp:106]   --->   Operation 20 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln106 = br void %do.body" [userdma.cpp:106]   --->   Operation 21 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.84>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%count_2 = load i32 %count"   --->   Operation 22 'load' 'count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln107 = icmp_sgt  i32 %count_2, i32 16" [userdma.cpp:107]   --->   Operation 23 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %count_2, i32 4, i32 31"   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.46ns)   --->   "%icmp = icmp_slt  i28 %tmp_4, i28 1"   --->   Operation 25 'icmp' 'icmp' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln113 = select i1 %icmp, i32 %count_2, i32 16" [userdma.cpp:113]   --->   Operation 26 'select' 'select_ln113' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln113" [userdma.cpp:113]   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.47ns)   --->   "%empty_45 = icmp_sgt  i32 %select_ln113, i32 0" [userdma.cpp:113]   --->   Operation 28 'icmp' 'empty_45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.21ns)   --->   "%empty_46 = select i1 %empty_45, i5 %empty, i5 0" [userdma.cpp:113]   --->   Operation 29 'select' 'empty_46' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_47' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%in_memory_assign_load = load i64 %in_memory_assign" [userdma.cpp:113]   --->   Operation 31 'load' 'in_memory_assign_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.69ns)   --->   "%count_3 = select i1 %icmp_ln107, i32 16, i32 %count_2" [userdma.cpp:107]   --->   Operation 32 'select' 'count_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.55ns)   --->   "%sub = add i32 %count_3, i32 4294967295" [userdma.cpp:107]   --->   Operation 33 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %in_memory_assign_load" [userdma.cpp:113]   --->   Operation 34 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.96ns)   --->   "%xor_ln113 = xor i3 %trunc_ln113, i3 4" [userdma.cpp:113]   --->   Operation 35 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln113, i3 0" [userdma.cpp:117]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i5 %empty_46" [userdma.cpp:113]   --->   Operation 37 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.55ns)   --->   "%sub_ln113 = sub i32 %count_2, i32 %zext_ln113" [userdma.cpp:113]   --->   Operation 38 'sub' 'sub_ln113' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [2/2] (1.58ns)   --->   "%call_ln107 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2, i32 %count_2, i32 %count_3, i32 %sub, i12 %select_ln95_cast_cast, i35 %outbuf, i64 %gmem1, i6 %shl_ln, i1 %xor_ln95, i64 %in_memory_assign_load" [userdma.cpp:107]   --->   Operation 39 'call' 'call_ln107' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %count_3, i3 0" [userdma.cpp:133]   --->   Operation 40 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i35 %shl_ln2" [userdma.cpp:139]   --->   Operation 41 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln139 = icmp_eq  i32 %sub_ln113, i32 1024" [userdma.cpp:139]   --->   Operation 42 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.67ns)   --->   "%add_ln140 = add i36 %sext_ln139, i36 68719468544" [userdma.cpp:140]   --->   Operation 43 'add' 'add_ln140' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln143 = icmp_eq  i32 %count_2, i32 %zext_ln113" [userdma.cpp:143]   --->   Operation 44 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.10>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [userdma.cpp:88]   --->   Operation 45 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln107 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2, i32 %count_2, i32 %count_3, i32 %sub, i12 %select_ln95_cast_cast, i35 %outbuf, i64 %gmem1, i6 %shl_ln, i1 %xor_ln95, i64 %in_memory_assign_load" [userdma.cpp:107]   --->   Operation 46 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln139)   --->   "%and_ln139 = and i1 %icmp_ln139, i1 %xor_ln95" [userdma.cpp:139]   --->   Operation 47 'and' 'and_ln139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln139)   --->   "%select_ln139 = select i1 %and_ln139, i36 %add_ln140, i36 %sext_ln139" [userdma.cpp:139]   --->   Operation 48 'select' 'select_ln139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln139)   --->   "%sext_ln139_1 = sext i36 %select_ln139" [userdma.cpp:139]   --->   Operation 49 'sext' 'sext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln139 = add i64 %sext_ln139_1, i64 %in_memory_assign_load" [userdma.cpp:139]   --->   Operation 50 'add' 'add_ln139' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %do.body.do.body_crit_edge, void %do.end" [userdma.cpp:143]   --->   Operation 51 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln143 = store i32 %sub_ln113, i32 %count" [userdma.cpp:143]   --->   Operation 52 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln143 = store i64 %add_ln139, i64 %in_memory_assign" [userdma.cpp:143]   --->   Operation 53 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln143 = br void %do.body" [userdma.cpp:143]   --->   Operation 54 'br' 'br_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln144 = ret" [userdma.cpp:144]   --->   Operation 55 'ret' 'ret_ln144' <Predicate = (icmp_ln143)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_memory_assign           (alloca        ) [ 01111]
count                      (alloca        ) [ 01111]
specinterface_ln0          (specinterface ) [ 00000]
specinterface_ln0          (specinterface ) [ 00000]
kernel_mode_read           (read          ) [ 00000]
in_memory_read             (read          ) [ 00000]
tmp                        (bitselect     ) [ 00000]
xor_ln95                   (xor           ) [ 00111]
select_ln95_cast_cast      (select        ) [ 00111]
select_ln95_cast_cast_cast (select        ) [ 00000]
out_val_data_filed_V       (mux           ) [ 00000]
or_ln                      (bitconcatenate) [ 00000]
zext_ln174                 (zext          ) [ 00000]
write_ln174                (write         ) [ 00000]
store_ln106                (store         ) [ 00000]
store_ln106                (store         ) [ 00000]
br_ln106                   (br            ) [ 00000]
count_2                    (load          ) [ 00011]
icmp_ln107                 (icmp          ) [ 00010]
tmp_4                      (partselect    ) [ 00000]
icmp                       (icmp          ) [ 00000]
select_ln113               (select        ) [ 00000]
empty                      (trunc         ) [ 00000]
empty_45                   (icmp          ) [ 00000]
empty_46                   (select        ) [ 00010]
empty_47                   (wait          ) [ 00000]
in_memory_assign_load      (load          ) [ 00001]
count_3                    (select        ) [ 00001]
sub                        (add           ) [ 00001]
trunc_ln113                (trunc         ) [ 00000]
xor_ln113                  (xor           ) [ 00000]
shl_ln                     (bitconcatenate) [ 00001]
zext_ln113                 (zext          ) [ 00000]
sub_ln113                  (sub           ) [ 00001]
shl_ln2                    (bitconcatenate) [ 00000]
sext_ln139                 (sext          ) [ 00001]
icmp_ln139                 (icmp          ) [ 00001]
add_ln140                  (add           ) [ 00001]
icmp_ln143                 (icmp          ) [ 00001]
specloopname_ln88          (specloopname  ) [ 00000]
call_ln107                 (call          ) [ 00000]
and_ln139                  (and           ) [ 00000]
select_ln139               (select        ) [ 00000]
sext_ln139_1               (sext          ) [ 00000]
add_ln139                  (add           ) [ 00000]
br_ln143                   (br            ) [ 00000]
store_ln143                (store         ) [ 00000]
store_ln143                (store         ) [ 00000]
br_ln143                   (br            ) [ 00000]
ret_ln144                  (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_memory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_mode">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mode"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outbuf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i35P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="in_memory_assign_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_memory_assign/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="count_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_mode_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_mode_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_memory_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln174_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="35" slack="0"/>
<pin id="111" dir="0" index="2" bw="33" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="0" index="3" bw="32" slack="0"/>
<pin id="120" dir="0" index="4" bw="12" slack="2"/>
<pin id="121" dir="0" index="5" bw="35" slack="0"/>
<pin id="122" dir="0" index="6" bw="64" slack="0"/>
<pin id="123" dir="0" index="7" bw="6" slack="0"/>
<pin id="124" dir="0" index="8" bw="1" slack="2"/>
<pin id="125" dir="0" index="9" bw="64" slack="0"/>
<pin id="126" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="xor_ln95_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln95_cast_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="12" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95_cast_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln95_cast_cast_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_val_data_filed_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="0" index="4" bw="4" slack="0"/>
<pin id="166" dir="0" index="5" bw="2" slack="0"/>
<pin id="167" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="out_val_data_filed_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="or_ln_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="33" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln174_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="33" slack="0"/>
<pin id="184" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln106_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln106_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="count_2_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln107_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="28" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="28" slack="0"/>
<pin id="218" dir="0" index="1" bw="28" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln113_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="empty_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_45_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_45/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_46_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_46/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="in_memory_assign_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="2"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_memory_assign_load/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="count_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_3/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln113_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln113_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln113/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="shl_ln_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln113_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sub_ln113_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln113/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="shl_ln2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="35" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln139_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="35" slack="0"/>
<pin id="303" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln139_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln140_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="35" slack="0"/>
<pin id="313" dir="0" index="1" bw="14" slack="0"/>
<pin id="314" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln143_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="and_ln139_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="3"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln139/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln139_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="36" slack="1"/>
<pin id="329" dir="0" index="2" bw="36" slack="1"/>
<pin id="330" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln139_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="36" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln139_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="36" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln143_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="3"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln143_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="3"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/4 "/>
</bind>
</comp>

<comp id="350" class="1005" name="in_memory_assign_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="in_memory_assign "/>
</bind>
</comp>

<comp id="357" class="1005" name="count_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="364" class="1005" name="xor_ln95_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="2"/>
<pin id="366" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln95 "/>
</bind>
</comp>

<comp id="370" class="1005" name="select_ln95_cast_cast_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="2"/>
<pin id="372" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="select_ln95_cast_cast "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln107_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="383" class="1005" name="empty_46_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

<comp id="391" class="1005" name="count_3_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_3 "/>
</bind>
</comp>

<comp id="396" class="1005" name="sub_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="401" class="1005" name="shl_ln_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="406" class="1005" name="sub_ln113_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln113 "/>
</bind>
</comp>

<comp id="411" class="1005" name="sext_ln139_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="36" slack="1"/>
<pin id="413" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln139 "/>
</bind>
</comp>

<comp id="416" class="1005" name="icmp_ln139_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="421" class="1005" name="add_ln140_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="36" slack="1"/>
<pin id="423" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

<comp id="426" class="1005" name="icmp_ln143_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln143 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="127"><net_src comp="78" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="115" pin=5"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="96" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="130" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="130" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="173"><net_src comp="96" pin="2"/><net_sink comp="160" pin=5"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="160" pin="6"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="191"><net_src comp="152" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="102" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="197" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="220"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="197" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="222" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="230" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="68" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="115" pin=9"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="252" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="2"/><net_sink comp="115" pin=3"/></net>

<net id="269"><net_src comp="248" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="76" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="115" pin=7"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="252" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="288" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="301" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="82" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="285" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="326" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="349"><net_src comp="336" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="88" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="360"><net_src comp="92" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="367"><net_src comp="138" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="115" pin=8"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="373"><net_src comp="144" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="381"><net_src comp="200" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="386"><net_src comp="240" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="394"><net_src comp="252" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="399"><net_src comp="259" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="404"><net_src comp="276" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="115" pin=7"/></net>

<net id="409"><net_src comp="288" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="414"><net_src comp="301" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="419"><net_src comp="305" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="424"><net_src comp="311" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="429"><net_src comp="317" pin="2"/><net_sink comp="426" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: outbuf | {1 3 4 }
 - Input state : 
	Port: paralleltostreamwithburst : gmem1 | {3 4 }
	Port: paralleltostreamwithburst : in_memory | {1 }
	Port: paralleltostreamwithburst : kernel_mode | {1 }
  - Chain level:
	State 1
		xor_ln95 : 1
		select_ln95_cast_cast : 1
		select_ln95_cast_cast_cast : 1
		or_ln : 1
		zext_ln174 : 2
		write_ln174 : 3
		store_ln106 : 2
	State 2
		icmp_ln107 : 1
		tmp_4 : 1
		icmp : 2
		select_ln113 : 3
		empty : 4
		empty_45 : 4
		empty_46 : 5
	State 3
		sub : 1
		trunc_ln113 : 1
		xor_ln113 : 2
		shl_ln : 2
		sub_ln113 : 1
		call_ln107 : 3
		shl_ln2 : 1
		sext_ln139 : 2
		icmp_ln139 : 2
		add_ln140 : 3
		icmp_ln143 : 1
	State 4
		sext_ln139_1 : 1
		add_ln139 : 2
		store_ln143 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   call   | grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2_fu_115 |  3.176  |   772   |   488   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                           sub_fu_259                           |    0    |    0    |    39   |
|    add   |                        add_ln140_fu_311                        |    0    |    0    |    42   |
|          |                        add_ln139_fu_336                        |    0    |    0    |    71   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                  select_ln95_cast_cast_fu_144                  |    0    |    0    |    12   |
|          |                select_ln95_cast_cast_cast_fu_152               |    0    |    0    |    32   |
|  select  |                       select_ln113_fu_222                      |    0    |    0    |    32   |
|          |                         empty_46_fu_240                        |    0    |    0    |    5    |
|          |                         count_3_fu_252                         |    0    |    0    |    32   |
|          |                       select_ln139_fu_326                      |    0    |    0    |    36   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                        icmp_ln107_fu_200                       |    0    |    0    |    18   |
|          |                           icmp_fu_216                          |    0    |    0    |    16   |
|   icmp   |                         empty_45_fu_234                        |    0    |    0    |    18   |
|          |                        icmp_ln139_fu_305                       |    0    |    0    |    18   |
|          |                        icmp_ln143_fu_317                       |    0    |    0    |    18   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    sub   |                        sub_ln113_fu_288                        |    0    |    0    |    39   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    mux   |                   out_val_data_filed_V_fu_160                  |    0    |    0    |    20   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    xor   |                         xor_ln95_fu_138                        |    0    |    0    |    2    |
|          |                        xor_ln113_fu_270                        |    0    |    0    |    3    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    and   |                        and_ln139_fu_322                        |    0    |    0    |    2    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   read   |                   kernel_mode_read_read_fu_96                  |    0    |    0    |    0    |
|          |                   in_memory_read_read_fu_102                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   write  |                    write_ln174_write_fu_108                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
| bitselect|                           tmp_fu_130                           |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                          or_ln_fu_174                          |    0    |    0    |    0    |
|bitconcatenate|                          shl_ln_fu_276                         |    0    |    0    |    0    |
|          |                         shl_ln2_fu_293                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   zext   |                        zext_ln174_fu_182                       |    0    |    0    |    0    |
|          |                        zext_ln113_fu_285                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|partselect|                          tmp_4_fu_206                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   trunc  |                          empty_fu_230                          |    0    |    0    |    0    |
|          |                       trunc_ln113_fu_266                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   sext   |                        sext_ln139_fu_301                       |    0    |    0    |    0    |
|          |                       sext_ln139_1_fu_332                      |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                |  3.176  |   772   |   943   |
|----------|----------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln140_reg_421      |   36   |
|       count_3_reg_391       |   32   |
|        count_reg_357        |   32   |
|       empty_46_reg_383      |    5   |
|      icmp_ln107_reg_378     |    1   |
|      icmp_ln139_reg_416     |    1   |
|      icmp_ln143_reg_426     |    1   |
|   in_memory_assign_reg_350  |   64   |
|select_ln95_cast_cast_reg_370|   12   |
|      sext_ln139_reg_411     |   36   |
|        shl_ln_reg_401       |    6   |
|      sub_ln113_reg_406      |   32   |
|         sub_reg_396         |   32   |
|       xor_ln95_reg_364      |    1   |
+-----------------------------+--------+
|            Total            |   291  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2_fu_115 |  p2  |   2  |  32  |   64   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2_fu_115 |  p3  |   2  |  32  |   64   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_113_2_fu_115 |  p7  |   2  |   6  |   12   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   140  ||  4.764  ||    27   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   772  |   943  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   291  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  1063  |   970  |
+-----------+--------+--------+--------+
