- As shown in the graph below, a schematic of a NOT gate built with [[CMOS]] transistors.
- The nMOS transistro, N1, is connected between GND and the Y output.
- The pMOS transistor, P1, is connected between Vdd and the Y output. Both transistor gates are controlled by the input, A.
- Boolean Algebra Expression
![[Pasted image 20210111173619.png]]
- Symbol
![[Pasted image 20210111173629.png]]
- Circuit
![[Pasted image 20210111173654.png]]
- Truth Table
![[Pasted image 20210111173709.png]]
