// Seed: 2741858946
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input wor id_2,
    output wand id_3,
    output uwire id_4,
    input tri1 id_5,
    output wire id_6,
    output tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    output wand id_12,
    input wire id_13
    , id_21,
    output tri0 id_14,
    output wor id_15,
    output tri1 id_16,
    output supply1 id_17
    , id_22,
    input tri id_18,
    input wor id_19
);
  assign id_14 = 1'h0;
  assign id_4  = id_2;
  wire id_23;
endmodule
module module_1 (
    output supply0 id_0
    , id_10,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wire id_7,
    input supply0 id_8
);
  uwire id_11 = 1;
  module_0(
      id_0,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1,
      id_3,
      id_0,
      id_2,
      id_5,
      id_0,
      id_7,
      id_3,
      id_2,
      id_3,
      id_3,
      id_6,
      id_6,
      id_4,
      id_2
  );
  assign id_10[1] = 1'b0;
endmodule
