
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003511                       # Number of seconds simulated
sim_ticks                                  3511418139                       # Number of ticks simulated
final_tick                               529832052237                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171776                       # Simulator instruction rate (inst/s)
host_op_rate                                   217091                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 299082                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889972                       # Number of bytes of host memory used
host_seconds                                 11740.64                       # Real time elapsed on the host
sim_insts                                  2016757838                       # Number of instructions simulated
sim_ops                                    2548786481                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        71808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       117120                       # Number of bytes read from this memory
system.physmem.bytes_read::total               198912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9984                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       130304                       # Number of bytes written to this memory
system.physmem.bytes_written::total            130304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          561                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          915                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1554                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1018                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1018                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1421648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20449857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1421648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33354045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56647198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1421648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1421648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2843296                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37108654                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37108654                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37108654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1421648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20449857                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1421648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33354045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93755852                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8420668                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3132673                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550338                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       212651                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1324003                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1224628                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          331659                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9477                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291136                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17107471                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3132673                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1556287                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3794690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1089836                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        429485                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1612510                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        86488                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8390590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.521597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.327029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4595900     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          393384      4.69%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          392973      4.68%     64.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          488736      5.82%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          150463      1.79%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          192800      2.30%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          158282      1.89%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          147814      1.76%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1870238     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8390590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.372022                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.031605                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3450727                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       402668                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3628146                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34103                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        874940                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531630                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          333                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20397086                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1929                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        874940                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3606977                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48027                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       174505                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3503845                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       182290                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19694948                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        113241                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        49048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27651265                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91769232                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91769232                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191644                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10459576                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3689                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1978                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           500212                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1820707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944504                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8921                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       377696                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18512693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3700                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14915843                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30284                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6154072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18599590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8390590                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777687                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904892                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2946222     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1729267     20.61%     55.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1216238     14.50%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819829      9.77%     79.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       793083      9.45%     89.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       390854      4.66%     94.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       366903      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        58959      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69235      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8390590                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94983     76.11%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15212     12.19%     88.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14602     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12471510     83.61%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186965      1.25%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1478244      9.91%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       777418      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14915843                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.771337                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             124797                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008367                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38377357                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24670596                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14503071                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15040640                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        18677                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       698756                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232005                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        874940                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25513                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4307                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18516396                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1820707                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944504                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1963                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3368                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       129978                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248933                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14661430                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1379860                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       254413                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2133766                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2094104                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            753906                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.741124                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14519903                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14503071                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9416247                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26569260                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.722318                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354404                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6189522                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214176                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7515650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.640164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161169                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2931329     39.00%     39.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2063085     27.45%     66.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838156     11.15%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       457172      6.08%     83.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       402539      5.36%     89.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       166361      2.21%     91.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       186660      2.48%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       108721      1.45%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       361627      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7515650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834444                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121945                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788603                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096921                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       361627                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25670273                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37908632                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  30078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.842067                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.842067                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.187554                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.187554                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65813910                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20163277                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18838228                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3478                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8420668                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3083118                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2509662                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206921                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1288569                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1195853                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          326457                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9238                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3078833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17005791                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3083118                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1522310                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3745957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1111645                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        594057                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1507985                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8319749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.530359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4573792     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          327594      3.94%     58.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          267652      3.22%     62.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          641516      7.71%     69.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172871      2.08%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          234293      2.82%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160561      1.93%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93573      1.12%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1847897     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8319749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366137                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019530                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3213022                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       580675                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3602650                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22798                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        900597                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       525185                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20381744                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1643                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        900597                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3447575                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102583                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       138823                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3385952                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       344212                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19663426                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          135                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137898                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111977                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27481261                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91821259                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91821259                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16879554                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10601693                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4183                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2532                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           965248                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1853198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       960334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19633                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       346899                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18572292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4198                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14733496                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30265                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6389921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19698494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          833                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8319749                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895058                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2881103     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1786899     21.48%     56.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1172341     14.09%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       864717     10.39%     80.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       749233      9.01%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       393544      4.73%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332616      4.00%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66952      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72344      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8319749                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87539     69.71%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19148     15.25%     84.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18889     15.04%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12247060     83.12%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204860      1.39%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1646      0.01%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1472897     10.00%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       807033      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14733496                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749683                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125578                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008523                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37942584                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24966593                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14354184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14859074                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56238                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       734937                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          430                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       243385                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        900597                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55964                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8028                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18576491                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42774                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1853198                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       960334                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2519                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6507                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       243289                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14497905                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1379264                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235591                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2166073                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2043862                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            786809                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.721705                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14364176                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14354184                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9333388                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26522226                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704637                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351908                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9892369                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12158509                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6418098                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3365                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       210312                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7419152                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638800                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146735                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2855212     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2065363     27.84%     66.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       834234     11.24%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       480210      6.47%     84.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       382963      5.16%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161092      2.17%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190378      2.57%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93132      1.26%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356568      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7419152                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9892369                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12158509                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1835210                       # Number of memory references committed
system.switch_cpus1.commit.loads              1118261                       # Number of loads committed
system.switch_cpus1.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1744050                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10958603                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247886                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356568                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25639022                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38054405                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 100919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9892369                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12158509                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9892369                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851229                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851229                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174772                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174772                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65227233                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19820190                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18786596                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3360                       # number of misc regfile writes
system.l2.replacements                           1554                       # number of replacements
system.l2.tagsinuse                      16380.713920                       # Cycle average of tags in use
system.l2.total_refs                           804839                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17934                       # Sample count of references to valid blocks.
system.l2.avg_refs                          44.877830                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           760.821113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.822730                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    272.522660                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.772232                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    429.574910                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5452.203135                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9392.997140                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.046437                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.016633                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.026219                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.332776                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.573303                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999799                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3231                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4587                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7820                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3527                       # number of Writeback hits
system.l2.Writeback_hits::total                  3527                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    90                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4638                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7910                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3270                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4638                       # number of overall hits
system.l2.overall_hits::total                    7910                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          561                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          913                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1552                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          561                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          915                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1554                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          561                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          915                       # number of overall misses
system.l2.overall_misses::total                  1554                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1576807                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     27193911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1809135                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     41776754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        72356607                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        67404                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         67404                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1576807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     27193911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1809135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     41844158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72424011                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1576807                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     27193911                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1809135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     41844158                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72424011                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3792                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9372                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3527                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3527                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                92                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3831                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5553                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9464                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3831                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5553                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9464                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.147943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.166000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.165600                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.037736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021739                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.146437                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.164776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164201                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.146437                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.164776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164201                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40430.948718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48473.994652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46388.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45757.671413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46621.525129                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        33702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        33702                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40430.948718                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48473.994652                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46388.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45731.320219                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46604.897683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40430.948718                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48473.994652                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46388.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45731.320219                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46604.897683                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1018                       # number of writebacks
system.l2.writebacks::total                      1018                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          561                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          913                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1552                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1554                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1554                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1353617                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     23952220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1583637                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     36452698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     63342172                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        55386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        55386                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1353617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     23952220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1583637                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     36508084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     63397558                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1353617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     23952220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1583637                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     36508084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     63397558                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.147943                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.165600                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021739                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.146437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.164776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164201                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.146437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.164776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164201                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34708.128205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42695.579323                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40606.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39926.284775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40813.255155                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        27693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        27693                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34708.128205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42695.579323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40606.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39899.545355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40796.369369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34708.128205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42695.579323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40606.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39899.545355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40796.369369                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               505.779409                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001621230                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1971695.334646                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.779409                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060544                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.810544                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1612461                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1612461                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1612461                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1612461                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1612461                       # number of overall hits
system.cpu0.icache.overall_hits::total        1612461                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2502041                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2502041                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2502041                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2502041                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2502041                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2502041                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1612510                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1612510                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1612510                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1612510                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1612510                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1612510                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51062.061224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51062.061224                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51062.061224                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51062.061224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51062.061224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51062.061224                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2024991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2024991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2024991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2024991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2024991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2024991                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50624.775000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50624.775000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50624.775000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50624.775000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50624.775000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50624.775000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3831                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147903716                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4087                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36188.822119                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.670403                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.329597                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.858088                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.141912                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1081701                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1081701                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708754                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708754                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790455                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790455                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790455                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790455                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7442                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7442                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          157                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          157                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7599                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7599                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7599                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7599                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    194429776                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    194429776                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5600008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5600008                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    200029784                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    200029784                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    200029784                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    200029784                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1089143                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1089143                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1798054                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1798054                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1798054                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1798054                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006833                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006833                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000221                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004226                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004226                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004226                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004226                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26126.011287                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26126.011287                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35668.840764                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35668.840764                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26323.171996                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26323.171996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26323.171996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26323.171996                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1002                       # number of writebacks
system.cpu0.dcache.writebacks::total             1002                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3649                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3649                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          119                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3768                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3768                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3768                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3768                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3793                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3793                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           38                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3831                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3831                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     59374688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     59374688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       966790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       966790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     60341478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     60341478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     60341478                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     60341478                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002131                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002131                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002131                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002131                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15653.753757                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15653.753757                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25441.842105                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25441.842105                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15750.842600                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15750.842600                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15750.842600                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15750.842600                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.703260                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998382214                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1942377.848249                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.703260                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058819                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818435                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1507941                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1507941                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1507941                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1507941                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1507941                       # number of overall hits
system.cpu1.icache.overall_hits::total        1507941                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2246928                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2246928                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2246928                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2246928                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2246928                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2246928                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1507985                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1507985                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1507985                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1507985                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1507985                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1507985                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51066.545455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51066.545455                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51066.545455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51066.545455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51066.545455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51066.545455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1962865                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1962865                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1962865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1962865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1962865                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1962865                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49071.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49071.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49071.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49071.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49071.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49071.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5553                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157200168                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5809                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27061.485281                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.387101                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.612899                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872606                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127394                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1047293                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1047293                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       712969                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        712969                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1876                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1876                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1680                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1760262                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1760262                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1760262                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1760262                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13976                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13976                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          444                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14420                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14420                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14420                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    438710335                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    438710335                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18538836                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18538836                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    457249171                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    457249171                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    457249171                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    457249171                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       713413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       713413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1774682                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1774682                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1774682                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1774682                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013169                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013169                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000622                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000622                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008125                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008125                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008125                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008125                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31390.264382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31390.264382                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41754.135135                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41754.135135                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31709.373856                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31709.373856                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31709.373856                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31709.373856                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        39497                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        39497                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2525                       # number of writebacks
system.cpu1.dcache.writebacks::total             2525                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8476                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8476                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          391                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          391                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8867                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8867                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5500                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5553                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5553                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     83802892                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     83802892                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1161798                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1161798                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     84964690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     84964690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     84964690                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     84964690                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005182                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005182                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003129                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003129                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003129                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003129                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15236.889455                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15236.889455                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21920.716981                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21920.716981                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15300.682514                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15300.682514                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15300.682514                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15300.682514                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
