
---------- Begin Simulation Statistics ----------
simSeconds                                   0.058687                       # Number of seconds simulated (Second)
simTicks                                  58686944976                       # Number of ticks simulated (Tick)
finalTick                                 58686944976                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    451.95                       # Real time elapsed on the host (Second)
hostTickRate                                129851952                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2650268                       # Number of bytes of host memory used (Byte)
simInsts                                     50436101                       # Number of instructions simulated (Count)
simOps                                       80780664                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   111596                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     178737                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size           64                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket          639                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples      5294027                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.914003                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.739029                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |     5294025    100.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total      5294027                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples     48807807                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.221055                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.163782                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.427735                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |           0      0.00%      0.00% |    38281354     78.43%     78.43% |    10263685     21.03%     99.46% |      262768      0.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total     48807807                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples     48807844                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     4.386467                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.085803                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    31.304162                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |    48740829     99.86%     99.86% |       24860      0.05%     99.91% |       33047      0.07%     99.98% |        8094      0.02%    100.00% |         590      0.00%    100.00% |         394      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total     48807844                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples     48048857                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.000878                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |           0      0.00%      0.00% |    48048820    100.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total     48048857                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples       758987                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   218.772005                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   199.071322                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   127.789285                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |      691972     91.17%     91.17% |       24860      3.28%     94.45% |       33047      4.35%     98.80% |        8094      1.07%     99.87% |         590      0.08%     99.94% |         394      0.05%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total       758987                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size           64                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket          639                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples      2142596                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     2.179344                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     3.926427                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |     2142594    100.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total      2142596                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples      3024828                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.055946                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.552072                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |     3022209     99.91%     99.91% |        2594      0.09%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total      3024828                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples       126603                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000600                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.034645                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |      126565     99.97%     99.97% |           0      0.00%     99.97% |          38      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total       126603                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch       756743      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data       499696      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data       756743      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack       499696      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement       252951      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch       756743      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data       499696      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement       252951      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data       756743      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack       499696      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |    17304809     71.73%     71.73% |     2274143      9.43%     81.15% |     2272294      9.42%     90.57% |     2274413      9.43%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total     24125659                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |    10083087     76.64%     76.64% |     1025127      7.79%     84.43% |     1022372      7.77%     92.20% |     1025584      7.80%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total     13156170                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |     9368977     81.29%     81.29% |      719011      6.24%     87.52% |      719019      6.24%     93.76% |      719008      6.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total     11526015                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |       33411     26.41%     26.41% |       30947     24.46%     50.87% |       30890     24.42%     75.28% |       31271     24.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total       126519                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |      473062     62.82%     62.82% |       93310     12.39%     75.22% |       93314     12.39%     87.61% |       93309     12.39%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total       752995                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          17     65.38%     65.38% |           4     15.38%     80.77% |           4     15.38%     96.15% |           1      3.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total           26                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |          39     68.42%     68.42% |          12     21.05%     89.47% |           2      3.51%     92.98% |           4      7.02%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total           57                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |       64500     25.54%     25.54% |       62702     24.83%     50.37% |       62674     24.82%     75.19% |       62663     24.81%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total       252539                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |           2      3.45%      3.45% |          22     37.93%     41.38% |          23     39.66%     81.03% |          11     18.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total           58                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |      410844     81.13%     81.13% |       31818      6.28%     87.42% |       31850      6.29%     93.71% |       31867      6.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total       506379                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |           4     25.00%     25.00% |           2     12.50%     37.50% |           5     31.25%     68.75% |           5     31.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total           16                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |           3     27.27%     27.27% |           2     18.18%     45.45% |           3     27.27%     72.73% |           3     27.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total           11                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |      440602     69.95%     69.95% |       63208     10.04%     79.99% |       63211     10.04%     90.02% |       62853      9.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total       629874                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |       64249     25.51%     25.51% |       62545     24.83%     50.34% |       62548     24.83%     75.17% |       62544     24.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total       251886                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |        2704     84.79%     84.79% |         160      5.02%     89.81% |         163      5.11%     94.92% |         162      5.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         3189                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |      407133     81.27%     81.27% |       31277      6.24%     87.51% |       31278      6.24%     93.76% |       31277      6.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total       500965                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |        1197     95.45%     95.45% |          21      1.67%     97.13% |          20      1.59%     98.72% |          16      1.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total         1254                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |         261     34.03%     34.03% |         185     24.12%     58.15% |         167     21.77%     79.92% |         154     20.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total          767                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |         882     43.95%     43.95% |         375     18.68%     62.63% |         375     18.68%     81.32% |         375     18.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total         2007                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |         118     72.39%     72.39% |           0      0.00%     72.39% |          16      9.82%     82.21% |          29     17.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total          163                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |       30891     25.43%     25.43% |       30081     24.76%     50.18% |       30083     24.76%     74.95% |       30440     25.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total       121495                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |        1725      2.41%      2.41% |       23917     33.37%     35.77% |       22089     30.82%     66.59% |       23950     33.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total        71681                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |    10079501     76.64%     76.64% |     1024592      7.79%     84.44% |     1021834      7.77%     92.21% |     1025047      7.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total     13150974                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |           2     20.00%     20.00% |           2     20.00%     40.00% |           3     30.00%     70.00% |           3     30.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total           10                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |        1599     50.27%     50.27% |         525     16.50%     66.77% |         527     16.57%     83.34% |         530     16.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total         3181                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |        1569     96.49%     96.49% |          21      1.29%     97.79% |          20      1.23%     99.02% |          16      0.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total         1626                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |    10028657     73.87%     73.87% |     1184749      8.73%     82.59% |     1184416      8.72%     91.32% |     1178869      8.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total     13576691                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |         199     46.28%     46.28% |          92     21.40%     67.67% |          76     17.67%     85.35% |          63     14.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total          430                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |       30329     24.97%     24.97% |       30292     24.94%     49.91% |       30237     24.89%     74.80% |       30613     25.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total       121471                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |       33689     25.97%     25.97% |       32140     24.77%     50.74% |       32140     24.77%     75.51% |       31776     24.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total       129745                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           4     21.05%     21.05% |          12     63.16%     84.21% |           0      0.00%     84.21% |           3     15.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total           19                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |     7209917     70.52%     70.52% |     1002747      9.81%     80.32% |     1003074      9.81%     90.13% |     1008896      9.87%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total     10224634                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |     8961525     81.29%     81.29% |      687640      6.24%     87.53% |      687646      6.24%     93.76% |      687636      6.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total     11024447                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |         286     46.66%     46.66% |         109     17.78%     64.44% |         106     17.29%     81.73% |         112     18.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total          613                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |      406913     81.36%     81.36% |       31068      6.21%     87.57% |       31071      6.21%     93.79% |       31077      6.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total       500129                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          16     64.00%     64.00% |           4     16.00%     80.00% |           4     16.00%     96.00% |           1      4.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total           25                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |          35     92.11%     92.11% |           0      0.00%     92.11% |           2      5.26%     97.37% |           1      2.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total           38                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |       64500     25.54%     25.54% |       62702     24.83%     50.37% |       62674     24.82%     75.19% |       62663     24.81%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total       252539                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |           2      3.45%      3.45% |          22     37.93%     41.38% |          23     39.66%     81.03% |          11     18.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total           58                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |        3594     68.43%     68.43% |         541     10.30%     78.73% |         556     10.59%     89.32% |         561     10.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total         5252                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |      407250     81.27%     81.27% |       31277      6.24%     87.51% |       31294      6.24%     93.75% |       31306      6.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total       501127                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |           4     25.00%     25.00% |           2     12.50%     37.50% |           5     31.25%     68.75% |           5     31.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total           16                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |           3     27.27%     27.27% |           2     18.18%     45.45% |           3     27.27%     72.73% |           3     27.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total           11                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |      440602     69.95%     69.95% |       63208     10.04%     79.99% |       63211     10.04%     90.02% |       62853      9.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total       629874                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR         5430      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS       252961      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX       501173      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX       629874      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement       499088      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean       253559      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data       756743      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack       752647      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data          651      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean           20      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack         1492      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all       124397      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock           58      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock       753677      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR         3507      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS       252175      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX       501061      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR          733      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS           40      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement           27      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean         2899      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS          369      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX           39      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement       499056      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean       128581      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS           57      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX           26      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX       629874      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean       122079      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR          233      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS          288      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX           35      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack       752647      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data          608      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all       121471      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack         1454      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all         2899      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack           38      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all           27      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data       252170      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR          955      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS            7      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data         3512      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data       501061      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock           12      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock       753665      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS           16      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data           38      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean           20      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock           58      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples     24125659                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     3.697096                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.059071                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    29.317797                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |    24092062     99.86%     99.86% |       20176      0.08%     99.94% |        9869      0.04%     99.99% |        2787      0.01%    100.00% |         456      0.00%    100.00% |         306      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total     24125659                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples     23873006                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    23873006    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total     23873006                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples       252653                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   258.543801                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   239.936874                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   128.226758                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |      219056     86.70%     86.70% |       20176      7.99%     94.69% |        9869      3.91%     98.59% |        2787      1.10%     99.70% |         456      0.18%     99.88% |         306      0.12%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total       252653                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples      7523516                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean    14.199459                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.413954                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    58.727660                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |     7490538     99.56%     99.56% |        4317      0.06%     99.62% |       23146      0.31%     99.93% |        5276      0.07%    100.00% |         126      0.00%    100.00% |          86      0.00%    100.00% |          27      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total      7523516                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples      7022801                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.000005                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.002295                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |     7022764    100.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total      7022801                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples       500715                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   199.328994                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   182.117181                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   122.905023                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |      467737     93.41%     93.41% |        4317      0.86%     94.28% |       23146      4.62%     98.90% |        5276      1.05%     99.95% |         126      0.03%     99.98% |          86      0.02%     99.99% |          27      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total       500715                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples     13156170                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.064832                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.001911                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     3.956257                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |    13155740    100.00%    100.00% |         362      0.00%    100.00% |          30      0.00%    100.00% |          28      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total     13156170                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples     13150974                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    13150974    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total     13150974                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         5196                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   165.154349                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean   125.852590                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   112.680551                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |        4766     91.72%     91.72% |         362      6.97%     98.69% |          30      0.58%     99.27% |          28      0.54%     99.81% |           8      0.15%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         5196                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples      4002201                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     1.013812                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.000483                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev     1.679983                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |     4001949     99.99%     99.99% |         243      0.01%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total      4002201                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples      4001798                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |     4001798    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total      4001798                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples          403                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   138.166253                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   121.010760                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    96.119586                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |         151     37.47%     37.47% |         243     60.30%     97.77% |           1      0.25%     98.01% |           3      0.74%     98.76% |           1      0.25%     99.01% |           1      0.25%     99.26% |           1      0.25%     99.50% |           2      0.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total          403                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          149                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    16.979866                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.776864                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    56.319848                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |         139     93.29%     93.29% |           0      0.00%     93.29% |           5      3.36%     96.64% |           4      2.68%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |           1      0.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total          149                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          129                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         129    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          129                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           20                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   120.050000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    72.430837                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   108.587813                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          10     50.00%     50.00% |           0      0.00%     50.00% |           5     25.00%     75.00% |           4     20.00%     95.00% |           0      0.00%     95.00% |           0      0.00%     95.00% |           1      5.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           20                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          149                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         149    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total          149                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          149                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         149    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          149                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count       756743                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.004294                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count      1256439                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.007133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time       193140                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     0.153720                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count      1509390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.008565                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count      1256439                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.011767                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_msg_count       752647                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.004271                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles           45                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples       949424                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.007588                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.190219                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-1       947234     99.77%     99.77% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::2-3         1514      0.16%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-5          209      0.02%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6-7          248      0.03%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-9          185      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::10-11           28      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::12-13            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::14-15            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::18-19            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total       949424                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits     26202023                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses       471763                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses     26673786                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits     10079501                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses         3586                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses     10083087                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count     36756873                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.208565                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.000009                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count       915951                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.010395                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count        33468                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count        33508                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000380                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count       915956                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.005197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count       471755                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.002677                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles           51                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples       188717                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.035302                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.411687                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-3       188053     99.65%     99.65% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4-7          461      0.24%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-11          201      0.11%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-19            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total       188717                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits      2899145                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses        94009                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses      2993154                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits      1024592                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          535                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses      1025127                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count      4018281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.022800                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count       157752                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.001790                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count        30963                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count        30975                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000352                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count       157754                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count        94003                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles           62                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples       188662                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.036001                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.409958                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-3       188012     99.66%     99.66% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::4-7          458      0.24%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-11          187      0.10%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::12-15            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-19            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total       188662                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits      2897301                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses        94012                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses      2991313                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits      1021834                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses          538                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses      1022372                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_msg_count      4013685                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.022774                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_msg_count       157761                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.001790                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_msg_count        30896                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     0.000175                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_msg_count        30898                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.000351                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_msg_count       157766                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_msg_count        93994                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles           65                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples       188678                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.024666                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.389779                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-3       188144     99.72%     99.72% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::4-7          350      0.19%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-11          176      0.09%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-19            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::28-31            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-35            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total       188678                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits      2899414                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses        94007                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses      2993421                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits      1025047                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses          537                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses      1025584                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_msg_count      4019005                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.022805                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_msg_count       157397                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.001786                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_msg_count        31276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_msg_count        31280                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.000355                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_msg_count       157402                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000893                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_msg_count        93983                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles          331                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples      3778546                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     1.273888                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     3.166263                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-63      3778544    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::128-191            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total      3778546                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_msg_count       756743                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.008588                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_msg_count       125106                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000710                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_msg_count      1388861                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.007943                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time      3656007                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count          587                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_avg_stall_time     2.632378                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits         1193                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses       757794                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses       758987                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_msg_count      2140457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.016423                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_msg_count      1635950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.009283                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_msg_count       753735                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.004277                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control      4547190                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control     36377520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control       378311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control      3026488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data      6045455                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data    435272760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control      7545369                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control     60362952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data      1502226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data    108160272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control       389235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control      3113880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_links0.buffers0.m_msg_count       915951                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers0.m_buf_msgs     0.005197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_msg_count        33508                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links0.buffers2.m_msg_count       471755                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers2.m_buf_msgs     0.002677                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_msg_count       915956                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_buf_msgs     0.005197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_msg_count        33468                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links10.buffers1.m_msg_count      1509390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links10.buffers1.m_buf_msgs     0.008565                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links11.buffers0.m_msg_count       756743                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links11.buffers0.m_buf_msgs     0.004294                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links11.buffers1.m_msg_count       752647                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links11.buffers1.m_buf_msgs     0.004271                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_msg_count       157752                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_msg_count        30975                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_msg_count        94003                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers1.m_msg_count       157754                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers1.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers2.m_msg_count        30963                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers2.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links4.buffers0.m_msg_count       157761                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links4.buffers0.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links4.buffers1.m_msg_count        30898                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links4.buffers1.m_buf_msgs     0.000175                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links4.buffers2.m_msg_count        93994                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links4.buffers2.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links5.buffers1.m_msg_count       157766                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links5.buffers1.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links5.buffers2.m_msg_count        30896                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links5.buffers2.m_buf_msgs     0.000175                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers0.m_msg_count       157397                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers0.m_buf_msgs     0.000893                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_msg_count        31280                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers2.m_msg_count        93983                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers2.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_msg_count       157402                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_buf_msgs     0.000893                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_msg_count        31276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_msg_count       756743                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_buf_msgs     0.004294                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_msg_count      2140457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_buf_msgs     0.012145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_msg_count       125105                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_buf_msgs     0.000710                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_msg_count      1388861                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_buf_msgs     0.007881                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_msg_count      1635950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_buf_msgs     0.009283                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_msg_count       753735                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_buf_msgs     0.004277                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     1.337940                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0       475349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0      3802792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2        33468                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2       267744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1       475444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1     34231968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1       473734                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2       471755                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1      3789872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2      3774040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0       406913                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1          286                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0     29297736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1        20592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0        33689                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0       269512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count       915956                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.005197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count        33468                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_msg_count       915951                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_buf_msgs     0.014435                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_stall_time    542132325                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_avg_stall_time   591.879178                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_msg_count        33508                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000192                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time       116550                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_avg_stall_time     3.478274                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_msg_count       471755                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_buf_msgs     0.002677                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization      2376100                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     1.348241                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count       949424                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes     38017600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes     30422208                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy      1901388                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth         0.60                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth         0.48                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2        33468                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2       267744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1       475347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1     34224984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1       440609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1      3524872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization      2339791                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     1.327638                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count      1421214                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes     37436656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes     26066944                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time    542248875                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy      1629281                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time   381.539216                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         0.59                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Control::0       475349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Control::0      3802792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1           97                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1         6984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1        33125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::2       471755                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1       265000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::2      3774040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::0       406913                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::1          286                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::0     29297736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::1        20592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Control::0        33689                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Control::0       269512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.209579                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0        94544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0       756352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2        30963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2       247704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1        94570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1      6809040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1        94050                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2        94003                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1       752400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2       752024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0        31068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0      2236896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1         7848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0        32140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0       257120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_msg_count       157754                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_msg_count        30963                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_msg_count       157752                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_buf_msgs     0.001601                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_stall_time     41422536                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_avg_stall_time   262.580100                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_msg_count        30975                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time        16317                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_avg_stall_time     0.526780                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_msg_count        94003                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization 472526.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     0.268120                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count       188717                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes      7560424                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes      6050688                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy       378168                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2        30963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2       247704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1        94542                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1      6807024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1        63212                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1       505696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization       266185                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.151038                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count       282730                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes      4258960                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes      1997120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time     41438853                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy       124851                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time   146.566877                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         0.07                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Control::0        94544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Control::0       756352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1         2016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1        30838                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::2        94003                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1       246704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::2       752024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Writeback_Data::0        31068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Writeback_Data::1          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Writeback_Data::0      2236896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Writeback_Data::1         7848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Writeback_Control::0        32140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Writeback_Control::0       257120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.209543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0        94550                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0       756400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2        30896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2       247168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1        94555                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1      6807960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1        94003                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2        93994                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1       752024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2       751952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0        31071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1          106                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0      2237112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1         7632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0        32140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0       257120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count       157766                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_msg_count        30896                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000175                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_msg_count       157761                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_buf_msgs     0.001601                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_stall_time     41452173                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_avg_stall_time   262.752981                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_msg_count        30898                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000175                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_avg_stall_time     0.086219                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_msg_count        93994                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization       472519                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     0.268116                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count       188662                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes      7560304                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes      6051008                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy       378188                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Request_Control::2        30896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Request_Control::2       247168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1        94547                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1      6807384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1        63219                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1       505752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization 266066.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     0.150971                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count       282653                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes      4257064                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes      1995840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time     41454837                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy       124810                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time   146.663354                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth         0.07                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Control::0        94550                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Control::0       756400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1          576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1        30784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::2        93994                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1       246272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::2       751952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Writeback_Data::0        31071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Writeback_Data::1          106                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Writeback_Data::0      2237112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Writeback_Data::1         7632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Writeback_Control::0        32140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Writeback_Control::0       257120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.209554                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0        94544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0       756352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2        31276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2       250208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1        94550                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1      6807600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1        94020                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2        93983                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1       752160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2       751864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0        31077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0      2237544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1         8064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0        31776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0       254208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_msg_count       157402                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000893                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_msg_count        31276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_msg_count       157397                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_buf_msgs     0.001599                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_stall_time     41431194                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_avg_stall_time   263.227342                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_msg_count        31280                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time         6327                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_avg_stall_time     0.202270                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_msg_count        93983                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.acc_link_utilization       472503                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.268106                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_count       188678                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_bytes      7560048                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_data_msg_bytes      6050624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_bw_sat_cy       378164                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Request_Control::2        31276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Request_Control::2       250208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1        94541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1      6806952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1        62861                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1       502888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.acc_link_utilization       266122                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     0.151002                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_count       282660                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_bytes      4257952                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_data_msg_bytes      1996672                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_wait_time     41437521                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_bw_sat_cy       124863                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_msg_wait_time   146.598461                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_bandwidth         0.07                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Control::0        94544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Control::0       756352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1          648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1        31159                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::2        93983                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1       249272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::2       751864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Writeback_Data::0        31077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Writeback_Data::1          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Writeback_Data::0      2237544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Writeback_Data::1         8064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Writeback_Control::0        31776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Writeback_Control::0       254208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     3.819028                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0      1515730                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0     12125840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Request_Control::2       125105                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Request_Control::2      1000840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1      2014423                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1    145038456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1      1761371                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::2       753735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1     14090968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::2      6029880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::0       500129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::1          613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::0     36009288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::1        44136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0       129745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0      1037960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_msg_count      1388861                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_buf_msgs     0.007881                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_msg_count      1635950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.009283                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_msg_count       753735                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_buf_msgs     0.004277                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_msg_count       756743                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_buf_msgs     0.015499                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_stall_time    657588087                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_avg_stall_time   868.971483                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_msg_count      2140457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_buf_msgs     0.012247                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_stall_time      5945049                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_avg_stall_time     2.777467                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_msg_count       125105                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_buf_msgs     0.000710                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_stall_time        12654                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_avg_stall_time     0.101147                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.acc_link_utilization      6919445                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     3.926214                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_count      3778546                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_bytes    110711120                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_data_msg_bytes     80482752                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_bw_sat_cy      5031485                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_bandwidth         1.76                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_useful_bandwidth         1.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Control::0       758987                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Control::0      6071896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1       756801                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1     54489672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1       878536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::2       753735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1      7028288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::2      6029880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Writeback_Data::0       500129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Writeback_Data::1          613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Writeback_Data::0     36009288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Writeback_Data::1        44136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Writeback_Control::0       129745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Writeback_Control::0      1037960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.acc_link_utilization 6541640.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization     3.711841                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_count      3022305                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_bytes    104666248                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_data_msg_bytes     80487808                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_wait_time    663545790                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_bw_sat_cy      5039131                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_msg_wait_time   219.549579                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_bandwidth         1.66                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_useful_bandwidth         1.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Control::0       756743                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Control::0      6053944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Request_Control::2       125105                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Request_Control::2      1000840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Data::1      1257622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Data::1     90548784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::1       882835                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::1      7062680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     1.854078                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0       756743                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0      6053944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1      1256439                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1     90463608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1      1005598                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1      8044784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_msg_count       756743                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_buf_msgs     0.004294                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_msg_count       752647                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.004271                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_msg_count      1509390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_buf_msgs     0.008834                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_stall_time     15787530                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_avg_stall_time    10.459543                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.acc_link_utilization      2753479                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     1.562372                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_count      1509390                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_bytes     44055664                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_data_msg_bytes     31980544                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_bw_sat_cy      1998784                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_bandwidth         0.70                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_useful_bandwidth         0.51                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Control::0       756743                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Control::0      6053944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1       499696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1     35978112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1       252951                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1      2023608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.acc_link_utilization      3781667                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization     2.145784                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_count      1509390                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_bytes     60506672                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_data_msg_bytes     48431552                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_wait_time     15787530                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_bw_sat_cy      3027345                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_msg_wait_time    10.459543                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_bandwidth         0.96                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_useful_bandwidth         0.77                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Data::1       756743                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Data::1     54485496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::1       752647                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::1      6021176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized     1.273528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Control::0      1515730                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Control::0     12125840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Request_Control::2       126603                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Request_Control::2      1012824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Data::1      2015474                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Data::1    145114128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::1      1761388                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::2       753735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::1     14091104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::2      6029880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::0       500129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::1          613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::0     36009288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::1        44136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::0       129745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::0      1037960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_msg_count       915956                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_buf_msgs     0.005197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_avg_stall_time     0.000364                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers10.m_msg_count       157402                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers10.m_buf_msgs     0.000893                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers10.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers10.m_avg_stall_time     0.004231                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers11.m_msg_count        31276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers11.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers12.m_msg_count      1388861                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers12.m_buf_msgs     0.009741                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers12.m_stall_time    109165392                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers12.m_avg_stall_time    78.600661                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers13.m_msg_count      1635950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers13.m_buf_msgs     0.009420                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers13.m_stall_time      8077914                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers13.m_avg_stall_time     4.937751                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_msg_count       753735                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_buf_msgs     0.004277                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_avg_stall_time     0.001325                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers15.m_msg_count       756743                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers15.m_buf_msgs     0.004511                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers15.m_stall_time     12764889                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers15.m_avg_stall_time    16.868196                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers16.m_msg_count       752647                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers16.m_buf_msgs     0.004271                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_msg_count        33468                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_msg_count       157754                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_avg_stall_time     0.006333                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_msg_count        30963                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers7.m_msg_count       157766                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers7.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers7.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers7.m_avg_stall_time     0.004221                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers8.m_msg_count        30896                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers8.m_buf_msgs     0.000175                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.acc_link_utilization      2376100                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization     1.348241                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_count       949424                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_bytes     38017600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_data_msg_bytes     30422208                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_bw_sat_cy      1901389                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_msg_wait_time     0.000351                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_bandwidth         0.60                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_useful_bandwidth         0.48                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Request_Control::2        33468                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Request_Control::2       267744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Data::1       475347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Data::1     34224984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Control::1       440609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Control::1      3524872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.acc_link_utilization 472526.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization     0.268120                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_count       188717                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_bytes      7560424                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_data_msg_bytes      6050688                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_bw_sat_cy       378168                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_msg_wait_time     0.005294                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Request_Control::2        30963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Request_Control::2       247704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Data::1        94542                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Data::1      6807024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::1        63212                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::1       505696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.acc_link_utilization       472519                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization     0.268116                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_count       188662                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_bytes      7560304                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_data_msg_bytes      6051008                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_wait_time          666                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_bw_sat_cy       378189                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_msg_wait_time     0.003530                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Request_Control::2        30896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Request_Control::2       247168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Data::1        94547                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Data::1      6807384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Control::1        63219                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Control::1       505752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.acc_link_utilization       472503                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization     0.268106                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_count       188678                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_bytes      7560048                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_data_msg_bytes      6050624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_wait_time          666                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_bw_sat_cy       378165                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_msg_wait_time     0.003530                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Request_Control::2        31276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Request_Control::2       250208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Data::1        94541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Data::1      6806952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Control::1        62861                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Control::1       502888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.acc_link_utilization      6919445                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization     3.926214                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_count      3778546                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_bytes    110711120                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_data_msg_bytes     80482752                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_wait_time    117244305                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_bw_sat_cy      5106048                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_msg_wait_time    31.028947                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_bandwidth         1.76                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_useful_bandwidth         1.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Control::0       758987                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Control::0      6071896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Data::1       756801                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Data::1     54489672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Control::1       878536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Control::2       753735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Control::1      7028288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Control::2      6029880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Writeback_Data::0       500129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Writeback_Data::1          613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Writeback_Data::0     36009288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Writeback_Data::1        44136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Writeback_Control::0       129745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Writeback_Control::0      1037960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.acc_link_utilization      2753479                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization     1.562372                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_count      1509390                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_bytes     44055664                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_data_msg_bytes     31980544                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_wait_time     12764889                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_bw_sat_cy      1998816                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_msg_wait_time     8.456985                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_bandwidth         0.70                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_useful_bandwidth         0.51                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Control::0       756743                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Control::0      6053944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Data::1       499696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Data::1     35978112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Control::1       252951                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Control::1      2023608                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples   1255976.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000319147732                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        31152                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        31152                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        1927924                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState        469060                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 756743                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                499696                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               756743                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts              499696                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ               463                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.31                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.03                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           756743                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6          499696                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             446354                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1             132059                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2             149366                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              28405                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 95                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               282                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               962                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17             24001                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18             26040                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19             27871                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20             31578                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21             31378                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22             31534                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23             31751                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24             32442                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25             34669                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26             33207                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27             31683                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28             31848                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29             31699                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30             31907                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31             34562                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32             31953                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33               181                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                86                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        31152                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    24.275263                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    21.182612                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    23.615768                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-127        31140     99.96%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-255           10      0.03%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        31152                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        31152                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.039869                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.037611                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     0.279555                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16        30531     98.01%     98.01% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18          621      1.99%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        31152                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ              29632                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           48431552                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        31980544                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         825252567.15622294                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         544934550.82861149                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              58686890697                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 46708.91                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers     48401920                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers     31979136                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 824747650.772994637489                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 544910559.121417045593                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers       756743                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers       499696                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers  30255856421                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 1447630978680                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     39981.68                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   2897023.35                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers     48431552                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     48431552                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers     31980544                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     31980544                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers       756743                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       756743                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers       499696                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total       499696                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers    825252567                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    825252567                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    544934551                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    544934551                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   1370187118                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1370187118                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          756280                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts         499674                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        47867                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        47213                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        47108                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        47133                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        47227                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        47243                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        47496                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        47211                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        47228                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        47218                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        47187                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        47103                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        47107                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        47184                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        47194                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        47561                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        31240                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        31247                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2        31120                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3        31111                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        31218                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        31293                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        31235                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        31172                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        31204                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        31308                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        31107                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        31178                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        31239                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        31212                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        31268                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        31522                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat        16075606421                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat       3781400000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat   30255856421                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           21256.16                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      40006.16                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         458271                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits        454166                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        60.60                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        90.89                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       343514                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   233.991604                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   114.212174                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   335.053256                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127       255732     74.45%     74.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255         9884      2.88%     77.32% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383         8780      2.56%     79.88% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511         7193      2.09%     81.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         5913      1.72%     83.69% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         4619      1.34%     85.04% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895         6322      1.84%     86.88% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023         5365      1.56%     88.44% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        39706     11.56%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       343514                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     48401920                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten     31979136                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         824.747651                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         544.910559                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              10.70                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           6.44                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          4.26                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          72.65                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy   1225780920                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy    651510420                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy   2702475720                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   1303099920                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 4632541680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  16983858510                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   8233590240                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  35732857410                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   608.872338                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  21069273471                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   1959620000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  35658051505                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy   1226930460                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy    652125210                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy   2697363480                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   1305198360                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 4632541680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  17008845030                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   8212548960                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  35735553180                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   608.918273                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  21013619959                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   1959620000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  35713705017                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles       176237072                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              5.008423                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.199664                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commitStats0.numInsts     35188139                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps     58605075                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     5.008423                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.199664                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         2890      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu     27265348     46.52%     46.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult         1012      0.00%     46.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         2068      0.00%     46.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd      3500743      5.97%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt          240      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd          726      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         1781      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt         1784      0.00%     52.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc         1899      0.00%     52.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     52.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     52.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     52.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift          448      0.00%     52.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     52.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     52.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     52.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd       250000      0.43%     52.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     52.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     52.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt           20      0.00%     52.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     52.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     52.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult       250000      0.43%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     53.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead     17044056     29.08%     82.46% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite      3270875      5.58%     88.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead      3752623      6.40%     94.44% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite      3258562      5.56%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total     58605075                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps     16077176                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch2.intInstructions           95                       # Number of integer instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses     23808773                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses      6530767                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses         1401                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses        12277                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses     10083174                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          332                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts     35188139                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps     58605075                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           80                       # Number of system calls (Count)
board.processor.cores1.core.numCycles        32078575                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              6.309151                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.158500                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.quiesceCycles    144158497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commitStats0.numInsts      5084452                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      7394950                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     6.309151                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.158500                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu      3132446     42.36%     42.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            4      0.00%     42.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv           22      0.00%     42.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd       500004      6.76%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu           16      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt           20      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc           25      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     49.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd       250000      3.38%     52.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     52.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     52.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     52.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     52.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     52.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult       250000      3.38%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     55.88% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead      2012155     27.21%     83.09% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite       250171      3.38%     86.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead       750026     10.14%     96.62% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite       250019      3.38%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      7394950                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps      1048086                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses      2774167                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses       500202                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses         1002                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses          491                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses      1025136                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           31                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts      5084452                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      7394950                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles        32068735                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              6.315216                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.158348                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.quiesceCycles    144168337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commitStats0.numInsts      5078011                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps      7383901                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     6.315216                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.158348                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass           41      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu      3122314     42.29%     42.29% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            4      0.00%     42.29% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv           22      0.00%     42.29% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd       500004      6.77%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu           16      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt           20      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc           25      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     49.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd       250000      3.39%     52.44% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     52.44% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     52.44% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     52.44% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     52.44% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     52.44% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult       250000      3.39%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     55.83% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead      2011236     27.24%     83.07% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite       250175      3.39%     86.46% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead       750025     10.16%     96.61% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite       250019      3.39%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total      7383901                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps      1044404                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses      2772325                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses       500206                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses         1001                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses          491                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses      1022374                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           24                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts      5078011                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps      7383901                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles        32061172                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              6.304430                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.158619                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.quiesceCycles    144175900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commitStats0.numInsts      5085499                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps      7396738                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     6.304430                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.158619                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass           41      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu      3134087     42.37%     42.37% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            4      0.00%     42.37% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv           22      0.00%     42.37% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd       500004      6.76%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu           16      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt           20      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc           25      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     49.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd       250000      3.38%     52.51% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     52.51% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult       250000      3.38%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     55.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead      2012302     27.21%     83.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite       250173      3.38%     86.48% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead       750025     10.14%     96.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite       250019      3.38%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total      7396738                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps      1048689                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses      2774462                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses       500206                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses         1001                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses          492                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses      1025584                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON  58686944976                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts      5085499                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps      7396738                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.idleCycles       85517212                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores0.core.tickCycles       90719860                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores1.core.idleCycles       21210967                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores1.core.tickCycles       10867608                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores2.core.idleCycles       21219747                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores2.core.tickCycles       10848988                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores3.core.idleCycles       21190726                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores3.core.tickCycles       10870446                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
