
Projekt_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c244  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  0800c418  0800c418  0001c418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7cc  0800c7cc  0002021c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c7cc  0800c7cc  0001c7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7d4  0800c7d4  0002021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7d4  0800c7d4  0001c7d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c7d8  0800c7d8  0001c7d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  0800c7dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000488  2000021c  0800c9f8  0002021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006a4  0800c9f8  000206a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d399  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f93  00000000  00000000  0003d5e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000016d8  00000000  00000000  00041578  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001490  00000000  00000000  00042c50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ad40  00000000  00000000  000440e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00016bbf  00000000  00000000  0006ee20  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fbaba  00000000  00000000  000859df  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000f4  00000000  00000000  00181499  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e1c  00000000  00000000  00181590  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000021c 	.word	0x2000021c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c3fc 	.word	0x0800c3fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000220 	.word	0x20000220
 800020c:	0800c3fc 	.word	0x0800c3fc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fce:	463b      	mov	r3, r7
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fda:	4b28      	ldr	r3, [pc, #160]	; (800107c <MX_ADC1_Init+0xb4>)
 8000fdc:	4a28      	ldr	r2, [pc, #160]	; (8001080 <MX_ADC1_Init+0xb8>)
 8000fde:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000fe0:	4b26      	ldr	r3, [pc, #152]	; (800107c <MX_ADC1_Init+0xb4>)
 8000fe2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000fe6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fe8:	4b24      	ldr	r3, [pc, #144]	; (800107c <MX_ADC1_Init+0xb4>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000fee:	4b23      	ldr	r3, [pc, #140]	; (800107c <MX_ADC1_Init+0xb4>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ff4:	4b21      	ldr	r3, [pc, #132]	; (800107c <MX_ADC1_Init+0xb4>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ffa:	4b20      	ldr	r3, [pc, #128]	; (800107c <MX_ADC1_Init+0xb4>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001002:	4b1e      	ldr	r3, [pc, #120]	; (800107c <MX_ADC1_Init+0xb4>)
 8001004:	2200      	movs	r2, #0
 8001006:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001008:	4b1c      	ldr	r3, [pc, #112]	; (800107c <MX_ADC1_Init+0xb4>)
 800100a:	4a1e      	ldr	r2, [pc, #120]	; (8001084 <MX_ADC1_Init+0xbc>)
 800100c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800100e:	4b1b      	ldr	r3, [pc, #108]	; (800107c <MX_ADC1_Init+0xb4>)
 8001010:	2200      	movs	r2, #0
 8001012:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001014:	4b19      	ldr	r3, [pc, #100]	; (800107c <MX_ADC1_Init+0xb4>)
 8001016:	2202      	movs	r2, #2
 8001018:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800101a:	4b18      	ldr	r3, [pc, #96]	; (800107c <MX_ADC1_Init+0xb4>)
 800101c:	2201      	movs	r2, #1
 800101e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001022:	4b16      	ldr	r3, [pc, #88]	; (800107c <MX_ADC1_Init+0xb4>)
 8001024:	2200      	movs	r2, #0
 8001026:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001028:	4814      	ldr	r0, [pc, #80]	; (800107c <MX_ADC1_Init+0xb4>)
 800102a:	f001 ff49 	bl	8002ec0 <HAL_ADC_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001034:	f001 f926 	bl	8002284 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001038:	230c      	movs	r3, #12
 800103a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800103c:	2301      	movs	r3, #1
 800103e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001040:	2307      	movs	r3, #7
 8001042:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001044:	463b      	mov	r3, r7
 8001046:	4619      	mov	r1, r3
 8001048:	480c      	ldr	r0, [pc, #48]	; (800107c <MX_ADC1_Init+0xb4>)
 800104a:	f001 ff7d 	bl	8002f48 <HAL_ADC_ConfigChannel>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001054:	f001 f916 	bl	8002284 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001058:	2306      	movs	r3, #6
 800105a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800105c:	2302      	movs	r3, #2
 800105e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001060:	463b      	mov	r3, r7
 8001062:	4619      	mov	r1, r3
 8001064:	4805      	ldr	r0, [pc, #20]	; (800107c <MX_ADC1_Init+0xb4>)
 8001066:	f001 ff6f 	bl	8002f48 <HAL_ADC_ConfigChannel>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001070:	f001 f908 	bl	8002284 <Error_Handler>
  }

}
 8001074:	bf00      	nop
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000270 	.word	0x20000270
 8001080:	40012000 	.word	0x40012000
 8001084:	0f000001 	.word	0x0f000001

08001088 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b08a      	sub	sp, #40	; 0x28
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a39      	ldr	r2, [pc, #228]	; (800118c <HAL_ADC_MspInit+0x104>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d16b      	bne.n	8001182 <HAL_ADC_MspInit+0xfa>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010aa:	4b39      	ldr	r3, [pc, #228]	; (8001190 <HAL_ADC_MspInit+0x108>)
 80010ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ae:	4a38      	ldr	r2, [pc, #224]	; (8001190 <HAL_ADC_MspInit+0x108>)
 80010b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b4:	6453      	str	r3, [r2, #68]	; 0x44
 80010b6:	4b36      	ldr	r3, [pc, #216]	; (8001190 <HAL_ADC_MspInit+0x108>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c2:	4b33      	ldr	r3, [pc, #204]	; (8001190 <HAL_ADC_MspInit+0x108>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	4a32      	ldr	r2, [pc, #200]	; (8001190 <HAL_ADC_MspInit+0x108>)
 80010c8:	f043 0304 	orr.w	r3, r3, #4
 80010cc:	6313      	str	r3, [r2, #48]	; 0x30
 80010ce:	4b30      	ldr	r3, [pc, #192]	; (8001190 <HAL_ADC_MspInit+0x108>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	f003 0304 	and.w	r3, r3, #4
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010da:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <HAL_ADC_MspInit+0x108>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	4a2c      	ldr	r2, [pc, #176]	; (8001190 <HAL_ADC_MspInit+0x108>)
 80010e0:	f043 0301 	orr.w	r3, r3, #1
 80010e4:	6313      	str	r3, [r2, #48]	; 0x30
 80010e6:	4b2a      	ldr	r3, [pc, #168]	; (8001190 <HAL_ADC_MspInit+0x108>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	60bb      	str	r3, [r7, #8]
 80010f0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = POT1_AIN_Pin;
 80010f2:	2304      	movs	r3, #4
 80010f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010f6:	2303      	movs	r3, #3
 80010f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(POT1_AIN_GPIO_Port, &GPIO_InitStruct);
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	4619      	mov	r1, r3
 8001104:	4823      	ldr	r0, [pc, #140]	; (8001194 <HAL_ADC_MspInit+0x10c>)
 8001106:	f002 fe4b 	bl	8003da0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POT2_AIN_Pin;
 800110a:	2340      	movs	r3, #64	; 0x40
 800110c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800110e:	2303      	movs	r3, #3
 8001110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(POT2_AIN_GPIO_Port, &GPIO_InitStruct);
 8001116:	f107 0314 	add.w	r3, r7, #20
 800111a:	4619      	mov	r1, r3
 800111c:	481e      	ldr	r0, [pc, #120]	; (8001198 <HAL_ADC_MspInit+0x110>)
 800111e:	f002 fe3f 	bl	8003da0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001122:	4b1e      	ldr	r3, [pc, #120]	; (800119c <HAL_ADC_MspInit+0x114>)
 8001124:	4a1e      	ldr	r2, [pc, #120]	; (80011a0 <HAL_ADC_MspInit+0x118>)
 8001126:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001128:	4b1c      	ldr	r3, [pc, #112]	; (800119c <HAL_ADC_MspInit+0x114>)
 800112a:	2200      	movs	r2, #0
 800112c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800112e:	4b1b      	ldr	r3, [pc, #108]	; (800119c <HAL_ADC_MspInit+0x114>)
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001134:	4b19      	ldr	r3, [pc, #100]	; (800119c <HAL_ADC_MspInit+0x114>)
 8001136:	2200      	movs	r2, #0
 8001138:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <HAL_ADC_MspInit+0x114>)
 800113c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001140:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001142:	4b16      	ldr	r3, [pc, #88]	; (800119c <HAL_ADC_MspInit+0x114>)
 8001144:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001148:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800114a:	4b14      	ldr	r3, [pc, #80]	; (800119c <HAL_ADC_MspInit+0x114>)
 800114c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001150:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001152:	4b12      	ldr	r3, [pc, #72]	; (800119c <HAL_ADC_MspInit+0x114>)
 8001154:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001158:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <HAL_ADC_MspInit+0x114>)
 800115c:	2200      	movs	r2, #0
 800115e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <HAL_ADC_MspInit+0x114>)
 8001162:	2200      	movs	r2, #0
 8001164:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001166:	480d      	ldr	r0, [pc, #52]	; (800119c <HAL_ADC_MspInit+0x114>)
 8001168:	f002 fb10 	bl	800378c <HAL_DMA_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 8001172:	f001 f887 	bl	8002284 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4a08      	ldr	r2, [pc, #32]	; (800119c <HAL_ADC_MspInit+0x114>)
 800117a:	639a      	str	r2, [r3, #56]	; 0x38
 800117c:	4a07      	ldr	r2, [pc, #28]	; (800119c <HAL_ADC_MspInit+0x114>)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001182:	bf00      	nop
 8001184:	3728      	adds	r7, #40	; 0x28
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40012000 	.word	0x40012000
 8001190:	40023800 	.word	0x40023800
 8001194:	40020800 	.word	0x40020800
 8001198:	40020000 	.word	0x40020000
 800119c:	200002b8 	.word	0x200002b8
 80011a0:	40026410 	.word	0x40026410

080011a4 <MX_DAC_Init>:
DAC_HandleTypeDef hdac;
DMA_HandleTypeDef hdma_dac1;

/* DAC init function */
void MX_DAC_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80011aa:	463b      	mov	r3, r7
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80011b2:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <MX_DAC_Init+0x4c>)
 80011b4:	4a0f      	ldr	r2, [pc, #60]	; (80011f4 <MX_DAC_Init+0x50>)
 80011b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80011b8:	480d      	ldr	r0, [pc, #52]	; (80011f0 <MX_DAC_Init+0x4c>)
 80011ba:	f002 fa1a 	bl	80035f2 <HAL_DAC_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80011c4:	f001 f85e 	bl	8002284 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80011cc:	2300      	movs	r3, #0
 80011ce:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011d0:	463b      	mov	r3, r7
 80011d2:	2200      	movs	r2, #0
 80011d4:	4619      	mov	r1, r3
 80011d6:	4806      	ldr	r0, [pc, #24]	; (80011f0 <MX_DAC_Init+0x4c>)
 80011d8:	f002 fa81 	bl	80036de <HAL_DAC_ConfigChannel>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80011e2:	f001 f84f 	bl	8002284 <Error_Handler>
  }

}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000378 	.word	0x20000378
 80011f4:	40007400 	.word	0x40007400

080011f8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08a      	sub	sp, #40	; 0x28
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a32      	ldr	r2, [pc, #200]	; (80012e0 <HAL_DAC_MspInit+0xe8>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d15d      	bne.n	80012d6 <HAL_DAC_MspInit+0xde>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800121a:	4b32      	ldr	r3, [pc, #200]	; (80012e4 <HAL_DAC_MspInit+0xec>)
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	4a31      	ldr	r2, [pc, #196]	; (80012e4 <HAL_DAC_MspInit+0xec>)
 8001220:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001224:	6413      	str	r3, [r2, #64]	; 0x40
 8001226:	4b2f      	ldr	r3, [pc, #188]	; (80012e4 <HAL_DAC_MspInit+0xec>)
 8001228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800122e:	613b      	str	r3, [r7, #16]
 8001230:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001232:	4b2c      	ldr	r3, [pc, #176]	; (80012e4 <HAL_DAC_MspInit+0xec>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4a2b      	ldr	r2, [pc, #172]	; (80012e4 <HAL_DAC_MspInit+0xec>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4b29      	ldr	r3, [pc, #164]	; (80012e4 <HAL_DAC_MspInit+0xec>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = OSC_AOUT_Pin;
 800124a:	2310      	movs	r3, #16
 800124c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800124e:	2303      	movs	r3, #3
 8001250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(OSC_AOUT_GPIO_Port, &GPIO_InitStruct);
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	4619      	mov	r1, r3
 800125c:	4822      	ldr	r0, [pc, #136]	; (80012e8 <HAL_DAC_MspInit+0xf0>)
 800125e:	f002 fd9f 	bl	8003da0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001262:	4b22      	ldr	r3, [pc, #136]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 8001264:	4a22      	ldr	r2, [pc, #136]	; (80012f0 <HAL_DAC_MspInit+0xf8>)
 8001266:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001268:	4b20      	ldr	r3, [pc, #128]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 800126a:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800126e:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001270:	4b1e      	ldr	r3, [pc, #120]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 8001272:	2240      	movs	r2, #64	; 0x40
 8001274:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001276:	4b1d      	ldr	r3, [pc, #116]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 8001278:	2200      	movs	r2, #0
 800127a:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 800127c:	4b1b      	ldr	r3, [pc, #108]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 800127e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001282:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001284:	4b19      	ldr	r3, [pc, #100]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 8001286:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800128a:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800128c:	4b17      	ldr	r3, [pc, #92]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 800128e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001292:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001294:	4b15      	ldr	r3, [pc, #84]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 8001296:	f44f 7280 	mov.w	r2, #256	; 0x100
 800129a:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_HIGH;
 800129c:	4b13      	ldr	r3, [pc, #76]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 800129e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80012a2:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012a4:	4b11      	ldr	r3, [pc, #68]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80012aa:	4810      	ldr	r0, [pc, #64]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 80012ac:	f002 fa6e 	bl	800378c <HAL_DMA_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <HAL_DAC_MspInit+0xc2>
    {
      Error_Handler();
 80012b6:	f000 ffe5 	bl	8002284 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a0b      	ldr	r2, [pc, #44]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	4a0a      	ldr	r2, [pc, #40]	; (80012ec <HAL_DAC_MspInit+0xf4>)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2100      	movs	r1, #0
 80012ca:	2036      	movs	r0, #54	; 0x36
 80012cc:	f002 f95b 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012d0:	2036      	movs	r0, #54	; 0x36
 80012d2:	f002 f974 	bl	80035be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80012d6:	bf00      	nop
 80012d8:	3728      	adds	r7, #40	; 0x28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40007400 	.word	0x40007400
 80012e4:	40023800 	.word	0x40023800
 80012e8:	40020000 	.word	0x40020000
 80012ec:	20000318 	.word	0x20000318
 80012f0:	40026088 	.word	0x40026088

080012f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012fa:	4b16      	ldr	r3, [pc, #88]	; (8001354 <MX_DMA_Init+0x60>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	4a15      	ldr	r2, [pc, #84]	; (8001354 <MX_DMA_Init+0x60>)
 8001300:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001304:	6313      	str	r3, [r2, #48]	; 0x30
 8001306:	4b13      	ldr	r3, [pc, #76]	; (8001354 <MX_DMA_Init+0x60>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001312:	4b10      	ldr	r3, [pc, #64]	; (8001354 <MX_DMA_Init+0x60>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	4a0f      	ldr	r2, [pc, #60]	; (8001354 <MX_DMA_Init+0x60>)
 8001318:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800131c:	6313      	str	r3, [r2, #48]	; 0x30
 800131e:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <MX_DMA_Init+0x60>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2100      	movs	r1, #0
 800132e:	2010      	movs	r0, #16
 8001330:	f002 f929 	bl	8003586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001334:	2010      	movs	r0, #16
 8001336:	f002 f942 	bl	80035be <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2100      	movs	r1, #0
 800133e:	2038      	movs	r0, #56	; 0x38
 8001340:	f002 f921 	bl	8003586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001344:	2038      	movs	r0, #56	; 0x38
 8001346:	f002 f93a 	bl	80035be <HAL_NVIC_EnableIRQ>

}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800

08001358 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08e      	sub	sp, #56	; 0x38
 800135c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
 800136c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800136e:	4bb3      	ldr	r3, [pc, #716]	; (800163c <MX_GPIO_Init+0x2e4>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	4ab2      	ldr	r2, [pc, #712]	; (800163c <MX_GPIO_Init+0x2e4>)
 8001374:	f043 0310 	orr.w	r3, r3, #16
 8001378:	6313      	str	r3, [r2, #48]	; 0x30
 800137a:	4bb0      	ldr	r3, [pc, #704]	; (800163c <MX_GPIO_Init+0x2e4>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	f003 0310 	and.w	r3, r3, #16
 8001382:	623b      	str	r3, [r7, #32]
 8001384:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001386:	4bad      	ldr	r3, [pc, #692]	; (800163c <MX_GPIO_Init+0x2e4>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	4aac      	ldr	r2, [pc, #688]	; (800163c <MX_GPIO_Init+0x2e4>)
 800138c:	f043 0304 	orr.w	r3, r3, #4
 8001390:	6313      	str	r3, [r2, #48]	; 0x30
 8001392:	4baa      	ldr	r3, [pc, #680]	; (800163c <MX_GPIO_Init+0x2e4>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	f003 0304 	and.w	r3, r3, #4
 800139a:	61fb      	str	r3, [r7, #28]
 800139c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800139e:	4ba7      	ldr	r3, [pc, #668]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4aa6      	ldr	r2, [pc, #664]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013a4:	f043 0320 	orr.w	r3, r3, #32
 80013a8:	6313      	str	r3, [r2, #48]	; 0x30
 80013aa:	4ba4      	ldr	r3, [pc, #656]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	f003 0320 	and.w	r3, r3, #32
 80013b2:	61bb      	str	r3, [r7, #24]
 80013b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013b6:	4ba1      	ldr	r3, [pc, #644]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4aa0      	ldr	r2, [pc, #640]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b9e      	ldr	r3, [pc, #632]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ca:	617b      	str	r3, [r7, #20]
 80013cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	4b9b      	ldr	r3, [pc, #620]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	4a9a      	ldr	r2, [pc, #616]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6313      	str	r3, [r2, #48]	; 0x30
 80013da:	4b98      	ldr	r3, [pc, #608]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	4b95      	ldr	r3, [pc, #596]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a94      	ldr	r2, [pc, #592]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b92      	ldr	r3, [pc, #584]	; (800163c <MX_GPIO_Init+0x2e4>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013fe:	4b8f      	ldr	r3, [pc, #572]	; (800163c <MX_GPIO_Init+0x2e4>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	4a8e      	ldr	r2, [pc, #568]	; (800163c <MX_GPIO_Init+0x2e4>)
 8001404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001408:	6313      	str	r3, [r2, #48]	; 0x30
 800140a:	4b8c      	ldr	r3, [pc, #560]	; (800163c <MX_GPIO_Init+0x2e4>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001416:	4b89      	ldr	r3, [pc, #548]	; (800163c <MX_GPIO_Init+0x2e4>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	4a88      	ldr	r2, [pc, #544]	; (800163c <MX_GPIO_Init+0x2e4>)
 800141c:	f043 0308 	orr.w	r3, r3, #8
 8001420:	6313      	str	r3, [r2, #48]	; 0x30
 8001422:	4b86      	ldr	r3, [pc, #536]	; (800163c <MX_GPIO_Init+0x2e4>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BMP280_CS2_Pin|BMP280_CS1_Pin, GPIO_PIN_SET);
 800142e:	2201      	movs	r2, #1
 8001430:	2118      	movs	r1, #24
 8001432:	4883      	ldr	r0, [pc, #524]	; (8001640 <MX_GPIO_Init+0x2e8>)
 8001434:	f002 fe76 	bl	8004124 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, DISP_F_Pin|DISP_E_Pin|DISP_2_Pin|DISP_1_Pin
 8001438:	2200      	movs	r2, #0
 800143a:	f44f 61f5 	mov.w	r1, #1960	; 0x7a8
 800143e:	4881      	ldr	r0, [pc, #516]	; (8001644 <MX_GPIO_Init+0x2ec>)
 8001440:	f002 fe70 	bl	8004124 <HAL_GPIO_WritePin>
                          |DISP_3_Pin|DISP_D_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DISP_H_Pin|LCD_RS_Pin|LAMP_TRIAC_Pin, GPIO_PIN_RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	2149      	movs	r1, #73	; 0x49
 8001448:	487f      	ldr	r0, [pc, #508]	; (8001648 <MX_GPIO_Init+0x2f0>)
 800144a:	f002 fe6b 	bl	8004124 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	2108      	movs	r1, #8
 8001452:	487e      	ldr	r0, [pc, #504]	; (800164c <MX_GPIO_Init+0x2f4>)
 8001454:	f002 fe66 	bl	8004124 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2EX_Pin|LD3EX_Pin|LD3_Pin
 8001458:	2200      	movs	r2, #0
 800145a:	f644 4181 	movw	r1, #19585	; 0x4c81
 800145e:	487c      	ldr	r0, [pc, #496]	; (8001650 <MX_GPIO_Init+0x2f8>)
 8001460:	f002 fe60 	bl	8004124 <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISP_A_Pin|DISP_4_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	2143      	movs	r1, #67	; 0x43
 8001468:	487a      	ldr	r0, [pc, #488]	; (8001654 <MX_GPIO_Init+0x2fc>)
 800146a:	f002 fe5b 	bl	8004124 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1EX_GPIO_Port, LD1EX_Pin, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001474:	4872      	ldr	r0, [pc, #456]	; (8001640 <MX_GPIO_Init+0x2e8>)
 8001476:	f002 fe55 	bl	8004124 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISP_C_Pin|DISP_B_Pin|DISP_G_Pin|LCD_D4_Pin
 800147a:	2200      	movs	r2, #0
 800147c:	21fb      	movs	r1, #251	; 0xfb
 800147e:	4876      	ldr	r0, [pc, #472]	; (8001658 <MX_GPIO_Init+0x300>)
 8001480:	f002 fe50 	bl	8004124 <HAL_GPIO_WritePin>
                          |LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = BMP280_CS2_Pin|BMP280_CS1_Pin;
 8001484:	2318      	movs	r3, #24
 8001486:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001488:	2301      	movs	r3, #1
 800148a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001490:	2303      	movs	r3, #3
 8001492:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001494:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001498:	4619      	mov	r1, r3
 800149a:	4869      	ldr	r0, [pc, #420]	; (8001640 <MX_GPIO_Init+0x2e8>)
 800149c:	f002 fc80 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80014a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014a6:	4b6d      	ldr	r3, [pc, #436]	; (800165c <MX_GPIO_Init+0x304>)
 80014a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80014ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b2:	4619      	mov	r1, r3
 80014b4:	4864      	ldr	r0, [pc, #400]	; (8001648 <MX_GPIO_Init+0x2f0>)
 80014b6:	f002 fc73 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = DISP_F_Pin|DISP_E_Pin|DISP_D_Pin;
 80014ba:	f44f 6385 	mov.w	r3, #1064	; 0x428
 80014be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80014c0:	2311      	movs	r3, #17
 80014c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014c4:	2301      	movs	r3, #1
 80014c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c8:	2300      	movs	r3, #0
 80014ca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d0:	4619      	mov	r1, r3
 80014d2:	485c      	ldr	r0, [pc, #368]	; (8001644 <MX_GPIO_Init+0x2ec>)
 80014d4:	f002 fc64 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = DISP_2_Pin|DISP_1_Pin|DISP_3_Pin;
 80014d8:	f44f 7360 	mov.w	r3, #896	; 0x380
 80014dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014de:	2301      	movs	r3, #1
 80014e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e6:	2300      	movs	r3, #0
 80014e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ee:	4619      	mov	r1, r3
 80014f0:	4854      	ldr	r0, [pc, #336]	; (8001644 <MX_GPIO_Init+0x2ec>)
 80014f2:	f002 fc55 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DISP_H_Pin;
 80014f6:	2301      	movs	r3, #1
 80014f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80014fa:	2311      	movs	r3, #17
 80014fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014fe:	2301      	movs	r3, #1
 8001500:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001502:	2300      	movs	r3, #0
 8001504:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DISP_H_GPIO_Port, &GPIO_InitStruct);
 8001506:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800150a:	4619      	mov	r1, r3
 800150c:	484e      	ldr	r0, [pc, #312]	; (8001648 <MX_GPIO_Init+0x2f0>)
 800150e:	f002 fc47 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001512:	2332      	movs	r3, #50	; 0x32
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001516:	2302      	movs	r3, #2
 8001518:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800151e:	2303      	movs	r3, #3
 8001520:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001522:	230b      	movs	r3, #11
 8001524:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001526:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800152a:	4619      	mov	r1, r3
 800152c:	4846      	ldr	r0, [pc, #280]	; (8001648 <MX_GPIO_Init+0x2f0>)
 800152e:	f002 fc37 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_RS_Pin;
 8001532:	2308      	movs	r3, #8
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001536:	2301      	movs	r3, #1
 8001538:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153e:	2300      	movs	r3, #0
 8001540:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 8001542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001546:	4619      	mov	r1, r3
 8001548:	483f      	ldr	r0, [pc, #252]	; (8001648 <MX_GPIO_Init+0x2f0>)
 800154a:	f002 fc29 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin;
 800154e:	2306      	movs	r3, #6
 8001550:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001552:	2302      	movs	r3, #2
 8001554:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800155a:	2303      	movs	r3, #3
 800155c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800155e:	230b      	movs	r3, #11
 8001560:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001566:	4619      	mov	r1, r3
 8001568:	4838      	ldr	r0, [pc, #224]	; (800164c <MX_GPIO_Init+0x2f4>)
 800156a:	f002 fc19 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_EN_Pin;
 800156e:	2308      	movs	r3, #8
 8001570:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001572:	2301      	movs	r3, #1
 8001574:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157a:	2300      	movs	r3, #0
 800157c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_EN_GPIO_Port, &GPIO_InitStruct);
 800157e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001582:	4619      	mov	r1, r3
 8001584:	4831      	ldr	r0, [pc, #196]	; (800164c <MX_GPIO_Init+0x2f4>)
 8001586:	f002 fc0b 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EX1_Btn_Pin;
 800158a:	2320      	movs	r3, #32
 800158c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800158e:	4b34      	ldr	r3, [pc, #208]	; (8001660 <MX_GPIO_Init+0x308>)
 8001590:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(EX1_Btn_GPIO_Port, &GPIO_InitStruct);
 8001596:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800159a:	4619      	mov	r1, r3
 800159c:	482b      	ldr	r0, [pc, #172]	; (800164c <MX_GPIO_Init+0x2f4>)
 800159e:	f002 fbff 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2EX_Pin|LD3EX_Pin|LD3_Pin
 80015a2:	f644 4381 	movw	r3, #19585	; 0x4c81
 80015a6:	627b      	str	r3, [r7, #36]	; 0x24
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a8:	2301      	movs	r3, #1
 80015aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	2300      	movs	r3, #0
 80015b2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b8:	4619      	mov	r1, r3
 80015ba:	4825      	ldr	r0, [pc, #148]	; (8001650 <MX_GPIO_Init+0x2f8>)
 80015bc:	f002 fbf0 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EX2_Btn_Pin;
 80015c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015c6:	4b25      	ldr	r3, [pc, #148]	; (800165c <MX_GPIO_Init+0x304>)
 80015c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(EX2_Btn_GPIO_Port, &GPIO_InitStruct);
 80015ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015d2:	4619      	mov	r1, r3
 80015d4:	481b      	ldr	r0, [pc, #108]	; (8001644 <MX_GPIO_Init+0x2ec>)
 80015d6:	f002 fbe3 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DISP_A_Pin;
 80015da:	2301      	movs	r3, #1
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80015de:	2311      	movs	r3, #17
 80015e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e6:	2300      	movs	r3, #0
 80015e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DISP_A_GPIO_Port, &GPIO_InitStruct);
 80015ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ee:	4619      	mov	r1, r3
 80015f0:	4818      	ldr	r0, [pc, #96]	; (8001654 <MX_GPIO_Init+0x2fc>)
 80015f2:	f002 fbd5 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = DISP_4_Pin|USB_PowerSwitchOn_Pin;
 80015f6:	2342      	movs	r3, #66	; 0x42
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fa:	2301      	movs	r3, #1
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001602:	2300      	movs	r3, #0
 8001604:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001606:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160a:	4619      	mov	r1, r3
 800160c:	4811      	ldr	r0, [pc, #68]	; (8001654 <MX_GPIO_Init+0x2fc>)
 800160e:	f002 fbc7 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1EX_Pin;
 8001612:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2300      	movs	r3, #0
 8001622:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD1EX_GPIO_Port, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	4805      	ldr	r0, [pc, #20]	; (8001640 <MX_GPIO_Init+0x2e8>)
 800162c:	f002 fbb8 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001630:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	e014      	b.n	8001664 <MX_GPIO_Init+0x30c>
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800
 8001640:	40021000 	.word	0x40021000
 8001644:	40021400 	.word	0x40021400
 8001648:	40020800 	.word	0x40020800
 800164c:	40020000 	.word	0x40020000
 8001650:	40020400 	.word	0x40020400
 8001654:	40021800 	.word	0x40021800
 8001658:	40020c00 	.word	0x40020c00
 800165c:	10110000 	.word	0x10110000
 8001660:	10210000 	.word	0x10210000
 8001664:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166a:	2303      	movs	r3, #3
 800166c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800166e:	230b      	movs	r3, #11
 8001670:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001672:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001676:	4619      	mov	r1, r3
 8001678:	4851      	ldr	r0, [pc, #324]	; (80017c0 <MX_GPIO_Init+0x468>)
 800167a:	f002 fb91 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP_SYNC_Pin;
 800167e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001682:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001684:	4b4f      	ldr	r3, [pc, #316]	; (80017c4 <MX_GPIO_Init+0x46c>)
 8001686:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(LAMP_SYNC_GPIO_Port, &GPIO_InitStruct);
 800168c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001690:	4619      	mov	r1, r3
 8001692:	484b      	ldr	r0, [pc, #300]	; (80017c0 <MX_GPIO_Init+0x468>)
 8001694:	f002 fb84 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_CLK_Pin;
 8001698:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800169e:	4b4a      	ldr	r3, [pc, #296]	; (80017c8 <MX_GPIO_Init+0x470>)
 80016a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ENC_CLK_GPIO_Port, &GPIO_InitStruct);
 80016a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016aa:	4619      	mov	r1, r3
 80016ac:	4847      	ldr	r0, [pc, #284]	; (80017cc <MX_GPIO_Init+0x474>)
 80016ae:	f002 fb77 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_DT_Pin;
 80016b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b8:	2300      	movs	r3, #0
 80016ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ENC_DT_GPIO_Port, &GPIO_InitStruct);
 80016c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016c4:	4619      	mov	r1, r3
 80016c6:	4841      	ldr	r0, [pc, #260]	; (80017cc <MX_GPIO_Init+0x474>)
 80016c8:	f002 fb6a 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80016cc:	2380      	movs	r3, #128	; 0x80
 80016ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d0:	2300      	movs	r3, #0
 80016d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80016d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016dc:	4619      	mov	r1, r3
 80016de:	483c      	ldr	r0, [pc, #240]	; (80017d0 <MX_GPIO_Init+0x478>)
 80016e0:	f002 fb5e 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP_TRIAC_Pin;
 80016e4:	2340      	movs	r3, #64	; 0x40
 80016e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e8:	2301      	movs	r3, #1
 80016ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f0:	2302      	movs	r3, #2
 80016f2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LAMP_TRIAC_GPIO_Port, &GPIO_InitStruct);
 80016f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f8:	4619      	mov	r1, r3
 80016fa:	4836      	ldr	r0, [pc, #216]	; (80017d4 <MX_GPIO_Init+0x47c>)
 80016fc:	f002 fb50 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001700:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001704:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001706:	2302      	movs	r3, #2
 8001708:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170e:	2303      	movs	r3, #3
 8001710:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001712:	230a      	movs	r3, #10
 8001714:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001716:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800171a:	4619      	mov	r1, r3
 800171c:	482e      	ldr	r0, [pc, #184]	; (80017d8 <MX_GPIO_Init+0x480>)
 800171e:	f002 fb3f 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001722:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001726:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001728:	2300      	movs	r3, #0
 800172a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001734:	4619      	mov	r1, r3
 8001736:	4828      	ldr	r0, [pc, #160]	; (80017d8 <MX_GPIO_Init+0x480>)
 8001738:	f002 fb32 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = DISP_C_Pin|DISP_B_Pin|DISP_G_Pin;
 800173c:	230b      	movs	r3, #11
 800173e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001740:	2311      	movs	r3, #17
 8001742:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001744:	2301      	movs	r3, #1
 8001746:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001748:	2300      	movs	r3, #0
 800174a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800174c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001750:	4619      	mov	r1, r3
 8001752:	481e      	ldr	r0, [pc, #120]	; (80017cc <MX_GPIO_Init+0x474>)
 8001754:	f002 fb24 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
 8001758:	23f0      	movs	r3, #240	; 0xf0
 800175a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175c:	2301      	movs	r3, #1
 800175e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001768:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800176c:	4619      	mov	r1, r3
 800176e:	4817      	ldr	r0, [pc, #92]	; (80017cc <MX_GPIO_Init+0x474>)
 8001770:	f002 fb16 	bl	8003da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001774:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2302      	movs	r3, #2
 800177c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001782:	2303      	movs	r3, #3
 8001784:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001786:	230b      	movs	r3, #11
 8001788:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800178a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178e:	4619      	mov	r1, r3
 8001790:	480f      	ldr	r0, [pc, #60]	; (80017d0 <MX_GPIO_Init+0x478>)
 8001792:	f002 fb05 	bl	8003da0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	2100      	movs	r1, #0
 800179a:	2017      	movs	r0, #23
 800179c:	f001 fef3 	bl	8003586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017a0:	2017      	movs	r0, #23
 80017a2:	f001 ff0c 	bl	80035be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2100      	movs	r1, #0
 80017aa:	2028      	movs	r0, #40	; 0x28
 80017ac:	f001 feeb 	bl	8003586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017b0:	2028      	movs	r0, #40	; 0x28
 80017b2:	f001 ff04 	bl	80035be <HAL_NVIC_EnableIRQ>

}
 80017b6:	bf00      	nop
 80017b8:	3738      	adds	r7, #56	; 0x38
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40020400 	.word	0x40020400
 80017c4:	10110000 	.word	0x10110000
 80017c8:	10210000 	.word	0x10210000
 80017cc:	40020c00 	.word	0x40020c00
 80017d0:	40021800 	.word	0x40021800
 80017d4:	40020800 	.word	0x40020800
 80017d8:	40020000 	.word	0x40020000

080017dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80017e0:	4b1b      	ldr	r3, [pc, #108]	; (8001850 <MX_I2C1_Init+0x74>)
 80017e2:	4a1c      	ldr	r2, [pc, #112]	; (8001854 <MX_I2C1_Init+0x78>)
 80017e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 80017e6:	4b1a      	ldr	r3, [pc, #104]	; (8001850 <MX_I2C1_Init+0x74>)
 80017e8:	4a1b      	ldr	r2, [pc, #108]	; (8001858 <MX_I2C1_Init+0x7c>)
 80017ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80017ec:	4b18      	ldr	r3, [pc, #96]	; (8001850 <MX_I2C1_Init+0x74>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017f2:	4b17      	ldr	r3, [pc, #92]	; (8001850 <MX_I2C1_Init+0x74>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017f8:	4b15      	ldr	r3, [pc, #84]	; (8001850 <MX_I2C1_Init+0x74>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80017fe:	4b14      	ldr	r3, [pc, #80]	; (8001850 <MX_I2C1_Init+0x74>)
 8001800:	2200      	movs	r2, #0
 8001802:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001804:	4b12      	ldr	r3, [pc, #72]	; (8001850 <MX_I2C1_Init+0x74>)
 8001806:	2200      	movs	r2, #0
 8001808:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800180a:	4b11      	ldr	r3, [pc, #68]	; (8001850 <MX_I2C1_Init+0x74>)
 800180c:	2200      	movs	r2, #0
 800180e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001810:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <MX_I2C1_Init+0x74>)
 8001812:	2200      	movs	r2, #0
 8001814:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001816:	480e      	ldr	r0, [pc, #56]	; (8001850 <MX_I2C1_Init+0x74>)
 8001818:	f002 fcb6 	bl	8004188 <HAL_I2C_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001822:	f000 fd2f 	bl	8002284 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001826:	2100      	movs	r1, #0
 8001828:	4809      	ldr	r0, [pc, #36]	; (8001850 <MX_I2C1_Init+0x74>)
 800182a:	f003 f907 	bl	8004a3c <HAL_I2CEx_ConfigAnalogFilter>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001834:	f000 fd26 	bl	8002284 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001838:	2100      	movs	r1, #0
 800183a:	4805      	ldr	r0, [pc, #20]	; (8001850 <MX_I2C1_Init+0x74>)
 800183c:	f003 f949 	bl	8004ad2 <HAL_I2CEx_ConfigDigitalFilter>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001846:	f000 fd1d 	bl	8002284 <Error_Handler>
  }

}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	2000038c 	.word	0x2000038c
 8001854:	40005400 	.word	0x40005400
 8001858:	20404768 	.word	0x20404768

0800185c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	; 0x28
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a17      	ldr	r2, [pc, #92]	; (80018d8 <HAL_I2C_MspInit+0x7c>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d128      	bne.n	80018d0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800187e:	4b17      	ldr	r3, [pc, #92]	; (80018dc <HAL_I2C_MspInit+0x80>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a16      	ldr	r2, [pc, #88]	; (80018dc <HAL_I2C_MspInit+0x80>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b14      	ldr	r3, [pc, #80]	; (80018dc <HAL_I2C_MspInit+0x80>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	613b      	str	r3, [r7, #16]
 8001894:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BH1750_SCL_Pin|BH1750_SDA_Pin;
 8001896:	f44f 7340 	mov.w	r3, #768	; 0x300
 800189a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800189c:	2312      	movs	r3, #18
 800189e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018a0:	2301      	movs	r3, #1
 80018a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	2303      	movs	r3, #3
 80018a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018a8:	2304      	movs	r3, #4
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	4619      	mov	r1, r3
 80018b2:	480b      	ldr	r0, [pc, #44]	; (80018e0 <HAL_I2C_MspInit+0x84>)
 80018b4:	f002 fa74 	bl	8003da0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018b8:	4b08      	ldr	r3, [pc, #32]	; (80018dc <HAL_I2C_MspInit+0x80>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018bc:	4a07      	ldr	r2, [pc, #28]	; (80018dc <HAL_I2C_MspInit+0x80>)
 80018be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018c2:	6413      	str	r3, [r2, #64]	; 0x40
 80018c4:	4b05      	ldr	r3, [pc, #20]	; (80018dc <HAL_I2C_MspInit+0x80>)
 80018c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80018d0:	bf00      	nop
 80018d2:	3728      	adds	r7, #40	; 0x28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40005400 	.word	0x40005400
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40020400 	.word	0x40020400

080018e4 <lcd_write_command>:
 * @param[in] hlcd LCD handler
 * @param[in] data Display command @see lcd.h/Define
 * @return None
 */
void lcd_write_command(LCD_HandleTypeDef* hlcd, uint8_t command)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	460b      	mov	r3, r1
 80018ee:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(hlcd->RS_Port, hlcd->RS_Pin, LCD_COMMAND_REG);    // Write to command register
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6898      	ldr	r0, [r3, #8]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	899b      	ldrh	r3, [r3, #12]
 80018f8:	2200      	movs	r2, #0
 80018fa:	4619      	mov	r1, r3
 80018fc:	f002 fc12 	bl	8004124 <HAL_GPIO_WritePin>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	7d9b      	ldrb	r3, [r3, #22]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d111      	bne.n	800192c <lcd_write_command+0x48>
  {
    lcd_write(hlcd, (command >> 4), LCD_NIB);
 8001908:	78fb      	ldrb	r3, [r7, #3]
 800190a:	091b      	lsrs	r3, r3, #4
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2204      	movs	r2, #4
 8001910:	4619      	mov	r1, r3
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f000 f861 	bl	80019da <lcd_write>
    lcd_write(hlcd, command & 0x0F, LCD_NIB);
 8001918:	78fb      	ldrb	r3, [r7, #3]
 800191a:	f003 030f 	and.w	r3, r3, #15
 800191e:	b2db      	uxtb	r3, r3
 8001920:	2204      	movs	r2, #4
 8001922:	4619      	mov	r1, r3
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f000 f858 	bl	80019da <lcd_write>
  }
  else
  {
     lcd_write(hlcd, command, LCD_BYTE);
  }
}
 800192a:	e005      	b.n	8001938 <lcd_write_command+0x54>
     lcd_write(hlcd, command, LCD_BYTE);
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	2208      	movs	r2, #8
 8001930:	4619      	mov	r1, r3
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f000 f851 	bl	80019da <lcd_write>
}
 8001938:	bf00      	nop
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <lcd_write_4bit_command>:
 * @param[in] hlcd LCD handler
 * @param[in] data Display data byte
 * @return None
 */
void lcd_write_4bit_command(LCD_HandleTypeDef* hlcd, uint8_t data)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	460b      	mov	r3, r1
 800194a:	70fb      	strb	r3, [r7, #3]
  if(hlcd->Mode == LCD_4_BIT_MODE)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	7d9b      	ldrb	r3, [r3, #22]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d110      	bne.n	8001976 <lcd_write_4bit_command+0x36>
  {
	HAL_GPIO_WritePin(hlcd->RS_Port, hlcd->RS_Pin, LCD_DATA_REG);     // Write to data register
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6898      	ldr	r0, [r3, #8]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	899b      	ldrh	r3, [r3, #12]
 800195c:	2201      	movs	r2, #1
 800195e:	4619      	mov	r1, r3
 8001960:	f002 fbe0 	bl	8004124 <HAL_GPIO_WritePin>
    lcd_write(hlcd, data & 0x0F, LCD_NIB);
 8001964:	78fb      	ldrb	r3, [r7, #3]
 8001966:	f003 030f 	and.w	r3, r3, #15
 800196a:	b2db      	uxtb	r3, r3
 800196c:	2204      	movs	r2, #4
 800196e:	4619      	mov	r1, r3
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f000 f832 	bl	80019da <lcd_write>
  }
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <lcd_write_data>:
 * @param[in] hlcd LCD handler
 * @param[in] data Display data byte
 * @return None
 */
void lcd_write_data(LCD_HandleTypeDef* hlcd, uint8_t data)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
 8001986:	460b      	mov	r3, r1
 8001988:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(hlcd->RS_Port, hlcd->RS_Pin, LCD_DATA_REG);     // Write to data register
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6898      	ldr	r0, [r3, #8]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	899b      	ldrh	r3, [r3, #12]
 8001992:	2201      	movs	r2, #1
 8001994:	4619      	mov	r1, r3
 8001996:	f002 fbc5 	bl	8004124 <HAL_GPIO_WritePin>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	7d9b      	ldrb	r3, [r3, #22]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d111      	bne.n	80019c6 <lcd_write_data+0x48>
  {
    lcd_write(hlcd, data >> 4, LCD_NIB);
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	091b      	lsrs	r3, r3, #4
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2204      	movs	r2, #4
 80019aa:	4619      	mov	r1, r3
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f000 f814 	bl	80019da <lcd_write>
    lcd_write(hlcd, data & 0x0F, LCD_NIB);
 80019b2:	78fb      	ldrb	r3, [r7, #3]
 80019b4:	f003 030f 	and.w	r3, r3, #15
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2204      	movs	r2, #4
 80019bc:	4619      	mov	r1, r3
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f000 f80b 	bl	80019da <lcd_write>
  }
  else
  {
    lcd_write(hlcd, data, LCD_BYTE);
  }
}
 80019c4:	e005      	b.n	80019d2 <lcd_write_data+0x54>
    lcd_write(hlcd, data, LCD_BYTE);
 80019c6:	78fb      	ldrb	r3, [r7, #3]
 80019c8:	2208      	movs	r2, #8
 80019ca:	4619      	mov	r1, r3
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f000 f804 	bl	80019da <lcd_write>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <lcd_write>:
 * @param[in] data Data byte
 * @param[in] len  Data port size (length): 4 ( LCD_NIB )or 8 ( LCD_BYTE ) bits
 * @return None
 */
void lcd_write(LCD_HandleTypeDef* hlcd, uint8_t data, uint8_t len)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b084      	sub	sp, #16
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
 80019e2:	460b      	mov	r3, r1
 80019e4:	70fb      	strb	r3, [r7, #3]
 80019e6:	4613      	mov	r3, r2
 80019e8:	70bb      	strb	r3, [r7, #2]
  for(uint8_t i = 0; i < len; i++)
 80019ea:	2300      	movs	r3, #0
 80019ec:	73fb      	strb	r3, [r7, #15]
 80019ee:	e019      	b.n	8001a24 <lcd_write+0x4a>
  {
    HAL_GPIO_WritePin(hlcd->Data_Port[i], hlcd->Data_Pin[i], (data >> i) & 0x01);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	7bfb      	ldrb	r3, [r7, #15]
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	4413      	add	r3, r2
 80019fa:	6818      	ldr	r0, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	4413      	add	r3, r2
 8001a06:	8819      	ldrh	r1, [r3, #0]
 8001a08:	78fa      	ldrb	r2, [r7, #3]
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	fa42 f303 	asr.w	r3, r2, r3
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	461a      	mov	r2, r3
 8001a1a:	f002 fb83 	bl	8004124 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < len; i++)
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	3301      	adds	r3, #1
 8001a22:	73fb      	strb	r3, [r7, #15]
 8001a24:	7bfa      	ldrb	r2, [r7, #15]
 8001a26:	78bb      	ldrb	r3, [r7, #2]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d3e1      	bcc.n	80019f0 <lcd_write+0x16>
  }

  HAL_GPIO_WritePin(hlcd->EN_Port, hlcd->EN_Pin, GPIO_PIN_SET);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6918      	ldr	r0, [r3, #16]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	8a9b      	ldrh	r3, [r3, #20]
 8001a34:	2201      	movs	r2, #1
 8001a36:	4619      	mov	r1, r3
 8001a38:	f002 fb74 	bl	8004124 <HAL_GPIO_WritePin>
  __LCD_Delay(hlcd, 0.05);  // > 41 us
 8001a3c:	2132      	movs	r1, #50	; 0x32
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f80c 	bl	8001a5c <lcd_delay_us>
  HAL_GPIO_WritePin(hlcd->EN_Port, hlcd->EN_Pin, GPIO_PIN_RESET); // Data receive on falling edge
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6918      	ldr	r0, [r3, #16]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	8a9b      	ldrh	r3, [r3, #20]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	4619      	mov	r1, r3
 8001a50:	f002 fb68 	bl	8004124 <HAL_GPIO_WritePin>
}
 8001a54:	bf00      	nop
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <lcd_delay_us>:
 * @param[in] hlcd LCD handler
 * @param[in] delay_us Delay period in microseconds
 * @return None
 */
void lcd_delay_us(LCD_HandleTypeDef* hlcd, uint32_t delay_us)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	6039      	str	r1, [r7, #0]
  __HAL_TIM_SET_COUNTER(hlcd->Timer, 0);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start(hlcd->Timer);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f004 fa21 	bl	8005ebc <HAL_TIM_Base_Start>
  while(__HAL_TIM_GET_COUNTER(hlcd->Timer) < delay_us);
 8001a7a:	bf00      	nop
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d8f8      	bhi.n	8001a7c <lcd_delay_us+0x20>
  HAL_TIM_Base_Stop(hlcd->Timer);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	699b      	ldr	r3, [r3, #24]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f004 fa3e 	bl	8005f10 <HAL_TIM_Base_Stop>
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <LCD_Init>:
 * @note Cursor off, Cursor increment on, No blink @see HD44780 technical note.
 * @param[in] hlcd LCD handler
 * @return None
 */
void LCD_Init(LCD_HandleTypeDef* hlcd)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  __LCD_Delay(hlcd, 15.2);              // >15 ms
 8001aa4:	f643 315f 	movw	r1, #15199	; 0x3b5f
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff ffd7 	bl	8001a5c <lcd_delay_us>
  if(hlcd->Mode == LCD_4_BIT_MODE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	7d9b      	ldrb	r3, [r3, #22]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d11d      	bne.n	8001af2 <LCD_Init+0x56>
  {
    lcd_write_4bit_command(hlcd, 0x03); // 0011
 8001ab6:	2103      	movs	r1, #3
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff ff41 	bl	8001940 <lcd_write_4bit_command>
    __LCD_Delay(hlcd, 4.2);             // > 4.1 ms
 8001abe:	f241 0167 	movw	r1, #4199	; 0x1067
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff ffca 	bl	8001a5c <lcd_delay_us>
    lcd_write_4bit_command(hlcd, 0x03); // 0011
 8001ac8:	2103      	movs	r1, #3
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff ff38 	bl	8001940 <lcd_write_4bit_command>
    __LCD_Delay(hlcd, 0.2);             // > 0.1 ms
 8001ad0:	21c8      	movs	r1, #200	; 0xc8
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ffc2 	bl	8001a5c <lcd_delay_us>
    lcd_write_4bit_command(hlcd, 0x03); // 0011
 8001ad8:	2103      	movs	r1, #3
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff ff30 	bl	8001940 <lcd_write_4bit_command>
    lcd_write_4bit_command(hlcd, 0x02); // 0010
 8001ae0:	2102      	movs	r1, #2
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7ff ff2c 	bl	8001940 <lcd_write_4bit_command>

    lcd_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_N);
 8001ae8:	2128      	movs	r1, #40	; 0x28
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff fefa 	bl	80018e4 <lcd_write_command>
 8001af0:	e01c      	b.n	8001b2c <LCD_Init+0x90>
  }
  else if(hlcd->Mode == LCD_8_BIT_MODE) /* TODO: test 8-bit interface */
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	7d9b      	ldrb	r3, [r3, #22]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d118      	bne.n	8001b2c <LCD_Init+0x90>
  {
	lcd_write_command(hlcd, 0x30); // 0011 XXXX
 8001afa:	2130      	movs	r1, #48	; 0x30
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff fef1 	bl	80018e4 <lcd_write_command>
	__LCD_Delay(hlcd, 4.2);        // > 4.1 ms
 8001b02:	f241 0167 	movw	r1, #4199	; 0x1067
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7ff ffa8 	bl	8001a5c <lcd_delay_us>
	lcd_write_command(hlcd, 0x30); // 0011 XXXX
 8001b0c:	2130      	movs	r1, #48	; 0x30
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff fee8 	bl	80018e4 <lcd_write_command>
	__LCD_Delay(hlcd, 0.2);        // > 0.1 ms
 8001b14:	21c8      	movs	r1, #200	; 0xc8
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f7ff ffa0 	bl	8001a5c <lcd_delay_us>
	lcd_write_command(hlcd, 0x30); // 0011 XXXX
 8001b1c:	2130      	movs	r1, #48	; 0x30
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7ff fee0 	bl	80018e4 <lcd_write_command>

    lcd_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_DL | LCD_OPT_N);
 8001b24:	2138      	movs	r1, #56	; 0x38
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7ff fedc 	bl	80018e4 <lcd_write_command>
  }

  lcd_write_command(hlcd, LCD_CLEAR_DISPLAY);                        // Clear screen
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f7ff fed8 	bl	80018e4 <lcd_write_command>
  __LCD_Delay(hlcd, 1.6);                                            // > 1.52 ms
 8001b34:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f7ff ff8f 	bl	8001a5c <lcd_delay_us>
  lcd_write_command(hlcd, LCD_DISPLAY_ON_OFF_CONTROL | LCD_OPT_D);   // LCD on, Cursor off, No blink
 8001b3e:	210c      	movs	r1, #12
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff fecf 	bl	80018e4 <lcd_write_command>
  lcd_write_command(hlcd, LCD_ENTRY_MODE_SET | LCD_OPT_INC);         // Cursor increment on
 8001b46:	2106      	movs	r1, #6
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f7ff fecb 	bl	80018e4 <lcd_write_command>

}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <LCD_printStr>:
 * @param[in] hlcd LCD handler
 * @param[in] str  Null-terminated string
 * @return None
 */
void LCD_printStr(LCD_HandleTypeDef* hlcd, char* str)
{
 8001b56:	b590      	push	{r4, r7, lr}
 8001b58:	b085      	sub	sp, #20
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
 8001b5e:	6039      	str	r1, [r7, #0]
  for(uint8_t i = 0; i < strlen(str); i++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	73fb      	strb	r3, [r7, #15]
 8001b64:	e00a      	b.n	8001b7c <LCD_printStr+0x26>
    lcd_write_data(hlcd, str[i]);
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
 8001b68:	683a      	ldr	r2, [r7, #0]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	4619      	mov	r1, r3
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff04 	bl	800197e <lcd_write_data>
  for(uint8_t i = 0; i < strlen(str); i++)
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	73fb      	strb	r3, [r7, #15]
 8001b7c:	7bfc      	ldrb	r4, [r7, #15]
 8001b7e:	6838      	ldr	r0, [r7, #0]
 8001b80:	f7fe fb46 	bl	8000210 <strlen>
 8001b84:	4603      	mov	r3, r0
 8001b86:	429c      	cmp	r4, r3
 8001b88:	d3ed      	bcc.n	8001b66 <LCD_printStr+0x10>
}
 8001b8a:	bf00      	nop
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd90      	pop	{r4, r7, pc}
	...

08001b94 <LCD_SetCursor>:
 * @param[in] row  Display row (line): 0 to N
 * @param[in] col  Display column: 0 to 15 (16 character display) or 19 (20 character display)
 * @return None
 */
void LCD_SetCursor(LCD_HandleTypeDef* hlcd, uint8_t row, uint8_t col)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	70fb      	strb	r3, [r7, #3]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	70bb      	strb	r3, [r7, #2]
  #ifdef LCD20xN
  lcd_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_20[row] + col);
  #endif

  #ifdef LCD16xN
  lcd_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_16[row] + col);
 8001ba4:	78fb      	ldrb	r3, [r7, #3]
 8001ba6:	4a07      	ldr	r2, [pc, #28]	; (8001bc4 <LCD_SetCursor+0x30>)
 8001ba8:	5cd2      	ldrb	r2, [r2, r3]
 8001baa:	78bb      	ldrb	r3, [r7, #2]
 8001bac:	4413      	add	r3, r2
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	3b80      	subs	r3, #128	; 0x80
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff fe94 	bl	80018e4 <lcd_write_command>
  #endif
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	0800c47c 	.word	0x0800c47c

08001bc8 <LCD_printf>:
 * @param[in] format Text format @see http://www.cplusplus.com/reference/cstdio/printf/
 * @param[in] ...    Variadic arguments
 * @return None
 */
void LCD_printf(LCD_HandleTypeDef * lcd, const char* format, ...)
{
 8001bc8:	b40e      	push	{r1, r2, r3}
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b095      	sub	sp, #84	; 0x54
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  char buffer[LCD_PRINTF_BUF_SIZE];
  va_list args;
  va_start(args, format);
 8001bd2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001bd6:	60fb      	str	r3, [r7, #12]
  vsprintf(buffer,format, args);
 8001bd8:	f107 0310 	add.w	r3, r7, #16
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001be0:	4618      	mov	r0, r3
 8001be2:	f007 ffd5 	bl	8009b90 <vsiprintf>
  LCD_printStr(lcd, buffer);
 8001be6:	f107 0310 	add.w	r3, r7, #16
 8001bea:	4619      	mov	r1, r3
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7ff ffb2 	bl	8001b56 <LCD_printStr>
  va_end(args);
}
 8001bf2:	bf00      	nop
 8001bf4:	3754      	adds	r7, #84	; 0x54
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001bfc:	b003      	add	sp, #12
 8001bfe:	4770      	bx	lr

08001c00 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c00:	b5b0      	push	{r4, r5, r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c10:	f040 8103 	bne.w	8001e1a <HAL_TIM_PeriodElapsedCallback+0x21a>
	{
		// Odczyt sensora i zapis odczytanej wartoci do zmiennej LED_lux
		LED_lux = SENSOR_BH1750_ReadLux(&hbh1750_1);
 8001c14:	4883      	ldr	r0, [pc, #524]	; (8001e24 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001c16:	f000 fb5f 	bl	80022d8 <SENSOR_BH1750_ReadLux>
 8001c1a:	eef0 7a40 	vmov.f32	s15, s0
 8001c1e:	4b82      	ldr	r3, [pc, #520]	; (8001e28 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c20:	edc3 7a00 	vstr	s15, [r3]
		// konwersja float32_t na uint32_t
		LED_lux_int = (uint32_t)LED_lux;
 8001c24:	4b80      	ldr	r3, [pc, #512]	; (8001e28 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c26:	edd3 7a00 	vldr	s15, [r3]
 8001c2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c2e:	ee17 2a90 	vmov	r2, s15
 8001c32:	4b7e      	ldr	r3, [pc, #504]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001c34:	601a      	str	r2, [r3, #0]
		tx_n = sprintf(tx_buffer, "%03x", LED_lux_int);
 8001c36:	4b7d      	ldr	r3, [pc, #500]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	497c      	ldr	r1, [pc, #496]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8001c3e:	487d      	ldr	r0, [pc, #500]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001c40:	f007 f894 	bl	8008d6c <siprintf>
 8001c44:	4603      	mov	r3, r0
 8001c46:	b2da      	uxtb	r2, r3
 8001c48:	4b7b      	ldr	r3, [pc, #492]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001c4a:	701a      	strb	r2, [r3, #0]
		// wysanie wiadomoci pod okrelonym warunkiem
		if(tx_n == SP_MSG_SIZE )
 8001c4c:	4b7a      	ldr	r3, [pc, #488]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b03      	cmp	r3, #3
 8001c52:	d107      	bne.n	8001c64 <HAL_TIM_PeriodElapsedCallback+0x64>
			 HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, tx_n, 1);
 8001c54:	4b78      	ldr	r3, [pc, #480]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	b29a      	uxth	r2, r3
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	4975      	ldr	r1, [pc, #468]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001c5e:	4877      	ldr	r0, [pc, #476]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8001c60:	f005 fa8a 	bl	8007178 <HAL_UART_Transmit>

		// Ustawianie parametrw regulatora PID
		pid.Kp = PID_PARAM_KP;
 8001c64:	4b76      	ldr	r3, [pc, #472]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001c66:	4a77      	ldr	r2, [pc, #476]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001c68:	619a      	str	r2, [r3, #24]
		pid.Ki = PID_PARAM_KI;
 8001c6a:	4b75      	ldr	r3, [pc, #468]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001c6c:	4a76      	ldr	r2, [pc, #472]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001c6e:	61da      	str	r2, [r3, #28]
		pid.Kd = PID_PARAM_KD;
 8001c70:	4b73      	ldr	r3, [pc, #460]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	621a      	str	r2, [r3, #32]

		// wejcie regulatora PID
		PID_error = set_point - LED_lux;
 8001c78:	4b74      	ldr	r3, [pc, #464]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	ee07 3a90 	vmov	s15, r3
 8001c80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c84:	4b68      	ldr	r3, [pc, #416]	; (8001e28 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c86:	edd3 7a00 	vldr	s15, [r3]
 8001c8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c8e:	4b70      	ldr	r3, [pc, #448]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001c90:	edc3 7a00 	vstr	s15, [r3]
		PID_error_in_procent = (fabs(PID_error)/(enc_counter_max - enc_counter_min))*100;
 8001c94:	4b6e      	ldr	r3, [pc, #440]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001c96:	edd3 7a00 	vldr	s15, [r3]
 8001c9a:	eef0 7ae7 	vabs.f32	s15, s15
 8001c9e:	ee17 0a90 	vmov	r0, s15
 8001ca2:	f7fe fc71 	bl	8000588 <__aeabi_f2d>
 8001ca6:	4604      	mov	r4, r0
 8001ca8:	460d      	mov	r5, r1
 8001caa:	4b6a      	ldr	r3, [pc, #424]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fc58 	bl	8000564 <__aeabi_i2d>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4620      	mov	r0, r4
 8001cba:	4629      	mov	r1, r5
 8001cbc:	f7fe fde6 	bl	800088c <__aeabi_ddiv>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	460c      	mov	r4, r1
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	4621      	mov	r1, r4
 8001cc8:	f04f 0200 	mov.w	r2, #0
 8001ccc:	4b62      	ldr	r3, [pc, #392]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001cce:	f7fe fcb3 	bl	8000638 <__aeabi_dmul>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	460c      	mov	r4, r1
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	4621      	mov	r1, r4
 8001cda:	f7fe ffa5 	bl	8000c28 <__aeabi_d2f>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	4b5e      	ldr	r3, [pc, #376]	; (8001e5c <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001ce2:	601a      	str	r2, [r3, #0]
		PID_out = arm_pid_f32(&pid, PID_error);
 8001ce4:	4b5a      	ldr	r3, [pc, #360]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a55      	ldr	r2, [pc, #340]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001cea:	617a      	str	r2, [r7, #20]
 8001cec:	613b      	str	r3, [r7, #16]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	ed93 7a00 	vldr	s14, [r3]
 8001cf4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cf8:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	edd3 6a01 	vldr	s13, [r3, #4]
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001d0c:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001d2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2e:	edc7 7a03 	vstr	s15, [r7, #12]

    /* Update state */
    S->state[1] = S->state[0];
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	4a45      	ldr	r2, [pc, #276]	; (8001e60 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001d4a:	6013      	str	r3, [r2, #0]


		// Dodatkowa sygnalizacja poprawnoci ukadu regulacji
		if(PID_error_in_procent <= 1.0 )
 8001d4c:	4b43      	ldr	r3, [pc, #268]	; (8001e5c <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001d4e:	edd3 7a00 	vldr	s15, [r3]
 8001d52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001d56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d5e:	d80b      	bhi.n	8001d78 <HAL_TIM_PeriodElapsedCallback+0x178>
		{
			// zakoczy powodzeniem zacz diod zielon
			HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8001d60:	2201      	movs	r2, #1
 8001d62:	2101      	movs	r1, #1
 8001d64:	483f      	ldr	r0, [pc, #252]	; (8001e64 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001d66:	f002 f9dd 	bl	8004124 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d70:	483c      	ldr	r0, [pc, #240]	; (8001e64 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001d72:	f002 f9d7 	bl	8004124 <HAL_GPIO_WritePin>
 8001d76:	e00a      	b.n	8001d8e <HAL_TIM_PeriodElapsedCallback+0x18e>
		}
		else
		{
			// w innym przypadku zacz diod czerwon
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001d78:	2201      	movs	r2, #1
 8001d7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d7e:	4839      	ldr	r0, [pc, #228]	; (8001e64 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001d80:	f002 f9d0 	bl	8004124 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001d84:	2200      	movs	r2, #0
 8001d86:	2101      	movs	r1, #1
 8001d88:	4836      	ldr	r0, [pc, #216]	; (8001e64 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001d8a:	f002 f9cb 	bl	8004124 <HAL_GPIO_WritePin>
		}


		if(PID_out > 1000)
 8001d8e:	4b34      	ldr	r3, [pc, #208]	; (8001e60 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001d90:	edd3 7a00 	vldr	s15, [r3]
 8001d94:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001e68 <HAL_TIM_PeriodElapsedCallback+0x268>
 8001d98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da0:	dd03      	ble.n	8001daa <HAL_TIM_PeriodElapsedCallback+0x1aa>
		{
			d_PWM = 1000;
 8001da2:	4b32      	ldr	r3, [pc, #200]	; (8001e6c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001da4:	4a32      	ldr	r2, [pc, #200]	; (8001e70 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	e010      	b.n	8001dcc <HAL_TIM_PeriodElapsedCallback+0x1cc>
		}
		else if(PID_out < 0)
 8001daa:	4b2d      	ldr	r3, [pc, #180]	; (8001e60 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db8:	d504      	bpl.n	8001dc4 <HAL_TIM_PeriodElapsedCallback+0x1c4>
		{
			d_PWM = 0;
 8001dba:	4b2c      	ldr	r3, [pc, #176]	; (8001e6c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001dbc:	f04f 0200 	mov.w	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	e003      	b.n	8001dcc <HAL_TIM_PeriodElapsedCallback+0x1cc>
		}
		else
		{
			d_PWM = PID_out;
 8001dc4:	4b26      	ldr	r3, [pc, #152]	; (8001e60 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a28      	ldr	r2, [pc, #160]	; (8001e6c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001dca:	6013      	str	r3, [r2, #0]
		}

		// sterowanie wypenieniem diod LED
		if(BTN_State_1)
 8001dcc:	4b29      	ldr	r3, [pc, #164]	; (8001e74 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d014      	beq.n	8001dfe <HAL_TIM_PeriodElapsedCallback+0x1fe>
		{
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, d_PWM);
 8001dd4:	4b25      	ldr	r3, [pc, #148]	; (8001e6c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001dd6:	edd3 7a00 	vldr	s15, [r3]
 8001dda:	4b27      	ldr	r3, [pc, #156]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001de2:	ee17 2a90 	vmov	r2, s15
 8001de6:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, d_PWM);
 8001de8:	4b20      	ldr	r3, [pc, #128]	; (8001e6c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001dea:	edd3 7a00 	vldr	s15, [r3]
 8001dee:	4b22      	ldr	r3, [pc, #136]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001df6:	ee17 2a90 	vmov	r2, s15
 8001dfa:	639a      	str	r2, [r3, #56]	; 0x38
		{
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, d_PWM);
		}
	}
}
 8001dfc:	e00d      	b.n	8001e1a <HAL_TIM_PeriodElapsedCallback+0x21a>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001dfe:	4b1e      	ldr	r3, [pc, #120]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2200      	movs	r2, #0
 8001e04:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, d_PWM);
 8001e06:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001e08:	edd3 7a00 	vldr	s15, [r3]
 8001e0c:	4b1a      	ldr	r3, [pc, #104]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e14:	ee17 2a90 	vmov	r2, s15
 8001e18:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001e1a:	bf00      	nop
 8001e1c:	3718      	adds	r7, #24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bdb0      	pop	{r4, r5, r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000038 	.word	0x20000038
 8001e28:	20000238 	.word	0x20000238
 8001e2c:	20000250 	.word	0x20000250
 8001e30:	0800c418 	.word	0x0800c418
 8001e34:	20000400 	.word	0x20000400
 8001e38:	200003fc 	.word	0x200003fc
 8001e3c:	2000061c 	.word	0x2000061c
 8001e40:	200003d8 	.word	0x200003d8
 8001e44:	40a00000 	.word	0x40a00000
 8001e48:	40400000 	.word	0x40400000
 8001e4c:	2000023c 	.word	0x2000023c
 8001e50:	20000244 	.word	0x20000244
 8001e54:	20000034 	.word	0x20000034
 8001e58:	40590000 	.word	0x40590000
 8001e5c:	20000248 	.word	0x20000248
 8001e60:	20000240 	.word	0x20000240
 8001e64:	40020400 	.word	0x40020400
 8001e68:	447a0000 	.word	0x447a0000
 8001e6c:	2000024c 	.word	0x2000024c
 8001e70:	447a0000 	.word	0x447a0000
 8001e74:	20000254 	.word	0x20000254
 8001e78:	2000051c 	.word	0x2000051c

08001e7c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == ENC_CLK_Pin) // Impulsator obrotowy
 8001e86:	88fb      	ldrh	r3, [r7, #6]
 8001e88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e8c:	d12b      	bne.n	8001ee6 <HAL_GPIO_EXTI_Callback+0x6a>
	{
		 if (HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin) == GPIO_PIN_RESET)
 8001e8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e92:	4830      	ldr	r0, [pc, #192]	; (8001f54 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001e94:	f002 f92e 	bl	80040f4 <HAL_GPIO_ReadPin>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d113      	bne.n	8001ec6 <HAL_GPIO_EXTI_Callback+0x4a>
		 {
			 enc_counter = (enc_counter >= enc_counter_max) ? enc_counter_max :	(enc_counter + enc_counter_step);
 8001e9e:	4b2e      	ldr	r3, [pc, #184]	; (8001f58 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	4b2d      	ldr	r3, [pc, #180]	; (8001f5c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d802      	bhi.n	8001eb2 <HAL_GPIO_EXTI_Callback+0x36>
 8001eac:	4b2a      	ldr	r3, [pc, #168]	; (8001f58 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	e002      	b.n	8001eb8 <HAL_GPIO_EXTI_Callback+0x3c>
 8001eb2:	4b2a      	ldr	r3, [pc, #168]	; (8001f5c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	4a28      	ldr	r2, [pc, #160]	; (8001f5c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001eba:	6013      	str	r3, [r2, #0]
			 set_point = enc_counter;
 8001ebc:	4b27      	ldr	r3, [pc, #156]	; (8001f5c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a27      	ldr	r2, [pc, #156]	; (8001f60 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001ec2:	6013      	str	r3, [r2, #0]
	}
	else if(GPIO_Pin == EX2_Btn_Pin)  // przycisk, do przeczania ekranu w lcd
	{
		LCD_show_ERROR = !LCD_show_ERROR;
	}
}
 8001ec4:	e042      	b.n	8001f4c <HAL_GPIO_EXTI_Callback+0xd0>
			 enc_counter = (enc_counter <= enc_counter_min) ? enc_counter_min :	(enc_counter - enc_counter_step);
 8001ec6:	4b25      	ldr	r3, [pc, #148]	; (8001f5c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x5a>
 8001ece:	4b23      	ldr	r3, [pc, #140]	; (8001f5c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <HAL_GPIO_EXTI_Callback+0x5c>
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	4a20      	ldr	r2, [pc, #128]	; (8001f5c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001eda:	6013      	str	r3, [r2, #0]
			 set_point = enc_counter;
 8001edc:	4b1f      	ldr	r3, [pc, #124]	; (8001f5c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a1f      	ldr	r2, [pc, #124]	; (8001f60 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001ee2:	6013      	str	r3, [r2, #0]
}
 8001ee4:	e032      	b.n	8001f4c <HAL_GPIO_EXTI_Callback+0xd0>
	else if(GPIO_Pin == EX1_Btn_Pin) // przycisk, do przeczania liczby sterowanych diod
 8001ee6:	88fb      	ldrh	r3, [r7, #6]
 8001ee8:	2b20      	cmp	r3, #32
 8001eea:	d121      	bne.n	8001f30 <HAL_GPIO_EXTI_Callback+0xb4>
		BTN_State_1 = !BTN_State_1;
 8001eec:	4b1d      	ldr	r3, [pc, #116]	; (8001f64 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	bf0c      	ite	eq
 8001ef4:	2301      	moveq	r3, #1
 8001ef6:	2300      	movne	r3, #0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	461a      	mov	r2, r3
 8001efc:	4b19      	ldr	r3, [pc, #100]	; (8001f64 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001efe:	701a      	strb	r2, [r3, #0]
		if(BTN_State_1 == TRUE)
 8001f00:	4b18      	ldr	r3, [pc, #96]	; (8001f64 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d103      	bne.n	8001f10 <HAL_GPIO_EXTI_Callback+0x94>
			enc_counter_max = 180.0f;
 8001f08:	4b13      	ldr	r3, [pc, #76]	; (8001f58 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001f0a:	22b4      	movs	r2, #180	; 0xb4
 8001f0c:	701a      	strb	r2, [r3, #0]
}
 8001f0e:	e01d      	b.n	8001f4c <HAL_GPIO_EXTI_Callback+0xd0>
			enc_counter_max = 125.0f;
 8001f10:	4b11      	ldr	r3, [pc, #68]	; (8001f58 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001f12:	227d      	movs	r2, #125	; 0x7d
 8001f14:	701a      	strb	r2, [r3, #0]
			if(set_point > enc_counter_max)
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	4b10      	ldr	r3, [pc, #64]	; (8001f60 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d213      	bcs.n	8001f4c <HAL_GPIO_EXTI_Callback+0xd0>
				set_point = enc_counter_max;
 8001f24:	4b0c      	ldr	r3, [pc, #48]	; (8001f58 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001f2c:	601a      	str	r2, [r3, #0]
}
 8001f2e:	e00d      	b.n	8001f4c <HAL_GPIO_EXTI_Callback+0xd0>
	else if(GPIO_Pin == EX2_Btn_Pin)  // przycisk, do przeczania ekranu w lcd
 8001f30:	88fb      	ldrh	r3, [r7, #6]
 8001f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f36:	d109      	bne.n	8001f4c <HAL_GPIO_EXTI_Callback+0xd0>
		LCD_show_ERROR = !LCD_show_ERROR;
 8001f38:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <HAL_GPIO_EXTI_Callback+0xec>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	bf0c      	ite	eq
 8001f40:	2301      	moveq	r3, #1
 8001f42:	2300      	movne	r3, #0
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	461a      	mov	r2, r3
 8001f48:	4b07      	ldr	r3, [pc, #28]	; (8001f68 <HAL_GPIO_EXTI_Callback+0xec>)
 8001f4a:	701a      	strb	r2, [r3, #0]
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40020c00 	.word	0x40020c00
 8001f58:	20000034 	.word	0x20000034
 8001f5c:	20000258 	.word	0x20000258
 8001f60:	2000023c 	.word	0x2000023c
 8001f64:	20000254 	.word	0x20000254
 8001f68:	20000255 	.word	0x20000255

08001f6c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback( UART_HandleTypeDef *huart )
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	if( huart->Instance == USART3 )
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a1e      	ldr	r2, [pc, #120]	; (8001ff4 <HAL_UART_RxCpltCallback+0x88>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d135      	bne.n	8001fea <HAL_UART_RxCpltCallback+0x7e>
		/* Set point value read from serial port . */
		static int UART_set_point;
		/* Number of items successfully filled by 'sscanf '. */
		static int rx_n;
		/* Three - digit hexadecimal number : C- string to integer . */
		rx_n = sscanf((char*)RX_DATA, "%3x", &UART_set_point );
 8001f7e:	4a1e      	ldr	r2, [pc, #120]	; (8001ff8 <HAL_UART_RxCpltCallback+0x8c>)
 8001f80:	491e      	ldr	r1, [pc, #120]	; (8001ffc <HAL_UART_RxCpltCallback+0x90>)
 8001f82:	481f      	ldr	r0, [pc, #124]	; (8002000 <HAL_UART_RxCpltCallback+0x94>)
 8001f84:	f006 ff12 	bl	8008dac <siscanf>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	4b1e      	ldr	r3, [pc, #120]	; (8002004 <HAL_UART_RxCpltCallback+0x98>)
 8001f8c:	601a      	str	r2, [r3, #0]
		/* If conversion if successful set set_point value or set control by one or two LEDs . */
		if( rx_n == 1)
 8001f8e:	4b1d      	ldr	r3, [pc, #116]	; (8002004 <HAL_UART_RxCpltCallback+0x98>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d105      	bne.n	8001fa2 <HAL_UART_RxCpltCallback+0x36>
			set_point = (uint32_t)UART_set_point;
 8001f96:	4b18      	ldr	r3, [pc, #96]	; (8001ff8 <HAL_UART_RxCpltCallback+0x8c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <HAL_UART_RxCpltCallback+0x9c>)
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	e01e      	b.n	8001fe0 <HAL_UART_RxCpltCallback+0x74>
		else if( RX_DATA[0] == 'T' && RX_DATA[1] == 'W' && RX_DATA[2] == 'O' ){
 8001fa2:	4b17      	ldr	r3, [pc, #92]	; (8002000 <HAL_UART_RxCpltCallback+0x94>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	2b54      	cmp	r3, #84	; 0x54
 8001fa8:	d10b      	bne.n	8001fc2 <HAL_UART_RxCpltCallback+0x56>
 8001faa:	4b15      	ldr	r3, [pc, #84]	; (8002000 <HAL_UART_RxCpltCallback+0x94>)
 8001fac:	785b      	ldrb	r3, [r3, #1]
 8001fae:	2b57      	cmp	r3, #87	; 0x57
 8001fb0:	d107      	bne.n	8001fc2 <HAL_UART_RxCpltCallback+0x56>
 8001fb2:	4b13      	ldr	r3, [pc, #76]	; (8002000 <HAL_UART_RxCpltCallback+0x94>)
 8001fb4:	789b      	ldrb	r3, [r3, #2]
 8001fb6:	2b4f      	cmp	r3, #79	; 0x4f
 8001fb8:	d103      	bne.n	8001fc2 <HAL_UART_RxCpltCallback+0x56>
			BTN_State_1 = TRUE;
 8001fba:	4b14      	ldr	r3, [pc, #80]	; (800200c <HAL_UART_RxCpltCallback+0xa0>)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	701a      	strb	r2, [r3, #0]
 8001fc0:	e00e      	b.n	8001fe0 <HAL_UART_RxCpltCallback+0x74>
		}
		else if( RX_DATA[0] == 'O' && RX_DATA[1] == 'N' && RX_DATA[2] == 'E' ){
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	; (8002000 <HAL_UART_RxCpltCallback+0x94>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b4f      	cmp	r3, #79	; 0x4f
 8001fc8:	d10a      	bne.n	8001fe0 <HAL_UART_RxCpltCallback+0x74>
 8001fca:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <HAL_UART_RxCpltCallback+0x94>)
 8001fcc:	785b      	ldrb	r3, [r3, #1]
 8001fce:	2b4e      	cmp	r3, #78	; 0x4e
 8001fd0:	d106      	bne.n	8001fe0 <HAL_UART_RxCpltCallback+0x74>
 8001fd2:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <HAL_UART_RxCpltCallback+0x94>)
 8001fd4:	789b      	ldrb	r3, [r3, #2]
 8001fd6:	2b45      	cmp	r3, #69	; 0x45
 8001fd8:	d102      	bne.n	8001fe0 <HAL_UART_RxCpltCallback+0x74>
			BTN_State_1 = FALSE;
 8001fda:	4b0c      	ldr	r3, [pc, #48]	; (800200c <HAL_UART_RxCpltCallback+0xa0>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	701a      	strb	r2, [r3, #0]
		}
		/* Start listening for the next message . */
		HAL_UART_Receive_IT(&huart3, RX_DATA, SP_MSG_SIZE);
 8001fe0:	2203      	movs	r2, #3
 8001fe2:	4907      	ldr	r1, [pc, #28]	; (8002000 <HAL_UART_RxCpltCallback+0x94>)
 8001fe4:	480a      	ldr	r0, [pc, #40]	; (8002010 <HAL_UART_RxCpltCallback+0xa4>)
 8001fe6:	f005 f959 	bl	800729c <HAL_UART_Receive_IT>
	}
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40004800 	.word	0x40004800
 8001ff8:	2000025c 	.word	0x2000025c
 8001ffc:	0800c420 	.word	0x0800c420
 8002000:	20000434 	.word	0x20000434
 8002004:	20000260 	.word	0x20000260
 8002008:	2000023c 	.word	0x2000023c
 800200c:	20000254 	.word	0x20000254
 8002010:	2000061c 	.word	0x2000061c

08002014 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002014:	b598      	push	{r3, r4, r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002018:	f000 fed3 	bl	8002dc2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800201c:	f000 f89e 	bl	800215c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002020:	f7ff f99a 	bl	8001358 <MX_GPIO_Init>
  MX_DMA_Init();
 8002024:	f7ff f966 	bl	80012f4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002028:	f000 fe26 	bl	8002c78 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 800202c:	f000 fb08 	bl	8002640 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002030:	f000 fb54 	bl	80026dc <MX_TIM3_Init>
  MX_TIM4_Init();
 8002034:	f000 fbea 	bl	800280c <MX_TIM4_Init>
  MX_I2C1_Init();
 8002038:	f7ff fbd0 	bl	80017dc <MX_I2C1_Init>
  MX_SPI4_Init();
 800203c:	f000 f97e 	bl	800233c <MX_SPI4_Init>
  MX_ADC1_Init();
 8002040:	f7fe ffc2 	bl	8000fc8 <MX_ADC1_Init>
  MX_DAC_Init();
 8002044:	f7ff f8ae 	bl	80011a4 <MX_DAC_Init>
  MX_TIM6_Init();
 8002048:	f000 fc82 	bl	8002950 <MX_TIM6_Init>
  MX_TIM7_Init();
 800204c:	f000 fcb8 	bl	80029c0 <MX_TIM7_Init>
  MX_TIM5_Init();
 8002050:	f000 fc30 	bl	80028b4 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  // Inicjalizacja sensora
  SENSOR_BH1750_Init(&hbh1750_1);
 8002054:	4831      	ldr	r0, [pc, #196]	; (800211c <main+0x108>)
 8002056:	f000 f919 	bl	800228c <SENSOR_BH1750_Init>

  // Obsuga regulatora PID
  arm_pid_init_f32(&pid, 1);
 800205a:	2101      	movs	r1, #1
 800205c:	4830      	ldr	r0, [pc, #192]	; (8002120 <main+0x10c>)
 800205e:	f005 fff1 	bl	8008044 <arm_pid_init_f32>
  HAL_TIM_Base_Start_IT(&htim2);
 8002062:	4830      	ldr	r0, [pc, #192]	; (8002124 <main+0x110>)
 8002064:	f003 ff80 	bl	8005f68 <HAL_TIM_Base_Start_IT>
  __HAL_TIM_SET_AUTORELOAD(&htim2, 129999);
 8002068:	4b2e      	ldr	r3, [pc, #184]	; (8002124 <main+0x110>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a2e      	ldr	r2, [pc, #184]	; (8002128 <main+0x114>)
 800206e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002070:	4b2c      	ldr	r3, [pc, #176]	; (8002124 <main+0x110>)
 8002072:	4a2d      	ldr	r2, [pc, #180]	; (8002128 <main+0x114>)
 8002074:	60da      	str	r2, [r3, #12]

  // Inicjalizajca kanaw PWM timera TIM3
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002076:	2100      	movs	r1, #0
 8002078:	482c      	ldr	r0, [pc, #176]	; (800212c <main+0x118>)
 800207a:	f003 ffd5 	bl	8006028 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800207e:	2104      	movs	r1, #4
 8002080:	482a      	ldr	r0, [pc, #168]	; (800212c <main+0x118>)
 8002082:	f003 ffd1 	bl	8006028 <HAL_TIM_PWM_Start>

  // Inicjalizacja lcd
  LCD_Init(&hlcd1);
 8002086:	482a      	ldr	r0, [pc, #168]	; (8002130 <main+0x11c>)
 8002088:	f7ff fd08 	bl	8001a9c <LCD_Init>
  // Wywietlanie danych na Lcd co 10ms
  //HAL_TIM_Base_Start_IT(&htim7);
  //__HAL_TIM_SET_AUTORELOAD(&htim7, 9999);

  // Port szeregowy USART3
  HAL_UART_Receive_IT(&huart3, RX_DATA, SP_MSG_SIZE);
 800208c:	2203      	movs	r2, #3
 800208e:	4929      	ldr	r1, [pc, #164]	; (8002134 <main+0x120>)
 8002090:	4829      	ldr	r0, [pc, #164]	; (8002138 <main+0x124>)
 8002092:	f005 f903 	bl	800729c <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(LCD_show_ERROR)
 8002096:	4b29      	ldr	r3, [pc, #164]	; (800213c <main+0x128>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d01b      	beq.n	80020d6 <main+0xc2>
	  		{
	  			LCD_SetCursor(&hlcd1, 0, 0);
 800209e:	2200      	movs	r2, #0
 80020a0:	2100      	movs	r1, #0
 80020a2:	4823      	ldr	r0, [pc, #140]	; (8002130 <main+0x11c>)
 80020a4:	f7ff fd76 	bl	8001b94 <LCD_SetCursor>
	  			LCD_printf(&hlcd1, "ERROR: %5.2f [ ]", PID_error_in_procent);
 80020a8:	4b25      	ldr	r3, [pc, #148]	; (8002140 <main+0x12c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe fa6b 	bl	8000588 <__aeabi_f2d>
 80020b2:	4603      	mov	r3, r0
 80020b4:	460c      	mov	r4, r1
 80020b6:	461a      	mov	r2, r3
 80020b8:	4623      	mov	r3, r4
 80020ba:	4922      	ldr	r1, [pc, #136]	; (8002144 <main+0x130>)
 80020bc:	481c      	ldr	r0, [pc, #112]	; (8002130 <main+0x11c>)
 80020be:	f7ff fd83 	bl	8001bc8 <LCD_printf>
	  		  	// LCD_SetCursor(&hlcd1, 0, 14);
	  			// lcd_write(&hlcd1, &data, 8);
	  		 	LCD_SetCursor(&hlcd1, 1, 0);
 80020c2:	2200      	movs	r2, #0
 80020c4:	2101      	movs	r1, #1
 80020c6:	481a      	ldr	r0, [pc, #104]	; (8002130 <main+0x11c>)
 80020c8:	f7ff fd64 	bl	8001b94 <LCD_SetCursor>
	  		 	LCD_printStr(&hlcd1, "               ");
 80020cc:	491e      	ldr	r1, [pc, #120]	; (8002148 <main+0x134>)
 80020ce:	4818      	ldr	r0, [pc, #96]	; (8002130 <main+0x11c>)
 80020d0:	f7ff fd41 	bl	8001b56 <LCD_printStr>
 80020d4:	e01d      	b.n	8002112 <main+0xfe>
	  		}
	  		else
	  		{
	  			LCD_SetCursor(&hlcd1, 0, 0);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2100      	movs	r1, #0
 80020da:	4815      	ldr	r0, [pc, #84]	; (8002130 <main+0x11c>)
 80020dc:	f7ff fd5a 	bl	8001b94 <LCD_SetCursor>
	  			LCD_printf(&hlcd1, "WYJ: %5.2f [lux] ", (float32_t)LED_lux);
 80020e0:	4b1a      	ldr	r3, [pc, #104]	; (800214c <main+0x138>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe fa4f 	bl	8000588 <__aeabi_f2d>
 80020ea:	4603      	mov	r3, r0
 80020ec:	460c      	mov	r4, r1
 80020ee:	461a      	mov	r2, r3
 80020f0:	4623      	mov	r3, r4
 80020f2:	4917      	ldr	r1, [pc, #92]	; (8002150 <main+0x13c>)
 80020f4:	480e      	ldr	r0, [pc, #56]	; (8002130 <main+0x11c>)
 80020f6:	f7ff fd67 	bl	8001bc8 <LCD_printf>
	  			LCD_SetCursor(&hlcd1, 1, 0);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2101      	movs	r1, #1
 80020fe:	480c      	ldr	r0, [pc, #48]	; (8002130 <main+0x11c>)
 8002100:	f7ff fd48 	bl	8001b94 <LCD_SetCursor>
	  			LCD_printf(&hlcd1, "ZAD: %03d [lux]  ", (uint32_t)set_point);
 8002104:	4b13      	ldr	r3, [pc, #76]	; (8002154 <main+0x140>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	461a      	mov	r2, r3
 800210a:	4913      	ldr	r1, [pc, #76]	; (8002158 <main+0x144>)
 800210c:	4808      	ldr	r0, [pc, #32]	; (8002130 <main+0x11c>)
 800210e:	f7ff fd5b 	bl	8001bc8 <LCD_printf>
	  		}
	  HAL_Delay(10);
 8002112:	200a      	movs	r0, #10
 8002114:	f000 feb2 	bl	8002e7c <HAL_Delay>
	  if(LCD_show_ERROR)
 8002118:	e7bd      	b.n	8002096 <main+0x82>
 800211a:	bf00      	nop
 800211c:	20000038 	.word	0x20000038
 8002120:	200003d8 	.word	0x200003d8
 8002124:	2000059c 	.word	0x2000059c
 8002128:	0001fbcf 	.word	0x0001fbcf
 800212c:	2000051c 	.word	0x2000051c
 8002130:	20000018 	.word	0x20000018
 8002134:	20000434 	.word	0x20000434
 8002138:	2000061c 	.word	0x2000061c
 800213c:	20000255 	.word	0x20000255
 8002140:	20000248 	.word	0x20000248
 8002144:	0800c424 	.word	0x0800c424
 8002148:	0800c438 	.word	0x0800c438
 800214c:	20000238 	.word	0x20000238
 8002150:	0800c448 	.word	0x0800c448
 8002154:	2000023c 	.word	0x2000023c
 8002158:	0800c45c 	.word	0x0800c45c

0800215c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b0b4      	sub	sp, #208	; 0xd0
 8002160:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002162:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002166:	2230      	movs	r2, #48	; 0x30
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f005 ffb2 	bl	80080d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002170:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002180:	f107 0308 	add.w	r3, r7, #8
 8002184:	2284      	movs	r2, #132	; 0x84
 8002186:	2100      	movs	r1, #0
 8002188:	4618      	mov	r0, r3
 800218a:	f005 ffa3 	bl	80080d4 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800218e:	f002 fced 	bl	8004b6c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002192:	4b3a      	ldr	r3, [pc, #232]	; (800227c <SystemClock_Config+0x120>)
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	4a39      	ldr	r2, [pc, #228]	; (800227c <SystemClock_Config+0x120>)
 8002198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800219c:	6413      	str	r3, [r2, #64]	; 0x40
 800219e:	4b37      	ldr	r3, [pc, #220]	; (800227c <SystemClock_Config+0x120>)
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a6:	607b      	str	r3, [r7, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021aa:	4b35      	ldr	r3, [pc, #212]	; (8002280 <SystemClock_Config+0x124>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a34      	ldr	r2, [pc, #208]	; (8002280 <SystemClock_Config+0x124>)
 80021b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021b4:	6013      	str	r3, [r2, #0]
 80021b6:	4b32      	ldr	r3, [pc, #200]	; (8002280 <SystemClock_Config+0x124>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80021be:	603b      	str	r3, [r7, #0]
 80021c0:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80021c2:	2301      	movs	r3, #1
 80021c4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80021c8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80021cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021d0:	2302      	movs	r3, #2
 80021d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80021da:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 80021de:	2304      	movs	r3, #4
 80021e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 80021e4:	23d8      	movs	r3, #216	; 0xd8
 80021e6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80021ea:	2302      	movs	r3, #2
 80021ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80021f0:	2303      	movs	r3, #3
 80021f2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021f6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80021fa:	4618      	mov	r0, r3
 80021fc:	f002 fd16 	bl	8004c2c <HAL_RCC_OscConfig>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002206:	f000 f83d 	bl	8002284 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800220a:	f002 fcbf 	bl	8004b8c <HAL_PWREx_EnableOverDrive>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002214:	f000 f836 	bl	8002284 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002218:	230f      	movs	r3, #15
 800221a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800221e:	2302      	movs	r3, #2
 8002220:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002224:	2300      	movs	r3, #0
 8002226:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800222a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800222e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002232:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002236:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800223a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800223e:	2107      	movs	r1, #7
 8002240:	4618      	mov	r0, r3
 8002242:	f002 ff97 	bl	8005174 <HAL_RCC_ClockConfig>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800224c:	f000 f81a 	bl	8002284 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1;
 8002250:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 8002254:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002256:	2300      	movs	r3, #0
 8002258:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800225a:	2300      	movs	r3, #0
 800225c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800225e:	f107 0308 	add.w	r3, r7, #8
 8002262:	4618      	mov	r0, r3
 8002264:	f003 f97e 	bl	8005564 <HAL_RCCEx_PeriphCLKConfig>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <SystemClock_Config+0x116>
  {
    Error_Handler();
 800226e:	f000 f809 	bl	8002284 <Error_Handler>
  }
}
 8002272:	bf00      	nop
 8002274:	37d0      	adds	r7, #208	; 0xd0
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40023800 	.word	0x40023800
 8002280:	40007000 	.word	0x40007000

08002284 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002288:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800228a:	e7fe      	b.n	800228a <Error_Handler+0x6>

0800228c <SENSOR_BH1750_Init>:
#include "sensor_bh1750.h"


/* Public function definition */
void SENSOR_BH1750_Init(BH1750_HandleTypeDef * hbh1750)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af02      	add	r7, sp, #8
 8002292:	6078      	str	r0, [r7, #4]
	uint8_t command;

	command = BH1750_POWER_ON;
 8002294:	2301      	movs	r3, #1
 8002296:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, 1 ,hbh1750->Timeout);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6818      	ldr	r0, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	791b      	ldrb	r3, [r3, #4]
 80022a0:	b299      	uxth	r1, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	795b      	ldrb	r3, [r3, #5]
 80022a6:	f107 020f 	add.w	r2, r7, #15
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	2301      	movs	r3, #1
 80022ae:	f001 fffb 	bl	80042a8 <HAL_I2C_Master_Transmit>

	command = BH1750_CONTINOUS_H_RES_MODE;
 80022b2:	2310      	movs	r3, #16
 80022b4:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, 1 ,hbh1750->Timeout);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6818      	ldr	r0, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	791b      	ldrb	r3, [r3, #4]
 80022be:	b299      	uxth	r1, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	795b      	ldrb	r3, [r3, #5]
 80022c4:	f107 020f 	add.w	r2, r7, #15
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	2301      	movs	r3, #1
 80022cc:	f001 ffec 	bl	80042a8 <HAL_I2C_Master_Transmit>
}
 80022d0:	bf00      	nop
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <SENSOR_BH1750_ReadLux>:

float SENSOR_BH1750_ReadLux(BH1750_HandleTypeDef * hbh1750)
{
 80022d8:	b590      	push	{r4, r7, lr}
 80022da:	b087      	sub	sp, #28
 80022dc:	af02      	add	r7, sp, #8
 80022de:	6078      	str	r0, [r7, #4]
	float light_in_lux = 0.0;
 80022e0:	f04f 0300 	mov.w	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
	uint8_t buffer[2];

	//odczyt z czujnika i zapisanie danych w buforze
	HAL_I2C_Master_Receive(hbh1750->I2C, hbh1750->Address, buffer, 2, hbh1750->Timeout);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6818      	ldr	r0, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	791b      	ldrb	r3, [r3, #4]
 80022ee:	b299      	uxth	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	795b      	ldrb	r3, [r3, #5]
 80022f4:	f107 0208 	add.w	r2, r7, #8
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	2302      	movs	r3, #2
 80022fc:	f002 f8c8 	bl	8004490 <HAL_I2C_Master_Receive>

	light_in_lux = ((buffer[0] << 8) | buffer[1])/1.2;
 8002300:	7a3b      	ldrb	r3, [r7, #8]
 8002302:	021b      	lsls	r3, r3, #8
 8002304:	7a7a      	ldrb	r2, [r7, #9]
 8002306:	4313      	orrs	r3, r2
 8002308:	4618      	mov	r0, r3
 800230a:	f7fe f92b 	bl	8000564 <__aeabi_i2d>
 800230e:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8002312:	4b09      	ldr	r3, [pc, #36]	; (8002338 <SENSOR_BH1750_ReadLux+0x60>)
 8002314:	f7fe faba 	bl	800088c <__aeabi_ddiv>
 8002318:	4603      	mov	r3, r0
 800231a:	460c      	mov	r4, r1
 800231c:	4618      	mov	r0, r3
 800231e:	4621      	mov	r1, r4
 8002320:	f7fe fc82 	bl	8000c28 <__aeabi_d2f>
 8002324:	4603      	mov	r3, r0
 8002326:	60fb      	str	r3, [r7, #12]

	//zwaracamy warto zmiennoprzecinkow wyraon w luksach
	return light_in_lux;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	ee07 3a90 	vmov	s15, r3
}
 800232e:	eeb0 0a67 	vmov.f32	s0, s15
 8002332:	3714      	adds	r7, #20
 8002334:	46bd      	mov	sp, r7
 8002336:	bd90      	pop	{r4, r7, pc}
 8002338:	3ff33333 	.word	0x3ff33333

0800233c <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 8002340:	4b1b      	ldr	r3, [pc, #108]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002342:	4a1c      	ldr	r2, [pc, #112]	; (80023b4 <MX_SPI4_Init+0x78>)
 8002344:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002346:	4b1a      	ldr	r3, [pc, #104]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002348:	f44f 7282 	mov.w	r2, #260	; 0x104
 800234c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800234e:	4b18      	ldr	r3, [pc, #96]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002350:	2200      	movs	r2, #0
 8002352:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002354:	4b16      	ldr	r3, [pc, #88]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002356:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800235a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800235c:	4b14      	ldr	r3, [pc, #80]	; (80023b0 <MX_SPI4_Init+0x74>)
 800235e:	2202      	movs	r2, #2
 8002360:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002362:	4b13      	ldr	r3, [pc, #76]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002364:	2201      	movs	r2, #1
 8002366:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002368:	4b11      	ldr	r3, [pc, #68]	; (80023b0 <MX_SPI4_Init+0x74>)
 800236a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800236e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002370:	4b0f      	ldr	r3, [pc, #60]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002372:	2218      	movs	r2, #24
 8002374:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002376:	4b0e      	ldr	r3, [pc, #56]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002378:	2200      	movs	r2, #0
 800237a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800237c:	4b0c      	ldr	r3, [pc, #48]	; (80023b0 <MX_SPI4_Init+0x74>)
 800237e:	2200      	movs	r2, #0
 8002380:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002382:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002384:	2200      	movs	r2, #0
 8002386:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002388:	4b09      	ldr	r3, [pc, #36]	; (80023b0 <MX_SPI4_Init+0x74>)
 800238a:	2207      	movs	r2, #7
 800238c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800238e:	4b08      	ldr	r3, [pc, #32]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002390:	2200      	movs	r2, #0
 8002392:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002394:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <MX_SPI4_Init+0x74>)
 8002396:	2200      	movs	r2, #0
 8002398:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800239a:	4805      	ldr	r0, [pc, #20]	; (80023b0 <MX_SPI4_Init+0x74>)
 800239c:	f003 fcd0 	bl	8005d40 <HAL_SPI_Init>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80023a6:	f7ff ff6d 	bl	8002284 <Error_Handler>
  }

}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000438 	.word	0x20000438
 80023b4:	40013400 	.word	0x40013400

080023b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b08a      	sub	sp, #40	; 0x28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c0:	f107 0314 	add.w	r3, r7, #20
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	605a      	str	r2, [r3, #4]
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	60da      	str	r2, [r3, #12]
 80023ce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a17      	ldr	r2, [pc, #92]	; (8002434 <HAL_SPI_MspInit+0x7c>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d127      	bne.n	800242a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80023da:	4b17      	ldr	r3, [pc, #92]	; (8002438 <HAL_SPI_MspInit+0x80>)
 80023dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023de:	4a16      	ldr	r2, [pc, #88]	; (8002438 <HAL_SPI_MspInit+0x80>)
 80023e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80023e4:	6453      	str	r3, [r2, #68]	; 0x44
 80023e6:	4b14      	ldr	r3, [pc, #80]	; (8002438 <HAL_SPI_MspInit+0x80>)
 80023e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023ee:	613b      	str	r3, [r7, #16]
 80023f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023f2:	4b11      	ldr	r3, [pc, #68]	; (8002438 <HAL_SPI_MspInit+0x80>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f6:	4a10      	ldr	r2, [pc, #64]	; (8002438 <HAL_SPI_MspInit+0x80>)
 80023f8:	f043 0310 	orr.w	r3, r3, #16
 80023fc:	6313      	str	r3, [r2, #48]	; 0x30
 80023fe:	4b0e      	ldr	r3, [pc, #56]	; (8002438 <HAL_SPI_MspInit+0x80>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	f003 0310 	and.w	r3, r3, #16
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = BMP280_SCK_Pin|BMP280_MISO_Pin|BMP280_MOSI_Pin;
 800240a:	2364      	movs	r3, #100	; 0x64
 800240c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240e:	2302      	movs	r3, #2
 8002410:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002412:	2300      	movs	r3, #0
 8002414:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002416:	2303      	movs	r3, #3
 8002418:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800241a:	2305      	movs	r3, #5
 800241c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800241e:	f107 0314 	add.w	r3, r7, #20
 8002422:	4619      	mov	r1, r3
 8002424:	4805      	ldr	r0, [pc, #20]	; (800243c <HAL_SPI_MspInit+0x84>)
 8002426:	f001 fcbb 	bl	8003da0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800242a:	bf00      	nop
 800242c:	3728      	adds	r7, #40	; 0x28
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40013400 	.word	0x40013400
 8002438:	40023800 	.word	0x40023800
 800243c:	40021000 	.word	0x40021000

08002440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002446:	4b0f      	ldr	r3, [pc, #60]	; (8002484 <HAL_MspInit+0x44>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	4a0e      	ldr	r2, [pc, #56]	; (8002484 <HAL_MspInit+0x44>)
 800244c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002450:	6413      	str	r3, [r2, #64]	; 0x40
 8002452:	4b0c      	ldr	r3, [pc, #48]	; (8002484 <HAL_MspInit+0x44>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800245a:	607b      	str	r3, [r7, #4]
 800245c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800245e:	4b09      	ldr	r3, [pc, #36]	; (8002484 <HAL_MspInit+0x44>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002462:	4a08      	ldr	r2, [pc, #32]	; (8002484 <HAL_MspInit+0x44>)
 8002464:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002468:	6453      	str	r3, [r2, #68]	; 0x44
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <HAL_MspInit+0x44>)
 800246c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800246e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002472:	603b      	str	r3, [r7, #0]
 8002474:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40023800 	.word	0x40023800

08002488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800248c:	e7fe      	b.n	800248c <NMI_Handler+0x4>

0800248e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002492:	e7fe      	b.n	8002492 <HardFault_Handler+0x4>

08002494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002498:	e7fe      	b.n	8002498 <MemManage_Handler+0x4>

0800249a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800249e:	e7fe      	b.n	800249e <BusFault_Handler+0x4>

080024a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024a4:	e7fe      	b.n	80024a4 <UsageFault_Handler+0x4>

080024a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024a6:	b480      	push	{r7}
 80024a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr

080024c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024c2:	b480      	push	{r7}
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024c6:	bf00      	nop
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024d4:	f000 fcb2 	bl	8002e3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024d8:	bf00      	nop
 80024da:	bd80      	pop	{r7, pc}

080024dc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 80024e0:	4802      	ldr	r0, [pc, #8]	; (80024ec <DMA1_Stream5_IRQHandler+0x10>)
 80024e2:	f001 fa23 	bl	800392c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000318 	.word	0x20000318

080024f0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80024f4:	2020      	movs	r0, #32
 80024f6:	f001 fe2f 	bl	8004158 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002504:	4802      	ldr	r0, [pc, #8]	; (8002510 <TIM2_IRQHandler+0x10>)
 8002506:	f003 fe65 	bl	80061d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	2000059c 	.word	0x2000059c

08002514 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002518:	4802      	ldr	r0, [pc, #8]	; (8002524 <TIM4_IRQHandler+0x10>)
 800251a:	f003 fe5b 	bl	80061d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	2000049c 	.word	0x2000049c

08002528 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <USART3_IRQHandler+0x10>)
 800252e:	f004 ff57 	bl	80073e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	2000061c 	.word	0x2000061c

0800253c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002540:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002544:	f001 fe08 	bl	8004158 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002548:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800254c:	f001 fe04 	bl	8004158 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002550:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002554:	f001 fe00 	bl	8004158 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002558:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800255c:	f001 fdfc 	bl	8004158 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002560:	bf00      	nop
 8002562:	bd80      	pop	{r7, pc}

08002564 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002568:	4803      	ldr	r0, [pc, #12]	; (8002578 <TIM6_DAC_IRQHandler+0x14>)
 800256a:	f001 f864 	bl	8003636 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 800256e:	4803      	ldr	r0, [pc, #12]	; (800257c <TIM6_DAC_IRQHandler+0x18>)
 8002570:	f003 fe30 	bl	80061d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20000378 	.word	0x20000378
 800257c:	2000055c 	.word	0x2000055c

08002580 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002584:	4802      	ldr	r0, [pc, #8]	; (8002590 <TIM7_IRQHandler+0x10>)
 8002586:	f003 fe25 	bl	80061d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200005dc 	.word	0x200005dc

08002594 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002598:	4802      	ldr	r0, [pc, #8]	; (80025a4 <DMA2_Stream0_IRQHandler+0x10>)
 800259a:	f001 f9c7 	bl	800392c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	200002b8 	.word	0x200002b8

080025a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025b0:	4a14      	ldr	r2, [pc, #80]	; (8002604 <_sbrk+0x5c>)
 80025b2:	4b15      	ldr	r3, [pc, #84]	; (8002608 <_sbrk+0x60>)
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025bc:	4b13      	ldr	r3, [pc, #76]	; (800260c <_sbrk+0x64>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d102      	bne.n	80025ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025c4:	4b11      	ldr	r3, [pc, #68]	; (800260c <_sbrk+0x64>)
 80025c6:	4a12      	ldr	r2, [pc, #72]	; (8002610 <_sbrk+0x68>)
 80025c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025ca:	4b10      	ldr	r3, [pc, #64]	; (800260c <_sbrk+0x64>)
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4413      	add	r3, r2
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d207      	bcs.n	80025e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025d8:	f005 fd52 	bl	8008080 <__errno>
 80025dc:	4602      	mov	r2, r0
 80025de:	230c      	movs	r3, #12
 80025e0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80025e2:	f04f 33ff 	mov.w	r3, #4294967295
 80025e6:	e009      	b.n	80025fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025e8:	4b08      	ldr	r3, [pc, #32]	; (800260c <_sbrk+0x64>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025ee:	4b07      	ldr	r3, [pc, #28]	; (800260c <_sbrk+0x64>)
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4413      	add	r3, r2
 80025f6:	4a05      	ldr	r2, [pc, #20]	; (800260c <_sbrk+0x64>)
 80025f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025fa:	68fb      	ldr	r3, [r7, #12]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3718      	adds	r7, #24
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	20050000 	.word	0x20050000
 8002608:	00000400 	.word	0x00000400
 800260c:	20000264 	.word	0x20000264
 8002610:	200006a8 	.word	0x200006a8

08002614 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002618:	4b08      	ldr	r3, [pc, #32]	; (800263c <SystemInit+0x28>)
 800261a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800261e:	4a07      	ldr	r2, [pc, #28]	; (800263c <SystemInit+0x28>)
 8002620:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002624:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002628:	4b04      	ldr	r3, [pc, #16]	; (800263c <SystemInit+0x28>)
 800262a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800262e:	609a      	str	r2, [r3, #8]
#endif
}
 8002630:	bf00      	nop
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b088      	sub	sp, #32
 8002644:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002646:	f107 0310 	add.w	r3, r7, #16
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	605a      	str	r2, [r3, #4]
 8002650:	609a      	str	r2, [r3, #8]
 8002652:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002654:	1d3b      	adds	r3, r7, #4
 8002656:	2200      	movs	r2, #0
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	605a      	str	r2, [r3, #4]
 800265c:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800265e:	4b1e      	ldr	r3, [pc, #120]	; (80026d8 <MX_TIM2_Init+0x98>)
 8002660:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002664:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 8002666:	4b1c      	ldr	r3, [pc, #112]	; (80026d8 <MX_TIM2_Init+0x98>)
 8002668:	226b      	movs	r2, #107	; 0x6b
 800266a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800266c:	4b1a      	ldr	r3, [pc, #104]	; (80026d8 <MX_TIM2_Init+0x98>)
 800266e:	2200      	movs	r2, #0
 8002670:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8002672:	4b19      	ldr	r3, [pc, #100]	; (80026d8 <MX_TIM2_Init+0x98>)
 8002674:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002678:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800267a:	4b17      	ldr	r3, [pc, #92]	; (80026d8 <MX_TIM2_Init+0x98>)
 800267c:	2200      	movs	r2, #0
 800267e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002680:	4b15      	ldr	r3, [pc, #84]	; (80026d8 <MX_TIM2_Init+0x98>)
 8002682:	2200      	movs	r2, #0
 8002684:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002686:	4814      	ldr	r0, [pc, #80]	; (80026d8 <MX_TIM2_Init+0x98>)
 8002688:	f003 fbec 	bl	8005e64 <HAL_TIM_Base_Init>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002692:	f7ff fdf7 	bl	8002284 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002696:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800269a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800269c:	f107 0310 	add.w	r3, r7, #16
 80026a0:	4619      	mov	r1, r3
 80026a2:	480d      	ldr	r0, [pc, #52]	; (80026d8 <MX_TIM2_Init+0x98>)
 80026a4:	f003 ffce 	bl	8006644 <HAL_TIM_ConfigClockSource>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80026ae:	f7ff fde9 	bl	8002284 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	4619      	mov	r1, r3
 80026be:	4806      	ldr	r0, [pc, #24]	; (80026d8 <MX_TIM2_Init+0x98>)
 80026c0:	f004 fc60 	bl	8006f84 <HAL_TIMEx_MasterConfigSynchronization>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80026ca:	f7ff fddb 	bl	8002284 <Error_Handler>
  }

}
 80026ce:	bf00      	nop
 80026d0:	3720      	adds	r7, #32
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	2000059c 	.word	0x2000059c

080026dc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b08e      	sub	sp, #56	; 0x38
 80026e0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	605a      	str	r2, [r3, #4]
 80026ec:	609a      	str	r2, [r3, #8]
 80026ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026f0:	f107 031c 	add.w	r3, r7, #28
 80026f4:	2200      	movs	r2, #0
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	605a      	str	r2, [r3, #4]
 80026fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026fc:	463b      	mov	r3, r7
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	605a      	str	r2, [r3, #4]
 8002704:	609a      	str	r2, [r3, #8]
 8002706:	60da      	str	r2, [r3, #12]
 8002708:	611a      	str	r2, [r3, #16]
 800270a:	615a      	str	r2, [r3, #20]
 800270c:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800270e:	4b3d      	ldr	r3, [pc, #244]	; (8002804 <MX_TIM3_Init+0x128>)
 8002710:	4a3d      	ldr	r2, [pc, #244]	; (8002808 <MX_TIM3_Init+0x12c>)
 8002712:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 107;
 8002714:	4b3b      	ldr	r3, [pc, #236]	; (8002804 <MX_TIM3_Init+0x128>)
 8002716:	226b      	movs	r2, #107	; 0x6b
 8002718:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800271a:	4b3a      	ldr	r3, [pc, #232]	; (8002804 <MX_TIM3_Init+0x128>)
 800271c:	2200      	movs	r2, #0
 800271e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002720:	4b38      	ldr	r3, [pc, #224]	; (8002804 <MX_TIM3_Init+0x128>)
 8002722:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002726:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002728:	4b36      	ldr	r3, [pc, #216]	; (8002804 <MX_TIM3_Init+0x128>)
 800272a:	2200      	movs	r2, #0
 800272c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800272e:	4b35      	ldr	r3, [pc, #212]	; (8002804 <MX_TIM3_Init+0x128>)
 8002730:	2200      	movs	r2, #0
 8002732:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002734:	4833      	ldr	r0, [pc, #204]	; (8002804 <MX_TIM3_Init+0x128>)
 8002736:	f003 fb95 	bl	8005e64 <HAL_TIM_Base_Init>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002740:	f7ff fda0 	bl	8002284 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002748:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800274a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800274e:	4619      	mov	r1, r3
 8002750:	482c      	ldr	r0, [pc, #176]	; (8002804 <MX_TIM3_Init+0x128>)
 8002752:	f003 ff77 	bl	8006644 <HAL_TIM_ConfigClockSource>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800275c:	f7ff fd92 	bl	8002284 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002760:	4828      	ldr	r0, [pc, #160]	; (8002804 <MX_TIM3_Init+0x128>)
 8002762:	f003 fc2b 	bl	8005fbc <HAL_TIM_PWM_Init>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800276c:	f7ff fd8a 	bl	8002284 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002770:	2300      	movs	r3, #0
 8002772:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002774:	2300      	movs	r3, #0
 8002776:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002778:	f107 031c 	add.w	r3, r7, #28
 800277c:	4619      	mov	r1, r3
 800277e:	4821      	ldr	r0, [pc, #132]	; (8002804 <MX_TIM3_Init+0x128>)
 8002780:	f004 fc00 	bl	8006f84 <HAL_TIMEx_MasterConfigSynchronization>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800278a:	f7ff fd7b 	bl	8002284 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800278e:	2360      	movs	r3, #96	; 0x60
 8002790:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002796:	2300      	movs	r3, #0
 8002798:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800279a:	2300      	movs	r3, #0
 800279c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800279e:	463b      	mov	r3, r7
 80027a0:	2200      	movs	r2, #0
 80027a2:	4619      	mov	r1, r3
 80027a4:	4817      	ldr	r0, [pc, #92]	; (8002804 <MX_TIM3_Init+0x128>)
 80027a6:	f003 fe35 	bl	8006414 <HAL_TIM_PWM_ConfigChannel>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80027b0:	f7ff fd68 	bl	8002284 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027b4:	463b      	mov	r3, r7
 80027b6:	2204      	movs	r2, #4
 80027b8:	4619      	mov	r1, r3
 80027ba:	4812      	ldr	r0, [pc, #72]	; (8002804 <MX_TIM3_Init+0x128>)
 80027bc:	f003 fe2a 	bl	8006414 <HAL_TIM_PWM_ConfigChannel>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80027c6:	f7ff fd5d 	bl	8002284 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027ca:	463b      	mov	r3, r7
 80027cc:	2208      	movs	r2, #8
 80027ce:	4619      	mov	r1, r3
 80027d0:	480c      	ldr	r0, [pc, #48]	; (8002804 <MX_TIM3_Init+0x128>)
 80027d2:	f003 fe1f 	bl	8006414 <HAL_TIM_PWM_ConfigChannel>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80027dc:	f7ff fd52 	bl	8002284 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80027e0:	463b      	mov	r3, r7
 80027e2:	220c      	movs	r2, #12
 80027e4:	4619      	mov	r1, r3
 80027e6:	4807      	ldr	r0, [pc, #28]	; (8002804 <MX_TIM3_Init+0x128>)
 80027e8:	f003 fe14 	bl	8006414 <HAL_TIM_PWM_ConfigChannel>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 80027f2:	f7ff fd47 	bl	8002284 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80027f6:	4803      	ldr	r0, [pc, #12]	; (8002804 <MX_TIM3_Init+0x128>)
 80027f8:	f000 f9e8 	bl	8002bcc <HAL_TIM_MspPostInit>

}
 80027fc:	bf00      	nop
 80027fe:	3738      	adds	r7, #56	; 0x38
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	2000051c 	.word	0x2000051c
 8002808:	40000400 	.word	0x40000400

0800280c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08c      	sub	sp, #48	; 0x30
 8002810:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002812:	f107 030c 	add.w	r3, r7, #12
 8002816:	2224      	movs	r2, #36	; 0x24
 8002818:	2100      	movs	r1, #0
 800281a:	4618      	mov	r0, r3
 800281c:	f005 fc5a 	bl	80080d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002820:	463b      	mov	r3, r7
 8002822:	2200      	movs	r2, #0
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	605a      	str	r2, [r3, #4]
 8002828:	609a      	str	r2, [r3, #8]

  htim4.Instance = TIM4;
 800282a:	4b20      	ldr	r3, [pc, #128]	; (80028ac <MX_TIM4_Init+0xa0>)
 800282c:	4a20      	ldr	r2, [pc, #128]	; (80028b0 <MX_TIM4_Init+0xa4>)
 800282e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 8002830:	4b1e      	ldr	r3, [pc, #120]	; (80028ac <MX_TIM4_Init+0xa0>)
 8002832:	2203      	movs	r2, #3
 8002834:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002836:	4b1d      	ldr	r3, [pc, #116]	; (80028ac <MX_TIM4_Init+0xa0>)
 8002838:	2200      	movs	r2, #0
 800283a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 800283c:	4b1b      	ldr	r3, [pc, #108]	; (80028ac <MX_TIM4_Init+0xa0>)
 800283e:	2264      	movs	r2, #100	; 0x64
 8002840:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002842:	4b1a      	ldr	r3, [pc, #104]	; (80028ac <MX_TIM4_Init+0xa0>)
 8002844:	2200      	movs	r2, #0
 8002846:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002848:	4b18      	ldr	r3, [pc, #96]	; (80028ac <MX_TIM4_Init+0xa0>)
 800284a:	2200      	movs	r2, #0
 800284c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800284e:	2303      	movs	r3, #3
 8002850:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002852:	2302      	movs	r3, #2
 8002854:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002856:	2301      	movs	r3, #1
 8002858:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800285a:	2300      	movs	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800285e:	2300      	movs	r3, #0
 8002860:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002862:	2302      	movs	r3, #2
 8002864:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002866:	2301      	movs	r3, #1
 8002868:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800286a:	2300      	movs	r3, #0
 800286c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800286e:	2300      	movs	r3, #0
 8002870:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002872:	f107 030c 	add.w	r3, r7, #12
 8002876:	4619      	mov	r1, r3
 8002878:	480c      	ldr	r0, [pc, #48]	; (80028ac <MX_TIM4_Init+0xa0>)
 800287a:	f003 fc19 	bl	80060b0 <HAL_TIM_Encoder_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002884:	f7ff fcfe 	bl	8002284 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002888:	2300      	movs	r3, #0
 800288a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800288c:	2300      	movs	r3, #0
 800288e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002890:	463b      	mov	r3, r7
 8002892:	4619      	mov	r1, r3
 8002894:	4805      	ldr	r0, [pc, #20]	; (80028ac <MX_TIM4_Init+0xa0>)
 8002896:	f004 fb75 	bl	8006f84 <HAL_TIMEx_MasterConfigSynchronization>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80028a0:	f7ff fcf0 	bl	8002284 <Error_Handler>
  }

}
 80028a4:	bf00      	nop
 80028a6:	3730      	adds	r7, #48	; 0x30
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	2000049c 	.word	0x2000049c
 80028b0:	40000800 	.word	0x40000800

080028b4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b088      	sub	sp, #32
 80028b8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028ba:	f107 0310 	add.w	r3, r7, #16
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	605a      	str	r2, [r3, #4]
 80028c4:	609a      	str	r2, [r3, #8]
 80028c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028c8:	1d3b      	adds	r3, r7, #4
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	605a      	str	r2, [r3, #4]
 80028d0:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 80028d2:	4b1d      	ldr	r3, [pc, #116]	; (8002948 <MX_TIM5_Init+0x94>)
 80028d4:	4a1d      	ldr	r2, [pc, #116]	; (800294c <MX_TIM5_Init+0x98>)
 80028d6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 107;
 80028d8:	4b1b      	ldr	r3, [pc, #108]	; (8002948 <MX_TIM5_Init+0x94>)
 80028da:	226b      	movs	r2, #107	; 0x6b
 80028dc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028de:	4b1a      	ldr	r3, [pc, #104]	; (8002948 <MX_TIM5_Init+0x94>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80028e4:	4b18      	ldr	r3, [pc, #96]	; (8002948 <MX_TIM5_Init+0x94>)
 80028e6:	f04f 32ff 	mov.w	r2, #4294967295
 80028ea:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ec:	4b16      	ldr	r3, [pc, #88]	; (8002948 <MX_TIM5_Init+0x94>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028f2:	4b15      	ldr	r3, [pc, #84]	; (8002948 <MX_TIM5_Init+0x94>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80028f8:	4813      	ldr	r0, [pc, #76]	; (8002948 <MX_TIM5_Init+0x94>)
 80028fa:	f003 fab3 	bl	8005e64 <HAL_TIM_Base_Init>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002904:	f7ff fcbe 	bl	8002284 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800290c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800290e:	f107 0310 	add.w	r3, r7, #16
 8002912:	4619      	mov	r1, r3
 8002914:	480c      	ldr	r0, [pc, #48]	; (8002948 <MX_TIM5_Init+0x94>)
 8002916:	f003 fe95 	bl	8006644 <HAL_TIM_ConfigClockSource>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002920:	f7ff fcb0 	bl	8002284 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002924:	2300      	movs	r3, #0
 8002926:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002928:	2300      	movs	r3, #0
 800292a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800292c:	1d3b      	adds	r3, r7, #4
 800292e:	4619      	mov	r1, r3
 8002930:	4805      	ldr	r0, [pc, #20]	; (8002948 <MX_TIM5_Init+0x94>)
 8002932:	f004 fb27 	bl	8006f84 <HAL_TIMEx_MasterConfigSynchronization>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800293c:	f7ff fca2 	bl	8002284 <Error_Handler>
  }

}
 8002940:	bf00      	nop
 8002942:	3720      	adds	r7, #32
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	200004dc 	.word	0x200004dc
 800294c:	40000c00 	.word	0x40000c00

08002950 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002956:	1d3b      	adds	r3, r7, #4
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 8002960:	4b15      	ldr	r3, [pc, #84]	; (80029b8 <MX_TIM6_Init+0x68>)
 8002962:	4a16      	ldr	r2, [pc, #88]	; (80029bc <MX_TIM6_Init+0x6c>)
 8002964:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 5000;
 8002966:	4b14      	ldr	r3, [pc, #80]	; (80029b8 <MX_TIM6_Init+0x68>)
 8002968:	f241 3288 	movw	r2, #5000	; 0x1388
 800296c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800296e:	4b12      	ldr	r3, [pc, #72]	; (80029b8 <MX_TIM6_Init+0x68>)
 8002970:	2200      	movs	r2, #0
 8002972:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 21595;
 8002974:	4b10      	ldr	r3, [pc, #64]	; (80029b8 <MX_TIM6_Init+0x68>)
 8002976:	f245 425b 	movw	r2, #21595	; 0x545b
 800297a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297c:	4b0e      	ldr	r3, [pc, #56]	; (80029b8 <MX_TIM6_Init+0x68>)
 800297e:	2200      	movs	r2, #0
 8002980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002982:	480d      	ldr	r0, [pc, #52]	; (80029b8 <MX_TIM6_Init+0x68>)
 8002984:	f003 fa6e 	bl	8005e64 <HAL_TIM_Base_Init>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800298e:	f7ff fc79 	bl	8002284 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002992:	2320      	movs	r3, #32
 8002994:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002996:	2300      	movs	r3, #0
 8002998:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800299a:	1d3b      	adds	r3, r7, #4
 800299c:	4619      	mov	r1, r3
 800299e:	4806      	ldr	r0, [pc, #24]	; (80029b8 <MX_TIM6_Init+0x68>)
 80029a0:	f004 faf0 	bl	8006f84 <HAL_TIMEx_MasterConfigSynchronization>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80029aa:	f7ff fc6b 	bl	8002284 <Error_Handler>
  }

}
 80029ae:	bf00      	nop
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	2000055c 	.word	0x2000055c
 80029bc:	40001000 	.word	0x40001000

080029c0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029c6:	1d3b      	adds	r3, r7, #4
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	605a      	str	r2, [r3, #4]
 80029ce:	609a      	str	r2, [r3, #8]

  htim7.Instance = TIM7;
 80029d0:	4b14      	ldr	r3, [pc, #80]	; (8002a24 <MX_TIM7_Init+0x64>)
 80029d2:	4a15      	ldr	r2, [pc, #84]	; (8002a28 <MX_TIM7_Init+0x68>)
 80029d4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 108;
 80029d6:	4b13      	ldr	r3, [pc, #76]	; (8002a24 <MX_TIM7_Init+0x64>)
 80029d8:	226c      	movs	r2, #108	; 0x6c
 80029da:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029dc:	4b11      	ldr	r3, [pc, #68]	; (8002a24 <MX_TIM7_Init+0x64>)
 80029de:	2200      	movs	r2, #0
 80029e0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 21595;
 80029e2:	4b10      	ldr	r3, [pc, #64]	; (8002a24 <MX_TIM7_Init+0x64>)
 80029e4:	f245 425b 	movw	r2, #21595	; 0x545b
 80029e8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ea:	4b0e      	ldr	r3, [pc, #56]	; (8002a24 <MX_TIM7_Init+0x64>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80029f0:	480c      	ldr	r0, [pc, #48]	; (8002a24 <MX_TIM7_Init+0x64>)
 80029f2:	f003 fa37 	bl	8005e64 <HAL_TIM_Base_Init>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80029fc:	f7ff fc42 	bl	8002284 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002a00:	2320      	movs	r3, #32
 8002a02:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a04:	2300      	movs	r3, #0
 8002a06:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002a08:	1d3b      	adds	r3, r7, #4
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4805      	ldr	r0, [pc, #20]	; (8002a24 <MX_TIM7_Init+0x64>)
 8002a0e:	f004 fab9 	bl	8006f84 <HAL_TIMEx_MasterConfigSynchronization>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002a18:	f7ff fc34 	bl	8002284 <Error_Handler>
  }

}
 8002a1c:	bf00      	nop
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	200005dc 	.word	0x200005dc
 8002a28:	40001400 	.word	0x40001400

08002a2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b088      	sub	sp, #32
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a3c:	d114      	bne.n	8002a68 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a3e:	4b38      	ldr	r3, [pc, #224]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	4a37      	ldr	r2, [pc, #220]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002a44:	f043 0301 	orr.w	r3, r3, #1
 8002a48:	6413      	str	r3, [r2, #64]	; 0x40
 8002a4a:	4b35      	ldr	r3, [pc, #212]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	61fb      	str	r3, [r7, #28]
 8002a54:	69fb      	ldr	r3, [r7, #28]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002a56:	2200      	movs	r2, #0
 8002a58:	2100      	movs	r1, #0
 8002a5a:	201c      	movs	r0, #28
 8002a5c:	f000 fd93 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a60:	201c      	movs	r0, #28
 8002a62:	f000 fdac 	bl	80035be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002a66:	e056      	b.n	8002b16 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM3)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a2d      	ldr	r2, [pc, #180]	; (8002b24 <HAL_TIM_Base_MspInit+0xf8>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d10c      	bne.n	8002a8c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a72:	4b2b      	ldr	r3, [pc, #172]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	4a2a      	ldr	r2, [pc, #168]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002a78:	f043 0302 	orr.w	r3, r3, #2
 8002a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a7e:	4b28      	ldr	r3, [pc, #160]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	61bb      	str	r3, [r7, #24]
 8002a88:	69bb      	ldr	r3, [r7, #24]
}
 8002a8a:	e044      	b.n	8002b16 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM5)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a25      	ldr	r2, [pc, #148]	; (8002b28 <HAL_TIM_Base_MspInit+0xfc>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d10c      	bne.n	8002ab0 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002a96:	4b22      	ldr	r3, [pc, #136]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	4a21      	ldr	r2, [pc, #132]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002a9c:	f043 0308 	orr.w	r3, r3, #8
 8002aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8002aa2:	4b1f      	ldr	r3, [pc, #124]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	f003 0308 	and.w	r3, r3, #8
 8002aaa:	617b      	str	r3, [r7, #20]
 8002aac:	697b      	ldr	r3, [r7, #20]
}
 8002aae:	e032      	b.n	8002b16 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM6)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a1d      	ldr	r2, [pc, #116]	; (8002b2c <HAL_TIM_Base_MspInit+0x100>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d114      	bne.n	8002ae4 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002aba:	4b19      	ldr	r3, [pc, #100]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	4a18      	ldr	r2, [pc, #96]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002ac0:	f043 0310 	orr.w	r3, r3, #16
 8002ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac6:	4b16      	ldr	r3, [pc, #88]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f003 0310 	and.w	r3, r3, #16
 8002ace:	613b      	str	r3, [r7, #16]
 8002ad0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	2036      	movs	r0, #54	; 0x36
 8002ad8:	f000 fd55 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002adc:	2036      	movs	r0, #54	; 0x36
 8002ade:	f000 fd6e 	bl	80035be <HAL_NVIC_EnableIRQ>
}
 8002ae2:	e018      	b.n	8002b16 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM7)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a11      	ldr	r2, [pc, #68]	; (8002b30 <HAL_TIM_Base_MspInit+0x104>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d113      	bne.n	8002b16 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002aee:	4b0c      	ldr	r3, [pc, #48]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	4a0b      	ldr	r2, [pc, #44]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002af4:	f043 0320 	orr.w	r3, r3, #32
 8002af8:	6413      	str	r3, [r2, #64]	; 0x40
 8002afa:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <HAL_TIM_Base_MspInit+0xf4>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f003 0320 	and.w	r3, r3, #32
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2100      	movs	r1, #0
 8002b0a:	2037      	movs	r0, #55	; 0x37
 8002b0c:	f000 fd3b 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002b10:	2037      	movs	r0, #55	; 0x37
 8002b12:	f000 fd54 	bl	80035be <HAL_NVIC_EnableIRQ>
}
 8002b16:	bf00      	nop
 8002b18:	3720      	adds	r7, #32
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40023800 	.word	0x40023800
 8002b24:	40000400 	.word	0x40000400
 8002b28:	40000c00 	.word	0x40000c00
 8002b2c:	40001000 	.word	0x40001000
 8002b30:	40001400 	.word	0x40001400

08002b34 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b08a      	sub	sp, #40	; 0x28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b3c:	f107 0314 	add.w	r3, r7, #20
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	605a      	str	r2, [r3, #4]
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	60da      	str	r2, [r3, #12]
 8002b4a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a1b      	ldr	r2, [pc, #108]	; (8002bc0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d130      	bne.n	8002bb8 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b56:	4b1b      	ldr	r3, [pc, #108]	; (8002bc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	4a1a      	ldr	r2, [pc, #104]	; (8002bc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8002b5c:	f043 0304 	orr.w	r3, r3, #4
 8002b60:	6413      	str	r3, [r2, #64]	; 0x40
 8002b62:	4b18      	ldr	r3, [pc, #96]	; (8002bc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	f003 0304 	and.w	r3, r3, #4
 8002b6a:	613b      	str	r3, [r7, #16]
 8002b6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b6e:	4b15      	ldr	r3, [pc, #84]	; (8002bc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	4a14      	ldr	r2, [pc, #80]	; (8002bc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8002b74:	f043 0308 	orr.w	r3, r3, #8
 8002b78:	6313      	str	r3, [r2, #48]	; 0x30
 8002b7a:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	f003 0308 	and.w	r3, r3, #8
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = ENC_TIM_DT_Pin|ENC_TIM_CLK_Pin;
 8002b86:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b90:	2300      	movs	r3, #0
 8002b92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b94:	2300      	movs	r3, #0
 8002b96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002b98:	2302      	movs	r3, #2
 8002b9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b9c:	f107 0314 	add.w	r3, r7, #20
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4809      	ldr	r0, [pc, #36]	; (8002bc8 <HAL_TIM_Encoder_MspInit+0x94>)
 8002ba4:	f001 f8fc 	bl	8003da0 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2100      	movs	r1, #0
 8002bac:	201e      	movs	r0, #30
 8002bae:	f000 fcea 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bb2:	201e      	movs	r0, #30
 8002bb4:	f000 fd03 	bl	80035be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002bb8:	bf00      	nop
 8002bba:	3728      	adds	r7, #40	; 0x28
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40000800 	.word	0x40000800
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40020c00 	.word	0x40020c00

08002bcc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08a      	sub	sp, #40	; 0x28
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd4:	f107 0314 	add.w	r3, r7, #20
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	605a      	str	r2, [r3, #4]
 8002bde:	609a      	str	r2, [r3, #8]
 8002be0:	60da      	str	r2, [r3, #12]
 8002be2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a1f      	ldr	r2, [pc, #124]	; (8002c68 <HAL_TIM_MspPostInit+0x9c>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d138      	bne.n	8002c60 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bee:	4b1f      	ldr	r3, [pc, #124]	; (8002c6c <HAL_TIM_MspPostInit+0xa0>)
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf2:	4a1e      	ldr	r2, [pc, #120]	; (8002c6c <HAL_TIM_MspPostInit+0xa0>)
 8002bf4:	f043 0302 	orr.w	r3, r3, #2
 8002bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bfa:	4b1c      	ldr	r3, [pc, #112]	; (8002c6c <HAL_TIM_MspPostInit+0xa0>)
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	613b      	str	r3, [r7, #16]
 8002c04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c06:	4b19      	ldr	r3, [pc, #100]	; (8002c6c <HAL_TIM_MspPostInit+0xa0>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0a:	4a18      	ldr	r2, [pc, #96]	; (8002c6c <HAL_TIM_MspPostInit+0xa0>)
 8002c0c:	f043 0304 	orr.w	r3, r3, #4
 8002c10:	6313      	str	r3, [r2, #48]	; 0x30
 8002c12:	4b16      	ldr	r3, [pc, #88]	; (8002c6c <HAL_TIM_MspPostInit+0xa0>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	60fb      	str	r3, [r7, #12]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
    PB1     ------> TIM3_CH4
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = TM3_PWM_CH4_Pin|LED_RGB_CH_R_Pin;
 8002c1e:	2312      	movs	r3, #18
 8002c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c32:	f107 0314 	add.w	r3, r7, #20
 8002c36:	4619      	mov	r1, r3
 8002c38:	480d      	ldr	r0, [pc, #52]	; (8002c70 <HAL_TIM_MspPostInit+0xa4>)
 8002c3a:	f001 f8b1 	bl	8003da0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_RGB_CH_G_Pin|LED_RGB_CH_B_Pin;
 8002c3e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002c42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c44:	2302      	movs	r3, #2
 8002c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c50:	2302      	movs	r3, #2
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c54:	f107 0314 	add.w	r3, r7, #20
 8002c58:	4619      	mov	r1, r3
 8002c5a:	4806      	ldr	r0, [pc, #24]	; (8002c74 <HAL_TIM_MspPostInit+0xa8>)
 8002c5c:	f001 f8a0 	bl	8003da0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002c60:	bf00      	nop
 8002c62:	3728      	adds	r7, #40	; 0x28
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40000400 	.word	0x40000400
 8002c6c:	40023800 	.word	0x40023800
 8002c70:	40020400 	.word	0x40020400
 8002c74:	40020800 	.word	0x40020800

08002c78 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8002c7c:	4b14      	ldr	r3, [pc, #80]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002c7e:	4a15      	ldr	r2, [pc, #84]	; (8002cd4 <MX_USART3_UART_Init+0x5c>)
 8002c80:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 4800;
 8002c82:	4b13      	ldr	r3, [pc, #76]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002c84:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8002c88:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c8a:	4b11      	ldr	r3, [pc, #68]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c90:	4b0f      	ldr	r3, [pc, #60]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c96:	4b0e      	ldr	r3, [pc, #56]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002c9e:	220c      	movs	r2, #12
 8002ca0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ca2:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca8:	4b09      	ldr	r3, [pc, #36]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cae:	4b08      	ldr	r3, [pc, #32]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cb4:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002cba:	4805      	ldr	r0, [pc, #20]	; (8002cd0 <MX_USART3_UART_Init+0x58>)
 8002cbc:	f004 fa0e 	bl	80070dc <HAL_UART_Init>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002cc6:	f7ff fadd 	bl	8002284 <Error_Handler>
  }

}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	2000061c 	.word	0x2000061c
 8002cd4:	40004800 	.word	0x40004800

08002cd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08a      	sub	sp, #40	; 0x28
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce0:	f107 0314 	add.w	r3, r7, #20
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	605a      	str	r2, [r3, #4]
 8002cea:	609a      	str	r2, [r3, #8]
 8002cec:	60da      	str	r2, [r3, #12]
 8002cee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a1b      	ldr	r2, [pc, #108]	; (8002d64 <HAL_UART_MspInit+0x8c>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d130      	bne.n	8002d5c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002cfa:	4b1b      	ldr	r3, [pc, #108]	; (8002d68 <HAL_UART_MspInit+0x90>)
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	4a1a      	ldr	r2, [pc, #104]	; (8002d68 <HAL_UART_MspInit+0x90>)
 8002d00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d04:	6413      	str	r3, [r2, #64]	; 0x40
 8002d06:	4b18      	ldr	r3, [pc, #96]	; (8002d68 <HAL_UART_MspInit+0x90>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d0e:	613b      	str	r3, [r7, #16]
 8002d10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d12:	4b15      	ldr	r3, [pc, #84]	; (8002d68 <HAL_UART_MspInit+0x90>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	4a14      	ldr	r2, [pc, #80]	; (8002d68 <HAL_UART_MspInit+0x90>)
 8002d18:	f043 0308 	orr.w	r3, r3, #8
 8002d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d1e:	4b12      	ldr	r3, [pc, #72]	; (8002d68 <HAL_UART_MspInit+0x90>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002d2a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d30:	2302      	movs	r3, #2
 8002d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002d3c:	2307      	movs	r3, #7
 8002d3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d40:	f107 0314 	add.w	r3, r7, #20
 8002d44:	4619      	mov	r1, r3
 8002d46:	4809      	ldr	r0, [pc, #36]	; (8002d6c <HAL_UART_MspInit+0x94>)
 8002d48:	f001 f82a 	bl	8003da0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2100      	movs	r1, #0
 8002d50:	2027      	movs	r0, #39	; 0x27
 8002d52:	f000 fc18 	bl	8003586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002d56:	2027      	movs	r0, #39	; 0x27
 8002d58:	f000 fc31 	bl	80035be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002d5c:	bf00      	nop
 8002d5e:	3728      	adds	r7, #40	; 0x28
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40004800 	.word	0x40004800
 8002d68:	40023800 	.word	0x40023800
 8002d6c:	40020c00 	.word	0x40020c00

08002d70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002da8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002d74:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002d76:	e003      	b.n	8002d80 <LoopCopyDataInit>

08002d78 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002d7a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002d7c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002d7e:	3104      	adds	r1, #4

08002d80 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002d80:	480b      	ldr	r0, [pc, #44]	; (8002db0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002d82:	4b0c      	ldr	r3, [pc, #48]	; (8002db4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002d84:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002d86:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002d88:	d3f6      	bcc.n	8002d78 <CopyDataInit>
  ldr  r2, =_sbss
 8002d8a:	4a0b      	ldr	r2, [pc, #44]	; (8002db8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002d8c:	e002      	b.n	8002d94 <LoopFillZerobss>

08002d8e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002d8e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002d90:	f842 3b04 	str.w	r3, [r2], #4

08002d94 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002d94:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002d96:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002d98:	d3f9      	bcc.n	8002d8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d9a:	f7ff fc3b 	bl	8002614 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d9e:	f005 f975 	bl	800808c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002da2:	f7ff f937 	bl	8002014 <main>
  bx  lr    
 8002da6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002da8:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8002dac:	0800c7dc 	.word	0x0800c7dc
  ldr  r0, =_sdata
 8002db0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002db4:	2000021c 	.word	0x2000021c
  ldr  r2, =_sbss
 8002db8:	2000021c 	.word	0x2000021c
  ldr  r3, = _ebss
 8002dbc:	200006a4 	.word	0x200006a4

08002dc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002dc0:	e7fe      	b.n	8002dc0 <ADC_IRQHandler>

08002dc2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dc6:	2003      	movs	r0, #3
 8002dc8:	f000 fbd2 	bl	8003570 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dcc:	2000      	movs	r0, #0
 8002dce:	f000 f805 	bl	8002ddc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002dd2:	f7ff fb35 	bl	8002440 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002de4:	4b12      	ldr	r3, [pc, #72]	; (8002e30 <HAL_InitTick+0x54>)
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	4b12      	ldr	r3, [pc, #72]	; (8002e34 <HAL_InitTick+0x58>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	4619      	mov	r1, r3
 8002dee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002df2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 fbed 	bl	80035da <HAL_SYSTICK_Config>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e00e      	b.n	8002e28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2b0f      	cmp	r3, #15
 8002e0e:	d80a      	bhi.n	8002e26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e10:	2200      	movs	r2, #0
 8002e12:	6879      	ldr	r1, [r7, #4]
 8002e14:	f04f 30ff 	mov.w	r0, #4294967295
 8002e18:	f000 fbb5 	bl	8003586 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e1c:	4a06      	ldr	r2, [pc, #24]	; (8002e38 <HAL_InitTick+0x5c>)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
 8002e24:	e000      	b.n	8002e28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	20000040 	.word	0x20000040
 8002e34:	20000048 	.word	0x20000048
 8002e38:	20000044 	.word	0x20000044

08002e3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e40:	4b06      	ldr	r3, [pc, #24]	; (8002e5c <HAL_IncTick+0x20>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	461a      	mov	r2, r3
 8002e46:	4b06      	ldr	r3, [pc, #24]	; (8002e60 <HAL_IncTick+0x24>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	4a04      	ldr	r2, [pc, #16]	; (8002e60 <HAL_IncTick+0x24>)
 8002e4e:	6013      	str	r3, [r2, #0]
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	20000048 	.word	0x20000048
 8002e60:	2000069c 	.word	0x2000069c

08002e64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  return uwTick;
 8002e68:	4b03      	ldr	r3, [pc, #12]	; (8002e78 <HAL_GetTick+0x14>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	2000069c 	.word	0x2000069c

08002e7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e84:	f7ff ffee 	bl	8002e64 <HAL_GetTick>
 8002e88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e94:	d005      	beq.n	8002ea2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e96:	4b09      	ldr	r3, [pc, #36]	; (8002ebc <HAL_Delay+0x40>)
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	4413      	add	r3, r2
 8002ea0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ea2:	bf00      	nop
 8002ea4:	f7ff ffde 	bl	8002e64 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d8f7      	bhi.n	8002ea4 <HAL_Delay+0x28>
  {
  }
}
 8002eb4:	bf00      	nop
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	20000048 	.word	0x20000048

08002ec0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e031      	b.n	8002f3a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d109      	bne.n	8002ef2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7fe f8d2 	bl	8001088 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef6:	f003 0310 	and.w	r3, r3, #16
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d116      	bne.n	8002f2c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f02:	4b10      	ldr	r3, [pc, #64]	; (8002f44 <HAL_ADC_Init+0x84>)
 8002f04:	4013      	ands	r3, r2
 8002f06:	f043 0202 	orr.w	r2, r3, #2
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 f964 	bl	80031dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	f023 0303 	bic.w	r3, r3, #3
 8002f22:	f043 0201 	orr.w	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	641a      	str	r2, [r3, #64]	; 0x40
 8002f2a:	e001      	b.n	8002f30 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	ffffeefd 	.word	0xffffeefd

08002f48 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d101      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x1c>
 8002f60:	2302      	movs	r3, #2
 8002f62:	e12a      	b.n	80031ba <HAL_ADC_ConfigChannel+0x272>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2b09      	cmp	r3, #9
 8002f72:	d93a      	bls.n	8002fea <HAL_ADC_ConfigChannel+0xa2>
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f7c:	d035      	beq.n	8002fea <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68d9      	ldr	r1, [r3, #12]
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	4413      	add	r3, r2
 8002f92:	3b1e      	subs	r3, #30
 8002f94:	2207      	movs	r2, #7
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	43da      	mvns	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	400a      	ands	r2, r1
 8002fa2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a87      	ldr	r2, [pc, #540]	; (80031c8 <HAL_ADC_ConfigChannel+0x280>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d10a      	bne.n	8002fc4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68d9      	ldr	r1, [r3, #12]
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	061a      	lsls	r2, r3, #24
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fc2:	e035      	b.n	8003030 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	68d9      	ldr	r1, [r3, #12]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	689a      	ldr	r2, [r3, #8]
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	4403      	add	r3, r0
 8002fdc:	3b1e      	subs	r3, #30
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fe8:	e022      	b.n	8003030 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6919      	ldr	r1, [r3, #16]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	4413      	add	r3, r2
 8002ffe:	2207      	movs	r2, #7
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	43da      	mvns	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	400a      	ands	r2, r1
 800300c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6919      	ldr	r1, [r3, #16]
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	b29b      	uxth	r3, r3
 800301e:	4618      	mov	r0, r3
 8003020:	4603      	mov	r3, r0
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	4403      	add	r3, r0
 8003026:	409a      	lsls	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2b06      	cmp	r3, #6
 8003036:	d824      	bhi.n	8003082 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	3b05      	subs	r3, #5
 800304a:	221f      	movs	r2, #31
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43da      	mvns	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	400a      	ands	r2, r1
 8003058:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	b29b      	uxth	r3, r3
 8003066:	4618      	mov	r0, r3
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	4413      	add	r3, r2
 8003072:	3b05      	subs	r3, #5
 8003074:	fa00 f203 	lsl.w	r2, r0, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	635a      	str	r2, [r3, #52]	; 0x34
 8003080:	e04c      	b.n	800311c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b0c      	cmp	r3, #12
 8003088:	d824      	bhi.n	80030d4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685a      	ldr	r2, [r3, #4]
 8003094:	4613      	mov	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	4413      	add	r3, r2
 800309a:	3b23      	subs	r3, #35	; 0x23
 800309c:	221f      	movs	r2, #31
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	43da      	mvns	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	400a      	ands	r2, r1
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	4618      	mov	r0, r3
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685a      	ldr	r2, [r3, #4]
 80030be:	4613      	mov	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4413      	add	r3, r2
 80030c4:	3b23      	subs	r3, #35	; 0x23
 80030c6:	fa00 f203 	lsl.w	r2, r0, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	430a      	orrs	r2, r1
 80030d0:	631a      	str	r2, [r3, #48]	; 0x30
 80030d2:	e023      	b.n	800311c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	3b41      	subs	r3, #65	; 0x41
 80030e6:	221f      	movs	r2, #31
 80030e8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ec:	43da      	mvns	r2, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	400a      	ands	r2, r1
 80030f4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	b29b      	uxth	r3, r3
 8003102:	4618      	mov	r0, r3
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	3b41      	subs	r3, #65	; 0x41
 8003110:	fa00 f203 	lsl.w	r2, r0, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a2a      	ldr	r2, [pc, #168]	; (80031cc <HAL_ADC_ConfigChannel+0x284>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d10a      	bne.n	800313c <HAL_ADC_ConfigChannel+0x1f4>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800312e:	d105      	bne.n	800313c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003130:	4b27      	ldr	r3, [pc, #156]	; (80031d0 <HAL_ADC_ConfigChannel+0x288>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	4a26      	ldr	r2, [pc, #152]	; (80031d0 <HAL_ADC_ConfigChannel+0x288>)
 8003136:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800313a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a22      	ldr	r2, [pc, #136]	; (80031cc <HAL_ADC_ConfigChannel+0x284>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d109      	bne.n	800315a <HAL_ADC_ConfigChannel+0x212>
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2b12      	cmp	r3, #18
 800314c:	d105      	bne.n	800315a <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800314e:	4b20      	ldr	r3, [pc, #128]	; (80031d0 <HAL_ADC_ConfigChannel+0x288>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	4a1f      	ldr	r2, [pc, #124]	; (80031d0 <HAL_ADC_ConfigChannel+0x288>)
 8003154:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003158:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a1b      	ldr	r2, [pc, #108]	; (80031cc <HAL_ADC_ConfigChannel+0x284>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d125      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x268>
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a17      	ldr	r2, [pc, #92]	; (80031c8 <HAL_ADC_ConfigChannel+0x280>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d003      	beq.n	8003176 <HAL_ADC_ConfigChannel+0x22e>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2b11      	cmp	r3, #17
 8003174:	d11c      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003176:	4b16      	ldr	r3, [pc, #88]	; (80031d0 <HAL_ADC_ConfigChannel+0x288>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	4a15      	ldr	r2, [pc, #84]	; (80031d0 <HAL_ADC_ConfigChannel+0x288>)
 800317c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003180:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a10      	ldr	r2, [pc, #64]	; (80031c8 <HAL_ADC_ConfigChannel+0x280>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d111      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800318c:	4b11      	ldr	r3, [pc, #68]	; (80031d4 <HAL_ADC_ConfigChannel+0x28c>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a11      	ldr	r2, [pc, #68]	; (80031d8 <HAL_ADC_ConfigChannel+0x290>)
 8003192:	fba2 2303 	umull	r2, r3, r2, r3
 8003196:	0c9a      	lsrs	r2, r3, #18
 8003198:	4613      	mov	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80031a2:	e002      	b.n	80031aa <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	3b01      	subs	r3, #1
 80031a8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d1f9      	bne.n	80031a4 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3714      	adds	r7, #20
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	10000012 	.word	0x10000012
 80031cc:	40012000 	.word	0x40012000
 80031d0:	40012300 	.word	0x40012300
 80031d4:	20000040 	.word	0x20000040
 80031d8:	431bde83 	.word	0x431bde83

080031dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80031e4:	4b78      	ldr	r3, [pc, #480]	; (80033c8 <ADC_Init+0x1ec>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	4a77      	ldr	r2, [pc, #476]	; (80033c8 <ADC_Init+0x1ec>)
 80031ea:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80031ee:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80031f0:	4b75      	ldr	r3, [pc, #468]	; (80033c8 <ADC_Init+0x1ec>)
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	4973      	ldr	r1, [pc, #460]	; (80033c8 <ADC_Init+0x1ec>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800320c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6859      	ldr	r1, [r3, #4]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	021a      	lsls	r2, r3, #8
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003230:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6859      	ldr	r1, [r3, #4]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689a      	ldr	r2, [r3, #8]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003252:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6899      	ldr	r1, [r3, #8]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	68da      	ldr	r2, [r3, #12]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	430a      	orrs	r2, r1
 8003264:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326a:	4a58      	ldr	r2, [pc, #352]	; (80033cc <ADC_Init+0x1f0>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d022      	beq.n	80032b6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800327e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	6899      	ldr	r1, [r3, #8]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80032a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	6899      	ldr	r1, [r3, #8]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	609a      	str	r2, [r3, #8]
 80032b4:	e00f      	b.n	80032d6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689a      	ldr	r2, [r3, #8]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80032d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0202 	bic.w	r2, r2, #2
 80032e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	6899      	ldr	r1, [r3, #8]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	005a      	lsls	r2, r3, #1
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d01b      	beq.n	800333c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003312:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685a      	ldr	r2, [r3, #4]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003322:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6859      	ldr	r1, [r3, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332e:	3b01      	subs	r3, #1
 8003330:	035a      	lsls	r2, r3, #13
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	e007      	b.n	800334c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800334a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800335a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	3b01      	subs	r3, #1
 8003368:	051a      	lsls	r2, r3, #20
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	430a      	orrs	r2, r1
 8003370:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	689a      	ldr	r2, [r3, #8]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003380:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6899      	ldr	r1, [r3, #8]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800338e:	025a      	lsls	r2, r3, #9
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6899      	ldr	r1, [r3, #8]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	029a      	lsls	r2, r3, #10
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	609a      	str	r2, [r3, #8]
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	40012300 	.word	0x40012300
 80033cc:	0f000001 	.word	0x0f000001

080033d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033e0:	4b0b      	ldr	r3, [pc, #44]	; (8003410 <__NVIC_SetPriorityGrouping+0x40>)
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033ec:	4013      	ands	r3, r2
 80033ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80033f8:	4b06      	ldr	r3, [pc, #24]	; (8003414 <__NVIC_SetPriorityGrouping+0x44>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033fe:	4a04      	ldr	r2, [pc, #16]	; (8003410 <__NVIC_SetPriorityGrouping+0x40>)
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	60d3      	str	r3, [r2, #12]
}
 8003404:	bf00      	nop
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	e000ed00 	.word	0xe000ed00
 8003414:	05fa0000 	.word	0x05fa0000

08003418 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800341c:	4b04      	ldr	r3, [pc, #16]	; (8003430 <__NVIC_GetPriorityGrouping+0x18>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	0a1b      	lsrs	r3, r3, #8
 8003422:	f003 0307 	and.w	r3, r3, #7
}
 8003426:	4618      	mov	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr
 8003430:	e000ed00 	.word	0xe000ed00

08003434 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	4603      	mov	r3, r0
 800343c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003442:	2b00      	cmp	r3, #0
 8003444:	db0b      	blt.n	800345e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	f003 021f 	and.w	r2, r3, #31
 800344c:	4907      	ldr	r1, [pc, #28]	; (800346c <__NVIC_EnableIRQ+0x38>)
 800344e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003452:	095b      	lsrs	r3, r3, #5
 8003454:	2001      	movs	r0, #1
 8003456:	fa00 f202 	lsl.w	r2, r0, r2
 800345a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	e000e100 	.word	0xe000e100

08003470 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	4603      	mov	r3, r0
 8003478:	6039      	str	r1, [r7, #0]
 800347a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800347c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003480:	2b00      	cmp	r3, #0
 8003482:	db0a      	blt.n	800349a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	b2da      	uxtb	r2, r3
 8003488:	490c      	ldr	r1, [pc, #48]	; (80034bc <__NVIC_SetPriority+0x4c>)
 800348a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348e:	0112      	lsls	r2, r2, #4
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	440b      	add	r3, r1
 8003494:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003498:	e00a      	b.n	80034b0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	b2da      	uxtb	r2, r3
 800349e:	4908      	ldr	r1, [pc, #32]	; (80034c0 <__NVIC_SetPriority+0x50>)
 80034a0:	79fb      	ldrb	r3, [r7, #7]
 80034a2:	f003 030f 	and.w	r3, r3, #15
 80034a6:	3b04      	subs	r3, #4
 80034a8:	0112      	lsls	r2, r2, #4
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	440b      	add	r3, r1
 80034ae:	761a      	strb	r2, [r3, #24]
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr
 80034bc:	e000e100 	.word	0xe000e100
 80034c0:	e000ed00 	.word	0xe000ed00

080034c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b089      	sub	sp, #36	; 0x24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f1c3 0307 	rsb	r3, r3, #7
 80034de:	2b04      	cmp	r3, #4
 80034e0:	bf28      	it	cs
 80034e2:	2304      	movcs	r3, #4
 80034e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	3304      	adds	r3, #4
 80034ea:	2b06      	cmp	r3, #6
 80034ec:	d902      	bls.n	80034f4 <NVIC_EncodePriority+0x30>
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	3b03      	subs	r3, #3
 80034f2:	e000      	b.n	80034f6 <NVIC_EncodePriority+0x32>
 80034f4:	2300      	movs	r3, #0
 80034f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f8:	f04f 32ff 	mov.w	r2, #4294967295
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	43da      	mvns	r2, r3
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	401a      	ands	r2, r3
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800350c:	f04f 31ff 	mov.w	r1, #4294967295
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	fa01 f303 	lsl.w	r3, r1, r3
 8003516:	43d9      	mvns	r1, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800351c:	4313      	orrs	r3, r2
         );
}
 800351e:	4618      	mov	r0, r3
 8003520:	3724      	adds	r7, #36	; 0x24
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
	...

0800352c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3b01      	subs	r3, #1
 8003538:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800353c:	d301      	bcc.n	8003542 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800353e:	2301      	movs	r3, #1
 8003540:	e00f      	b.n	8003562 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003542:	4a0a      	ldr	r2, [pc, #40]	; (800356c <SysTick_Config+0x40>)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3b01      	subs	r3, #1
 8003548:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800354a:	210f      	movs	r1, #15
 800354c:	f04f 30ff 	mov.w	r0, #4294967295
 8003550:	f7ff ff8e 	bl	8003470 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003554:	4b05      	ldr	r3, [pc, #20]	; (800356c <SysTick_Config+0x40>)
 8003556:	2200      	movs	r2, #0
 8003558:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800355a:	4b04      	ldr	r3, [pc, #16]	; (800356c <SysTick_Config+0x40>)
 800355c:	2207      	movs	r2, #7
 800355e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	e000e010 	.word	0xe000e010

08003570 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f7ff ff29 	bl	80033d0 <__NVIC_SetPriorityGrouping>
}
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003586:	b580      	push	{r7, lr}
 8003588:	b086      	sub	sp, #24
 800358a:	af00      	add	r7, sp, #0
 800358c:	4603      	mov	r3, r0
 800358e:	60b9      	str	r1, [r7, #8]
 8003590:	607a      	str	r2, [r7, #4]
 8003592:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003598:	f7ff ff3e 	bl	8003418 <__NVIC_GetPriorityGrouping>
 800359c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	68b9      	ldr	r1, [r7, #8]
 80035a2:	6978      	ldr	r0, [r7, #20]
 80035a4:	f7ff ff8e 	bl	80034c4 <NVIC_EncodePriority>
 80035a8:	4602      	mov	r2, r0
 80035aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ae:	4611      	mov	r1, r2
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff ff5d 	bl	8003470 <__NVIC_SetPriority>
}
 80035b6:	bf00      	nop
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	4603      	mov	r3, r0
 80035c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff ff31 	bl	8003434 <__NVIC_EnableIRQ>
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b082      	sub	sp, #8
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7ff ffa2 	bl	800352c <SysTick_Config>
 80035e8:	4603      	mov	r3, r0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b082      	sub	sp, #8
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e014      	b.n	800362e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	791b      	ldrb	r3, [r3, #4]
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d105      	bne.n	800361a <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED; 
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f7fd fdef 	bl	80011f8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2202      	movs	r2, #2
 800361e:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_DAC_IRQHandler>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b082      	sub	sp, #8
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003644:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003648:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800364c:	d118      	bne.n	8003680 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2204      	movs	r2, #4
 8003652:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	f043 0201 	orr.w	r2, r3, #1
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003668:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003678:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f000 f825 	bl	80036ca <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003686:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800368a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800368e:	d118      	bne.n	80036c2 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2204      	movs	r2, #4
 8003694:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	f043 0202 	orr.w	r2, r3, #2
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80036aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80036ba:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 f85b 	bl	8003778 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80036ca:	b480      	push	{r7}
 80036cc:	b083      	sub	sp, #12
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80036d2:	bf00      	nop
 80036d4:	370c      	adds	r7, #12
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr

080036de <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80036de:	b480      	push	{r7}
 80036e0:	b087      	sub	sp, #28
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80036ea:	2300      	movs	r3, #0
 80036ec:	617b      	str	r3, [r7, #20]
 80036ee:	2300      	movs	r3, #0
 80036f0:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	795b      	ldrb	r3, [r3, #5]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d101      	bne.n	80036fe <HAL_DAC_ConfigChannel+0x20>
 80036fa:	2302      	movs	r3, #2
 80036fc:	e036      	b.n	800376c <HAL_DAC_ConfigChannel+0x8e>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2201      	movs	r2, #1
 8003702:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2202      	movs	r2, #2
 8003708:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8003712:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	43db      	mvns	r3, r3
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	4013      	ands	r3, r2
 8003722:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	4313      	orrs	r3, r2
 800372e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	fa02 f303 	lsl.w	r3, r2, r3
 8003738:	697a      	ldr	r2, [r7, #20]
 800373a:	4313      	orrs	r3, r2
 800373c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	6819      	ldr	r1, [r3, #0]
 800374c:	22c0      	movs	r2, #192	; 0xc0
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	43da      	mvns	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	400a      	ands	r2, r1
 800375c:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2201      	movs	r2, #1
 8003762:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	371c      	adds	r7, #28
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003794:	2300      	movs	r3, #0
 8003796:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003798:	f7ff fb64 	bl	8002e64 <HAL_GetTick>
 800379c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d101      	bne.n	80037a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e099      	b.n	80038dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2202      	movs	r2, #2
 80037b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0201 	bic.w	r2, r2, #1
 80037c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037c8:	e00f      	b.n	80037ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037ca:	f7ff fb4b 	bl	8002e64 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b05      	cmp	r3, #5
 80037d6:	d908      	bls.n	80037ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2220      	movs	r2, #32
 80037dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2203      	movs	r2, #3
 80037e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e078      	b.n	80038dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1e8      	bne.n	80037ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003800:	697a      	ldr	r2, [r7, #20]
 8003802:	4b38      	ldr	r3, [pc, #224]	; (80038e4 <HAL_DMA_Init+0x158>)
 8003804:	4013      	ands	r3, r2
 8003806:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003816:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003822:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800382e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4313      	orrs	r3, r2
 800383a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003840:	2b04      	cmp	r3, #4
 8003842:	d107      	bne.n	8003854 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384c:	4313      	orrs	r3, r2
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	4313      	orrs	r3, r2
 8003852:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	697a      	ldr	r2, [r7, #20]
 800385a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	f023 0307 	bic.w	r3, r3, #7
 800386a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	4313      	orrs	r3, r2
 8003874:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387a:	2b04      	cmp	r3, #4
 800387c:	d117      	bne.n	80038ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	4313      	orrs	r3, r2
 8003886:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00e      	beq.n	80038ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 fa0b 	bl	8003cac <DMA_CheckFifoParam>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d008      	beq.n	80038ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2240      	movs	r2, #64	; 0x40
 80038a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80038aa:	2301      	movs	r3, #1
 80038ac:	e016      	b.n	80038dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 f9c2 	bl	8003c40 <DMA_CalcBaseAndBitshift>
 80038bc:	4603      	mov	r3, r0
 80038be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038c4:	223f      	movs	r2, #63	; 0x3f
 80038c6:	409a      	lsls	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	f010803f 	.word	0xf010803f

080038e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d004      	beq.n	8003906 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2280      	movs	r2, #128	; 0x80
 8003900:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e00c      	b.n	8003920 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2205      	movs	r2, #5
 800390a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f022 0201 	bic.w	r2, r2, #1
 800391c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	4618      	mov	r0, r3
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b086      	sub	sp, #24
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003934:	2300      	movs	r3, #0
 8003936:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003938:	4b92      	ldr	r3, [pc, #584]	; (8003b84 <HAL_DMA_IRQHandler+0x258>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a92      	ldr	r2, [pc, #584]	; (8003b88 <HAL_DMA_IRQHandler+0x25c>)
 800393e:	fba2 2303 	umull	r2, r3, r2, r3
 8003942:	0a9b      	lsrs	r3, r3, #10
 8003944:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800394a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003956:	2208      	movs	r2, #8
 8003958:	409a      	lsls	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	4013      	ands	r3, r2
 800395e:	2b00      	cmp	r3, #0
 8003960:	d01a      	beq.n	8003998 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0304 	and.w	r3, r3, #4
 800396c:	2b00      	cmp	r3, #0
 800396e:	d013      	beq.n	8003998 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0204 	bic.w	r2, r2, #4
 800397e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003984:	2208      	movs	r2, #8
 8003986:	409a      	lsls	r2, r3
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003990:	f043 0201 	orr.w	r2, r3, #1
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800399c:	2201      	movs	r2, #1
 800399e:	409a      	lsls	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4013      	ands	r3, r2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d012      	beq.n	80039ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00b      	beq.n	80039ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ba:	2201      	movs	r2, #1
 80039bc:	409a      	lsls	r2, r3
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c6:	f043 0202 	orr.w	r2, r3, #2
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039d2:	2204      	movs	r2, #4
 80039d4:	409a      	lsls	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	4013      	ands	r3, r2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d012      	beq.n	8003a04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00b      	beq.n	8003a04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f0:	2204      	movs	r2, #4
 80039f2:	409a      	lsls	r2, r3
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039fc:	f043 0204 	orr.w	r2, r3, #4
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a08:	2210      	movs	r2, #16
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d043      	beq.n	8003a9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0308 	and.w	r3, r3, #8
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d03c      	beq.n	8003a9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a26:	2210      	movs	r2, #16
 8003a28:	409a      	lsls	r2, r3
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d018      	beq.n	8003a6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d108      	bne.n	8003a5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d024      	beq.n	8003a9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	4798      	blx	r3
 8003a5a:	e01f      	b.n	8003a9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d01b      	beq.n	8003a9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	4798      	blx	r3
 8003a6c:	e016      	b.n	8003a9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d107      	bne.n	8003a8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0208 	bic.w	r2, r2, #8
 8003a8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d003      	beq.n	8003a9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	409a      	lsls	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	f000 808e 	beq.w	8003bca <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0310 	and.w	r3, r3, #16
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 8086 	beq.w	8003bca <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	409a      	lsls	r2, r3
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b05      	cmp	r3, #5
 8003ad4:	d136      	bne.n	8003b44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f022 0216 	bic.w	r2, r2, #22
 8003ae4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695a      	ldr	r2, [r3, #20]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003af4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d103      	bne.n	8003b06 <HAL_DMA_IRQHandler+0x1da>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d007      	beq.n	8003b16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 0208 	bic.w	r2, r2, #8
 8003b14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b1a:	223f      	movs	r2, #63	; 0x3f
 8003b1c:	409a      	lsls	r2, r3
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d07d      	beq.n	8003c36 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	4798      	blx	r3
        }
        return;
 8003b42:	e078      	b.n	8003c36 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d01c      	beq.n	8003b8c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d108      	bne.n	8003b72 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d030      	beq.n	8003bca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	4798      	blx	r3
 8003b70:	e02b      	b.n	8003bca <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d027      	beq.n	8003bca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	4798      	blx	r3
 8003b82:	e022      	b.n	8003bca <HAL_DMA_IRQHandler+0x29e>
 8003b84:	20000040 	.word	0x20000040
 8003b88:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10f      	bne.n	8003bba <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f022 0210 	bic.w	r2, r2, #16
 8003ba8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d003      	beq.n	8003bca <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d032      	beq.n	8003c38 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd6:	f003 0301 	and.w	r3, r3, #1
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d022      	beq.n	8003c24 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2205      	movs	r2, #5
 8003be2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0201 	bic.w	r2, r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	60bb      	str	r3, [r7, #8]
 8003bfc:	697a      	ldr	r2, [r7, #20]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d307      	bcc.n	8003c12 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1f2      	bne.n	8003bf6 <HAL_DMA_IRQHandler+0x2ca>
 8003c10:	e000      	b.n	8003c14 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003c12:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d005      	beq.n	8003c38 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	4798      	blx	r3
 8003c34:	e000      	b.n	8003c38 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003c36:	bf00      	nop
    }
  }
}
 8003c38:	3718      	adds	r7, #24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop

08003c40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	3b10      	subs	r3, #16
 8003c50:	4a13      	ldr	r2, [pc, #76]	; (8003ca0 <DMA_CalcBaseAndBitshift+0x60>)
 8003c52:	fba2 2303 	umull	r2, r3, r2, r3
 8003c56:	091b      	lsrs	r3, r3, #4
 8003c58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c5a:	4a12      	ldr	r2, [pc, #72]	; (8003ca4 <DMA_CalcBaseAndBitshift+0x64>)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	4413      	add	r3, r2
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	461a      	mov	r2, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2b03      	cmp	r3, #3
 8003c6c:	d908      	bls.n	8003c80 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	461a      	mov	r2, r3
 8003c74:	4b0c      	ldr	r3, [pc, #48]	; (8003ca8 <DMA_CalcBaseAndBitshift+0x68>)
 8003c76:	4013      	ands	r3, r2
 8003c78:	1d1a      	adds	r2, r3, #4
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	659a      	str	r2, [r3, #88]	; 0x58
 8003c7e:	e006      	b.n	8003c8e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	461a      	mov	r2, r3
 8003c86:	4b08      	ldr	r3, [pc, #32]	; (8003ca8 <DMA_CalcBaseAndBitshift+0x68>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3714      	adds	r7, #20
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	aaaaaaab 	.word	0xaaaaaaab
 8003ca4:	0800c498 	.word	0x0800c498
 8003ca8:	fffffc00 	.word	0xfffffc00

08003cac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d11f      	bne.n	8003d06 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	2b03      	cmp	r3, #3
 8003cca:	d855      	bhi.n	8003d78 <DMA_CheckFifoParam+0xcc>
 8003ccc:	a201      	add	r2, pc, #4	; (adr r2, 8003cd4 <DMA_CheckFifoParam+0x28>)
 8003cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd2:	bf00      	nop
 8003cd4:	08003ce5 	.word	0x08003ce5
 8003cd8:	08003cf7 	.word	0x08003cf7
 8003cdc:	08003ce5 	.word	0x08003ce5
 8003ce0:	08003d79 	.word	0x08003d79
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d045      	beq.n	8003d7c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cf4:	e042      	b.n	8003d7c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cfe:	d13f      	bne.n	8003d80 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d04:	e03c      	b.n	8003d80 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d0e:	d121      	bne.n	8003d54 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b03      	cmp	r3, #3
 8003d14:	d836      	bhi.n	8003d84 <DMA_CheckFifoParam+0xd8>
 8003d16:	a201      	add	r2, pc, #4	; (adr r2, 8003d1c <DMA_CheckFifoParam+0x70>)
 8003d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d1c:	08003d2d 	.word	0x08003d2d
 8003d20:	08003d33 	.word	0x08003d33
 8003d24:	08003d2d 	.word	0x08003d2d
 8003d28:	08003d45 	.word	0x08003d45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8003d30:	e02f      	b.n	8003d92 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d024      	beq.n	8003d88 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d42:	e021      	b.n	8003d88 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d48:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d4c:	d11e      	bne.n	8003d8c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d52:	e01b      	b.n	8003d8c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d902      	bls.n	8003d60 <DMA_CheckFifoParam+0xb4>
 8003d5a:	2b03      	cmp	r3, #3
 8003d5c:	d003      	beq.n	8003d66 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d5e:	e018      	b.n	8003d92 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	73fb      	strb	r3, [r7, #15]
      break;
 8003d64:	e015      	b.n	8003d92 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00e      	beq.n	8003d90 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	73fb      	strb	r3, [r7, #15]
      break;
 8003d76:	e00b      	b.n	8003d90 <DMA_CheckFifoParam+0xe4>
      break;
 8003d78:	bf00      	nop
 8003d7a:	e00a      	b.n	8003d92 <DMA_CheckFifoParam+0xe6>
      break;
 8003d7c:	bf00      	nop
 8003d7e:	e008      	b.n	8003d92 <DMA_CheckFifoParam+0xe6>
      break;
 8003d80:	bf00      	nop
 8003d82:	e006      	b.n	8003d92 <DMA_CheckFifoParam+0xe6>
      break;
 8003d84:	bf00      	nop
 8003d86:	e004      	b.n	8003d92 <DMA_CheckFifoParam+0xe6>
      break;
 8003d88:	bf00      	nop
 8003d8a:	e002      	b.n	8003d92 <DMA_CheckFifoParam+0xe6>
      break;   
 8003d8c:	bf00      	nop
 8003d8e:	e000      	b.n	8003d92 <DMA_CheckFifoParam+0xe6>
      break;
 8003d90:	bf00      	nop
    }
  } 
  
  return status; 
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b089      	sub	sp, #36	; 0x24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003daa:	2300      	movs	r3, #0
 8003dac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003dae:	2300      	movs	r3, #0
 8003db0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003db2:	2300      	movs	r3, #0
 8003db4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003db6:	2300      	movs	r3, #0
 8003db8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61fb      	str	r3, [r7, #28]
 8003dbe:	e175      	b.n	80040ac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003dd4:	693a      	ldr	r2, [r7, #16]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	f040 8164 	bne.w	80040a6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d00b      	beq.n	8003dfe <HAL_GPIO_Init+0x5e>
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d007      	beq.n	8003dfe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003df2:	2b11      	cmp	r3, #17
 8003df4:	d003      	beq.n	8003dfe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b12      	cmp	r3, #18
 8003dfc:	d130      	bne.n	8003e60 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	005b      	lsls	r3, r3, #1
 8003e08:	2203      	movs	r2, #3
 8003e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0e:	43db      	mvns	r3, r3
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	4013      	ands	r3, r2
 8003e14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e34:	2201      	movs	r2, #1
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4013      	ands	r3, r2
 8003e42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	091b      	lsrs	r3, r3, #4
 8003e4a:	f003 0201 	and.w	r2, r3, #1
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	2203      	movs	r2, #3
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	43db      	mvns	r3, r3
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	4013      	ands	r3, r2
 8003e76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	005b      	lsls	r3, r3, #1
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d003      	beq.n	8003ea0 <HAL_GPIO_Init+0x100>
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2b12      	cmp	r3, #18
 8003e9e:	d123      	bne.n	8003ee8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	08da      	lsrs	r2, r3, #3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3208      	adds	r2, #8
 8003ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	220f      	movs	r2, #15
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	691a      	ldr	r2, [r3, #16]
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	08da      	lsrs	r2, r3, #3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	3208      	adds	r2, #8
 8003ee2:	69b9      	ldr	r1, [r7, #24]
 8003ee4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	2203      	movs	r2, #3
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	4013      	ands	r3, r2
 8003efe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f003 0203 	and.w	r2, r3, #3
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	005b      	lsls	r3, r3, #1
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 80be 	beq.w	80040a6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f2a:	4b65      	ldr	r3, [pc, #404]	; (80040c0 <HAL_GPIO_Init+0x320>)
 8003f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2e:	4a64      	ldr	r2, [pc, #400]	; (80040c0 <HAL_GPIO_Init+0x320>)
 8003f30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f34:	6453      	str	r3, [r2, #68]	; 0x44
 8003f36:	4b62      	ldr	r3, [pc, #392]	; (80040c0 <HAL_GPIO_Init+0x320>)
 8003f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f3e:	60fb      	str	r3, [r7, #12]
 8003f40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003f42:	4a60      	ldr	r2, [pc, #384]	; (80040c4 <HAL_GPIO_Init+0x324>)
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	089b      	lsrs	r3, r3, #2
 8003f48:	3302      	adds	r3, #2
 8003f4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	f003 0303 	and.w	r3, r3, #3
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	220f      	movs	r2, #15
 8003f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5e:	43db      	mvns	r3, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	4013      	ands	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a57      	ldr	r2, [pc, #348]	; (80040c8 <HAL_GPIO_Init+0x328>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d037      	beq.n	8003fde <HAL_GPIO_Init+0x23e>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a56      	ldr	r2, [pc, #344]	; (80040cc <HAL_GPIO_Init+0x32c>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d031      	beq.n	8003fda <HAL_GPIO_Init+0x23a>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a55      	ldr	r2, [pc, #340]	; (80040d0 <HAL_GPIO_Init+0x330>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d02b      	beq.n	8003fd6 <HAL_GPIO_Init+0x236>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a54      	ldr	r2, [pc, #336]	; (80040d4 <HAL_GPIO_Init+0x334>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d025      	beq.n	8003fd2 <HAL_GPIO_Init+0x232>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a53      	ldr	r2, [pc, #332]	; (80040d8 <HAL_GPIO_Init+0x338>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d01f      	beq.n	8003fce <HAL_GPIO_Init+0x22e>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a52      	ldr	r2, [pc, #328]	; (80040dc <HAL_GPIO_Init+0x33c>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d019      	beq.n	8003fca <HAL_GPIO_Init+0x22a>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4a51      	ldr	r2, [pc, #324]	; (80040e0 <HAL_GPIO_Init+0x340>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d013      	beq.n	8003fc6 <HAL_GPIO_Init+0x226>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a50      	ldr	r2, [pc, #320]	; (80040e4 <HAL_GPIO_Init+0x344>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d00d      	beq.n	8003fc2 <HAL_GPIO_Init+0x222>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a4f      	ldr	r2, [pc, #316]	; (80040e8 <HAL_GPIO_Init+0x348>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d007      	beq.n	8003fbe <HAL_GPIO_Init+0x21e>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a4e      	ldr	r2, [pc, #312]	; (80040ec <HAL_GPIO_Init+0x34c>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d101      	bne.n	8003fba <HAL_GPIO_Init+0x21a>
 8003fb6:	2309      	movs	r3, #9
 8003fb8:	e012      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fba:	230a      	movs	r3, #10
 8003fbc:	e010      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fbe:	2308      	movs	r3, #8
 8003fc0:	e00e      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fc2:	2307      	movs	r3, #7
 8003fc4:	e00c      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fc6:	2306      	movs	r3, #6
 8003fc8:	e00a      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fca:	2305      	movs	r3, #5
 8003fcc:	e008      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fce:	2304      	movs	r3, #4
 8003fd0:	e006      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e004      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	e002      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e000      	b.n	8003fe0 <HAL_GPIO_Init+0x240>
 8003fde:	2300      	movs	r3, #0
 8003fe0:	69fa      	ldr	r2, [r7, #28]
 8003fe2:	f002 0203 	and.w	r2, r2, #3
 8003fe6:	0092      	lsls	r2, r2, #2
 8003fe8:	4093      	lsls	r3, r2
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ff0:	4934      	ldr	r1, [pc, #208]	; (80040c4 <HAL_GPIO_Init+0x324>)
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	089b      	lsrs	r3, r3, #2
 8003ff6:	3302      	adds	r3, #2
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ffe:	4b3c      	ldr	r3, [pc, #240]	; (80040f0 <HAL_GPIO_Init+0x350>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	43db      	mvns	r3, r3
 8004008:	69ba      	ldr	r2, [r7, #24]
 800400a:	4013      	ands	r3, r2
 800400c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800401a:	69ba      	ldr	r2, [r7, #24]
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	4313      	orrs	r3, r2
 8004020:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004022:	4a33      	ldr	r2, [pc, #204]	; (80040f0 <HAL_GPIO_Init+0x350>)
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004028:	4b31      	ldr	r3, [pc, #196]	; (80040f0 <HAL_GPIO_Init+0x350>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	43db      	mvns	r3, r3
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	4013      	ands	r3, r2
 8004036:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	4313      	orrs	r3, r2
 800404a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800404c:	4a28      	ldr	r2, [pc, #160]	; (80040f0 <HAL_GPIO_Init+0x350>)
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004052:	4b27      	ldr	r3, [pc, #156]	; (80040f0 <HAL_GPIO_Init+0x350>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	43db      	mvns	r3, r3
 800405c:	69ba      	ldr	r2, [r7, #24]
 800405e:	4013      	ands	r3, r2
 8004060:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	4313      	orrs	r3, r2
 8004074:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004076:	4a1e      	ldr	r2, [pc, #120]	; (80040f0 <HAL_GPIO_Init+0x350>)
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800407c:	4b1c      	ldr	r3, [pc, #112]	; (80040f0 <HAL_GPIO_Init+0x350>)
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	43db      	mvns	r3, r3
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	4013      	ands	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d003      	beq.n	80040a0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	4313      	orrs	r3, r2
 800409e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040a0:	4a13      	ldr	r2, [pc, #76]	; (80040f0 <HAL_GPIO_Init+0x350>)
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	3301      	adds	r3, #1
 80040aa:	61fb      	str	r3, [r7, #28]
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	2b0f      	cmp	r3, #15
 80040b0:	f67f ae86 	bls.w	8003dc0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80040b4:	bf00      	nop
 80040b6:	3724      	adds	r7, #36	; 0x24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	40023800 	.word	0x40023800
 80040c4:	40013800 	.word	0x40013800
 80040c8:	40020000 	.word	0x40020000
 80040cc:	40020400 	.word	0x40020400
 80040d0:	40020800 	.word	0x40020800
 80040d4:	40020c00 	.word	0x40020c00
 80040d8:	40021000 	.word	0x40021000
 80040dc:	40021400 	.word	0x40021400
 80040e0:	40021800 	.word	0x40021800
 80040e4:	40021c00 	.word	0x40021c00
 80040e8:	40022000 	.word	0x40022000
 80040ec:	40022400 	.word	0x40022400
 80040f0:	40013c00 	.word	0x40013c00

080040f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	460b      	mov	r3, r1
 80040fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	691a      	ldr	r2, [r3, #16]
 8004104:	887b      	ldrh	r3, [r7, #2]
 8004106:	4013      	ands	r3, r2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d002      	beq.n	8004112 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800410c:	2301      	movs	r3, #1
 800410e:	73fb      	strb	r3, [r7, #15]
 8004110:	e001      	b.n	8004116 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004112:	2300      	movs	r3, #0
 8004114:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004116:	7bfb      	ldrb	r3, [r7, #15]
}
 8004118:	4618      	mov	r0, r3
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	460b      	mov	r3, r1
 800412e:	807b      	strh	r3, [r7, #2]
 8004130:	4613      	mov	r3, r2
 8004132:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004134:	787b      	ldrb	r3, [r7, #1]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800413a:	887a      	ldrh	r2, [r7, #2]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004140:	e003      	b.n	800414a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004142:	887b      	ldrh	r3, [r7, #2]
 8004144:	041a      	lsls	r2, r3, #16
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	619a      	str	r2, [r3, #24]
}
 800414a:	bf00      	nop
 800414c:	370c      	adds	r7, #12
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
	...

08004158 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	4603      	mov	r3, r0
 8004160:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004162:	4b08      	ldr	r3, [pc, #32]	; (8004184 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004164:	695a      	ldr	r2, [r3, #20]
 8004166:	88fb      	ldrh	r3, [r7, #6]
 8004168:	4013      	ands	r3, r2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d006      	beq.n	800417c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800416e:	4a05      	ldr	r2, [pc, #20]	; (8004184 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004170:	88fb      	ldrh	r3, [r7, #6]
 8004172:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004174:	88fb      	ldrh	r3, [r7, #6]
 8004176:	4618      	mov	r0, r3
 8004178:	f7fd fe80 	bl	8001e7c <HAL_GPIO_EXTI_Callback>
  }
}
 800417c:	bf00      	nop
 800417e:	3708      	adds	r7, #8
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40013c00 	.word	0x40013c00

08004188 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e07f      	b.n	800429a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d106      	bne.n	80041b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f7fd fb54 	bl	800185c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2224      	movs	r2, #36	; 0x24
 80041b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f022 0201 	bic.w	r2, r2, #1
 80041ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d107      	bne.n	8004202 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	689a      	ldr	r2, [r3, #8]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041fe:	609a      	str	r2, [r3, #8]
 8004200:	e006      	b.n	8004210 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689a      	ldr	r2, [r3, #8]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800420e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	2b02      	cmp	r3, #2
 8004216:	d104      	bne.n	8004222 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004220:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	6859      	ldr	r1, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	4b1d      	ldr	r3, [pc, #116]	; (80042a4 <HAL_I2C_Init+0x11c>)
 800422e:	430b      	orrs	r3, r1
 8004230:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68da      	ldr	r2, [r3, #12]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004240:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	691a      	ldr	r2, [r3, #16]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	ea42 0103 	orr.w	r1, r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	021a      	lsls	r2, r3, #8
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	430a      	orrs	r2, r1
 800425a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	69d9      	ldr	r1, [r3, #28]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1a      	ldr	r2, [r3, #32]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0201 	orr.w	r2, r2, #1
 800427a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2220      	movs	r2, #32
 8004286:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	02008000 	.word	0x02008000

080042a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b088      	sub	sp, #32
 80042ac:	af02      	add	r7, sp, #8
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	607a      	str	r2, [r7, #4]
 80042b2:	461a      	mov	r2, r3
 80042b4:	460b      	mov	r3, r1
 80042b6:	817b      	strh	r3, [r7, #10]
 80042b8:	4613      	mov	r3, r2
 80042ba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b20      	cmp	r3, #32
 80042c6:	f040 80da 	bne.w	800447e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d101      	bne.n	80042d8 <HAL_I2C_Master_Transmit+0x30>
 80042d4:	2302      	movs	r3, #2
 80042d6:	e0d3      	b.n	8004480 <HAL_I2C_Master_Transmit+0x1d8>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042e0:	f7fe fdc0 	bl	8002e64 <HAL_GetTick>
 80042e4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	9300      	str	r3, [sp, #0]
 80042ea:	2319      	movs	r3, #25
 80042ec:	2201      	movs	r2, #1
 80042ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 f9e6 	bl	80046c4 <I2C_WaitOnFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e0be      	b.n	8004480 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2221      	movs	r2, #33	; 0x21
 8004306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2210      	movs	r2, #16
 800430e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	893a      	ldrh	r2, [r7, #8]
 8004322:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800432e:	b29b      	uxth	r3, r3
 8004330:	2bff      	cmp	r3, #255	; 0xff
 8004332:	d90e      	bls.n	8004352 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	22ff      	movs	r2, #255	; 0xff
 8004338:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800433e:	b2da      	uxtb	r2, r3
 8004340:	8979      	ldrh	r1, [r7, #10]
 8004342:	4b51      	ldr	r3, [pc, #324]	; (8004488 <HAL_I2C_Master_Transmit+0x1e0>)
 8004344:	9300      	str	r3, [sp, #0]
 8004346:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 fb48 	bl	80049e0 <I2C_TransferConfig>
 8004350:	e06c      	b.n	800442c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004356:	b29a      	uxth	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004360:	b2da      	uxtb	r2, r3
 8004362:	8979      	ldrh	r1, [r7, #10]
 8004364:	4b48      	ldr	r3, [pc, #288]	; (8004488 <HAL_I2C_Master_Transmit+0x1e0>)
 8004366:	9300      	str	r3, [sp, #0]
 8004368:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800436c:	68f8      	ldr	r0, [r7, #12]
 800436e:	f000 fb37 	bl	80049e0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8004372:	e05b      	b.n	800442c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004374:	697a      	ldr	r2, [r7, #20]
 8004376:	6a39      	ldr	r1, [r7, #32]
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	f000 f9e3 	bl	8004744 <I2C_WaitOnTXISFlagUntilTimeout>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e07b      	b.n	8004480 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438c:	781a      	ldrb	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	3b01      	subs	r3, #1
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043b0:	3b01      	subs	r3, #1
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043bc:	b29b      	uxth	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d034      	beq.n	800442c <HAL_I2C_Master_Transmit+0x184>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d130      	bne.n	800442c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	2200      	movs	r2, #0
 80043d2:	2180      	movs	r1, #128	; 0x80
 80043d4:	68f8      	ldr	r0, [r7, #12]
 80043d6:	f000 f975 	bl	80046c4 <I2C_WaitOnFlagUntilTimeout>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d001      	beq.n	80043e4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e04d      	b.n	8004480 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2bff      	cmp	r3, #255	; 0xff
 80043ec:	d90e      	bls.n	800440c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	22ff      	movs	r2, #255	; 0xff
 80043f2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f8:	b2da      	uxtb	r2, r3
 80043fa:	8979      	ldrh	r1, [r7, #10]
 80043fc:	2300      	movs	r3, #0
 80043fe:	9300      	str	r3, [sp, #0]
 8004400:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f000 faeb 	bl	80049e0 <I2C_TransferConfig>
 800440a:	e00f      	b.n	800442c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004410:	b29a      	uxth	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800441a:	b2da      	uxtb	r2, r3
 800441c:	8979      	ldrh	r1, [r7, #10]
 800441e:	2300      	movs	r3, #0
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004426:	68f8      	ldr	r0, [r7, #12]
 8004428:	f000 fada 	bl	80049e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004430:	b29b      	uxth	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d19e      	bne.n	8004374 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	6a39      	ldr	r1, [r7, #32]
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f000 f9c2 	bl	80047c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e01a      	b.n	8004480 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2220      	movs	r2, #32
 8004450:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	6859      	ldr	r1, [r3, #4]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	4b0b      	ldr	r3, [pc, #44]	; (800448c <HAL_I2C_Master_Transmit+0x1e4>)
 800445e:	400b      	ands	r3, r1
 8004460:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2220      	movs	r2, #32
 8004466:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800447a:	2300      	movs	r3, #0
 800447c:	e000      	b.n	8004480 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800447e:	2302      	movs	r3, #2
  }
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	80002000 	.word	0x80002000
 800448c:	fe00e800 	.word	0xfe00e800

08004490 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b088      	sub	sp, #32
 8004494:	af02      	add	r7, sp, #8
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	607a      	str	r2, [r7, #4]
 800449a:	461a      	mov	r2, r3
 800449c:	460b      	mov	r3, r1
 800449e:	817b      	strh	r3, [r7, #10]
 80044a0:	4613      	mov	r3, r2
 80044a2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b20      	cmp	r3, #32
 80044ae:	f040 80db 	bne.w	8004668 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_I2C_Master_Receive+0x30>
 80044bc:	2302      	movs	r3, #2
 80044be:	e0d4      	b.n	800466a <HAL_I2C_Master_Receive+0x1da>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044c8:	f7fe fccc 	bl	8002e64 <HAL_GetTick>
 80044cc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	9300      	str	r3, [sp, #0]
 80044d2:	2319      	movs	r3, #25
 80044d4:	2201      	movs	r2, #1
 80044d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80044da:	68f8      	ldr	r0, [r7, #12]
 80044dc:	f000 f8f2 	bl	80046c4 <I2C_WaitOnFlagUntilTimeout>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d001      	beq.n	80044ea <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e0bf      	b.n	800466a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2222      	movs	r2, #34	; 0x22
 80044ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2210      	movs	r2, #16
 80044f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	893a      	ldrh	r2, [r7, #8]
 800450a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004516:	b29b      	uxth	r3, r3
 8004518:	2bff      	cmp	r3, #255	; 0xff
 800451a:	d90e      	bls.n	800453a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	22ff      	movs	r2, #255	; 0xff
 8004520:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004526:	b2da      	uxtb	r2, r3
 8004528:	8979      	ldrh	r1, [r7, #10]
 800452a:	4b52      	ldr	r3, [pc, #328]	; (8004674 <HAL_I2C_Master_Receive+0x1e4>)
 800452c:	9300      	str	r3, [sp, #0]
 800452e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f000 fa54 	bl	80049e0 <I2C_TransferConfig>
 8004538:	e06d      	b.n	8004616 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004548:	b2da      	uxtb	r2, r3
 800454a:	8979      	ldrh	r1, [r7, #10]
 800454c:	4b49      	ldr	r3, [pc, #292]	; (8004674 <HAL_I2C_Master_Receive+0x1e4>)
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f000 fa43 	bl	80049e0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800455a:	e05c      	b.n	8004616 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800455c:	697a      	ldr	r2, [r7, #20]
 800455e:	6a39      	ldr	r1, [r7, #32]
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f000 f96b 	bl	800483c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d001      	beq.n	8004570 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e07c      	b.n	800466a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457a:	b2d2      	uxtb	r2, r2
 800457c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004582:	1c5a      	adds	r2, r3, #1
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004598:	b29b      	uxth	r3, r3
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d034      	beq.n	8004616 <HAL_I2C_Master_Receive+0x186>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d130      	bne.n	8004616 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	6a3b      	ldr	r3, [r7, #32]
 80045ba:	2200      	movs	r2, #0
 80045bc:	2180      	movs	r1, #128	; 0x80
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 f880 	bl	80046c4 <I2C_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e04d      	b.n	800466a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	2bff      	cmp	r3, #255	; 0xff
 80045d6:	d90e      	bls.n	80045f6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	22ff      	movs	r2, #255	; 0xff
 80045dc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	8979      	ldrh	r1, [r7, #10]
 80045e6:	2300      	movs	r3, #0
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 f9f6 	bl	80049e0 <I2C_TransferConfig>
 80045f4:	e00f      	b.n	8004616 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004604:	b2da      	uxtb	r2, r3
 8004606:	8979      	ldrh	r1, [r7, #10]
 8004608:	2300      	movs	r3, #0
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 f9e5 	bl	80049e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800461a:	b29b      	uxth	r3, r3
 800461c:	2b00      	cmp	r3, #0
 800461e:	d19d      	bne.n	800455c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	6a39      	ldr	r1, [r7, #32]
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f000 f8cd 	bl	80047c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e01a      	b.n	800466a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2220      	movs	r2, #32
 800463a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6859      	ldr	r1, [r3, #4]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	4b0c      	ldr	r3, [pc, #48]	; (8004678 <HAL_I2C_Master_Receive+0x1e8>)
 8004648:	400b      	ands	r3, r1
 800464a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2220      	movs	r2, #32
 8004650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004664:	2300      	movs	r3, #0
 8004666:	e000      	b.n	800466a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004668:	2302      	movs	r3, #2
  }
}
 800466a:	4618      	mov	r0, r3
 800466c:	3718      	adds	r7, #24
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	80002400 	.word	0x80002400
 8004678:	fe00e800 	.word	0xfe00e800

0800467c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b02      	cmp	r3, #2
 8004690:	d103      	bne.n	800469a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2200      	movs	r2, #0
 8004698:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	f003 0301 	and.w	r3, r3, #1
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d007      	beq.n	80046b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	699a      	ldr	r2, [r3, #24]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0201 	orr.w	r2, r2, #1
 80046b6:	619a      	str	r2, [r3, #24]
  }
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	603b      	str	r3, [r7, #0]
 80046d0:	4613      	mov	r3, r2
 80046d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046d4:	e022      	b.n	800471c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046dc:	d01e      	beq.n	800471c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046de:	f7fe fbc1 	bl	8002e64 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d302      	bcc.n	80046f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d113      	bne.n	800471c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f8:	f043 0220 	orr.w	r2, r3, #32
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2220      	movs	r2, #32
 8004704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e00f      	b.n	800473c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699a      	ldr	r2, [r3, #24]
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	4013      	ands	r3, r2
 8004726:	68ba      	ldr	r2, [r7, #8]
 8004728:	429a      	cmp	r2, r3
 800472a:	bf0c      	ite	eq
 800472c:	2301      	moveq	r3, #1
 800472e:	2300      	movne	r3, #0
 8004730:	b2db      	uxtb	r3, r3
 8004732:	461a      	mov	r2, r3
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	429a      	cmp	r2, r3
 8004738:	d0cd      	beq.n	80046d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004750:	e02c      	b.n	80047ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	68b9      	ldr	r1, [r7, #8]
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f000 f8dc 	bl	8004914 <I2C_IsAcknowledgeFailed>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d001      	beq.n	8004766 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e02a      	b.n	80047bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800476c:	d01e      	beq.n	80047ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800476e:	f7fe fb79 	bl	8002e64 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	429a      	cmp	r2, r3
 800477c:	d302      	bcc.n	8004784 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d113      	bne.n	80047ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004788:	f043 0220 	orr.w	r2, r3, #32
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e007      	b.n	80047bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d1cb      	bne.n	8004752 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047d0:	e028      	b.n	8004824 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	68b9      	ldr	r1, [r7, #8]
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 f89c 	bl	8004914 <I2C_IsAcknowledgeFailed>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d001      	beq.n	80047e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e026      	b.n	8004834 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047e6:	f7fe fb3d 	bl	8002e64 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d302      	bcc.n	80047fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d113      	bne.n	8004824 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004800:	f043 0220 	orr.w	r2, r3, #32
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e007      	b.n	8004834 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	f003 0320 	and.w	r3, r3, #32
 800482e:	2b20      	cmp	r3, #32
 8004830:	d1cf      	bne.n	80047d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004848:	e055      	b.n	80048f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	68b9      	ldr	r1, [r7, #8]
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f000 f860 	bl	8004914 <I2C_IsAcknowledgeFailed>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d001      	beq.n	800485e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e053      	b.n	8004906 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	f003 0320 	and.w	r3, r3, #32
 8004868:	2b20      	cmp	r3, #32
 800486a:	d129      	bne.n	80048c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	f003 0304 	and.w	r3, r3, #4
 8004876:	2b04      	cmp	r3, #4
 8004878:	d105      	bne.n	8004886 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8004882:	2300      	movs	r3, #0
 8004884:	e03f      	b.n	8004906 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2220      	movs	r2, #32
 800488c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6859      	ldr	r1, [r3, #4]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	4b1d      	ldr	r3, [pc, #116]	; (8004910 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800489a:	400b      	ands	r3, r1
 800489c:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2200      	movs	r2, #0
 80048a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e022      	b.n	8004906 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048c0:	f7fe fad0 	bl	8002e64 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	68ba      	ldr	r2, [r7, #8]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d302      	bcc.n	80048d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10f      	bne.n	80048f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048da:	f043 0220 	orr.w	r2, r3, #32
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2220      	movs	r2, #32
 80048e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e007      	b.n	8004906 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	2b04      	cmp	r3, #4
 8004902:	d1a2      	bne.n	800484a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	fe00e800 	.word	0xfe00e800

08004914 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	f003 0310 	and.w	r3, r3, #16
 800492a:	2b10      	cmp	r3, #16
 800492c:	d151      	bne.n	80049d2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800492e:	e022      	b.n	8004976 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004936:	d01e      	beq.n	8004976 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004938:	f7fe fa94 	bl	8002e64 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	429a      	cmp	r2, r3
 8004946:	d302      	bcc.n	800494e <I2C_IsAcknowledgeFailed+0x3a>
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d113      	bne.n	8004976 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004952:	f043 0220 	orr.w	r2, r3, #32
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2220      	movs	r2, #32
 800495e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e02e      	b.n	80049d4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	f003 0320 	and.w	r3, r3, #32
 8004980:	2b20      	cmp	r3, #32
 8004982:	d1d5      	bne.n	8004930 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2210      	movs	r2, #16
 800498a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2220      	movs	r2, #32
 8004992:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f7ff fe71 	bl	800467c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6859      	ldr	r1, [r3, #4]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	4b0d      	ldr	r3, [pc, #52]	; (80049dc <I2C_IsAcknowledgeFailed+0xc8>)
 80049a6:	400b      	ands	r3, r1
 80049a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ae:	f043 0204 	orr.w	r2, r3, #4
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e000      	b.n	80049d4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3710      	adds	r7, #16
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	fe00e800 	.word	0xfe00e800

080049e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b085      	sub	sp, #20
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	607b      	str	r3, [r7, #4]
 80049ea:	460b      	mov	r3, r1
 80049ec:	817b      	strh	r3, [r7, #10]
 80049ee:	4613      	mov	r3, r2
 80049f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685a      	ldr	r2, [r3, #4]
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	0d5b      	lsrs	r3, r3, #21
 80049fc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004a00:	4b0d      	ldr	r3, [pc, #52]	; (8004a38 <I2C_TransferConfig+0x58>)
 8004a02:	430b      	orrs	r3, r1
 8004a04:	43db      	mvns	r3, r3
 8004a06:	ea02 0103 	and.w	r1, r2, r3
 8004a0a:	897b      	ldrh	r3, [r7, #10]
 8004a0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004a10:	7a7b      	ldrb	r3, [r7, #9]
 8004a12:	041b      	lsls	r3, r3, #16
 8004a14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	431a      	orrs	r2, r3
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	431a      	orrs	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004a2a:	bf00      	nop
 8004a2c:	3714      	adds	r7, #20
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	03ff63ff 	.word	0x03ff63ff

08004a3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b20      	cmp	r3, #32
 8004a50:	d138      	bne.n	8004ac4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d101      	bne.n	8004a60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a5c:	2302      	movs	r3, #2
 8004a5e:	e032      	b.n	8004ac6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2224      	movs	r2, #36	; 0x24
 8004a6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 0201 	bic.w	r2, r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6819      	ldr	r1, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f042 0201 	orr.w	r2, r2, #1
 8004aae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	e000      	b.n	8004ac6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004ac4:	2302      	movs	r3, #2
  }
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	370c      	adds	r7, #12
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr

08004ad2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b085      	sub	sp, #20
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
 8004ada:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	2b20      	cmp	r3, #32
 8004ae6:	d139      	bne.n	8004b5c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d101      	bne.n	8004af6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004af2:	2302      	movs	r3, #2
 8004af4:	e033      	b.n	8004b5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2224      	movs	r2, #36	; 0x24
 8004b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 0201 	bic.w	r2, r2, #1
 8004b14:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004b24:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	021b      	lsls	r3, r3, #8
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f042 0201 	orr.w	r2, r2, #1
 8004b46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	e000      	b.n	8004b5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004b5c:	2302      	movs	r3, #2
  }
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3714      	adds	r7, #20
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
	...

08004b6c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b70:	4b05      	ldr	r3, [pc, #20]	; (8004b88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a04      	ldr	r2, [pc, #16]	; (8004b88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b7a:	6013      	str	r3, [r2, #0]
}
 8004b7c:	bf00      	nop
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40007000 	.word	0x40007000

08004b8c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b082      	sub	sp, #8
 8004b90:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004b92:	2300      	movs	r3, #0
 8004b94:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004b96:	4b23      	ldr	r3, [pc, #140]	; (8004c24 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9a:	4a22      	ldr	r2, [pc, #136]	; (8004c24 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ba0:	6413      	str	r3, [r2, #64]	; 0x40
 8004ba2:	4b20      	ldr	r3, [pc, #128]	; (8004c24 <HAL_PWREx_EnableOverDrive+0x98>)
 8004ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004baa:	603b      	str	r3, [r7, #0]
 8004bac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004bae:	4b1e      	ldr	r3, [pc, #120]	; (8004c28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a1d      	ldr	r2, [pc, #116]	; (8004c28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bb8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bba:	f7fe f953 	bl	8002e64 <HAL_GetTick>
 8004bbe:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004bc0:	e009      	b.n	8004bd6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004bc2:	f7fe f94f 	bl	8002e64 <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bd0:	d901      	bls.n	8004bd6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e022      	b.n	8004c1c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004bd6:	4b14      	ldr	r3, [pc, #80]	; (8004c28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004be2:	d1ee      	bne.n	8004bc2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004be4:	4b10      	ldr	r3, [pc, #64]	; (8004c28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a0f      	ldr	r2, [pc, #60]	; (8004c28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bf0:	f7fe f938 	bl	8002e64 <HAL_GetTick>
 8004bf4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004bf6:	e009      	b.n	8004c0c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004bf8:	f7fe f934 	bl	8002e64 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c06:	d901      	bls.n	8004c0c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e007      	b.n	8004c1c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004c0c:	4b06      	ldr	r3, [pc, #24]	; (8004c28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c18:	d1ee      	bne.n	8004bf8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	40023800 	.word	0x40023800
 8004c28:	40007000 	.word	0x40007000

08004c2c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004c34:	2300      	movs	r3, #0
 8004c36:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e291      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f000 8087 	beq.w	8004d5e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c50:	4b96      	ldr	r3, [pc, #600]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f003 030c 	and.w	r3, r3, #12
 8004c58:	2b04      	cmp	r3, #4
 8004c5a:	d00c      	beq.n	8004c76 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c5c:	4b93      	ldr	r3, [pc, #588]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f003 030c 	and.w	r3, r3, #12
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	d112      	bne.n	8004c8e <HAL_RCC_OscConfig+0x62>
 8004c68:	4b90      	ldr	r3, [pc, #576]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c74:	d10b      	bne.n	8004c8e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c76:	4b8d      	ldr	r3, [pc, #564]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d06c      	beq.n	8004d5c <HAL_RCC_OscConfig+0x130>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d168      	bne.n	8004d5c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e26b      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c96:	d106      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x7a>
 8004c98:	4b84      	ldr	r3, [pc, #528]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a83      	ldr	r2, [pc, #524]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004c9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ca2:	6013      	str	r3, [r2, #0]
 8004ca4:	e02e      	b.n	8004d04 <HAL_RCC_OscConfig+0xd8>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10c      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x9c>
 8004cae:	4b7f      	ldr	r3, [pc, #508]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a7e      	ldr	r2, [pc, #504]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cb8:	6013      	str	r3, [r2, #0]
 8004cba:	4b7c      	ldr	r3, [pc, #496]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a7b      	ldr	r2, [pc, #492]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cc4:	6013      	str	r3, [r2, #0]
 8004cc6:	e01d      	b.n	8004d04 <HAL_RCC_OscConfig+0xd8>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cd0:	d10c      	bne.n	8004cec <HAL_RCC_OscConfig+0xc0>
 8004cd2:	4b76      	ldr	r3, [pc, #472]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a75      	ldr	r2, [pc, #468]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cdc:	6013      	str	r3, [r2, #0]
 8004cde:	4b73      	ldr	r3, [pc, #460]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a72      	ldr	r2, [pc, #456]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce8:	6013      	str	r3, [r2, #0]
 8004cea:	e00b      	b.n	8004d04 <HAL_RCC_OscConfig+0xd8>
 8004cec:	4b6f      	ldr	r3, [pc, #444]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a6e      	ldr	r2, [pc, #440]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cf6:	6013      	str	r3, [r2, #0]
 8004cf8:	4b6c      	ldr	r3, [pc, #432]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a6b      	ldr	r2, [pc, #428]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d013      	beq.n	8004d34 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d0c:	f7fe f8aa 	bl	8002e64 <HAL_GetTick>
 8004d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d12:	e008      	b.n	8004d26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d14:	f7fe f8a6 	bl	8002e64 <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	2b64      	cmp	r3, #100	; 0x64
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e21f      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d26:	4b61      	ldr	r3, [pc, #388]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d0f0      	beq.n	8004d14 <HAL_RCC_OscConfig+0xe8>
 8004d32:	e014      	b.n	8004d5e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d34:	f7fe f896 	bl	8002e64 <HAL_GetTick>
 8004d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d3a:	e008      	b.n	8004d4e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d3c:	f7fe f892 	bl	8002e64 <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	2b64      	cmp	r3, #100	; 0x64
 8004d48:	d901      	bls.n	8004d4e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e20b      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d4e:	4b57      	ldr	r3, [pc, #348]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1f0      	bne.n	8004d3c <HAL_RCC_OscConfig+0x110>
 8004d5a:	e000      	b.n	8004d5e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0302 	and.w	r3, r3, #2
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d069      	beq.n	8004e3e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d6a:	4b50      	ldr	r3, [pc, #320]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 030c 	and.w	r3, r3, #12
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00b      	beq.n	8004d8e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d76:	4b4d      	ldr	r3, [pc, #308]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f003 030c 	and.w	r3, r3, #12
 8004d7e:	2b08      	cmp	r3, #8
 8004d80:	d11c      	bne.n	8004dbc <HAL_RCC_OscConfig+0x190>
 8004d82:	4b4a      	ldr	r3, [pc, #296]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d116      	bne.n	8004dbc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d8e:	4b47      	ldr	r3, [pc, #284]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d005      	beq.n	8004da6 <HAL_RCC_OscConfig+0x17a>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d001      	beq.n	8004da6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e1df      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004da6:	4b41      	ldr	r3, [pc, #260]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	00db      	lsls	r3, r3, #3
 8004db4:	493d      	ldr	r1, [pc, #244]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dba:	e040      	b.n	8004e3e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d023      	beq.n	8004e0c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dc4:	4b39      	ldr	r3, [pc, #228]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a38      	ldr	r2, [pc, #224]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004dca:	f043 0301 	orr.w	r3, r3, #1
 8004dce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd0:	f7fe f848 	bl	8002e64 <HAL_GetTick>
 8004dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dd6:	e008      	b.n	8004dea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dd8:	f7fe f844 	bl	8002e64 <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e1bd      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dea:	4b30      	ldr	r3, [pc, #192]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d0f0      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df6:	4b2d      	ldr	r3, [pc, #180]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	00db      	lsls	r3, r3, #3
 8004e04:	4929      	ldr	r1, [pc, #164]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004e06:	4313      	orrs	r3, r2
 8004e08:	600b      	str	r3, [r1, #0]
 8004e0a:	e018      	b.n	8004e3e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e0c:	4b27      	ldr	r3, [pc, #156]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a26      	ldr	r2, [pc, #152]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004e12:	f023 0301 	bic.w	r3, r3, #1
 8004e16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e18:	f7fe f824 	bl	8002e64 <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e1e:	e008      	b.n	8004e32 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e20:	f7fe f820 	bl	8002e64 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d901      	bls.n	8004e32 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e199      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e32:	4b1e      	ldr	r3, [pc, #120]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1f0      	bne.n	8004e20 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0308 	and.w	r3, r3, #8
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d038      	beq.n	8004ebc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d019      	beq.n	8004e86 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e52:	4b16      	ldr	r3, [pc, #88]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004e54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e56:	4a15      	ldr	r2, [pc, #84]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004e58:	f043 0301 	orr.w	r3, r3, #1
 8004e5c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e5e:	f7fe f801 	bl	8002e64 <HAL_GetTick>
 8004e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e64:	e008      	b.n	8004e78 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e66:	f7fd fffd 	bl	8002e64 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d901      	bls.n	8004e78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e176      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e78:	4b0c      	ldr	r3, [pc, #48]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004e7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d0f0      	beq.n	8004e66 <HAL_RCC_OscConfig+0x23a>
 8004e84:	e01a      	b.n	8004ebc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e86:	4b09      	ldr	r3, [pc, #36]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004e88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e8a:	4a08      	ldr	r2, [pc, #32]	; (8004eac <HAL_RCC_OscConfig+0x280>)
 8004e8c:	f023 0301 	bic.w	r3, r3, #1
 8004e90:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e92:	f7fd ffe7 	bl	8002e64 <HAL_GetTick>
 8004e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e98:	e00a      	b.n	8004eb0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e9a:	f7fd ffe3 	bl	8002e64 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d903      	bls.n	8004eb0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e15c      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
 8004eac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eb0:	4b91      	ldr	r3, [pc, #580]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004eb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eb4:	f003 0302 	and.w	r3, r3, #2
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d1ee      	bne.n	8004e9a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0304 	and.w	r3, r3, #4
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f000 80a4 	beq.w	8005012 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004eca:	4b8b      	ldr	r3, [pc, #556]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d10d      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ed6:	4b88      	ldr	r3, [pc, #544]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eda:	4a87      	ldr	r2, [pc, #540]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8004ee2:	4b85      	ldr	r3, [pc, #532]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eea:	60bb      	str	r3, [r7, #8]
 8004eec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ef2:	4b82      	ldr	r3, [pc, #520]	; (80050fc <HAL_RCC_OscConfig+0x4d0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d118      	bne.n	8004f30 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004efe:	4b7f      	ldr	r3, [pc, #508]	; (80050fc <HAL_RCC_OscConfig+0x4d0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a7e      	ldr	r2, [pc, #504]	; (80050fc <HAL_RCC_OscConfig+0x4d0>)
 8004f04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f0a:	f7fd ffab 	bl	8002e64 <HAL_GetTick>
 8004f0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f10:	e008      	b.n	8004f24 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f12:	f7fd ffa7 	bl	8002e64 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	2b64      	cmp	r3, #100	; 0x64
 8004f1e:	d901      	bls.n	8004f24 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e120      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f24:	4b75      	ldr	r3, [pc, #468]	; (80050fc <HAL_RCC_OscConfig+0x4d0>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d0f0      	beq.n	8004f12 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d106      	bne.n	8004f46 <HAL_RCC_OscConfig+0x31a>
 8004f38:	4b6f      	ldr	r3, [pc, #444]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3c:	4a6e      	ldr	r2, [pc, #440]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f3e:	f043 0301 	orr.w	r3, r3, #1
 8004f42:	6713      	str	r3, [r2, #112]	; 0x70
 8004f44:	e02d      	b.n	8004fa2 <HAL_RCC_OscConfig+0x376>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10c      	bne.n	8004f68 <HAL_RCC_OscConfig+0x33c>
 8004f4e:	4b6a      	ldr	r3, [pc, #424]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f52:	4a69      	ldr	r2, [pc, #420]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f54:	f023 0301 	bic.w	r3, r3, #1
 8004f58:	6713      	str	r3, [r2, #112]	; 0x70
 8004f5a:	4b67      	ldr	r3, [pc, #412]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f5e:	4a66      	ldr	r2, [pc, #408]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f60:	f023 0304 	bic.w	r3, r3, #4
 8004f64:	6713      	str	r3, [r2, #112]	; 0x70
 8004f66:	e01c      	b.n	8004fa2 <HAL_RCC_OscConfig+0x376>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	2b05      	cmp	r3, #5
 8004f6e:	d10c      	bne.n	8004f8a <HAL_RCC_OscConfig+0x35e>
 8004f70:	4b61      	ldr	r3, [pc, #388]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f74:	4a60      	ldr	r2, [pc, #384]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f76:	f043 0304 	orr.w	r3, r3, #4
 8004f7a:	6713      	str	r3, [r2, #112]	; 0x70
 8004f7c:	4b5e      	ldr	r3, [pc, #376]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f80:	4a5d      	ldr	r2, [pc, #372]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f82:	f043 0301 	orr.w	r3, r3, #1
 8004f86:	6713      	str	r3, [r2, #112]	; 0x70
 8004f88:	e00b      	b.n	8004fa2 <HAL_RCC_OscConfig+0x376>
 8004f8a:	4b5b      	ldr	r3, [pc, #364]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f8e:	4a5a      	ldr	r2, [pc, #360]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f90:	f023 0301 	bic.w	r3, r3, #1
 8004f94:	6713      	str	r3, [r2, #112]	; 0x70
 8004f96:	4b58      	ldr	r3, [pc, #352]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9a:	4a57      	ldr	r2, [pc, #348]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004f9c:	f023 0304 	bic.w	r3, r3, #4
 8004fa0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d015      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004faa:	f7fd ff5b 	bl	8002e64 <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fb0:	e00a      	b.n	8004fc8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fb2:	f7fd ff57 	bl	8002e64 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d901      	bls.n	8004fc8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e0ce      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fc8:	4b4b      	ldr	r3, [pc, #300]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fcc:	f003 0302 	and.w	r3, r3, #2
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d0ee      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x386>
 8004fd4:	e014      	b.n	8005000 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fd6:	f7fd ff45 	bl	8002e64 <HAL_GetTick>
 8004fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fdc:	e00a      	b.n	8004ff4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fde:	f7fd ff41 	bl	8002e64 <HAL_GetTick>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d901      	bls.n	8004ff4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e0b8      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ff4:	4b40      	ldr	r3, [pc, #256]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8004ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ff8:	f003 0302 	and.w	r3, r3, #2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1ee      	bne.n	8004fde <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005000:	7dfb      	ldrb	r3, [r7, #23]
 8005002:	2b01      	cmp	r3, #1
 8005004:	d105      	bne.n	8005012 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005006:	4b3c      	ldr	r3, [pc, #240]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	4a3b      	ldr	r2, [pc, #236]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 800500c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005010:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	2b00      	cmp	r3, #0
 8005018:	f000 80a4 	beq.w	8005164 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800501c:	4b36      	ldr	r3, [pc, #216]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f003 030c 	and.w	r3, r3, #12
 8005024:	2b08      	cmp	r3, #8
 8005026:	d06b      	beq.n	8005100 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	2b02      	cmp	r3, #2
 800502e:	d149      	bne.n	80050c4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005030:	4b31      	ldr	r3, [pc, #196]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a30      	ldr	r2, [pc, #192]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8005036:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800503a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800503c:	f7fd ff12 	bl	8002e64 <HAL_GetTick>
 8005040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005042:	e008      	b.n	8005056 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005044:	f7fd ff0e 	bl	8002e64 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	2b02      	cmp	r3, #2
 8005050:	d901      	bls.n	8005056 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e087      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005056:	4b28      	ldr	r3, [pc, #160]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1f0      	bne.n	8005044 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69da      	ldr	r2, [r3, #28]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	431a      	orrs	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005070:	019b      	lsls	r3, r3, #6
 8005072:	431a      	orrs	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005078:	085b      	lsrs	r3, r3, #1
 800507a:	3b01      	subs	r3, #1
 800507c:	041b      	lsls	r3, r3, #16
 800507e:	431a      	orrs	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005084:	061b      	lsls	r3, r3, #24
 8005086:	4313      	orrs	r3, r2
 8005088:	4a1b      	ldr	r2, [pc, #108]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 800508a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800508e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005090:	4b19      	ldr	r3, [pc, #100]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a18      	ldr	r2, [pc, #96]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 8005096:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800509a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509c:	f7fd fee2 	bl	8002e64 <HAL_GetTick>
 80050a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050a2:	e008      	b.n	80050b6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a4:	f7fd fede 	bl	8002e64 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e057      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050b6:	4b10      	ldr	r3, [pc, #64]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d0f0      	beq.n	80050a4 <HAL_RCC_OscConfig+0x478>
 80050c2:	e04f      	b.n	8005164 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050c4:	4b0c      	ldr	r3, [pc, #48]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a0b      	ldr	r2, [pc, #44]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 80050ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d0:	f7fd fec8 	bl	8002e64 <HAL_GetTick>
 80050d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050d6:	e008      	b.n	80050ea <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050d8:	f7fd fec4 	bl	8002e64 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e03d      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ea:	4b03      	ldr	r3, [pc, #12]	; (80050f8 <HAL_RCC_OscConfig+0x4cc>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1f0      	bne.n	80050d8 <HAL_RCC_OscConfig+0x4ac>
 80050f6:	e035      	b.n	8005164 <HAL_RCC_OscConfig+0x538>
 80050f8:	40023800 	.word	0x40023800
 80050fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005100:	4b1b      	ldr	r3, [pc, #108]	; (8005170 <HAL_RCC_OscConfig+0x544>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d028      	beq.n	8005160 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005118:	429a      	cmp	r2, r3
 800511a:	d121      	bne.n	8005160 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005126:	429a      	cmp	r2, r3
 8005128:	d11a      	bne.n	8005160 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005130:	4013      	ands	r3, r2
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005136:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005138:	4293      	cmp	r3, r2
 800513a:	d111      	bne.n	8005160 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005146:	085b      	lsrs	r3, r3, #1
 8005148:	3b01      	subs	r3, #1
 800514a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800514c:	429a      	cmp	r2, r3
 800514e:	d107      	bne.n	8005160 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800515c:	429a      	cmp	r2, r3
 800515e:	d001      	beq.n	8005164 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e000      	b.n	8005166 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3718      	adds	r7, #24
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40023800 	.word	0x40023800

08005174 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800517e:	2300      	movs	r3, #0
 8005180:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d101      	bne.n	800518c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e0d0      	b.n	800532e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800518c:	4b6a      	ldr	r3, [pc, #424]	; (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 030f 	and.w	r3, r3, #15
 8005194:	683a      	ldr	r2, [r7, #0]
 8005196:	429a      	cmp	r2, r3
 8005198:	d910      	bls.n	80051bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800519a:	4b67      	ldr	r3, [pc, #412]	; (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f023 020f 	bic.w	r2, r3, #15
 80051a2:	4965      	ldr	r1, [pc, #404]	; (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051aa:	4b63      	ldr	r3, [pc, #396]	; (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 030f 	and.w	r3, r3, #15
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d001      	beq.n	80051bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e0b8      	b.n	800532e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d020      	beq.n	800520a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0304 	and.w	r3, r3, #4
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d005      	beq.n	80051e0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051d4:	4b59      	ldr	r3, [pc, #356]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	4a58      	ldr	r2, [pc, #352]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 80051da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80051de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0308 	and.w	r3, r3, #8
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d005      	beq.n	80051f8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051ec:	4b53      	ldr	r3, [pc, #332]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	4a52      	ldr	r2, [pc, #328]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 80051f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80051f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051f8:	4b50      	ldr	r3, [pc, #320]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	494d      	ldr	r1, [pc, #308]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005206:	4313      	orrs	r3, r2
 8005208:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0301 	and.w	r3, r3, #1
 8005212:	2b00      	cmp	r3, #0
 8005214:	d040      	beq.n	8005298 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d107      	bne.n	800522e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800521e:	4b47      	ldr	r3, [pc, #284]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d115      	bne.n	8005256 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e07f      	b.n	800532e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	2b02      	cmp	r3, #2
 8005234:	d107      	bne.n	8005246 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005236:	4b41      	ldr	r3, [pc, #260]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d109      	bne.n	8005256 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e073      	b.n	800532e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005246:	4b3d      	ldr	r3, [pc, #244]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e06b      	b.n	800532e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005256:	4b39      	ldr	r3, [pc, #228]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f023 0203 	bic.w	r2, r3, #3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	4936      	ldr	r1, [pc, #216]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005264:	4313      	orrs	r3, r2
 8005266:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005268:	f7fd fdfc 	bl	8002e64 <HAL_GetTick>
 800526c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800526e:	e00a      	b.n	8005286 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005270:	f7fd fdf8 	bl	8002e64 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	f241 3288 	movw	r2, #5000	; 0x1388
 800527e:	4293      	cmp	r3, r2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e053      	b.n	800532e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005286:	4b2d      	ldr	r3, [pc, #180]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 020c 	and.w	r2, r3, #12
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	429a      	cmp	r2, r3
 8005296:	d1eb      	bne.n	8005270 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005298:	4b27      	ldr	r3, [pc, #156]	; (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 030f 	and.w	r3, r3, #15
 80052a0:	683a      	ldr	r2, [r7, #0]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d210      	bcs.n	80052c8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052a6:	4b24      	ldr	r3, [pc, #144]	; (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f023 020f 	bic.w	r2, r3, #15
 80052ae:	4922      	ldr	r1, [pc, #136]	; (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052b6:	4b20      	ldr	r3, [pc, #128]	; (8005338 <HAL_RCC_ClockConfig+0x1c4>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 030f 	and.w	r3, r3, #15
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d001      	beq.n	80052c8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e032      	b.n	800532e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0304 	and.w	r3, r3, #4
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d008      	beq.n	80052e6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052d4:	4b19      	ldr	r3, [pc, #100]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	4916      	ldr	r1, [pc, #88]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 80052e2:	4313      	orrs	r3, r2
 80052e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0308 	and.w	r3, r3, #8
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d009      	beq.n	8005306 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80052f2:	4b12      	ldr	r3, [pc, #72]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	490e      	ldr	r1, [pc, #56]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 8005302:	4313      	orrs	r3, r2
 8005304:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005306:	f000 f821 	bl	800534c <HAL_RCC_GetSysClockFreq>
 800530a:	4601      	mov	r1, r0
 800530c:	4b0b      	ldr	r3, [pc, #44]	; (800533c <HAL_RCC_ClockConfig+0x1c8>)
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	091b      	lsrs	r3, r3, #4
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	4a0a      	ldr	r2, [pc, #40]	; (8005340 <HAL_RCC_ClockConfig+0x1cc>)
 8005318:	5cd3      	ldrb	r3, [r2, r3]
 800531a:	fa21 f303 	lsr.w	r3, r1, r3
 800531e:	4a09      	ldr	r2, [pc, #36]	; (8005344 <HAL_RCC_ClockConfig+0x1d0>)
 8005320:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005322:	4b09      	ldr	r3, [pc, #36]	; (8005348 <HAL_RCC_ClockConfig+0x1d4>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4618      	mov	r0, r3
 8005328:	f7fd fd58 	bl	8002ddc <HAL_InitTick>

  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3710      	adds	r7, #16
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	40023c00 	.word	0x40023c00
 800533c:	40023800 	.word	0x40023800
 8005340:	0800c480 	.word	0x0800c480
 8005344:	20000040 	.word	0x20000040
 8005348:	20000044 	.word	0x20000044

0800534c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800534c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005352:	2300      	movs	r3, #0
 8005354:	607b      	str	r3, [r7, #4]
 8005356:	2300      	movs	r3, #0
 8005358:	60fb      	str	r3, [r7, #12]
 800535a:	2300      	movs	r3, #0
 800535c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800535e:	2300      	movs	r3, #0
 8005360:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005362:	4b63      	ldr	r3, [pc, #396]	; (80054f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f003 030c 	and.w	r3, r3, #12
 800536a:	2b04      	cmp	r3, #4
 800536c:	d007      	beq.n	800537e <HAL_RCC_GetSysClockFreq+0x32>
 800536e:	2b08      	cmp	r3, #8
 8005370:	d008      	beq.n	8005384 <HAL_RCC_GetSysClockFreq+0x38>
 8005372:	2b00      	cmp	r3, #0
 8005374:	f040 80b4 	bne.w	80054e0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005378:	4b5e      	ldr	r3, [pc, #376]	; (80054f4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800537a:	60bb      	str	r3, [r7, #8]
      break;
 800537c:	e0b3      	b.n	80054e6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800537e:	4b5e      	ldr	r3, [pc, #376]	; (80054f8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005380:	60bb      	str	r3, [r7, #8]
      break;
 8005382:	e0b0      	b.n	80054e6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005384:	4b5a      	ldr	r3, [pc, #360]	; (80054f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800538c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800538e:	4b58      	ldr	r3, [pc, #352]	; (80054f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d04a      	beq.n	8005430 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800539a:	4b55      	ldr	r3, [pc, #340]	; (80054f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	099b      	lsrs	r3, r3, #6
 80053a0:	f04f 0400 	mov.w	r4, #0
 80053a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80053a8:	f04f 0200 	mov.w	r2, #0
 80053ac:	ea03 0501 	and.w	r5, r3, r1
 80053b0:	ea04 0602 	and.w	r6, r4, r2
 80053b4:	4629      	mov	r1, r5
 80053b6:	4632      	mov	r2, r6
 80053b8:	f04f 0300 	mov.w	r3, #0
 80053bc:	f04f 0400 	mov.w	r4, #0
 80053c0:	0154      	lsls	r4, r2, #5
 80053c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80053c6:	014b      	lsls	r3, r1, #5
 80053c8:	4619      	mov	r1, r3
 80053ca:	4622      	mov	r2, r4
 80053cc:	1b49      	subs	r1, r1, r5
 80053ce:	eb62 0206 	sbc.w	r2, r2, r6
 80053d2:	f04f 0300 	mov.w	r3, #0
 80053d6:	f04f 0400 	mov.w	r4, #0
 80053da:	0194      	lsls	r4, r2, #6
 80053dc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80053e0:	018b      	lsls	r3, r1, #6
 80053e2:	1a5b      	subs	r3, r3, r1
 80053e4:	eb64 0402 	sbc.w	r4, r4, r2
 80053e8:	f04f 0100 	mov.w	r1, #0
 80053ec:	f04f 0200 	mov.w	r2, #0
 80053f0:	00e2      	lsls	r2, r4, #3
 80053f2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80053f6:	00d9      	lsls	r1, r3, #3
 80053f8:	460b      	mov	r3, r1
 80053fa:	4614      	mov	r4, r2
 80053fc:	195b      	adds	r3, r3, r5
 80053fe:	eb44 0406 	adc.w	r4, r4, r6
 8005402:	f04f 0100 	mov.w	r1, #0
 8005406:	f04f 0200 	mov.w	r2, #0
 800540a:	0262      	lsls	r2, r4, #9
 800540c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005410:	0259      	lsls	r1, r3, #9
 8005412:	460b      	mov	r3, r1
 8005414:	4614      	mov	r4, r2
 8005416:	4618      	mov	r0, r3
 8005418:	4621      	mov	r1, r4
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f04f 0400 	mov.w	r4, #0
 8005420:	461a      	mov	r2, r3
 8005422:	4623      	mov	r3, r4
 8005424:	f7fb fc50 	bl	8000cc8 <__aeabi_uldivmod>
 8005428:	4603      	mov	r3, r0
 800542a:	460c      	mov	r4, r1
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	e049      	b.n	80054c4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005430:	4b2f      	ldr	r3, [pc, #188]	; (80054f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	099b      	lsrs	r3, r3, #6
 8005436:	f04f 0400 	mov.w	r4, #0
 800543a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800543e:	f04f 0200 	mov.w	r2, #0
 8005442:	ea03 0501 	and.w	r5, r3, r1
 8005446:	ea04 0602 	and.w	r6, r4, r2
 800544a:	4629      	mov	r1, r5
 800544c:	4632      	mov	r2, r6
 800544e:	f04f 0300 	mov.w	r3, #0
 8005452:	f04f 0400 	mov.w	r4, #0
 8005456:	0154      	lsls	r4, r2, #5
 8005458:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800545c:	014b      	lsls	r3, r1, #5
 800545e:	4619      	mov	r1, r3
 8005460:	4622      	mov	r2, r4
 8005462:	1b49      	subs	r1, r1, r5
 8005464:	eb62 0206 	sbc.w	r2, r2, r6
 8005468:	f04f 0300 	mov.w	r3, #0
 800546c:	f04f 0400 	mov.w	r4, #0
 8005470:	0194      	lsls	r4, r2, #6
 8005472:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005476:	018b      	lsls	r3, r1, #6
 8005478:	1a5b      	subs	r3, r3, r1
 800547a:	eb64 0402 	sbc.w	r4, r4, r2
 800547e:	f04f 0100 	mov.w	r1, #0
 8005482:	f04f 0200 	mov.w	r2, #0
 8005486:	00e2      	lsls	r2, r4, #3
 8005488:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800548c:	00d9      	lsls	r1, r3, #3
 800548e:	460b      	mov	r3, r1
 8005490:	4614      	mov	r4, r2
 8005492:	195b      	adds	r3, r3, r5
 8005494:	eb44 0406 	adc.w	r4, r4, r6
 8005498:	f04f 0100 	mov.w	r1, #0
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	02a2      	lsls	r2, r4, #10
 80054a2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80054a6:	0299      	lsls	r1, r3, #10
 80054a8:	460b      	mov	r3, r1
 80054aa:	4614      	mov	r4, r2
 80054ac:	4618      	mov	r0, r3
 80054ae:	4621      	mov	r1, r4
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f04f 0400 	mov.w	r4, #0
 80054b6:	461a      	mov	r2, r3
 80054b8:	4623      	mov	r3, r4
 80054ba:	f7fb fc05 	bl	8000cc8 <__aeabi_uldivmod>
 80054be:	4603      	mov	r3, r0
 80054c0:	460c      	mov	r4, r1
 80054c2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80054c4:	4b0a      	ldr	r3, [pc, #40]	; (80054f0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	0c1b      	lsrs	r3, r3, #16
 80054ca:	f003 0303 	and.w	r3, r3, #3
 80054ce:	3301      	adds	r3, #1
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054dc:	60bb      	str	r3, [r7, #8]
      break;
 80054de:	e002      	b.n	80054e6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80054e0:	4b04      	ldr	r3, [pc, #16]	; (80054f4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80054e2:	60bb      	str	r3, [r7, #8]
      break;
 80054e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054e6:	68bb      	ldr	r3, [r7, #8]
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3714      	adds	r7, #20
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054f0:	40023800 	.word	0x40023800
 80054f4:	00f42400 	.word	0x00f42400
 80054f8:	007a1200 	.word	0x007a1200

080054fc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054fc:	b480      	push	{r7}
 80054fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005500:	4b03      	ldr	r3, [pc, #12]	; (8005510 <HAL_RCC_GetHCLKFreq+0x14>)
 8005502:	681b      	ldr	r3, [r3, #0]
}
 8005504:	4618      	mov	r0, r3
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	20000040 	.word	0x20000040

08005514 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005518:	f7ff fff0 	bl	80054fc <HAL_RCC_GetHCLKFreq>
 800551c:	4601      	mov	r1, r0
 800551e:	4b05      	ldr	r3, [pc, #20]	; (8005534 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	0a9b      	lsrs	r3, r3, #10
 8005524:	f003 0307 	and.w	r3, r3, #7
 8005528:	4a03      	ldr	r2, [pc, #12]	; (8005538 <HAL_RCC_GetPCLK1Freq+0x24>)
 800552a:	5cd3      	ldrb	r3, [r2, r3]
 800552c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005530:	4618      	mov	r0, r3
 8005532:	bd80      	pop	{r7, pc}
 8005534:	40023800 	.word	0x40023800
 8005538:	0800c490 	.word	0x0800c490

0800553c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005540:	f7ff ffdc 	bl	80054fc <HAL_RCC_GetHCLKFreq>
 8005544:	4601      	mov	r1, r0
 8005546:	4b05      	ldr	r3, [pc, #20]	; (800555c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	0b5b      	lsrs	r3, r3, #13
 800554c:	f003 0307 	and.w	r3, r3, #7
 8005550:	4a03      	ldr	r2, [pc, #12]	; (8005560 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005552:	5cd3      	ldrb	r3, [r2, r3]
 8005554:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005558:	4618      	mov	r0, r3
 800555a:	bd80      	pop	{r7, pc}
 800555c:	40023800 	.word	0x40023800
 8005560:	0800c490 	.word	0x0800c490

08005564 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b088      	sub	sp, #32
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800556c:	2300      	movs	r3, #0
 800556e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005570:	2300      	movs	r3, #0
 8005572:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005574:	2300      	movs	r3, #0
 8005576:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005578:	2300      	movs	r3, #0
 800557a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800557c:	2300      	movs	r3, #0
 800557e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0301 	and.w	r3, r3, #1
 8005588:	2b00      	cmp	r3, #0
 800558a:	d012      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800558c:	4b69      	ldr	r3, [pc, #420]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	4a68      	ldr	r2, [pc, #416]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005592:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005596:	6093      	str	r3, [r2, #8]
 8005598:	4b66      	ldr	r3, [pc, #408]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800559a:	689a      	ldr	r2, [r3, #8]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055a0:	4964      	ldr	r1, [pc, #400]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d101      	bne.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80055ae:	2301      	movs	r3, #1
 80055b0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d017      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055be:	4b5d      	ldr	r3, [pc, #372]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055cc:	4959      	ldr	r1, [pc, #356]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055dc:	d101      	bne.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80055de:	2301      	movs	r3, #1
 80055e0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d101      	bne.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80055ea:	2301      	movs	r3, #1
 80055ec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d017      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80055fa:	4b4e      	ldr	r3, [pc, #312]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005600:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005608:	494a      	ldr	r1, [pc, #296]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800560a:	4313      	orrs	r3, r2
 800560c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005614:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005618:	d101      	bne.n	800561e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800561a:	2301      	movs	r3, #1
 800561c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005626:	2301      	movs	r3, #1
 8005628:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d001      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005636:	2301      	movs	r3, #1
 8005638:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0320 	and.w	r3, r3, #32
 8005642:	2b00      	cmp	r3, #0
 8005644:	f000 808b 	beq.w	800575e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005648:	4b3a      	ldr	r3, [pc, #232]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800564a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564c:	4a39      	ldr	r2, [pc, #228]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800564e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005652:	6413      	str	r3, [r2, #64]	; 0x40
 8005654:	4b37      	ldr	r3, [pc, #220]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005658:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800565c:	60bb      	str	r3, [r7, #8]
 800565e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005660:	4b35      	ldr	r3, [pc, #212]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a34      	ldr	r2, [pc, #208]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005666:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800566a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800566c:	f7fd fbfa 	bl	8002e64 <HAL_GetTick>
 8005670:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005672:	e008      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005674:	f7fd fbf6 	bl	8002e64 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b64      	cmp	r3, #100	; 0x64
 8005680:	d901      	bls.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e355      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005686:	4b2c      	ldr	r3, [pc, #176]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800568e:	2b00      	cmp	r3, #0
 8005690:	d0f0      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005692:	4b28      	ldr	r3, [pc, #160]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800569a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d035      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d02e      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056b0:	4b20      	ldr	r3, [pc, #128]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056b8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056ba:	4b1e      	ldr	r3, [pc, #120]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056be:	4a1d      	ldr	r2, [pc, #116]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056c4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056c6:	4b1b      	ldr	r3, [pc, #108]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ca:	4a1a      	ldr	r2, [pc, #104]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056d0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80056d2:	4a18      	ldr	r2, [pc, #96]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80056d8:	4b16      	ldr	r3, [pc, #88]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d114      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e4:	f7fd fbbe 	bl	8002e64 <HAL_GetTick>
 80056e8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ea:	e00a      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056ec:	f7fd fbba 	bl	8002e64 <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d901      	bls.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e317      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005702:	4b0c      	ldr	r3, [pc, #48]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d0ee      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005712:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005716:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800571a:	d111      	bne.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800571c:	4b05      	ldr	r3, [pc, #20]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005728:	4b04      	ldr	r3, [pc, #16]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800572a:	400b      	ands	r3, r1
 800572c:	4901      	ldr	r1, [pc, #4]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800572e:	4313      	orrs	r3, r2
 8005730:	608b      	str	r3, [r1, #8]
 8005732:	e00b      	b.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005734:	40023800 	.word	0x40023800
 8005738:	40007000 	.word	0x40007000
 800573c:	0ffffcff 	.word	0x0ffffcff
 8005740:	4bb0      	ldr	r3, [pc, #704]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	4aaf      	ldr	r2, [pc, #700]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005746:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800574a:	6093      	str	r3, [r2, #8]
 800574c:	4bad      	ldr	r3, [pc, #692]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800574e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005758:	49aa      	ldr	r1, [pc, #680]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800575a:	4313      	orrs	r3, r2
 800575c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0310 	and.w	r3, r3, #16
 8005766:	2b00      	cmp	r3, #0
 8005768:	d010      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800576a:	4ba6      	ldr	r3, [pc, #664]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800576c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005770:	4aa4      	ldr	r2, [pc, #656]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005772:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005776:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800577a:	4ba2      	ldr	r3, [pc, #648]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800577c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005784:	499f      	ldr	r1, [pc, #636]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005786:	4313      	orrs	r3, r2
 8005788:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00a      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005798:	4b9a      	ldr	r3, [pc, #616]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800579a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800579e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057a6:	4997      	ldr	r1, [pc, #604]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80057a8:	4313      	orrs	r3, r2
 80057aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00a      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057ba:	4b92      	ldr	r3, [pc, #584]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80057bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057c8:	498e      	ldr	r1, [pc, #568]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00a      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80057dc:	4b89      	ldr	r3, [pc, #548]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80057de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057e2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ea:	4986      	ldr	r1, [pc, #536]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80057ec:	4313      	orrs	r3, r2
 80057ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00a      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80057fe:	4b81      	ldr	r3, [pc, #516]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005804:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800580c:	497d      	ldr	r1, [pc, #500]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800580e:	4313      	orrs	r3, r2
 8005810:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00a      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005820:	4b78      	ldr	r3, [pc, #480]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005826:	f023 0203 	bic.w	r2, r3, #3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800582e:	4975      	ldr	r1, [pc, #468]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005830:	4313      	orrs	r3, r2
 8005832:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00a      	beq.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005842:	4b70      	ldr	r3, [pc, #448]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005844:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005848:	f023 020c 	bic.w	r2, r3, #12
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005850:	496c      	ldr	r1, [pc, #432]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005852:	4313      	orrs	r3, r2
 8005854:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00a      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005864:	4b67      	ldr	r3, [pc, #412]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800586a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005872:	4964      	ldr	r1, [pc, #400]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005874:	4313      	orrs	r3, r2
 8005876:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00a      	beq.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005886:	4b5f      	ldr	r3, [pc, #380]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800588c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005894:	495b      	ldr	r1, [pc, #364]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005896:	4313      	orrs	r3, r2
 8005898:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00a      	beq.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80058a8:	4b56      	ldr	r3, [pc, #344]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80058aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b6:	4953      	ldr	r1, [pc, #332]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80058b8:	4313      	orrs	r3, r2
 80058ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00a      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80058ca:	4b4e      	ldr	r3, [pc, #312]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80058cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058d0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058d8:	494a      	ldr	r1, [pc, #296]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00a      	beq.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80058ec:	4b45      	ldr	r3, [pc, #276]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80058ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058f2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058fa:	4942      	ldr	r1, [pc, #264]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80058fc:	4313      	orrs	r3, r2
 80058fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00a      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800590e:	4b3d      	ldr	r3, [pc, #244]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005914:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800591c:	4939      	ldr	r1, [pc, #228]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800591e:	4313      	orrs	r3, r2
 8005920:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00a      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005930:	4b34      	ldr	r3, [pc, #208]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005936:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800593e:	4931      	ldr	r1, [pc, #196]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005940:	4313      	orrs	r3, r2
 8005942:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d011      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005952:	4b2c      	ldr	r3, [pc, #176]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005954:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005958:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005960:	4928      	ldr	r1, [pc, #160]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005962:	4313      	orrs	r3, r2
 8005964:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800596c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005970:	d101      	bne.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005972:	2301      	movs	r3, #1
 8005974:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0308 	and.w	r3, r3, #8
 800597e:	2b00      	cmp	r3, #0
 8005980:	d001      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005982:	2301      	movs	r3, #1
 8005984:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00a      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005992:	4b1c      	ldr	r3, [pc, #112]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005994:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005998:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059a0:	4918      	ldr	r1, [pc, #96]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00b      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80059b4:	4b13      	ldr	r3, [pc, #76]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80059b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ba:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059c4:	490f      	ldr	r1, [pc, #60]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d005      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80059da:	f040 80d8 	bne.w	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80059de:	4b09      	ldr	r3, [pc, #36]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a08      	ldr	r2, [pc, #32]	; (8005a04 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80059e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80059e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059ea:	f7fd fa3b 	bl	8002e64 <HAL_GetTick>
 80059ee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059f0:	e00a      	b.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80059f2:	f7fd fa37 	bl	8002e64 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	2b64      	cmp	r3, #100	; 0x64
 80059fe:	d903      	bls.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e196      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8005a04:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a08:	4b6c      	ldr	r3, [pc, #432]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1ee      	bne.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d021      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x500>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d11d      	bne.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005a28:	4b64      	ldr	r3, [pc, #400]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005a2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a2e:	0c1b      	lsrs	r3, r3, #16
 8005a30:	f003 0303 	and.w	r3, r3, #3
 8005a34:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005a36:	4b61      	ldr	r3, [pc, #388]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005a38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a3c:	0e1b      	lsrs	r3, r3, #24
 8005a3e:	f003 030f 	and.w	r3, r3, #15
 8005a42:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	019a      	lsls	r2, r3, #6
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	041b      	lsls	r3, r3, #16
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	061b      	lsls	r3, r3, #24
 8005a54:	431a      	orrs	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	071b      	lsls	r3, r3, #28
 8005a5c:	4957      	ldr	r1, [pc, #348]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d004      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x516>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a78:	d00a      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d02e      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a8e:	d129      	bne.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005a90:	4b4a      	ldr	r3, [pc, #296]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a96:	0c1b      	lsrs	r3, r3, #16
 8005a98:	f003 0303 	and.w	r3, r3, #3
 8005a9c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a9e:	4b47      	ldr	r3, [pc, #284]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005aa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005aa4:	0f1b      	lsrs	r3, r3, #28
 8005aa6:	f003 0307 	and.w	r3, r3, #7
 8005aaa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	019a      	lsls	r2, r3, #6
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	041b      	lsls	r3, r3, #16
 8005ab6:	431a      	orrs	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	061b      	lsls	r3, r3, #24
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	071b      	lsls	r3, r3, #28
 8005ac4:	493d      	ldr	r1, [pc, #244]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005acc:	4b3b      	ldr	r3, [pc, #236]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005ace:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ad2:	f023 021f 	bic.w	r2, r3, #31
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ada:	3b01      	subs	r3, #1
 8005adc:	4937      	ldr	r1, [pc, #220]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d01d      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005af0:	4b32      	ldr	r3, [pc, #200]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005af2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005af6:	0e1b      	lsrs	r3, r3, #24
 8005af8:	f003 030f 	and.w	r3, r3, #15
 8005afc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005afe:	4b2f      	ldr	r3, [pc, #188]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b04:	0f1b      	lsrs	r3, r3, #28
 8005b06:	f003 0307 	and.w	r3, r3, #7
 8005b0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	019a      	lsls	r2, r3, #6
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	041b      	lsls	r3, r3, #16
 8005b18:	431a      	orrs	r2, r3
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	061b      	lsls	r3, r3, #24
 8005b1e:	431a      	orrs	r2, r3
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	071b      	lsls	r3, r3, #28
 8005b24:	4925      	ldr	r1, [pc, #148]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005b26:	4313      	orrs	r3, r2
 8005b28:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d011      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	019a      	lsls	r2, r3, #6
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	041b      	lsls	r3, r3, #16
 8005b44:	431a      	orrs	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	061b      	lsls	r3, r3, #24
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	071b      	lsls	r3, r3, #28
 8005b54:	4919      	ldr	r1, [pc, #100]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005b56:	4313      	orrs	r3, r2
 8005b58:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005b5c:	4b17      	ldr	r3, [pc, #92]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a16      	ldr	r2, [pc, #88]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005b62:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005b66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b68:	f7fd f97c 	bl	8002e64 <HAL_GetTick>
 8005b6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b6e:	e008      	b.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b70:	f7fd f978 	bl	8002e64 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	2b64      	cmp	r3, #100	; 0x64
 8005b7c:	d901      	bls.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e0d7      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b82:	4b0e      	ldr	r3, [pc, #56]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d0f0      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	f040 80cd 	bne.w	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005b96:	4b09      	ldr	r3, [pc, #36]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a08      	ldr	r2, [pc, #32]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005b9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ba0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ba2:	f7fd f95f 	bl	8002e64 <HAL_GetTick>
 8005ba6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ba8:	e00a      	b.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005baa:	f7fd f95b 	bl	8002e64 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b64      	cmp	r3, #100	; 0x64
 8005bb6:	d903      	bls.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e0ba      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8005bbc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005bc0:	4b5e      	ldr	r3, [pc, #376]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005bcc:	d0ed      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d009      	beq.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d02e      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d12a      	bne.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005bf6:	4b51      	ldr	r3, [pc, #324]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bfc:	0c1b      	lsrs	r3, r3, #16
 8005bfe:	f003 0303 	and.w	r3, r3, #3
 8005c02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005c04:	4b4d      	ldr	r3, [pc, #308]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c0a:	0f1b      	lsrs	r3, r3, #28
 8005c0c:	f003 0307 	and.w	r3, r3, #7
 8005c10:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	019a      	lsls	r2, r3, #6
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	041b      	lsls	r3, r3, #16
 8005c1c:	431a      	orrs	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	061b      	lsls	r3, r3, #24
 8005c24:	431a      	orrs	r2, r3
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	071b      	lsls	r3, r3, #28
 8005c2a:	4944      	ldr	r1, [pc, #272]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005c32:	4b42      	ldr	r3, [pc, #264]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c38:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c40:	3b01      	subs	r3, #1
 8005c42:	021b      	lsls	r3, r3, #8
 8005c44:	493d      	ldr	r1, [pc, #244]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d022      	beq.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c60:	d11d      	bne.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005c62:	4b36      	ldr	r3, [pc, #216]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c68:	0e1b      	lsrs	r3, r3, #24
 8005c6a:	f003 030f 	and.w	r3, r3, #15
 8005c6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005c70:	4b32      	ldr	r3, [pc, #200]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c76:	0f1b      	lsrs	r3, r3, #28
 8005c78:	f003 0307 	and.w	r3, r3, #7
 8005c7c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	019a      	lsls	r2, r3, #6
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a1b      	ldr	r3, [r3, #32]
 8005c88:	041b      	lsls	r3, r3, #16
 8005c8a:	431a      	orrs	r2, r3
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	061b      	lsls	r3, r3, #24
 8005c90:	431a      	orrs	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	071b      	lsls	r3, r3, #28
 8005c96:	4929      	ldr	r1, [pc, #164]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0308 	and.w	r3, r3, #8
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d028      	beq.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005caa:	4b24      	ldr	r3, [pc, #144]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cb0:	0e1b      	lsrs	r3, r3, #24
 8005cb2:	f003 030f 	and.w	r3, r3, #15
 8005cb6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005cb8:	4b20      	ldr	r3, [pc, #128]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cbe:	0c1b      	lsrs	r3, r3, #16
 8005cc0:	f003 0303 	and.w	r3, r3, #3
 8005cc4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	695b      	ldr	r3, [r3, #20]
 8005cca:	019a      	lsls	r2, r3, #6
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	041b      	lsls	r3, r3, #16
 8005cd0:	431a      	orrs	r2, r3
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	061b      	lsls	r3, r3, #24
 8005cd6:	431a      	orrs	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	69db      	ldr	r3, [r3, #28]
 8005cdc:	071b      	lsls	r3, r3, #28
 8005cde:	4917      	ldr	r1, [pc, #92]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005ce6:	4b15      	ldr	r3, [pc, #84]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf4:	4911      	ldr	r1, [pc, #68]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005cfc:	4b0f      	ldr	r3, [pc, #60]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a0e      	ldr	r2, [pc, #56]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005d02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d08:	f7fd f8ac 	bl	8002e64 <HAL_GetTick>
 8005d0c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005d0e:	e008      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005d10:	f7fd f8a8 	bl	8002e64 <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	2b64      	cmp	r3, #100	; 0x64
 8005d1c:	d901      	bls.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e007      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005d22:	4b06      	ldr	r3, [pc, #24]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d2e:	d1ef      	bne.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3720      	adds	r7, #32
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	40023800 	.word	0x40023800

08005d40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e084      	b.n	8005e5c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d106      	bne.n	8005d72 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f7fc fb23 	bl	80023b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2202      	movs	r2, #2
 8005d76:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d88:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d92:	d902      	bls.n	8005d9a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d94:	2300      	movs	r3, #0
 8005d96:	60fb      	str	r3, [r7, #12]
 8005d98:	e002      	b.n	8005da0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d9e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005da8:	d007      	beq.n	8005dba <HAL_SPI_Init+0x7a>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005db2:	d002      	beq.n	8005dba <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10b      	bne.n	8005dda <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005dca:	d903      	bls.n	8005dd4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	631a      	str	r2, [r3, #48]	; 0x30
 8005dd2:	e002      	b.n	8005dda <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	431a      	orrs	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	691b      	ldr	r3, [r3, #16]
 8005de8:	431a      	orrs	r2, r3
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	431a      	orrs	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005df8:	431a      	orrs	r2, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	69db      	ldr	r3, [r3, #28]
 8005dfe:	431a      	orrs	r2, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	ea42 0103 	orr.w	r1, r2, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	430a      	orrs	r2, r1
 8005e12:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	699b      	ldr	r3, [r3, #24]
 8005e18:	0c1b      	lsrs	r3, r3, #16
 8005e1a:	f003 0204 	and.w	r2, r3, #4
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e22:	431a      	orrs	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e28:	431a      	orrs	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	ea42 0103 	orr.w	r1, r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	69da      	ldr	r2, [r3, #28]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b082      	sub	sp, #8
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e01d      	b.n	8005eb2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d106      	bne.n	8005e90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7fc fdce 	bl	8002a2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2202      	movs	r2, #2
 8005e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	3304      	adds	r3, #4
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	4610      	mov	r0, r2
 8005ea4:	f000 fcb0 	bl	8006808 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3708      	adds	r7, #8
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
	...

08005ebc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689a      	ldr	r2, [r3, #8]
 8005ed2:	4b0e      	ldr	r3, [pc, #56]	; (8005f0c <HAL_TIM_Base_Start+0x50>)
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2b06      	cmp	r3, #6
 8005edc:	d00b      	beq.n	8005ef6 <HAL_TIM_Base_Start+0x3a>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ee4:	d007      	beq.n	8005ef6 <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f042 0201 	orr.w	r2, r2, #1
 8005ef4:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3714      	adds	r7, #20
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr
 8005f0c:	00010007 	.word	0x00010007

08005f10 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	6a1a      	ldr	r2, [r3, #32]
 8005f26:	f241 1311 	movw	r3, #4369	; 0x1111
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d10f      	bne.n	8005f50 <HAL_TIM_Base_Stop+0x40>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6a1a      	ldr	r2, [r3, #32]
 8005f36:	f240 4344 	movw	r3, #1092	; 0x444
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d107      	bne.n	8005f50 <HAL_TIM_Base_Stop+0x40>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f022 0201 	bic.w	r2, r2, #1
 8005f4e:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
	...

08005f68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68da      	ldr	r2, [r3, #12]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0201 	orr.w	r2, r2, #1
 8005f7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	689a      	ldr	r2, [r3, #8]
 8005f86:	4b0c      	ldr	r3, [pc, #48]	; (8005fb8 <HAL_TIM_Base_Start_IT+0x50>)
 8005f88:	4013      	ands	r3, r2
 8005f8a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2b06      	cmp	r3, #6
 8005f90:	d00b      	beq.n	8005faa <HAL_TIM_Base_Start_IT+0x42>
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f98:	d007      	beq.n	8005faa <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f042 0201 	orr.w	r2, r2, #1
 8005fa8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3714      	adds	r7, #20
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr
 8005fb8:	00010007 	.word	0x00010007

08005fbc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e01d      	b.n	800600a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d106      	bne.n	8005fe8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f815 	bl	8006012 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	3304      	adds	r3, #4
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	4610      	mov	r0, r2
 8005ffc:	f000 fc04 	bl	8006808 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3708      	adds	r7, #8
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006012:	b480      	push	{r7}
 8006014:	b083      	sub	sp, #12
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800601a:	bf00      	nop
 800601c:	370c      	adds	r7, #12
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr
	...

08006028 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2201      	movs	r2, #1
 8006038:	6839      	ldr	r1, [r7, #0]
 800603a:	4618      	mov	r0, r3
 800603c:	f000 ff7c 	bl	8006f38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a17      	ldr	r2, [pc, #92]	; (80060a4 <HAL_TIM_PWM_Start+0x7c>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d004      	beq.n	8006054 <HAL_TIM_PWM_Start+0x2c>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a16      	ldr	r2, [pc, #88]	; (80060a8 <HAL_TIM_PWM_Start+0x80>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d101      	bne.n	8006058 <HAL_TIM_PWM_Start+0x30>
 8006054:	2301      	movs	r3, #1
 8006056:	e000      	b.n	800605a <HAL_TIM_PWM_Start+0x32>
 8006058:	2300      	movs	r3, #0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d007      	beq.n	800606e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800606c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	689a      	ldr	r2, [r3, #8]
 8006074:	4b0d      	ldr	r3, [pc, #52]	; (80060ac <HAL_TIM_PWM_Start+0x84>)
 8006076:	4013      	ands	r3, r2
 8006078:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2b06      	cmp	r3, #6
 800607e:	d00b      	beq.n	8006098 <HAL_TIM_PWM_Start+0x70>
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006086:	d007      	beq.n	8006098 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f042 0201 	orr.w	r2, r2, #1
 8006096:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3710      	adds	r7, #16
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	40010000 	.word	0x40010000
 80060a8:	40010400 	.word	0x40010400
 80060ac:	00010007 	.word	0x00010007

080060b0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d101      	bne.n	80060c4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e07b      	b.n	80061bc <HAL_TIM_Encoder_Init+0x10c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d106      	bne.n	80060de <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f7fc fd2b 	bl	8002b34 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2202      	movs	r2, #2
 80060e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	6899      	ldr	r1, [r3, #8]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	4b34      	ldr	r3, [pc, #208]	; (80061c4 <HAL_TIM_Encoder_Init+0x114>)
 80060f2:	400b      	ands	r3, r1
 80060f4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	3304      	adds	r3, #4
 80060fe:	4619      	mov	r1, r3
 8006100:	4610      	mov	r0, r2
 8006102:	f000 fb81 	bl	8006808 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	6a1b      	ldr	r3, [r3, #32]
 800611c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	4313      	orrs	r3, r2
 8006126:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	4b27      	ldr	r3, [pc, #156]	; (80061c8 <HAL_TIM_Encoder_Init+0x118>)
 800612c:	4013      	ands	r3, r2
 800612e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	689a      	ldr	r2, [r3, #8]
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	4313      	orrs	r3, r2
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	4313      	orrs	r3, r2
 8006140:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	4b21      	ldr	r3, [pc, #132]	; (80061cc <HAL_TIM_Encoder_Init+0x11c>)
 8006146:	4013      	ands	r3, r2
 8006148:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800614a:	693a      	ldr	r2, [r7, #16]
 800614c:	4b20      	ldr	r3, [pc, #128]	; (80061d0 <HAL_TIM_Encoder_Init+0x120>)
 800614e:	4013      	ands	r3, r2
 8006150:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	68da      	ldr	r2, [r3, #12]
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	69db      	ldr	r3, [r3, #28]
 800615a:	021b      	lsls	r3, r3, #8
 800615c:	4313      	orrs	r3, r2
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4313      	orrs	r3, r2
 8006162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	011a      	lsls	r2, r3, #4
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	031b      	lsls	r3, r3, #12
 8006170:	4313      	orrs	r3, r2
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	4313      	orrs	r3, r2
 8006176:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800617e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006186:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	685a      	ldr	r2, [r3, #4]
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	695b      	ldr	r3, [r3, #20]
 8006190:	011b      	lsls	r3, r3, #4
 8006192:	4313      	orrs	r3, r2
 8006194:	68fa      	ldr	r2, [r7, #12]
 8006196:	4313      	orrs	r3, r2
 8006198:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061ba:	2300      	movs	r3, #0
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3718      	adds	r7, #24
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	fffebff8 	.word	0xfffebff8
 80061c8:	fffffcfc 	.word	0xfffffcfc
 80061cc:	fffff3f3 	.word	0xfffff3f3
 80061d0:	ffff0f0f 	.word	0xffff0f0f

080061d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	f003 0302 	and.w	r3, r3, #2
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d122      	bne.n	8006230 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d11b      	bne.n	8006230 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f06f 0202 	mvn.w	r2, #2
 8006200:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	f003 0303 	and.w	r3, r3, #3
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 fad8 	bl	80067cc <HAL_TIM_IC_CaptureCallback>
 800621c:	e005      	b.n	800622a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 faca 	bl	80067b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 fadb 	bl	80067e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	f003 0304 	and.w	r3, r3, #4
 800623a:	2b04      	cmp	r3, #4
 800623c:	d122      	bne.n	8006284 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	f003 0304 	and.w	r3, r3, #4
 8006248:	2b04      	cmp	r3, #4
 800624a:	d11b      	bne.n	8006284 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f06f 0204 	mvn.w	r2, #4
 8006254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2202      	movs	r2, #2
 800625a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 faae 	bl	80067cc <HAL_TIM_IC_CaptureCallback>
 8006270:	e005      	b.n	800627e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 faa0 	bl	80067b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 fab1 	bl	80067e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	f003 0308 	and.w	r3, r3, #8
 800628e:	2b08      	cmp	r3, #8
 8006290:	d122      	bne.n	80062d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	f003 0308 	and.w	r3, r3, #8
 800629c:	2b08      	cmp	r3, #8
 800629e:	d11b      	bne.n	80062d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f06f 0208 	mvn.w	r2, #8
 80062a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2204      	movs	r2, #4
 80062ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	69db      	ldr	r3, [r3, #28]
 80062b6:	f003 0303 	and.w	r3, r3, #3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d003      	beq.n	80062c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 fa84 	bl	80067cc <HAL_TIM_IC_CaptureCallback>
 80062c4:	e005      	b.n	80062d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 fa76 	bl	80067b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 fa87 	bl	80067e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	f003 0310 	and.w	r3, r3, #16
 80062e2:	2b10      	cmp	r3, #16
 80062e4:	d122      	bne.n	800632c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	f003 0310 	and.w	r3, r3, #16
 80062f0:	2b10      	cmp	r3, #16
 80062f2:	d11b      	bne.n	800632c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f06f 0210 	mvn.w	r2, #16
 80062fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2208      	movs	r2, #8
 8006302:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800630e:	2b00      	cmp	r3, #0
 8006310:	d003      	beq.n	800631a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 fa5a 	bl	80067cc <HAL_TIM_IC_CaptureCallback>
 8006318:	e005      	b.n	8006326 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 fa4c 	bl	80067b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 fa5d 	bl	80067e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	691b      	ldr	r3, [r3, #16]
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b01      	cmp	r3, #1
 8006338:	d10e      	bne.n	8006358 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	f003 0301 	and.w	r3, r3, #1
 8006344:	2b01      	cmp	r3, #1
 8006346:	d107      	bne.n	8006358 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f06f 0201 	mvn.w	r2, #1
 8006350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7fb fc54 	bl	8001c00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006362:	2b80      	cmp	r3, #128	; 0x80
 8006364:	d10e      	bne.n	8006384 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006370:	2b80      	cmp	r3, #128	; 0x80
 8006372:	d107      	bne.n	8006384 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800637c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fe98 	bl	80070b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800638e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006392:	d10e      	bne.n	80063b2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800639e:	2b80      	cmp	r3, #128	; 0x80
 80063a0:	d107      	bne.n	80063b2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80063aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 fe8b 	bl	80070c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	691b      	ldr	r3, [r3, #16]
 80063b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063bc:	2b40      	cmp	r3, #64	; 0x40
 80063be:	d10e      	bne.n	80063de <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ca:	2b40      	cmp	r3, #64	; 0x40
 80063cc:	d107      	bne.n	80063de <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80063d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 fa0b 	bl	80067f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	f003 0320 	and.w	r3, r3, #32
 80063e8:	2b20      	cmp	r3, #32
 80063ea:	d10e      	bne.n	800640a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	f003 0320 	and.w	r3, r3, #32
 80063f6:	2b20      	cmp	r3, #32
 80063f8:	d107      	bne.n	800640a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f06f 0220 	mvn.w	r2, #32
 8006402:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 fe4b 	bl	80070a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800640a:	bf00      	nop
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
	...

08006414 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006426:	2b01      	cmp	r3, #1
 8006428:	d101      	bne.n	800642e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800642a:	2302      	movs	r3, #2
 800642c:	e105      	b.n	800663a <HAL_TIM_PWM_ConfigChannel+0x226>
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2202      	movs	r2, #2
 800643a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b14      	cmp	r3, #20
 8006442:	f200 80f0 	bhi.w	8006626 <HAL_TIM_PWM_ConfigChannel+0x212>
 8006446:	a201      	add	r2, pc, #4	; (adr r2, 800644c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644c:	080064a1 	.word	0x080064a1
 8006450:	08006627 	.word	0x08006627
 8006454:	08006627 	.word	0x08006627
 8006458:	08006627 	.word	0x08006627
 800645c:	080064e1 	.word	0x080064e1
 8006460:	08006627 	.word	0x08006627
 8006464:	08006627 	.word	0x08006627
 8006468:	08006627 	.word	0x08006627
 800646c:	08006523 	.word	0x08006523
 8006470:	08006627 	.word	0x08006627
 8006474:	08006627 	.word	0x08006627
 8006478:	08006627 	.word	0x08006627
 800647c:	08006563 	.word	0x08006563
 8006480:	08006627 	.word	0x08006627
 8006484:	08006627 	.word	0x08006627
 8006488:	08006627 	.word	0x08006627
 800648c:	080065a5 	.word	0x080065a5
 8006490:	08006627 	.word	0x08006627
 8006494:	08006627 	.word	0x08006627
 8006498:	08006627 	.word	0x08006627
 800649c:	080065e5 	.word	0x080065e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68b9      	ldr	r1, [r7, #8]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 fa4e 	bl	8006948 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699a      	ldr	r2, [r3, #24]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f042 0208 	orr.w	r2, r2, #8
 80064ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	699a      	ldr	r2, [r3, #24]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f022 0204 	bic.w	r2, r2, #4
 80064ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6999      	ldr	r1, [r3, #24]
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	691a      	ldr	r2, [r3, #16]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	619a      	str	r2, [r3, #24]
      break;
 80064de:	e0a3      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68b9      	ldr	r1, [r7, #8]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 faa0 	bl	8006a2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699a      	ldr	r2, [r3, #24]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	699a      	ldr	r2, [r3, #24]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800650a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6999      	ldr	r1, [r3, #24]
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	021a      	lsls	r2, r3, #8
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	430a      	orrs	r2, r1
 800651e:	619a      	str	r2, [r3, #24]
      break;
 8006520:	e082      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68b9      	ldr	r1, [r7, #8]
 8006528:	4618      	mov	r0, r3
 800652a:	f000 faf7 	bl	8006b1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	69da      	ldr	r2, [r3, #28]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f042 0208 	orr.w	r2, r2, #8
 800653c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	69da      	ldr	r2, [r3, #28]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0204 	bic.w	r2, r2, #4
 800654c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	69d9      	ldr	r1, [r3, #28]
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	691a      	ldr	r2, [r3, #16]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	61da      	str	r2, [r3, #28]
      break;
 8006560:	e062      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68b9      	ldr	r1, [r7, #8]
 8006568:	4618      	mov	r0, r3
 800656a:	f000 fb4d 	bl	8006c08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	69da      	ldr	r2, [r3, #28]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800657c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	69da      	ldr	r2, [r3, #28]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800658c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	69d9      	ldr	r1, [r3, #28]
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	021a      	lsls	r2, r3, #8
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	61da      	str	r2, [r3, #28]
      break;
 80065a2:	e041      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68b9      	ldr	r1, [r7, #8]
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 fb84 	bl	8006cb8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0208 	orr.w	r2, r2, #8
 80065be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f022 0204 	bic.w	r2, r2, #4
 80065ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	691a      	ldr	r2, [r3, #16]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80065e2:	e021      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68b9      	ldr	r1, [r7, #8]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f000 fbb6 	bl	8006d5c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800660e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	021a      	lsls	r2, r3, #8
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006624:	e000      	b.n	8006628 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8006626:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop

08006644 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b084      	sub	sp, #16
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006654:	2b01      	cmp	r3, #1
 8006656:	d101      	bne.n	800665c <HAL_TIM_ConfigClockSource+0x18>
 8006658:	2302      	movs	r3, #2
 800665a:	e0a6      	b.n	80067aa <HAL_TIM_ConfigClockSource+0x166>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006674:	68fa      	ldr	r2, [r7, #12]
 8006676:	4b4f      	ldr	r3, [pc, #316]	; (80067b4 <HAL_TIM_ConfigClockSource+0x170>)
 8006678:	4013      	ands	r3, r2
 800667a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006682:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68fa      	ldr	r2, [r7, #12]
 800668a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2b40      	cmp	r3, #64	; 0x40
 8006692:	d067      	beq.n	8006764 <HAL_TIM_ConfigClockSource+0x120>
 8006694:	2b40      	cmp	r3, #64	; 0x40
 8006696:	d80b      	bhi.n	80066b0 <HAL_TIM_ConfigClockSource+0x6c>
 8006698:	2b10      	cmp	r3, #16
 800669a:	d073      	beq.n	8006784 <HAL_TIM_ConfigClockSource+0x140>
 800669c:	2b10      	cmp	r3, #16
 800669e:	d802      	bhi.n	80066a6 <HAL_TIM_ConfigClockSource+0x62>
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d06f      	beq.n	8006784 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80066a4:	e078      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80066a6:	2b20      	cmp	r3, #32
 80066a8:	d06c      	beq.n	8006784 <HAL_TIM_ConfigClockSource+0x140>
 80066aa:	2b30      	cmp	r3, #48	; 0x30
 80066ac:	d06a      	beq.n	8006784 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80066ae:	e073      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80066b0:	2b70      	cmp	r3, #112	; 0x70
 80066b2:	d00d      	beq.n	80066d0 <HAL_TIM_ConfigClockSource+0x8c>
 80066b4:	2b70      	cmp	r3, #112	; 0x70
 80066b6:	d804      	bhi.n	80066c2 <HAL_TIM_ConfigClockSource+0x7e>
 80066b8:	2b50      	cmp	r3, #80	; 0x50
 80066ba:	d033      	beq.n	8006724 <HAL_TIM_ConfigClockSource+0xe0>
 80066bc:	2b60      	cmp	r3, #96	; 0x60
 80066be:	d041      	beq.n	8006744 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80066c0:	e06a      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80066c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066c6:	d066      	beq.n	8006796 <HAL_TIM_ConfigClockSource+0x152>
 80066c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066cc:	d017      	beq.n	80066fe <HAL_TIM_ConfigClockSource+0xba>
      break;
 80066ce:	e063      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6818      	ldr	r0, [r3, #0]
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	6899      	ldr	r1, [r3, #8]
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	685a      	ldr	r2, [r3, #4]
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	f000 fc0a 	bl	8006ef8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80066f2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	609a      	str	r2, [r3, #8]
      break;
 80066fc:	e04c      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6818      	ldr	r0, [r3, #0]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	6899      	ldr	r1, [r3, #8]
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	685a      	ldr	r2, [r3, #4]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	f000 fbf3 	bl	8006ef8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	689a      	ldr	r2, [r3, #8]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006720:	609a      	str	r2, [r3, #8]
      break;
 8006722:	e039      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6818      	ldr	r0, [r3, #0]
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	6859      	ldr	r1, [r3, #4]
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	461a      	mov	r2, r3
 8006732:	f000 fb67 	bl	8006e04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	2150      	movs	r1, #80	; 0x50
 800673c:	4618      	mov	r0, r3
 800673e:	f000 fbc0 	bl	8006ec2 <TIM_ITRx_SetConfig>
      break;
 8006742:	e029      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6818      	ldr	r0, [r3, #0]
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	6859      	ldr	r1, [r3, #4]
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	461a      	mov	r2, r3
 8006752:	f000 fb86 	bl	8006e62 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2160      	movs	r1, #96	; 0x60
 800675c:	4618      	mov	r0, r3
 800675e:	f000 fbb0 	bl	8006ec2 <TIM_ITRx_SetConfig>
      break;
 8006762:	e019      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6818      	ldr	r0, [r3, #0]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	6859      	ldr	r1, [r3, #4]
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	461a      	mov	r2, r3
 8006772:	f000 fb47 	bl	8006e04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2140      	movs	r1, #64	; 0x40
 800677c:	4618      	mov	r0, r3
 800677e:	f000 fba0 	bl	8006ec2 <TIM_ITRx_SetConfig>
      break;
 8006782:	e009      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4619      	mov	r1, r3
 800678e:	4610      	mov	r0, r2
 8006790:	f000 fb97 	bl	8006ec2 <TIM_ITRx_SetConfig>
      break;
 8006794:	e000      	b.n	8006798 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006796:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067a8:	2300      	movs	r3, #0
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3710      	adds	r7, #16
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop
 80067b4:	fffeff88 	.word	0xfffeff88

080067b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067c0:	bf00      	nop
 80067c2:	370c      	adds	r7, #12
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067d4:	bf00      	nop
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067fc:	bf00      	nop
 80067fe:	370c      	adds	r7, #12
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr

08006808 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a40      	ldr	r2, [pc, #256]	; (800691c <TIM_Base_SetConfig+0x114>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d013      	beq.n	8006848 <TIM_Base_SetConfig+0x40>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006826:	d00f      	beq.n	8006848 <TIM_Base_SetConfig+0x40>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a3d      	ldr	r2, [pc, #244]	; (8006920 <TIM_Base_SetConfig+0x118>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d00b      	beq.n	8006848 <TIM_Base_SetConfig+0x40>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a3c      	ldr	r2, [pc, #240]	; (8006924 <TIM_Base_SetConfig+0x11c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d007      	beq.n	8006848 <TIM_Base_SetConfig+0x40>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a3b      	ldr	r2, [pc, #236]	; (8006928 <TIM_Base_SetConfig+0x120>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d003      	beq.n	8006848 <TIM_Base_SetConfig+0x40>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a3a      	ldr	r2, [pc, #232]	; (800692c <TIM_Base_SetConfig+0x124>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d108      	bne.n	800685a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800684e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	4313      	orrs	r3, r2
 8006858:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a2f      	ldr	r2, [pc, #188]	; (800691c <TIM_Base_SetConfig+0x114>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d02b      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006868:	d027      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a2c      	ldr	r2, [pc, #176]	; (8006920 <TIM_Base_SetConfig+0x118>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d023      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a2b      	ldr	r2, [pc, #172]	; (8006924 <TIM_Base_SetConfig+0x11c>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d01f      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a2a      	ldr	r2, [pc, #168]	; (8006928 <TIM_Base_SetConfig+0x120>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d01b      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a29      	ldr	r2, [pc, #164]	; (800692c <TIM_Base_SetConfig+0x124>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d017      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a28      	ldr	r2, [pc, #160]	; (8006930 <TIM_Base_SetConfig+0x128>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d013      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a27      	ldr	r2, [pc, #156]	; (8006934 <TIM_Base_SetConfig+0x12c>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d00f      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a26      	ldr	r2, [pc, #152]	; (8006938 <TIM_Base_SetConfig+0x130>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d00b      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a25      	ldr	r2, [pc, #148]	; (800693c <TIM_Base_SetConfig+0x134>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d007      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a24      	ldr	r2, [pc, #144]	; (8006940 <TIM_Base_SetConfig+0x138>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d003      	beq.n	80068ba <TIM_Base_SetConfig+0xb2>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a23      	ldr	r2, [pc, #140]	; (8006944 <TIM_Base_SetConfig+0x13c>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d108      	bne.n	80068cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a0a      	ldr	r2, [pc, #40]	; (800691c <TIM_Base_SetConfig+0x114>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d003      	beq.n	8006900 <TIM_Base_SetConfig+0xf8>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a0c      	ldr	r2, [pc, #48]	; (800692c <TIM_Base_SetConfig+0x124>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d103      	bne.n	8006908 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	691a      	ldr	r2, [r3, #16]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2201      	movs	r2, #1
 800690c:	615a      	str	r2, [r3, #20]
}
 800690e:	bf00      	nop
 8006910:	3714      	adds	r7, #20
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	40010000 	.word	0x40010000
 8006920:	40000400 	.word	0x40000400
 8006924:	40000800 	.word	0x40000800
 8006928:	40000c00 	.word	0x40000c00
 800692c:	40010400 	.word	0x40010400
 8006930:	40014000 	.word	0x40014000
 8006934:	40014400 	.word	0x40014400
 8006938:	40014800 	.word	0x40014800
 800693c:	40001800 	.word	0x40001800
 8006940:	40001c00 	.word	0x40001c00
 8006944:	40002000 	.word	0x40002000

08006948 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006948:	b480      	push	{r7}
 800694a:	b087      	sub	sp, #28
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6a1b      	ldr	r3, [r3, #32]
 8006956:	f023 0201 	bic.w	r2, r3, #1
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a1b      	ldr	r3, [r3, #32]
 8006962:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	699b      	ldr	r3, [r3, #24]
 800696e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	4b2b      	ldr	r3, [pc, #172]	; (8006a20 <TIM_OC1_SetConfig+0xd8>)
 8006974:	4013      	ands	r3, r2
 8006976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f023 0303 	bic.w	r3, r3, #3
 800697e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	4313      	orrs	r3, r2
 8006988:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	f023 0302 	bic.w	r3, r3, #2
 8006990:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	4313      	orrs	r3, r2
 800699a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a21      	ldr	r2, [pc, #132]	; (8006a24 <TIM_OC1_SetConfig+0xdc>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d003      	beq.n	80069ac <TIM_OC1_SetConfig+0x64>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a20      	ldr	r2, [pc, #128]	; (8006a28 <TIM_OC1_SetConfig+0xe0>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d10c      	bne.n	80069c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	f023 0308 	bic.w	r3, r3, #8
 80069b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	4313      	orrs	r3, r2
 80069bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f023 0304 	bic.w	r3, r3, #4
 80069c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a16      	ldr	r2, [pc, #88]	; (8006a24 <TIM_OC1_SetConfig+0xdc>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d003      	beq.n	80069d6 <TIM_OC1_SetConfig+0x8e>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a15      	ldr	r2, [pc, #84]	; (8006a28 <TIM_OC1_SetConfig+0xe0>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d111      	bne.n	80069fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	685a      	ldr	r2, [r3, #4]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	697a      	ldr	r2, [r7, #20]
 8006a12:	621a      	str	r2, [r3, #32]
}
 8006a14:	bf00      	nop
 8006a16:	371c      	adds	r7, #28
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr
 8006a20:	fffeff8f 	.word	0xfffeff8f
 8006a24:	40010000 	.word	0x40010000
 8006a28:	40010400 	.word	0x40010400

08006a2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b087      	sub	sp, #28
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a1b      	ldr	r3, [r3, #32]
 8006a3a:	f023 0210 	bic.w	r2, r3, #16
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6a1b      	ldr	r3, [r3, #32]
 8006a46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	4b2e      	ldr	r3, [pc, #184]	; (8006b10 <TIM_OC2_SetConfig+0xe4>)
 8006a58:	4013      	ands	r3, r2
 8006a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	021b      	lsls	r3, r3, #8
 8006a6a:	68fa      	ldr	r2, [r7, #12]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	f023 0320 	bic.w	r3, r3, #32
 8006a76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	011b      	lsls	r3, r3, #4
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a23      	ldr	r2, [pc, #140]	; (8006b14 <TIM_OC2_SetConfig+0xe8>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d003      	beq.n	8006a94 <TIM_OC2_SetConfig+0x68>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a22      	ldr	r2, [pc, #136]	; (8006b18 <TIM_OC2_SetConfig+0xec>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d10d      	bne.n	8006ab0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	011b      	lsls	r3, r3, #4
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006aae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4a18      	ldr	r2, [pc, #96]	; (8006b14 <TIM_OC2_SetConfig+0xe8>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d003      	beq.n	8006ac0 <TIM_OC2_SetConfig+0x94>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4a17      	ldr	r2, [pc, #92]	; (8006b18 <TIM_OC2_SetConfig+0xec>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d113      	bne.n	8006ae8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ac6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ace:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	695b      	ldr	r3, [r3, #20]
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	693a      	ldr	r2, [r7, #16]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	693a      	ldr	r2, [r7, #16]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	693a      	ldr	r2, [r7, #16]
 8006aec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	621a      	str	r2, [r3, #32]
}
 8006b02:	bf00      	nop
 8006b04:	371c      	adds	r7, #28
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	feff8fff 	.word	0xfeff8fff
 8006b14:	40010000 	.word	0x40010000
 8006b18:	40010400 	.word	0x40010400

08006b1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a1b      	ldr	r3, [r3, #32]
 8006b36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	69db      	ldr	r3, [r3, #28]
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	4b2d      	ldr	r3, [pc, #180]	; (8006bfc <TIM_OC3_SetConfig+0xe0>)
 8006b48:	4013      	ands	r3, r2
 8006b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f023 0303 	bic.w	r3, r3, #3
 8006b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	68fa      	ldr	r2, [r7, #12]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	021b      	lsls	r3, r3, #8
 8006b6c:	697a      	ldr	r2, [r7, #20]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a22      	ldr	r2, [pc, #136]	; (8006c00 <TIM_OC3_SetConfig+0xe4>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d003      	beq.n	8006b82 <TIM_OC3_SetConfig+0x66>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a21      	ldr	r2, [pc, #132]	; (8006c04 <TIM_OC3_SetConfig+0xe8>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d10d      	bne.n	8006b9e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	021b      	lsls	r3, r3, #8
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a17      	ldr	r2, [pc, #92]	; (8006c00 <TIM_OC3_SetConfig+0xe4>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d003      	beq.n	8006bae <TIM_OC3_SetConfig+0x92>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a16      	ldr	r2, [pc, #88]	; (8006c04 <TIM_OC3_SetConfig+0xe8>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d113      	bne.n	8006bd6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	695b      	ldr	r3, [r3, #20]
 8006bc2:	011b      	lsls	r3, r3, #4
 8006bc4:	693a      	ldr	r2, [r7, #16]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	011b      	lsls	r3, r3, #4
 8006bd0:	693a      	ldr	r2, [r7, #16]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	685a      	ldr	r2, [r3, #4]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	697a      	ldr	r2, [r7, #20]
 8006bee:	621a      	str	r2, [r3, #32]
}
 8006bf0:	bf00      	nop
 8006bf2:	371c      	adds	r7, #28
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr
 8006bfc:	fffeff8f 	.word	0xfffeff8f
 8006c00:	40010000 	.word	0x40010000
 8006c04:	40010400 	.word	0x40010400

08006c08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b087      	sub	sp, #28
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6a1b      	ldr	r3, [r3, #32]
 8006c22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	69db      	ldr	r3, [r3, #28]
 8006c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	4b1e      	ldr	r3, [pc, #120]	; (8006cac <TIM_OC4_SetConfig+0xa4>)
 8006c34:	4013      	ands	r3, r2
 8006c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	021b      	lsls	r3, r3, #8
 8006c46:	68fa      	ldr	r2, [r7, #12]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	031b      	lsls	r3, r3, #12
 8006c5a:	693a      	ldr	r2, [r7, #16]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	4a13      	ldr	r2, [pc, #76]	; (8006cb0 <TIM_OC4_SetConfig+0xa8>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d003      	beq.n	8006c70 <TIM_OC4_SetConfig+0x68>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a12      	ldr	r2, [pc, #72]	; (8006cb4 <TIM_OC4_SetConfig+0xac>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d109      	bne.n	8006c84 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	019b      	lsls	r3, r3, #6
 8006c7e:	697a      	ldr	r2, [r7, #20]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	685a      	ldr	r2, [r3, #4]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	693a      	ldr	r2, [r7, #16]
 8006c9c:	621a      	str	r2, [r3, #32]
}
 8006c9e:	bf00      	nop
 8006ca0:	371c      	adds	r7, #28
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	feff8fff 	.word	0xfeff8fff
 8006cb0:	40010000 	.word	0x40010000
 8006cb4:	40010400 	.word	0x40010400

08006cb8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b087      	sub	sp, #28
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a1b      	ldr	r3, [r3, #32]
 8006cc6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6a1b      	ldr	r3, [r3, #32]
 8006cd2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4b1b      	ldr	r3, [pc, #108]	; (8006d50 <TIM_OC5_SetConfig+0x98>)
 8006ce4:	4013      	ands	r3, r2
 8006ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68fa      	ldr	r2, [r7, #12]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006cf8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	041b      	lsls	r3, r3, #16
 8006d00:	693a      	ldr	r2, [r7, #16]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a12      	ldr	r2, [pc, #72]	; (8006d54 <TIM_OC5_SetConfig+0x9c>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d003      	beq.n	8006d16 <TIM_OC5_SetConfig+0x5e>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a11      	ldr	r2, [pc, #68]	; (8006d58 <TIM_OC5_SetConfig+0xa0>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d109      	bne.n	8006d2a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	021b      	lsls	r3, r3, #8
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	697a      	ldr	r2, [r7, #20]
 8006d2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	685a      	ldr	r2, [r3, #4]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	621a      	str	r2, [r3, #32]
}
 8006d44:	bf00      	nop
 8006d46:	371c      	adds	r7, #28
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr
 8006d50:	fffeff8f 	.word	0xfffeff8f
 8006d54:	40010000 	.word	0x40010000
 8006d58:	40010400 	.word	0x40010400

08006d5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b087      	sub	sp, #28
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6a1b      	ldr	r3, [r3, #32]
 8006d6a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	4b1c      	ldr	r3, [pc, #112]	; (8006df8 <TIM_OC6_SetConfig+0x9c>)
 8006d88:	4013      	ands	r3, r2
 8006d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	021b      	lsls	r3, r3, #8
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006d9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	051b      	lsls	r3, r3, #20
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a13      	ldr	r2, [pc, #76]	; (8006dfc <TIM_OC6_SetConfig+0xa0>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d003      	beq.n	8006dbc <TIM_OC6_SetConfig+0x60>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	4a12      	ldr	r2, [pc, #72]	; (8006e00 <TIM_OC6_SetConfig+0xa4>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d109      	bne.n	8006dd0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dc2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	695b      	ldr	r3, [r3, #20]
 8006dc8:	029b      	lsls	r3, r3, #10
 8006dca:	697a      	ldr	r2, [r7, #20]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	697a      	ldr	r2, [r7, #20]
 8006dd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	621a      	str	r2, [r3, #32]
}
 8006dea:	bf00      	nop
 8006dec:	371c      	adds	r7, #28
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	feff8fff 	.word	0xfeff8fff
 8006dfc:	40010000 	.word	0x40010000
 8006e00:	40010400 	.word	0x40010400

08006e04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b087      	sub	sp, #28
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6a1b      	ldr	r3, [r3, #32]
 8006e14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	f023 0201 	bic.w	r2, r3, #1
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	699b      	ldr	r3, [r3, #24]
 8006e26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	011b      	lsls	r3, r3, #4
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f023 030a 	bic.w	r3, r3, #10
 8006e40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e42:	697a      	ldr	r2, [r7, #20]
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	693a      	ldr	r2, [r7, #16]
 8006e4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	621a      	str	r2, [r3, #32]
}
 8006e56:	bf00      	nop
 8006e58:	371c      	adds	r7, #28
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr

08006e62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e62:	b480      	push	{r7}
 8006e64:	b087      	sub	sp, #28
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	60f8      	str	r0, [r7, #12]
 8006e6a:	60b9      	str	r1, [r7, #8]
 8006e6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6a1b      	ldr	r3, [r3, #32]
 8006e72:	f023 0210 	bic.w	r2, r3, #16
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	699b      	ldr	r3, [r3, #24]
 8006e7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e8c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	031b      	lsls	r3, r3, #12
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e9e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	011b      	lsls	r3, r3, #4
 8006ea4:	693a      	ldr	r2, [r7, #16]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	693a      	ldr	r2, [r7, #16]
 8006eb4:	621a      	str	r2, [r3, #32]
}
 8006eb6:	bf00      	nop
 8006eb8:	371c      	adds	r7, #28
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b085      	sub	sp, #20
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ed8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006eda:	683a      	ldr	r2, [r7, #0]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	f043 0307 	orr.w	r3, r3, #7
 8006ee4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	609a      	str	r2, [r3, #8]
}
 8006eec:	bf00      	nop
 8006eee:	3714      	adds	r7, #20
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b087      	sub	sp, #28
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	607a      	str	r2, [r7, #4]
 8006f04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	021a      	lsls	r2, r3, #8
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	431a      	orrs	r2, r3
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	697a      	ldr	r2, [r7, #20]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	697a      	ldr	r2, [r7, #20]
 8006f2a:	609a      	str	r2, [r3, #8]
}
 8006f2c:	bf00      	nop
 8006f2e:	371c      	adds	r7, #28
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b087      	sub	sp, #28
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	f003 031f 	and.w	r3, r3, #31
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6a1a      	ldr	r2, [r3, #32]
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	43db      	mvns	r3, r3
 8006f5a:	401a      	ands	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6a1a      	ldr	r2, [r3, #32]
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	f003 031f 	and.w	r3, r3, #31
 8006f6a:	6879      	ldr	r1, [r7, #4]
 8006f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8006f70:	431a      	orrs	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	621a      	str	r2, [r3, #32]
}
 8006f76:	bf00      	nop
 8006f78:	371c      	adds	r7, #28
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr
	...

08006f84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d101      	bne.n	8006f9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f98:	2302      	movs	r3, #2
 8006f9a:	e06d      	b.n	8007078 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2202      	movs	r2, #2
 8006fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a30      	ldr	r2, [pc, #192]	; (8007084 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d004      	beq.n	8006fd0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a2f      	ldr	r2, [pc, #188]	; (8007088 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d108      	bne.n	8006fe2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006fd6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fe8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	68fa      	ldr	r2, [r7, #12]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	68fa      	ldr	r2, [r7, #12]
 8006ffa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a20      	ldr	r2, [pc, #128]	; (8007084 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d022      	beq.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800700e:	d01d      	beq.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a1d      	ldr	r2, [pc, #116]	; (800708c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d018      	beq.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a1c      	ldr	r2, [pc, #112]	; (8007090 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d013      	beq.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a1a      	ldr	r2, [pc, #104]	; (8007094 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d00e      	beq.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a15      	ldr	r2, [pc, #84]	; (8007088 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d009      	beq.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a16      	ldr	r2, [pc, #88]	; (8007098 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d004      	beq.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a15      	ldr	r2, [pc, #84]	; (800709c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d10c      	bne.n	8007066 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007052:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	4313      	orrs	r3, r2
 800705c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68ba      	ldr	r2, [r7, #8]
 8007064:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2201      	movs	r2, #1
 800706a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3714      	adds	r7, #20
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr
 8007084:	40010000 	.word	0x40010000
 8007088:	40010400 	.word	0x40010400
 800708c:	40000400 	.word	0x40000400
 8007090:	40000800 	.word	0x40000800
 8007094:	40000c00 	.word	0x40000c00
 8007098:	40014000 	.word	0x40014000
 800709c:	40001800 	.word	0x40001800

080070a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b083      	sub	sp, #12
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070a8:	bf00      	nop
 80070aa:	370c      	adds	r7, #12
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070bc:	bf00      	nop
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr

080070c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80070d0:	bf00      	nop
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr

080070dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b082      	sub	sp, #8
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e040      	b.n	8007170 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d106      	bne.n	8007104 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f7fb fdea 	bl	8002cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2224      	movs	r2, #36	; 0x24
 8007108:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	681a      	ldr	r2, [r3, #0]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f022 0201 	bic.w	r2, r2, #1
 8007118:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 faa6 	bl	800766c <UART_SetConfig>
 8007120:	4603      	mov	r3, r0
 8007122:	2b01      	cmp	r3, #1
 8007124:	d101      	bne.n	800712a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e022      	b.n	8007170 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712e:	2b00      	cmp	r3, #0
 8007130:	d002      	beq.n	8007138 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 fd44 	bl	8007bc0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	685a      	ldr	r2, [r3, #4]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007146:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	689a      	ldr	r2, [r3, #8]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007156:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f042 0201 	orr.w	r2, r2, #1
 8007166:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 fdcb 	bl	8007d04 <UART_CheckIdleState>
 800716e:	4603      	mov	r3, r0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3708      	adds	r7, #8
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}

08007178 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b08a      	sub	sp, #40	; 0x28
 800717c:	af02      	add	r7, sp, #8
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	603b      	str	r3, [r7, #0]
 8007184:	4613      	mov	r3, r2
 8007186:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800718c:	2b20      	cmp	r3, #32
 800718e:	d17f      	bne.n	8007290 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d002      	beq.n	800719c <HAL_UART_Transmit+0x24>
 8007196:	88fb      	ldrh	r3, [r7, #6]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d101      	bne.n	80071a0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e078      	b.n	8007292 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d101      	bne.n	80071ae <HAL_UART_Transmit+0x36>
 80071aa:	2302      	movs	r3, #2
 80071ac:	e071      	b.n	8007292 <HAL_UART_Transmit+0x11a>
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2221      	movs	r2, #33	; 0x21
 80071c0:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80071c2:	f7fb fe4f 	bl	8002e64 <HAL_GetTick>
 80071c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	88fa      	ldrh	r2, [r7, #6]
 80071cc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	88fa      	ldrh	r2, [r7, #6]
 80071d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071e0:	d108      	bne.n	80071f4 <HAL_UART_Transmit+0x7c>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d104      	bne.n	80071f4 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 80071ea:	2300      	movs	r3, #0
 80071ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	61bb      	str	r3, [r7, #24]
 80071f2:	e003      	b.n	80071fc <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80071f8:	2300      	movs	r3, #0
 80071fa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007204:	e02c      	b.n	8007260 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	9300      	str	r3, [sp, #0]
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	2200      	movs	r2, #0
 800720e:	2180      	movs	r1, #128	; 0x80
 8007210:	68f8      	ldr	r0, [r7, #12]
 8007212:	f000 fda6 	bl	8007d62 <UART_WaitOnFlagUntilTimeout>
 8007216:	4603      	mov	r3, r0
 8007218:	2b00      	cmp	r3, #0
 800721a:	d001      	beq.n	8007220 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e038      	b.n	8007292 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10b      	bne.n	800723e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	881b      	ldrh	r3, [r3, #0]
 800722a:	461a      	mov	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007234:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	3302      	adds	r3, #2
 800723a:	61bb      	str	r3, [r7, #24]
 800723c:	e007      	b.n	800724e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	781a      	ldrb	r2, [r3, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007248:	69fb      	ldr	r3, [r7, #28]
 800724a:	3301      	adds	r3, #1
 800724c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007254:	b29b      	uxth	r3, r3
 8007256:	3b01      	subs	r3, #1
 8007258:	b29a      	uxth	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007266:	b29b      	uxth	r3, r3
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1cc      	bne.n	8007206 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	9300      	str	r3, [sp, #0]
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	2200      	movs	r2, #0
 8007274:	2140      	movs	r1, #64	; 0x40
 8007276:	68f8      	ldr	r0, [r7, #12]
 8007278:	f000 fd73 	bl	8007d62 <UART_WaitOnFlagUntilTimeout>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d001      	beq.n	8007286 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e005      	b.n	8007292 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2220      	movs	r2, #32
 800728a:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800728c:	2300      	movs	r3, #0
 800728e:	e000      	b.n	8007292 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8007290:	2302      	movs	r3, #2
  }
}
 8007292:	4618      	mov	r0, r3
 8007294:	3720      	adds	r7, #32
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
	...

0800729c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800729c:	b480      	push	{r7}
 800729e:	b085      	sub	sp, #20
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	4613      	mov	r3, r2
 80072a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072ae:	2b20      	cmp	r3, #32
 80072b0:	f040 808a 	bne.w	80073c8 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d002      	beq.n	80072c0 <HAL_UART_Receive_IT+0x24>
 80072ba:	88fb      	ldrh	r3, [r7, #6]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d101      	bne.n	80072c4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	e082      	b.n	80073ca <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d101      	bne.n	80072d2 <HAL_UART_Receive_IT+0x36>
 80072ce:	2302      	movs	r3, #2
 80072d0:	e07b      	b.n	80073ca <HAL_UART_Receive_IT+0x12e>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2201      	movs	r2, #1
 80072d6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	68ba      	ldr	r2, [r7, #8]
 80072de:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	88fa      	ldrh	r2, [r7, #6]
 80072e4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	88fa      	ldrh	r2, [r7, #6]
 80072ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072fe:	d10e      	bne.n	800731e <HAL_UART_Receive_IT+0x82>
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	691b      	ldr	r3, [r3, #16]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d105      	bne.n	8007314 <HAL_UART_Receive_IT+0x78>
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800730e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007312:	e02d      	b.n	8007370 <HAL_UART_Receive_IT+0xd4>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	22ff      	movs	r2, #255	; 0xff
 8007318:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800731c:	e028      	b.n	8007370 <HAL_UART_Receive_IT+0xd4>
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d10d      	bne.n	8007342 <HAL_UART_Receive_IT+0xa6>
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d104      	bne.n	8007338 <HAL_UART_Receive_IT+0x9c>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	22ff      	movs	r2, #255	; 0xff
 8007332:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007336:	e01b      	b.n	8007370 <HAL_UART_Receive_IT+0xd4>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	227f      	movs	r2, #127	; 0x7f
 800733c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007340:	e016      	b.n	8007370 <HAL_UART_Receive_IT+0xd4>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800734a:	d10d      	bne.n	8007368 <HAL_UART_Receive_IT+0xcc>
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	691b      	ldr	r3, [r3, #16]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d104      	bne.n	800735e <HAL_UART_Receive_IT+0xc2>
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	227f      	movs	r2, #127	; 0x7f
 8007358:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800735c:	e008      	b.n	8007370 <HAL_UART_Receive_IT+0xd4>
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	223f      	movs	r2, #63	; 0x3f
 8007362:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007366:	e003      	b.n	8007370 <HAL_UART_Receive_IT+0xd4>
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2200      	movs	r2, #0
 800736c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2222      	movs	r2, #34	; 0x22
 800737a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	689a      	ldr	r2, [r3, #8]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f042 0201 	orr.w	r2, r2, #1
 800738a:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007394:	d107      	bne.n	80073a6 <HAL_UART_Receive_IT+0x10a>
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d103      	bne.n	80073a6 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	4a0d      	ldr	r2, [pc, #52]	; (80073d8 <HAL_UART_Receive_IT+0x13c>)
 80073a2:	661a      	str	r2, [r3, #96]	; 0x60
 80073a4:	e002      	b.n	80073ac <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	4a0c      	ldr	r2, [pc, #48]	; (80073dc <HAL_UART_Receive_IT+0x140>)
 80073aa:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80073c2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80073c4:	2300      	movs	r3, #0
 80073c6:	e000      	b.n	80073ca <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 80073c8:	2302      	movs	r3, #2
  }
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3714      	adds	r7, #20
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop
 80073d8:	08007f9d 	.word	0x08007f9d
 80073dc:	08007ef7 	.word	0x08007ef7

080073e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b088      	sub	sp, #32
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007400:	69fa      	ldr	r2, [r7, #28]
 8007402:	f640 030f 	movw	r3, #2063	; 0x80f
 8007406:	4013      	ands	r3, r2
 8007408:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d113      	bne.n	8007438 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	f003 0320 	and.w	r3, r3, #32
 8007416:	2b00      	cmp	r3, #0
 8007418:	d00e      	beq.n	8007438 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	f003 0320 	and.w	r3, r3, #32
 8007420:	2b00      	cmp	r3, #0
 8007422:	d009      	beq.n	8007438 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007428:	2b00      	cmp	r3, #0
 800742a:	f000 8100 	beq.w	800762e <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	4798      	blx	r3
      }
      return;
 8007436:	e0fa      	b.n	800762e <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	2b00      	cmp	r3, #0
 800743c:	f000 80d5 	beq.w	80075ea <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	f003 0301 	and.w	r3, r3, #1
 8007446:	2b00      	cmp	r3, #0
 8007448:	d105      	bne.n	8007456 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 80ca 	beq.w	80075ea <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00e      	beq.n	800747e <HAL_UART_IRQHandler+0x9e>
 8007460:	69bb      	ldr	r3, [r7, #24]
 8007462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007466:	2b00      	cmp	r3, #0
 8007468:	d009      	beq.n	800747e <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2201      	movs	r2, #1
 8007470:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007476:	f043 0201 	orr.w	r2, r3, #1
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800747e:	69fb      	ldr	r3, [r7, #28]
 8007480:	f003 0302 	and.w	r3, r3, #2
 8007484:	2b00      	cmp	r3, #0
 8007486:	d00e      	beq.n	80074a6 <HAL_UART_IRQHandler+0xc6>
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b00      	cmp	r3, #0
 8007490:	d009      	beq.n	80074a6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2202      	movs	r2, #2
 8007498:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800749e:	f043 0204 	orr.w	r2, r3, #4
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	f003 0304 	and.w	r3, r3, #4
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00e      	beq.n	80074ce <HAL_UART_IRQHandler+0xee>
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	f003 0301 	and.w	r3, r3, #1
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d009      	beq.n	80074ce <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2204      	movs	r2, #4
 80074c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074c6:	f043 0202 	orr.w	r2, r3, #2
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	f003 0308 	and.w	r3, r3, #8
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d013      	beq.n	8007500 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	f003 0320 	and.w	r3, r3, #32
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d104      	bne.n	80074ec <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d009      	beq.n	8007500 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2208      	movs	r2, #8
 80074f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074f8:	f043 0208 	orr.w	r2, r3, #8
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00f      	beq.n	800752a <HAL_UART_IRQHandler+0x14a>
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00a      	beq.n	800752a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800751c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007522:	f043 0220 	orr.w	r2, r3, #32
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800752e:	2b00      	cmp	r3, #0
 8007530:	d07f      	beq.n	8007632 <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007532:	69fb      	ldr	r3, [r7, #28]
 8007534:	f003 0320 	and.w	r3, r3, #32
 8007538:	2b00      	cmp	r3, #0
 800753a:	d00c      	beq.n	8007556 <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	f003 0320 	and.w	r3, r3, #32
 8007542:	2b00      	cmp	r3, #0
 8007544:	d007      	beq.n	8007556 <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800755a:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007566:	2b40      	cmp	r3, #64	; 0x40
 8007568:	d004      	beq.n	8007574 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007570:	2b00      	cmp	r3, #0
 8007572:	d031      	beq.n	80075d8 <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f000 fc6f 	bl	8007e58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007584:	2b40      	cmp	r3, #64	; 0x40
 8007586:	d123      	bne.n	80075d0 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689a      	ldr	r2, [r3, #8]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007596:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800759c:	2b00      	cmp	r3, #0
 800759e:	d013      	beq.n	80075c8 <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80075a4:	4a26      	ldr	r2, [pc, #152]	; (8007640 <HAL_UART_IRQHandler+0x260>)
 80075a6:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7fc f99b 	bl	80038e8 <HAL_DMA_Abort_IT>
 80075b2:	4603      	mov	r3, r0
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d016      	beq.n	80075e6 <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80075bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80075c2:	4610      	mov	r0, r2
 80075c4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075c6:	e00e      	b.n	80075e6 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f845 	bl	8007658 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075ce:	e00a      	b.n	80075e6 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 f841 	bl	8007658 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075d6:	e006      	b.n	80075e6 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 f83d 	bl	8007658 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80075e4:	e025      	b.n	8007632 <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e6:	bf00      	nop
    return;
 80075e8:	e023      	b.n	8007632 <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80075ea:	69fb      	ldr	r3, [r7, #28]
 80075ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00d      	beq.n	8007610 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d008      	beq.n	8007610 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007602:	2b00      	cmp	r3, #0
 8007604:	d017      	beq.n	8007636 <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	4798      	blx	r3
    }
    return;
 800760e:	e012      	b.n	8007636 <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007610:	69fb      	ldr	r3, [r7, #28]
 8007612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00e      	beq.n	8007638 <HAL_UART_IRQHandler+0x258>
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007620:	2b00      	cmp	r3, #0
 8007622:	d009      	beq.n	8007638 <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 fc4d 	bl	8007ec4 <UART_EndTransmit_IT>
    return;
 800762a:	bf00      	nop
 800762c:	e004      	b.n	8007638 <HAL_UART_IRQHandler+0x258>
      return;
 800762e:	bf00      	nop
 8007630:	e002      	b.n	8007638 <HAL_UART_IRQHandler+0x258>
    return;
 8007632:	bf00      	nop
 8007634:	e000      	b.n	8007638 <HAL_UART_IRQHandler+0x258>
    return;
 8007636:	bf00      	nop
  }

}
 8007638:	3720      	adds	r7, #32
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	08007e99 	.word	0x08007e99

08007644 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800764c:	bf00      	nop
 800764e:	370c      	adds	r7, #12
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007660:	bf00      	nop
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b088      	sub	sp, #32
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007674:	2300      	movs	r3, #0
 8007676:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007678:	2300      	movs	r3, #0
 800767a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	689a      	ldr	r2, [r3, #8]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	431a      	orrs	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	695b      	ldr	r3, [r3, #20]
 800768a:	431a      	orrs	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	69db      	ldr	r3, [r3, #28]
 8007690:	4313      	orrs	r3, r2
 8007692:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	4bb1      	ldr	r3, [pc, #708]	; (8007960 <UART_SetConfig+0x2f4>)
 800769c:	4013      	ands	r3, r2
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	6812      	ldr	r2, [r2, #0]
 80076a2:	6939      	ldr	r1, [r7, #16]
 80076a4:	430b      	orrs	r3, r1
 80076a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	68da      	ldr	r2, [r3, #12]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	430a      	orrs	r2, r1
 80076bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	699b      	ldr	r3, [r3, #24]
 80076c2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6a1b      	ldr	r3, [r3, #32]
 80076c8:	693a      	ldr	r2, [r7, #16]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	693a      	ldr	r2, [r7, #16]
 80076de:	430a      	orrs	r2, r1
 80076e0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a9f      	ldr	r2, [pc, #636]	; (8007964 <UART_SetConfig+0x2f8>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d121      	bne.n	8007730 <UART_SetConfig+0xc4>
 80076ec:	4b9e      	ldr	r3, [pc, #632]	; (8007968 <UART_SetConfig+0x2fc>)
 80076ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076f2:	f003 0303 	and.w	r3, r3, #3
 80076f6:	2b03      	cmp	r3, #3
 80076f8:	d816      	bhi.n	8007728 <UART_SetConfig+0xbc>
 80076fa:	a201      	add	r2, pc, #4	; (adr r2, 8007700 <UART_SetConfig+0x94>)
 80076fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007700:	08007711 	.word	0x08007711
 8007704:	0800771d 	.word	0x0800771d
 8007708:	08007717 	.word	0x08007717
 800770c:	08007723 	.word	0x08007723
 8007710:	2301      	movs	r3, #1
 8007712:	77fb      	strb	r3, [r7, #31]
 8007714:	e151      	b.n	80079ba <UART_SetConfig+0x34e>
 8007716:	2302      	movs	r3, #2
 8007718:	77fb      	strb	r3, [r7, #31]
 800771a:	e14e      	b.n	80079ba <UART_SetConfig+0x34e>
 800771c:	2304      	movs	r3, #4
 800771e:	77fb      	strb	r3, [r7, #31]
 8007720:	e14b      	b.n	80079ba <UART_SetConfig+0x34e>
 8007722:	2308      	movs	r3, #8
 8007724:	77fb      	strb	r3, [r7, #31]
 8007726:	e148      	b.n	80079ba <UART_SetConfig+0x34e>
 8007728:	2310      	movs	r3, #16
 800772a:	77fb      	strb	r3, [r7, #31]
 800772c:	bf00      	nop
 800772e:	e144      	b.n	80079ba <UART_SetConfig+0x34e>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a8d      	ldr	r2, [pc, #564]	; (800796c <UART_SetConfig+0x300>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d134      	bne.n	80077a4 <UART_SetConfig+0x138>
 800773a:	4b8b      	ldr	r3, [pc, #556]	; (8007968 <UART_SetConfig+0x2fc>)
 800773c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007740:	f003 030c 	and.w	r3, r3, #12
 8007744:	2b0c      	cmp	r3, #12
 8007746:	d829      	bhi.n	800779c <UART_SetConfig+0x130>
 8007748:	a201      	add	r2, pc, #4	; (adr r2, 8007750 <UART_SetConfig+0xe4>)
 800774a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800774e:	bf00      	nop
 8007750:	08007785 	.word	0x08007785
 8007754:	0800779d 	.word	0x0800779d
 8007758:	0800779d 	.word	0x0800779d
 800775c:	0800779d 	.word	0x0800779d
 8007760:	08007791 	.word	0x08007791
 8007764:	0800779d 	.word	0x0800779d
 8007768:	0800779d 	.word	0x0800779d
 800776c:	0800779d 	.word	0x0800779d
 8007770:	0800778b 	.word	0x0800778b
 8007774:	0800779d 	.word	0x0800779d
 8007778:	0800779d 	.word	0x0800779d
 800777c:	0800779d 	.word	0x0800779d
 8007780:	08007797 	.word	0x08007797
 8007784:	2300      	movs	r3, #0
 8007786:	77fb      	strb	r3, [r7, #31]
 8007788:	e117      	b.n	80079ba <UART_SetConfig+0x34e>
 800778a:	2302      	movs	r3, #2
 800778c:	77fb      	strb	r3, [r7, #31]
 800778e:	e114      	b.n	80079ba <UART_SetConfig+0x34e>
 8007790:	2304      	movs	r3, #4
 8007792:	77fb      	strb	r3, [r7, #31]
 8007794:	e111      	b.n	80079ba <UART_SetConfig+0x34e>
 8007796:	2308      	movs	r3, #8
 8007798:	77fb      	strb	r3, [r7, #31]
 800779a:	e10e      	b.n	80079ba <UART_SetConfig+0x34e>
 800779c:	2310      	movs	r3, #16
 800779e:	77fb      	strb	r3, [r7, #31]
 80077a0:	bf00      	nop
 80077a2:	e10a      	b.n	80079ba <UART_SetConfig+0x34e>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a71      	ldr	r2, [pc, #452]	; (8007970 <UART_SetConfig+0x304>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d120      	bne.n	80077f0 <UART_SetConfig+0x184>
 80077ae:	4b6e      	ldr	r3, [pc, #440]	; (8007968 <UART_SetConfig+0x2fc>)
 80077b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077b4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80077b8:	2b10      	cmp	r3, #16
 80077ba:	d00f      	beq.n	80077dc <UART_SetConfig+0x170>
 80077bc:	2b10      	cmp	r3, #16
 80077be:	d802      	bhi.n	80077c6 <UART_SetConfig+0x15a>
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d005      	beq.n	80077d0 <UART_SetConfig+0x164>
 80077c4:	e010      	b.n	80077e8 <UART_SetConfig+0x17c>
 80077c6:	2b20      	cmp	r3, #32
 80077c8:	d005      	beq.n	80077d6 <UART_SetConfig+0x16a>
 80077ca:	2b30      	cmp	r3, #48	; 0x30
 80077cc:	d009      	beq.n	80077e2 <UART_SetConfig+0x176>
 80077ce:	e00b      	b.n	80077e8 <UART_SetConfig+0x17c>
 80077d0:	2300      	movs	r3, #0
 80077d2:	77fb      	strb	r3, [r7, #31]
 80077d4:	e0f1      	b.n	80079ba <UART_SetConfig+0x34e>
 80077d6:	2302      	movs	r3, #2
 80077d8:	77fb      	strb	r3, [r7, #31]
 80077da:	e0ee      	b.n	80079ba <UART_SetConfig+0x34e>
 80077dc:	2304      	movs	r3, #4
 80077de:	77fb      	strb	r3, [r7, #31]
 80077e0:	e0eb      	b.n	80079ba <UART_SetConfig+0x34e>
 80077e2:	2308      	movs	r3, #8
 80077e4:	77fb      	strb	r3, [r7, #31]
 80077e6:	e0e8      	b.n	80079ba <UART_SetConfig+0x34e>
 80077e8:	2310      	movs	r3, #16
 80077ea:	77fb      	strb	r3, [r7, #31]
 80077ec:	bf00      	nop
 80077ee:	e0e4      	b.n	80079ba <UART_SetConfig+0x34e>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a5f      	ldr	r2, [pc, #380]	; (8007974 <UART_SetConfig+0x308>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d120      	bne.n	800783c <UART_SetConfig+0x1d0>
 80077fa:	4b5b      	ldr	r3, [pc, #364]	; (8007968 <UART_SetConfig+0x2fc>)
 80077fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007800:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007804:	2b40      	cmp	r3, #64	; 0x40
 8007806:	d00f      	beq.n	8007828 <UART_SetConfig+0x1bc>
 8007808:	2b40      	cmp	r3, #64	; 0x40
 800780a:	d802      	bhi.n	8007812 <UART_SetConfig+0x1a6>
 800780c:	2b00      	cmp	r3, #0
 800780e:	d005      	beq.n	800781c <UART_SetConfig+0x1b0>
 8007810:	e010      	b.n	8007834 <UART_SetConfig+0x1c8>
 8007812:	2b80      	cmp	r3, #128	; 0x80
 8007814:	d005      	beq.n	8007822 <UART_SetConfig+0x1b6>
 8007816:	2bc0      	cmp	r3, #192	; 0xc0
 8007818:	d009      	beq.n	800782e <UART_SetConfig+0x1c2>
 800781a:	e00b      	b.n	8007834 <UART_SetConfig+0x1c8>
 800781c:	2300      	movs	r3, #0
 800781e:	77fb      	strb	r3, [r7, #31]
 8007820:	e0cb      	b.n	80079ba <UART_SetConfig+0x34e>
 8007822:	2302      	movs	r3, #2
 8007824:	77fb      	strb	r3, [r7, #31]
 8007826:	e0c8      	b.n	80079ba <UART_SetConfig+0x34e>
 8007828:	2304      	movs	r3, #4
 800782a:	77fb      	strb	r3, [r7, #31]
 800782c:	e0c5      	b.n	80079ba <UART_SetConfig+0x34e>
 800782e:	2308      	movs	r3, #8
 8007830:	77fb      	strb	r3, [r7, #31]
 8007832:	e0c2      	b.n	80079ba <UART_SetConfig+0x34e>
 8007834:	2310      	movs	r3, #16
 8007836:	77fb      	strb	r3, [r7, #31]
 8007838:	bf00      	nop
 800783a:	e0be      	b.n	80079ba <UART_SetConfig+0x34e>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a4d      	ldr	r2, [pc, #308]	; (8007978 <UART_SetConfig+0x30c>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d124      	bne.n	8007890 <UART_SetConfig+0x224>
 8007846:	4b48      	ldr	r3, [pc, #288]	; (8007968 <UART_SetConfig+0x2fc>)
 8007848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800784c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007850:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007854:	d012      	beq.n	800787c <UART_SetConfig+0x210>
 8007856:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800785a:	d802      	bhi.n	8007862 <UART_SetConfig+0x1f6>
 800785c:	2b00      	cmp	r3, #0
 800785e:	d007      	beq.n	8007870 <UART_SetConfig+0x204>
 8007860:	e012      	b.n	8007888 <UART_SetConfig+0x21c>
 8007862:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007866:	d006      	beq.n	8007876 <UART_SetConfig+0x20a>
 8007868:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800786c:	d009      	beq.n	8007882 <UART_SetConfig+0x216>
 800786e:	e00b      	b.n	8007888 <UART_SetConfig+0x21c>
 8007870:	2300      	movs	r3, #0
 8007872:	77fb      	strb	r3, [r7, #31]
 8007874:	e0a1      	b.n	80079ba <UART_SetConfig+0x34e>
 8007876:	2302      	movs	r3, #2
 8007878:	77fb      	strb	r3, [r7, #31]
 800787a:	e09e      	b.n	80079ba <UART_SetConfig+0x34e>
 800787c:	2304      	movs	r3, #4
 800787e:	77fb      	strb	r3, [r7, #31]
 8007880:	e09b      	b.n	80079ba <UART_SetConfig+0x34e>
 8007882:	2308      	movs	r3, #8
 8007884:	77fb      	strb	r3, [r7, #31]
 8007886:	e098      	b.n	80079ba <UART_SetConfig+0x34e>
 8007888:	2310      	movs	r3, #16
 800788a:	77fb      	strb	r3, [r7, #31]
 800788c:	bf00      	nop
 800788e:	e094      	b.n	80079ba <UART_SetConfig+0x34e>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a39      	ldr	r2, [pc, #228]	; (800797c <UART_SetConfig+0x310>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d124      	bne.n	80078e4 <UART_SetConfig+0x278>
 800789a:	4b33      	ldr	r3, [pc, #204]	; (8007968 <UART_SetConfig+0x2fc>)
 800789c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80078a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078a8:	d012      	beq.n	80078d0 <UART_SetConfig+0x264>
 80078aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078ae:	d802      	bhi.n	80078b6 <UART_SetConfig+0x24a>
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d007      	beq.n	80078c4 <UART_SetConfig+0x258>
 80078b4:	e012      	b.n	80078dc <UART_SetConfig+0x270>
 80078b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078ba:	d006      	beq.n	80078ca <UART_SetConfig+0x25e>
 80078bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80078c0:	d009      	beq.n	80078d6 <UART_SetConfig+0x26a>
 80078c2:	e00b      	b.n	80078dc <UART_SetConfig+0x270>
 80078c4:	2301      	movs	r3, #1
 80078c6:	77fb      	strb	r3, [r7, #31]
 80078c8:	e077      	b.n	80079ba <UART_SetConfig+0x34e>
 80078ca:	2302      	movs	r3, #2
 80078cc:	77fb      	strb	r3, [r7, #31]
 80078ce:	e074      	b.n	80079ba <UART_SetConfig+0x34e>
 80078d0:	2304      	movs	r3, #4
 80078d2:	77fb      	strb	r3, [r7, #31]
 80078d4:	e071      	b.n	80079ba <UART_SetConfig+0x34e>
 80078d6:	2308      	movs	r3, #8
 80078d8:	77fb      	strb	r3, [r7, #31]
 80078da:	e06e      	b.n	80079ba <UART_SetConfig+0x34e>
 80078dc:	2310      	movs	r3, #16
 80078de:	77fb      	strb	r3, [r7, #31]
 80078e0:	bf00      	nop
 80078e2:	e06a      	b.n	80079ba <UART_SetConfig+0x34e>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a25      	ldr	r2, [pc, #148]	; (8007980 <UART_SetConfig+0x314>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d124      	bne.n	8007938 <UART_SetConfig+0x2cc>
 80078ee:	4b1e      	ldr	r3, [pc, #120]	; (8007968 <UART_SetConfig+0x2fc>)
 80078f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078f4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80078f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078fc:	d012      	beq.n	8007924 <UART_SetConfig+0x2b8>
 80078fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007902:	d802      	bhi.n	800790a <UART_SetConfig+0x29e>
 8007904:	2b00      	cmp	r3, #0
 8007906:	d007      	beq.n	8007918 <UART_SetConfig+0x2ac>
 8007908:	e012      	b.n	8007930 <UART_SetConfig+0x2c4>
 800790a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800790e:	d006      	beq.n	800791e <UART_SetConfig+0x2b2>
 8007910:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007914:	d009      	beq.n	800792a <UART_SetConfig+0x2be>
 8007916:	e00b      	b.n	8007930 <UART_SetConfig+0x2c4>
 8007918:	2300      	movs	r3, #0
 800791a:	77fb      	strb	r3, [r7, #31]
 800791c:	e04d      	b.n	80079ba <UART_SetConfig+0x34e>
 800791e:	2302      	movs	r3, #2
 8007920:	77fb      	strb	r3, [r7, #31]
 8007922:	e04a      	b.n	80079ba <UART_SetConfig+0x34e>
 8007924:	2304      	movs	r3, #4
 8007926:	77fb      	strb	r3, [r7, #31]
 8007928:	e047      	b.n	80079ba <UART_SetConfig+0x34e>
 800792a:	2308      	movs	r3, #8
 800792c:	77fb      	strb	r3, [r7, #31]
 800792e:	e044      	b.n	80079ba <UART_SetConfig+0x34e>
 8007930:	2310      	movs	r3, #16
 8007932:	77fb      	strb	r3, [r7, #31]
 8007934:	bf00      	nop
 8007936:	e040      	b.n	80079ba <UART_SetConfig+0x34e>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a11      	ldr	r2, [pc, #68]	; (8007984 <UART_SetConfig+0x318>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d139      	bne.n	80079b6 <UART_SetConfig+0x34a>
 8007942:	4b09      	ldr	r3, [pc, #36]	; (8007968 <UART_SetConfig+0x2fc>)
 8007944:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007948:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800794c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007950:	d027      	beq.n	80079a2 <UART_SetConfig+0x336>
 8007952:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007956:	d817      	bhi.n	8007988 <UART_SetConfig+0x31c>
 8007958:	2b00      	cmp	r3, #0
 800795a:	d01c      	beq.n	8007996 <UART_SetConfig+0x32a>
 800795c:	e027      	b.n	80079ae <UART_SetConfig+0x342>
 800795e:	bf00      	nop
 8007960:	efff69f3 	.word	0xefff69f3
 8007964:	40011000 	.word	0x40011000
 8007968:	40023800 	.word	0x40023800
 800796c:	40004400 	.word	0x40004400
 8007970:	40004800 	.word	0x40004800
 8007974:	40004c00 	.word	0x40004c00
 8007978:	40005000 	.word	0x40005000
 800797c:	40011400 	.word	0x40011400
 8007980:	40007800 	.word	0x40007800
 8007984:	40007c00 	.word	0x40007c00
 8007988:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800798c:	d006      	beq.n	800799c <UART_SetConfig+0x330>
 800798e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007992:	d009      	beq.n	80079a8 <UART_SetConfig+0x33c>
 8007994:	e00b      	b.n	80079ae <UART_SetConfig+0x342>
 8007996:	2300      	movs	r3, #0
 8007998:	77fb      	strb	r3, [r7, #31]
 800799a:	e00e      	b.n	80079ba <UART_SetConfig+0x34e>
 800799c:	2302      	movs	r3, #2
 800799e:	77fb      	strb	r3, [r7, #31]
 80079a0:	e00b      	b.n	80079ba <UART_SetConfig+0x34e>
 80079a2:	2304      	movs	r3, #4
 80079a4:	77fb      	strb	r3, [r7, #31]
 80079a6:	e008      	b.n	80079ba <UART_SetConfig+0x34e>
 80079a8:	2308      	movs	r3, #8
 80079aa:	77fb      	strb	r3, [r7, #31]
 80079ac:	e005      	b.n	80079ba <UART_SetConfig+0x34e>
 80079ae:	2310      	movs	r3, #16
 80079b0:	77fb      	strb	r3, [r7, #31]
 80079b2:	bf00      	nop
 80079b4:	e001      	b.n	80079ba <UART_SetConfig+0x34e>
 80079b6:	2310      	movs	r3, #16
 80079b8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	69db      	ldr	r3, [r3, #28]
 80079be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079c2:	d17f      	bne.n	8007ac4 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 80079c4:	7ffb      	ldrb	r3, [r7, #31]
 80079c6:	2b08      	cmp	r3, #8
 80079c8:	d85c      	bhi.n	8007a84 <UART_SetConfig+0x418>
 80079ca:	a201      	add	r2, pc, #4	; (adr r2, 80079d0 <UART_SetConfig+0x364>)
 80079cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d0:	080079f5 	.word	0x080079f5
 80079d4:	08007a15 	.word	0x08007a15
 80079d8:	08007a35 	.word	0x08007a35
 80079dc:	08007a85 	.word	0x08007a85
 80079e0:	08007a4d 	.word	0x08007a4d
 80079e4:	08007a85 	.word	0x08007a85
 80079e8:	08007a85 	.word	0x08007a85
 80079ec:	08007a85 	.word	0x08007a85
 80079f0:	08007a6d 	.word	0x08007a6d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079f4:	f7fd fd8e 	bl	8005514 <HAL_RCC_GetPCLK1Freq>
 80079f8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	005a      	lsls	r2, r3, #1
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	085b      	lsrs	r3, r3, #1
 8007a04:	441a      	add	r2, r3
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	61bb      	str	r3, [r7, #24]
        break;
 8007a12:	e03a      	b.n	8007a8a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a14:	f7fd fd92 	bl	800553c <HAL_RCC_GetPCLK2Freq>
 8007a18:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	005a      	lsls	r2, r3, #1
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	085b      	lsrs	r3, r3, #1
 8007a24:	441a      	add	r2, r3
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	61bb      	str	r3, [r7, #24]
        break;
 8007a32:	e02a      	b.n	8007a8a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	085a      	lsrs	r2, r3, #1
 8007a3a:	4b5f      	ldr	r3, [pc, #380]	; (8007bb8 <UART_SetConfig+0x54c>)
 8007a3c:	4413      	add	r3, r2
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	6852      	ldr	r2, [r2, #4]
 8007a42:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	61bb      	str	r3, [r7, #24]
        break;
 8007a4a:	e01e      	b.n	8007a8a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a4c:	f7fd fc7e 	bl	800534c <HAL_RCC_GetSysClockFreq>
 8007a50:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	005a      	lsls	r2, r3, #1
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	085b      	lsrs	r3, r3, #1
 8007a5c:	441a      	add	r2, r3
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	61bb      	str	r3, [r7, #24]
        break;
 8007a6a:	e00e      	b.n	8007a8a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	085b      	lsrs	r3, r3, #1
 8007a72:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	61bb      	str	r3, [r7, #24]
        break;
 8007a82:	e002      	b.n	8007a8a <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8007a84:	2301      	movs	r3, #1
 8007a86:	75fb      	strb	r3, [r7, #23]
        break;
 8007a88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a8a:	69bb      	ldr	r3, [r7, #24]
 8007a8c:	2b0f      	cmp	r3, #15
 8007a8e:	d916      	bls.n	8007abe <UART_SetConfig+0x452>
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a96:	d212      	bcs.n	8007abe <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a98:	69bb      	ldr	r3, [r7, #24]
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	f023 030f 	bic.w	r3, r3, #15
 8007aa0:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	085b      	lsrs	r3, r3, #1
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	f003 0307 	and.w	r3, r3, #7
 8007aac:	b29a      	uxth	r2, r3
 8007aae:	897b      	ldrh	r3, [r7, #10]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	897a      	ldrh	r2, [r7, #10]
 8007aba:	60da      	str	r2, [r3, #12]
 8007abc:	e070      	b.n	8007ba0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	75fb      	strb	r3, [r7, #23]
 8007ac2:	e06d      	b.n	8007ba0 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8007ac4:	7ffb      	ldrb	r3, [r7, #31]
 8007ac6:	2b08      	cmp	r3, #8
 8007ac8:	d859      	bhi.n	8007b7e <UART_SetConfig+0x512>
 8007aca:	a201      	add	r2, pc, #4	; (adr r2, 8007ad0 <UART_SetConfig+0x464>)
 8007acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ad0:	08007af5 	.word	0x08007af5
 8007ad4:	08007b13 	.word	0x08007b13
 8007ad8:	08007b31 	.word	0x08007b31
 8007adc:	08007b7f 	.word	0x08007b7f
 8007ae0:	08007b49 	.word	0x08007b49
 8007ae4:	08007b7f 	.word	0x08007b7f
 8007ae8:	08007b7f 	.word	0x08007b7f
 8007aec:	08007b7f 	.word	0x08007b7f
 8007af0:	08007b67 	.word	0x08007b67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007af4:	f7fd fd0e 	bl	8005514 <HAL_RCC_GetPCLK1Freq>
 8007af8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	085a      	lsrs	r2, r3, #1
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	441a      	add	r2, r3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	61bb      	str	r3, [r7, #24]
        break;
 8007b10:	e038      	b.n	8007b84 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b12:	f7fd fd13 	bl	800553c <HAL_RCC_GetPCLK2Freq>
 8007b16:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	085a      	lsrs	r2, r3, #1
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	441a      	add	r2, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	61bb      	str	r3, [r7, #24]
        break;
 8007b2e:	e029      	b.n	8007b84 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	085a      	lsrs	r2, r3, #1
 8007b36:	4b21      	ldr	r3, [pc, #132]	; (8007bbc <UART_SetConfig+0x550>)
 8007b38:	4413      	add	r3, r2
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	6852      	ldr	r2, [r2, #4]
 8007b3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	61bb      	str	r3, [r7, #24]
        break;
 8007b46:	e01d      	b.n	8007b84 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b48:	f7fd fc00 	bl	800534c <HAL_RCC_GetSysClockFreq>
 8007b4c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	085a      	lsrs	r2, r3, #1
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	441a      	add	r2, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	61bb      	str	r3, [r7, #24]
        break;
 8007b64:	e00e      	b.n	8007b84 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	085b      	lsrs	r3, r3, #1
 8007b6c:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	61bb      	str	r3, [r7, #24]
        break;
 8007b7c:	e002      	b.n	8007b84 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	75fb      	strb	r3, [r7, #23]
        break;
 8007b82:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b84:	69bb      	ldr	r3, [r7, #24]
 8007b86:	2b0f      	cmp	r3, #15
 8007b88:	d908      	bls.n	8007b9c <UART_SetConfig+0x530>
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b90:	d204      	bcs.n	8007b9c <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	69ba      	ldr	r2, [r7, #24]
 8007b98:	60da      	str	r2, [r3, #12]
 8007b9a:	e001      	b.n	8007ba0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3720      	adds	r7, #32
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	01e84800 	.word	0x01e84800
 8007bbc:	00f42400 	.word	0x00f42400

08007bc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bcc:	f003 0301 	and.w	r3, r3, #1
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d00a      	beq.n	8007bea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	430a      	orrs	r2, r1
 8007be8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bee:	f003 0302 	and.w	r3, r3, #2
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d00a      	beq.n	8007c0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	430a      	orrs	r2, r1
 8007c0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c10:	f003 0304 	and.w	r3, r3, #4
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00a      	beq.n	8007c2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	430a      	orrs	r2, r1
 8007c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c32:	f003 0308 	and.w	r3, r3, #8
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d00a      	beq.n	8007c50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	430a      	orrs	r2, r1
 8007c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c54:	f003 0310 	and.w	r3, r3, #16
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00a      	beq.n	8007c72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	689b      	ldr	r3, [r3, #8]
 8007c62:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	430a      	orrs	r2, r1
 8007c70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c76:	f003 0320 	and.w	r3, r3, #32
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00a      	beq.n	8007c94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	430a      	orrs	r2, r1
 8007c92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d01a      	beq.n	8007cd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	430a      	orrs	r2, r1
 8007cb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cbe:	d10a      	bne.n	8007cd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d00a      	beq.n	8007cf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	430a      	orrs	r2, r1
 8007cf6:	605a      	str	r2, [r3, #4]
  }
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b086      	sub	sp, #24
 8007d08:	af02      	add	r7, sp, #8
 8007d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007d12:	f7fb f8a7 	bl	8002e64 <HAL_GetTick>
 8007d16:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 0308 	and.w	r3, r3, #8
 8007d22:	2b08      	cmp	r3, #8
 8007d24:	d10e      	bne.n	8007d44 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d2a:	9300      	str	r3, [sp, #0]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 f814 	bl	8007d62 <UART_WaitOnFlagUntilTimeout>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d001      	beq.n	8007d44 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d40:	2303      	movs	r3, #3
 8007d42:	e00a      	b.n	8007d5a <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2220      	movs	r2, #32
 8007d48:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2220      	movs	r2, #32
 8007d4e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007d58:	2300      	movs	r3, #0
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b084      	sub	sp, #16
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	60f8      	str	r0, [r7, #12]
 8007d6a:	60b9      	str	r1, [r7, #8]
 8007d6c:	603b      	str	r3, [r7, #0]
 8007d6e:	4613      	mov	r3, r2
 8007d70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d72:	e05d      	b.n	8007e30 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d7a:	d059      	beq.n	8007e30 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d7c:	f7fb f872 	bl	8002e64 <HAL_GetTick>
 8007d80:	4602      	mov	r2, r0
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	69ba      	ldr	r2, [r7, #24]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d302      	bcc.n	8007d92 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d8c:	69bb      	ldr	r3, [r7, #24]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d11b      	bne.n	8007dca <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007da0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	689a      	ldr	r2, [r3, #8]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f022 0201 	bic.w	r2, r2, #1
 8007db0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2220      	movs	r2, #32
 8007db6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2220      	movs	r2, #32
 8007dbc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007dc6:	2303      	movs	r3, #3
 8007dc8:	e042      	b.n	8007e50 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0304 	and.w	r3, r3, #4
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d02b      	beq.n	8007e30 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	69db      	ldr	r3, [r3, #28]
 8007dde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007de2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007de6:	d123      	bne.n	8007e30 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007df0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007e00:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	689a      	ldr	r2, [r3, #8]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f022 0201 	bic.w	r2, r2, #1
 8007e10:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2220      	movs	r2, #32
 8007e16:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2220      	movs	r2, #32
 8007e1c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2220      	movs	r2, #32
 8007e22:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8007e2c:	2303      	movs	r3, #3
 8007e2e:	e00f      	b.n	8007e50 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	69da      	ldr	r2, [r3, #28]
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	4013      	ands	r3, r2
 8007e3a:	68ba      	ldr	r2, [r7, #8]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	bf0c      	ite	eq
 8007e40:	2301      	moveq	r3, #1
 8007e42:	2300      	movne	r3, #0
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	461a      	mov	r2, r3
 8007e48:	79fb      	ldrb	r3, [r7, #7]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d092      	beq.n	8007d74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3710      	adds	r7, #16
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007e6e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	689a      	ldr	r2, [r3, #8]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f022 0201 	bic.w	r2, r2, #1
 8007e7e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2220      	movs	r2, #32
 8007e84:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b084      	sub	sp, #16
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f7ff fbce 	bl	8007658 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ebc:	bf00      	nop
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007eda:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2220      	movs	r2, #32
 8007ee0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f7ff fbab 	bl	8007644 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007eee:	bf00      	nop
 8007ef0:	3708      	adds	r7, #8
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b084      	sub	sp, #16
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007f04:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f0a:	2b22      	cmp	r3, #34	; 0x22
 8007f0c:	d13a      	bne.n	8007f84 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f14:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007f16:	89bb      	ldrh	r3, [r7, #12]
 8007f18:	b2d9      	uxtb	r1, r3
 8007f1a:	89fb      	ldrh	r3, [r7, #14]
 8007f1c:	b2da      	uxtb	r2, r3
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f22:	400a      	ands	r2, r1
 8007f24:	b2d2      	uxtb	r2, r2
 8007f26:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f2c:	1c5a      	adds	r2, r3, #1
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	b29a      	uxth	r2, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d121      	bne.n	8007f94 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007f5e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	689a      	ldr	r2, [r3, #8]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f022 0201 	bic.w	r2, r2, #1
 8007f6e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2220      	movs	r2, #32
 8007f74:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f7f9 fff5 	bl	8001f6c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f82:	e007      	b.n	8007f94 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	699a      	ldr	r2, [r3, #24]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f042 0208 	orr.w	r2, r2, #8
 8007f92:	619a      	str	r2, [r3, #24]
}
 8007f94:	bf00      	nop
 8007f96:	3710      	adds	r7, #16
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007faa:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007fb0:	2b22      	cmp	r3, #34	; 0x22
 8007fb2:	d13a      	bne.n	800802a <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fba:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fc0:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8007fc2:	89ba      	ldrh	r2, [r7, #12]
 8007fc4:	89fb      	ldrh	r3, [r7, #14]
 8007fc6:	4013      	ands	r3, r2
 8007fc8:	b29a      	uxth	r2, r3
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fd2:	1c9a      	adds	r2, r3, #2
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	3b01      	subs	r3, #1
 8007fe2:	b29a      	uxth	r2, r3
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ff0:	b29b      	uxth	r3, r3
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d121      	bne.n	800803a <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008004:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	689a      	ldr	r2, [r3, #8]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f022 0201 	bic.w	r2, r2, #1
 8008014:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2220      	movs	r2, #32
 800801a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2200      	movs	r2, #0
 8008020:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f7f9 ffa2 	bl	8001f6c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008028:	e007      	b.n	800803a <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	699a      	ldr	r2, [r3, #24]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f042 0208 	orr.w	r2, r2, #8
 8008038:	619a      	str	r2, [r3, #24]
}
 800803a:	bf00      	nop
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
	...

08008044 <arm_pid_init_f32>:
 8008044:	ed90 7a08 	vldr	s14, [r0, #32]
 8008048:	edd0 7a06 	vldr	s15, [r0, #24]
 800804c:	ed90 6a07 	vldr	s12, [r0, #28]
 8008050:	eef1 6a67 	vneg.f32	s13, s15
 8008054:	ed80 7a02 	vstr	s14, [r0, #8]
 8008058:	ee77 7a86 	vadd.f32	s15, s15, s12
 800805c:	ee37 6a07 	vadd.f32	s12, s14, s14
 8008060:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008064:	ee36 7ac6 	vsub.f32	s14, s13, s12
 8008068:	edc0 7a00 	vstr	s15, [r0]
 800806c:	ed80 7a01 	vstr	s14, [r0, #4]
 8008070:	b901      	cbnz	r1, 8008074 <arm_pid_init_f32+0x30>
 8008072:	4770      	bx	lr
 8008074:	2300      	movs	r3, #0
 8008076:	60c3      	str	r3, [r0, #12]
 8008078:	6103      	str	r3, [r0, #16]
 800807a:	6143      	str	r3, [r0, #20]
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop

08008080 <__errno>:
 8008080:	4b01      	ldr	r3, [pc, #4]	; (8008088 <__errno+0x8>)
 8008082:	6818      	ldr	r0, [r3, #0]
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	2000004c 	.word	0x2000004c

0800808c <__libc_init_array>:
 800808c:	b570      	push	{r4, r5, r6, lr}
 800808e:	4e0d      	ldr	r6, [pc, #52]	; (80080c4 <__libc_init_array+0x38>)
 8008090:	4c0d      	ldr	r4, [pc, #52]	; (80080c8 <__libc_init_array+0x3c>)
 8008092:	1ba4      	subs	r4, r4, r6
 8008094:	10a4      	asrs	r4, r4, #2
 8008096:	2500      	movs	r5, #0
 8008098:	42a5      	cmp	r5, r4
 800809a:	d109      	bne.n	80080b0 <__libc_init_array+0x24>
 800809c:	4e0b      	ldr	r6, [pc, #44]	; (80080cc <__libc_init_array+0x40>)
 800809e:	4c0c      	ldr	r4, [pc, #48]	; (80080d0 <__libc_init_array+0x44>)
 80080a0:	f004 f9ac 	bl	800c3fc <_init>
 80080a4:	1ba4      	subs	r4, r4, r6
 80080a6:	10a4      	asrs	r4, r4, #2
 80080a8:	2500      	movs	r5, #0
 80080aa:	42a5      	cmp	r5, r4
 80080ac:	d105      	bne.n	80080ba <__libc_init_array+0x2e>
 80080ae:	bd70      	pop	{r4, r5, r6, pc}
 80080b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080b4:	4798      	blx	r3
 80080b6:	3501      	adds	r5, #1
 80080b8:	e7ee      	b.n	8008098 <__libc_init_array+0xc>
 80080ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080be:	4798      	blx	r3
 80080c0:	3501      	adds	r5, #1
 80080c2:	e7f2      	b.n	80080aa <__libc_init_array+0x1e>
 80080c4:	0800c7d4 	.word	0x0800c7d4
 80080c8:	0800c7d4 	.word	0x0800c7d4
 80080cc:	0800c7d4 	.word	0x0800c7d4
 80080d0:	0800c7d8 	.word	0x0800c7d8

080080d4 <memset>:
 80080d4:	4402      	add	r2, r0
 80080d6:	4603      	mov	r3, r0
 80080d8:	4293      	cmp	r3, r2
 80080da:	d100      	bne.n	80080de <memset+0xa>
 80080dc:	4770      	bx	lr
 80080de:	f803 1b01 	strb.w	r1, [r3], #1
 80080e2:	e7f9      	b.n	80080d8 <memset+0x4>

080080e4 <__cvt>:
 80080e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080e8:	ec55 4b10 	vmov	r4, r5, d0
 80080ec:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80080ee:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80080f2:	2d00      	cmp	r5, #0
 80080f4:	460e      	mov	r6, r1
 80080f6:	4691      	mov	r9, r2
 80080f8:	4619      	mov	r1, r3
 80080fa:	bfb8      	it	lt
 80080fc:	4622      	movlt	r2, r4
 80080fe:	462b      	mov	r3, r5
 8008100:	f027 0720 	bic.w	r7, r7, #32
 8008104:	bfbb      	ittet	lt
 8008106:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800810a:	461d      	movlt	r5, r3
 800810c:	2300      	movge	r3, #0
 800810e:	232d      	movlt	r3, #45	; 0x2d
 8008110:	bfb8      	it	lt
 8008112:	4614      	movlt	r4, r2
 8008114:	2f46      	cmp	r7, #70	; 0x46
 8008116:	700b      	strb	r3, [r1, #0]
 8008118:	d004      	beq.n	8008124 <__cvt+0x40>
 800811a:	2f45      	cmp	r7, #69	; 0x45
 800811c:	d100      	bne.n	8008120 <__cvt+0x3c>
 800811e:	3601      	adds	r6, #1
 8008120:	2102      	movs	r1, #2
 8008122:	e000      	b.n	8008126 <__cvt+0x42>
 8008124:	2103      	movs	r1, #3
 8008126:	ab03      	add	r3, sp, #12
 8008128:	9301      	str	r3, [sp, #4]
 800812a:	ab02      	add	r3, sp, #8
 800812c:	9300      	str	r3, [sp, #0]
 800812e:	4632      	mov	r2, r6
 8008130:	4653      	mov	r3, sl
 8008132:	ec45 4b10 	vmov	d0, r4, r5
 8008136:	f001 fdc3 	bl	8009cc0 <_dtoa_r>
 800813a:	2f47      	cmp	r7, #71	; 0x47
 800813c:	4680      	mov	r8, r0
 800813e:	d102      	bne.n	8008146 <__cvt+0x62>
 8008140:	f019 0f01 	tst.w	r9, #1
 8008144:	d026      	beq.n	8008194 <__cvt+0xb0>
 8008146:	2f46      	cmp	r7, #70	; 0x46
 8008148:	eb08 0906 	add.w	r9, r8, r6
 800814c:	d111      	bne.n	8008172 <__cvt+0x8e>
 800814e:	f898 3000 	ldrb.w	r3, [r8]
 8008152:	2b30      	cmp	r3, #48	; 0x30
 8008154:	d10a      	bne.n	800816c <__cvt+0x88>
 8008156:	2200      	movs	r2, #0
 8008158:	2300      	movs	r3, #0
 800815a:	4620      	mov	r0, r4
 800815c:	4629      	mov	r1, r5
 800815e:	f7f8 fcd3 	bl	8000b08 <__aeabi_dcmpeq>
 8008162:	b918      	cbnz	r0, 800816c <__cvt+0x88>
 8008164:	f1c6 0601 	rsb	r6, r6, #1
 8008168:	f8ca 6000 	str.w	r6, [sl]
 800816c:	f8da 3000 	ldr.w	r3, [sl]
 8008170:	4499      	add	r9, r3
 8008172:	2200      	movs	r2, #0
 8008174:	2300      	movs	r3, #0
 8008176:	4620      	mov	r0, r4
 8008178:	4629      	mov	r1, r5
 800817a:	f7f8 fcc5 	bl	8000b08 <__aeabi_dcmpeq>
 800817e:	b938      	cbnz	r0, 8008190 <__cvt+0xac>
 8008180:	2230      	movs	r2, #48	; 0x30
 8008182:	9b03      	ldr	r3, [sp, #12]
 8008184:	454b      	cmp	r3, r9
 8008186:	d205      	bcs.n	8008194 <__cvt+0xb0>
 8008188:	1c59      	adds	r1, r3, #1
 800818a:	9103      	str	r1, [sp, #12]
 800818c:	701a      	strb	r2, [r3, #0]
 800818e:	e7f8      	b.n	8008182 <__cvt+0x9e>
 8008190:	f8cd 900c 	str.w	r9, [sp, #12]
 8008194:	9b03      	ldr	r3, [sp, #12]
 8008196:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008198:	eba3 0308 	sub.w	r3, r3, r8
 800819c:	4640      	mov	r0, r8
 800819e:	6013      	str	r3, [r2, #0]
 80081a0:	b004      	add	sp, #16
 80081a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080081a6 <__exponent>:
 80081a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081a8:	2900      	cmp	r1, #0
 80081aa:	4604      	mov	r4, r0
 80081ac:	bfba      	itte	lt
 80081ae:	4249      	neglt	r1, r1
 80081b0:	232d      	movlt	r3, #45	; 0x2d
 80081b2:	232b      	movge	r3, #43	; 0x2b
 80081b4:	2909      	cmp	r1, #9
 80081b6:	f804 2b02 	strb.w	r2, [r4], #2
 80081ba:	7043      	strb	r3, [r0, #1]
 80081bc:	dd20      	ble.n	8008200 <__exponent+0x5a>
 80081be:	f10d 0307 	add.w	r3, sp, #7
 80081c2:	461f      	mov	r7, r3
 80081c4:	260a      	movs	r6, #10
 80081c6:	fb91 f5f6 	sdiv	r5, r1, r6
 80081ca:	fb06 1115 	mls	r1, r6, r5, r1
 80081ce:	3130      	adds	r1, #48	; 0x30
 80081d0:	2d09      	cmp	r5, #9
 80081d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80081d6:	f103 32ff 	add.w	r2, r3, #4294967295
 80081da:	4629      	mov	r1, r5
 80081dc:	dc09      	bgt.n	80081f2 <__exponent+0x4c>
 80081de:	3130      	adds	r1, #48	; 0x30
 80081e0:	3b02      	subs	r3, #2
 80081e2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80081e6:	42bb      	cmp	r3, r7
 80081e8:	4622      	mov	r2, r4
 80081ea:	d304      	bcc.n	80081f6 <__exponent+0x50>
 80081ec:	1a10      	subs	r0, r2, r0
 80081ee:	b003      	add	sp, #12
 80081f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081f2:	4613      	mov	r3, r2
 80081f4:	e7e7      	b.n	80081c6 <__exponent+0x20>
 80081f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081fa:	f804 2b01 	strb.w	r2, [r4], #1
 80081fe:	e7f2      	b.n	80081e6 <__exponent+0x40>
 8008200:	2330      	movs	r3, #48	; 0x30
 8008202:	4419      	add	r1, r3
 8008204:	7083      	strb	r3, [r0, #2]
 8008206:	1d02      	adds	r2, r0, #4
 8008208:	70c1      	strb	r1, [r0, #3]
 800820a:	e7ef      	b.n	80081ec <__exponent+0x46>

0800820c <_printf_float>:
 800820c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008210:	b08d      	sub	sp, #52	; 0x34
 8008212:	460c      	mov	r4, r1
 8008214:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008218:	4616      	mov	r6, r2
 800821a:	461f      	mov	r7, r3
 800821c:	4605      	mov	r5, r0
 800821e:	f002 fe41 	bl	800aea4 <_localeconv_r>
 8008222:	6803      	ldr	r3, [r0, #0]
 8008224:	9304      	str	r3, [sp, #16]
 8008226:	4618      	mov	r0, r3
 8008228:	f7f7 fff2 	bl	8000210 <strlen>
 800822c:	2300      	movs	r3, #0
 800822e:	930a      	str	r3, [sp, #40]	; 0x28
 8008230:	f8d8 3000 	ldr.w	r3, [r8]
 8008234:	9005      	str	r0, [sp, #20]
 8008236:	3307      	adds	r3, #7
 8008238:	f023 0307 	bic.w	r3, r3, #7
 800823c:	f103 0208 	add.w	r2, r3, #8
 8008240:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008244:	f8d4 b000 	ldr.w	fp, [r4]
 8008248:	f8c8 2000 	str.w	r2, [r8]
 800824c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008250:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008254:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008258:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800825c:	9307      	str	r3, [sp, #28]
 800825e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008262:	f04f 32ff 	mov.w	r2, #4294967295
 8008266:	4ba7      	ldr	r3, [pc, #668]	; (8008504 <_printf_float+0x2f8>)
 8008268:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800826c:	f7f8 fc7e 	bl	8000b6c <__aeabi_dcmpun>
 8008270:	bb70      	cbnz	r0, 80082d0 <_printf_float+0xc4>
 8008272:	f04f 32ff 	mov.w	r2, #4294967295
 8008276:	4ba3      	ldr	r3, [pc, #652]	; (8008504 <_printf_float+0x2f8>)
 8008278:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800827c:	f7f8 fc58 	bl	8000b30 <__aeabi_dcmple>
 8008280:	bb30      	cbnz	r0, 80082d0 <_printf_float+0xc4>
 8008282:	2200      	movs	r2, #0
 8008284:	2300      	movs	r3, #0
 8008286:	4640      	mov	r0, r8
 8008288:	4649      	mov	r1, r9
 800828a:	f7f8 fc47 	bl	8000b1c <__aeabi_dcmplt>
 800828e:	b110      	cbz	r0, 8008296 <_printf_float+0x8a>
 8008290:	232d      	movs	r3, #45	; 0x2d
 8008292:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008296:	4a9c      	ldr	r2, [pc, #624]	; (8008508 <_printf_float+0x2fc>)
 8008298:	4b9c      	ldr	r3, [pc, #624]	; (800850c <_printf_float+0x300>)
 800829a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800829e:	bf8c      	ite	hi
 80082a0:	4690      	movhi	r8, r2
 80082a2:	4698      	movls	r8, r3
 80082a4:	2303      	movs	r3, #3
 80082a6:	f02b 0204 	bic.w	r2, fp, #4
 80082aa:	6123      	str	r3, [r4, #16]
 80082ac:	6022      	str	r2, [r4, #0]
 80082ae:	f04f 0900 	mov.w	r9, #0
 80082b2:	9700      	str	r7, [sp, #0]
 80082b4:	4633      	mov	r3, r6
 80082b6:	aa0b      	add	r2, sp, #44	; 0x2c
 80082b8:	4621      	mov	r1, r4
 80082ba:	4628      	mov	r0, r5
 80082bc:	f000 f9e6 	bl	800868c <_printf_common>
 80082c0:	3001      	adds	r0, #1
 80082c2:	f040 808d 	bne.w	80083e0 <_printf_float+0x1d4>
 80082c6:	f04f 30ff 	mov.w	r0, #4294967295
 80082ca:	b00d      	add	sp, #52	; 0x34
 80082cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d0:	4642      	mov	r2, r8
 80082d2:	464b      	mov	r3, r9
 80082d4:	4640      	mov	r0, r8
 80082d6:	4649      	mov	r1, r9
 80082d8:	f7f8 fc48 	bl	8000b6c <__aeabi_dcmpun>
 80082dc:	b110      	cbz	r0, 80082e4 <_printf_float+0xd8>
 80082de:	4a8c      	ldr	r2, [pc, #560]	; (8008510 <_printf_float+0x304>)
 80082e0:	4b8c      	ldr	r3, [pc, #560]	; (8008514 <_printf_float+0x308>)
 80082e2:	e7da      	b.n	800829a <_printf_float+0x8e>
 80082e4:	6861      	ldr	r1, [r4, #4]
 80082e6:	1c4b      	adds	r3, r1, #1
 80082e8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80082ec:	a80a      	add	r0, sp, #40	; 0x28
 80082ee:	d13e      	bne.n	800836e <_printf_float+0x162>
 80082f0:	2306      	movs	r3, #6
 80082f2:	6063      	str	r3, [r4, #4]
 80082f4:	2300      	movs	r3, #0
 80082f6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80082fa:	ab09      	add	r3, sp, #36	; 0x24
 80082fc:	9300      	str	r3, [sp, #0]
 80082fe:	ec49 8b10 	vmov	d0, r8, r9
 8008302:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008306:	6022      	str	r2, [r4, #0]
 8008308:	f8cd a004 	str.w	sl, [sp, #4]
 800830c:	6861      	ldr	r1, [r4, #4]
 800830e:	4628      	mov	r0, r5
 8008310:	f7ff fee8 	bl	80080e4 <__cvt>
 8008314:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008318:	2b47      	cmp	r3, #71	; 0x47
 800831a:	4680      	mov	r8, r0
 800831c:	d109      	bne.n	8008332 <_printf_float+0x126>
 800831e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008320:	1cd8      	adds	r0, r3, #3
 8008322:	db02      	blt.n	800832a <_printf_float+0x11e>
 8008324:	6862      	ldr	r2, [r4, #4]
 8008326:	4293      	cmp	r3, r2
 8008328:	dd47      	ble.n	80083ba <_printf_float+0x1ae>
 800832a:	f1aa 0a02 	sub.w	sl, sl, #2
 800832e:	fa5f fa8a 	uxtb.w	sl, sl
 8008332:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008336:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008338:	d824      	bhi.n	8008384 <_printf_float+0x178>
 800833a:	3901      	subs	r1, #1
 800833c:	4652      	mov	r2, sl
 800833e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008342:	9109      	str	r1, [sp, #36]	; 0x24
 8008344:	f7ff ff2f 	bl	80081a6 <__exponent>
 8008348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800834a:	1813      	adds	r3, r2, r0
 800834c:	2a01      	cmp	r2, #1
 800834e:	4681      	mov	r9, r0
 8008350:	6123      	str	r3, [r4, #16]
 8008352:	dc02      	bgt.n	800835a <_printf_float+0x14e>
 8008354:	6822      	ldr	r2, [r4, #0]
 8008356:	07d1      	lsls	r1, r2, #31
 8008358:	d501      	bpl.n	800835e <_printf_float+0x152>
 800835a:	3301      	adds	r3, #1
 800835c:	6123      	str	r3, [r4, #16]
 800835e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008362:	2b00      	cmp	r3, #0
 8008364:	d0a5      	beq.n	80082b2 <_printf_float+0xa6>
 8008366:	232d      	movs	r3, #45	; 0x2d
 8008368:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800836c:	e7a1      	b.n	80082b2 <_printf_float+0xa6>
 800836e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8008372:	f000 8177 	beq.w	8008664 <_printf_float+0x458>
 8008376:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800837a:	d1bb      	bne.n	80082f4 <_printf_float+0xe8>
 800837c:	2900      	cmp	r1, #0
 800837e:	d1b9      	bne.n	80082f4 <_printf_float+0xe8>
 8008380:	2301      	movs	r3, #1
 8008382:	e7b6      	b.n	80082f2 <_printf_float+0xe6>
 8008384:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8008388:	d119      	bne.n	80083be <_printf_float+0x1b2>
 800838a:	2900      	cmp	r1, #0
 800838c:	6863      	ldr	r3, [r4, #4]
 800838e:	dd0c      	ble.n	80083aa <_printf_float+0x19e>
 8008390:	6121      	str	r1, [r4, #16]
 8008392:	b913      	cbnz	r3, 800839a <_printf_float+0x18e>
 8008394:	6822      	ldr	r2, [r4, #0]
 8008396:	07d2      	lsls	r2, r2, #31
 8008398:	d502      	bpl.n	80083a0 <_printf_float+0x194>
 800839a:	3301      	adds	r3, #1
 800839c:	440b      	add	r3, r1
 800839e:	6123      	str	r3, [r4, #16]
 80083a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083a2:	65a3      	str	r3, [r4, #88]	; 0x58
 80083a4:	f04f 0900 	mov.w	r9, #0
 80083a8:	e7d9      	b.n	800835e <_printf_float+0x152>
 80083aa:	b913      	cbnz	r3, 80083b2 <_printf_float+0x1a6>
 80083ac:	6822      	ldr	r2, [r4, #0]
 80083ae:	07d0      	lsls	r0, r2, #31
 80083b0:	d501      	bpl.n	80083b6 <_printf_float+0x1aa>
 80083b2:	3302      	adds	r3, #2
 80083b4:	e7f3      	b.n	800839e <_printf_float+0x192>
 80083b6:	2301      	movs	r3, #1
 80083b8:	e7f1      	b.n	800839e <_printf_float+0x192>
 80083ba:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80083be:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80083c2:	4293      	cmp	r3, r2
 80083c4:	db05      	blt.n	80083d2 <_printf_float+0x1c6>
 80083c6:	6822      	ldr	r2, [r4, #0]
 80083c8:	6123      	str	r3, [r4, #16]
 80083ca:	07d1      	lsls	r1, r2, #31
 80083cc:	d5e8      	bpl.n	80083a0 <_printf_float+0x194>
 80083ce:	3301      	adds	r3, #1
 80083d0:	e7e5      	b.n	800839e <_printf_float+0x192>
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	bfd4      	ite	le
 80083d6:	f1c3 0302 	rsble	r3, r3, #2
 80083da:	2301      	movgt	r3, #1
 80083dc:	4413      	add	r3, r2
 80083de:	e7de      	b.n	800839e <_printf_float+0x192>
 80083e0:	6823      	ldr	r3, [r4, #0]
 80083e2:	055a      	lsls	r2, r3, #21
 80083e4:	d407      	bmi.n	80083f6 <_printf_float+0x1ea>
 80083e6:	6923      	ldr	r3, [r4, #16]
 80083e8:	4642      	mov	r2, r8
 80083ea:	4631      	mov	r1, r6
 80083ec:	4628      	mov	r0, r5
 80083ee:	47b8      	blx	r7
 80083f0:	3001      	adds	r0, #1
 80083f2:	d12b      	bne.n	800844c <_printf_float+0x240>
 80083f4:	e767      	b.n	80082c6 <_printf_float+0xba>
 80083f6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80083fa:	f240 80dc 	bls.w	80085b6 <_printf_float+0x3aa>
 80083fe:	2200      	movs	r2, #0
 8008400:	2300      	movs	r3, #0
 8008402:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008406:	f7f8 fb7f 	bl	8000b08 <__aeabi_dcmpeq>
 800840a:	2800      	cmp	r0, #0
 800840c:	d033      	beq.n	8008476 <_printf_float+0x26a>
 800840e:	2301      	movs	r3, #1
 8008410:	4a41      	ldr	r2, [pc, #260]	; (8008518 <_printf_float+0x30c>)
 8008412:	4631      	mov	r1, r6
 8008414:	4628      	mov	r0, r5
 8008416:	47b8      	blx	r7
 8008418:	3001      	adds	r0, #1
 800841a:	f43f af54 	beq.w	80082c6 <_printf_float+0xba>
 800841e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008422:	429a      	cmp	r2, r3
 8008424:	db02      	blt.n	800842c <_printf_float+0x220>
 8008426:	6823      	ldr	r3, [r4, #0]
 8008428:	07d8      	lsls	r0, r3, #31
 800842a:	d50f      	bpl.n	800844c <_printf_float+0x240>
 800842c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008430:	4631      	mov	r1, r6
 8008432:	4628      	mov	r0, r5
 8008434:	47b8      	blx	r7
 8008436:	3001      	adds	r0, #1
 8008438:	f43f af45 	beq.w	80082c6 <_printf_float+0xba>
 800843c:	f04f 0800 	mov.w	r8, #0
 8008440:	f104 091a 	add.w	r9, r4, #26
 8008444:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008446:	3b01      	subs	r3, #1
 8008448:	4543      	cmp	r3, r8
 800844a:	dc09      	bgt.n	8008460 <_printf_float+0x254>
 800844c:	6823      	ldr	r3, [r4, #0]
 800844e:	079b      	lsls	r3, r3, #30
 8008450:	f100 8103 	bmi.w	800865a <_printf_float+0x44e>
 8008454:	68e0      	ldr	r0, [r4, #12]
 8008456:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008458:	4298      	cmp	r0, r3
 800845a:	bfb8      	it	lt
 800845c:	4618      	movlt	r0, r3
 800845e:	e734      	b.n	80082ca <_printf_float+0xbe>
 8008460:	2301      	movs	r3, #1
 8008462:	464a      	mov	r2, r9
 8008464:	4631      	mov	r1, r6
 8008466:	4628      	mov	r0, r5
 8008468:	47b8      	blx	r7
 800846a:	3001      	adds	r0, #1
 800846c:	f43f af2b 	beq.w	80082c6 <_printf_float+0xba>
 8008470:	f108 0801 	add.w	r8, r8, #1
 8008474:	e7e6      	b.n	8008444 <_printf_float+0x238>
 8008476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008478:	2b00      	cmp	r3, #0
 800847a:	dc2b      	bgt.n	80084d4 <_printf_float+0x2c8>
 800847c:	2301      	movs	r3, #1
 800847e:	4a26      	ldr	r2, [pc, #152]	; (8008518 <_printf_float+0x30c>)
 8008480:	4631      	mov	r1, r6
 8008482:	4628      	mov	r0, r5
 8008484:	47b8      	blx	r7
 8008486:	3001      	adds	r0, #1
 8008488:	f43f af1d 	beq.w	80082c6 <_printf_float+0xba>
 800848c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800848e:	b923      	cbnz	r3, 800849a <_printf_float+0x28e>
 8008490:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008492:	b913      	cbnz	r3, 800849a <_printf_float+0x28e>
 8008494:	6823      	ldr	r3, [r4, #0]
 8008496:	07d9      	lsls	r1, r3, #31
 8008498:	d5d8      	bpl.n	800844c <_printf_float+0x240>
 800849a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800849e:	4631      	mov	r1, r6
 80084a0:	4628      	mov	r0, r5
 80084a2:	47b8      	blx	r7
 80084a4:	3001      	adds	r0, #1
 80084a6:	f43f af0e 	beq.w	80082c6 <_printf_float+0xba>
 80084aa:	f04f 0900 	mov.w	r9, #0
 80084ae:	f104 0a1a 	add.w	sl, r4, #26
 80084b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084b4:	425b      	negs	r3, r3
 80084b6:	454b      	cmp	r3, r9
 80084b8:	dc01      	bgt.n	80084be <_printf_float+0x2b2>
 80084ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084bc:	e794      	b.n	80083e8 <_printf_float+0x1dc>
 80084be:	2301      	movs	r3, #1
 80084c0:	4652      	mov	r2, sl
 80084c2:	4631      	mov	r1, r6
 80084c4:	4628      	mov	r0, r5
 80084c6:	47b8      	blx	r7
 80084c8:	3001      	adds	r0, #1
 80084ca:	f43f aefc 	beq.w	80082c6 <_printf_float+0xba>
 80084ce:	f109 0901 	add.w	r9, r9, #1
 80084d2:	e7ee      	b.n	80084b2 <_printf_float+0x2a6>
 80084d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084d8:	429a      	cmp	r2, r3
 80084da:	bfa8      	it	ge
 80084dc:	461a      	movge	r2, r3
 80084de:	2a00      	cmp	r2, #0
 80084e0:	4691      	mov	r9, r2
 80084e2:	dd07      	ble.n	80084f4 <_printf_float+0x2e8>
 80084e4:	4613      	mov	r3, r2
 80084e6:	4631      	mov	r1, r6
 80084e8:	4642      	mov	r2, r8
 80084ea:	4628      	mov	r0, r5
 80084ec:	47b8      	blx	r7
 80084ee:	3001      	adds	r0, #1
 80084f0:	f43f aee9 	beq.w	80082c6 <_printf_float+0xba>
 80084f4:	f104 031a 	add.w	r3, r4, #26
 80084f8:	f04f 0b00 	mov.w	fp, #0
 80084fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008500:	9306      	str	r3, [sp, #24]
 8008502:	e015      	b.n	8008530 <_printf_float+0x324>
 8008504:	7fefffff 	.word	0x7fefffff
 8008508:	0800c4a4 	.word	0x0800c4a4
 800850c:	0800c4a0 	.word	0x0800c4a0
 8008510:	0800c4ac 	.word	0x0800c4ac
 8008514:	0800c4a8 	.word	0x0800c4a8
 8008518:	0800c663 	.word	0x0800c663
 800851c:	2301      	movs	r3, #1
 800851e:	9a06      	ldr	r2, [sp, #24]
 8008520:	4631      	mov	r1, r6
 8008522:	4628      	mov	r0, r5
 8008524:	47b8      	blx	r7
 8008526:	3001      	adds	r0, #1
 8008528:	f43f aecd 	beq.w	80082c6 <_printf_float+0xba>
 800852c:	f10b 0b01 	add.w	fp, fp, #1
 8008530:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008534:	ebaa 0309 	sub.w	r3, sl, r9
 8008538:	455b      	cmp	r3, fp
 800853a:	dcef      	bgt.n	800851c <_printf_float+0x310>
 800853c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008540:	429a      	cmp	r2, r3
 8008542:	44d0      	add	r8, sl
 8008544:	db15      	blt.n	8008572 <_printf_float+0x366>
 8008546:	6823      	ldr	r3, [r4, #0]
 8008548:	07da      	lsls	r2, r3, #31
 800854a:	d412      	bmi.n	8008572 <_printf_float+0x366>
 800854c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800854e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008550:	eba3 020a 	sub.w	r2, r3, sl
 8008554:	eba3 0a01 	sub.w	sl, r3, r1
 8008558:	4592      	cmp	sl, r2
 800855a:	bfa8      	it	ge
 800855c:	4692      	movge	sl, r2
 800855e:	f1ba 0f00 	cmp.w	sl, #0
 8008562:	dc0e      	bgt.n	8008582 <_printf_float+0x376>
 8008564:	f04f 0800 	mov.w	r8, #0
 8008568:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800856c:	f104 091a 	add.w	r9, r4, #26
 8008570:	e019      	b.n	80085a6 <_printf_float+0x39a>
 8008572:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008576:	4631      	mov	r1, r6
 8008578:	4628      	mov	r0, r5
 800857a:	47b8      	blx	r7
 800857c:	3001      	adds	r0, #1
 800857e:	d1e5      	bne.n	800854c <_printf_float+0x340>
 8008580:	e6a1      	b.n	80082c6 <_printf_float+0xba>
 8008582:	4653      	mov	r3, sl
 8008584:	4642      	mov	r2, r8
 8008586:	4631      	mov	r1, r6
 8008588:	4628      	mov	r0, r5
 800858a:	47b8      	blx	r7
 800858c:	3001      	adds	r0, #1
 800858e:	d1e9      	bne.n	8008564 <_printf_float+0x358>
 8008590:	e699      	b.n	80082c6 <_printf_float+0xba>
 8008592:	2301      	movs	r3, #1
 8008594:	464a      	mov	r2, r9
 8008596:	4631      	mov	r1, r6
 8008598:	4628      	mov	r0, r5
 800859a:	47b8      	blx	r7
 800859c:	3001      	adds	r0, #1
 800859e:	f43f ae92 	beq.w	80082c6 <_printf_float+0xba>
 80085a2:	f108 0801 	add.w	r8, r8, #1
 80085a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80085aa:	1a9b      	subs	r3, r3, r2
 80085ac:	eba3 030a 	sub.w	r3, r3, sl
 80085b0:	4543      	cmp	r3, r8
 80085b2:	dcee      	bgt.n	8008592 <_printf_float+0x386>
 80085b4:	e74a      	b.n	800844c <_printf_float+0x240>
 80085b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085b8:	2a01      	cmp	r2, #1
 80085ba:	dc01      	bgt.n	80085c0 <_printf_float+0x3b4>
 80085bc:	07db      	lsls	r3, r3, #31
 80085be:	d53a      	bpl.n	8008636 <_printf_float+0x42a>
 80085c0:	2301      	movs	r3, #1
 80085c2:	4642      	mov	r2, r8
 80085c4:	4631      	mov	r1, r6
 80085c6:	4628      	mov	r0, r5
 80085c8:	47b8      	blx	r7
 80085ca:	3001      	adds	r0, #1
 80085cc:	f43f ae7b 	beq.w	80082c6 <_printf_float+0xba>
 80085d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085d4:	4631      	mov	r1, r6
 80085d6:	4628      	mov	r0, r5
 80085d8:	47b8      	blx	r7
 80085da:	3001      	adds	r0, #1
 80085dc:	f108 0801 	add.w	r8, r8, #1
 80085e0:	f43f ae71 	beq.w	80082c6 <_printf_float+0xba>
 80085e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085e6:	2200      	movs	r2, #0
 80085e8:	f103 3aff 	add.w	sl, r3, #4294967295
 80085ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085f0:	2300      	movs	r3, #0
 80085f2:	f7f8 fa89 	bl	8000b08 <__aeabi_dcmpeq>
 80085f6:	b9c8      	cbnz	r0, 800862c <_printf_float+0x420>
 80085f8:	4653      	mov	r3, sl
 80085fa:	4642      	mov	r2, r8
 80085fc:	4631      	mov	r1, r6
 80085fe:	4628      	mov	r0, r5
 8008600:	47b8      	blx	r7
 8008602:	3001      	adds	r0, #1
 8008604:	d10e      	bne.n	8008624 <_printf_float+0x418>
 8008606:	e65e      	b.n	80082c6 <_printf_float+0xba>
 8008608:	2301      	movs	r3, #1
 800860a:	4652      	mov	r2, sl
 800860c:	4631      	mov	r1, r6
 800860e:	4628      	mov	r0, r5
 8008610:	47b8      	blx	r7
 8008612:	3001      	adds	r0, #1
 8008614:	f43f ae57 	beq.w	80082c6 <_printf_float+0xba>
 8008618:	f108 0801 	add.w	r8, r8, #1
 800861c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800861e:	3b01      	subs	r3, #1
 8008620:	4543      	cmp	r3, r8
 8008622:	dcf1      	bgt.n	8008608 <_printf_float+0x3fc>
 8008624:	464b      	mov	r3, r9
 8008626:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800862a:	e6de      	b.n	80083ea <_printf_float+0x1de>
 800862c:	f04f 0800 	mov.w	r8, #0
 8008630:	f104 0a1a 	add.w	sl, r4, #26
 8008634:	e7f2      	b.n	800861c <_printf_float+0x410>
 8008636:	2301      	movs	r3, #1
 8008638:	e7df      	b.n	80085fa <_printf_float+0x3ee>
 800863a:	2301      	movs	r3, #1
 800863c:	464a      	mov	r2, r9
 800863e:	4631      	mov	r1, r6
 8008640:	4628      	mov	r0, r5
 8008642:	47b8      	blx	r7
 8008644:	3001      	adds	r0, #1
 8008646:	f43f ae3e 	beq.w	80082c6 <_printf_float+0xba>
 800864a:	f108 0801 	add.w	r8, r8, #1
 800864e:	68e3      	ldr	r3, [r4, #12]
 8008650:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008652:	1a9b      	subs	r3, r3, r2
 8008654:	4543      	cmp	r3, r8
 8008656:	dcf0      	bgt.n	800863a <_printf_float+0x42e>
 8008658:	e6fc      	b.n	8008454 <_printf_float+0x248>
 800865a:	f04f 0800 	mov.w	r8, #0
 800865e:	f104 0919 	add.w	r9, r4, #25
 8008662:	e7f4      	b.n	800864e <_printf_float+0x442>
 8008664:	2900      	cmp	r1, #0
 8008666:	f43f ae8b 	beq.w	8008380 <_printf_float+0x174>
 800866a:	2300      	movs	r3, #0
 800866c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008670:	ab09      	add	r3, sp, #36	; 0x24
 8008672:	9300      	str	r3, [sp, #0]
 8008674:	ec49 8b10 	vmov	d0, r8, r9
 8008678:	6022      	str	r2, [r4, #0]
 800867a:	f8cd a004 	str.w	sl, [sp, #4]
 800867e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008682:	4628      	mov	r0, r5
 8008684:	f7ff fd2e 	bl	80080e4 <__cvt>
 8008688:	4680      	mov	r8, r0
 800868a:	e648      	b.n	800831e <_printf_float+0x112>

0800868c <_printf_common>:
 800868c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008690:	4691      	mov	r9, r2
 8008692:	461f      	mov	r7, r3
 8008694:	688a      	ldr	r2, [r1, #8]
 8008696:	690b      	ldr	r3, [r1, #16]
 8008698:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800869c:	4293      	cmp	r3, r2
 800869e:	bfb8      	it	lt
 80086a0:	4613      	movlt	r3, r2
 80086a2:	f8c9 3000 	str.w	r3, [r9]
 80086a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80086aa:	4606      	mov	r6, r0
 80086ac:	460c      	mov	r4, r1
 80086ae:	b112      	cbz	r2, 80086b6 <_printf_common+0x2a>
 80086b0:	3301      	adds	r3, #1
 80086b2:	f8c9 3000 	str.w	r3, [r9]
 80086b6:	6823      	ldr	r3, [r4, #0]
 80086b8:	0699      	lsls	r1, r3, #26
 80086ba:	bf42      	ittt	mi
 80086bc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80086c0:	3302      	addmi	r3, #2
 80086c2:	f8c9 3000 	strmi.w	r3, [r9]
 80086c6:	6825      	ldr	r5, [r4, #0]
 80086c8:	f015 0506 	ands.w	r5, r5, #6
 80086cc:	d107      	bne.n	80086de <_printf_common+0x52>
 80086ce:	f104 0a19 	add.w	sl, r4, #25
 80086d2:	68e3      	ldr	r3, [r4, #12]
 80086d4:	f8d9 2000 	ldr.w	r2, [r9]
 80086d8:	1a9b      	subs	r3, r3, r2
 80086da:	42ab      	cmp	r3, r5
 80086dc:	dc28      	bgt.n	8008730 <_printf_common+0xa4>
 80086de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80086e2:	6822      	ldr	r2, [r4, #0]
 80086e4:	3300      	adds	r3, #0
 80086e6:	bf18      	it	ne
 80086e8:	2301      	movne	r3, #1
 80086ea:	0692      	lsls	r2, r2, #26
 80086ec:	d42d      	bmi.n	800874a <_printf_common+0xbe>
 80086ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086f2:	4639      	mov	r1, r7
 80086f4:	4630      	mov	r0, r6
 80086f6:	47c0      	blx	r8
 80086f8:	3001      	adds	r0, #1
 80086fa:	d020      	beq.n	800873e <_printf_common+0xb2>
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	68e5      	ldr	r5, [r4, #12]
 8008700:	f8d9 2000 	ldr.w	r2, [r9]
 8008704:	f003 0306 	and.w	r3, r3, #6
 8008708:	2b04      	cmp	r3, #4
 800870a:	bf08      	it	eq
 800870c:	1aad      	subeq	r5, r5, r2
 800870e:	68a3      	ldr	r3, [r4, #8]
 8008710:	6922      	ldr	r2, [r4, #16]
 8008712:	bf0c      	ite	eq
 8008714:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008718:	2500      	movne	r5, #0
 800871a:	4293      	cmp	r3, r2
 800871c:	bfc4      	itt	gt
 800871e:	1a9b      	subgt	r3, r3, r2
 8008720:	18ed      	addgt	r5, r5, r3
 8008722:	f04f 0900 	mov.w	r9, #0
 8008726:	341a      	adds	r4, #26
 8008728:	454d      	cmp	r5, r9
 800872a:	d11a      	bne.n	8008762 <_printf_common+0xd6>
 800872c:	2000      	movs	r0, #0
 800872e:	e008      	b.n	8008742 <_printf_common+0xb6>
 8008730:	2301      	movs	r3, #1
 8008732:	4652      	mov	r2, sl
 8008734:	4639      	mov	r1, r7
 8008736:	4630      	mov	r0, r6
 8008738:	47c0      	blx	r8
 800873a:	3001      	adds	r0, #1
 800873c:	d103      	bne.n	8008746 <_printf_common+0xba>
 800873e:	f04f 30ff 	mov.w	r0, #4294967295
 8008742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008746:	3501      	adds	r5, #1
 8008748:	e7c3      	b.n	80086d2 <_printf_common+0x46>
 800874a:	18e1      	adds	r1, r4, r3
 800874c:	1c5a      	adds	r2, r3, #1
 800874e:	2030      	movs	r0, #48	; 0x30
 8008750:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008754:	4422      	add	r2, r4
 8008756:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800875a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800875e:	3302      	adds	r3, #2
 8008760:	e7c5      	b.n	80086ee <_printf_common+0x62>
 8008762:	2301      	movs	r3, #1
 8008764:	4622      	mov	r2, r4
 8008766:	4639      	mov	r1, r7
 8008768:	4630      	mov	r0, r6
 800876a:	47c0      	blx	r8
 800876c:	3001      	adds	r0, #1
 800876e:	d0e6      	beq.n	800873e <_printf_common+0xb2>
 8008770:	f109 0901 	add.w	r9, r9, #1
 8008774:	e7d8      	b.n	8008728 <_printf_common+0x9c>
	...

08008778 <_printf_i>:
 8008778:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800877c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008780:	460c      	mov	r4, r1
 8008782:	7e09      	ldrb	r1, [r1, #24]
 8008784:	b085      	sub	sp, #20
 8008786:	296e      	cmp	r1, #110	; 0x6e
 8008788:	4617      	mov	r7, r2
 800878a:	4606      	mov	r6, r0
 800878c:	4698      	mov	r8, r3
 800878e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008790:	f000 80b3 	beq.w	80088fa <_printf_i+0x182>
 8008794:	d822      	bhi.n	80087dc <_printf_i+0x64>
 8008796:	2963      	cmp	r1, #99	; 0x63
 8008798:	d036      	beq.n	8008808 <_printf_i+0x90>
 800879a:	d80a      	bhi.n	80087b2 <_printf_i+0x3a>
 800879c:	2900      	cmp	r1, #0
 800879e:	f000 80b9 	beq.w	8008914 <_printf_i+0x19c>
 80087a2:	2958      	cmp	r1, #88	; 0x58
 80087a4:	f000 8083 	beq.w	80088ae <_printf_i+0x136>
 80087a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087ac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80087b0:	e032      	b.n	8008818 <_printf_i+0xa0>
 80087b2:	2964      	cmp	r1, #100	; 0x64
 80087b4:	d001      	beq.n	80087ba <_printf_i+0x42>
 80087b6:	2969      	cmp	r1, #105	; 0x69
 80087b8:	d1f6      	bne.n	80087a8 <_printf_i+0x30>
 80087ba:	6820      	ldr	r0, [r4, #0]
 80087bc:	6813      	ldr	r3, [r2, #0]
 80087be:	0605      	lsls	r5, r0, #24
 80087c0:	f103 0104 	add.w	r1, r3, #4
 80087c4:	d52a      	bpl.n	800881c <_printf_i+0xa4>
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	6011      	str	r1, [r2, #0]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	da03      	bge.n	80087d6 <_printf_i+0x5e>
 80087ce:	222d      	movs	r2, #45	; 0x2d
 80087d0:	425b      	negs	r3, r3
 80087d2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80087d6:	486f      	ldr	r0, [pc, #444]	; (8008994 <_printf_i+0x21c>)
 80087d8:	220a      	movs	r2, #10
 80087da:	e039      	b.n	8008850 <_printf_i+0xd8>
 80087dc:	2973      	cmp	r1, #115	; 0x73
 80087de:	f000 809d 	beq.w	800891c <_printf_i+0x1a4>
 80087e2:	d808      	bhi.n	80087f6 <_printf_i+0x7e>
 80087e4:	296f      	cmp	r1, #111	; 0x6f
 80087e6:	d020      	beq.n	800882a <_printf_i+0xb2>
 80087e8:	2970      	cmp	r1, #112	; 0x70
 80087ea:	d1dd      	bne.n	80087a8 <_printf_i+0x30>
 80087ec:	6823      	ldr	r3, [r4, #0]
 80087ee:	f043 0320 	orr.w	r3, r3, #32
 80087f2:	6023      	str	r3, [r4, #0]
 80087f4:	e003      	b.n	80087fe <_printf_i+0x86>
 80087f6:	2975      	cmp	r1, #117	; 0x75
 80087f8:	d017      	beq.n	800882a <_printf_i+0xb2>
 80087fa:	2978      	cmp	r1, #120	; 0x78
 80087fc:	d1d4      	bne.n	80087a8 <_printf_i+0x30>
 80087fe:	2378      	movs	r3, #120	; 0x78
 8008800:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008804:	4864      	ldr	r0, [pc, #400]	; (8008998 <_printf_i+0x220>)
 8008806:	e055      	b.n	80088b4 <_printf_i+0x13c>
 8008808:	6813      	ldr	r3, [r2, #0]
 800880a:	1d19      	adds	r1, r3, #4
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	6011      	str	r1, [r2, #0]
 8008810:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008814:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008818:	2301      	movs	r3, #1
 800881a:	e08c      	b.n	8008936 <_printf_i+0x1be>
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	6011      	str	r1, [r2, #0]
 8008820:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008824:	bf18      	it	ne
 8008826:	b21b      	sxthne	r3, r3
 8008828:	e7cf      	b.n	80087ca <_printf_i+0x52>
 800882a:	6813      	ldr	r3, [r2, #0]
 800882c:	6825      	ldr	r5, [r4, #0]
 800882e:	1d18      	adds	r0, r3, #4
 8008830:	6010      	str	r0, [r2, #0]
 8008832:	0628      	lsls	r0, r5, #24
 8008834:	d501      	bpl.n	800883a <_printf_i+0xc2>
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	e002      	b.n	8008840 <_printf_i+0xc8>
 800883a:	0668      	lsls	r0, r5, #25
 800883c:	d5fb      	bpl.n	8008836 <_printf_i+0xbe>
 800883e:	881b      	ldrh	r3, [r3, #0]
 8008840:	4854      	ldr	r0, [pc, #336]	; (8008994 <_printf_i+0x21c>)
 8008842:	296f      	cmp	r1, #111	; 0x6f
 8008844:	bf14      	ite	ne
 8008846:	220a      	movne	r2, #10
 8008848:	2208      	moveq	r2, #8
 800884a:	2100      	movs	r1, #0
 800884c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008850:	6865      	ldr	r5, [r4, #4]
 8008852:	60a5      	str	r5, [r4, #8]
 8008854:	2d00      	cmp	r5, #0
 8008856:	f2c0 8095 	blt.w	8008984 <_printf_i+0x20c>
 800885a:	6821      	ldr	r1, [r4, #0]
 800885c:	f021 0104 	bic.w	r1, r1, #4
 8008860:	6021      	str	r1, [r4, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d13d      	bne.n	80088e2 <_printf_i+0x16a>
 8008866:	2d00      	cmp	r5, #0
 8008868:	f040 808e 	bne.w	8008988 <_printf_i+0x210>
 800886c:	4665      	mov	r5, ip
 800886e:	2a08      	cmp	r2, #8
 8008870:	d10b      	bne.n	800888a <_printf_i+0x112>
 8008872:	6823      	ldr	r3, [r4, #0]
 8008874:	07db      	lsls	r3, r3, #31
 8008876:	d508      	bpl.n	800888a <_printf_i+0x112>
 8008878:	6923      	ldr	r3, [r4, #16]
 800887a:	6862      	ldr	r2, [r4, #4]
 800887c:	429a      	cmp	r2, r3
 800887e:	bfde      	ittt	le
 8008880:	2330      	movle	r3, #48	; 0x30
 8008882:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008886:	f105 35ff 	addle.w	r5, r5, #4294967295
 800888a:	ebac 0305 	sub.w	r3, ip, r5
 800888e:	6123      	str	r3, [r4, #16]
 8008890:	f8cd 8000 	str.w	r8, [sp]
 8008894:	463b      	mov	r3, r7
 8008896:	aa03      	add	r2, sp, #12
 8008898:	4621      	mov	r1, r4
 800889a:	4630      	mov	r0, r6
 800889c:	f7ff fef6 	bl	800868c <_printf_common>
 80088a0:	3001      	adds	r0, #1
 80088a2:	d14d      	bne.n	8008940 <_printf_i+0x1c8>
 80088a4:	f04f 30ff 	mov.w	r0, #4294967295
 80088a8:	b005      	add	sp, #20
 80088aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088ae:	4839      	ldr	r0, [pc, #228]	; (8008994 <_printf_i+0x21c>)
 80088b0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80088b4:	6813      	ldr	r3, [r2, #0]
 80088b6:	6821      	ldr	r1, [r4, #0]
 80088b8:	1d1d      	adds	r5, r3, #4
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	6015      	str	r5, [r2, #0]
 80088be:	060a      	lsls	r2, r1, #24
 80088c0:	d50b      	bpl.n	80088da <_printf_i+0x162>
 80088c2:	07ca      	lsls	r2, r1, #31
 80088c4:	bf44      	itt	mi
 80088c6:	f041 0120 	orrmi.w	r1, r1, #32
 80088ca:	6021      	strmi	r1, [r4, #0]
 80088cc:	b91b      	cbnz	r3, 80088d6 <_printf_i+0x15e>
 80088ce:	6822      	ldr	r2, [r4, #0]
 80088d0:	f022 0220 	bic.w	r2, r2, #32
 80088d4:	6022      	str	r2, [r4, #0]
 80088d6:	2210      	movs	r2, #16
 80088d8:	e7b7      	b.n	800884a <_printf_i+0xd2>
 80088da:	064d      	lsls	r5, r1, #25
 80088dc:	bf48      	it	mi
 80088de:	b29b      	uxthmi	r3, r3
 80088e0:	e7ef      	b.n	80088c2 <_printf_i+0x14a>
 80088e2:	4665      	mov	r5, ip
 80088e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80088e8:	fb02 3311 	mls	r3, r2, r1, r3
 80088ec:	5cc3      	ldrb	r3, [r0, r3]
 80088ee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80088f2:	460b      	mov	r3, r1
 80088f4:	2900      	cmp	r1, #0
 80088f6:	d1f5      	bne.n	80088e4 <_printf_i+0x16c>
 80088f8:	e7b9      	b.n	800886e <_printf_i+0xf6>
 80088fa:	6813      	ldr	r3, [r2, #0]
 80088fc:	6825      	ldr	r5, [r4, #0]
 80088fe:	6961      	ldr	r1, [r4, #20]
 8008900:	1d18      	adds	r0, r3, #4
 8008902:	6010      	str	r0, [r2, #0]
 8008904:	0628      	lsls	r0, r5, #24
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	d501      	bpl.n	800890e <_printf_i+0x196>
 800890a:	6019      	str	r1, [r3, #0]
 800890c:	e002      	b.n	8008914 <_printf_i+0x19c>
 800890e:	066a      	lsls	r2, r5, #25
 8008910:	d5fb      	bpl.n	800890a <_printf_i+0x192>
 8008912:	8019      	strh	r1, [r3, #0]
 8008914:	2300      	movs	r3, #0
 8008916:	6123      	str	r3, [r4, #16]
 8008918:	4665      	mov	r5, ip
 800891a:	e7b9      	b.n	8008890 <_printf_i+0x118>
 800891c:	6813      	ldr	r3, [r2, #0]
 800891e:	1d19      	adds	r1, r3, #4
 8008920:	6011      	str	r1, [r2, #0]
 8008922:	681d      	ldr	r5, [r3, #0]
 8008924:	6862      	ldr	r2, [r4, #4]
 8008926:	2100      	movs	r1, #0
 8008928:	4628      	mov	r0, r5
 800892a:	f7f7 fc79 	bl	8000220 <memchr>
 800892e:	b108      	cbz	r0, 8008934 <_printf_i+0x1bc>
 8008930:	1b40      	subs	r0, r0, r5
 8008932:	6060      	str	r0, [r4, #4]
 8008934:	6863      	ldr	r3, [r4, #4]
 8008936:	6123      	str	r3, [r4, #16]
 8008938:	2300      	movs	r3, #0
 800893a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800893e:	e7a7      	b.n	8008890 <_printf_i+0x118>
 8008940:	6923      	ldr	r3, [r4, #16]
 8008942:	462a      	mov	r2, r5
 8008944:	4639      	mov	r1, r7
 8008946:	4630      	mov	r0, r6
 8008948:	47c0      	blx	r8
 800894a:	3001      	adds	r0, #1
 800894c:	d0aa      	beq.n	80088a4 <_printf_i+0x12c>
 800894e:	6823      	ldr	r3, [r4, #0]
 8008950:	079b      	lsls	r3, r3, #30
 8008952:	d413      	bmi.n	800897c <_printf_i+0x204>
 8008954:	68e0      	ldr	r0, [r4, #12]
 8008956:	9b03      	ldr	r3, [sp, #12]
 8008958:	4298      	cmp	r0, r3
 800895a:	bfb8      	it	lt
 800895c:	4618      	movlt	r0, r3
 800895e:	e7a3      	b.n	80088a8 <_printf_i+0x130>
 8008960:	2301      	movs	r3, #1
 8008962:	464a      	mov	r2, r9
 8008964:	4639      	mov	r1, r7
 8008966:	4630      	mov	r0, r6
 8008968:	47c0      	blx	r8
 800896a:	3001      	adds	r0, #1
 800896c:	d09a      	beq.n	80088a4 <_printf_i+0x12c>
 800896e:	3501      	adds	r5, #1
 8008970:	68e3      	ldr	r3, [r4, #12]
 8008972:	9a03      	ldr	r2, [sp, #12]
 8008974:	1a9b      	subs	r3, r3, r2
 8008976:	42ab      	cmp	r3, r5
 8008978:	dcf2      	bgt.n	8008960 <_printf_i+0x1e8>
 800897a:	e7eb      	b.n	8008954 <_printf_i+0x1dc>
 800897c:	2500      	movs	r5, #0
 800897e:	f104 0919 	add.w	r9, r4, #25
 8008982:	e7f5      	b.n	8008970 <_printf_i+0x1f8>
 8008984:	2b00      	cmp	r3, #0
 8008986:	d1ac      	bne.n	80088e2 <_printf_i+0x16a>
 8008988:	7803      	ldrb	r3, [r0, #0]
 800898a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800898e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008992:	e76c      	b.n	800886e <_printf_i+0xf6>
 8008994:	0800c4b0 	.word	0x0800c4b0
 8008998:	0800c4c1 	.word	0x0800c4c1

0800899c <_scanf_float>:
 800899c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a0:	469a      	mov	sl, r3
 80089a2:	688b      	ldr	r3, [r1, #8]
 80089a4:	4616      	mov	r6, r2
 80089a6:	1e5a      	subs	r2, r3, #1
 80089a8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80089ac:	b087      	sub	sp, #28
 80089ae:	bf83      	ittte	hi
 80089b0:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80089b4:	189b      	addhi	r3, r3, r2
 80089b6:	9301      	strhi	r3, [sp, #4]
 80089b8:	2300      	movls	r3, #0
 80089ba:	bf86      	itte	hi
 80089bc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80089c0:	608b      	strhi	r3, [r1, #8]
 80089c2:	9301      	strls	r3, [sp, #4]
 80089c4:	680b      	ldr	r3, [r1, #0]
 80089c6:	4688      	mov	r8, r1
 80089c8:	f04f 0b00 	mov.w	fp, #0
 80089cc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80089d0:	f848 3b1c 	str.w	r3, [r8], #28
 80089d4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80089d8:	4607      	mov	r7, r0
 80089da:	460c      	mov	r4, r1
 80089dc:	4645      	mov	r5, r8
 80089de:	465a      	mov	r2, fp
 80089e0:	46d9      	mov	r9, fp
 80089e2:	f8cd b008 	str.w	fp, [sp, #8]
 80089e6:	68a1      	ldr	r1, [r4, #8]
 80089e8:	b181      	cbz	r1, 8008a0c <_scanf_float+0x70>
 80089ea:	6833      	ldr	r3, [r6, #0]
 80089ec:	781b      	ldrb	r3, [r3, #0]
 80089ee:	2b49      	cmp	r3, #73	; 0x49
 80089f0:	d071      	beq.n	8008ad6 <_scanf_float+0x13a>
 80089f2:	d84d      	bhi.n	8008a90 <_scanf_float+0xf4>
 80089f4:	2b39      	cmp	r3, #57	; 0x39
 80089f6:	d840      	bhi.n	8008a7a <_scanf_float+0xde>
 80089f8:	2b31      	cmp	r3, #49	; 0x31
 80089fa:	f080 8088 	bcs.w	8008b0e <_scanf_float+0x172>
 80089fe:	2b2d      	cmp	r3, #45	; 0x2d
 8008a00:	f000 8090 	beq.w	8008b24 <_scanf_float+0x188>
 8008a04:	d815      	bhi.n	8008a32 <_scanf_float+0x96>
 8008a06:	2b2b      	cmp	r3, #43	; 0x2b
 8008a08:	f000 808c 	beq.w	8008b24 <_scanf_float+0x188>
 8008a0c:	f1b9 0f00 	cmp.w	r9, #0
 8008a10:	d003      	beq.n	8008a1a <_scanf_float+0x7e>
 8008a12:	6823      	ldr	r3, [r4, #0]
 8008a14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a18:	6023      	str	r3, [r4, #0]
 8008a1a:	3a01      	subs	r2, #1
 8008a1c:	2a01      	cmp	r2, #1
 8008a1e:	f200 80ea 	bhi.w	8008bf6 <_scanf_float+0x25a>
 8008a22:	4545      	cmp	r5, r8
 8008a24:	f200 80dc 	bhi.w	8008be0 <_scanf_float+0x244>
 8008a28:	2601      	movs	r6, #1
 8008a2a:	4630      	mov	r0, r6
 8008a2c:	b007      	add	sp, #28
 8008a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a32:	2b2e      	cmp	r3, #46	; 0x2e
 8008a34:	f000 809f 	beq.w	8008b76 <_scanf_float+0x1da>
 8008a38:	2b30      	cmp	r3, #48	; 0x30
 8008a3a:	d1e7      	bne.n	8008a0c <_scanf_float+0x70>
 8008a3c:	6820      	ldr	r0, [r4, #0]
 8008a3e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8008a42:	d064      	beq.n	8008b0e <_scanf_float+0x172>
 8008a44:	9b01      	ldr	r3, [sp, #4]
 8008a46:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8008a4a:	6020      	str	r0, [r4, #0]
 8008a4c:	f109 0901 	add.w	r9, r9, #1
 8008a50:	b11b      	cbz	r3, 8008a5a <_scanf_float+0xbe>
 8008a52:	3b01      	subs	r3, #1
 8008a54:	3101      	adds	r1, #1
 8008a56:	9301      	str	r3, [sp, #4]
 8008a58:	60a1      	str	r1, [r4, #8]
 8008a5a:	68a3      	ldr	r3, [r4, #8]
 8008a5c:	3b01      	subs	r3, #1
 8008a5e:	60a3      	str	r3, [r4, #8]
 8008a60:	6923      	ldr	r3, [r4, #16]
 8008a62:	3301      	adds	r3, #1
 8008a64:	6123      	str	r3, [r4, #16]
 8008a66:	6873      	ldr	r3, [r6, #4]
 8008a68:	3b01      	subs	r3, #1
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	6073      	str	r3, [r6, #4]
 8008a6e:	f340 80ac 	ble.w	8008bca <_scanf_float+0x22e>
 8008a72:	6833      	ldr	r3, [r6, #0]
 8008a74:	3301      	adds	r3, #1
 8008a76:	6033      	str	r3, [r6, #0]
 8008a78:	e7b5      	b.n	80089e6 <_scanf_float+0x4a>
 8008a7a:	2b45      	cmp	r3, #69	; 0x45
 8008a7c:	f000 8085 	beq.w	8008b8a <_scanf_float+0x1ee>
 8008a80:	2b46      	cmp	r3, #70	; 0x46
 8008a82:	d06a      	beq.n	8008b5a <_scanf_float+0x1be>
 8008a84:	2b41      	cmp	r3, #65	; 0x41
 8008a86:	d1c1      	bne.n	8008a0c <_scanf_float+0x70>
 8008a88:	2a01      	cmp	r2, #1
 8008a8a:	d1bf      	bne.n	8008a0c <_scanf_float+0x70>
 8008a8c:	2202      	movs	r2, #2
 8008a8e:	e046      	b.n	8008b1e <_scanf_float+0x182>
 8008a90:	2b65      	cmp	r3, #101	; 0x65
 8008a92:	d07a      	beq.n	8008b8a <_scanf_float+0x1ee>
 8008a94:	d818      	bhi.n	8008ac8 <_scanf_float+0x12c>
 8008a96:	2b54      	cmp	r3, #84	; 0x54
 8008a98:	d066      	beq.n	8008b68 <_scanf_float+0x1cc>
 8008a9a:	d811      	bhi.n	8008ac0 <_scanf_float+0x124>
 8008a9c:	2b4e      	cmp	r3, #78	; 0x4e
 8008a9e:	d1b5      	bne.n	8008a0c <_scanf_float+0x70>
 8008aa0:	2a00      	cmp	r2, #0
 8008aa2:	d146      	bne.n	8008b32 <_scanf_float+0x196>
 8008aa4:	f1b9 0f00 	cmp.w	r9, #0
 8008aa8:	d145      	bne.n	8008b36 <_scanf_float+0x19a>
 8008aaa:	6821      	ldr	r1, [r4, #0]
 8008aac:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8008ab0:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8008ab4:	d13f      	bne.n	8008b36 <_scanf_float+0x19a>
 8008ab6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008aba:	6021      	str	r1, [r4, #0]
 8008abc:	2201      	movs	r2, #1
 8008abe:	e02e      	b.n	8008b1e <_scanf_float+0x182>
 8008ac0:	2b59      	cmp	r3, #89	; 0x59
 8008ac2:	d01e      	beq.n	8008b02 <_scanf_float+0x166>
 8008ac4:	2b61      	cmp	r3, #97	; 0x61
 8008ac6:	e7de      	b.n	8008a86 <_scanf_float+0xea>
 8008ac8:	2b6e      	cmp	r3, #110	; 0x6e
 8008aca:	d0e9      	beq.n	8008aa0 <_scanf_float+0x104>
 8008acc:	d815      	bhi.n	8008afa <_scanf_float+0x15e>
 8008ace:	2b66      	cmp	r3, #102	; 0x66
 8008ad0:	d043      	beq.n	8008b5a <_scanf_float+0x1be>
 8008ad2:	2b69      	cmp	r3, #105	; 0x69
 8008ad4:	d19a      	bne.n	8008a0c <_scanf_float+0x70>
 8008ad6:	f1bb 0f00 	cmp.w	fp, #0
 8008ada:	d138      	bne.n	8008b4e <_scanf_float+0x1b2>
 8008adc:	f1b9 0f00 	cmp.w	r9, #0
 8008ae0:	d197      	bne.n	8008a12 <_scanf_float+0x76>
 8008ae2:	6821      	ldr	r1, [r4, #0]
 8008ae4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8008ae8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8008aec:	d195      	bne.n	8008a1a <_scanf_float+0x7e>
 8008aee:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008af2:	6021      	str	r1, [r4, #0]
 8008af4:	f04f 0b01 	mov.w	fp, #1
 8008af8:	e011      	b.n	8008b1e <_scanf_float+0x182>
 8008afa:	2b74      	cmp	r3, #116	; 0x74
 8008afc:	d034      	beq.n	8008b68 <_scanf_float+0x1cc>
 8008afe:	2b79      	cmp	r3, #121	; 0x79
 8008b00:	d184      	bne.n	8008a0c <_scanf_float+0x70>
 8008b02:	f1bb 0f07 	cmp.w	fp, #7
 8008b06:	d181      	bne.n	8008a0c <_scanf_float+0x70>
 8008b08:	f04f 0b08 	mov.w	fp, #8
 8008b0c:	e007      	b.n	8008b1e <_scanf_float+0x182>
 8008b0e:	eb12 0f0b 	cmn.w	r2, fp
 8008b12:	f47f af7b 	bne.w	8008a0c <_scanf_float+0x70>
 8008b16:	6821      	ldr	r1, [r4, #0]
 8008b18:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8008b1c:	6021      	str	r1, [r4, #0]
 8008b1e:	702b      	strb	r3, [r5, #0]
 8008b20:	3501      	adds	r5, #1
 8008b22:	e79a      	b.n	8008a5a <_scanf_float+0xbe>
 8008b24:	6821      	ldr	r1, [r4, #0]
 8008b26:	0608      	lsls	r0, r1, #24
 8008b28:	f57f af70 	bpl.w	8008a0c <_scanf_float+0x70>
 8008b2c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008b30:	e7f4      	b.n	8008b1c <_scanf_float+0x180>
 8008b32:	2a02      	cmp	r2, #2
 8008b34:	d047      	beq.n	8008bc6 <_scanf_float+0x22a>
 8008b36:	f1bb 0f01 	cmp.w	fp, #1
 8008b3a:	d003      	beq.n	8008b44 <_scanf_float+0x1a8>
 8008b3c:	f1bb 0f04 	cmp.w	fp, #4
 8008b40:	f47f af64 	bne.w	8008a0c <_scanf_float+0x70>
 8008b44:	f10b 0b01 	add.w	fp, fp, #1
 8008b48:	fa5f fb8b 	uxtb.w	fp, fp
 8008b4c:	e7e7      	b.n	8008b1e <_scanf_float+0x182>
 8008b4e:	f1bb 0f03 	cmp.w	fp, #3
 8008b52:	d0f7      	beq.n	8008b44 <_scanf_float+0x1a8>
 8008b54:	f1bb 0f05 	cmp.w	fp, #5
 8008b58:	e7f2      	b.n	8008b40 <_scanf_float+0x1a4>
 8008b5a:	f1bb 0f02 	cmp.w	fp, #2
 8008b5e:	f47f af55 	bne.w	8008a0c <_scanf_float+0x70>
 8008b62:	f04f 0b03 	mov.w	fp, #3
 8008b66:	e7da      	b.n	8008b1e <_scanf_float+0x182>
 8008b68:	f1bb 0f06 	cmp.w	fp, #6
 8008b6c:	f47f af4e 	bne.w	8008a0c <_scanf_float+0x70>
 8008b70:	f04f 0b07 	mov.w	fp, #7
 8008b74:	e7d3      	b.n	8008b1e <_scanf_float+0x182>
 8008b76:	6821      	ldr	r1, [r4, #0]
 8008b78:	0588      	lsls	r0, r1, #22
 8008b7a:	f57f af47 	bpl.w	8008a0c <_scanf_float+0x70>
 8008b7e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8008b82:	6021      	str	r1, [r4, #0]
 8008b84:	f8cd 9008 	str.w	r9, [sp, #8]
 8008b88:	e7c9      	b.n	8008b1e <_scanf_float+0x182>
 8008b8a:	6821      	ldr	r1, [r4, #0]
 8008b8c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8008b90:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8008b94:	d006      	beq.n	8008ba4 <_scanf_float+0x208>
 8008b96:	0548      	lsls	r0, r1, #21
 8008b98:	f57f af38 	bpl.w	8008a0c <_scanf_float+0x70>
 8008b9c:	f1b9 0f00 	cmp.w	r9, #0
 8008ba0:	f43f af3b 	beq.w	8008a1a <_scanf_float+0x7e>
 8008ba4:	0588      	lsls	r0, r1, #22
 8008ba6:	bf58      	it	pl
 8008ba8:	9802      	ldrpl	r0, [sp, #8]
 8008baa:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008bae:	bf58      	it	pl
 8008bb0:	eba9 0000 	subpl.w	r0, r9, r0
 8008bb4:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8008bb8:	bf58      	it	pl
 8008bba:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8008bbe:	6021      	str	r1, [r4, #0]
 8008bc0:	f04f 0900 	mov.w	r9, #0
 8008bc4:	e7ab      	b.n	8008b1e <_scanf_float+0x182>
 8008bc6:	2203      	movs	r2, #3
 8008bc8:	e7a9      	b.n	8008b1e <_scanf_float+0x182>
 8008bca:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008bce:	9205      	str	r2, [sp, #20]
 8008bd0:	4631      	mov	r1, r6
 8008bd2:	4638      	mov	r0, r7
 8008bd4:	4798      	blx	r3
 8008bd6:	9a05      	ldr	r2, [sp, #20]
 8008bd8:	2800      	cmp	r0, #0
 8008bda:	f43f af04 	beq.w	80089e6 <_scanf_float+0x4a>
 8008bde:	e715      	b.n	8008a0c <_scanf_float+0x70>
 8008be0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008be4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008be8:	4632      	mov	r2, r6
 8008bea:	4638      	mov	r0, r7
 8008bec:	4798      	blx	r3
 8008bee:	6923      	ldr	r3, [r4, #16]
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	6123      	str	r3, [r4, #16]
 8008bf4:	e715      	b.n	8008a22 <_scanf_float+0x86>
 8008bf6:	f10b 33ff 	add.w	r3, fp, #4294967295
 8008bfa:	2b06      	cmp	r3, #6
 8008bfc:	d80a      	bhi.n	8008c14 <_scanf_float+0x278>
 8008bfe:	f1bb 0f02 	cmp.w	fp, #2
 8008c02:	d968      	bls.n	8008cd6 <_scanf_float+0x33a>
 8008c04:	f1ab 0b03 	sub.w	fp, fp, #3
 8008c08:	fa5f fb8b 	uxtb.w	fp, fp
 8008c0c:	eba5 0b0b 	sub.w	fp, r5, fp
 8008c10:	455d      	cmp	r5, fp
 8008c12:	d14b      	bne.n	8008cac <_scanf_float+0x310>
 8008c14:	6823      	ldr	r3, [r4, #0]
 8008c16:	05da      	lsls	r2, r3, #23
 8008c18:	d51f      	bpl.n	8008c5a <_scanf_float+0x2be>
 8008c1a:	055b      	lsls	r3, r3, #21
 8008c1c:	d468      	bmi.n	8008cf0 <_scanf_float+0x354>
 8008c1e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008c22:	6923      	ldr	r3, [r4, #16]
 8008c24:	2965      	cmp	r1, #101	; 0x65
 8008c26:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c2a:	f105 3bff 	add.w	fp, r5, #4294967295
 8008c2e:	6123      	str	r3, [r4, #16]
 8008c30:	d00d      	beq.n	8008c4e <_scanf_float+0x2b2>
 8008c32:	2945      	cmp	r1, #69	; 0x45
 8008c34:	d00b      	beq.n	8008c4e <_scanf_float+0x2b2>
 8008c36:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c3a:	4632      	mov	r2, r6
 8008c3c:	4638      	mov	r0, r7
 8008c3e:	4798      	blx	r3
 8008c40:	6923      	ldr	r3, [r4, #16]
 8008c42:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8008c46:	3b01      	subs	r3, #1
 8008c48:	f1a5 0b02 	sub.w	fp, r5, #2
 8008c4c:	6123      	str	r3, [r4, #16]
 8008c4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c52:	4632      	mov	r2, r6
 8008c54:	4638      	mov	r0, r7
 8008c56:	4798      	blx	r3
 8008c58:	465d      	mov	r5, fp
 8008c5a:	6826      	ldr	r6, [r4, #0]
 8008c5c:	f016 0610 	ands.w	r6, r6, #16
 8008c60:	d17a      	bne.n	8008d58 <_scanf_float+0x3bc>
 8008c62:	702e      	strb	r6, [r5, #0]
 8008c64:	6823      	ldr	r3, [r4, #0]
 8008c66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008c6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c6e:	d142      	bne.n	8008cf6 <_scanf_float+0x35a>
 8008c70:	9b02      	ldr	r3, [sp, #8]
 8008c72:	eba9 0303 	sub.w	r3, r9, r3
 8008c76:	425a      	negs	r2, r3
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d149      	bne.n	8008d10 <_scanf_float+0x374>
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	4641      	mov	r1, r8
 8008c80:	4638      	mov	r0, r7
 8008c82:	f000 fed1 	bl	8009a28 <_strtod_r>
 8008c86:	6825      	ldr	r5, [r4, #0]
 8008c88:	f8da 3000 	ldr.w	r3, [sl]
 8008c8c:	f015 0f02 	tst.w	r5, #2
 8008c90:	f103 0204 	add.w	r2, r3, #4
 8008c94:	ec59 8b10 	vmov	r8, r9, d0
 8008c98:	f8ca 2000 	str.w	r2, [sl]
 8008c9c:	d043      	beq.n	8008d26 <_scanf_float+0x38a>
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	e9c3 8900 	strd	r8, r9, [r3]
 8008ca4:	68e3      	ldr	r3, [r4, #12]
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	60e3      	str	r3, [r4, #12]
 8008caa:	e6be      	b.n	8008a2a <_scanf_float+0x8e>
 8008cac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008cb0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008cb4:	4632      	mov	r2, r6
 8008cb6:	4638      	mov	r0, r7
 8008cb8:	4798      	blx	r3
 8008cba:	6923      	ldr	r3, [r4, #16]
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	6123      	str	r3, [r4, #16]
 8008cc0:	e7a6      	b.n	8008c10 <_scanf_float+0x274>
 8008cc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008cc6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008cca:	4632      	mov	r2, r6
 8008ccc:	4638      	mov	r0, r7
 8008cce:	4798      	blx	r3
 8008cd0:	6923      	ldr	r3, [r4, #16]
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	6123      	str	r3, [r4, #16]
 8008cd6:	4545      	cmp	r5, r8
 8008cd8:	d8f3      	bhi.n	8008cc2 <_scanf_float+0x326>
 8008cda:	e6a5      	b.n	8008a28 <_scanf_float+0x8c>
 8008cdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ce0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008ce4:	4632      	mov	r2, r6
 8008ce6:	4638      	mov	r0, r7
 8008ce8:	4798      	blx	r3
 8008cea:	6923      	ldr	r3, [r4, #16]
 8008cec:	3b01      	subs	r3, #1
 8008cee:	6123      	str	r3, [r4, #16]
 8008cf0:	4545      	cmp	r5, r8
 8008cf2:	d8f3      	bhi.n	8008cdc <_scanf_float+0x340>
 8008cf4:	e698      	b.n	8008a28 <_scanf_float+0x8c>
 8008cf6:	9b03      	ldr	r3, [sp, #12]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d0bf      	beq.n	8008c7c <_scanf_float+0x2e0>
 8008cfc:	9904      	ldr	r1, [sp, #16]
 8008cfe:	230a      	movs	r3, #10
 8008d00:	4632      	mov	r2, r6
 8008d02:	3101      	adds	r1, #1
 8008d04:	4638      	mov	r0, r7
 8008d06:	f000 ff1b 	bl	8009b40 <_strtol_r>
 8008d0a:	9b03      	ldr	r3, [sp, #12]
 8008d0c:	9d04      	ldr	r5, [sp, #16]
 8008d0e:	1ac2      	subs	r2, r0, r3
 8008d10:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008d14:	429d      	cmp	r5, r3
 8008d16:	bf28      	it	cs
 8008d18:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8008d1c:	490f      	ldr	r1, [pc, #60]	; (8008d5c <_scanf_float+0x3c0>)
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f000 f824 	bl	8008d6c <siprintf>
 8008d24:	e7aa      	b.n	8008c7c <_scanf_float+0x2e0>
 8008d26:	f015 0504 	ands.w	r5, r5, #4
 8008d2a:	d1b8      	bne.n	8008c9e <_scanf_float+0x302>
 8008d2c:	681f      	ldr	r7, [r3, #0]
 8008d2e:	ee10 2a10 	vmov	r2, s0
 8008d32:	464b      	mov	r3, r9
 8008d34:	ee10 0a10 	vmov	r0, s0
 8008d38:	4649      	mov	r1, r9
 8008d3a:	f7f7 ff17 	bl	8000b6c <__aeabi_dcmpun>
 8008d3e:	b128      	cbz	r0, 8008d4c <_scanf_float+0x3b0>
 8008d40:	4628      	mov	r0, r5
 8008d42:	f000 f80d 	bl	8008d60 <nanf>
 8008d46:	ed87 0a00 	vstr	s0, [r7]
 8008d4a:	e7ab      	b.n	8008ca4 <_scanf_float+0x308>
 8008d4c:	4640      	mov	r0, r8
 8008d4e:	4649      	mov	r1, r9
 8008d50:	f7f7 ff6a 	bl	8000c28 <__aeabi_d2f>
 8008d54:	6038      	str	r0, [r7, #0]
 8008d56:	e7a5      	b.n	8008ca4 <_scanf_float+0x308>
 8008d58:	2600      	movs	r6, #0
 8008d5a:	e666      	b.n	8008a2a <_scanf_float+0x8e>
 8008d5c:	0800c4d2 	.word	0x0800c4d2

08008d60 <nanf>:
 8008d60:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008d68 <nanf+0x8>
 8008d64:	4770      	bx	lr
 8008d66:	bf00      	nop
 8008d68:	7fc00000 	.word	0x7fc00000

08008d6c <siprintf>:
 8008d6c:	b40e      	push	{r1, r2, r3}
 8008d6e:	b500      	push	{lr}
 8008d70:	b09c      	sub	sp, #112	; 0x70
 8008d72:	ab1d      	add	r3, sp, #116	; 0x74
 8008d74:	9002      	str	r0, [sp, #8]
 8008d76:	9006      	str	r0, [sp, #24]
 8008d78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008d7c:	4809      	ldr	r0, [pc, #36]	; (8008da4 <siprintf+0x38>)
 8008d7e:	9107      	str	r1, [sp, #28]
 8008d80:	9104      	str	r1, [sp, #16]
 8008d82:	4909      	ldr	r1, [pc, #36]	; (8008da8 <siprintf+0x3c>)
 8008d84:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d88:	9105      	str	r1, [sp, #20]
 8008d8a:	6800      	ldr	r0, [r0, #0]
 8008d8c:	9301      	str	r3, [sp, #4]
 8008d8e:	a902      	add	r1, sp, #8
 8008d90:	f002 fdca 	bl	800b928 <_svfiprintf_r>
 8008d94:	9b02      	ldr	r3, [sp, #8]
 8008d96:	2200      	movs	r2, #0
 8008d98:	701a      	strb	r2, [r3, #0]
 8008d9a:	b01c      	add	sp, #112	; 0x70
 8008d9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008da0:	b003      	add	sp, #12
 8008da2:	4770      	bx	lr
 8008da4:	2000004c 	.word	0x2000004c
 8008da8:	ffff0208 	.word	0xffff0208

08008dac <siscanf>:
 8008dac:	b40e      	push	{r1, r2, r3}
 8008dae:	b530      	push	{r4, r5, lr}
 8008db0:	b09c      	sub	sp, #112	; 0x70
 8008db2:	ac1f      	add	r4, sp, #124	; 0x7c
 8008db4:	f44f 7201 	mov.w	r2, #516	; 0x204
 8008db8:	f854 5b04 	ldr.w	r5, [r4], #4
 8008dbc:	f8ad 2014 	strh.w	r2, [sp, #20]
 8008dc0:	9002      	str	r0, [sp, #8]
 8008dc2:	9006      	str	r0, [sp, #24]
 8008dc4:	f7f7 fa24 	bl	8000210 <strlen>
 8008dc8:	4b0b      	ldr	r3, [pc, #44]	; (8008df8 <siscanf+0x4c>)
 8008dca:	9003      	str	r0, [sp, #12]
 8008dcc:	9007      	str	r0, [sp, #28]
 8008dce:	930b      	str	r3, [sp, #44]	; 0x2c
 8008dd0:	480a      	ldr	r0, [pc, #40]	; (8008dfc <siscanf+0x50>)
 8008dd2:	9401      	str	r4, [sp, #4]
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008dd8:	9314      	str	r3, [sp, #80]	; 0x50
 8008dda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008dde:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008de2:	462a      	mov	r2, r5
 8008de4:	4623      	mov	r3, r4
 8008de6:	a902      	add	r1, sp, #8
 8008de8:	6800      	ldr	r0, [r0, #0]
 8008dea:	f002 feef 	bl	800bbcc <__ssvfiscanf_r>
 8008dee:	b01c      	add	sp, #112	; 0x70
 8008df0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008df4:	b003      	add	sp, #12
 8008df6:	4770      	bx	lr
 8008df8:	08008e01 	.word	0x08008e01
 8008dfc:	2000004c 	.word	0x2000004c

08008e00 <__seofread>:
 8008e00:	2000      	movs	r0, #0
 8008e02:	4770      	bx	lr

08008e04 <sulp>:
 8008e04:	b570      	push	{r4, r5, r6, lr}
 8008e06:	4604      	mov	r4, r0
 8008e08:	460d      	mov	r5, r1
 8008e0a:	ec45 4b10 	vmov	d0, r4, r5
 8008e0e:	4616      	mov	r6, r2
 8008e10:	f002 fb46 	bl	800b4a0 <__ulp>
 8008e14:	ec51 0b10 	vmov	r0, r1, d0
 8008e18:	b17e      	cbz	r6, 8008e3a <sulp+0x36>
 8008e1a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008e1e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	dd09      	ble.n	8008e3a <sulp+0x36>
 8008e26:	051b      	lsls	r3, r3, #20
 8008e28:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008e2c:	2400      	movs	r4, #0
 8008e2e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008e32:	4622      	mov	r2, r4
 8008e34:	462b      	mov	r3, r5
 8008e36:	f7f7 fbff 	bl	8000638 <__aeabi_dmul>
 8008e3a:	bd70      	pop	{r4, r5, r6, pc}
 8008e3c:	0000      	movs	r0, r0
	...

08008e40 <_strtod_l>:
 8008e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e44:	461f      	mov	r7, r3
 8008e46:	b0a1      	sub	sp, #132	; 0x84
 8008e48:	2300      	movs	r3, #0
 8008e4a:	4681      	mov	r9, r0
 8008e4c:	4638      	mov	r0, r7
 8008e4e:	460e      	mov	r6, r1
 8008e50:	9217      	str	r2, [sp, #92]	; 0x5c
 8008e52:	931c      	str	r3, [sp, #112]	; 0x70
 8008e54:	f002 f824 	bl	800aea0 <__localeconv_l>
 8008e58:	4680      	mov	r8, r0
 8008e5a:	6800      	ldr	r0, [r0, #0]
 8008e5c:	f7f7 f9d8 	bl	8000210 <strlen>
 8008e60:	f04f 0a00 	mov.w	sl, #0
 8008e64:	4604      	mov	r4, r0
 8008e66:	f04f 0b00 	mov.w	fp, #0
 8008e6a:	961b      	str	r6, [sp, #108]	; 0x6c
 8008e6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008e6e:	781a      	ldrb	r2, [r3, #0]
 8008e70:	2a0d      	cmp	r2, #13
 8008e72:	d832      	bhi.n	8008eda <_strtod_l+0x9a>
 8008e74:	2a09      	cmp	r2, #9
 8008e76:	d236      	bcs.n	8008ee6 <_strtod_l+0xa6>
 8008e78:	2a00      	cmp	r2, #0
 8008e7a:	d03e      	beq.n	8008efa <_strtod_l+0xba>
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	930d      	str	r3, [sp, #52]	; 0x34
 8008e80:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8008e82:	782b      	ldrb	r3, [r5, #0]
 8008e84:	2b30      	cmp	r3, #48	; 0x30
 8008e86:	f040 80ac 	bne.w	8008fe2 <_strtod_l+0x1a2>
 8008e8a:	786b      	ldrb	r3, [r5, #1]
 8008e8c:	2b58      	cmp	r3, #88	; 0x58
 8008e8e:	d001      	beq.n	8008e94 <_strtod_l+0x54>
 8008e90:	2b78      	cmp	r3, #120	; 0x78
 8008e92:	d167      	bne.n	8008f64 <_strtod_l+0x124>
 8008e94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e96:	9301      	str	r3, [sp, #4]
 8008e98:	ab1c      	add	r3, sp, #112	; 0x70
 8008e9a:	9300      	str	r3, [sp, #0]
 8008e9c:	9702      	str	r7, [sp, #8]
 8008e9e:	ab1d      	add	r3, sp, #116	; 0x74
 8008ea0:	4a88      	ldr	r2, [pc, #544]	; (80090c4 <_strtod_l+0x284>)
 8008ea2:	a91b      	add	r1, sp, #108	; 0x6c
 8008ea4:	4648      	mov	r0, r9
 8008ea6:	f001 fd12 	bl	800a8ce <__gethex>
 8008eaa:	f010 0407 	ands.w	r4, r0, #7
 8008eae:	4606      	mov	r6, r0
 8008eb0:	d005      	beq.n	8008ebe <_strtod_l+0x7e>
 8008eb2:	2c06      	cmp	r4, #6
 8008eb4:	d12b      	bne.n	8008f0e <_strtod_l+0xce>
 8008eb6:	3501      	adds	r5, #1
 8008eb8:	2300      	movs	r3, #0
 8008eba:	951b      	str	r5, [sp, #108]	; 0x6c
 8008ebc:	930d      	str	r3, [sp, #52]	; 0x34
 8008ebe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f040 859a 	bne.w	80099fa <_strtod_l+0xbba>
 8008ec6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ec8:	b1e3      	cbz	r3, 8008f04 <_strtod_l+0xc4>
 8008eca:	4652      	mov	r2, sl
 8008ecc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008ed0:	ec43 2b10 	vmov	d0, r2, r3
 8008ed4:	b021      	add	sp, #132	; 0x84
 8008ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eda:	2a2b      	cmp	r2, #43	; 0x2b
 8008edc:	d015      	beq.n	8008f0a <_strtod_l+0xca>
 8008ede:	2a2d      	cmp	r2, #45	; 0x2d
 8008ee0:	d004      	beq.n	8008eec <_strtod_l+0xac>
 8008ee2:	2a20      	cmp	r2, #32
 8008ee4:	d1ca      	bne.n	8008e7c <_strtod_l+0x3c>
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	931b      	str	r3, [sp, #108]	; 0x6c
 8008eea:	e7bf      	b.n	8008e6c <_strtod_l+0x2c>
 8008eec:	2201      	movs	r2, #1
 8008eee:	920d      	str	r2, [sp, #52]	; 0x34
 8008ef0:	1c5a      	adds	r2, r3, #1
 8008ef2:	921b      	str	r2, [sp, #108]	; 0x6c
 8008ef4:	785b      	ldrb	r3, [r3, #1]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1c2      	bne.n	8008e80 <_strtod_l+0x40>
 8008efa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008efc:	961b      	str	r6, [sp, #108]	; 0x6c
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	f040 8579 	bne.w	80099f6 <_strtod_l+0xbb6>
 8008f04:	4652      	mov	r2, sl
 8008f06:	465b      	mov	r3, fp
 8008f08:	e7e2      	b.n	8008ed0 <_strtod_l+0x90>
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	e7ef      	b.n	8008eee <_strtod_l+0xae>
 8008f0e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008f10:	b13a      	cbz	r2, 8008f22 <_strtod_l+0xe2>
 8008f12:	2135      	movs	r1, #53	; 0x35
 8008f14:	a81e      	add	r0, sp, #120	; 0x78
 8008f16:	f002 fbbb 	bl	800b690 <__copybits>
 8008f1a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008f1c:	4648      	mov	r0, r9
 8008f1e:	f002 f828 	bl	800af72 <_Bfree>
 8008f22:	3c01      	subs	r4, #1
 8008f24:	2c04      	cmp	r4, #4
 8008f26:	d806      	bhi.n	8008f36 <_strtod_l+0xf6>
 8008f28:	e8df f004 	tbb	[pc, r4]
 8008f2c:	1714030a 	.word	0x1714030a
 8008f30:	0a          	.byte	0x0a
 8008f31:	00          	.byte	0x00
 8008f32:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8008f36:	0730      	lsls	r0, r6, #28
 8008f38:	d5c1      	bpl.n	8008ebe <_strtod_l+0x7e>
 8008f3a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008f3e:	e7be      	b.n	8008ebe <_strtod_l+0x7e>
 8008f40:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8008f44:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008f46:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008f4a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008f4e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008f52:	e7f0      	b.n	8008f36 <_strtod_l+0xf6>
 8008f54:	f8df b170 	ldr.w	fp, [pc, #368]	; 80090c8 <_strtod_l+0x288>
 8008f58:	e7ed      	b.n	8008f36 <_strtod_l+0xf6>
 8008f5a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008f5e:	f04f 3aff 	mov.w	sl, #4294967295
 8008f62:	e7e8      	b.n	8008f36 <_strtod_l+0xf6>
 8008f64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f66:	1c5a      	adds	r2, r3, #1
 8008f68:	921b      	str	r2, [sp, #108]	; 0x6c
 8008f6a:	785b      	ldrb	r3, [r3, #1]
 8008f6c:	2b30      	cmp	r3, #48	; 0x30
 8008f6e:	d0f9      	beq.n	8008f64 <_strtod_l+0x124>
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d0a4      	beq.n	8008ebe <_strtod_l+0x7e>
 8008f74:	2301      	movs	r3, #1
 8008f76:	2500      	movs	r5, #0
 8008f78:	9306      	str	r3, [sp, #24]
 8008f7a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f7c:	9308      	str	r3, [sp, #32]
 8008f7e:	9507      	str	r5, [sp, #28]
 8008f80:	9505      	str	r5, [sp, #20]
 8008f82:	220a      	movs	r2, #10
 8008f84:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8008f86:	7807      	ldrb	r7, [r0, #0]
 8008f88:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008f8c:	b2d9      	uxtb	r1, r3
 8008f8e:	2909      	cmp	r1, #9
 8008f90:	d929      	bls.n	8008fe6 <_strtod_l+0x1a6>
 8008f92:	4622      	mov	r2, r4
 8008f94:	f8d8 1000 	ldr.w	r1, [r8]
 8008f98:	f003 f902 	bl	800c1a0 <strncmp>
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	d031      	beq.n	8009004 <_strtod_l+0x1c4>
 8008fa0:	2000      	movs	r0, #0
 8008fa2:	9c05      	ldr	r4, [sp, #20]
 8008fa4:	9004      	str	r0, [sp, #16]
 8008fa6:	463b      	mov	r3, r7
 8008fa8:	4602      	mov	r2, r0
 8008faa:	2b65      	cmp	r3, #101	; 0x65
 8008fac:	d001      	beq.n	8008fb2 <_strtod_l+0x172>
 8008fae:	2b45      	cmp	r3, #69	; 0x45
 8008fb0:	d114      	bne.n	8008fdc <_strtod_l+0x19c>
 8008fb2:	b924      	cbnz	r4, 8008fbe <_strtod_l+0x17e>
 8008fb4:	b910      	cbnz	r0, 8008fbc <_strtod_l+0x17c>
 8008fb6:	9b06      	ldr	r3, [sp, #24]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d09e      	beq.n	8008efa <_strtod_l+0xba>
 8008fbc:	2400      	movs	r4, #0
 8008fbe:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8008fc0:	1c73      	adds	r3, r6, #1
 8008fc2:	931b      	str	r3, [sp, #108]	; 0x6c
 8008fc4:	7873      	ldrb	r3, [r6, #1]
 8008fc6:	2b2b      	cmp	r3, #43	; 0x2b
 8008fc8:	d078      	beq.n	80090bc <_strtod_l+0x27c>
 8008fca:	2b2d      	cmp	r3, #45	; 0x2d
 8008fcc:	d070      	beq.n	80090b0 <_strtod_l+0x270>
 8008fce:	f04f 0c00 	mov.w	ip, #0
 8008fd2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8008fd6:	2f09      	cmp	r7, #9
 8008fd8:	d97c      	bls.n	80090d4 <_strtod_l+0x294>
 8008fda:	961b      	str	r6, [sp, #108]	; 0x6c
 8008fdc:	f04f 0e00 	mov.w	lr, #0
 8008fe0:	e09a      	b.n	8009118 <_strtod_l+0x2d8>
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	e7c7      	b.n	8008f76 <_strtod_l+0x136>
 8008fe6:	9905      	ldr	r1, [sp, #20]
 8008fe8:	2908      	cmp	r1, #8
 8008fea:	bfdd      	ittte	le
 8008fec:	9907      	ldrle	r1, [sp, #28]
 8008fee:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ff2:	9307      	strle	r3, [sp, #28]
 8008ff4:	fb02 3505 	mlagt	r5, r2, r5, r3
 8008ff8:	9b05      	ldr	r3, [sp, #20]
 8008ffa:	3001      	adds	r0, #1
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	9305      	str	r3, [sp, #20]
 8009000:	901b      	str	r0, [sp, #108]	; 0x6c
 8009002:	e7bf      	b.n	8008f84 <_strtod_l+0x144>
 8009004:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009006:	191a      	adds	r2, r3, r4
 8009008:	921b      	str	r2, [sp, #108]	; 0x6c
 800900a:	9a05      	ldr	r2, [sp, #20]
 800900c:	5d1b      	ldrb	r3, [r3, r4]
 800900e:	2a00      	cmp	r2, #0
 8009010:	d037      	beq.n	8009082 <_strtod_l+0x242>
 8009012:	9c05      	ldr	r4, [sp, #20]
 8009014:	4602      	mov	r2, r0
 8009016:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800901a:	2909      	cmp	r1, #9
 800901c:	d913      	bls.n	8009046 <_strtod_l+0x206>
 800901e:	2101      	movs	r1, #1
 8009020:	9104      	str	r1, [sp, #16]
 8009022:	e7c2      	b.n	8008faa <_strtod_l+0x16a>
 8009024:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009026:	1c5a      	adds	r2, r3, #1
 8009028:	921b      	str	r2, [sp, #108]	; 0x6c
 800902a:	785b      	ldrb	r3, [r3, #1]
 800902c:	3001      	adds	r0, #1
 800902e:	2b30      	cmp	r3, #48	; 0x30
 8009030:	d0f8      	beq.n	8009024 <_strtod_l+0x1e4>
 8009032:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009036:	2a08      	cmp	r2, #8
 8009038:	f200 84e4 	bhi.w	8009a04 <_strtod_l+0xbc4>
 800903c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800903e:	9208      	str	r2, [sp, #32]
 8009040:	4602      	mov	r2, r0
 8009042:	2000      	movs	r0, #0
 8009044:	4604      	mov	r4, r0
 8009046:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800904a:	f100 0101 	add.w	r1, r0, #1
 800904e:	d012      	beq.n	8009076 <_strtod_l+0x236>
 8009050:	440a      	add	r2, r1
 8009052:	eb00 0c04 	add.w	ip, r0, r4
 8009056:	4621      	mov	r1, r4
 8009058:	270a      	movs	r7, #10
 800905a:	458c      	cmp	ip, r1
 800905c:	d113      	bne.n	8009086 <_strtod_l+0x246>
 800905e:	1821      	adds	r1, r4, r0
 8009060:	2908      	cmp	r1, #8
 8009062:	f104 0401 	add.w	r4, r4, #1
 8009066:	4404      	add	r4, r0
 8009068:	dc19      	bgt.n	800909e <_strtod_l+0x25e>
 800906a:	9b07      	ldr	r3, [sp, #28]
 800906c:	210a      	movs	r1, #10
 800906e:	fb01 e303 	mla	r3, r1, r3, lr
 8009072:	9307      	str	r3, [sp, #28]
 8009074:	2100      	movs	r1, #0
 8009076:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009078:	1c58      	adds	r0, r3, #1
 800907a:	901b      	str	r0, [sp, #108]	; 0x6c
 800907c:	785b      	ldrb	r3, [r3, #1]
 800907e:	4608      	mov	r0, r1
 8009080:	e7c9      	b.n	8009016 <_strtod_l+0x1d6>
 8009082:	9805      	ldr	r0, [sp, #20]
 8009084:	e7d3      	b.n	800902e <_strtod_l+0x1ee>
 8009086:	2908      	cmp	r1, #8
 8009088:	f101 0101 	add.w	r1, r1, #1
 800908c:	dc03      	bgt.n	8009096 <_strtod_l+0x256>
 800908e:	9b07      	ldr	r3, [sp, #28]
 8009090:	437b      	muls	r3, r7
 8009092:	9307      	str	r3, [sp, #28]
 8009094:	e7e1      	b.n	800905a <_strtod_l+0x21a>
 8009096:	2910      	cmp	r1, #16
 8009098:	bfd8      	it	le
 800909a:	437d      	mulle	r5, r7
 800909c:	e7dd      	b.n	800905a <_strtod_l+0x21a>
 800909e:	2c10      	cmp	r4, #16
 80090a0:	bfdc      	itt	le
 80090a2:	210a      	movle	r1, #10
 80090a4:	fb01 e505 	mlale	r5, r1, r5, lr
 80090a8:	e7e4      	b.n	8009074 <_strtod_l+0x234>
 80090aa:	2301      	movs	r3, #1
 80090ac:	9304      	str	r3, [sp, #16]
 80090ae:	e781      	b.n	8008fb4 <_strtod_l+0x174>
 80090b0:	f04f 0c01 	mov.w	ip, #1
 80090b4:	1cb3      	adds	r3, r6, #2
 80090b6:	931b      	str	r3, [sp, #108]	; 0x6c
 80090b8:	78b3      	ldrb	r3, [r6, #2]
 80090ba:	e78a      	b.n	8008fd2 <_strtod_l+0x192>
 80090bc:	f04f 0c00 	mov.w	ip, #0
 80090c0:	e7f8      	b.n	80090b4 <_strtod_l+0x274>
 80090c2:	bf00      	nop
 80090c4:	0800c4d8 	.word	0x0800c4d8
 80090c8:	7ff00000 	.word	0x7ff00000
 80090cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80090ce:	1c5f      	adds	r7, r3, #1
 80090d0:	971b      	str	r7, [sp, #108]	; 0x6c
 80090d2:	785b      	ldrb	r3, [r3, #1]
 80090d4:	2b30      	cmp	r3, #48	; 0x30
 80090d6:	d0f9      	beq.n	80090cc <_strtod_l+0x28c>
 80090d8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80090dc:	2f08      	cmp	r7, #8
 80090de:	f63f af7d 	bhi.w	8008fdc <_strtod_l+0x19c>
 80090e2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80090e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80090e8:	930a      	str	r3, [sp, #40]	; 0x28
 80090ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80090ec:	1c5f      	adds	r7, r3, #1
 80090ee:	971b      	str	r7, [sp, #108]	; 0x6c
 80090f0:	785b      	ldrb	r3, [r3, #1]
 80090f2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80090f6:	f1b8 0f09 	cmp.w	r8, #9
 80090fa:	d937      	bls.n	800916c <_strtod_l+0x32c>
 80090fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80090fe:	1a7f      	subs	r7, r7, r1
 8009100:	2f08      	cmp	r7, #8
 8009102:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8009106:	dc37      	bgt.n	8009178 <_strtod_l+0x338>
 8009108:	45be      	cmp	lr, r7
 800910a:	bfa8      	it	ge
 800910c:	46be      	movge	lr, r7
 800910e:	f1bc 0f00 	cmp.w	ip, #0
 8009112:	d001      	beq.n	8009118 <_strtod_l+0x2d8>
 8009114:	f1ce 0e00 	rsb	lr, lr, #0
 8009118:	2c00      	cmp	r4, #0
 800911a:	d151      	bne.n	80091c0 <_strtod_l+0x380>
 800911c:	2800      	cmp	r0, #0
 800911e:	f47f aece 	bne.w	8008ebe <_strtod_l+0x7e>
 8009122:	9a06      	ldr	r2, [sp, #24]
 8009124:	2a00      	cmp	r2, #0
 8009126:	f47f aeca 	bne.w	8008ebe <_strtod_l+0x7e>
 800912a:	9a04      	ldr	r2, [sp, #16]
 800912c:	2a00      	cmp	r2, #0
 800912e:	f47f aee4 	bne.w	8008efa <_strtod_l+0xba>
 8009132:	2b4e      	cmp	r3, #78	; 0x4e
 8009134:	d027      	beq.n	8009186 <_strtod_l+0x346>
 8009136:	dc21      	bgt.n	800917c <_strtod_l+0x33c>
 8009138:	2b49      	cmp	r3, #73	; 0x49
 800913a:	f47f aede 	bne.w	8008efa <_strtod_l+0xba>
 800913e:	49a0      	ldr	r1, [pc, #640]	; (80093c0 <_strtod_l+0x580>)
 8009140:	a81b      	add	r0, sp, #108	; 0x6c
 8009142:	f001 fdf7 	bl	800ad34 <__match>
 8009146:	2800      	cmp	r0, #0
 8009148:	f43f aed7 	beq.w	8008efa <_strtod_l+0xba>
 800914c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800914e:	499d      	ldr	r1, [pc, #628]	; (80093c4 <_strtod_l+0x584>)
 8009150:	3b01      	subs	r3, #1
 8009152:	a81b      	add	r0, sp, #108	; 0x6c
 8009154:	931b      	str	r3, [sp, #108]	; 0x6c
 8009156:	f001 fded 	bl	800ad34 <__match>
 800915a:	b910      	cbnz	r0, 8009162 <_strtod_l+0x322>
 800915c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800915e:	3301      	adds	r3, #1
 8009160:	931b      	str	r3, [sp, #108]	; 0x6c
 8009162:	f8df b274 	ldr.w	fp, [pc, #628]	; 80093d8 <_strtod_l+0x598>
 8009166:	f04f 0a00 	mov.w	sl, #0
 800916a:	e6a8      	b.n	8008ebe <_strtod_l+0x7e>
 800916c:	210a      	movs	r1, #10
 800916e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8009172:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009176:	e7b8      	b.n	80090ea <_strtod_l+0x2aa>
 8009178:	46be      	mov	lr, r7
 800917a:	e7c8      	b.n	800910e <_strtod_l+0x2ce>
 800917c:	2b69      	cmp	r3, #105	; 0x69
 800917e:	d0de      	beq.n	800913e <_strtod_l+0x2fe>
 8009180:	2b6e      	cmp	r3, #110	; 0x6e
 8009182:	f47f aeba 	bne.w	8008efa <_strtod_l+0xba>
 8009186:	4990      	ldr	r1, [pc, #576]	; (80093c8 <_strtod_l+0x588>)
 8009188:	a81b      	add	r0, sp, #108	; 0x6c
 800918a:	f001 fdd3 	bl	800ad34 <__match>
 800918e:	2800      	cmp	r0, #0
 8009190:	f43f aeb3 	beq.w	8008efa <_strtod_l+0xba>
 8009194:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009196:	781b      	ldrb	r3, [r3, #0]
 8009198:	2b28      	cmp	r3, #40	; 0x28
 800919a:	d10e      	bne.n	80091ba <_strtod_l+0x37a>
 800919c:	aa1e      	add	r2, sp, #120	; 0x78
 800919e:	498b      	ldr	r1, [pc, #556]	; (80093cc <_strtod_l+0x58c>)
 80091a0:	a81b      	add	r0, sp, #108	; 0x6c
 80091a2:	f001 fddb 	bl	800ad5c <__hexnan>
 80091a6:	2805      	cmp	r0, #5
 80091a8:	d107      	bne.n	80091ba <_strtod_l+0x37a>
 80091aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80091ac:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80091b0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80091b4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80091b8:	e681      	b.n	8008ebe <_strtod_l+0x7e>
 80091ba:	f8df b224 	ldr.w	fp, [pc, #548]	; 80093e0 <_strtod_l+0x5a0>
 80091be:	e7d2      	b.n	8009166 <_strtod_l+0x326>
 80091c0:	ebae 0302 	sub.w	r3, lr, r2
 80091c4:	9306      	str	r3, [sp, #24]
 80091c6:	9b05      	ldr	r3, [sp, #20]
 80091c8:	9807      	ldr	r0, [sp, #28]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	bf08      	it	eq
 80091ce:	4623      	moveq	r3, r4
 80091d0:	2c10      	cmp	r4, #16
 80091d2:	9305      	str	r3, [sp, #20]
 80091d4:	46a0      	mov	r8, r4
 80091d6:	bfa8      	it	ge
 80091d8:	f04f 0810 	movge.w	r8, #16
 80091dc:	f7f7 f9b2 	bl	8000544 <__aeabi_ui2d>
 80091e0:	2c09      	cmp	r4, #9
 80091e2:	4682      	mov	sl, r0
 80091e4:	468b      	mov	fp, r1
 80091e6:	dc13      	bgt.n	8009210 <_strtod_l+0x3d0>
 80091e8:	9b06      	ldr	r3, [sp, #24]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	f43f ae67 	beq.w	8008ebe <_strtod_l+0x7e>
 80091f0:	9b06      	ldr	r3, [sp, #24]
 80091f2:	dd7a      	ble.n	80092ea <_strtod_l+0x4aa>
 80091f4:	2b16      	cmp	r3, #22
 80091f6:	dc61      	bgt.n	80092bc <_strtod_l+0x47c>
 80091f8:	4a75      	ldr	r2, [pc, #468]	; (80093d0 <_strtod_l+0x590>)
 80091fa:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80091fe:	e9de 0100 	ldrd	r0, r1, [lr]
 8009202:	4652      	mov	r2, sl
 8009204:	465b      	mov	r3, fp
 8009206:	f7f7 fa17 	bl	8000638 <__aeabi_dmul>
 800920a:	4682      	mov	sl, r0
 800920c:	468b      	mov	fp, r1
 800920e:	e656      	b.n	8008ebe <_strtod_l+0x7e>
 8009210:	4b6f      	ldr	r3, [pc, #444]	; (80093d0 <_strtod_l+0x590>)
 8009212:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009216:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800921a:	f7f7 fa0d 	bl	8000638 <__aeabi_dmul>
 800921e:	4606      	mov	r6, r0
 8009220:	4628      	mov	r0, r5
 8009222:	460f      	mov	r7, r1
 8009224:	f7f7 f98e 	bl	8000544 <__aeabi_ui2d>
 8009228:	4602      	mov	r2, r0
 800922a:	460b      	mov	r3, r1
 800922c:	4630      	mov	r0, r6
 800922e:	4639      	mov	r1, r7
 8009230:	f7f7 f84c 	bl	80002cc <__adddf3>
 8009234:	2c0f      	cmp	r4, #15
 8009236:	4682      	mov	sl, r0
 8009238:	468b      	mov	fp, r1
 800923a:	ddd5      	ble.n	80091e8 <_strtod_l+0x3a8>
 800923c:	9b06      	ldr	r3, [sp, #24]
 800923e:	eba4 0808 	sub.w	r8, r4, r8
 8009242:	4498      	add	r8, r3
 8009244:	f1b8 0f00 	cmp.w	r8, #0
 8009248:	f340 8096 	ble.w	8009378 <_strtod_l+0x538>
 800924c:	f018 030f 	ands.w	r3, r8, #15
 8009250:	d00a      	beq.n	8009268 <_strtod_l+0x428>
 8009252:	495f      	ldr	r1, [pc, #380]	; (80093d0 <_strtod_l+0x590>)
 8009254:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009258:	4652      	mov	r2, sl
 800925a:	465b      	mov	r3, fp
 800925c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009260:	f7f7 f9ea 	bl	8000638 <__aeabi_dmul>
 8009264:	4682      	mov	sl, r0
 8009266:	468b      	mov	fp, r1
 8009268:	f038 080f 	bics.w	r8, r8, #15
 800926c:	d073      	beq.n	8009356 <_strtod_l+0x516>
 800926e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009272:	dd47      	ble.n	8009304 <_strtod_l+0x4c4>
 8009274:	2400      	movs	r4, #0
 8009276:	46a0      	mov	r8, r4
 8009278:	9407      	str	r4, [sp, #28]
 800927a:	9405      	str	r4, [sp, #20]
 800927c:	2322      	movs	r3, #34	; 0x22
 800927e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80093d8 <_strtod_l+0x598>
 8009282:	f8c9 3000 	str.w	r3, [r9]
 8009286:	f04f 0a00 	mov.w	sl, #0
 800928a:	9b07      	ldr	r3, [sp, #28]
 800928c:	2b00      	cmp	r3, #0
 800928e:	f43f ae16 	beq.w	8008ebe <_strtod_l+0x7e>
 8009292:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009294:	4648      	mov	r0, r9
 8009296:	f001 fe6c 	bl	800af72 <_Bfree>
 800929a:	9905      	ldr	r1, [sp, #20]
 800929c:	4648      	mov	r0, r9
 800929e:	f001 fe68 	bl	800af72 <_Bfree>
 80092a2:	4641      	mov	r1, r8
 80092a4:	4648      	mov	r0, r9
 80092a6:	f001 fe64 	bl	800af72 <_Bfree>
 80092aa:	9907      	ldr	r1, [sp, #28]
 80092ac:	4648      	mov	r0, r9
 80092ae:	f001 fe60 	bl	800af72 <_Bfree>
 80092b2:	4621      	mov	r1, r4
 80092b4:	4648      	mov	r0, r9
 80092b6:	f001 fe5c 	bl	800af72 <_Bfree>
 80092ba:	e600      	b.n	8008ebe <_strtod_l+0x7e>
 80092bc:	9a06      	ldr	r2, [sp, #24]
 80092be:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80092c2:	4293      	cmp	r3, r2
 80092c4:	dbba      	blt.n	800923c <_strtod_l+0x3fc>
 80092c6:	4d42      	ldr	r5, [pc, #264]	; (80093d0 <_strtod_l+0x590>)
 80092c8:	f1c4 040f 	rsb	r4, r4, #15
 80092cc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80092d0:	4652      	mov	r2, sl
 80092d2:	465b      	mov	r3, fp
 80092d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092d8:	f7f7 f9ae 	bl	8000638 <__aeabi_dmul>
 80092dc:	9b06      	ldr	r3, [sp, #24]
 80092de:	1b1c      	subs	r4, r3, r4
 80092e0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80092e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80092e8:	e78d      	b.n	8009206 <_strtod_l+0x3c6>
 80092ea:	f113 0f16 	cmn.w	r3, #22
 80092ee:	dba5      	blt.n	800923c <_strtod_l+0x3fc>
 80092f0:	4a37      	ldr	r2, [pc, #220]	; (80093d0 <_strtod_l+0x590>)
 80092f2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80092f6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80092fa:	4650      	mov	r0, sl
 80092fc:	4659      	mov	r1, fp
 80092fe:	f7f7 fac5 	bl	800088c <__aeabi_ddiv>
 8009302:	e782      	b.n	800920a <_strtod_l+0x3ca>
 8009304:	2300      	movs	r3, #0
 8009306:	4e33      	ldr	r6, [pc, #204]	; (80093d4 <_strtod_l+0x594>)
 8009308:	ea4f 1828 	mov.w	r8, r8, asr #4
 800930c:	4650      	mov	r0, sl
 800930e:	4659      	mov	r1, fp
 8009310:	461d      	mov	r5, r3
 8009312:	f1b8 0f01 	cmp.w	r8, #1
 8009316:	dc21      	bgt.n	800935c <_strtod_l+0x51c>
 8009318:	b10b      	cbz	r3, 800931e <_strtod_l+0x4de>
 800931a:	4682      	mov	sl, r0
 800931c:	468b      	mov	fp, r1
 800931e:	4b2d      	ldr	r3, [pc, #180]	; (80093d4 <_strtod_l+0x594>)
 8009320:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009324:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009328:	4652      	mov	r2, sl
 800932a:	465b      	mov	r3, fp
 800932c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009330:	f7f7 f982 	bl	8000638 <__aeabi_dmul>
 8009334:	4b28      	ldr	r3, [pc, #160]	; (80093d8 <_strtod_l+0x598>)
 8009336:	460a      	mov	r2, r1
 8009338:	400b      	ands	r3, r1
 800933a:	4928      	ldr	r1, [pc, #160]	; (80093dc <_strtod_l+0x59c>)
 800933c:	428b      	cmp	r3, r1
 800933e:	4682      	mov	sl, r0
 8009340:	d898      	bhi.n	8009274 <_strtod_l+0x434>
 8009342:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009346:	428b      	cmp	r3, r1
 8009348:	bf86      	itte	hi
 800934a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80093e4 <_strtod_l+0x5a4>
 800934e:	f04f 3aff 	movhi.w	sl, #4294967295
 8009352:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009356:	2300      	movs	r3, #0
 8009358:	9304      	str	r3, [sp, #16]
 800935a:	e077      	b.n	800944c <_strtod_l+0x60c>
 800935c:	f018 0f01 	tst.w	r8, #1
 8009360:	d006      	beq.n	8009370 <_strtod_l+0x530>
 8009362:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8009366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800936a:	f7f7 f965 	bl	8000638 <__aeabi_dmul>
 800936e:	2301      	movs	r3, #1
 8009370:	3501      	adds	r5, #1
 8009372:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009376:	e7cc      	b.n	8009312 <_strtod_l+0x4d2>
 8009378:	d0ed      	beq.n	8009356 <_strtod_l+0x516>
 800937a:	f1c8 0800 	rsb	r8, r8, #0
 800937e:	f018 020f 	ands.w	r2, r8, #15
 8009382:	d00a      	beq.n	800939a <_strtod_l+0x55a>
 8009384:	4b12      	ldr	r3, [pc, #72]	; (80093d0 <_strtod_l+0x590>)
 8009386:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800938a:	4650      	mov	r0, sl
 800938c:	4659      	mov	r1, fp
 800938e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009392:	f7f7 fa7b 	bl	800088c <__aeabi_ddiv>
 8009396:	4682      	mov	sl, r0
 8009398:	468b      	mov	fp, r1
 800939a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800939e:	d0da      	beq.n	8009356 <_strtod_l+0x516>
 80093a0:	f1b8 0f1f 	cmp.w	r8, #31
 80093a4:	dd20      	ble.n	80093e8 <_strtod_l+0x5a8>
 80093a6:	2400      	movs	r4, #0
 80093a8:	46a0      	mov	r8, r4
 80093aa:	9407      	str	r4, [sp, #28]
 80093ac:	9405      	str	r4, [sp, #20]
 80093ae:	2322      	movs	r3, #34	; 0x22
 80093b0:	f04f 0a00 	mov.w	sl, #0
 80093b4:	f04f 0b00 	mov.w	fp, #0
 80093b8:	f8c9 3000 	str.w	r3, [r9]
 80093bc:	e765      	b.n	800928a <_strtod_l+0x44a>
 80093be:	bf00      	nop
 80093c0:	0800c4a5 	.word	0x0800c4a5
 80093c4:	0800c52b 	.word	0x0800c52b
 80093c8:	0800c4ad 	.word	0x0800c4ad
 80093cc:	0800c4ec 	.word	0x0800c4ec
 80093d0:	0800c568 	.word	0x0800c568
 80093d4:	0800c540 	.word	0x0800c540
 80093d8:	7ff00000 	.word	0x7ff00000
 80093dc:	7ca00000 	.word	0x7ca00000
 80093e0:	fff80000 	.word	0xfff80000
 80093e4:	7fefffff 	.word	0x7fefffff
 80093e8:	f018 0310 	ands.w	r3, r8, #16
 80093ec:	bf18      	it	ne
 80093ee:	236a      	movne	r3, #106	; 0x6a
 80093f0:	4da0      	ldr	r5, [pc, #640]	; (8009674 <_strtod_l+0x834>)
 80093f2:	9304      	str	r3, [sp, #16]
 80093f4:	4650      	mov	r0, sl
 80093f6:	4659      	mov	r1, fp
 80093f8:	2300      	movs	r3, #0
 80093fa:	f1b8 0f00 	cmp.w	r8, #0
 80093fe:	f300 810a 	bgt.w	8009616 <_strtod_l+0x7d6>
 8009402:	b10b      	cbz	r3, 8009408 <_strtod_l+0x5c8>
 8009404:	4682      	mov	sl, r0
 8009406:	468b      	mov	fp, r1
 8009408:	9b04      	ldr	r3, [sp, #16]
 800940a:	b1bb      	cbz	r3, 800943c <_strtod_l+0x5fc>
 800940c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8009410:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009414:	2b00      	cmp	r3, #0
 8009416:	4659      	mov	r1, fp
 8009418:	dd10      	ble.n	800943c <_strtod_l+0x5fc>
 800941a:	2b1f      	cmp	r3, #31
 800941c:	f340 8107 	ble.w	800962e <_strtod_l+0x7ee>
 8009420:	2b34      	cmp	r3, #52	; 0x34
 8009422:	bfde      	ittt	le
 8009424:	3b20      	suble	r3, #32
 8009426:	f04f 32ff 	movle.w	r2, #4294967295
 800942a:	fa02 f303 	lslle.w	r3, r2, r3
 800942e:	f04f 0a00 	mov.w	sl, #0
 8009432:	bfcc      	ite	gt
 8009434:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009438:	ea03 0b01 	andle.w	fp, r3, r1
 800943c:	2200      	movs	r2, #0
 800943e:	2300      	movs	r3, #0
 8009440:	4650      	mov	r0, sl
 8009442:	4659      	mov	r1, fp
 8009444:	f7f7 fb60 	bl	8000b08 <__aeabi_dcmpeq>
 8009448:	2800      	cmp	r0, #0
 800944a:	d1ac      	bne.n	80093a6 <_strtod_l+0x566>
 800944c:	9b07      	ldr	r3, [sp, #28]
 800944e:	9300      	str	r3, [sp, #0]
 8009450:	9a05      	ldr	r2, [sp, #20]
 8009452:	9908      	ldr	r1, [sp, #32]
 8009454:	4623      	mov	r3, r4
 8009456:	4648      	mov	r0, r9
 8009458:	f001 fddd 	bl	800b016 <__s2b>
 800945c:	9007      	str	r0, [sp, #28]
 800945e:	2800      	cmp	r0, #0
 8009460:	f43f af08 	beq.w	8009274 <_strtod_l+0x434>
 8009464:	9a06      	ldr	r2, [sp, #24]
 8009466:	9b06      	ldr	r3, [sp, #24]
 8009468:	2a00      	cmp	r2, #0
 800946a:	f1c3 0300 	rsb	r3, r3, #0
 800946e:	bfa8      	it	ge
 8009470:	2300      	movge	r3, #0
 8009472:	930e      	str	r3, [sp, #56]	; 0x38
 8009474:	2400      	movs	r4, #0
 8009476:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800947a:	9316      	str	r3, [sp, #88]	; 0x58
 800947c:	46a0      	mov	r8, r4
 800947e:	9b07      	ldr	r3, [sp, #28]
 8009480:	4648      	mov	r0, r9
 8009482:	6859      	ldr	r1, [r3, #4]
 8009484:	f001 fd41 	bl	800af0a <_Balloc>
 8009488:	9005      	str	r0, [sp, #20]
 800948a:	2800      	cmp	r0, #0
 800948c:	f43f aef6 	beq.w	800927c <_strtod_l+0x43c>
 8009490:	9b07      	ldr	r3, [sp, #28]
 8009492:	691a      	ldr	r2, [r3, #16]
 8009494:	3202      	adds	r2, #2
 8009496:	f103 010c 	add.w	r1, r3, #12
 800949a:	0092      	lsls	r2, r2, #2
 800949c:	300c      	adds	r0, #12
 800949e:	f001 fd29 	bl	800aef4 <memcpy>
 80094a2:	aa1e      	add	r2, sp, #120	; 0x78
 80094a4:	a91d      	add	r1, sp, #116	; 0x74
 80094a6:	ec4b ab10 	vmov	d0, sl, fp
 80094aa:	4648      	mov	r0, r9
 80094ac:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80094b0:	f002 f86c 	bl	800b58c <__d2b>
 80094b4:	901c      	str	r0, [sp, #112]	; 0x70
 80094b6:	2800      	cmp	r0, #0
 80094b8:	f43f aee0 	beq.w	800927c <_strtod_l+0x43c>
 80094bc:	2101      	movs	r1, #1
 80094be:	4648      	mov	r0, r9
 80094c0:	f001 fe35 	bl	800b12e <__i2b>
 80094c4:	4680      	mov	r8, r0
 80094c6:	2800      	cmp	r0, #0
 80094c8:	f43f aed8 	beq.w	800927c <_strtod_l+0x43c>
 80094cc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80094ce:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80094d0:	2e00      	cmp	r6, #0
 80094d2:	bfab      	itete	ge
 80094d4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80094d6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80094d8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80094da:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80094dc:	bfac      	ite	ge
 80094de:	18f7      	addge	r7, r6, r3
 80094e0:	1b9d      	sublt	r5, r3, r6
 80094e2:	9b04      	ldr	r3, [sp, #16]
 80094e4:	1af6      	subs	r6, r6, r3
 80094e6:	4416      	add	r6, r2
 80094e8:	4b63      	ldr	r3, [pc, #396]	; (8009678 <_strtod_l+0x838>)
 80094ea:	3e01      	subs	r6, #1
 80094ec:	429e      	cmp	r6, r3
 80094ee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80094f2:	f280 80af 	bge.w	8009654 <_strtod_l+0x814>
 80094f6:	1b9b      	subs	r3, r3, r6
 80094f8:	2b1f      	cmp	r3, #31
 80094fa:	eba2 0203 	sub.w	r2, r2, r3
 80094fe:	f04f 0101 	mov.w	r1, #1
 8009502:	f300 809b 	bgt.w	800963c <_strtod_l+0x7fc>
 8009506:	fa01 f303 	lsl.w	r3, r1, r3
 800950a:	930f      	str	r3, [sp, #60]	; 0x3c
 800950c:	2300      	movs	r3, #0
 800950e:	930a      	str	r3, [sp, #40]	; 0x28
 8009510:	18be      	adds	r6, r7, r2
 8009512:	9b04      	ldr	r3, [sp, #16]
 8009514:	42b7      	cmp	r7, r6
 8009516:	4415      	add	r5, r2
 8009518:	441d      	add	r5, r3
 800951a:	463b      	mov	r3, r7
 800951c:	bfa8      	it	ge
 800951e:	4633      	movge	r3, r6
 8009520:	42ab      	cmp	r3, r5
 8009522:	bfa8      	it	ge
 8009524:	462b      	movge	r3, r5
 8009526:	2b00      	cmp	r3, #0
 8009528:	bfc2      	ittt	gt
 800952a:	1af6      	subgt	r6, r6, r3
 800952c:	1aed      	subgt	r5, r5, r3
 800952e:	1aff      	subgt	r7, r7, r3
 8009530:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009532:	b1bb      	cbz	r3, 8009564 <_strtod_l+0x724>
 8009534:	4641      	mov	r1, r8
 8009536:	461a      	mov	r2, r3
 8009538:	4648      	mov	r0, r9
 800953a:	f001 fe97 	bl	800b26c <__pow5mult>
 800953e:	4680      	mov	r8, r0
 8009540:	2800      	cmp	r0, #0
 8009542:	f43f ae9b 	beq.w	800927c <_strtod_l+0x43c>
 8009546:	4601      	mov	r1, r0
 8009548:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800954a:	4648      	mov	r0, r9
 800954c:	f001 fdf8 	bl	800b140 <__multiply>
 8009550:	900c      	str	r0, [sp, #48]	; 0x30
 8009552:	2800      	cmp	r0, #0
 8009554:	f43f ae92 	beq.w	800927c <_strtod_l+0x43c>
 8009558:	991c      	ldr	r1, [sp, #112]	; 0x70
 800955a:	4648      	mov	r0, r9
 800955c:	f001 fd09 	bl	800af72 <_Bfree>
 8009560:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009562:	931c      	str	r3, [sp, #112]	; 0x70
 8009564:	2e00      	cmp	r6, #0
 8009566:	dc7a      	bgt.n	800965e <_strtod_l+0x81e>
 8009568:	9b06      	ldr	r3, [sp, #24]
 800956a:	2b00      	cmp	r3, #0
 800956c:	dd08      	ble.n	8009580 <_strtod_l+0x740>
 800956e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009570:	9905      	ldr	r1, [sp, #20]
 8009572:	4648      	mov	r0, r9
 8009574:	f001 fe7a 	bl	800b26c <__pow5mult>
 8009578:	9005      	str	r0, [sp, #20]
 800957a:	2800      	cmp	r0, #0
 800957c:	f43f ae7e 	beq.w	800927c <_strtod_l+0x43c>
 8009580:	2d00      	cmp	r5, #0
 8009582:	dd08      	ble.n	8009596 <_strtod_l+0x756>
 8009584:	462a      	mov	r2, r5
 8009586:	9905      	ldr	r1, [sp, #20]
 8009588:	4648      	mov	r0, r9
 800958a:	f001 febd 	bl	800b308 <__lshift>
 800958e:	9005      	str	r0, [sp, #20]
 8009590:	2800      	cmp	r0, #0
 8009592:	f43f ae73 	beq.w	800927c <_strtod_l+0x43c>
 8009596:	2f00      	cmp	r7, #0
 8009598:	dd08      	ble.n	80095ac <_strtod_l+0x76c>
 800959a:	4641      	mov	r1, r8
 800959c:	463a      	mov	r2, r7
 800959e:	4648      	mov	r0, r9
 80095a0:	f001 feb2 	bl	800b308 <__lshift>
 80095a4:	4680      	mov	r8, r0
 80095a6:	2800      	cmp	r0, #0
 80095a8:	f43f ae68 	beq.w	800927c <_strtod_l+0x43c>
 80095ac:	9a05      	ldr	r2, [sp, #20]
 80095ae:	991c      	ldr	r1, [sp, #112]	; 0x70
 80095b0:	4648      	mov	r0, r9
 80095b2:	f001 ff17 	bl	800b3e4 <__mdiff>
 80095b6:	4604      	mov	r4, r0
 80095b8:	2800      	cmp	r0, #0
 80095ba:	f43f ae5f 	beq.w	800927c <_strtod_l+0x43c>
 80095be:	68c3      	ldr	r3, [r0, #12]
 80095c0:	930c      	str	r3, [sp, #48]	; 0x30
 80095c2:	2300      	movs	r3, #0
 80095c4:	60c3      	str	r3, [r0, #12]
 80095c6:	4641      	mov	r1, r8
 80095c8:	f001 fef2 	bl	800b3b0 <__mcmp>
 80095cc:	2800      	cmp	r0, #0
 80095ce:	da55      	bge.n	800967c <_strtod_l+0x83c>
 80095d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095d2:	b9e3      	cbnz	r3, 800960e <_strtod_l+0x7ce>
 80095d4:	f1ba 0f00 	cmp.w	sl, #0
 80095d8:	d119      	bne.n	800960e <_strtod_l+0x7ce>
 80095da:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095de:	b9b3      	cbnz	r3, 800960e <_strtod_l+0x7ce>
 80095e0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80095e4:	0d1b      	lsrs	r3, r3, #20
 80095e6:	051b      	lsls	r3, r3, #20
 80095e8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80095ec:	d90f      	bls.n	800960e <_strtod_l+0x7ce>
 80095ee:	6963      	ldr	r3, [r4, #20]
 80095f0:	b913      	cbnz	r3, 80095f8 <_strtod_l+0x7b8>
 80095f2:	6923      	ldr	r3, [r4, #16]
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	dd0a      	ble.n	800960e <_strtod_l+0x7ce>
 80095f8:	4621      	mov	r1, r4
 80095fa:	2201      	movs	r2, #1
 80095fc:	4648      	mov	r0, r9
 80095fe:	f001 fe83 	bl	800b308 <__lshift>
 8009602:	4641      	mov	r1, r8
 8009604:	4604      	mov	r4, r0
 8009606:	f001 fed3 	bl	800b3b0 <__mcmp>
 800960a:	2800      	cmp	r0, #0
 800960c:	dc67      	bgt.n	80096de <_strtod_l+0x89e>
 800960e:	9b04      	ldr	r3, [sp, #16]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d171      	bne.n	80096f8 <_strtod_l+0x8b8>
 8009614:	e63d      	b.n	8009292 <_strtod_l+0x452>
 8009616:	f018 0f01 	tst.w	r8, #1
 800961a:	d004      	beq.n	8009626 <_strtod_l+0x7e6>
 800961c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009620:	f7f7 f80a 	bl	8000638 <__aeabi_dmul>
 8009624:	2301      	movs	r3, #1
 8009626:	ea4f 0868 	mov.w	r8, r8, asr #1
 800962a:	3508      	adds	r5, #8
 800962c:	e6e5      	b.n	80093fa <_strtod_l+0x5ba>
 800962e:	f04f 32ff 	mov.w	r2, #4294967295
 8009632:	fa02 f303 	lsl.w	r3, r2, r3
 8009636:	ea03 0a0a 	and.w	sl, r3, sl
 800963a:	e6ff      	b.n	800943c <_strtod_l+0x5fc>
 800963c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009640:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009644:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009648:	36e2      	adds	r6, #226	; 0xe2
 800964a:	fa01 f306 	lsl.w	r3, r1, r6
 800964e:	930a      	str	r3, [sp, #40]	; 0x28
 8009650:	910f      	str	r1, [sp, #60]	; 0x3c
 8009652:	e75d      	b.n	8009510 <_strtod_l+0x6d0>
 8009654:	2300      	movs	r3, #0
 8009656:	930a      	str	r3, [sp, #40]	; 0x28
 8009658:	2301      	movs	r3, #1
 800965a:	930f      	str	r3, [sp, #60]	; 0x3c
 800965c:	e758      	b.n	8009510 <_strtod_l+0x6d0>
 800965e:	4632      	mov	r2, r6
 8009660:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009662:	4648      	mov	r0, r9
 8009664:	f001 fe50 	bl	800b308 <__lshift>
 8009668:	901c      	str	r0, [sp, #112]	; 0x70
 800966a:	2800      	cmp	r0, #0
 800966c:	f47f af7c 	bne.w	8009568 <_strtod_l+0x728>
 8009670:	e604      	b.n	800927c <_strtod_l+0x43c>
 8009672:	bf00      	nop
 8009674:	0800c500 	.word	0x0800c500
 8009678:	fffffc02 	.word	0xfffffc02
 800967c:	465d      	mov	r5, fp
 800967e:	f040 8086 	bne.w	800978e <_strtod_l+0x94e>
 8009682:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009684:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009688:	b32a      	cbz	r2, 80096d6 <_strtod_l+0x896>
 800968a:	4aaf      	ldr	r2, [pc, #700]	; (8009948 <_strtod_l+0xb08>)
 800968c:	4293      	cmp	r3, r2
 800968e:	d153      	bne.n	8009738 <_strtod_l+0x8f8>
 8009690:	9b04      	ldr	r3, [sp, #16]
 8009692:	4650      	mov	r0, sl
 8009694:	b1d3      	cbz	r3, 80096cc <_strtod_l+0x88c>
 8009696:	4aad      	ldr	r2, [pc, #692]	; (800994c <_strtod_l+0xb0c>)
 8009698:	402a      	ands	r2, r5
 800969a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800969e:	f04f 31ff 	mov.w	r1, #4294967295
 80096a2:	d816      	bhi.n	80096d2 <_strtod_l+0x892>
 80096a4:	0d12      	lsrs	r2, r2, #20
 80096a6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80096aa:	fa01 f303 	lsl.w	r3, r1, r3
 80096ae:	4298      	cmp	r0, r3
 80096b0:	d142      	bne.n	8009738 <_strtod_l+0x8f8>
 80096b2:	4ba7      	ldr	r3, [pc, #668]	; (8009950 <_strtod_l+0xb10>)
 80096b4:	429d      	cmp	r5, r3
 80096b6:	d102      	bne.n	80096be <_strtod_l+0x87e>
 80096b8:	3001      	adds	r0, #1
 80096ba:	f43f addf 	beq.w	800927c <_strtod_l+0x43c>
 80096be:	4ba3      	ldr	r3, [pc, #652]	; (800994c <_strtod_l+0xb0c>)
 80096c0:	402b      	ands	r3, r5
 80096c2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80096c6:	f04f 0a00 	mov.w	sl, #0
 80096ca:	e7a0      	b.n	800960e <_strtod_l+0x7ce>
 80096cc:	f04f 33ff 	mov.w	r3, #4294967295
 80096d0:	e7ed      	b.n	80096ae <_strtod_l+0x86e>
 80096d2:	460b      	mov	r3, r1
 80096d4:	e7eb      	b.n	80096ae <_strtod_l+0x86e>
 80096d6:	bb7b      	cbnz	r3, 8009738 <_strtod_l+0x8f8>
 80096d8:	f1ba 0f00 	cmp.w	sl, #0
 80096dc:	d12c      	bne.n	8009738 <_strtod_l+0x8f8>
 80096de:	9904      	ldr	r1, [sp, #16]
 80096e0:	4a9a      	ldr	r2, [pc, #616]	; (800994c <_strtod_l+0xb0c>)
 80096e2:	465b      	mov	r3, fp
 80096e4:	b1f1      	cbz	r1, 8009724 <_strtod_l+0x8e4>
 80096e6:	ea02 010b 	and.w	r1, r2, fp
 80096ea:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80096ee:	dc19      	bgt.n	8009724 <_strtod_l+0x8e4>
 80096f0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80096f4:	f77f ae5b 	ble.w	80093ae <_strtod_l+0x56e>
 80096f8:	4a96      	ldr	r2, [pc, #600]	; (8009954 <_strtod_l+0xb14>)
 80096fa:	2300      	movs	r3, #0
 80096fc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8009700:	4650      	mov	r0, sl
 8009702:	4659      	mov	r1, fp
 8009704:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009708:	f7f6 ff96 	bl	8000638 <__aeabi_dmul>
 800970c:	4682      	mov	sl, r0
 800970e:	468b      	mov	fp, r1
 8009710:	2900      	cmp	r1, #0
 8009712:	f47f adbe 	bne.w	8009292 <_strtod_l+0x452>
 8009716:	2800      	cmp	r0, #0
 8009718:	f47f adbb 	bne.w	8009292 <_strtod_l+0x452>
 800971c:	2322      	movs	r3, #34	; 0x22
 800971e:	f8c9 3000 	str.w	r3, [r9]
 8009722:	e5b6      	b.n	8009292 <_strtod_l+0x452>
 8009724:	4013      	ands	r3, r2
 8009726:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800972a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800972e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009732:	f04f 3aff 	mov.w	sl, #4294967295
 8009736:	e76a      	b.n	800960e <_strtod_l+0x7ce>
 8009738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800973a:	b193      	cbz	r3, 8009762 <_strtod_l+0x922>
 800973c:	422b      	tst	r3, r5
 800973e:	f43f af66 	beq.w	800960e <_strtod_l+0x7ce>
 8009742:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009744:	9a04      	ldr	r2, [sp, #16]
 8009746:	4650      	mov	r0, sl
 8009748:	4659      	mov	r1, fp
 800974a:	b173      	cbz	r3, 800976a <_strtod_l+0x92a>
 800974c:	f7ff fb5a 	bl	8008e04 <sulp>
 8009750:	4602      	mov	r2, r0
 8009752:	460b      	mov	r3, r1
 8009754:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009758:	f7f6 fdb8 	bl	80002cc <__adddf3>
 800975c:	4682      	mov	sl, r0
 800975e:	468b      	mov	fp, r1
 8009760:	e755      	b.n	800960e <_strtod_l+0x7ce>
 8009762:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009764:	ea13 0f0a 	tst.w	r3, sl
 8009768:	e7e9      	b.n	800973e <_strtod_l+0x8fe>
 800976a:	f7ff fb4b 	bl	8008e04 <sulp>
 800976e:	4602      	mov	r2, r0
 8009770:	460b      	mov	r3, r1
 8009772:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009776:	f7f6 fda7 	bl	80002c8 <__aeabi_dsub>
 800977a:	2200      	movs	r2, #0
 800977c:	2300      	movs	r3, #0
 800977e:	4682      	mov	sl, r0
 8009780:	468b      	mov	fp, r1
 8009782:	f7f7 f9c1 	bl	8000b08 <__aeabi_dcmpeq>
 8009786:	2800      	cmp	r0, #0
 8009788:	f47f ae11 	bne.w	80093ae <_strtod_l+0x56e>
 800978c:	e73f      	b.n	800960e <_strtod_l+0x7ce>
 800978e:	4641      	mov	r1, r8
 8009790:	4620      	mov	r0, r4
 8009792:	f001 ff4a 	bl	800b62a <__ratio>
 8009796:	ec57 6b10 	vmov	r6, r7, d0
 800979a:	2200      	movs	r2, #0
 800979c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80097a0:	ee10 0a10 	vmov	r0, s0
 80097a4:	4639      	mov	r1, r7
 80097a6:	f7f7 f9c3 	bl	8000b30 <__aeabi_dcmple>
 80097aa:	2800      	cmp	r0, #0
 80097ac:	d077      	beq.n	800989e <_strtod_l+0xa5e>
 80097ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d04a      	beq.n	800984a <_strtod_l+0xa0a>
 80097b4:	4b68      	ldr	r3, [pc, #416]	; (8009958 <_strtod_l+0xb18>)
 80097b6:	2200      	movs	r2, #0
 80097b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80097bc:	4f66      	ldr	r7, [pc, #408]	; (8009958 <_strtod_l+0xb18>)
 80097be:	2600      	movs	r6, #0
 80097c0:	4b62      	ldr	r3, [pc, #392]	; (800994c <_strtod_l+0xb0c>)
 80097c2:	402b      	ands	r3, r5
 80097c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80097c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80097c8:	4b64      	ldr	r3, [pc, #400]	; (800995c <_strtod_l+0xb1c>)
 80097ca:	429a      	cmp	r2, r3
 80097cc:	f040 80ce 	bne.w	800996c <_strtod_l+0xb2c>
 80097d0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80097d4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80097d8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80097dc:	ec4b ab10 	vmov	d0, sl, fp
 80097e0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80097e4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80097e8:	f001 fe5a 	bl	800b4a0 <__ulp>
 80097ec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80097f0:	ec53 2b10 	vmov	r2, r3, d0
 80097f4:	f7f6 ff20 	bl	8000638 <__aeabi_dmul>
 80097f8:	4652      	mov	r2, sl
 80097fa:	465b      	mov	r3, fp
 80097fc:	f7f6 fd66 	bl	80002cc <__adddf3>
 8009800:	460b      	mov	r3, r1
 8009802:	4952      	ldr	r1, [pc, #328]	; (800994c <_strtod_l+0xb0c>)
 8009804:	4a56      	ldr	r2, [pc, #344]	; (8009960 <_strtod_l+0xb20>)
 8009806:	4019      	ands	r1, r3
 8009808:	4291      	cmp	r1, r2
 800980a:	4682      	mov	sl, r0
 800980c:	d95b      	bls.n	80098c6 <_strtod_l+0xa86>
 800980e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009810:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009814:	4293      	cmp	r3, r2
 8009816:	d103      	bne.n	8009820 <_strtod_l+0x9e0>
 8009818:	9b08      	ldr	r3, [sp, #32]
 800981a:	3301      	adds	r3, #1
 800981c:	f43f ad2e 	beq.w	800927c <_strtod_l+0x43c>
 8009820:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8009950 <_strtod_l+0xb10>
 8009824:	f04f 3aff 	mov.w	sl, #4294967295
 8009828:	991c      	ldr	r1, [sp, #112]	; 0x70
 800982a:	4648      	mov	r0, r9
 800982c:	f001 fba1 	bl	800af72 <_Bfree>
 8009830:	9905      	ldr	r1, [sp, #20]
 8009832:	4648      	mov	r0, r9
 8009834:	f001 fb9d 	bl	800af72 <_Bfree>
 8009838:	4641      	mov	r1, r8
 800983a:	4648      	mov	r0, r9
 800983c:	f001 fb99 	bl	800af72 <_Bfree>
 8009840:	4621      	mov	r1, r4
 8009842:	4648      	mov	r0, r9
 8009844:	f001 fb95 	bl	800af72 <_Bfree>
 8009848:	e619      	b.n	800947e <_strtod_l+0x63e>
 800984a:	f1ba 0f00 	cmp.w	sl, #0
 800984e:	d11a      	bne.n	8009886 <_strtod_l+0xa46>
 8009850:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009854:	b9eb      	cbnz	r3, 8009892 <_strtod_l+0xa52>
 8009856:	2200      	movs	r2, #0
 8009858:	4b3f      	ldr	r3, [pc, #252]	; (8009958 <_strtod_l+0xb18>)
 800985a:	4630      	mov	r0, r6
 800985c:	4639      	mov	r1, r7
 800985e:	f7f7 f95d 	bl	8000b1c <__aeabi_dcmplt>
 8009862:	b9c8      	cbnz	r0, 8009898 <_strtod_l+0xa58>
 8009864:	4630      	mov	r0, r6
 8009866:	4639      	mov	r1, r7
 8009868:	2200      	movs	r2, #0
 800986a:	4b3e      	ldr	r3, [pc, #248]	; (8009964 <_strtod_l+0xb24>)
 800986c:	f7f6 fee4 	bl	8000638 <__aeabi_dmul>
 8009870:	4606      	mov	r6, r0
 8009872:	460f      	mov	r7, r1
 8009874:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009878:	9618      	str	r6, [sp, #96]	; 0x60
 800987a:	9319      	str	r3, [sp, #100]	; 0x64
 800987c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8009880:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009884:	e79c      	b.n	80097c0 <_strtod_l+0x980>
 8009886:	f1ba 0f01 	cmp.w	sl, #1
 800988a:	d102      	bne.n	8009892 <_strtod_l+0xa52>
 800988c:	2d00      	cmp	r5, #0
 800988e:	f43f ad8e 	beq.w	80093ae <_strtod_l+0x56e>
 8009892:	2200      	movs	r2, #0
 8009894:	4b34      	ldr	r3, [pc, #208]	; (8009968 <_strtod_l+0xb28>)
 8009896:	e78f      	b.n	80097b8 <_strtod_l+0x978>
 8009898:	2600      	movs	r6, #0
 800989a:	4f32      	ldr	r7, [pc, #200]	; (8009964 <_strtod_l+0xb24>)
 800989c:	e7ea      	b.n	8009874 <_strtod_l+0xa34>
 800989e:	4b31      	ldr	r3, [pc, #196]	; (8009964 <_strtod_l+0xb24>)
 80098a0:	4630      	mov	r0, r6
 80098a2:	4639      	mov	r1, r7
 80098a4:	2200      	movs	r2, #0
 80098a6:	f7f6 fec7 	bl	8000638 <__aeabi_dmul>
 80098aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098ac:	4606      	mov	r6, r0
 80098ae:	460f      	mov	r7, r1
 80098b0:	b933      	cbnz	r3, 80098c0 <_strtod_l+0xa80>
 80098b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80098b6:	9010      	str	r0, [sp, #64]	; 0x40
 80098b8:	9311      	str	r3, [sp, #68]	; 0x44
 80098ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80098be:	e7df      	b.n	8009880 <_strtod_l+0xa40>
 80098c0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80098c4:	e7f9      	b.n	80098ba <_strtod_l+0xa7a>
 80098c6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80098ca:	9b04      	ldr	r3, [sp, #16]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d1ab      	bne.n	8009828 <_strtod_l+0x9e8>
 80098d0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80098d4:	0d1b      	lsrs	r3, r3, #20
 80098d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80098d8:	051b      	lsls	r3, r3, #20
 80098da:	429a      	cmp	r2, r3
 80098dc:	465d      	mov	r5, fp
 80098de:	d1a3      	bne.n	8009828 <_strtod_l+0x9e8>
 80098e0:	4639      	mov	r1, r7
 80098e2:	4630      	mov	r0, r6
 80098e4:	f7f7 f958 	bl	8000b98 <__aeabi_d2iz>
 80098e8:	f7f6 fe3c 	bl	8000564 <__aeabi_i2d>
 80098ec:	460b      	mov	r3, r1
 80098ee:	4602      	mov	r2, r0
 80098f0:	4639      	mov	r1, r7
 80098f2:	4630      	mov	r0, r6
 80098f4:	f7f6 fce8 	bl	80002c8 <__aeabi_dsub>
 80098f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098fa:	4606      	mov	r6, r0
 80098fc:	460f      	mov	r7, r1
 80098fe:	b933      	cbnz	r3, 800990e <_strtod_l+0xace>
 8009900:	f1ba 0f00 	cmp.w	sl, #0
 8009904:	d103      	bne.n	800990e <_strtod_l+0xace>
 8009906:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800990a:	2d00      	cmp	r5, #0
 800990c:	d06d      	beq.n	80099ea <_strtod_l+0xbaa>
 800990e:	a30a      	add	r3, pc, #40	; (adr r3, 8009938 <_strtod_l+0xaf8>)
 8009910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009914:	4630      	mov	r0, r6
 8009916:	4639      	mov	r1, r7
 8009918:	f7f7 f900 	bl	8000b1c <__aeabi_dcmplt>
 800991c:	2800      	cmp	r0, #0
 800991e:	f47f acb8 	bne.w	8009292 <_strtod_l+0x452>
 8009922:	a307      	add	r3, pc, #28	; (adr r3, 8009940 <_strtod_l+0xb00>)
 8009924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009928:	4630      	mov	r0, r6
 800992a:	4639      	mov	r1, r7
 800992c:	f7f7 f914 	bl	8000b58 <__aeabi_dcmpgt>
 8009930:	2800      	cmp	r0, #0
 8009932:	f43f af79 	beq.w	8009828 <_strtod_l+0x9e8>
 8009936:	e4ac      	b.n	8009292 <_strtod_l+0x452>
 8009938:	94a03595 	.word	0x94a03595
 800993c:	3fdfffff 	.word	0x3fdfffff
 8009940:	35afe535 	.word	0x35afe535
 8009944:	3fe00000 	.word	0x3fe00000
 8009948:	000fffff 	.word	0x000fffff
 800994c:	7ff00000 	.word	0x7ff00000
 8009950:	7fefffff 	.word	0x7fefffff
 8009954:	39500000 	.word	0x39500000
 8009958:	3ff00000 	.word	0x3ff00000
 800995c:	7fe00000 	.word	0x7fe00000
 8009960:	7c9fffff 	.word	0x7c9fffff
 8009964:	3fe00000 	.word	0x3fe00000
 8009968:	bff00000 	.word	0xbff00000
 800996c:	9b04      	ldr	r3, [sp, #16]
 800996e:	b333      	cbz	r3, 80099be <_strtod_l+0xb7e>
 8009970:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009972:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009976:	d822      	bhi.n	80099be <_strtod_l+0xb7e>
 8009978:	a327      	add	r3, pc, #156	; (adr r3, 8009a18 <_strtod_l+0xbd8>)
 800997a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997e:	4630      	mov	r0, r6
 8009980:	4639      	mov	r1, r7
 8009982:	f7f7 f8d5 	bl	8000b30 <__aeabi_dcmple>
 8009986:	b1a0      	cbz	r0, 80099b2 <_strtod_l+0xb72>
 8009988:	4639      	mov	r1, r7
 800998a:	4630      	mov	r0, r6
 800998c:	f7f7 f92c 	bl	8000be8 <__aeabi_d2uiz>
 8009990:	2800      	cmp	r0, #0
 8009992:	bf08      	it	eq
 8009994:	2001      	moveq	r0, #1
 8009996:	f7f6 fdd5 	bl	8000544 <__aeabi_ui2d>
 800999a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800999c:	4606      	mov	r6, r0
 800999e:	460f      	mov	r7, r1
 80099a0:	bb03      	cbnz	r3, 80099e4 <_strtod_l+0xba4>
 80099a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099a6:	9012      	str	r0, [sp, #72]	; 0x48
 80099a8:	9313      	str	r3, [sp, #76]	; 0x4c
 80099aa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80099ae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80099b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80099b6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80099ba:	1a9b      	subs	r3, r3, r2
 80099bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80099be:	ed9d 0b08 	vldr	d0, [sp, #32]
 80099c2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80099c6:	f001 fd6b 	bl	800b4a0 <__ulp>
 80099ca:	4650      	mov	r0, sl
 80099cc:	ec53 2b10 	vmov	r2, r3, d0
 80099d0:	4659      	mov	r1, fp
 80099d2:	f7f6 fe31 	bl	8000638 <__aeabi_dmul>
 80099d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80099da:	f7f6 fc77 	bl	80002cc <__adddf3>
 80099de:	4682      	mov	sl, r0
 80099e0:	468b      	mov	fp, r1
 80099e2:	e772      	b.n	80098ca <_strtod_l+0xa8a>
 80099e4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80099e8:	e7df      	b.n	80099aa <_strtod_l+0xb6a>
 80099ea:	a30d      	add	r3, pc, #52	; (adr r3, 8009a20 <_strtod_l+0xbe0>)
 80099ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f0:	f7f7 f894 	bl	8000b1c <__aeabi_dcmplt>
 80099f4:	e79c      	b.n	8009930 <_strtod_l+0xaf0>
 80099f6:	2300      	movs	r3, #0
 80099f8:	930d      	str	r3, [sp, #52]	; 0x34
 80099fa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80099fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80099fe:	6013      	str	r3, [r2, #0]
 8009a00:	f7ff ba61 	b.w	8008ec6 <_strtod_l+0x86>
 8009a04:	2b65      	cmp	r3, #101	; 0x65
 8009a06:	f04f 0200 	mov.w	r2, #0
 8009a0a:	f43f ab4e 	beq.w	80090aa <_strtod_l+0x26a>
 8009a0e:	2101      	movs	r1, #1
 8009a10:	4614      	mov	r4, r2
 8009a12:	9104      	str	r1, [sp, #16]
 8009a14:	f7ff bacb 	b.w	8008fae <_strtod_l+0x16e>
 8009a18:	ffc00000 	.word	0xffc00000
 8009a1c:	41dfffff 	.word	0x41dfffff
 8009a20:	94a03595 	.word	0x94a03595
 8009a24:	3fcfffff 	.word	0x3fcfffff

08009a28 <_strtod_r>:
 8009a28:	4b05      	ldr	r3, [pc, #20]	; (8009a40 <_strtod_r+0x18>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	b410      	push	{r4}
 8009a2e:	6a1b      	ldr	r3, [r3, #32]
 8009a30:	4c04      	ldr	r4, [pc, #16]	; (8009a44 <_strtod_r+0x1c>)
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	bf08      	it	eq
 8009a36:	4623      	moveq	r3, r4
 8009a38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a3c:	f7ff ba00 	b.w	8008e40 <_strtod_l>
 8009a40:	2000004c 	.word	0x2000004c
 8009a44:	200000b0 	.word	0x200000b0

08009a48 <_strtol_l.isra.0>:
 8009a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a4c:	4680      	mov	r8, r0
 8009a4e:	4689      	mov	r9, r1
 8009a50:	4692      	mov	sl, r2
 8009a52:	461e      	mov	r6, r3
 8009a54:	460f      	mov	r7, r1
 8009a56:	463d      	mov	r5, r7
 8009a58:	9808      	ldr	r0, [sp, #32]
 8009a5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a5e:	f001 fa0d 	bl	800ae7c <__locale_ctype_ptr_l>
 8009a62:	4420      	add	r0, r4
 8009a64:	7843      	ldrb	r3, [r0, #1]
 8009a66:	f013 0308 	ands.w	r3, r3, #8
 8009a6a:	d132      	bne.n	8009ad2 <_strtol_l.isra.0+0x8a>
 8009a6c:	2c2d      	cmp	r4, #45	; 0x2d
 8009a6e:	d132      	bne.n	8009ad6 <_strtol_l.isra.0+0x8e>
 8009a70:	787c      	ldrb	r4, [r7, #1]
 8009a72:	1cbd      	adds	r5, r7, #2
 8009a74:	2201      	movs	r2, #1
 8009a76:	2e00      	cmp	r6, #0
 8009a78:	d05d      	beq.n	8009b36 <_strtol_l.isra.0+0xee>
 8009a7a:	2e10      	cmp	r6, #16
 8009a7c:	d109      	bne.n	8009a92 <_strtol_l.isra.0+0x4a>
 8009a7e:	2c30      	cmp	r4, #48	; 0x30
 8009a80:	d107      	bne.n	8009a92 <_strtol_l.isra.0+0x4a>
 8009a82:	782b      	ldrb	r3, [r5, #0]
 8009a84:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009a88:	2b58      	cmp	r3, #88	; 0x58
 8009a8a:	d14f      	bne.n	8009b2c <_strtol_l.isra.0+0xe4>
 8009a8c:	786c      	ldrb	r4, [r5, #1]
 8009a8e:	2610      	movs	r6, #16
 8009a90:	3502      	adds	r5, #2
 8009a92:	2a00      	cmp	r2, #0
 8009a94:	bf14      	ite	ne
 8009a96:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009a9a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009a9e:	2700      	movs	r7, #0
 8009aa0:	fbb1 fcf6 	udiv	ip, r1, r6
 8009aa4:	4638      	mov	r0, r7
 8009aa6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009aaa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009aae:	2b09      	cmp	r3, #9
 8009ab0:	d817      	bhi.n	8009ae2 <_strtol_l.isra.0+0x9a>
 8009ab2:	461c      	mov	r4, r3
 8009ab4:	42a6      	cmp	r6, r4
 8009ab6:	dd23      	ble.n	8009b00 <_strtol_l.isra.0+0xb8>
 8009ab8:	1c7b      	adds	r3, r7, #1
 8009aba:	d007      	beq.n	8009acc <_strtol_l.isra.0+0x84>
 8009abc:	4584      	cmp	ip, r0
 8009abe:	d31c      	bcc.n	8009afa <_strtol_l.isra.0+0xb2>
 8009ac0:	d101      	bne.n	8009ac6 <_strtol_l.isra.0+0x7e>
 8009ac2:	45a6      	cmp	lr, r4
 8009ac4:	db19      	blt.n	8009afa <_strtol_l.isra.0+0xb2>
 8009ac6:	fb00 4006 	mla	r0, r0, r6, r4
 8009aca:	2701      	movs	r7, #1
 8009acc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ad0:	e7eb      	b.n	8009aaa <_strtol_l.isra.0+0x62>
 8009ad2:	462f      	mov	r7, r5
 8009ad4:	e7bf      	b.n	8009a56 <_strtol_l.isra.0+0xe>
 8009ad6:	2c2b      	cmp	r4, #43	; 0x2b
 8009ad8:	bf04      	itt	eq
 8009ada:	1cbd      	addeq	r5, r7, #2
 8009adc:	787c      	ldrbeq	r4, [r7, #1]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	e7c9      	b.n	8009a76 <_strtol_l.isra.0+0x2e>
 8009ae2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009ae6:	2b19      	cmp	r3, #25
 8009ae8:	d801      	bhi.n	8009aee <_strtol_l.isra.0+0xa6>
 8009aea:	3c37      	subs	r4, #55	; 0x37
 8009aec:	e7e2      	b.n	8009ab4 <_strtol_l.isra.0+0x6c>
 8009aee:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009af2:	2b19      	cmp	r3, #25
 8009af4:	d804      	bhi.n	8009b00 <_strtol_l.isra.0+0xb8>
 8009af6:	3c57      	subs	r4, #87	; 0x57
 8009af8:	e7dc      	b.n	8009ab4 <_strtol_l.isra.0+0x6c>
 8009afa:	f04f 37ff 	mov.w	r7, #4294967295
 8009afe:	e7e5      	b.n	8009acc <_strtol_l.isra.0+0x84>
 8009b00:	1c7b      	adds	r3, r7, #1
 8009b02:	d108      	bne.n	8009b16 <_strtol_l.isra.0+0xce>
 8009b04:	2322      	movs	r3, #34	; 0x22
 8009b06:	f8c8 3000 	str.w	r3, [r8]
 8009b0a:	4608      	mov	r0, r1
 8009b0c:	f1ba 0f00 	cmp.w	sl, #0
 8009b10:	d107      	bne.n	8009b22 <_strtol_l.isra.0+0xda>
 8009b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b16:	b102      	cbz	r2, 8009b1a <_strtol_l.isra.0+0xd2>
 8009b18:	4240      	negs	r0, r0
 8009b1a:	f1ba 0f00 	cmp.w	sl, #0
 8009b1e:	d0f8      	beq.n	8009b12 <_strtol_l.isra.0+0xca>
 8009b20:	b10f      	cbz	r7, 8009b26 <_strtol_l.isra.0+0xde>
 8009b22:	f105 39ff 	add.w	r9, r5, #4294967295
 8009b26:	f8ca 9000 	str.w	r9, [sl]
 8009b2a:	e7f2      	b.n	8009b12 <_strtol_l.isra.0+0xca>
 8009b2c:	2430      	movs	r4, #48	; 0x30
 8009b2e:	2e00      	cmp	r6, #0
 8009b30:	d1af      	bne.n	8009a92 <_strtol_l.isra.0+0x4a>
 8009b32:	2608      	movs	r6, #8
 8009b34:	e7ad      	b.n	8009a92 <_strtol_l.isra.0+0x4a>
 8009b36:	2c30      	cmp	r4, #48	; 0x30
 8009b38:	d0a3      	beq.n	8009a82 <_strtol_l.isra.0+0x3a>
 8009b3a:	260a      	movs	r6, #10
 8009b3c:	e7a9      	b.n	8009a92 <_strtol_l.isra.0+0x4a>
	...

08009b40 <_strtol_r>:
 8009b40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b42:	4c06      	ldr	r4, [pc, #24]	; (8009b5c <_strtol_r+0x1c>)
 8009b44:	4d06      	ldr	r5, [pc, #24]	; (8009b60 <_strtol_r+0x20>)
 8009b46:	6824      	ldr	r4, [r4, #0]
 8009b48:	6a24      	ldr	r4, [r4, #32]
 8009b4a:	2c00      	cmp	r4, #0
 8009b4c:	bf08      	it	eq
 8009b4e:	462c      	moveq	r4, r5
 8009b50:	9400      	str	r4, [sp, #0]
 8009b52:	f7ff ff79 	bl	8009a48 <_strtol_l.isra.0>
 8009b56:	b003      	add	sp, #12
 8009b58:	bd30      	pop	{r4, r5, pc}
 8009b5a:	bf00      	nop
 8009b5c:	2000004c 	.word	0x2000004c
 8009b60:	200000b0 	.word	0x200000b0

08009b64 <_vsiprintf_r>:
 8009b64:	b500      	push	{lr}
 8009b66:	b09b      	sub	sp, #108	; 0x6c
 8009b68:	9100      	str	r1, [sp, #0]
 8009b6a:	9104      	str	r1, [sp, #16]
 8009b6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b70:	9105      	str	r1, [sp, #20]
 8009b72:	9102      	str	r1, [sp, #8]
 8009b74:	4905      	ldr	r1, [pc, #20]	; (8009b8c <_vsiprintf_r+0x28>)
 8009b76:	9103      	str	r1, [sp, #12]
 8009b78:	4669      	mov	r1, sp
 8009b7a:	f001 fed5 	bl	800b928 <_svfiprintf_r>
 8009b7e:	9b00      	ldr	r3, [sp, #0]
 8009b80:	2200      	movs	r2, #0
 8009b82:	701a      	strb	r2, [r3, #0]
 8009b84:	b01b      	add	sp, #108	; 0x6c
 8009b86:	f85d fb04 	ldr.w	pc, [sp], #4
 8009b8a:	bf00      	nop
 8009b8c:	ffff0208 	.word	0xffff0208

08009b90 <vsiprintf>:
 8009b90:	4613      	mov	r3, r2
 8009b92:	460a      	mov	r2, r1
 8009b94:	4601      	mov	r1, r0
 8009b96:	4802      	ldr	r0, [pc, #8]	; (8009ba0 <vsiprintf+0x10>)
 8009b98:	6800      	ldr	r0, [r0, #0]
 8009b9a:	f7ff bfe3 	b.w	8009b64 <_vsiprintf_r>
 8009b9e:	bf00      	nop
 8009ba0:	2000004c 	.word	0x2000004c

08009ba4 <quorem>:
 8009ba4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba8:	6903      	ldr	r3, [r0, #16]
 8009baa:	690c      	ldr	r4, [r1, #16]
 8009bac:	42a3      	cmp	r3, r4
 8009bae:	4680      	mov	r8, r0
 8009bb0:	f2c0 8082 	blt.w	8009cb8 <quorem+0x114>
 8009bb4:	3c01      	subs	r4, #1
 8009bb6:	f101 0714 	add.w	r7, r1, #20
 8009bba:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009bbe:	f100 0614 	add.w	r6, r0, #20
 8009bc2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009bc6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009bca:	eb06 030c 	add.w	r3, r6, ip
 8009bce:	3501      	adds	r5, #1
 8009bd0:	eb07 090c 	add.w	r9, r7, ip
 8009bd4:	9301      	str	r3, [sp, #4]
 8009bd6:	fbb0 f5f5 	udiv	r5, r0, r5
 8009bda:	b395      	cbz	r5, 8009c42 <quorem+0x9e>
 8009bdc:	f04f 0a00 	mov.w	sl, #0
 8009be0:	4638      	mov	r0, r7
 8009be2:	46b6      	mov	lr, r6
 8009be4:	46d3      	mov	fp, sl
 8009be6:	f850 2b04 	ldr.w	r2, [r0], #4
 8009bea:	b293      	uxth	r3, r2
 8009bec:	fb05 a303 	mla	r3, r5, r3, sl
 8009bf0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009bf4:	b29b      	uxth	r3, r3
 8009bf6:	ebab 0303 	sub.w	r3, fp, r3
 8009bfa:	0c12      	lsrs	r2, r2, #16
 8009bfc:	f8de b000 	ldr.w	fp, [lr]
 8009c00:	fb05 a202 	mla	r2, r5, r2, sl
 8009c04:	fa13 f38b 	uxtah	r3, r3, fp
 8009c08:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009c0c:	fa1f fb82 	uxth.w	fp, r2
 8009c10:	f8de 2000 	ldr.w	r2, [lr]
 8009c14:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009c18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c22:	4581      	cmp	r9, r0
 8009c24:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009c28:	f84e 3b04 	str.w	r3, [lr], #4
 8009c2c:	d2db      	bcs.n	8009be6 <quorem+0x42>
 8009c2e:	f856 300c 	ldr.w	r3, [r6, ip]
 8009c32:	b933      	cbnz	r3, 8009c42 <quorem+0x9e>
 8009c34:	9b01      	ldr	r3, [sp, #4]
 8009c36:	3b04      	subs	r3, #4
 8009c38:	429e      	cmp	r6, r3
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	d330      	bcc.n	8009ca0 <quorem+0xfc>
 8009c3e:	f8c8 4010 	str.w	r4, [r8, #16]
 8009c42:	4640      	mov	r0, r8
 8009c44:	f001 fbb4 	bl	800b3b0 <__mcmp>
 8009c48:	2800      	cmp	r0, #0
 8009c4a:	db25      	blt.n	8009c98 <quorem+0xf4>
 8009c4c:	3501      	adds	r5, #1
 8009c4e:	4630      	mov	r0, r6
 8009c50:	f04f 0c00 	mov.w	ip, #0
 8009c54:	f857 2b04 	ldr.w	r2, [r7], #4
 8009c58:	f8d0 e000 	ldr.w	lr, [r0]
 8009c5c:	b293      	uxth	r3, r2
 8009c5e:	ebac 0303 	sub.w	r3, ip, r3
 8009c62:	0c12      	lsrs	r2, r2, #16
 8009c64:	fa13 f38e 	uxtah	r3, r3, lr
 8009c68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009c6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009c70:	b29b      	uxth	r3, r3
 8009c72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c76:	45b9      	cmp	r9, r7
 8009c78:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009c7c:	f840 3b04 	str.w	r3, [r0], #4
 8009c80:	d2e8      	bcs.n	8009c54 <quorem+0xb0>
 8009c82:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009c86:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009c8a:	b92a      	cbnz	r2, 8009c98 <quorem+0xf4>
 8009c8c:	3b04      	subs	r3, #4
 8009c8e:	429e      	cmp	r6, r3
 8009c90:	461a      	mov	r2, r3
 8009c92:	d30b      	bcc.n	8009cac <quorem+0x108>
 8009c94:	f8c8 4010 	str.w	r4, [r8, #16]
 8009c98:	4628      	mov	r0, r5
 8009c9a:	b003      	add	sp, #12
 8009c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca0:	6812      	ldr	r2, [r2, #0]
 8009ca2:	3b04      	subs	r3, #4
 8009ca4:	2a00      	cmp	r2, #0
 8009ca6:	d1ca      	bne.n	8009c3e <quorem+0x9a>
 8009ca8:	3c01      	subs	r4, #1
 8009caa:	e7c5      	b.n	8009c38 <quorem+0x94>
 8009cac:	6812      	ldr	r2, [r2, #0]
 8009cae:	3b04      	subs	r3, #4
 8009cb0:	2a00      	cmp	r2, #0
 8009cb2:	d1ef      	bne.n	8009c94 <quorem+0xf0>
 8009cb4:	3c01      	subs	r4, #1
 8009cb6:	e7ea      	b.n	8009c8e <quorem+0xea>
 8009cb8:	2000      	movs	r0, #0
 8009cba:	e7ee      	b.n	8009c9a <quorem+0xf6>
 8009cbc:	0000      	movs	r0, r0
	...

08009cc0 <_dtoa_r>:
 8009cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc4:	ec57 6b10 	vmov	r6, r7, d0
 8009cc8:	b097      	sub	sp, #92	; 0x5c
 8009cca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009ccc:	9106      	str	r1, [sp, #24]
 8009cce:	4604      	mov	r4, r0
 8009cd0:	920b      	str	r2, [sp, #44]	; 0x2c
 8009cd2:	9312      	str	r3, [sp, #72]	; 0x48
 8009cd4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009cd8:	e9cd 6700 	strd	r6, r7, [sp]
 8009cdc:	b93d      	cbnz	r5, 8009cee <_dtoa_r+0x2e>
 8009cde:	2010      	movs	r0, #16
 8009ce0:	f001 f8ee 	bl	800aec0 <malloc>
 8009ce4:	6260      	str	r0, [r4, #36]	; 0x24
 8009ce6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009cea:	6005      	str	r5, [r0, #0]
 8009cec:	60c5      	str	r5, [r0, #12]
 8009cee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cf0:	6819      	ldr	r1, [r3, #0]
 8009cf2:	b151      	cbz	r1, 8009d0a <_dtoa_r+0x4a>
 8009cf4:	685a      	ldr	r2, [r3, #4]
 8009cf6:	604a      	str	r2, [r1, #4]
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	4093      	lsls	r3, r2
 8009cfc:	608b      	str	r3, [r1, #8]
 8009cfe:	4620      	mov	r0, r4
 8009d00:	f001 f937 	bl	800af72 <_Bfree>
 8009d04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d06:	2200      	movs	r2, #0
 8009d08:	601a      	str	r2, [r3, #0]
 8009d0a:	1e3b      	subs	r3, r7, #0
 8009d0c:	bfbb      	ittet	lt
 8009d0e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009d12:	9301      	strlt	r3, [sp, #4]
 8009d14:	2300      	movge	r3, #0
 8009d16:	2201      	movlt	r2, #1
 8009d18:	bfac      	ite	ge
 8009d1a:	f8c8 3000 	strge.w	r3, [r8]
 8009d1e:	f8c8 2000 	strlt.w	r2, [r8]
 8009d22:	4baf      	ldr	r3, [pc, #700]	; (8009fe0 <_dtoa_r+0x320>)
 8009d24:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009d28:	ea33 0308 	bics.w	r3, r3, r8
 8009d2c:	d114      	bne.n	8009d58 <_dtoa_r+0x98>
 8009d2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009d30:	f242 730f 	movw	r3, #9999	; 0x270f
 8009d34:	6013      	str	r3, [r2, #0]
 8009d36:	9b00      	ldr	r3, [sp, #0]
 8009d38:	b923      	cbnz	r3, 8009d44 <_dtoa_r+0x84>
 8009d3a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	f000 8542 	beq.w	800a7c8 <_dtoa_r+0xb08>
 8009d44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d46:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8009ff4 <_dtoa_r+0x334>
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	f000 8544 	beq.w	800a7d8 <_dtoa_r+0xb18>
 8009d50:	f10b 0303 	add.w	r3, fp, #3
 8009d54:	f000 bd3e 	b.w	800a7d4 <_dtoa_r+0xb14>
 8009d58:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	2300      	movs	r3, #0
 8009d60:	4630      	mov	r0, r6
 8009d62:	4639      	mov	r1, r7
 8009d64:	f7f6 fed0 	bl	8000b08 <__aeabi_dcmpeq>
 8009d68:	4681      	mov	r9, r0
 8009d6a:	b168      	cbz	r0, 8009d88 <_dtoa_r+0xc8>
 8009d6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009d6e:	2301      	movs	r3, #1
 8009d70:	6013      	str	r3, [r2, #0]
 8009d72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	f000 8524 	beq.w	800a7c2 <_dtoa_r+0xb02>
 8009d7a:	4b9a      	ldr	r3, [pc, #616]	; (8009fe4 <_dtoa_r+0x324>)
 8009d7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009d7e:	f103 3bff 	add.w	fp, r3, #4294967295
 8009d82:	6013      	str	r3, [r2, #0]
 8009d84:	f000 bd28 	b.w	800a7d8 <_dtoa_r+0xb18>
 8009d88:	aa14      	add	r2, sp, #80	; 0x50
 8009d8a:	a915      	add	r1, sp, #84	; 0x54
 8009d8c:	ec47 6b10 	vmov	d0, r6, r7
 8009d90:	4620      	mov	r0, r4
 8009d92:	f001 fbfb 	bl	800b58c <__d2b>
 8009d96:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009d9a:	9004      	str	r0, [sp, #16]
 8009d9c:	2d00      	cmp	r5, #0
 8009d9e:	d07c      	beq.n	8009e9a <_dtoa_r+0x1da>
 8009da0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009da4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009da8:	46b2      	mov	sl, r6
 8009daa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009dae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009db2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009db6:	2200      	movs	r2, #0
 8009db8:	4b8b      	ldr	r3, [pc, #556]	; (8009fe8 <_dtoa_r+0x328>)
 8009dba:	4650      	mov	r0, sl
 8009dbc:	4659      	mov	r1, fp
 8009dbe:	f7f6 fa83 	bl	80002c8 <__aeabi_dsub>
 8009dc2:	a381      	add	r3, pc, #516	; (adr r3, 8009fc8 <_dtoa_r+0x308>)
 8009dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc8:	f7f6 fc36 	bl	8000638 <__aeabi_dmul>
 8009dcc:	a380      	add	r3, pc, #512	; (adr r3, 8009fd0 <_dtoa_r+0x310>)
 8009dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd2:	f7f6 fa7b 	bl	80002cc <__adddf3>
 8009dd6:	4606      	mov	r6, r0
 8009dd8:	4628      	mov	r0, r5
 8009dda:	460f      	mov	r7, r1
 8009ddc:	f7f6 fbc2 	bl	8000564 <__aeabi_i2d>
 8009de0:	a37d      	add	r3, pc, #500	; (adr r3, 8009fd8 <_dtoa_r+0x318>)
 8009de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de6:	f7f6 fc27 	bl	8000638 <__aeabi_dmul>
 8009dea:	4602      	mov	r2, r0
 8009dec:	460b      	mov	r3, r1
 8009dee:	4630      	mov	r0, r6
 8009df0:	4639      	mov	r1, r7
 8009df2:	f7f6 fa6b 	bl	80002cc <__adddf3>
 8009df6:	4606      	mov	r6, r0
 8009df8:	460f      	mov	r7, r1
 8009dfa:	f7f6 fecd 	bl	8000b98 <__aeabi_d2iz>
 8009dfe:	2200      	movs	r2, #0
 8009e00:	4682      	mov	sl, r0
 8009e02:	2300      	movs	r3, #0
 8009e04:	4630      	mov	r0, r6
 8009e06:	4639      	mov	r1, r7
 8009e08:	f7f6 fe88 	bl	8000b1c <__aeabi_dcmplt>
 8009e0c:	b148      	cbz	r0, 8009e22 <_dtoa_r+0x162>
 8009e0e:	4650      	mov	r0, sl
 8009e10:	f7f6 fba8 	bl	8000564 <__aeabi_i2d>
 8009e14:	4632      	mov	r2, r6
 8009e16:	463b      	mov	r3, r7
 8009e18:	f7f6 fe76 	bl	8000b08 <__aeabi_dcmpeq>
 8009e1c:	b908      	cbnz	r0, 8009e22 <_dtoa_r+0x162>
 8009e1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e22:	f1ba 0f16 	cmp.w	sl, #22
 8009e26:	d859      	bhi.n	8009edc <_dtoa_r+0x21c>
 8009e28:	4970      	ldr	r1, [pc, #448]	; (8009fec <_dtoa_r+0x32c>)
 8009e2a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009e2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e36:	f7f6 fe8f 	bl	8000b58 <__aeabi_dcmpgt>
 8009e3a:	2800      	cmp	r0, #0
 8009e3c:	d050      	beq.n	8009ee0 <_dtoa_r+0x220>
 8009e3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e42:	2300      	movs	r3, #0
 8009e44:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009e48:	1b5d      	subs	r5, r3, r5
 8009e4a:	f1b5 0801 	subs.w	r8, r5, #1
 8009e4e:	bf49      	itett	mi
 8009e50:	f1c5 0301 	rsbmi	r3, r5, #1
 8009e54:	2300      	movpl	r3, #0
 8009e56:	9305      	strmi	r3, [sp, #20]
 8009e58:	f04f 0800 	movmi.w	r8, #0
 8009e5c:	bf58      	it	pl
 8009e5e:	9305      	strpl	r3, [sp, #20]
 8009e60:	f1ba 0f00 	cmp.w	sl, #0
 8009e64:	db3e      	blt.n	8009ee4 <_dtoa_r+0x224>
 8009e66:	2300      	movs	r3, #0
 8009e68:	44d0      	add	r8, sl
 8009e6a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009e6e:	9307      	str	r3, [sp, #28]
 8009e70:	9b06      	ldr	r3, [sp, #24]
 8009e72:	2b09      	cmp	r3, #9
 8009e74:	f200 8090 	bhi.w	8009f98 <_dtoa_r+0x2d8>
 8009e78:	2b05      	cmp	r3, #5
 8009e7a:	bfc4      	itt	gt
 8009e7c:	3b04      	subgt	r3, #4
 8009e7e:	9306      	strgt	r3, [sp, #24]
 8009e80:	9b06      	ldr	r3, [sp, #24]
 8009e82:	f1a3 0302 	sub.w	r3, r3, #2
 8009e86:	bfcc      	ite	gt
 8009e88:	2500      	movgt	r5, #0
 8009e8a:	2501      	movle	r5, #1
 8009e8c:	2b03      	cmp	r3, #3
 8009e8e:	f200 808f 	bhi.w	8009fb0 <_dtoa_r+0x2f0>
 8009e92:	e8df f003 	tbb	[pc, r3]
 8009e96:	7f7d      	.short	0x7f7d
 8009e98:	7131      	.short	0x7131
 8009e9a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009e9e:	441d      	add	r5, r3
 8009ea0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8009ea4:	2820      	cmp	r0, #32
 8009ea6:	dd13      	ble.n	8009ed0 <_dtoa_r+0x210>
 8009ea8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009eac:	9b00      	ldr	r3, [sp, #0]
 8009eae:	fa08 f800 	lsl.w	r8, r8, r0
 8009eb2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009eb6:	fa23 f000 	lsr.w	r0, r3, r0
 8009eba:	ea48 0000 	orr.w	r0, r8, r0
 8009ebe:	f7f6 fb41 	bl	8000544 <__aeabi_ui2d>
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	4682      	mov	sl, r0
 8009ec6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009eca:	3d01      	subs	r5, #1
 8009ecc:	9313      	str	r3, [sp, #76]	; 0x4c
 8009ece:	e772      	b.n	8009db6 <_dtoa_r+0xf6>
 8009ed0:	9b00      	ldr	r3, [sp, #0]
 8009ed2:	f1c0 0020 	rsb	r0, r0, #32
 8009ed6:	fa03 f000 	lsl.w	r0, r3, r0
 8009eda:	e7f0      	b.n	8009ebe <_dtoa_r+0x1fe>
 8009edc:	2301      	movs	r3, #1
 8009ede:	e7b1      	b.n	8009e44 <_dtoa_r+0x184>
 8009ee0:	900f      	str	r0, [sp, #60]	; 0x3c
 8009ee2:	e7b0      	b.n	8009e46 <_dtoa_r+0x186>
 8009ee4:	9b05      	ldr	r3, [sp, #20]
 8009ee6:	eba3 030a 	sub.w	r3, r3, sl
 8009eea:	9305      	str	r3, [sp, #20]
 8009eec:	f1ca 0300 	rsb	r3, sl, #0
 8009ef0:	9307      	str	r3, [sp, #28]
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	930e      	str	r3, [sp, #56]	; 0x38
 8009ef6:	e7bb      	b.n	8009e70 <_dtoa_r+0x1b0>
 8009ef8:	2301      	movs	r3, #1
 8009efa:	930a      	str	r3, [sp, #40]	; 0x28
 8009efc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	dd59      	ble.n	8009fb6 <_dtoa_r+0x2f6>
 8009f02:	9302      	str	r3, [sp, #8]
 8009f04:	4699      	mov	r9, r3
 8009f06:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009f08:	2200      	movs	r2, #0
 8009f0a:	6072      	str	r2, [r6, #4]
 8009f0c:	2204      	movs	r2, #4
 8009f0e:	f102 0014 	add.w	r0, r2, #20
 8009f12:	4298      	cmp	r0, r3
 8009f14:	6871      	ldr	r1, [r6, #4]
 8009f16:	d953      	bls.n	8009fc0 <_dtoa_r+0x300>
 8009f18:	4620      	mov	r0, r4
 8009f1a:	f000 fff6 	bl	800af0a <_Balloc>
 8009f1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f20:	6030      	str	r0, [r6, #0]
 8009f22:	f1b9 0f0e 	cmp.w	r9, #14
 8009f26:	f8d3 b000 	ldr.w	fp, [r3]
 8009f2a:	f200 80e6 	bhi.w	800a0fa <_dtoa_r+0x43a>
 8009f2e:	2d00      	cmp	r5, #0
 8009f30:	f000 80e3 	beq.w	800a0fa <_dtoa_r+0x43a>
 8009f34:	ed9d 7b00 	vldr	d7, [sp]
 8009f38:	f1ba 0f00 	cmp.w	sl, #0
 8009f3c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009f40:	dd74      	ble.n	800a02c <_dtoa_r+0x36c>
 8009f42:	4a2a      	ldr	r2, [pc, #168]	; (8009fec <_dtoa_r+0x32c>)
 8009f44:	f00a 030f 	and.w	r3, sl, #15
 8009f48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009f4c:	ed93 7b00 	vldr	d7, [r3]
 8009f50:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009f54:	06f0      	lsls	r0, r6, #27
 8009f56:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009f5a:	d565      	bpl.n	800a028 <_dtoa_r+0x368>
 8009f5c:	4b24      	ldr	r3, [pc, #144]	; (8009ff0 <_dtoa_r+0x330>)
 8009f5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009f62:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009f66:	f7f6 fc91 	bl	800088c <__aeabi_ddiv>
 8009f6a:	e9cd 0100 	strd	r0, r1, [sp]
 8009f6e:	f006 060f 	and.w	r6, r6, #15
 8009f72:	2503      	movs	r5, #3
 8009f74:	4f1e      	ldr	r7, [pc, #120]	; (8009ff0 <_dtoa_r+0x330>)
 8009f76:	e04c      	b.n	800a012 <_dtoa_r+0x352>
 8009f78:	2301      	movs	r3, #1
 8009f7a:	930a      	str	r3, [sp, #40]	; 0x28
 8009f7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f7e:	4453      	add	r3, sl
 8009f80:	f103 0901 	add.w	r9, r3, #1
 8009f84:	9302      	str	r3, [sp, #8]
 8009f86:	464b      	mov	r3, r9
 8009f88:	2b01      	cmp	r3, #1
 8009f8a:	bfb8      	it	lt
 8009f8c:	2301      	movlt	r3, #1
 8009f8e:	e7ba      	b.n	8009f06 <_dtoa_r+0x246>
 8009f90:	2300      	movs	r3, #0
 8009f92:	e7b2      	b.n	8009efa <_dtoa_r+0x23a>
 8009f94:	2300      	movs	r3, #0
 8009f96:	e7f0      	b.n	8009f7a <_dtoa_r+0x2ba>
 8009f98:	2501      	movs	r5, #1
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	9306      	str	r3, [sp, #24]
 8009f9e:	950a      	str	r5, [sp, #40]	; 0x28
 8009fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8009fa4:	9302      	str	r3, [sp, #8]
 8009fa6:	4699      	mov	r9, r3
 8009fa8:	2200      	movs	r2, #0
 8009faa:	2312      	movs	r3, #18
 8009fac:	920b      	str	r2, [sp, #44]	; 0x2c
 8009fae:	e7aa      	b.n	8009f06 <_dtoa_r+0x246>
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	930a      	str	r3, [sp, #40]	; 0x28
 8009fb4:	e7f4      	b.n	8009fa0 <_dtoa_r+0x2e0>
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	9302      	str	r3, [sp, #8]
 8009fba:	4699      	mov	r9, r3
 8009fbc:	461a      	mov	r2, r3
 8009fbe:	e7f5      	b.n	8009fac <_dtoa_r+0x2ec>
 8009fc0:	3101      	adds	r1, #1
 8009fc2:	6071      	str	r1, [r6, #4]
 8009fc4:	0052      	lsls	r2, r2, #1
 8009fc6:	e7a2      	b.n	8009f0e <_dtoa_r+0x24e>
 8009fc8:	636f4361 	.word	0x636f4361
 8009fcc:	3fd287a7 	.word	0x3fd287a7
 8009fd0:	8b60c8b3 	.word	0x8b60c8b3
 8009fd4:	3fc68a28 	.word	0x3fc68a28
 8009fd8:	509f79fb 	.word	0x509f79fb
 8009fdc:	3fd34413 	.word	0x3fd34413
 8009fe0:	7ff00000 	.word	0x7ff00000
 8009fe4:	0800c664 	.word	0x0800c664
 8009fe8:	3ff80000 	.word	0x3ff80000
 8009fec:	0800c568 	.word	0x0800c568
 8009ff0:	0800c540 	.word	0x0800c540
 8009ff4:	0800c531 	.word	0x0800c531
 8009ff8:	07f1      	lsls	r1, r6, #31
 8009ffa:	d508      	bpl.n	800a00e <_dtoa_r+0x34e>
 8009ffc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a000:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a004:	f7f6 fb18 	bl	8000638 <__aeabi_dmul>
 800a008:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a00c:	3501      	adds	r5, #1
 800a00e:	1076      	asrs	r6, r6, #1
 800a010:	3708      	adds	r7, #8
 800a012:	2e00      	cmp	r6, #0
 800a014:	d1f0      	bne.n	8009ff8 <_dtoa_r+0x338>
 800a016:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a01a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a01e:	f7f6 fc35 	bl	800088c <__aeabi_ddiv>
 800a022:	e9cd 0100 	strd	r0, r1, [sp]
 800a026:	e01a      	b.n	800a05e <_dtoa_r+0x39e>
 800a028:	2502      	movs	r5, #2
 800a02a:	e7a3      	b.n	8009f74 <_dtoa_r+0x2b4>
 800a02c:	f000 80a0 	beq.w	800a170 <_dtoa_r+0x4b0>
 800a030:	f1ca 0600 	rsb	r6, sl, #0
 800a034:	4b9f      	ldr	r3, [pc, #636]	; (800a2b4 <_dtoa_r+0x5f4>)
 800a036:	4fa0      	ldr	r7, [pc, #640]	; (800a2b8 <_dtoa_r+0x5f8>)
 800a038:	f006 020f 	and.w	r2, r6, #15
 800a03c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a044:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a048:	f7f6 faf6 	bl	8000638 <__aeabi_dmul>
 800a04c:	e9cd 0100 	strd	r0, r1, [sp]
 800a050:	1136      	asrs	r6, r6, #4
 800a052:	2300      	movs	r3, #0
 800a054:	2502      	movs	r5, #2
 800a056:	2e00      	cmp	r6, #0
 800a058:	d17f      	bne.n	800a15a <_dtoa_r+0x49a>
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d1e1      	bne.n	800a022 <_dtoa_r+0x362>
 800a05e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a060:	2b00      	cmp	r3, #0
 800a062:	f000 8087 	beq.w	800a174 <_dtoa_r+0x4b4>
 800a066:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a06a:	2200      	movs	r2, #0
 800a06c:	4b93      	ldr	r3, [pc, #588]	; (800a2bc <_dtoa_r+0x5fc>)
 800a06e:	4630      	mov	r0, r6
 800a070:	4639      	mov	r1, r7
 800a072:	f7f6 fd53 	bl	8000b1c <__aeabi_dcmplt>
 800a076:	2800      	cmp	r0, #0
 800a078:	d07c      	beq.n	800a174 <_dtoa_r+0x4b4>
 800a07a:	f1b9 0f00 	cmp.w	r9, #0
 800a07e:	d079      	beq.n	800a174 <_dtoa_r+0x4b4>
 800a080:	9b02      	ldr	r3, [sp, #8]
 800a082:	2b00      	cmp	r3, #0
 800a084:	dd35      	ble.n	800a0f2 <_dtoa_r+0x432>
 800a086:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a08a:	9308      	str	r3, [sp, #32]
 800a08c:	4639      	mov	r1, r7
 800a08e:	2200      	movs	r2, #0
 800a090:	4b8b      	ldr	r3, [pc, #556]	; (800a2c0 <_dtoa_r+0x600>)
 800a092:	4630      	mov	r0, r6
 800a094:	f7f6 fad0 	bl	8000638 <__aeabi_dmul>
 800a098:	e9cd 0100 	strd	r0, r1, [sp]
 800a09c:	9f02      	ldr	r7, [sp, #8]
 800a09e:	3501      	adds	r5, #1
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	f7f6 fa5f 	bl	8000564 <__aeabi_i2d>
 800a0a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0aa:	f7f6 fac5 	bl	8000638 <__aeabi_dmul>
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	4b84      	ldr	r3, [pc, #528]	; (800a2c4 <_dtoa_r+0x604>)
 800a0b2:	f7f6 f90b 	bl	80002cc <__adddf3>
 800a0b6:	4605      	mov	r5, r0
 800a0b8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a0bc:	2f00      	cmp	r7, #0
 800a0be:	d15d      	bne.n	800a17c <_dtoa_r+0x4bc>
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	4b81      	ldr	r3, [pc, #516]	; (800a2c8 <_dtoa_r+0x608>)
 800a0c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0c8:	f7f6 f8fe 	bl	80002c8 <__aeabi_dsub>
 800a0cc:	462a      	mov	r2, r5
 800a0ce:	4633      	mov	r3, r6
 800a0d0:	e9cd 0100 	strd	r0, r1, [sp]
 800a0d4:	f7f6 fd40 	bl	8000b58 <__aeabi_dcmpgt>
 800a0d8:	2800      	cmp	r0, #0
 800a0da:	f040 8288 	bne.w	800a5ee <_dtoa_r+0x92e>
 800a0de:	462a      	mov	r2, r5
 800a0e0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a0e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0e8:	f7f6 fd18 	bl	8000b1c <__aeabi_dcmplt>
 800a0ec:	2800      	cmp	r0, #0
 800a0ee:	f040 827c 	bne.w	800a5ea <_dtoa_r+0x92a>
 800a0f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a0f6:	e9cd 2300 	strd	r2, r3, [sp]
 800a0fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	f2c0 8150 	blt.w	800a3a2 <_dtoa_r+0x6e2>
 800a102:	f1ba 0f0e 	cmp.w	sl, #14
 800a106:	f300 814c 	bgt.w	800a3a2 <_dtoa_r+0x6e2>
 800a10a:	4b6a      	ldr	r3, [pc, #424]	; (800a2b4 <_dtoa_r+0x5f4>)
 800a10c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a110:	ed93 7b00 	vldr	d7, [r3]
 800a114:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a116:	2b00      	cmp	r3, #0
 800a118:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a11c:	f280 80d8 	bge.w	800a2d0 <_dtoa_r+0x610>
 800a120:	f1b9 0f00 	cmp.w	r9, #0
 800a124:	f300 80d4 	bgt.w	800a2d0 <_dtoa_r+0x610>
 800a128:	f040 825e 	bne.w	800a5e8 <_dtoa_r+0x928>
 800a12c:	2200      	movs	r2, #0
 800a12e:	4b66      	ldr	r3, [pc, #408]	; (800a2c8 <_dtoa_r+0x608>)
 800a130:	ec51 0b17 	vmov	r0, r1, d7
 800a134:	f7f6 fa80 	bl	8000638 <__aeabi_dmul>
 800a138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a13c:	f7f6 fd02 	bl	8000b44 <__aeabi_dcmpge>
 800a140:	464f      	mov	r7, r9
 800a142:	464e      	mov	r6, r9
 800a144:	2800      	cmp	r0, #0
 800a146:	f040 8234 	bne.w	800a5b2 <_dtoa_r+0x8f2>
 800a14a:	2331      	movs	r3, #49	; 0x31
 800a14c:	f10b 0501 	add.w	r5, fp, #1
 800a150:	f88b 3000 	strb.w	r3, [fp]
 800a154:	f10a 0a01 	add.w	sl, sl, #1
 800a158:	e22f      	b.n	800a5ba <_dtoa_r+0x8fa>
 800a15a:	07f2      	lsls	r2, r6, #31
 800a15c:	d505      	bpl.n	800a16a <_dtoa_r+0x4aa>
 800a15e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a162:	f7f6 fa69 	bl	8000638 <__aeabi_dmul>
 800a166:	3501      	adds	r5, #1
 800a168:	2301      	movs	r3, #1
 800a16a:	1076      	asrs	r6, r6, #1
 800a16c:	3708      	adds	r7, #8
 800a16e:	e772      	b.n	800a056 <_dtoa_r+0x396>
 800a170:	2502      	movs	r5, #2
 800a172:	e774      	b.n	800a05e <_dtoa_r+0x39e>
 800a174:	f8cd a020 	str.w	sl, [sp, #32]
 800a178:	464f      	mov	r7, r9
 800a17a:	e791      	b.n	800a0a0 <_dtoa_r+0x3e0>
 800a17c:	4b4d      	ldr	r3, [pc, #308]	; (800a2b4 <_dtoa_r+0x5f4>)
 800a17e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a182:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d047      	beq.n	800a21c <_dtoa_r+0x55c>
 800a18c:	4602      	mov	r2, r0
 800a18e:	460b      	mov	r3, r1
 800a190:	2000      	movs	r0, #0
 800a192:	494e      	ldr	r1, [pc, #312]	; (800a2cc <_dtoa_r+0x60c>)
 800a194:	f7f6 fb7a 	bl	800088c <__aeabi_ddiv>
 800a198:	462a      	mov	r2, r5
 800a19a:	4633      	mov	r3, r6
 800a19c:	f7f6 f894 	bl	80002c8 <__aeabi_dsub>
 800a1a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a1a4:	465d      	mov	r5, fp
 800a1a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1aa:	f7f6 fcf5 	bl	8000b98 <__aeabi_d2iz>
 800a1ae:	4606      	mov	r6, r0
 800a1b0:	f7f6 f9d8 	bl	8000564 <__aeabi_i2d>
 800a1b4:	4602      	mov	r2, r0
 800a1b6:	460b      	mov	r3, r1
 800a1b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1bc:	f7f6 f884 	bl	80002c8 <__aeabi_dsub>
 800a1c0:	3630      	adds	r6, #48	; 0x30
 800a1c2:	f805 6b01 	strb.w	r6, [r5], #1
 800a1c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a1ca:	e9cd 0100 	strd	r0, r1, [sp]
 800a1ce:	f7f6 fca5 	bl	8000b1c <__aeabi_dcmplt>
 800a1d2:	2800      	cmp	r0, #0
 800a1d4:	d163      	bne.n	800a29e <_dtoa_r+0x5de>
 800a1d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1da:	2000      	movs	r0, #0
 800a1dc:	4937      	ldr	r1, [pc, #220]	; (800a2bc <_dtoa_r+0x5fc>)
 800a1de:	f7f6 f873 	bl	80002c8 <__aeabi_dsub>
 800a1e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a1e6:	f7f6 fc99 	bl	8000b1c <__aeabi_dcmplt>
 800a1ea:	2800      	cmp	r0, #0
 800a1ec:	f040 80b7 	bne.w	800a35e <_dtoa_r+0x69e>
 800a1f0:	eba5 030b 	sub.w	r3, r5, fp
 800a1f4:	429f      	cmp	r7, r3
 800a1f6:	f77f af7c 	ble.w	800a0f2 <_dtoa_r+0x432>
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	4b30      	ldr	r3, [pc, #192]	; (800a2c0 <_dtoa_r+0x600>)
 800a1fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a202:	f7f6 fa19 	bl	8000638 <__aeabi_dmul>
 800a206:	2200      	movs	r2, #0
 800a208:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a20c:	4b2c      	ldr	r3, [pc, #176]	; (800a2c0 <_dtoa_r+0x600>)
 800a20e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a212:	f7f6 fa11 	bl	8000638 <__aeabi_dmul>
 800a216:	e9cd 0100 	strd	r0, r1, [sp]
 800a21a:	e7c4      	b.n	800a1a6 <_dtoa_r+0x4e6>
 800a21c:	462a      	mov	r2, r5
 800a21e:	4633      	mov	r3, r6
 800a220:	f7f6 fa0a 	bl	8000638 <__aeabi_dmul>
 800a224:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a228:	eb0b 0507 	add.w	r5, fp, r7
 800a22c:	465e      	mov	r6, fp
 800a22e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a232:	f7f6 fcb1 	bl	8000b98 <__aeabi_d2iz>
 800a236:	4607      	mov	r7, r0
 800a238:	f7f6 f994 	bl	8000564 <__aeabi_i2d>
 800a23c:	3730      	adds	r7, #48	; 0x30
 800a23e:	4602      	mov	r2, r0
 800a240:	460b      	mov	r3, r1
 800a242:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a246:	f7f6 f83f 	bl	80002c8 <__aeabi_dsub>
 800a24a:	f806 7b01 	strb.w	r7, [r6], #1
 800a24e:	42ae      	cmp	r6, r5
 800a250:	e9cd 0100 	strd	r0, r1, [sp]
 800a254:	f04f 0200 	mov.w	r2, #0
 800a258:	d126      	bne.n	800a2a8 <_dtoa_r+0x5e8>
 800a25a:	4b1c      	ldr	r3, [pc, #112]	; (800a2cc <_dtoa_r+0x60c>)
 800a25c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a260:	f7f6 f834 	bl	80002cc <__adddf3>
 800a264:	4602      	mov	r2, r0
 800a266:	460b      	mov	r3, r1
 800a268:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a26c:	f7f6 fc74 	bl	8000b58 <__aeabi_dcmpgt>
 800a270:	2800      	cmp	r0, #0
 800a272:	d174      	bne.n	800a35e <_dtoa_r+0x69e>
 800a274:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a278:	2000      	movs	r0, #0
 800a27a:	4914      	ldr	r1, [pc, #80]	; (800a2cc <_dtoa_r+0x60c>)
 800a27c:	f7f6 f824 	bl	80002c8 <__aeabi_dsub>
 800a280:	4602      	mov	r2, r0
 800a282:	460b      	mov	r3, r1
 800a284:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a288:	f7f6 fc48 	bl	8000b1c <__aeabi_dcmplt>
 800a28c:	2800      	cmp	r0, #0
 800a28e:	f43f af30 	beq.w	800a0f2 <_dtoa_r+0x432>
 800a292:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a296:	2b30      	cmp	r3, #48	; 0x30
 800a298:	f105 32ff 	add.w	r2, r5, #4294967295
 800a29c:	d002      	beq.n	800a2a4 <_dtoa_r+0x5e4>
 800a29e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a2a2:	e04a      	b.n	800a33a <_dtoa_r+0x67a>
 800a2a4:	4615      	mov	r5, r2
 800a2a6:	e7f4      	b.n	800a292 <_dtoa_r+0x5d2>
 800a2a8:	4b05      	ldr	r3, [pc, #20]	; (800a2c0 <_dtoa_r+0x600>)
 800a2aa:	f7f6 f9c5 	bl	8000638 <__aeabi_dmul>
 800a2ae:	e9cd 0100 	strd	r0, r1, [sp]
 800a2b2:	e7bc      	b.n	800a22e <_dtoa_r+0x56e>
 800a2b4:	0800c568 	.word	0x0800c568
 800a2b8:	0800c540 	.word	0x0800c540
 800a2bc:	3ff00000 	.word	0x3ff00000
 800a2c0:	40240000 	.word	0x40240000
 800a2c4:	401c0000 	.word	0x401c0000
 800a2c8:	40140000 	.word	0x40140000
 800a2cc:	3fe00000 	.word	0x3fe00000
 800a2d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a2d4:	465d      	mov	r5, fp
 800a2d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a2da:	4630      	mov	r0, r6
 800a2dc:	4639      	mov	r1, r7
 800a2de:	f7f6 fad5 	bl	800088c <__aeabi_ddiv>
 800a2e2:	f7f6 fc59 	bl	8000b98 <__aeabi_d2iz>
 800a2e6:	4680      	mov	r8, r0
 800a2e8:	f7f6 f93c 	bl	8000564 <__aeabi_i2d>
 800a2ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a2f0:	f7f6 f9a2 	bl	8000638 <__aeabi_dmul>
 800a2f4:	4602      	mov	r2, r0
 800a2f6:	460b      	mov	r3, r1
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	4639      	mov	r1, r7
 800a2fc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a300:	f7f5 ffe2 	bl	80002c8 <__aeabi_dsub>
 800a304:	f805 6b01 	strb.w	r6, [r5], #1
 800a308:	eba5 060b 	sub.w	r6, r5, fp
 800a30c:	45b1      	cmp	r9, r6
 800a30e:	4602      	mov	r2, r0
 800a310:	460b      	mov	r3, r1
 800a312:	d139      	bne.n	800a388 <_dtoa_r+0x6c8>
 800a314:	f7f5 ffda 	bl	80002cc <__adddf3>
 800a318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a31c:	4606      	mov	r6, r0
 800a31e:	460f      	mov	r7, r1
 800a320:	f7f6 fc1a 	bl	8000b58 <__aeabi_dcmpgt>
 800a324:	b9c8      	cbnz	r0, 800a35a <_dtoa_r+0x69a>
 800a326:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a32a:	4630      	mov	r0, r6
 800a32c:	4639      	mov	r1, r7
 800a32e:	f7f6 fbeb 	bl	8000b08 <__aeabi_dcmpeq>
 800a332:	b110      	cbz	r0, 800a33a <_dtoa_r+0x67a>
 800a334:	f018 0f01 	tst.w	r8, #1
 800a338:	d10f      	bne.n	800a35a <_dtoa_r+0x69a>
 800a33a:	9904      	ldr	r1, [sp, #16]
 800a33c:	4620      	mov	r0, r4
 800a33e:	f000 fe18 	bl	800af72 <_Bfree>
 800a342:	2300      	movs	r3, #0
 800a344:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a346:	702b      	strb	r3, [r5, #0]
 800a348:	f10a 0301 	add.w	r3, sl, #1
 800a34c:	6013      	str	r3, [r2, #0]
 800a34e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a350:	2b00      	cmp	r3, #0
 800a352:	f000 8241 	beq.w	800a7d8 <_dtoa_r+0xb18>
 800a356:	601d      	str	r5, [r3, #0]
 800a358:	e23e      	b.n	800a7d8 <_dtoa_r+0xb18>
 800a35a:	f8cd a020 	str.w	sl, [sp, #32]
 800a35e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a362:	2a39      	cmp	r2, #57	; 0x39
 800a364:	f105 33ff 	add.w	r3, r5, #4294967295
 800a368:	d108      	bne.n	800a37c <_dtoa_r+0x6bc>
 800a36a:	459b      	cmp	fp, r3
 800a36c:	d10a      	bne.n	800a384 <_dtoa_r+0x6c4>
 800a36e:	9b08      	ldr	r3, [sp, #32]
 800a370:	3301      	adds	r3, #1
 800a372:	9308      	str	r3, [sp, #32]
 800a374:	2330      	movs	r3, #48	; 0x30
 800a376:	f88b 3000 	strb.w	r3, [fp]
 800a37a:	465b      	mov	r3, fp
 800a37c:	781a      	ldrb	r2, [r3, #0]
 800a37e:	3201      	adds	r2, #1
 800a380:	701a      	strb	r2, [r3, #0]
 800a382:	e78c      	b.n	800a29e <_dtoa_r+0x5de>
 800a384:	461d      	mov	r5, r3
 800a386:	e7ea      	b.n	800a35e <_dtoa_r+0x69e>
 800a388:	2200      	movs	r2, #0
 800a38a:	4b9b      	ldr	r3, [pc, #620]	; (800a5f8 <_dtoa_r+0x938>)
 800a38c:	f7f6 f954 	bl	8000638 <__aeabi_dmul>
 800a390:	2200      	movs	r2, #0
 800a392:	2300      	movs	r3, #0
 800a394:	4606      	mov	r6, r0
 800a396:	460f      	mov	r7, r1
 800a398:	f7f6 fbb6 	bl	8000b08 <__aeabi_dcmpeq>
 800a39c:	2800      	cmp	r0, #0
 800a39e:	d09a      	beq.n	800a2d6 <_dtoa_r+0x616>
 800a3a0:	e7cb      	b.n	800a33a <_dtoa_r+0x67a>
 800a3a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a3a4:	2a00      	cmp	r2, #0
 800a3a6:	f000 808b 	beq.w	800a4c0 <_dtoa_r+0x800>
 800a3aa:	9a06      	ldr	r2, [sp, #24]
 800a3ac:	2a01      	cmp	r2, #1
 800a3ae:	dc6e      	bgt.n	800a48e <_dtoa_r+0x7ce>
 800a3b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a3b2:	2a00      	cmp	r2, #0
 800a3b4:	d067      	beq.n	800a486 <_dtoa_r+0x7c6>
 800a3b6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a3ba:	9f07      	ldr	r7, [sp, #28]
 800a3bc:	9d05      	ldr	r5, [sp, #20]
 800a3be:	9a05      	ldr	r2, [sp, #20]
 800a3c0:	2101      	movs	r1, #1
 800a3c2:	441a      	add	r2, r3
 800a3c4:	4620      	mov	r0, r4
 800a3c6:	9205      	str	r2, [sp, #20]
 800a3c8:	4498      	add	r8, r3
 800a3ca:	f000 feb0 	bl	800b12e <__i2b>
 800a3ce:	4606      	mov	r6, r0
 800a3d0:	2d00      	cmp	r5, #0
 800a3d2:	dd0c      	ble.n	800a3ee <_dtoa_r+0x72e>
 800a3d4:	f1b8 0f00 	cmp.w	r8, #0
 800a3d8:	dd09      	ble.n	800a3ee <_dtoa_r+0x72e>
 800a3da:	4545      	cmp	r5, r8
 800a3dc:	9a05      	ldr	r2, [sp, #20]
 800a3de:	462b      	mov	r3, r5
 800a3e0:	bfa8      	it	ge
 800a3e2:	4643      	movge	r3, r8
 800a3e4:	1ad2      	subs	r2, r2, r3
 800a3e6:	9205      	str	r2, [sp, #20]
 800a3e8:	1aed      	subs	r5, r5, r3
 800a3ea:	eba8 0803 	sub.w	r8, r8, r3
 800a3ee:	9b07      	ldr	r3, [sp, #28]
 800a3f0:	b1eb      	cbz	r3, 800a42e <_dtoa_r+0x76e>
 800a3f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d067      	beq.n	800a4c8 <_dtoa_r+0x808>
 800a3f8:	b18f      	cbz	r7, 800a41e <_dtoa_r+0x75e>
 800a3fa:	4631      	mov	r1, r6
 800a3fc:	463a      	mov	r2, r7
 800a3fe:	4620      	mov	r0, r4
 800a400:	f000 ff34 	bl	800b26c <__pow5mult>
 800a404:	9a04      	ldr	r2, [sp, #16]
 800a406:	4601      	mov	r1, r0
 800a408:	4606      	mov	r6, r0
 800a40a:	4620      	mov	r0, r4
 800a40c:	f000 fe98 	bl	800b140 <__multiply>
 800a410:	9904      	ldr	r1, [sp, #16]
 800a412:	9008      	str	r0, [sp, #32]
 800a414:	4620      	mov	r0, r4
 800a416:	f000 fdac 	bl	800af72 <_Bfree>
 800a41a:	9b08      	ldr	r3, [sp, #32]
 800a41c:	9304      	str	r3, [sp, #16]
 800a41e:	9b07      	ldr	r3, [sp, #28]
 800a420:	1bda      	subs	r2, r3, r7
 800a422:	d004      	beq.n	800a42e <_dtoa_r+0x76e>
 800a424:	9904      	ldr	r1, [sp, #16]
 800a426:	4620      	mov	r0, r4
 800a428:	f000 ff20 	bl	800b26c <__pow5mult>
 800a42c:	9004      	str	r0, [sp, #16]
 800a42e:	2101      	movs	r1, #1
 800a430:	4620      	mov	r0, r4
 800a432:	f000 fe7c 	bl	800b12e <__i2b>
 800a436:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a438:	4607      	mov	r7, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	f000 81d0 	beq.w	800a7e0 <_dtoa_r+0xb20>
 800a440:	461a      	mov	r2, r3
 800a442:	4601      	mov	r1, r0
 800a444:	4620      	mov	r0, r4
 800a446:	f000 ff11 	bl	800b26c <__pow5mult>
 800a44a:	9b06      	ldr	r3, [sp, #24]
 800a44c:	2b01      	cmp	r3, #1
 800a44e:	4607      	mov	r7, r0
 800a450:	dc40      	bgt.n	800a4d4 <_dtoa_r+0x814>
 800a452:	9b00      	ldr	r3, [sp, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d139      	bne.n	800a4cc <_dtoa_r+0x80c>
 800a458:	9b01      	ldr	r3, [sp, #4]
 800a45a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d136      	bne.n	800a4d0 <_dtoa_r+0x810>
 800a462:	9b01      	ldr	r3, [sp, #4]
 800a464:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a468:	0d1b      	lsrs	r3, r3, #20
 800a46a:	051b      	lsls	r3, r3, #20
 800a46c:	b12b      	cbz	r3, 800a47a <_dtoa_r+0x7ba>
 800a46e:	9b05      	ldr	r3, [sp, #20]
 800a470:	3301      	adds	r3, #1
 800a472:	9305      	str	r3, [sp, #20]
 800a474:	f108 0801 	add.w	r8, r8, #1
 800a478:	2301      	movs	r3, #1
 800a47a:	9307      	str	r3, [sp, #28]
 800a47c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d12a      	bne.n	800a4d8 <_dtoa_r+0x818>
 800a482:	2001      	movs	r0, #1
 800a484:	e030      	b.n	800a4e8 <_dtoa_r+0x828>
 800a486:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a488:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a48c:	e795      	b.n	800a3ba <_dtoa_r+0x6fa>
 800a48e:	9b07      	ldr	r3, [sp, #28]
 800a490:	f109 37ff 	add.w	r7, r9, #4294967295
 800a494:	42bb      	cmp	r3, r7
 800a496:	bfbf      	itttt	lt
 800a498:	9b07      	ldrlt	r3, [sp, #28]
 800a49a:	9707      	strlt	r7, [sp, #28]
 800a49c:	1afa      	sublt	r2, r7, r3
 800a49e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a4a0:	bfbb      	ittet	lt
 800a4a2:	189b      	addlt	r3, r3, r2
 800a4a4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a4a6:	1bdf      	subge	r7, r3, r7
 800a4a8:	2700      	movlt	r7, #0
 800a4aa:	f1b9 0f00 	cmp.w	r9, #0
 800a4ae:	bfb5      	itete	lt
 800a4b0:	9b05      	ldrlt	r3, [sp, #20]
 800a4b2:	9d05      	ldrge	r5, [sp, #20]
 800a4b4:	eba3 0509 	sublt.w	r5, r3, r9
 800a4b8:	464b      	movge	r3, r9
 800a4ba:	bfb8      	it	lt
 800a4bc:	2300      	movlt	r3, #0
 800a4be:	e77e      	b.n	800a3be <_dtoa_r+0x6fe>
 800a4c0:	9f07      	ldr	r7, [sp, #28]
 800a4c2:	9d05      	ldr	r5, [sp, #20]
 800a4c4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a4c6:	e783      	b.n	800a3d0 <_dtoa_r+0x710>
 800a4c8:	9a07      	ldr	r2, [sp, #28]
 800a4ca:	e7ab      	b.n	800a424 <_dtoa_r+0x764>
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	e7d4      	b.n	800a47a <_dtoa_r+0x7ba>
 800a4d0:	9b00      	ldr	r3, [sp, #0]
 800a4d2:	e7d2      	b.n	800a47a <_dtoa_r+0x7ba>
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	9307      	str	r3, [sp, #28]
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a4de:	6918      	ldr	r0, [r3, #16]
 800a4e0:	f000 fdd7 	bl	800b092 <__hi0bits>
 800a4e4:	f1c0 0020 	rsb	r0, r0, #32
 800a4e8:	4440      	add	r0, r8
 800a4ea:	f010 001f 	ands.w	r0, r0, #31
 800a4ee:	d047      	beq.n	800a580 <_dtoa_r+0x8c0>
 800a4f0:	f1c0 0320 	rsb	r3, r0, #32
 800a4f4:	2b04      	cmp	r3, #4
 800a4f6:	dd3b      	ble.n	800a570 <_dtoa_r+0x8b0>
 800a4f8:	9b05      	ldr	r3, [sp, #20]
 800a4fa:	f1c0 001c 	rsb	r0, r0, #28
 800a4fe:	4403      	add	r3, r0
 800a500:	9305      	str	r3, [sp, #20]
 800a502:	4405      	add	r5, r0
 800a504:	4480      	add	r8, r0
 800a506:	9b05      	ldr	r3, [sp, #20]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	dd05      	ble.n	800a518 <_dtoa_r+0x858>
 800a50c:	461a      	mov	r2, r3
 800a50e:	9904      	ldr	r1, [sp, #16]
 800a510:	4620      	mov	r0, r4
 800a512:	f000 fef9 	bl	800b308 <__lshift>
 800a516:	9004      	str	r0, [sp, #16]
 800a518:	f1b8 0f00 	cmp.w	r8, #0
 800a51c:	dd05      	ble.n	800a52a <_dtoa_r+0x86a>
 800a51e:	4639      	mov	r1, r7
 800a520:	4642      	mov	r2, r8
 800a522:	4620      	mov	r0, r4
 800a524:	f000 fef0 	bl	800b308 <__lshift>
 800a528:	4607      	mov	r7, r0
 800a52a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a52c:	b353      	cbz	r3, 800a584 <_dtoa_r+0x8c4>
 800a52e:	4639      	mov	r1, r7
 800a530:	9804      	ldr	r0, [sp, #16]
 800a532:	f000 ff3d 	bl	800b3b0 <__mcmp>
 800a536:	2800      	cmp	r0, #0
 800a538:	da24      	bge.n	800a584 <_dtoa_r+0x8c4>
 800a53a:	2300      	movs	r3, #0
 800a53c:	220a      	movs	r2, #10
 800a53e:	9904      	ldr	r1, [sp, #16]
 800a540:	4620      	mov	r0, r4
 800a542:	f000 fd2d 	bl	800afa0 <__multadd>
 800a546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a548:	9004      	str	r0, [sp, #16]
 800a54a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f000 814d 	beq.w	800a7ee <_dtoa_r+0xb2e>
 800a554:	2300      	movs	r3, #0
 800a556:	4631      	mov	r1, r6
 800a558:	220a      	movs	r2, #10
 800a55a:	4620      	mov	r0, r4
 800a55c:	f000 fd20 	bl	800afa0 <__multadd>
 800a560:	9b02      	ldr	r3, [sp, #8]
 800a562:	2b00      	cmp	r3, #0
 800a564:	4606      	mov	r6, r0
 800a566:	dc4f      	bgt.n	800a608 <_dtoa_r+0x948>
 800a568:	9b06      	ldr	r3, [sp, #24]
 800a56a:	2b02      	cmp	r3, #2
 800a56c:	dd4c      	ble.n	800a608 <_dtoa_r+0x948>
 800a56e:	e011      	b.n	800a594 <_dtoa_r+0x8d4>
 800a570:	d0c9      	beq.n	800a506 <_dtoa_r+0x846>
 800a572:	9a05      	ldr	r2, [sp, #20]
 800a574:	331c      	adds	r3, #28
 800a576:	441a      	add	r2, r3
 800a578:	9205      	str	r2, [sp, #20]
 800a57a:	441d      	add	r5, r3
 800a57c:	4498      	add	r8, r3
 800a57e:	e7c2      	b.n	800a506 <_dtoa_r+0x846>
 800a580:	4603      	mov	r3, r0
 800a582:	e7f6      	b.n	800a572 <_dtoa_r+0x8b2>
 800a584:	f1b9 0f00 	cmp.w	r9, #0
 800a588:	dc38      	bgt.n	800a5fc <_dtoa_r+0x93c>
 800a58a:	9b06      	ldr	r3, [sp, #24]
 800a58c:	2b02      	cmp	r3, #2
 800a58e:	dd35      	ble.n	800a5fc <_dtoa_r+0x93c>
 800a590:	f8cd 9008 	str.w	r9, [sp, #8]
 800a594:	9b02      	ldr	r3, [sp, #8]
 800a596:	b963      	cbnz	r3, 800a5b2 <_dtoa_r+0x8f2>
 800a598:	4639      	mov	r1, r7
 800a59a:	2205      	movs	r2, #5
 800a59c:	4620      	mov	r0, r4
 800a59e:	f000 fcff 	bl	800afa0 <__multadd>
 800a5a2:	4601      	mov	r1, r0
 800a5a4:	4607      	mov	r7, r0
 800a5a6:	9804      	ldr	r0, [sp, #16]
 800a5a8:	f000 ff02 	bl	800b3b0 <__mcmp>
 800a5ac:	2800      	cmp	r0, #0
 800a5ae:	f73f adcc 	bgt.w	800a14a <_dtoa_r+0x48a>
 800a5b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5b4:	465d      	mov	r5, fp
 800a5b6:	ea6f 0a03 	mvn.w	sl, r3
 800a5ba:	f04f 0900 	mov.w	r9, #0
 800a5be:	4639      	mov	r1, r7
 800a5c0:	4620      	mov	r0, r4
 800a5c2:	f000 fcd6 	bl	800af72 <_Bfree>
 800a5c6:	2e00      	cmp	r6, #0
 800a5c8:	f43f aeb7 	beq.w	800a33a <_dtoa_r+0x67a>
 800a5cc:	f1b9 0f00 	cmp.w	r9, #0
 800a5d0:	d005      	beq.n	800a5de <_dtoa_r+0x91e>
 800a5d2:	45b1      	cmp	r9, r6
 800a5d4:	d003      	beq.n	800a5de <_dtoa_r+0x91e>
 800a5d6:	4649      	mov	r1, r9
 800a5d8:	4620      	mov	r0, r4
 800a5da:	f000 fcca 	bl	800af72 <_Bfree>
 800a5de:	4631      	mov	r1, r6
 800a5e0:	4620      	mov	r0, r4
 800a5e2:	f000 fcc6 	bl	800af72 <_Bfree>
 800a5e6:	e6a8      	b.n	800a33a <_dtoa_r+0x67a>
 800a5e8:	2700      	movs	r7, #0
 800a5ea:	463e      	mov	r6, r7
 800a5ec:	e7e1      	b.n	800a5b2 <_dtoa_r+0x8f2>
 800a5ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a5f2:	463e      	mov	r6, r7
 800a5f4:	e5a9      	b.n	800a14a <_dtoa_r+0x48a>
 800a5f6:	bf00      	nop
 800a5f8:	40240000 	.word	0x40240000
 800a5fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5fe:	f8cd 9008 	str.w	r9, [sp, #8]
 800a602:	2b00      	cmp	r3, #0
 800a604:	f000 80fa 	beq.w	800a7fc <_dtoa_r+0xb3c>
 800a608:	2d00      	cmp	r5, #0
 800a60a:	dd05      	ble.n	800a618 <_dtoa_r+0x958>
 800a60c:	4631      	mov	r1, r6
 800a60e:	462a      	mov	r2, r5
 800a610:	4620      	mov	r0, r4
 800a612:	f000 fe79 	bl	800b308 <__lshift>
 800a616:	4606      	mov	r6, r0
 800a618:	9b07      	ldr	r3, [sp, #28]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d04c      	beq.n	800a6b8 <_dtoa_r+0x9f8>
 800a61e:	6871      	ldr	r1, [r6, #4]
 800a620:	4620      	mov	r0, r4
 800a622:	f000 fc72 	bl	800af0a <_Balloc>
 800a626:	6932      	ldr	r2, [r6, #16]
 800a628:	3202      	adds	r2, #2
 800a62a:	4605      	mov	r5, r0
 800a62c:	0092      	lsls	r2, r2, #2
 800a62e:	f106 010c 	add.w	r1, r6, #12
 800a632:	300c      	adds	r0, #12
 800a634:	f000 fc5e 	bl	800aef4 <memcpy>
 800a638:	2201      	movs	r2, #1
 800a63a:	4629      	mov	r1, r5
 800a63c:	4620      	mov	r0, r4
 800a63e:	f000 fe63 	bl	800b308 <__lshift>
 800a642:	9b00      	ldr	r3, [sp, #0]
 800a644:	f8cd b014 	str.w	fp, [sp, #20]
 800a648:	f003 0301 	and.w	r3, r3, #1
 800a64c:	46b1      	mov	r9, r6
 800a64e:	9307      	str	r3, [sp, #28]
 800a650:	4606      	mov	r6, r0
 800a652:	4639      	mov	r1, r7
 800a654:	9804      	ldr	r0, [sp, #16]
 800a656:	f7ff faa5 	bl	8009ba4 <quorem>
 800a65a:	4649      	mov	r1, r9
 800a65c:	4605      	mov	r5, r0
 800a65e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a662:	9804      	ldr	r0, [sp, #16]
 800a664:	f000 fea4 	bl	800b3b0 <__mcmp>
 800a668:	4632      	mov	r2, r6
 800a66a:	9000      	str	r0, [sp, #0]
 800a66c:	4639      	mov	r1, r7
 800a66e:	4620      	mov	r0, r4
 800a670:	f000 feb8 	bl	800b3e4 <__mdiff>
 800a674:	68c3      	ldr	r3, [r0, #12]
 800a676:	4602      	mov	r2, r0
 800a678:	bb03      	cbnz	r3, 800a6bc <_dtoa_r+0x9fc>
 800a67a:	4601      	mov	r1, r0
 800a67c:	9008      	str	r0, [sp, #32]
 800a67e:	9804      	ldr	r0, [sp, #16]
 800a680:	f000 fe96 	bl	800b3b0 <__mcmp>
 800a684:	9a08      	ldr	r2, [sp, #32]
 800a686:	4603      	mov	r3, r0
 800a688:	4611      	mov	r1, r2
 800a68a:	4620      	mov	r0, r4
 800a68c:	9308      	str	r3, [sp, #32]
 800a68e:	f000 fc70 	bl	800af72 <_Bfree>
 800a692:	9b08      	ldr	r3, [sp, #32]
 800a694:	b9a3      	cbnz	r3, 800a6c0 <_dtoa_r+0xa00>
 800a696:	9a06      	ldr	r2, [sp, #24]
 800a698:	b992      	cbnz	r2, 800a6c0 <_dtoa_r+0xa00>
 800a69a:	9a07      	ldr	r2, [sp, #28]
 800a69c:	b982      	cbnz	r2, 800a6c0 <_dtoa_r+0xa00>
 800a69e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a6a2:	d029      	beq.n	800a6f8 <_dtoa_r+0xa38>
 800a6a4:	9b00      	ldr	r3, [sp, #0]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	dd01      	ble.n	800a6ae <_dtoa_r+0x9ee>
 800a6aa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a6ae:	9b05      	ldr	r3, [sp, #20]
 800a6b0:	1c5d      	adds	r5, r3, #1
 800a6b2:	f883 8000 	strb.w	r8, [r3]
 800a6b6:	e782      	b.n	800a5be <_dtoa_r+0x8fe>
 800a6b8:	4630      	mov	r0, r6
 800a6ba:	e7c2      	b.n	800a642 <_dtoa_r+0x982>
 800a6bc:	2301      	movs	r3, #1
 800a6be:	e7e3      	b.n	800a688 <_dtoa_r+0x9c8>
 800a6c0:	9a00      	ldr	r2, [sp, #0]
 800a6c2:	2a00      	cmp	r2, #0
 800a6c4:	db04      	blt.n	800a6d0 <_dtoa_r+0xa10>
 800a6c6:	d125      	bne.n	800a714 <_dtoa_r+0xa54>
 800a6c8:	9a06      	ldr	r2, [sp, #24]
 800a6ca:	bb1a      	cbnz	r2, 800a714 <_dtoa_r+0xa54>
 800a6cc:	9a07      	ldr	r2, [sp, #28]
 800a6ce:	bb0a      	cbnz	r2, 800a714 <_dtoa_r+0xa54>
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	ddec      	ble.n	800a6ae <_dtoa_r+0x9ee>
 800a6d4:	2201      	movs	r2, #1
 800a6d6:	9904      	ldr	r1, [sp, #16]
 800a6d8:	4620      	mov	r0, r4
 800a6da:	f000 fe15 	bl	800b308 <__lshift>
 800a6de:	4639      	mov	r1, r7
 800a6e0:	9004      	str	r0, [sp, #16]
 800a6e2:	f000 fe65 	bl	800b3b0 <__mcmp>
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	dc03      	bgt.n	800a6f2 <_dtoa_r+0xa32>
 800a6ea:	d1e0      	bne.n	800a6ae <_dtoa_r+0x9ee>
 800a6ec:	f018 0f01 	tst.w	r8, #1
 800a6f0:	d0dd      	beq.n	800a6ae <_dtoa_r+0x9ee>
 800a6f2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a6f6:	d1d8      	bne.n	800a6aa <_dtoa_r+0x9ea>
 800a6f8:	9b05      	ldr	r3, [sp, #20]
 800a6fa:	9a05      	ldr	r2, [sp, #20]
 800a6fc:	1c5d      	adds	r5, r3, #1
 800a6fe:	2339      	movs	r3, #57	; 0x39
 800a700:	7013      	strb	r3, [r2, #0]
 800a702:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a706:	2b39      	cmp	r3, #57	; 0x39
 800a708:	f105 32ff 	add.w	r2, r5, #4294967295
 800a70c:	d04f      	beq.n	800a7ae <_dtoa_r+0xaee>
 800a70e:	3301      	adds	r3, #1
 800a710:	7013      	strb	r3, [r2, #0]
 800a712:	e754      	b.n	800a5be <_dtoa_r+0x8fe>
 800a714:	9a05      	ldr	r2, [sp, #20]
 800a716:	2b00      	cmp	r3, #0
 800a718:	f102 0501 	add.w	r5, r2, #1
 800a71c:	dd06      	ble.n	800a72c <_dtoa_r+0xa6c>
 800a71e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a722:	d0e9      	beq.n	800a6f8 <_dtoa_r+0xa38>
 800a724:	f108 0801 	add.w	r8, r8, #1
 800a728:	9b05      	ldr	r3, [sp, #20]
 800a72a:	e7c2      	b.n	800a6b2 <_dtoa_r+0x9f2>
 800a72c:	9a02      	ldr	r2, [sp, #8]
 800a72e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a732:	eba5 030b 	sub.w	r3, r5, fp
 800a736:	4293      	cmp	r3, r2
 800a738:	d021      	beq.n	800a77e <_dtoa_r+0xabe>
 800a73a:	2300      	movs	r3, #0
 800a73c:	220a      	movs	r2, #10
 800a73e:	9904      	ldr	r1, [sp, #16]
 800a740:	4620      	mov	r0, r4
 800a742:	f000 fc2d 	bl	800afa0 <__multadd>
 800a746:	45b1      	cmp	r9, r6
 800a748:	9004      	str	r0, [sp, #16]
 800a74a:	f04f 0300 	mov.w	r3, #0
 800a74e:	f04f 020a 	mov.w	r2, #10
 800a752:	4649      	mov	r1, r9
 800a754:	4620      	mov	r0, r4
 800a756:	d105      	bne.n	800a764 <_dtoa_r+0xaa4>
 800a758:	f000 fc22 	bl	800afa0 <__multadd>
 800a75c:	4681      	mov	r9, r0
 800a75e:	4606      	mov	r6, r0
 800a760:	9505      	str	r5, [sp, #20]
 800a762:	e776      	b.n	800a652 <_dtoa_r+0x992>
 800a764:	f000 fc1c 	bl	800afa0 <__multadd>
 800a768:	4631      	mov	r1, r6
 800a76a:	4681      	mov	r9, r0
 800a76c:	2300      	movs	r3, #0
 800a76e:	220a      	movs	r2, #10
 800a770:	4620      	mov	r0, r4
 800a772:	f000 fc15 	bl	800afa0 <__multadd>
 800a776:	4606      	mov	r6, r0
 800a778:	e7f2      	b.n	800a760 <_dtoa_r+0xaa0>
 800a77a:	f04f 0900 	mov.w	r9, #0
 800a77e:	2201      	movs	r2, #1
 800a780:	9904      	ldr	r1, [sp, #16]
 800a782:	4620      	mov	r0, r4
 800a784:	f000 fdc0 	bl	800b308 <__lshift>
 800a788:	4639      	mov	r1, r7
 800a78a:	9004      	str	r0, [sp, #16]
 800a78c:	f000 fe10 	bl	800b3b0 <__mcmp>
 800a790:	2800      	cmp	r0, #0
 800a792:	dcb6      	bgt.n	800a702 <_dtoa_r+0xa42>
 800a794:	d102      	bne.n	800a79c <_dtoa_r+0xadc>
 800a796:	f018 0f01 	tst.w	r8, #1
 800a79a:	d1b2      	bne.n	800a702 <_dtoa_r+0xa42>
 800a79c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a7a0:	2b30      	cmp	r3, #48	; 0x30
 800a7a2:	f105 32ff 	add.w	r2, r5, #4294967295
 800a7a6:	f47f af0a 	bne.w	800a5be <_dtoa_r+0x8fe>
 800a7aa:	4615      	mov	r5, r2
 800a7ac:	e7f6      	b.n	800a79c <_dtoa_r+0xadc>
 800a7ae:	4593      	cmp	fp, r2
 800a7b0:	d105      	bne.n	800a7be <_dtoa_r+0xafe>
 800a7b2:	2331      	movs	r3, #49	; 0x31
 800a7b4:	f10a 0a01 	add.w	sl, sl, #1
 800a7b8:	f88b 3000 	strb.w	r3, [fp]
 800a7bc:	e6ff      	b.n	800a5be <_dtoa_r+0x8fe>
 800a7be:	4615      	mov	r5, r2
 800a7c0:	e79f      	b.n	800a702 <_dtoa_r+0xa42>
 800a7c2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a828 <_dtoa_r+0xb68>
 800a7c6:	e007      	b.n	800a7d8 <_dtoa_r+0xb18>
 800a7c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7ca:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a82c <_dtoa_r+0xb6c>
 800a7ce:	b11b      	cbz	r3, 800a7d8 <_dtoa_r+0xb18>
 800a7d0:	f10b 0308 	add.w	r3, fp, #8
 800a7d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a7d6:	6013      	str	r3, [r2, #0]
 800a7d8:	4658      	mov	r0, fp
 800a7da:	b017      	add	sp, #92	; 0x5c
 800a7dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7e0:	9b06      	ldr	r3, [sp, #24]
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	f77f ae35 	ble.w	800a452 <_dtoa_r+0x792>
 800a7e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7ea:	9307      	str	r3, [sp, #28]
 800a7ec:	e649      	b.n	800a482 <_dtoa_r+0x7c2>
 800a7ee:	9b02      	ldr	r3, [sp, #8]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	dc03      	bgt.n	800a7fc <_dtoa_r+0xb3c>
 800a7f4:	9b06      	ldr	r3, [sp, #24]
 800a7f6:	2b02      	cmp	r3, #2
 800a7f8:	f73f aecc 	bgt.w	800a594 <_dtoa_r+0x8d4>
 800a7fc:	465d      	mov	r5, fp
 800a7fe:	4639      	mov	r1, r7
 800a800:	9804      	ldr	r0, [sp, #16]
 800a802:	f7ff f9cf 	bl	8009ba4 <quorem>
 800a806:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a80a:	f805 8b01 	strb.w	r8, [r5], #1
 800a80e:	9a02      	ldr	r2, [sp, #8]
 800a810:	eba5 030b 	sub.w	r3, r5, fp
 800a814:	429a      	cmp	r2, r3
 800a816:	ddb0      	ble.n	800a77a <_dtoa_r+0xaba>
 800a818:	2300      	movs	r3, #0
 800a81a:	220a      	movs	r2, #10
 800a81c:	9904      	ldr	r1, [sp, #16]
 800a81e:	4620      	mov	r0, r4
 800a820:	f000 fbbe 	bl	800afa0 <__multadd>
 800a824:	9004      	str	r0, [sp, #16]
 800a826:	e7ea      	b.n	800a7fe <_dtoa_r+0xb3e>
 800a828:	0800c663 	.word	0x0800c663
 800a82c:	0800c528 	.word	0x0800c528

0800a830 <rshift>:
 800a830:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a832:	6906      	ldr	r6, [r0, #16]
 800a834:	114b      	asrs	r3, r1, #5
 800a836:	429e      	cmp	r6, r3
 800a838:	f100 0414 	add.w	r4, r0, #20
 800a83c:	dd30      	ble.n	800a8a0 <rshift+0x70>
 800a83e:	f011 011f 	ands.w	r1, r1, #31
 800a842:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a846:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800a84a:	d108      	bne.n	800a85e <rshift+0x2e>
 800a84c:	4621      	mov	r1, r4
 800a84e:	42b2      	cmp	r2, r6
 800a850:	460b      	mov	r3, r1
 800a852:	d211      	bcs.n	800a878 <rshift+0x48>
 800a854:	f852 3b04 	ldr.w	r3, [r2], #4
 800a858:	f841 3b04 	str.w	r3, [r1], #4
 800a85c:	e7f7      	b.n	800a84e <rshift+0x1e>
 800a85e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800a862:	f1c1 0c20 	rsb	ip, r1, #32
 800a866:	40cd      	lsrs	r5, r1
 800a868:	3204      	adds	r2, #4
 800a86a:	4623      	mov	r3, r4
 800a86c:	42b2      	cmp	r2, r6
 800a86e:	4617      	mov	r7, r2
 800a870:	d30c      	bcc.n	800a88c <rshift+0x5c>
 800a872:	601d      	str	r5, [r3, #0]
 800a874:	b105      	cbz	r5, 800a878 <rshift+0x48>
 800a876:	3304      	adds	r3, #4
 800a878:	1b1a      	subs	r2, r3, r4
 800a87a:	42a3      	cmp	r3, r4
 800a87c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a880:	bf08      	it	eq
 800a882:	2300      	moveq	r3, #0
 800a884:	6102      	str	r2, [r0, #16]
 800a886:	bf08      	it	eq
 800a888:	6143      	streq	r3, [r0, #20]
 800a88a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a88c:	683f      	ldr	r7, [r7, #0]
 800a88e:	fa07 f70c 	lsl.w	r7, r7, ip
 800a892:	433d      	orrs	r5, r7
 800a894:	f843 5b04 	str.w	r5, [r3], #4
 800a898:	f852 5b04 	ldr.w	r5, [r2], #4
 800a89c:	40cd      	lsrs	r5, r1
 800a89e:	e7e5      	b.n	800a86c <rshift+0x3c>
 800a8a0:	4623      	mov	r3, r4
 800a8a2:	e7e9      	b.n	800a878 <rshift+0x48>

0800a8a4 <__hexdig_fun>:
 800a8a4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a8a8:	2b09      	cmp	r3, #9
 800a8aa:	d802      	bhi.n	800a8b2 <__hexdig_fun+0xe>
 800a8ac:	3820      	subs	r0, #32
 800a8ae:	b2c0      	uxtb	r0, r0
 800a8b0:	4770      	bx	lr
 800a8b2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a8b6:	2b05      	cmp	r3, #5
 800a8b8:	d801      	bhi.n	800a8be <__hexdig_fun+0x1a>
 800a8ba:	3847      	subs	r0, #71	; 0x47
 800a8bc:	e7f7      	b.n	800a8ae <__hexdig_fun+0xa>
 800a8be:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a8c2:	2b05      	cmp	r3, #5
 800a8c4:	d801      	bhi.n	800a8ca <__hexdig_fun+0x26>
 800a8c6:	3827      	subs	r0, #39	; 0x27
 800a8c8:	e7f1      	b.n	800a8ae <__hexdig_fun+0xa>
 800a8ca:	2000      	movs	r0, #0
 800a8cc:	4770      	bx	lr

0800a8ce <__gethex>:
 800a8ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d2:	b08b      	sub	sp, #44	; 0x2c
 800a8d4:	468a      	mov	sl, r1
 800a8d6:	9002      	str	r0, [sp, #8]
 800a8d8:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a8da:	9306      	str	r3, [sp, #24]
 800a8dc:	4690      	mov	r8, r2
 800a8de:	f000 fadf 	bl	800aea0 <__localeconv_l>
 800a8e2:	6803      	ldr	r3, [r0, #0]
 800a8e4:	9303      	str	r3, [sp, #12]
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	f7f5 fc92 	bl	8000210 <strlen>
 800a8ec:	9b03      	ldr	r3, [sp, #12]
 800a8ee:	9001      	str	r0, [sp, #4]
 800a8f0:	4403      	add	r3, r0
 800a8f2:	f04f 0b00 	mov.w	fp, #0
 800a8f6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a8fa:	9307      	str	r3, [sp, #28]
 800a8fc:	f8da 3000 	ldr.w	r3, [sl]
 800a900:	3302      	adds	r3, #2
 800a902:	461f      	mov	r7, r3
 800a904:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a908:	2830      	cmp	r0, #48	; 0x30
 800a90a:	d06c      	beq.n	800a9e6 <__gethex+0x118>
 800a90c:	f7ff ffca 	bl	800a8a4 <__hexdig_fun>
 800a910:	4604      	mov	r4, r0
 800a912:	2800      	cmp	r0, #0
 800a914:	d16a      	bne.n	800a9ec <__gethex+0x11e>
 800a916:	9a01      	ldr	r2, [sp, #4]
 800a918:	9903      	ldr	r1, [sp, #12]
 800a91a:	4638      	mov	r0, r7
 800a91c:	f001 fc40 	bl	800c1a0 <strncmp>
 800a920:	2800      	cmp	r0, #0
 800a922:	d166      	bne.n	800a9f2 <__gethex+0x124>
 800a924:	9b01      	ldr	r3, [sp, #4]
 800a926:	5cf8      	ldrb	r0, [r7, r3]
 800a928:	18fe      	adds	r6, r7, r3
 800a92a:	f7ff ffbb 	bl	800a8a4 <__hexdig_fun>
 800a92e:	2800      	cmp	r0, #0
 800a930:	d062      	beq.n	800a9f8 <__gethex+0x12a>
 800a932:	4633      	mov	r3, r6
 800a934:	7818      	ldrb	r0, [r3, #0]
 800a936:	2830      	cmp	r0, #48	; 0x30
 800a938:	461f      	mov	r7, r3
 800a93a:	f103 0301 	add.w	r3, r3, #1
 800a93e:	d0f9      	beq.n	800a934 <__gethex+0x66>
 800a940:	f7ff ffb0 	bl	800a8a4 <__hexdig_fun>
 800a944:	fab0 f580 	clz	r5, r0
 800a948:	096d      	lsrs	r5, r5, #5
 800a94a:	4634      	mov	r4, r6
 800a94c:	f04f 0b01 	mov.w	fp, #1
 800a950:	463a      	mov	r2, r7
 800a952:	4616      	mov	r6, r2
 800a954:	3201      	adds	r2, #1
 800a956:	7830      	ldrb	r0, [r6, #0]
 800a958:	f7ff ffa4 	bl	800a8a4 <__hexdig_fun>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	d1f8      	bne.n	800a952 <__gethex+0x84>
 800a960:	9a01      	ldr	r2, [sp, #4]
 800a962:	9903      	ldr	r1, [sp, #12]
 800a964:	4630      	mov	r0, r6
 800a966:	f001 fc1b 	bl	800c1a0 <strncmp>
 800a96a:	b950      	cbnz	r0, 800a982 <__gethex+0xb4>
 800a96c:	b954      	cbnz	r4, 800a984 <__gethex+0xb6>
 800a96e:	9b01      	ldr	r3, [sp, #4]
 800a970:	18f4      	adds	r4, r6, r3
 800a972:	4622      	mov	r2, r4
 800a974:	4616      	mov	r6, r2
 800a976:	3201      	adds	r2, #1
 800a978:	7830      	ldrb	r0, [r6, #0]
 800a97a:	f7ff ff93 	bl	800a8a4 <__hexdig_fun>
 800a97e:	2800      	cmp	r0, #0
 800a980:	d1f8      	bne.n	800a974 <__gethex+0xa6>
 800a982:	b10c      	cbz	r4, 800a988 <__gethex+0xba>
 800a984:	1ba4      	subs	r4, r4, r6
 800a986:	00a4      	lsls	r4, r4, #2
 800a988:	7833      	ldrb	r3, [r6, #0]
 800a98a:	2b50      	cmp	r3, #80	; 0x50
 800a98c:	d001      	beq.n	800a992 <__gethex+0xc4>
 800a98e:	2b70      	cmp	r3, #112	; 0x70
 800a990:	d140      	bne.n	800aa14 <__gethex+0x146>
 800a992:	7873      	ldrb	r3, [r6, #1]
 800a994:	2b2b      	cmp	r3, #43	; 0x2b
 800a996:	d031      	beq.n	800a9fc <__gethex+0x12e>
 800a998:	2b2d      	cmp	r3, #45	; 0x2d
 800a99a:	d033      	beq.n	800aa04 <__gethex+0x136>
 800a99c:	1c71      	adds	r1, r6, #1
 800a99e:	f04f 0900 	mov.w	r9, #0
 800a9a2:	7808      	ldrb	r0, [r1, #0]
 800a9a4:	f7ff ff7e 	bl	800a8a4 <__hexdig_fun>
 800a9a8:	1e43      	subs	r3, r0, #1
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	2b18      	cmp	r3, #24
 800a9ae:	d831      	bhi.n	800aa14 <__gethex+0x146>
 800a9b0:	f1a0 0210 	sub.w	r2, r0, #16
 800a9b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a9b8:	f7ff ff74 	bl	800a8a4 <__hexdig_fun>
 800a9bc:	1e43      	subs	r3, r0, #1
 800a9be:	b2db      	uxtb	r3, r3
 800a9c0:	2b18      	cmp	r3, #24
 800a9c2:	d922      	bls.n	800aa0a <__gethex+0x13c>
 800a9c4:	f1b9 0f00 	cmp.w	r9, #0
 800a9c8:	d000      	beq.n	800a9cc <__gethex+0xfe>
 800a9ca:	4252      	negs	r2, r2
 800a9cc:	4414      	add	r4, r2
 800a9ce:	f8ca 1000 	str.w	r1, [sl]
 800a9d2:	b30d      	cbz	r5, 800aa18 <__gethex+0x14a>
 800a9d4:	f1bb 0f00 	cmp.w	fp, #0
 800a9d8:	bf0c      	ite	eq
 800a9da:	2706      	moveq	r7, #6
 800a9dc:	2700      	movne	r7, #0
 800a9de:	4638      	mov	r0, r7
 800a9e0:	b00b      	add	sp, #44	; 0x2c
 800a9e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e6:	f10b 0b01 	add.w	fp, fp, #1
 800a9ea:	e78a      	b.n	800a902 <__gethex+0x34>
 800a9ec:	2500      	movs	r5, #0
 800a9ee:	462c      	mov	r4, r5
 800a9f0:	e7ae      	b.n	800a950 <__gethex+0x82>
 800a9f2:	463e      	mov	r6, r7
 800a9f4:	2501      	movs	r5, #1
 800a9f6:	e7c7      	b.n	800a988 <__gethex+0xba>
 800a9f8:	4604      	mov	r4, r0
 800a9fa:	e7fb      	b.n	800a9f4 <__gethex+0x126>
 800a9fc:	f04f 0900 	mov.w	r9, #0
 800aa00:	1cb1      	adds	r1, r6, #2
 800aa02:	e7ce      	b.n	800a9a2 <__gethex+0xd4>
 800aa04:	f04f 0901 	mov.w	r9, #1
 800aa08:	e7fa      	b.n	800aa00 <__gethex+0x132>
 800aa0a:	230a      	movs	r3, #10
 800aa0c:	fb03 0202 	mla	r2, r3, r2, r0
 800aa10:	3a10      	subs	r2, #16
 800aa12:	e7cf      	b.n	800a9b4 <__gethex+0xe6>
 800aa14:	4631      	mov	r1, r6
 800aa16:	e7da      	b.n	800a9ce <__gethex+0x100>
 800aa18:	1bf3      	subs	r3, r6, r7
 800aa1a:	3b01      	subs	r3, #1
 800aa1c:	4629      	mov	r1, r5
 800aa1e:	2b07      	cmp	r3, #7
 800aa20:	dc49      	bgt.n	800aab6 <__gethex+0x1e8>
 800aa22:	9802      	ldr	r0, [sp, #8]
 800aa24:	f000 fa71 	bl	800af0a <_Balloc>
 800aa28:	9b01      	ldr	r3, [sp, #4]
 800aa2a:	f100 0914 	add.w	r9, r0, #20
 800aa2e:	f04f 0b00 	mov.w	fp, #0
 800aa32:	f1c3 0301 	rsb	r3, r3, #1
 800aa36:	4605      	mov	r5, r0
 800aa38:	f8cd 9010 	str.w	r9, [sp, #16]
 800aa3c:	46da      	mov	sl, fp
 800aa3e:	9308      	str	r3, [sp, #32]
 800aa40:	42b7      	cmp	r7, r6
 800aa42:	d33b      	bcc.n	800aabc <__gethex+0x1ee>
 800aa44:	9804      	ldr	r0, [sp, #16]
 800aa46:	f840 ab04 	str.w	sl, [r0], #4
 800aa4a:	eba0 0009 	sub.w	r0, r0, r9
 800aa4e:	1080      	asrs	r0, r0, #2
 800aa50:	6128      	str	r0, [r5, #16]
 800aa52:	0147      	lsls	r7, r0, #5
 800aa54:	4650      	mov	r0, sl
 800aa56:	f000 fb1c 	bl	800b092 <__hi0bits>
 800aa5a:	f8d8 6000 	ldr.w	r6, [r8]
 800aa5e:	1a3f      	subs	r7, r7, r0
 800aa60:	42b7      	cmp	r7, r6
 800aa62:	dd64      	ble.n	800ab2e <__gethex+0x260>
 800aa64:	1bbf      	subs	r7, r7, r6
 800aa66:	4639      	mov	r1, r7
 800aa68:	4628      	mov	r0, r5
 800aa6a:	f000 fe2b 	bl	800b6c4 <__any_on>
 800aa6e:	4682      	mov	sl, r0
 800aa70:	b178      	cbz	r0, 800aa92 <__gethex+0x1c4>
 800aa72:	1e7b      	subs	r3, r7, #1
 800aa74:	1159      	asrs	r1, r3, #5
 800aa76:	f003 021f 	and.w	r2, r3, #31
 800aa7a:	f04f 0a01 	mov.w	sl, #1
 800aa7e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800aa82:	fa0a f202 	lsl.w	r2, sl, r2
 800aa86:	420a      	tst	r2, r1
 800aa88:	d003      	beq.n	800aa92 <__gethex+0x1c4>
 800aa8a:	4553      	cmp	r3, sl
 800aa8c:	dc46      	bgt.n	800ab1c <__gethex+0x24e>
 800aa8e:	f04f 0a02 	mov.w	sl, #2
 800aa92:	4639      	mov	r1, r7
 800aa94:	4628      	mov	r0, r5
 800aa96:	f7ff fecb 	bl	800a830 <rshift>
 800aa9a:	443c      	add	r4, r7
 800aa9c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aaa0:	42a3      	cmp	r3, r4
 800aaa2:	da52      	bge.n	800ab4a <__gethex+0x27c>
 800aaa4:	4629      	mov	r1, r5
 800aaa6:	9802      	ldr	r0, [sp, #8]
 800aaa8:	f000 fa63 	bl	800af72 <_Bfree>
 800aaac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aaae:	2300      	movs	r3, #0
 800aab0:	6013      	str	r3, [r2, #0]
 800aab2:	27a3      	movs	r7, #163	; 0xa3
 800aab4:	e793      	b.n	800a9de <__gethex+0x110>
 800aab6:	3101      	adds	r1, #1
 800aab8:	105b      	asrs	r3, r3, #1
 800aaba:	e7b0      	b.n	800aa1e <__gethex+0x150>
 800aabc:	1e73      	subs	r3, r6, #1
 800aabe:	9305      	str	r3, [sp, #20]
 800aac0:	9a07      	ldr	r2, [sp, #28]
 800aac2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aac6:	4293      	cmp	r3, r2
 800aac8:	d018      	beq.n	800aafc <__gethex+0x22e>
 800aaca:	f1bb 0f20 	cmp.w	fp, #32
 800aace:	d107      	bne.n	800aae0 <__gethex+0x212>
 800aad0:	9b04      	ldr	r3, [sp, #16]
 800aad2:	f8c3 a000 	str.w	sl, [r3]
 800aad6:	3304      	adds	r3, #4
 800aad8:	f04f 0a00 	mov.w	sl, #0
 800aadc:	9304      	str	r3, [sp, #16]
 800aade:	46d3      	mov	fp, sl
 800aae0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800aae4:	f7ff fede 	bl	800a8a4 <__hexdig_fun>
 800aae8:	f000 000f 	and.w	r0, r0, #15
 800aaec:	fa00 f00b 	lsl.w	r0, r0, fp
 800aaf0:	ea4a 0a00 	orr.w	sl, sl, r0
 800aaf4:	f10b 0b04 	add.w	fp, fp, #4
 800aaf8:	9b05      	ldr	r3, [sp, #20]
 800aafa:	e00d      	b.n	800ab18 <__gethex+0x24a>
 800aafc:	9b05      	ldr	r3, [sp, #20]
 800aafe:	9a08      	ldr	r2, [sp, #32]
 800ab00:	4413      	add	r3, r2
 800ab02:	42bb      	cmp	r3, r7
 800ab04:	d3e1      	bcc.n	800aaca <__gethex+0x1fc>
 800ab06:	4618      	mov	r0, r3
 800ab08:	9a01      	ldr	r2, [sp, #4]
 800ab0a:	9903      	ldr	r1, [sp, #12]
 800ab0c:	9309      	str	r3, [sp, #36]	; 0x24
 800ab0e:	f001 fb47 	bl	800c1a0 <strncmp>
 800ab12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab14:	2800      	cmp	r0, #0
 800ab16:	d1d8      	bne.n	800aaca <__gethex+0x1fc>
 800ab18:	461e      	mov	r6, r3
 800ab1a:	e791      	b.n	800aa40 <__gethex+0x172>
 800ab1c:	1eb9      	subs	r1, r7, #2
 800ab1e:	4628      	mov	r0, r5
 800ab20:	f000 fdd0 	bl	800b6c4 <__any_on>
 800ab24:	2800      	cmp	r0, #0
 800ab26:	d0b2      	beq.n	800aa8e <__gethex+0x1c0>
 800ab28:	f04f 0a03 	mov.w	sl, #3
 800ab2c:	e7b1      	b.n	800aa92 <__gethex+0x1c4>
 800ab2e:	da09      	bge.n	800ab44 <__gethex+0x276>
 800ab30:	1bf7      	subs	r7, r6, r7
 800ab32:	4629      	mov	r1, r5
 800ab34:	463a      	mov	r2, r7
 800ab36:	9802      	ldr	r0, [sp, #8]
 800ab38:	f000 fbe6 	bl	800b308 <__lshift>
 800ab3c:	1be4      	subs	r4, r4, r7
 800ab3e:	4605      	mov	r5, r0
 800ab40:	f100 0914 	add.w	r9, r0, #20
 800ab44:	f04f 0a00 	mov.w	sl, #0
 800ab48:	e7a8      	b.n	800aa9c <__gethex+0x1ce>
 800ab4a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ab4e:	42a0      	cmp	r0, r4
 800ab50:	dd6a      	ble.n	800ac28 <__gethex+0x35a>
 800ab52:	1b04      	subs	r4, r0, r4
 800ab54:	42a6      	cmp	r6, r4
 800ab56:	dc2e      	bgt.n	800abb6 <__gethex+0x2e8>
 800ab58:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ab5c:	2b02      	cmp	r3, #2
 800ab5e:	d022      	beq.n	800aba6 <__gethex+0x2d8>
 800ab60:	2b03      	cmp	r3, #3
 800ab62:	d024      	beq.n	800abae <__gethex+0x2e0>
 800ab64:	2b01      	cmp	r3, #1
 800ab66:	d115      	bne.n	800ab94 <__gethex+0x2c6>
 800ab68:	42a6      	cmp	r6, r4
 800ab6a:	d113      	bne.n	800ab94 <__gethex+0x2c6>
 800ab6c:	2e01      	cmp	r6, #1
 800ab6e:	dc0b      	bgt.n	800ab88 <__gethex+0x2ba>
 800ab70:	9a06      	ldr	r2, [sp, #24]
 800ab72:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ab76:	6013      	str	r3, [r2, #0]
 800ab78:	2301      	movs	r3, #1
 800ab7a:	612b      	str	r3, [r5, #16]
 800ab7c:	f8c9 3000 	str.w	r3, [r9]
 800ab80:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ab82:	2762      	movs	r7, #98	; 0x62
 800ab84:	601d      	str	r5, [r3, #0]
 800ab86:	e72a      	b.n	800a9de <__gethex+0x110>
 800ab88:	1e71      	subs	r1, r6, #1
 800ab8a:	4628      	mov	r0, r5
 800ab8c:	f000 fd9a 	bl	800b6c4 <__any_on>
 800ab90:	2800      	cmp	r0, #0
 800ab92:	d1ed      	bne.n	800ab70 <__gethex+0x2a2>
 800ab94:	4629      	mov	r1, r5
 800ab96:	9802      	ldr	r0, [sp, #8]
 800ab98:	f000 f9eb 	bl	800af72 <_Bfree>
 800ab9c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ab9e:	2300      	movs	r3, #0
 800aba0:	6013      	str	r3, [r2, #0]
 800aba2:	2750      	movs	r7, #80	; 0x50
 800aba4:	e71b      	b.n	800a9de <__gethex+0x110>
 800aba6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d0e1      	beq.n	800ab70 <__gethex+0x2a2>
 800abac:	e7f2      	b.n	800ab94 <__gethex+0x2c6>
 800abae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d1dd      	bne.n	800ab70 <__gethex+0x2a2>
 800abb4:	e7ee      	b.n	800ab94 <__gethex+0x2c6>
 800abb6:	1e67      	subs	r7, r4, #1
 800abb8:	f1ba 0f00 	cmp.w	sl, #0
 800abbc:	d131      	bne.n	800ac22 <__gethex+0x354>
 800abbe:	b127      	cbz	r7, 800abca <__gethex+0x2fc>
 800abc0:	4639      	mov	r1, r7
 800abc2:	4628      	mov	r0, r5
 800abc4:	f000 fd7e 	bl	800b6c4 <__any_on>
 800abc8:	4682      	mov	sl, r0
 800abca:	117a      	asrs	r2, r7, #5
 800abcc:	2301      	movs	r3, #1
 800abce:	f007 071f 	and.w	r7, r7, #31
 800abd2:	fa03 f707 	lsl.w	r7, r3, r7
 800abd6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800abda:	4621      	mov	r1, r4
 800abdc:	421f      	tst	r7, r3
 800abde:	4628      	mov	r0, r5
 800abe0:	bf18      	it	ne
 800abe2:	f04a 0a02 	orrne.w	sl, sl, #2
 800abe6:	1b36      	subs	r6, r6, r4
 800abe8:	f7ff fe22 	bl	800a830 <rshift>
 800abec:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800abf0:	2702      	movs	r7, #2
 800abf2:	f1ba 0f00 	cmp.w	sl, #0
 800abf6:	d048      	beq.n	800ac8a <__gethex+0x3bc>
 800abf8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800abfc:	2b02      	cmp	r3, #2
 800abfe:	d015      	beq.n	800ac2c <__gethex+0x35e>
 800ac00:	2b03      	cmp	r3, #3
 800ac02:	d017      	beq.n	800ac34 <__gethex+0x366>
 800ac04:	2b01      	cmp	r3, #1
 800ac06:	d109      	bne.n	800ac1c <__gethex+0x34e>
 800ac08:	f01a 0f02 	tst.w	sl, #2
 800ac0c:	d006      	beq.n	800ac1c <__gethex+0x34e>
 800ac0e:	f8d9 3000 	ldr.w	r3, [r9]
 800ac12:	ea4a 0a03 	orr.w	sl, sl, r3
 800ac16:	f01a 0f01 	tst.w	sl, #1
 800ac1a:	d10e      	bne.n	800ac3a <__gethex+0x36c>
 800ac1c:	f047 0710 	orr.w	r7, r7, #16
 800ac20:	e033      	b.n	800ac8a <__gethex+0x3bc>
 800ac22:	f04f 0a01 	mov.w	sl, #1
 800ac26:	e7d0      	b.n	800abca <__gethex+0x2fc>
 800ac28:	2701      	movs	r7, #1
 800ac2a:	e7e2      	b.n	800abf2 <__gethex+0x324>
 800ac2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac2e:	f1c3 0301 	rsb	r3, r3, #1
 800ac32:	9315      	str	r3, [sp, #84]	; 0x54
 800ac34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d0f0      	beq.n	800ac1c <__gethex+0x34e>
 800ac3a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800ac3e:	f105 0314 	add.w	r3, r5, #20
 800ac42:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800ac46:	eb03 010a 	add.w	r1, r3, sl
 800ac4a:	f04f 0c00 	mov.w	ip, #0
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac54:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ac58:	d01c      	beq.n	800ac94 <__gethex+0x3c6>
 800ac5a:	3201      	adds	r2, #1
 800ac5c:	6002      	str	r2, [r0, #0]
 800ac5e:	2f02      	cmp	r7, #2
 800ac60:	f105 0314 	add.w	r3, r5, #20
 800ac64:	d138      	bne.n	800acd8 <__gethex+0x40a>
 800ac66:	f8d8 2000 	ldr.w	r2, [r8]
 800ac6a:	3a01      	subs	r2, #1
 800ac6c:	42b2      	cmp	r2, r6
 800ac6e:	d10a      	bne.n	800ac86 <__gethex+0x3b8>
 800ac70:	1171      	asrs	r1, r6, #5
 800ac72:	2201      	movs	r2, #1
 800ac74:	f006 061f 	and.w	r6, r6, #31
 800ac78:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ac7c:	fa02 f606 	lsl.w	r6, r2, r6
 800ac80:	421e      	tst	r6, r3
 800ac82:	bf18      	it	ne
 800ac84:	4617      	movne	r7, r2
 800ac86:	f047 0720 	orr.w	r7, r7, #32
 800ac8a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac8c:	601d      	str	r5, [r3, #0]
 800ac8e:	9b06      	ldr	r3, [sp, #24]
 800ac90:	601c      	str	r4, [r3, #0]
 800ac92:	e6a4      	b.n	800a9de <__gethex+0x110>
 800ac94:	4299      	cmp	r1, r3
 800ac96:	f843 cc04 	str.w	ip, [r3, #-4]
 800ac9a:	d8d8      	bhi.n	800ac4e <__gethex+0x380>
 800ac9c:	68ab      	ldr	r3, [r5, #8]
 800ac9e:	4599      	cmp	r9, r3
 800aca0:	db12      	blt.n	800acc8 <__gethex+0x3fa>
 800aca2:	6869      	ldr	r1, [r5, #4]
 800aca4:	9802      	ldr	r0, [sp, #8]
 800aca6:	3101      	adds	r1, #1
 800aca8:	f000 f92f 	bl	800af0a <_Balloc>
 800acac:	692a      	ldr	r2, [r5, #16]
 800acae:	3202      	adds	r2, #2
 800acb0:	f105 010c 	add.w	r1, r5, #12
 800acb4:	4683      	mov	fp, r0
 800acb6:	0092      	lsls	r2, r2, #2
 800acb8:	300c      	adds	r0, #12
 800acba:	f000 f91b 	bl	800aef4 <memcpy>
 800acbe:	4629      	mov	r1, r5
 800acc0:	9802      	ldr	r0, [sp, #8]
 800acc2:	f000 f956 	bl	800af72 <_Bfree>
 800acc6:	465d      	mov	r5, fp
 800acc8:	692b      	ldr	r3, [r5, #16]
 800acca:	1c5a      	adds	r2, r3, #1
 800accc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800acd0:	612a      	str	r2, [r5, #16]
 800acd2:	2201      	movs	r2, #1
 800acd4:	615a      	str	r2, [r3, #20]
 800acd6:	e7c2      	b.n	800ac5e <__gethex+0x390>
 800acd8:	692a      	ldr	r2, [r5, #16]
 800acda:	454a      	cmp	r2, r9
 800acdc:	dd0b      	ble.n	800acf6 <__gethex+0x428>
 800acde:	2101      	movs	r1, #1
 800ace0:	4628      	mov	r0, r5
 800ace2:	f7ff fda5 	bl	800a830 <rshift>
 800ace6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800acea:	3401      	adds	r4, #1
 800acec:	42a3      	cmp	r3, r4
 800acee:	f6ff aed9 	blt.w	800aaa4 <__gethex+0x1d6>
 800acf2:	2701      	movs	r7, #1
 800acf4:	e7c7      	b.n	800ac86 <__gethex+0x3b8>
 800acf6:	f016 061f 	ands.w	r6, r6, #31
 800acfa:	d0fa      	beq.n	800acf2 <__gethex+0x424>
 800acfc:	449a      	add	sl, r3
 800acfe:	f1c6 0620 	rsb	r6, r6, #32
 800ad02:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800ad06:	f000 f9c4 	bl	800b092 <__hi0bits>
 800ad0a:	42b0      	cmp	r0, r6
 800ad0c:	dbe7      	blt.n	800acde <__gethex+0x410>
 800ad0e:	e7f0      	b.n	800acf2 <__gethex+0x424>

0800ad10 <L_shift>:
 800ad10:	f1c2 0208 	rsb	r2, r2, #8
 800ad14:	0092      	lsls	r2, r2, #2
 800ad16:	b570      	push	{r4, r5, r6, lr}
 800ad18:	f1c2 0620 	rsb	r6, r2, #32
 800ad1c:	6843      	ldr	r3, [r0, #4]
 800ad1e:	6804      	ldr	r4, [r0, #0]
 800ad20:	fa03 f506 	lsl.w	r5, r3, r6
 800ad24:	432c      	orrs	r4, r5
 800ad26:	40d3      	lsrs	r3, r2
 800ad28:	6004      	str	r4, [r0, #0]
 800ad2a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ad2e:	4288      	cmp	r0, r1
 800ad30:	d3f4      	bcc.n	800ad1c <L_shift+0xc>
 800ad32:	bd70      	pop	{r4, r5, r6, pc}

0800ad34 <__match>:
 800ad34:	b530      	push	{r4, r5, lr}
 800ad36:	6803      	ldr	r3, [r0, #0]
 800ad38:	3301      	adds	r3, #1
 800ad3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad3e:	b914      	cbnz	r4, 800ad46 <__match+0x12>
 800ad40:	6003      	str	r3, [r0, #0]
 800ad42:	2001      	movs	r0, #1
 800ad44:	bd30      	pop	{r4, r5, pc}
 800ad46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad4a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ad4e:	2d19      	cmp	r5, #25
 800ad50:	bf98      	it	ls
 800ad52:	3220      	addls	r2, #32
 800ad54:	42a2      	cmp	r2, r4
 800ad56:	d0f0      	beq.n	800ad3a <__match+0x6>
 800ad58:	2000      	movs	r0, #0
 800ad5a:	e7f3      	b.n	800ad44 <__match+0x10>

0800ad5c <__hexnan>:
 800ad5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad60:	680b      	ldr	r3, [r1, #0]
 800ad62:	6801      	ldr	r1, [r0, #0]
 800ad64:	115f      	asrs	r7, r3, #5
 800ad66:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800ad6a:	f013 031f 	ands.w	r3, r3, #31
 800ad6e:	b087      	sub	sp, #28
 800ad70:	bf18      	it	ne
 800ad72:	3704      	addne	r7, #4
 800ad74:	2500      	movs	r5, #0
 800ad76:	1f3e      	subs	r6, r7, #4
 800ad78:	4682      	mov	sl, r0
 800ad7a:	4690      	mov	r8, r2
 800ad7c:	9301      	str	r3, [sp, #4]
 800ad7e:	f847 5c04 	str.w	r5, [r7, #-4]
 800ad82:	46b1      	mov	r9, r6
 800ad84:	4634      	mov	r4, r6
 800ad86:	9502      	str	r5, [sp, #8]
 800ad88:	46ab      	mov	fp, r5
 800ad8a:	784a      	ldrb	r2, [r1, #1]
 800ad8c:	1c4b      	adds	r3, r1, #1
 800ad8e:	9303      	str	r3, [sp, #12]
 800ad90:	b342      	cbz	r2, 800ade4 <__hexnan+0x88>
 800ad92:	4610      	mov	r0, r2
 800ad94:	9105      	str	r1, [sp, #20]
 800ad96:	9204      	str	r2, [sp, #16]
 800ad98:	f7ff fd84 	bl	800a8a4 <__hexdig_fun>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	d143      	bne.n	800ae28 <__hexnan+0xcc>
 800ada0:	9a04      	ldr	r2, [sp, #16]
 800ada2:	9905      	ldr	r1, [sp, #20]
 800ada4:	2a20      	cmp	r2, #32
 800ada6:	d818      	bhi.n	800adda <__hexnan+0x7e>
 800ada8:	9b02      	ldr	r3, [sp, #8]
 800adaa:	459b      	cmp	fp, r3
 800adac:	dd13      	ble.n	800add6 <__hexnan+0x7a>
 800adae:	454c      	cmp	r4, r9
 800adb0:	d206      	bcs.n	800adc0 <__hexnan+0x64>
 800adb2:	2d07      	cmp	r5, #7
 800adb4:	dc04      	bgt.n	800adc0 <__hexnan+0x64>
 800adb6:	462a      	mov	r2, r5
 800adb8:	4649      	mov	r1, r9
 800adba:	4620      	mov	r0, r4
 800adbc:	f7ff ffa8 	bl	800ad10 <L_shift>
 800adc0:	4544      	cmp	r4, r8
 800adc2:	d944      	bls.n	800ae4e <__hexnan+0xf2>
 800adc4:	2300      	movs	r3, #0
 800adc6:	f1a4 0904 	sub.w	r9, r4, #4
 800adca:	f844 3c04 	str.w	r3, [r4, #-4]
 800adce:	f8cd b008 	str.w	fp, [sp, #8]
 800add2:	464c      	mov	r4, r9
 800add4:	461d      	mov	r5, r3
 800add6:	9903      	ldr	r1, [sp, #12]
 800add8:	e7d7      	b.n	800ad8a <__hexnan+0x2e>
 800adda:	2a29      	cmp	r2, #41	; 0x29
 800addc:	d14a      	bne.n	800ae74 <__hexnan+0x118>
 800adde:	3102      	adds	r1, #2
 800ade0:	f8ca 1000 	str.w	r1, [sl]
 800ade4:	f1bb 0f00 	cmp.w	fp, #0
 800ade8:	d044      	beq.n	800ae74 <__hexnan+0x118>
 800adea:	454c      	cmp	r4, r9
 800adec:	d206      	bcs.n	800adfc <__hexnan+0xa0>
 800adee:	2d07      	cmp	r5, #7
 800adf0:	dc04      	bgt.n	800adfc <__hexnan+0xa0>
 800adf2:	462a      	mov	r2, r5
 800adf4:	4649      	mov	r1, r9
 800adf6:	4620      	mov	r0, r4
 800adf8:	f7ff ff8a 	bl	800ad10 <L_shift>
 800adfc:	4544      	cmp	r4, r8
 800adfe:	d928      	bls.n	800ae52 <__hexnan+0xf6>
 800ae00:	4643      	mov	r3, r8
 800ae02:	f854 2b04 	ldr.w	r2, [r4], #4
 800ae06:	f843 2b04 	str.w	r2, [r3], #4
 800ae0a:	42a6      	cmp	r6, r4
 800ae0c:	d2f9      	bcs.n	800ae02 <__hexnan+0xa6>
 800ae0e:	2200      	movs	r2, #0
 800ae10:	f843 2b04 	str.w	r2, [r3], #4
 800ae14:	429e      	cmp	r6, r3
 800ae16:	d2fb      	bcs.n	800ae10 <__hexnan+0xb4>
 800ae18:	6833      	ldr	r3, [r6, #0]
 800ae1a:	b91b      	cbnz	r3, 800ae24 <__hexnan+0xc8>
 800ae1c:	4546      	cmp	r6, r8
 800ae1e:	d127      	bne.n	800ae70 <__hexnan+0x114>
 800ae20:	2301      	movs	r3, #1
 800ae22:	6033      	str	r3, [r6, #0]
 800ae24:	2005      	movs	r0, #5
 800ae26:	e026      	b.n	800ae76 <__hexnan+0x11a>
 800ae28:	3501      	adds	r5, #1
 800ae2a:	2d08      	cmp	r5, #8
 800ae2c:	f10b 0b01 	add.w	fp, fp, #1
 800ae30:	dd06      	ble.n	800ae40 <__hexnan+0xe4>
 800ae32:	4544      	cmp	r4, r8
 800ae34:	d9cf      	bls.n	800add6 <__hexnan+0x7a>
 800ae36:	2300      	movs	r3, #0
 800ae38:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae3c:	2501      	movs	r5, #1
 800ae3e:	3c04      	subs	r4, #4
 800ae40:	6822      	ldr	r2, [r4, #0]
 800ae42:	f000 000f 	and.w	r0, r0, #15
 800ae46:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ae4a:	6020      	str	r0, [r4, #0]
 800ae4c:	e7c3      	b.n	800add6 <__hexnan+0x7a>
 800ae4e:	2508      	movs	r5, #8
 800ae50:	e7c1      	b.n	800add6 <__hexnan+0x7a>
 800ae52:	9b01      	ldr	r3, [sp, #4]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d0df      	beq.n	800ae18 <__hexnan+0xbc>
 800ae58:	f04f 32ff 	mov.w	r2, #4294967295
 800ae5c:	f1c3 0320 	rsb	r3, r3, #32
 800ae60:	fa22 f303 	lsr.w	r3, r2, r3
 800ae64:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800ae68:	401a      	ands	r2, r3
 800ae6a:	f847 2c04 	str.w	r2, [r7, #-4]
 800ae6e:	e7d3      	b.n	800ae18 <__hexnan+0xbc>
 800ae70:	3e04      	subs	r6, #4
 800ae72:	e7d1      	b.n	800ae18 <__hexnan+0xbc>
 800ae74:	2004      	movs	r0, #4
 800ae76:	b007      	add	sp, #28
 800ae78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ae7c <__locale_ctype_ptr_l>:
 800ae7c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800ae80:	4770      	bx	lr
	...

0800ae84 <__locale_ctype_ptr>:
 800ae84:	4b04      	ldr	r3, [pc, #16]	; (800ae98 <__locale_ctype_ptr+0x14>)
 800ae86:	4a05      	ldr	r2, [pc, #20]	; (800ae9c <__locale_ctype_ptr+0x18>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	6a1b      	ldr	r3, [r3, #32]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	bf08      	it	eq
 800ae90:	4613      	moveq	r3, r2
 800ae92:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800ae96:	4770      	bx	lr
 800ae98:	2000004c 	.word	0x2000004c
 800ae9c:	200000b0 	.word	0x200000b0

0800aea0 <__localeconv_l>:
 800aea0:	30f0      	adds	r0, #240	; 0xf0
 800aea2:	4770      	bx	lr

0800aea4 <_localeconv_r>:
 800aea4:	4b04      	ldr	r3, [pc, #16]	; (800aeb8 <_localeconv_r+0x14>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	6a18      	ldr	r0, [r3, #32]
 800aeaa:	4b04      	ldr	r3, [pc, #16]	; (800aebc <_localeconv_r+0x18>)
 800aeac:	2800      	cmp	r0, #0
 800aeae:	bf08      	it	eq
 800aeb0:	4618      	moveq	r0, r3
 800aeb2:	30f0      	adds	r0, #240	; 0xf0
 800aeb4:	4770      	bx	lr
 800aeb6:	bf00      	nop
 800aeb8:	2000004c 	.word	0x2000004c
 800aebc:	200000b0 	.word	0x200000b0

0800aec0 <malloc>:
 800aec0:	4b02      	ldr	r3, [pc, #8]	; (800aecc <malloc+0xc>)
 800aec2:	4601      	mov	r1, r0
 800aec4:	6818      	ldr	r0, [r3, #0]
 800aec6:	f000 bc7b 	b.w	800b7c0 <_malloc_r>
 800aeca:	bf00      	nop
 800aecc:	2000004c 	.word	0x2000004c

0800aed0 <__ascii_mbtowc>:
 800aed0:	b082      	sub	sp, #8
 800aed2:	b901      	cbnz	r1, 800aed6 <__ascii_mbtowc+0x6>
 800aed4:	a901      	add	r1, sp, #4
 800aed6:	b142      	cbz	r2, 800aeea <__ascii_mbtowc+0x1a>
 800aed8:	b14b      	cbz	r3, 800aeee <__ascii_mbtowc+0x1e>
 800aeda:	7813      	ldrb	r3, [r2, #0]
 800aedc:	600b      	str	r3, [r1, #0]
 800aede:	7812      	ldrb	r2, [r2, #0]
 800aee0:	1c10      	adds	r0, r2, #0
 800aee2:	bf18      	it	ne
 800aee4:	2001      	movne	r0, #1
 800aee6:	b002      	add	sp, #8
 800aee8:	4770      	bx	lr
 800aeea:	4610      	mov	r0, r2
 800aeec:	e7fb      	b.n	800aee6 <__ascii_mbtowc+0x16>
 800aeee:	f06f 0001 	mvn.w	r0, #1
 800aef2:	e7f8      	b.n	800aee6 <__ascii_mbtowc+0x16>

0800aef4 <memcpy>:
 800aef4:	b510      	push	{r4, lr}
 800aef6:	1e43      	subs	r3, r0, #1
 800aef8:	440a      	add	r2, r1
 800aefa:	4291      	cmp	r1, r2
 800aefc:	d100      	bne.n	800af00 <memcpy+0xc>
 800aefe:	bd10      	pop	{r4, pc}
 800af00:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af04:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af08:	e7f7      	b.n	800aefa <memcpy+0x6>

0800af0a <_Balloc>:
 800af0a:	b570      	push	{r4, r5, r6, lr}
 800af0c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800af0e:	4604      	mov	r4, r0
 800af10:	460e      	mov	r6, r1
 800af12:	b93d      	cbnz	r5, 800af24 <_Balloc+0x1a>
 800af14:	2010      	movs	r0, #16
 800af16:	f7ff ffd3 	bl	800aec0 <malloc>
 800af1a:	6260      	str	r0, [r4, #36]	; 0x24
 800af1c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800af20:	6005      	str	r5, [r0, #0]
 800af22:	60c5      	str	r5, [r0, #12]
 800af24:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800af26:	68eb      	ldr	r3, [r5, #12]
 800af28:	b183      	cbz	r3, 800af4c <_Balloc+0x42>
 800af2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af2c:	68db      	ldr	r3, [r3, #12]
 800af2e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800af32:	b9b8      	cbnz	r0, 800af64 <_Balloc+0x5a>
 800af34:	2101      	movs	r1, #1
 800af36:	fa01 f506 	lsl.w	r5, r1, r6
 800af3a:	1d6a      	adds	r2, r5, #5
 800af3c:	0092      	lsls	r2, r2, #2
 800af3e:	4620      	mov	r0, r4
 800af40:	f000 fbe1 	bl	800b706 <_calloc_r>
 800af44:	b160      	cbz	r0, 800af60 <_Balloc+0x56>
 800af46:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800af4a:	e00e      	b.n	800af6a <_Balloc+0x60>
 800af4c:	2221      	movs	r2, #33	; 0x21
 800af4e:	2104      	movs	r1, #4
 800af50:	4620      	mov	r0, r4
 800af52:	f000 fbd8 	bl	800b706 <_calloc_r>
 800af56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af58:	60e8      	str	r0, [r5, #12]
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d1e4      	bne.n	800af2a <_Balloc+0x20>
 800af60:	2000      	movs	r0, #0
 800af62:	bd70      	pop	{r4, r5, r6, pc}
 800af64:	6802      	ldr	r2, [r0, #0]
 800af66:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800af6a:	2300      	movs	r3, #0
 800af6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800af70:	e7f7      	b.n	800af62 <_Balloc+0x58>

0800af72 <_Bfree>:
 800af72:	b570      	push	{r4, r5, r6, lr}
 800af74:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800af76:	4606      	mov	r6, r0
 800af78:	460d      	mov	r5, r1
 800af7a:	b93c      	cbnz	r4, 800af8c <_Bfree+0x1a>
 800af7c:	2010      	movs	r0, #16
 800af7e:	f7ff ff9f 	bl	800aec0 <malloc>
 800af82:	6270      	str	r0, [r6, #36]	; 0x24
 800af84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800af88:	6004      	str	r4, [r0, #0]
 800af8a:	60c4      	str	r4, [r0, #12]
 800af8c:	b13d      	cbz	r5, 800af9e <_Bfree+0x2c>
 800af8e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800af90:	686a      	ldr	r2, [r5, #4]
 800af92:	68db      	ldr	r3, [r3, #12]
 800af94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af98:	6029      	str	r1, [r5, #0]
 800af9a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800af9e:	bd70      	pop	{r4, r5, r6, pc}

0800afa0 <__multadd>:
 800afa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afa4:	690d      	ldr	r5, [r1, #16]
 800afa6:	461f      	mov	r7, r3
 800afa8:	4606      	mov	r6, r0
 800afaa:	460c      	mov	r4, r1
 800afac:	f101 0c14 	add.w	ip, r1, #20
 800afb0:	2300      	movs	r3, #0
 800afb2:	f8dc 0000 	ldr.w	r0, [ip]
 800afb6:	b281      	uxth	r1, r0
 800afb8:	fb02 7101 	mla	r1, r2, r1, r7
 800afbc:	0c0f      	lsrs	r7, r1, #16
 800afbe:	0c00      	lsrs	r0, r0, #16
 800afc0:	fb02 7000 	mla	r0, r2, r0, r7
 800afc4:	b289      	uxth	r1, r1
 800afc6:	3301      	adds	r3, #1
 800afc8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800afcc:	429d      	cmp	r5, r3
 800afce:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800afd2:	f84c 1b04 	str.w	r1, [ip], #4
 800afd6:	dcec      	bgt.n	800afb2 <__multadd+0x12>
 800afd8:	b1d7      	cbz	r7, 800b010 <__multadd+0x70>
 800afda:	68a3      	ldr	r3, [r4, #8]
 800afdc:	42ab      	cmp	r3, r5
 800afde:	dc12      	bgt.n	800b006 <__multadd+0x66>
 800afe0:	6861      	ldr	r1, [r4, #4]
 800afe2:	4630      	mov	r0, r6
 800afe4:	3101      	adds	r1, #1
 800afe6:	f7ff ff90 	bl	800af0a <_Balloc>
 800afea:	6922      	ldr	r2, [r4, #16]
 800afec:	3202      	adds	r2, #2
 800afee:	f104 010c 	add.w	r1, r4, #12
 800aff2:	4680      	mov	r8, r0
 800aff4:	0092      	lsls	r2, r2, #2
 800aff6:	300c      	adds	r0, #12
 800aff8:	f7ff ff7c 	bl	800aef4 <memcpy>
 800affc:	4621      	mov	r1, r4
 800affe:	4630      	mov	r0, r6
 800b000:	f7ff ffb7 	bl	800af72 <_Bfree>
 800b004:	4644      	mov	r4, r8
 800b006:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b00a:	3501      	adds	r5, #1
 800b00c:	615f      	str	r7, [r3, #20]
 800b00e:	6125      	str	r5, [r4, #16]
 800b010:	4620      	mov	r0, r4
 800b012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b016 <__s2b>:
 800b016:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b01a:	460c      	mov	r4, r1
 800b01c:	4615      	mov	r5, r2
 800b01e:	461f      	mov	r7, r3
 800b020:	2209      	movs	r2, #9
 800b022:	3308      	adds	r3, #8
 800b024:	4606      	mov	r6, r0
 800b026:	fb93 f3f2 	sdiv	r3, r3, r2
 800b02a:	2100      	movs	r1, #0
 800b02c:	2201      	movs	r2, #1
 800b02e:	429a      	cmp	r2, r3
 800b030:	db20      	blt.n	800b074 <__s2b+0x5e>
 800b032:	4630      	mov	r0, r6
 800b034:	f7ff ff69 	bl	800af0a <_Balloc>
 800b038:	9b08      	ldr	r3, [sp, #32]
 800b03a:	6143      	str	r3, [r0, #20]
 800b03c:	2d09      	cmp	r5, #9
 800b03e:	f04f 0301 	mov.w	r3, #1
 800b042:	6103      	str	r3, [r0, #16]
 800b044:	dd19      	ble.n	800b07a <__s2b+0x64>
 800b046:	f104 0809 	add.w	r8, r4, #9
 800b04a:	46c1      	mov	r9, r8
 800b04c:	442c      	add	r4, r5
 800b04e:	f819 3b01 	ldrb.w	r3, [r9], #1
 800b052:	4601      	mov	r1, r0
 800b054:	3b30      	subs	r3, #48	; 0x30
 800b056:	220a      	movs	r2, #10
 800b058:	4630      	mov	r0, r6
 800b05a:	f7ff ffa1 	bl	800afa0 <__multadd>
 800b05e:	45a1      	cmp	r9, r4
 800b060:	d1f5      	bne.n	800b04e <__s2b+0x38>
 800b062:	eb08 0405 	add.w	r4, r8, r5
 800b066:	3c08      	subs	r4, #8
 800b068:	1b2d      	subs	r5, r5, r4
 800b06a:	1963      	adds	r3, r4, r5
 800b06c:	42bb      	cmp	r3, r7
 800b06e:	db07      	blt.n	800b080 <__s2b+0x6a>
 800b070:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b074:	0052      	lsls	r2, r2, #1
 800b076:	3101      	adds	r1, #1
 800b078:	e7d9      	b.n	800b02e <__s2b+0x18>
 800b07a:	340a      	adds	r4, #10
 800b07c:	2509      	movs	r5, #9
 800b07e:	e7f3      	b.n	800b068 <__s2b+0x52>
 800b080:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b084:	4601      	mov	r1, r0
 800b086:	3b30      	subs	r3, #48	; 0x30
 800b088:	220a      	movs	r2, #10
 800b08a:	4630      	mov	r0, r6
 800b08c:	f7ff ff88 	bl	800afa0 <__multadd>
 800b090:	e7eb      	b.n	800b06a <__s2b+0x54>

0800b092 <__hi0bits>:
 800b092:	0c02      	lsrs	r2, r0, #16
 800b094:	0412      	lsls	r2, r2, #16
 800b096:	4603      	mov	r3, r0
 800b098:	b9b2      	cbnz	r2, 800b0c8 <__hi0bits+0x36>
 800b09a:	0403      	lsls	r3, r0, #16
 800b09c:	2010      	movs	r0, #16
 800b09e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b0a2:	bf04      	itt	eq
 800b0a4:	021b      	lsleq	r3, r3, #8
 800b0a6:	3008      	addeq	r0, #8
 800b0a8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b0ac:	bf04      	itt	eq
 800b0ae:	011b      	lsleq	r3, r3, #4
 800b0b0:	3004      	addeq	r0, #4
 800b0b2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b0b6:	bf04      	itt	eq
 800b0b8:	009b      	lsleq	r3, r3, #2
 800b0ba:	3002      	addeq	r0, #2
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	db06      	blt.n	800b0ce <__hi0bits+0x3c>
 800b0c0:	005b      	lsls	r3, r3, #1
 800b0c2:	d503      	bpl.n	800b0cc <__hi0bits+0x3a>
 800b0c4:	3001      	adds	r0, #1
 800b0c6:	4770      	bx	lr
 800b0c8:	2000      	movs	r0, #0
 800b0ca:	e7e8      	b.n	800b09e <__hi0bits+0xc>
 800b0cc:	2020      	movs	r0, #32
 800b0ce:	4770      	bx	lr

0800b0d0 <__lo0bits>:
 800b0d0:	6803      	ldr	r3, [r0, #0]
 800b0d2:	f013 0207 	ands.w	r2, r3, #7
 800b0d6:	4601      	mov	r1, r0
 800b0d8:	d00b      	beq.n	800b0f2 <__lo0bits+0x22>
 800b0da:	07da      	lsls	r2, r3, #31
 800b0dc:	d423      	bmi.n	800b126 <__lo0bits+0x56>
 800b0de:	0798      	lsls	r0, r3, #30
 800b0e0:	bf49      	itett	mi
 800b0e2:	085b      	lsrmi	r3, r3, #1
 800b0e4:	089b      	lsrpl	r3, r3, #2
 800b0e6:	2001      	movmi	r0, #1
 800b0e8:	600b      	strmi	r3, [r1, #0]
 800b0ea:	bf5c      	itt	pl
 800b0ec:	600b      	strpl	r3, [r1, #0]
 800b0ee:	2002      	movpl	r0, #2
 800b0f0:	4770      	bx	lr
 800b0f2:	b298      	uxth	r0, r3
 800b0f4:	b9a8      	cbnz	r0, 800b122 <__lo0bits+0x52>
 800b0f6:	0c1b      	lsrs	r3, r3, #16
 800b0f8:	2010      	movs	r0, #16
 800b0fa:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b0fe:	bf04      	itt	eq
 800b100:	0a1b      	lsreq	r3, r3, #8
 800b102:	3008      	addeq	r0, #8
 800b104:	071a      	lsls	r2, r3, #28
 800b106:	bf04      	itt	eq
 800b108:	091b      	lsreq	r3, r3, #4
 800b10a:	3004      	addeq	r0, #4
 800b10c:	079a      	lsls	r2, r3, #30
 800b10e:	bf04      	itt	eq
 800b110:	089b      	lsreq	r3, r3, #2
 800b112:	3002      	addeq	r0, #2
 800b114:	07da      	lsls	r2, r3, #31
 800b116:	d402      	bmi.n	800b11e <__lo0bits+0x4e>
 800b118:	085b      	lsrs	r3, r3, #1
 800b11a:	d006      	beq.n	800b12a <__lo0bits+0x5a>
 800b11c:	3001      	adds	r0, #1
 800b11e:	600b      	str	r3, [r1, #0]
 800b120:	4770      	bx	lr
 800b122:	4610      	mov	r0, r2
 800b124:	e7e9      	b.n	800b0fa <__lo0bits+0x2a>
 800b126:	2000      	movs	r0, #0
 800b128:	4770      	bx	lr
 800b12a:	2020      	movs	r0, #32
 800b12c:	4770      	bx	lr

0800b12e <__i2b>:
 800b12e:	b510      	push	{r4, lr}
 800b130:	460c      	mov	r4, r1
 800b132:	2101      	movs	r1, #1
 800b134:	f7ff fee9 	bl	800af0a <_Balloc>
 800b138:	2201      	movs	r2, #1
 800b13a:	6144      	str	r4, [r0, #20]
 800b13c:	6102      	str	r2, [r0, #16]
 800b13e:	bd10      	pop	{r4, pc}

0800b140 <__multiply>:
 800b140:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b144:	4614      	mov	r4, r2
 800b146:	690a      	ldr	r2, [r1, #16]
 800b148:	6923      	ldr	r3, [r4, #16]
 800b14a:	429a      	cmp	r2, r3
 800b14c:	bfb8      	it	lt
 800b14e:	460b      	movlt	r3, r1
 800b150:	4688      	mov	r8, r1
 800b152:	bfbc      	itt	lt
 800b154:	46a0      	movlt	r8, r4
 800b156:	461c      	movlt	r4, r3
 800b158:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b15c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b160:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b164:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b168:	eb07 0609 	add.w	r6, r7, r9
 800b16c:	42b3      	cmp	r3, r6
 800b16e:	bfb8      	it	lt
 800b170:	3101      	addlt	r1, #1
 800b172:	f7ff feca 	bl	800af0a <_Balloc>
 800b176:	f100 0514 	add.w	r5, r0, #20
 800b17a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b17e:	462b      	mov	r3, r5
 800b180:	2200      	movs	r2, #0
 800b182:	4573      	cmp	r3, lr
 800b184:	d316      	bcc.n	800b1b4 <__multiply+0x74>
 800b186:	f104 0214 	add.w	r2, r4, #20
 800b18a:	f108 0114 	add.w	r1, r8, #20
 800b18e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b192:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b196:	9300      	str	r3, [sp, #0]
 800b198:	9b00      	ldr	r3, [sp, #0]
 800b19a:	9201      	str	r2, [sp, #4]
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d80c      	bhi.n	800b1ba <__multiply+0x7a>
 800b1a0:	2e00      	cmp	r6, #0
 800b1a2:	dd03      	ble.n	800b1ac <__multiply+0x6c>
 800b1a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d05d      	beq.n	800b268 <__multiply+0x128>
 800b1ac:	6106      	str	r6, [r0, #16]
 800b1ae:	b003      	add	sp, #12
 800b1b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b4:	f843 2b04 	str.w	r2, [r3], #4
 800b1b8:	e7e3      	b.n	800b182 <__multiply+0x42>
 800b1ba:	f8b2 b000 	ldrh.w	fp, [r2]
 800b1be:	f1bb 0f00 	cmp.w	fp, #0
 800b1c2:	d023      	beq.n	800b20c <__multiply+0xcc>
 800b1c4:	4689      	mov	r9, r1
 800b1c6:	46ac      	mov	ip, r5
 800b1c8:	f04f 0800 	mov.w	r8, #0
 800b1cc:	f859 4b04 	ldr.w	r4, [r9], #4
 800b1d0:	f8dc a000 	ldr.w	sl, [ip]
 800b1d4:	b2a3      	uxth	r3, r4
 800b1d6:	fa1f fa8a 	uxth.w	sl, sl
 800b1da:	fb0b a303 	mla	r3, fp, r3, sl
 800b1de:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b1e2:	f8dc 4000 	ldr.w	r4, [ip]
 800b1e6:	4443      	add	r3, r8
 800b1e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b1ec:	fb0b 840a 	mla	r4, fp, sl, r8
 800b1f0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b1f4:	46e2      	mov	sl, ip
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b1fc:	454f      	cmp	r7, r9
 800b1fe:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b202:	f84a 3b04 	str.w	r3, [sl], #4
 800b206:	d82b      	bhi.n	800b260 <__multiply+0x120>
 800b208:	f8cc 8004 	str.w	r8, [ip, #4]
 800b20c:	9b01      	ldr	r3, [sp, #4]
 800b20e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b212:	3204      	adds	r2, #4
 800b214:	f1ba 0f00 	cmp.w	sl, #0
 800b218:	d020      	beq.n	800b25c <__multiply+0x11c>
 800b21a:	682b      	ldr	r3, [r5, #0]
 800b21c:	4689      	mov	r9, r1
 800b21e:	46a8      	mov	r8, r5
 800b220:	f04f 0b00 	mov.w	fp, #0
 800b224:	f8b9 c000 	ldrh.w	ip, [r9]
 800b228:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b22c:	fb0a 440c 	mla	r4, sl, ip, r4
 800b230:	445c      	add	r4, fp
 800b232:	46c4      	mov	ip, r8
 800b234:	b29b      	uxth	r3, r3
 800b236:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b23a:	f84c 3b04 	str.w	r3, [ip], #4
 800b23e:	f859 3b04 	ldr.w	r3, [r9], #4
 800b242:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b246:	0c1b      	lsrs	r3, r3, #16
 800b248:	fb0a b303 	mla	r3, sl, r3, fp
 800b24c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b250:	454f      	cmp	r7, r9
 800b252:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b256:	d805      	bhi.n	800b264 <__multiply+0x124>
 800b258:	f8c8 3004 	str.w	r3, [r8, #4]
 800b25c:	3504      	adds	r5, #4
 800b25e:	e79b      	b.n	800b198 <__multiply+0x58>
 800b260:	46d4      	mov	ip, sl
 800b262:	e7b3      	b.n	800b1cc <__multiply+0x8c>
 800b264:	46e0      	mov	r8, ip
 800b266:	e7dd      	b.n	800b224 <__multiply+0xe4>
 800b268:	3e01      	subs	r6, #1
 800b26a:	e799      	b.n	800b1a0 <__multiply+0x60>

0800b26c <__pow5mult>:
 800b26c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b270:	4615      	mov	r5, r2
 800b272:	f012 0203 	ands.w	r2, r2, #3
 800b276:	4606      	mov	r6, r0
 800b278:	460f      	mov	r7, r1
 800b27a:	d007      	beq.n	800b28c <__pow5mult+0x20>
 800b27c:	3a01      	subs	r2, #1
 800b27e:	4c21      	ldr	r4, [pc, #132]	; (800b304 <__pow5mult+0x98>)
 800b280:	2300      	movs	r3, #0
 800b282:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b286:	f7ff fe8b 	bl	800afa0 <__multadd>
 800b28a:	4607      	mov	r7, r0
 800b28c:	10ad      	asrs	r5, r5, #2
 800b28e:	d035      	beq.n	800b2fc <__pow5mult+0x90>
 800b290:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b292:	b93c      	cbnz	r4, 800b2a4 <__pow5mult+0x38>
 800b294:	2010      	movs	r0, #16
 800b296:	f7ff fe13 	bl	800aec0 <malloc>
 800b29a:	6270      	str	r0, [r6, #36]	; 0x24
 800b29c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b2a0:	6004      	str	r4, [r0, #0]
 800b2a2:	60c4      	str	r4, [r0, #12]
 800b2a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b2a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2ac:	b94c      	cbnz	r4, 800b2c2 <__pow5mult+0x56>
 800b2ae:	f240 2171 	movw	r1, #625	; 0x271
 800b2b2:	4630      	mov	r0, r6
 800b2b4:	f7ff ff3b 	bl	800b12e <__i2b>
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2be:	4604      	mov	r4, r0
 800b2c0:	6003      	str	r3, [r0, #0]
 800b2c2:	f04f 0800 	mov.w	r8, #0
 800b2c6:	07eb      	lsls	r3, r5, #31
 800b2c8:	d50a      	bpl.n	800b2e0 <__pow5mult+0x74>
 800b2ca:	4639      	mov	r1, r7
 800b2cc:	4622      	mov	r2, r4
 800b2ce:	4630      	mov	r0, r6
 800b2d0:	f7ff ff36 	bl	800b140 <__multiply>
 800b2d4:	4639      	mov	r1, r7
 800b2d6:	4681      	mov	r9, r0
 800b2d8:	4630      	mov	r0, r6
 800b2da:	f7ff fe4a 	bl	800af72 <_Bfree>
 800b2de:	464f      	mov	r7, r9
 800b2e0:	106d      	asrs	r5, r5, #1
 800b2e2:	d00b      	beq.n	800b2fc <__pow5mult+0x90>
 800b2e4:	6820      	ldr	r0, [r4, #0]
 800b2e6:	b938      	cbnz	r0, 800b2f8 <__pow5mult+0x8c>
 800b2e8:	4622      	mov	r2, r4
 800b2ea:	4621      	mov	r1, r4
 800b2ec:	4630      	mov	r0, r6
 800b2ee:	f7ff ff27 	bl	800b140 <__multiply>
 800b2f2:	6020      	str	r0, [r4, #0]
 800b2f4:	f8c0 8000 	str.w	r8, [r0]
 800b2f8:	4604      	mov	r4, r0
 800b2fa:	e7e4      	b.n	800b2c6 <__pow5mult+0x5a>
 800b2fc:	4638      	mov	r0, r7
 800b2fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b302:	bf00      	nop
 800b304:	0800c630 	.word	0x0800c630

0800b308 <__lshift>:
 800b308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b30c:	460c      	mov	r4, r1
 800b30e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b312:	6923      	ldr	r3, [r4, #16]
 800b314:	6849      	ldr	r1, [r1, #4]
 800b316:	eb0a 0903 	add.w	r9, sl, r3
 800b31a:	68a3      	ldr	r3, [r4, #8]
 800b31c:	4607      	mov	r7, r0
 800b31e:	4616      	mov	r6, r2
 800b320:	f109 0501 	add.w	r5, r9, #1
 800b324:	42ab      	cmp	r3, r5
 800b326:	db32      	blt.n	800b38e <__lshift+0x86>
 800b328:	4638      	mov	r0, r7
 800b32a:	f7ff fdee 	bl	800af0a <_Balloc>
 800b32e:	2300      	movs	r3, #0
 800b330:	4680      	mov	r8, r0
 800b332:	f100 0114 	add.w	r1, r0, #20
 800b336:	461a      	mov	r2, r3
 800b338:	4553      	cmp	r3, sl
 800b33a:	db2b      	blt.n	800b394 <__lshift+0x8c>
 800b33c:	6920      	ldr	r0, [r4, #16]
 800b33e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b342:	f104 0314 	add.w	r3, r4, #20
 800b346:	f016 021f 	ands.w	r2, r6, #31
 800b34a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b34e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b352:	d025      	beq.n	800b3a0 <__lshift+0x98>
 800b354:	f1c2 0e20 	rsb	lr, r2, #32
 800b358:	2000      	movs	r0, #0
 800b35a:	681e      	ldr	r6, [r3, #0]
 800b35c:	468a      	mov	sl, r1
 800b35e:	4096      	lsls	r6, r2
 800b360:	4330      	orrs	r0, r6
 800b362:	f84a 0b04 	str.w	r0, [sl], #4
 800b366:	f853 0b04 	ldr.w	r0, [r3], #4
 800b36a:	459c      	cmp	ip, r3
 800b36c:	fa20 f00e 	lsr.w	r0, r0, lr
 800b370:	d814      	bhi.n	800b39c <__lshift+0x94>
 800b372:	6048      	str	r0, [r1, #4]
 800b374:	b108      	cbz	r0, 800b37a <__lshift+0x72>
 800b376:	f109 0502 	add.w	r5, r9, #2
 800b37a:	3d01      	subs	r5, #1
 800b37c:	4638      	mov	r0, r7
 800b37e:	f8c8 5010 	str.w	r5, [r8, #16]
 800b382:	4621      	mov	r1, r4
 800b384:	f7ff fdf5 	bl	800af72 <_Bfree>
 800b388:	4640      	mov	r0, r8
 800b38a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b38e:	3101      	adds	r1, #1
 800b390:	005b      	lsls	r3, r3, #1
 800b392:	e7c7      	b.n	800b324 <__lshift+0x1c>
 800b394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b398:	3301      	adds	r3, #1
 800b39a:	e7cd      	b.n	800b338 <__lshift+0x30>
 800b39c:	4651      	mov	r1, sl
 800b39e:	e7dc      	b.n	800b35a <__lshift+0x52>
 800b3a0:	3904      	subs	r1, #4
 800b3a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3a6:	f841 2f04 	str.w	r2, [r1, #4]!
 800b3aa:	459c      	cmp	ip, r3
 800b3ac:	d8f9      	bhi.n	800b3a2 <__lshift+0x9a>
 800b3ae:	e7e4      	b.n	800b37a <__lshift+0x72>

0800b3b0 <__mcmp>:
 800b3b0:	6903      	ldr	r3, [r0, #16]
 800b3b2:	690a      	ldr	r2, [r1, #16]
 800b3b4:	1a9b      	subs	r3, r3, r2
 800b3b6:	b530      	push	{r4, r5, lr}
 800b3b8:	d10c      	bne.n	800b3d4 <__mcmp+0x24>
 800b3ba:	0092      	lsls	r2, r2, #2
 800b3bc:	3014      	adds	r0, #20
 800b3be:	3114      	adds	r1, #20
 800b3c0:	1884      	adds	r4, r0, r2
 800b3c2:	4411      	add	r1, r2
 800b3c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b3c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b3cc:	4295      	cmp	r5, r2
 800b3ce:	d003      	beq.n	800b3d8 <__mcmp+0x28>
 800b3d0:	d305      	bcc.n	800b3de <__mcmp+0x2e>
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	bd30      	pop	{r4, r5, pc}
 800b3d8:	42a0      	cmp	r0, r4
 800b3da:	d3f3      	bcc.n	800b3c4 <__mcmp+0x14>
 800b3dc:	e7fa      	b.n	800b3d4 <__mcmp+0x24>
 800b3de:	f04f 33ff 	mov.w	r3, #4294967295
 800b3e2:	e7f7      	b.n	800b3d4 <__mcmp+0x24>

0800b3e4 <__mdiff>:
 800b3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3e8:	460d      	mov	r5, r1
 800b3ea:	4607      	mov	r7, r0
 800b3ec:	4611      	mov	r1, r2
 800b3ee:	4628      	mov	r0, r5
 800b3f0:	4614      	mov	r4, r2
 800b3f2:	f7ff ffdd 	bl	800b3b0 <__mcmp>
 800b3f6:	1e06      	subs	r6, r0, #0
 800b3f8:	d108      	bne.n	800b40c <__mdiff+0x28>
 800b3fa:	4631      	mov	r1, r6
 800b3fc:	4638      	mov	r0, r7
 800b3fe:	f7ff fd84 	bl	800af0a <_Balloc>
 800b402:	2301      	movs	r3, #1
 800b404:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b40c:	bfa4      	itt	ge
 800b40e:	4623      	movge	r3, r4
 800b410:	462c      	movge	r4, r5
 800b412:	4638      	mov	r0, r7
 800b414:	6861      	ldr	r1, [r4, #4]
 800b416:	bfa6      	itte	ge
 800b418:	461d      	movge	r5, r3
 800b41a:	2600      	movge	r6, #0
 800b41c:	2601      	movlt	r6, #1
 800b41e:	f7ff fd74 	bl	800af0a <_Balloc>
 800b422:	692b      	ldr	r3, [r5, #16]
 800b424:	60c6      	str	r6, [r0, #12]
 800b426:	6926      	ldr	r6, [r4, #16]
 800b428:	f105 0914 	add.w	r9, r5, #20
 800b42c:	f104 0214 	add.w	r2, r4, #20
 800b430:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b434:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b438:	f100 0514 	add.w	r5, r0, #20
 800b43c:	f04f 0e00 	mov.w	lr, #0
 800b440:	f852 ab04 	ldr.w	sl, [r2], #4
 800b444:	f859 4b04 	ldr.w	r4, [r9], #4
 800b448:	fa1e f18a 	uxtah	r1, lr, sl
 800b44c:	b2a3      	uxth	r3, r4
 800b44e:	1ac9      	subs	r1, r1, r3
 800b450:	0c23      	lsrs	r3, r4, #16
 800b452:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b456:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b45a:	b289      	uxth	r1, r1
 800b45c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b460:	45c8      	cmp	r8, r9
 800b462:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b466:	4694      	mov	ip, r2
 800b468:	f845 3b04 	str.w	r3, [r5], #4
 800b46c:	d8e8      	bhi.n	800b440 <__mdiff+0x5c>
 800b46e:	45bc      	cmp	ip, r7
 800b470:	d304      	bcc.n	800b47c <__mdiff+0x98>
 800b472:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b476:	b183      	cbz	r3, 800b49a <__mdiff+0xb6>
 800b478:	6106      	str	r6, [r0, #16]
 800b47a:	e7c5      	b.n	800b408 <__mdiff+0x24>
 800b47c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b480:	fa1e f381 	uxtah	r3, lr, r1
 800b484:	141a      	asrs	r2, r3, #16
 800b486:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b490:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b494:	f845 3b04 	str.w	r3, [r5], #4
 800b498:	e7e9      	b.n	800b46e <__mdiff+0x8a>
 800b49a:	3e01      	subs	r6, #1
 800b49c:	e7e9      	b.n	800b472 <__mdiff+0x8e>
	...

0800b4a0 <__ulp>:
 800b4a0:	4b12      	ldr	r3, [pc, #72]	; (800b4ec <__ulp+0x4c>)
 800b4a2:	ee10 2a90 	vmov	r2, s1
 800b4a6:	401a      	ands	r2, r3
 800b4a8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	dd04      	ble.n	800b4ba <__ulp+0x1a>
 800b4b0:	2000      	movs	r0, #0
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	ec41 0b10 	vmov	d0, r0, r1
 800b4b8:	4770      	bx	lr
 800b4ba:	425b      	negs	r3, r3
 800b4bc:	151b      	asrs	r3, r3, #20
 800b4be:	2b13      	cmp	r3, #19
 800b4c0:	f04f 0000 	mov.w	r0, #0
 800b4c4:	f04f 0100 	mov.w	r1, #0
 800b4c8:	dc04      	bgt.n	800b4d4 <__ulp+0x34>
 800b4ca:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800b4ce:	fa42 f103 	asr.w	r1, r2, r3
 800b4d2:	e7ef      	b.n	800b4b4 <__ulp+0x14>
 800b4d4:	3b14      	subs	r3, #20
 800b4d6:	2b1e      	cmp	r3, #30
 800b4d8:	f04f 0201 	mov.w	r2, #1
 800b4dc:	bfda      	itte	le
 800b4de:	f1c3 031f 	rsble	r3, r3, #31
 800b4e2:	fa02 f303 	lslle.w	r3, r2, r3
 800b4e6:	4613      	movgt	r3, r2
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	e7e3      	b.n	800b4b4 <__ulp+0x14>
 800b4ec:	7ff00000 	.word	0x7ff00000

0800b4f0 <__b2d>:
 800b4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4f2:	6905      	ldr	r5, [r0, #16]
 800b4f4:	f100 0714 	add.w	r7, r0, #20
 800b4f8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b4fc:	1f2e      	subs	r6, r5, #4
 800b4fe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b502:	4620      	mov	r0, r4
 800b504:	f7ff fdc5 	bl	800b092 <__hi0bits>
 800b508:	f1c0 0320 	rsb	r3, r0, #32
 800b50c:	280a      	cmp	r0, #10
 800b50e:	600b      	str	r3, [r1, #0]
 800b510:	f8df c074 	ldr.w	ip, [pc, #116]	; 800b588 <__b2d+0x98>
 800b514:	dc14      	bgt.n	800b540 <__b2d+0x50>
 800b516:	f1c0 0e0b 	rsb	lr, r0, #11
 800b51a:	fa24 f10e 	lsr.w	r1, r4, lr
 800b51e:	42b7      	cmp	r7, r6
 800b520:	ea41 030c 	orr.w	r3, r1, ip
 800b524:	bf34      	ite	cc
 800b526:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b52a:	2100      	movcs	r1, #0
 800b52c:	3015      	adds	r0, #21
 800b52e:	fa04 f000 	lsl.w	r0, r4, r0
 800b532:	fa21 f10e 	lsr.w	r1, r1, lr
 800b536:	ea40 0201 	orr.w	r2, r0, r1
 800b53a:	ec43 2b10 	vmov	d0, r2, r3
 800b53e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b540:	42b7      	cmp	r7, r6
 800b542:	bf3a      	itte	cc
 800b544:	f1a5 0608 	subcc.w	r6, r5, #8
 800b548:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b54c:	2100      	movcs	r1, #0
 800b54e:	380b      	subs	r0, #11
 800b550:	d015      	beq.n	800b57e <__b2d+0x8e>
 800b552:	4084      	lsls	r4, r0
 800b554:	f1c0 0520 	rsb	r5, r0, #32
 800b558:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800b55c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800b560:	42be      	cmp	r6, r7
 800b562:	fa21 fc05 	lsr.w	ip, r1, r5
 800b566:	ea44 030c 	orr.w	r3, r4, ip
 800b56a:	bf8c      	ite	hi
 800b56c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b570:	2400      	movls	r4, #0
 800b572:	fa01 f000 	lsl.w	r0, r1, r0
 800b576:	40ec      	lsrs	r4, r5
 800b578:	ea40 0204 	orr.w	r2, r0, r4
 800b57c:	e7dd      	b.n	800b53a <__b2d+0x4a>
 800b57e:	ea44 030c 	orr.w	r3, r4, ip
 800b582:	460a      	mov	r2, r1
 800b584:	e7d9      	b.n	800b53a <__b2d+0x4a>
 800b586:	bf00      	nop
 800b588:	3ff00000 	.word	0x3ff00000

0800b58c <__d2b>:
 800b58c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b590:	460e      	mov	r6, r1
 800b592:	2101      	movs	r1, #1
 800b594:	ec59 8b10 	vmov	r8, r9, d0
 800b598:	4615      	mov	r5, r2
 800b59a:	f7ff fcb6 	bl	800af0a <_Balloc>
 800b59e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b5a2:	4607      	mov	r7, r0
 800b5a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b5a8:	bb34      	cbnz	r4, 800b5f8 <__d2b+0x6c>
 800b5aa:	9301      	str	r3, [sp, #4]
 800b5ac:	f1b8 0300 	subs.w	r3, r8, #0
 800b5b0:	d027      	beq.n	800b602 <__d2b+0x76>
 800b5b2:	a802      	add	r0, sp, #8
 800b5b4:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b5b8:	f7ff fd8a 	bl	800b0d0 <__lo0bits>
 800b5bc:	9900      	ldr	r1, [sp, #0]
 800b5be:	b1f0      	cbz	r0, 800b5fe <__d2b+0x72>
 800b5c0:	9a01      	ldr	r2, [sp, #4]
 800b5c2:	f1c0 0320 	rsb	r3, r0, #32
 800b5c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b5ca:	430b      	orrs	r3, r1
 800b5cc:	40c2      	lsrs	r2, r0
 800b5ce:	617b      	str	r3, [r7, #20]
 800b5d0:	9201      	str	r2, [sp, #4]
 800b5d2:	9b01      	ldr	r3, [sp, #4]
 800b5d4:	61bb      	str	r3, [r7, #24]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	bf14      	ite	ne
 800b5da:	2102      	movne	r1, #2
 800b5dc:	2101      	moveq	r1, #1
 800b5de:	6139      	str	r1, [r7, #16]
 800b5e0:	b1c4      	cbz	r4, 800b614 <__d2b+0x88>
 800b5e2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b5e6:	4404      	add	r4, r0
 800b5e8:	6034      	str	r4, [r6, #0]
 800b5ea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b5ee:	6028      	str	r0, [r5, #0]
 800b5f0:	4638      	mov	r0, r7
 800b5f2:	b003      	add	sp, #12
 800b5f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b5fc:	e7d5      	b.n	800b5aa <__d2b+0x1e>
 800b5fe:	6179      	str	r1, [r7, #20]
 800b600:	e7e7      	b.n	800b5d2 <__d2b+0x46>
 800b602:	a801      	add	r0, sp, #4
 800b604:	f7ff fd64 	bl	800b0d0 <__lo0bits>
 800b608:	9b01      	ldr	r3, [sp, #4]
 800b60a:	617b      	str	r3, [r7, #20]
 800b60c:	2101      	movs	r1, #1
 800b60e:	6139      	str	r1, [r7, #16]
 800b610:	3020      	adds	r0, #32
 800b612:	e7e5      	b.n	800b5e0 <__d2b+0x54>
 800b614:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b618:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b61c:	6030      	str	r0, [r6, #0]
 800b61e:	6918      	ldr	r0, [r3, #16]
 800b620:	f7ff fd37 	bl	800b092 <__hi0bits>
 800b624:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b628:	e7e1      	b.n	800b5ee <__d2b+0x62>

0800b62a <__ratio>:
 800b62a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b62e:	4688      	mov	r8, r1
 800b630:	4669      	mov	r1, sp
 800b632:	4681      	mov	r9, r0
 800b634:	f7ff ff5c 	bl	800b4f0 <__b2d>
 800b638:	a901      	add	r1, sp, #4
 800b63a:	4640      	mov	r0, r8
 800b63c:	ec57 6b10 	vmov	r6, r7, d0
 800b640:	f7ff ff56 	bl	800b4f0 <__b2d>
 800b644:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b648:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b64c:	eba3 0c02 	sub.w	ip, r3, r2
 800b650:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b654:	1a9b      	subs	r3, r3, r2
 800b656:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b65a:	ec5b ab10 	vmov	sl, fp, d0
 800b65e:	2b00      	cmp	r3, #0
 800b660:	bfce      	itee	gt
 800b662:	463a      	movgt	r2, r7
 800b664:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b668:	465a      	movle	r2, fp
 800b66a:	4659      	mov	r1, fp
 800b66c:	463d      	mov	r5, r7
 800b66e:	bfd4      	ite	le
 800b670:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800b674:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800b678:	4630      	mov	r0, r6
 800b67a:	ee10 2a10 	vmov	r2, s0
 800b67e:	460b      	mov	r3, r1
 800b680:	4629      	mov	r1, r5
 800b682:	f7f5 f903 	bl	800088c <__aeabi_ddiv>
 800b686:	ec41 0b10 	vmov	d0, r0, r1
 800b68a:	b003      	add	sp, #12
 800b68c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b690 <__copybits>:
 800b690:	3901      	subs	r1, #1
 800b692:	b510      	push	{r4, lr}
 800b694:	1149      	asrs	r1, r1, #5
 800b696:	6914      	ldr	r4, [r2, #16]
 800b698:	3101      	adds	r1, #1
 800b69a:	f102 0314 	add.w	r3, r2, #20
 800b69e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b6a2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b6a6:	42a3      	cmp	r3, r4
 800b6a8:	4602      	mov	r2, r0
 800b6aa:	d303      	bcc.n	800b6b4 <__copybits+0x24>
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	428a      	cmp	r2, r1
 800b6b0:	d305      	bcc.n	800b6be <__copybits+0x2e>
 800b6b2:	bd10      	pop	{r4, pc}
 800b6b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6b8:	f840 2b04 	str.w	r2, [r0], #4
 800b6bc:	e7f3      	b.n	800b6a6 <__copybits+0x16>
 800b6be:	f842 3b04 	str.w	r3, [r2], #4
 800b6c2:	e7f4      	b.n	800b6ae <__copybits+0x1e>

0800b6c4 <__any_on>:
 800b6c4:	f100 0214 	add.w	r2, r0, #20
 800b6c8:	6900      	ldr	r0, [r0, #16]
 800b6ca:	114b      	asrs	r3, r1, #5
 800b6cc:	4298      	cmp	r0, r3
 800b6ce:	b510      	push	{r4, lr}
 800b6d0:	db11      	blt.n	800b6f6 <__any_on+0x32>
 800b6d2:	dd0a      	ble.n	800b6ea <__any_on+0x26>
 800b6d4:	f011 011f 	ands.w	r1, r1, #31
 800b6d8:	d007      	beq.n	800b6ea <__any_on+0x26>
 800b6da:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b6de:	fa24 f001 	lsr.w	r0, r4, r1
 800b6e2:	fa00 f101 	lsl.w	r1, r0, r1
 800b6e6:	428c      	cmp	r4, r1
 800b6e8:	d10b      	bne.n	800b702 <__any_on+0x3e>
 800b6ea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d803      	bhi.n	800b6fa <__any_on+0x36>
 800b6f2:	2000      	movs	r0, #0
 800b6f4:	bd10      	pop	{r4, pc}
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	e7f7      	b.n	800b6ea <__any_on+0x26>
 800b6fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b6fe:	2900      	cmp	r1, #0
 800b700:	d0f5      	beq.n	800b6ee <__any_on+0x2a>
 800b702:	2001      	movs	r0, #1
 800b704:	e7f6      	b.n	800b6f4 <__any_on+0x30>

0800b706 <_calloc_r>:
 800b706:	b538      	push	{r3, r4, r5, lr}
 800b708:	fb02 f401 	mul.w	r4, r2, r1
 800b70c:	4621      	mov	r1, r4
 800b70e:	f000 f857 	bl	800b7c0 <_malloc_r>
 800b712:	4605      	mov	r5, r0
 800b714:	b118      	cbz	r0, 800b71e <_calloc_r+0x18>
 800b716:	4622      	mov	r2, r4
 800b718:	2100      	movs	r1, #0
 800b71a:	f7fc fcdb 	bl	80080d4 <memset>
 800b71e:	4628      	mov	r0, r5
 800b720:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b724 <_free_r>:
 800b724:	b538      	push	{r3, r4, r5, lr}
 800b726:	4605      	mov	r5, r0
 800b728:	2900      	cmp	r1, #0
 800b72a:	d045      	beq.n	800b7b8 <_free_r+0x94>
 800b72c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b730:	1f0c      	subs	r4, r1, #4
 800b732:	2b00      	cmp	r3, #0
 800b734:	bfb8      	it	lt
 800b736:	18e4      	addlt	r4, r4, r3
 800b738:	f000 fe30 	bl	800c39c <__malloc_lock>
 800b73c:	4a1f      	ldr	r2, [pc, #124]	; (800b7bc <_free_r+0x98>)
 800b73e:	6813      	ldr	r3, [r2, #0]
 800b740:	4610      	mov	r0, r2
 800b742:	b933      	cbnz	r3, 800b752 <_free_r+0x2e>
 800b744:	6063      	str	r3, [r4, #4]
 800b746:	6014      	str	r4, [r2, #0]
 800b748:	4628      	mov	r0, r5
 800b74a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b74e:	f000 be26 	b.w	800c39e <__malloc_unlock>
 800b752:	42a3      	cmp	r3, r4
 800b754:	d90c      	bls.n	800b770 <_free_r+0x4c>
 800b756:	6821      	ldr	r1, [r4, #0]
 800b758:	1862      	adds	r2, r4, r1
 800b75a:	4293      	cmp	r3, r2
 800b75c:	bf04      	itt	eq
 800b75e:	681a      	ldreq	r2, [r3, #0]
 800b760:	685b      	ldreq	r3, [r3, #4]
 800b762:	6063      	str	r3, [r4, #4]
 800b764:	bf04      	itt	eq
 800b766:	1852      	addeq	r2, r2, r1
 800b768:	6022      	streq	r2, [r4, #0]
 800b76a:	6004      	str	r4, [r0, #0]
 800b76c:	e7ec      	b.n	800b748 <_free_r+0x24>
 800b76e:	4613      	mov	r3, r2
 800b770:	685a      	ldr	r2, [r3, #4]
 800b772:	b10a      	cbz	r2, 800b778 <_free_r+0x54>
 800b774:	42a2      	cmp	r2, r4
 800b776:	d9fa      	bls.n	800b76e <_free_r+0x4a>
 800b778:	6819      	ldr	r1, [r3, #0]
 800b77a:	1858      	adds	r0, r3, r1
 800b77c:	42a0      	cmp	r0, r4
 800b77e:	d10b      	bne.n	800b798 <_free_r+0x74>
 800b780:	6820      	ldr	r0, [r4, #0]
 800b782:	4401      	add	r1, r0
 800b784:	1858      	adds	r0, r3, r1
 800b786:	4282      	cmp	r2, r0
 800b788:	6019      	str	r1, [r3, #0]
 800b78a:	d1dd      	bne.n	800b748 <_free_r+0x24>
 800b78c:	6810      	ldr	r0, [r2, #0]
 800b78e:	6852      	ldr	r2, [r2, #4]
 800b790:	605a      	str	r2, [r3, #4]
 800b792:	4401      	add	r1, r0
 800b794:	6019      	str	r1, [r3, #0]
 800b796:	e7d7      	b.n	800b748 <_free_r+0x24>
 800b798:	d902      	bls.n	800b7a0 <_free_r+0x7c>
 800b79a:	230c      	movs	r3, #12
 800b79c:	602b      	str	r3, [r5, #0]
 800b79e:	e7d3      	b.n	800b748 <_free_r+0x24>
 800b7a0:	6820      	ldr	r0, [r4, #0]
 800b7a2:	1821      	adds	r1, r4, r0
 800b7a4:	428a      	cmp	r2, r1
 800b7a6:	bf04      	itt	eq
 800b7a8:	6811      	ldreq	r1, [r2, #0]
 800b7aa:	6852      	ldreq	r2, [r2, #4]
 800b7ac:	6062      	str	r2, [r4, #4]
 800b7ae:	bf04      	itt	eq
 800b7b0:	1809      	addeq	r1, r1, r0
 800b7b2:	6021      	streq	r1, [r4, #0]
 800b7b4:	605c      	str	r4, [r3, #4]
 800b7b6:	e7c7      	b.n	800b748 <_free_r+0x24>
 800b7b8:	bd38      	pop	{r3, r4, r5, pc}
 800b7ba:	bf00      	nop
 800b7bc:	20000268 	.word	0x20000268

0800b7c0 <_malloc_r>:
 800b7c0:	b570      	push	{r4, r5, r6, lr}
 800b7c2:	1ccd      	adds	r5, r1, #3
 800b7c4:	f025 0503 	bic.w	r5, r5, #3
 800b7c8:	3508      	adds	r5, #8
 800b7ca:	2d0c      	cmp	r5, #12
 800b7cc:	bf38      	it	cc
 800b7ce:	250c      	movcc	r5, #12
 800b7d0:	2d00      	cmp	r5, #0
 800b7d2:	4606      	mov	r6, r0
 800b7d4:	db01      	blt.n	800b7da <_malloc_r+0x1a>
 800b7d6:	42a9      	cmp	r1, r5
 800b7d8:	d903      	bls.n	800b7e2 <_malloc_r+0x22>
 800b7da:	230c      	movs	r3, #12
 800b7dc:	6033      	str	r3, [r6, #0]
 800b7de:	2000      	movs	r0, #0
 800b7e0:	bd70      	pop	{r4, r5, r6, pc}
 800b7e2:	f000 fddb 	bl	800c39c <__malloc_lock>
 800b7e6:	4a21      	ldr	r2, [pc, #132]	; (800b86c <_malloc_r+0xac>)
 800b7e8:	6814      	ldr	r4, [r2, #0]
 800b7ea:	4621      	mov	r1, r4
 800b7ec:	b991      	cbnz	r1, 800b814 <_malloc_r+0x54>
 800b7ee:	4c20      	ldr	r4, [pc, #128]	; (800b870 <_malloc_r+0xb0>)
 800b7f0:	6823      	ldr	r3, [r4, #0]
 800b7f2:	b91b      	cbnz	r3, 800b7fc <_malloc_r+0x3c>
 800b7f4:	4630      	mov	r0, r6
 800b7f6:	f000 fc91 	bl	800c11c <_sbrk_r>
 800b7fa:	6020      	str	r0, [r4, #0]
 800b7fc:	4629      	mov	r1, r5
 800b7fe:	4630      	mov	r0, r6
 800b800:	f000 fc8c 	bl	800c11c <_sbrk_r>
 800b804:	1c43      	adds	r3, r0, #1
 800b806:	d124      	bne.n	800b852 <_malloc_r+0x92>
 800b808:	230c      	movs	r3, #12
 800b80a:	6033      	str	r3, [r6, #0]
 800b80c:	4630      	mov	r0, r6
 800b80e:	f000 fdc6 	bl	800c39e <__malloc_unlock>
 800b812:	e7e4      	b.n	800b7de <_malloc_r+0x1e>
 800b814:	680b      	ldr	r3, [r1, #0]
 800b816:	1b5b      	subs	r3, r3, r5
 800b818:	d418      	bmi.n	800b84c <_malloc_r+0x8c>
 800b81a:	2b0b      	cmp	r3, #11
 800b81c:	d90f      	bls.n	800b83e <_malloc_r+0x7e>
 800b81e:	600b      	str	r3, [r1, #0]
 800b820:	50cd      	str	r5, [r1, r3]
 800b822:	18cc      	adds	r4, r1, r3
 800b824:	4630      	mov	r0, r6
 800b826:	f000 fdba 	bl	800c39e <__malloc_unlock>
 800b82a:	f104 000b 	add.w	r0, r4, #11
 800b82e:	1d23      	adds	r3, r4, #4
 800b830:	f020 0007 	bic.w	r0, r0, #7
 800b834:	1ac3      	subs	r3, r0, r3
 800b836:	d0d3      	beq.n	800b7e0 <_malloc_r+0x20>
 800b838:	425a      	negs	r2, r3
 800b83a:	50e2      	str	r2, [r4, r3]
 800b83c:	e7d0      	b.n	800b7e0 <_malloc_r+0x20>
 800b83e:	428c      	cmp	r4, r1
 800b840:	684b      	ldr	r3, [r1, #4]
 800b842:	bf16      	itet	ne
 800b844:	6063      	strne	r3, [r4, #4]
 800b846:	6013      	streq	r3, [r2, #0]
 800b848:	460c      	movne	r4, r1
 800b84a:	e7eb      	b.n	800b824 <_malloc_r+0x64>
 800b84c:	460c      	mov	r4, r1
 800b84e:	6849      	ldr	r1, [r1, #4]
 800b850:	e7cc      	b.n	800b7ec <_malloc_r+0x2c>
 800b852:	1cc4      	adds	r4, r0, #3
 800b854:	f024 0403 	bic.w	r4, r4, #3
 800b858:	42a0      	cmp	r0, r4
 800b85a:	d005      	beq.n	800b868 <_malloc_r+0xa8>
 800b85c:	1a21      	subs	r1, r4, r0
 800b85e:	4630      	mov	r0, r6
 800b860:	f000 fc5c 	bl	800c11c <_sbrk_r>
 800b864:	3001      	adds	r0, #1
 800b866:	d0cf      	beq.n	800b808 <_malloc_r+0x48>
 800b868:	6025      	str	r5, [r4, #0]
 800b86a:	e7db      	b.n	800b824 <_malloc_r+0x64>
 800b86c:	20000268 	.word	0x20000268
 800b870:	2000026c 	.word	0x2000026c

0800b874 <__ssputs_r>:
 800b874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b878:	688e      	ldr	r6, [r1, #8]
 800b87a:	429e      	cmp	r6, r3
 800b87c:	4682      	mov	sl, r0
 800b87e:	460c      	mov	r4, r1
 800b880:	4690      	mov	r8, r2
 800b882:	4699      	mov	r9, r3
 800b884:	d837      	bhi.n	800b8f6 <__ssputs_r+0x82>
 800b886:	898a      	ldrh	r2, [r1, #12]
 800b888:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b88c:	d031      	beq.n	800b8f2 <__ssputs_r+0x7e>
 800b88e:	6825      	ldr	r5, [r4, #0]
 800b890:	6909      	ldr	r1, [r1, #16]
 800b892:	1a6f      	subs	r7, r5, r1
 800b894:	6965      	ldr	r5, [r4, #20]
 800b896:	2302      	movs	r3, #2
 800b898:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b89c:	fb95 f5f3 	sdiv	r5, r5, r3
 800b8a0:	f109 0301 	add.w	r3, r9, #1
 800b8a4:	443b      	add	r3, r7
 800b8a6:	429d      	cmp	r5, r3
 800b8a8:	bf38      	it	cc
 800b8aa:	461d      	movcc	r5, r3
 800b8ac:	0553      	lsls	r3, r2, #21
 800b8ae:	d530      	bpl.n	800b912 <__ssputs_r+0x9e>
 800b8b0:	4629      	mov	r1, r5
 800b8b2:	f7ff ff85 	bl	800b7c0 <_malloc_r>
 800b8b6:	4606      	mov	r6, r0
 800b8b8:	b950      	cbnz	r0, 800b8d0 <__ssputs_r+0x5c>
 800b8ba:	230c      	movs	r3, #12
 800b8bc:	f8ca 3000 	str.w	r3, [sl]
 800b8c0:	89a3      	ldrh	r3, [r4, #12]
 800b8c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8c6:	81a3      	strh	r3, [r4, #12]
 800b8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8d0:	463a      	mov	r2, r7
 800b8d2:	6921      	ldr	r1, [r4, #16]
 800b8d4:	f7ff fb0e 	bl	800aef4 <memcpy>
 800b8d8:	89a3      	ldrh	r3, [r4, #12]
 800b8da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b8de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8e2:	81a3      	strh	r3, [r4, #12]
 800b8e4:	6126      	str	r6, [r4, #16]
 800b8e6:	6165      	str	r5, [r4, #20]
 800b8e8:	443e      	add	r6, r7
 800b8ea:	1bed      	subs	r5, r5, r7
 800b8ec:	6026      	str	r6, [r4, #0]
 800b8ee:	60a5      	str	r5, [r4, #8]
 800b8f0:	464e      	mov	r6, r9
 800b8f2:	454e      	cmp	r6, r9
 800b8f4:	d900      	bls.n	800b8f8 <__ssputs_r+0x84>
 800b8f6:	464e      	mov	r6, r9
 800b8f8:	4632      	mov	r2, r6
 800b8fa:	4641      	mov	r1, r8
 800b8fc:	6820      	ldr	r0, [r4, #0]
 800b8fe:	f000 fd34 	bl	800c36a <memmove>
 800b902:	68a3      	ldr	r3, [r4, #8]
 800b904:	1b9b      	subs	r3, r3, r6
 800b906:	60a3      	str	r3, [r4, #8]
 800b908:	6823      	ldr	r3, [r4, #0]
 800b90a:	441e      	add	r6, r3
 800b90c:	6026      	str	r6, [r4, #0]
 800b90e:	2000      	movs	r0, #0
 800b910:	e7dc      	b.n	800b8cc <__ssputs_r+0x58>
 800b912:	462a      	mov	r2, r5
 800b914:	f000 fd44 	bl	800c3a0 <_realloc_r>
 800b918:	4606      	mov	r6, r0
 800b91a:	2800      	cmp	r0, #0
 800b91c:	d1e2      	bne.n	800b8e4 <__ssputs_r+0x70>
 800b91e:	6921      	ldr	r1, [r4, #16]
 800b920:	4650      	mov	r0, sl
 800b922:	f7ff feff 	bl	800b724 <_free_r>
 800b926:	e7c8      	b.n	800b8ba <__ssputs_r+0x46>

0800b928 <_svfiprintf_r>:
 800b928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b92c:	461d      	mov	r5, r3
 800b92e:	898b      	ldrh	r3, [r1, #12]
 800b930:	061f      	lsls	r7, r3, #24
 800b932:	b09d      	sub	sp, #116	; 0x74
 800b934:	4680      	mov	r8, r0
 800b936:	460c      	mov	r4, r1
 800b938:	4616      	mov	r6, r2
 800b93a:	d50f      	bpl.n	800b95c <_svfiprintf_r+0x34>
 800b93c:	690b      	ldr	r3, [r1, #16]
 800b93e:	b96b      	cbnz	r3, 800b95c <_svfiprintf_r+0x34>
 800b940:	2140      	movs	r1, #64	; 0x40
 800b942:	f7ff ff3d 	bl	800b7c0 <_malloc_r>
 800b946:	6020      	str	r0, [r4, #0]
 800b948:	6120      	str	r0, [r4, #16]
 800b94a:	b928      	cbnz	r0, 800b958 <_svfiprintf_r+0x30>
 800b94c:	230c      	movs	r3, #12
 800b94e:	f8c8 3000 	str.w	r3, [r8]
 800b952:	f04f 30ff 	mov.w	r0, #4294967295
 800b956:	e0c8      	b.n	800baea <_svfiprintf_r+0x1c2>
 800b958:	2340      	movs	r3, #64	; 0x40
 800b95a:	6163      	str	r3, [r4, #20]
 800b95c:	2300      	movs	r3, #0
 800b95e:	9309      	str	r3, [sp, #36]	; 0x24
 800b960:	2320      	movs	r3, #32
 800b962:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b966:	2330      	movs	r3, #48	; 0x30
 800b968:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b96c:	9503      	str	r5, [sp, #12]
 800b96e:	f04f 0b01 	mov.w	fp, #1
 800b972:	4637      	mov	r7, r6
 800b974:	463d      	mov	r5, r7
 800b976:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b97a:	b10b      	cbz	r3, 800b980 <_svfiprintf_r+0x58>
 800b97c:	2b25      	cmp	r3, #37	; 0x25
 800b97e:	d13e      	bne.n	800b9fe <_svfiprintf_r+0xd6>
 800b980:	ebb7 0a06 	subs.w	sl, r7, r6
 800b984:	d00b      	beq.n	800b99e <_svfiprintf_r+0x76>
 800b986:	4653      	mov	r3, sl
 800b988:	4632      	mov	r2, r6
 800b98a:	4621      	mov	r1, r4
 800b98c:	4640      	mov	r0, r8
 800b98e:	f7ff ff71 	bl	800b874 <__ssputs_r>
 800b992:	3001      	adds	r0, #1
 800b994:	f000 80a4 	beq.w	800bae0 <_svfiprintf_r+0x1b8>
 800b998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b99a:	4453      	add	r3, sl
 800b99c:	9309      	str	r3, [sp, #36]	; 0x24
 800b99e:	783b      	ldrb	r3, [r7, #0]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	f000 809d 	beq.w	800bae0 <_svfiprintf_r+0x1b8>
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b9ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9b0:	9304      	str	r3, [sp, #16]
 800b9b2:	9307      	str	r3, [sp, #28]
 800b9b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b9b8:	931a      	str	r3, [sp, #104]	; 0x68
 800b9ba:	462f      	mov	r7, r5
 800b9bc:	2205      	movs	r2, #5
 800b9be:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b9c2:	4850      	ldr	r0, [pc, #320]	; (800bb04 <_svfiprintf_r+0x1dc>)
 800b9c4:	f7f4 fc2c 	bl	8000220 <memchr>
 800b9c8:	9b04      	ldr	r3, [sp, #16]
 800b9ca:	b9d0      	cbnz	r0, 800ba02 <_svfiprintf_r+0xda>
 800b9cc:	06d9      	lsls	r1, r3, #27
 800b9ce:	bf44      	itt	mi
 800b9d0:	2220      	movmi	r2, #32
 800b9d2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b9d6:	071a      	lsls	r2, r3, #28
 800b9d8:	bf44      	itt	mi
 800b9da:	222b      	movmi	r2, #43	; 0x2b
 800b9dc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b9e0:	782a      	ldrb	r2, [r5, #0]
 800b9e2:	2a2a      	cmp	r2, #42	; 0x2a
 800b9e4:	d015      	beq.n	800ba12 <_svfiprintf_r+0xea>
 800b9e6:	9a07      	ldr	r2, [sp, #28]
 800b9e8:	462f      	mov	r7, r5
 800b9ea:	2000      	movs	r0, #0
 800b9ec:	250a      	movs	r5, #10
 800b9ee:	4639      	mov	r1, r7
 800b9f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9f4:	3b30      	subs	r3, #48	; 0x30
 800b9f6:	2b09      	cmp	r3, #9
 800b9f8:	d94d      	bls.n	800ba96 <_svfiprintf_r+0x16e>
 800b9fa:	b1b8      	cbz	r0, 800ba2c <_svfiprintf_r+0x104>
 800b9fc:	e00f      	b.n	800ba1e <_svfiprintf_r+0xf6>
 800b9fe:	462f      	mov	r7, r5
 800ba00:	e7b8      	b.n	800b974 <_svfiprintf_r+0x4c>
 800ba02:	4a40      	ldr	r2, [pc, #256]	; (800bb04 <_svfiprintf_r+0x1dc>)
 800ba04:	1a80      	subs	r0, r0, r2
 800ba06:	fa0b f000 	lsl.w	r0, fp, r0
 800ba0a:	4318      	orrs	r0, r3
 800ba0c:	9004      	str	r0, [sp, #16]
 800ba0e:	463d      	mov	r5, r7
 800ba10:	e7d3      	b.n	800b9ba <_svfiprintf_r+0x92>
 800ba12:	9a03      	ldr	r2, [sp, #12]
 800ba14:	1d11      	adds	r1, r2, #4
 800ba16:	6812      	ldr	r2, [r2, #0]
 800ba18:	9103      	str	r1, [sp, #12]
 800ba1a:	2a00      	cmp	r2, #0
 800ba1c:	db01      	blt.n	800ba22 <_svfiprintf_r+0xfa>
 800ba1e:	9207      	str	r2, [sp, #28]
 800ba20:	e004      	b.n	800ba2c <_svfiprintf_r+0x104>
 800ba22:	4252      	negs	r2, r2
 800ba24:	f043 0302 	orr.w	r3, r3, #2
 800ba28:	9207      	str	r2, [sp, #28]
 800ba2a:	9304      	str	r3, [sp, #16]
 800ba2c:	783b      	ldrb	r3, [r7, #0]
 800ba2e:	2b2e      	cmp	r3, #46	; 0x2e
 800ba30:	d10c      	bne.n	800ba4c <_svfiprintf_r+0x124>
 800ba32:	787b      	ldrb	r3, [r7, #1]
 800ba34:	2b2a      	cmp	r3, #42	; 0x2a
 800ba36:	d133      	bne.n	800baa0 <_svfiprintf_r+0x178>
 800ba38:	9b03      	ldr	r3, [sp, #12]
 800ba3a:	1d1a      	adds	r2, r3, #4
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	9203      	str	r2, [sp, #12]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	bfb8      	it	lt
 800ba44:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba48:	3702      	adds	r7, #2
 800ba4a:	9305      	str	r3, [sp, #20]
 800ba4c:	4d2e      	ldr	r5, [pc, #184]	; (800bb08 <_svfiprintf_r+0x1e0>)
 800ba4e:	7839      	ldrb	r1, [r7, #0]
 800ba50:	2203      	movs	r2, #3
 800ba52:	4628      	mov	r0, r5
 800ba54:	f7f4 fbe4 	bl	8000220 <memchr>
 800ba58:	b138      	cbz	r0, 800ba6a <_svfiprintf_r+0x142>
 800ba5a:	2340      	movs	r3, #64	; 0x40
 800ba5c:	1b40      	subs	r0, r0, r5
 800ba5e:	fa03 f000 	lsl.w	r0, r3, r0
 800ba62:	9b04      	ldr	r3, [sp, #16]
 800ba64:	4303      	orrs	r3, r0
 800ba66:	3701      	adds	r7, #1
 800ba68:	9304      	str	r3, [sp, #16]
 800ba6a:	7839      	ldrb	r1, [r7, #0]
 800ba6c:	4827      	ldr	r0, [pc, #156]	; (800bb0c <_svfiprintf_r+0x1e4>)
 800ba6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba72:	2206      	movs	r2, #6
 800ba74:	1c7e      	adds	r6, r7, #1
 800ba76:	f7f4 fbd3 	bl	8000220 <memchr>
 800ba7a:	2800      	cmp	r0, #0
 800ba7c:	d038      	beq.n	800baf0 <_svfiprintf_r+0x1c8>
 800ba7e:	4b24      	ldr	r3, [pc, #144]	; (800bb10 <_svfiprintf_r+0x1e8>)
 800ba80:	bb13      	cbnz	r3, 800bac8 <_svfiprintf_r+0x1a0>
 800ba82:	9b03      	ldr	r3, [sp, #12]
 800ba84:	3307      	adds	r3, #7
 800ba86:	f023 0307 	bic.w	r3, r3, #7
 800ba8a:	3308      	adds	r3, #8
 800ba8c:	9303      	str	r3, [sp, #12]
 800ba8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba90:	444b      	add	r3, r9
 800ba92:	9309      	str	r3, [sp, #36]	; 0x24
 800ba94:	e76d      	b.n	800b972 <_svfiprintf_r+0x4a>
 800ba96:	fb05 3202 	mla	r2, r5, r2, r3
 800ba9a:	2001      	movs	r0, #1
 800ba9c:	460f      	mov	r7, r1
 800ba9e:	e7a6      	b.n	800b9ee <_svfiprintf_r+0xc6>
 800baa0:	2300      	movs	r3, #0
 800baa2:	3701      	adds	r7, #1
 800baa4:	9305      	str	r3, [sp, #20]
 800baa6:	4619      	mov	r1, r3
 800baa8:	250a      	movs	r5, #10
 800baaa:	4638      	mov	r0, r7
 800baac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bab0:	3a30      	subs	r2, #48	; 0x30
 800bab2:	2a09      	cmp	r2, #9
 800bab4:	d903      	bls.n	800babe <_svfiprintf_r+0x196>
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d0c8      	beq.n	800ba4c <_svfiprintf_r+0x124>
 800baba:	9105      	str	r1, [sp, #20]
 800babc:	e7c6      	b.n	800ba4c <_svfiprintf_r+0x124>
 800babe:	fb05 2101 	mla	r1, r5, r1, r2
 800bac2:	2301      	movs	r3, #1
 800bac4:	4607      	mov	r7, r0
 800bac6:	e7f0      	b.n	800baaa <_svfiprintf_r+0x182>
 800bac8:	ab03      	add	r3, sp, #12
 800baca:	9300      	str	r3, [sp, #0]
 800bacc:	4622      	mov	r2, r4
 800bace:	4b11      	ldr	r3, [pc, #68]	; (800bb14 <_svfiprintf_r+0x1ec>)
 800bad0:	a904      	add	r1, sp, #16
 800bad2:	4640      	mov	r0, r8
 800bad4:	f7fc fb9a 	bl	800820c <_printf_float>
 800bad8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800badc:	4681      	mov	r9, r0
 800bade:	d1d6      	bne.n	800ba8e <_svfiprintf_r+0x166>
 800bae0:	89a3      	ldrh	r3, [r4, #12]
 800bae2:	065b      	lsls	r3, r3, #25
 800bae4:	f53f af35 	bmi.w	800b952 <_svfiprintf_r+0x2a>
 800bae8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800baea:	b01d      	add	sp, #116	; 0x74
 800baec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baf0:	ab03      	add	r3, sp, #12
 800baf2:	9300      	str	r3, [sp, #0]
 800baf4:	4622      	mov	r2, r4
 800baf6:	4b07      	ldr	r3, [pc, #28]	; (800bb14 <_svfiprintf_r+0x1ec>)
 800baf8:	a904      	add	r1, sp, #16
 800bafa:	4640      	mov	r0, r8
 800bafc:	f7fc fe3c 	bl	8008778 <_printf_i>
 800bb00:	e7ea      	b.n	800bad8 <_svfiprintf_r+0x1b0>
 800bb02:	bf00      	nop
 800bb04:	0800c63c 	.word	0x0800c63c
 800bb08:	0800c642 	.word	0x0800c642
 800bb0c:	0800c646 	.word	0x0800c646
 800bb10:	0800820d 	.word	0x0800820d
 800bb14:	0800b875 	.word	0x0800b875

0800bb18 <_sungetc_r>:
 800bb18:	b538      	push	{r3, r4, r5, lr}
 800bb1a:	1c4b      	adds	r3, r1, #1
 800bb1c:	4614      	mov	r4, r2
 800bb1e:	d103      	bne.n	800bb28 <_sungetc_r+0x10>
 800bb20:	f04f 35ff 	mov.w	r5, #4294967295
 800bb24:	4628      	mov	r0, r5
 800bb26:	bd38      	pop	{r3, r4, r5, pc}
 800bb28:	8993      	ldrh	r3, [r2, #12]
 800bb2a:	f023 0320 	bic.w	r3, r3, #32
 800bb2e:	8193      	strh	r3, [r2, #12]
 800bb30:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bb32:	6852      	ldr	r2, [r2, #4]
 800bb34:	b2cd      	uxtb	r5, r1
 800bb36:	b18b      	cbz	r3, 800bb5c <_sungetc_r+0x44>
 800bb38:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bb3a:	4293      	cmp	r3, r2
 800bb3c:	dd08      	ble.n	800bb50 <_sungetc_r+0x38>
 800bb3e:	6823      	ldr	r3, [r4, #0]
 800bb40:	1e5a      	subs	r2, r3, #1
 800bb42:	6022      	str	r2, [r4, #0]
 800bb44:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bb48:	6863      	ldr	r3, [r4, #4]
 800bb4a:	3301      	adds	r3, #1
 800bb4c:	6063      	str	r3, [r4, #4]
 800bb4e:	e7e9      	b.n	800bb24 <_sungetc_r+0xc>
 800bb50:	4621      	mov	r1, r4
 800bb52:	f000 fbc3 	bl	800c2dc <__submore>
 800bb56:	2800      	cmp	r0, #0
 800bb58:	d0f1      	beq.n	800bb3e <_sungetc_r+0x26>
 800bb5a:	e7e1      	b.n	800bb20 <_sungetc_r+0x8>
 800bb5c:	6921      	ldr	r1, [r4, #16]
 800bb5e:	6823      	ldr	r3, [r4, #0]
 800bb60:	b151      	cbz	r1, 800bb78 <_sungetc_r+0x60>
 800bb62:	4299      	cmp	r1, r3
 800bb64:	d208      	bcs.n	800bb78 <_sungetc_r+0x60>
 800bb66:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800bb6a:	42a9      	cmp	r1, r5
 800bb6c:	d104      	bne.n	800bb78 <_sungetc_r+0x60>
 800bb6e:	3b01      	subs	r3, #1
 800bb70:	3201      	adds	r2, #1
 800bb72:	6023      	str	r3, [r4, #0]
 800bb74:	6062      	str	r2, [r4, #4]
 800bb76:	e7d5      	b.n	800bb24 <_sungetc_r+0xc>
 800bb78:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800bb7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb80:	6363      	str	r3, [r4, #52]	; 0x34
 800bb82:	2303      	movs	r3, #3
 800bb84:	63a3      	str	r3, [r4, #56]	; 0x38
 800bb86:	4623      	mov	r3, r4
 800bb88:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bb8c:	6023      	str	r3, [r4, #0]
 800bb8e:	2301      	movs	r3, #1
 800bb90:	e7dc      	b.n	800bb4c <_sungetc_r+0x34>

0800bb92 <__ssrefill_r>:
 800bb92:	b510      	push	{r4, lr}
 800bb94:	460c      	mov	r4, r1
 800bb96:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bb98:	b169      	cbz	r1, 800bbb6 <__ssrefill_r+0x24>
 800bb9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb9e:	4299      	cmp	r1, r3
 800bba0:	d001      	beq.n	800bba6 <__ssrefill_r+0x14>
 800bba2:	f7ff fdbf 	bl	800b724 <_free_r>
 800bba6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bba8:	6063      	str	r3, [r4, #4]
 800bbaa:	2000      	movs	r0, #0
 800bbac:	6360      	str	r0, [r4, #52]	; 0x34
 800bbae:	b113      	cbz	r3, 800bbb6 <__ssrefill_r+0x24>
 800bbb0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800bbb2:	6023      	str	r3, [r4, #0]
 800bbb4:	bd10      	pop	{r4, pc}
 800bbb6:	6923      	ldr	r3, [r4, #16]
 800bbb8:	6023      	str	r3, [r4, #0]
 800bbba:	2300      	movs	r3, #0
 800bbbc:	6063      	str	r3, [r4, #4]
 800bbbe:	89a3      	ldrh	r3, [r4, #12]
 800bbc0:	f043 0320 	orr.w	r3, r3, #32
 800bbc4:	81a3      	strh	r3, [r4, #12]
 800bbc6:	f04f 30ff 	mov.w	r0, #4294967295
 800bbca:	e7f3      	b.n	800bbb4 <__ssrefill_r+0x22>

0800bbcc <__ssvfiscanf_r>:
 800bbcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbd0:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800bbd4:	460c      	mov	r4, r1
 800bbd6:	2100      	movs	r1, #0
 800bbd8:	9144      	str	r1, [sp, #272]	; 0x110
 800bbda:	9145      	str	r1, [sp, #276]	; 0x114
 800bbdc:	499f      	ldr	r1, [pc, #636]	; (800be5c <__ssvfiscanf_r+0x290>)
 800bbde:	91a0      	str	r1, [sp, #640]	; 0x280
 800bbe0:	f10d 0804 	add.w	r8, sp, #4
 800bbe4:	499e      	ldr	r1, [pc, #632]	; (800be60 <__ssvfiscanf_r+0x294>)
 800bbe6:	f8df 927c 	ldr.w	r9, [pc, #636]	; 800be64 <__ssvfiscanf_r+0x298>
 800bbea:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800bbee:	4606      	mov	r6, r0
 800bbf0:	4692      	mov	sl, r2
 800bbf2:	91a1      	str	r1, [sp, #644]	; 0x284
 800bbf4:	9300      	str	r3, [sp, #0]
 800bbf6:	270a      	movs	r7, #10
 800bbf8:	f89a 3000 	ldrb.w	r3, [sl]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	f000 812a 	beq.w	800be56 <__ssvfiscanf_r+0x28a>
 800bc02:	4655      	mov	r5, sl
 800bc04:	f7ff f93e 	bl	800ae84 <__locale_ctype_ptr>
 800bc08:	f815 bb01 	ldrb.w	fp, [r5], #1
 800bc0c:	4458      	add	r0, fp
 800bc0e:	7843      	ldrb	r3, [r0, #1]
 800bc10:	f013 0308 	ands.w	r3, r3, #8
 800bc14:	d01c      	beq.n	800bc50 <__ssvfiscanf_r+0x84>
 800bc16:	6863      	ldr	r3, [r4, #4]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	dd12      	ble.n	800bc42 <__ssvfiscanf_r+0x76>
 800bc1c:	f7ff f932 	bl	800ae84 <__locale_ctype_ptr>
 800bc20:	6823      	ldr	r3, [r4, #0]
 800bc22:	781a      	ldrb	r2, [r3, #0]
 800bc24:	4410      	add	r0, r2
 800bc26:	7842      	ldrb	r2, [r0, #1]
 800bc28:	0712      	lsls	r2, r2, #28
 800bc2a:	d401      	bmi.n	800bc30 <__ssvfiscanf_r+0x64>
 800bc2c:	46aa      	mov	sl, r5
 800bc2e:	e7e3      	b.n	800bbf8 <__ssvfiscanf_r+0x2c>
 800bc30:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800bc32:	3201      	adds	r2, #1
 800bc34:	9245      	str	r2, [sp, #276]	; 0x114
 800bc36:	6862      	ldr	r2, [r4, #4]
 800bc38:	3301      	adds	r3, #1
 800bc3a:	3a01      	subs	r2, #1
 800bc3c:	6062      	str	r2, [r4, #4]
 800bc3e:	6023      	str	r3, [r4, #0]
 800bc40:	e7e9      	b.n	800bc16 <__ssvfiscanf_r+0x4a>
 800bc42:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800bc44:	4621      	mov	r1, r4
 800bc46:	4630      	mov	r0, r6
 800bc48:	4798      	blx	r3
 800bc4a:	2800      	cmp	r0, #0
 800bc4c:	d0e6      	beq.n	800bc1c <__ssvfiscanf_r+0x50>
 800bc4e:	e7ed      	b.n	800bc2c <__ssvfiscanf_r+0x60>
 800bc50:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800bc54:	f040 8082 	bne.w	800bd5c <__ssvfiscanf_r+0x190>
 800bc58:	9343      	str	r3, [sp, #268]	; 0x10c
 800bc5a:	9341      	str	r3, [sp, #260]	; 0x104
 800bc5c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800bc60:	2b2a      	cmp	r3, #42	; 0x2a
 800bc62:	d103      	bne.n	800bc6c <__ssvfiscanf_r+0xa0>
 800bc64:	2310      	movs	r3, #16
 800bc66:	9341      	str	r3, [sp, #260]	; 0x104
 800bc68:	f10a 0502 	add.w	r5, sl, #2
 800bc6c:	46aa      	mov	sl, r5
 800bc6e:	f815 1b01 	ldrb.w	r1, [r5], #1
 800bc72:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800bc76:	2a09      	cmp	r2, #9
 800bc78:	d922      	bls.n	800bcc0 <__ssvfiscanf_r+0xf4>
 800bc7a:	2203      	movs	r2, #3
 800bc7c:	4879      	ldr	r0, [pc, #484]	; (800be64 <__ssvfiscanf_r+0x298>)
 800bc7e:	f7f4 facf 	bl	8000220 <memchr>
 800bc82:	b138      	cbz	r0, 800bc94 <__ssvfiscanf_r+0xc8>
 800bc84:	eba0 0309 	sub.w	r3, r0, r9
 800bc88:	2001      	movs	r0, #1
 800bc8a:	4098      	lsls	r0, r3
 800bc8c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bc8e:	4318      	orrs	r0, r3
 800bc90:	9041      	str	r0, [sp, #260]	; 0x104
 800bc92:	46aa      	mov	sl, r5
 800bc94:	f89a 3000 	ldrb.w	r3, [sl]
 800bc98:	2b67      	cmp	r3, #103	; 0x67
 800bc9a:	f10a 0501 	add.w	r5, sl, #1
 800bc9e:	d82b      	bhi.n	800bcf8 <__ssvfiscanf_r+0x12c>
 800bca0:	2b65      	cmp	r3, #101	; 0x65
 800bca2:	f080 809f 	bcs.w	800bde4 <__ssvfiscanf_r+0x218>
 800bca6:	2b47      	cmp	r3, #71	; 0x47
 800bca8:	d810      	bhi.n	800bccc <__ssvfiscanf_r+0x100>
 800bcaa:	2b45      	cmp	r3, #69	; 0x45
 800bcac:	f080 809a 	bcs.w	800bde4 <__ssvfiscanf_r+0x218>
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d06c      	beq.n	800bd8e <__ssvfiscanf_r+0x1c2>
 800bcb4:	2b25      	cmp	r3, #37	; 0x25
 800bcb6:	d051      	beq.n	800bd5c <__ssvfiscanf_r+0x190>
 800bcb8:	2303      	movs	r3, #3
 800bcba:	9347      	str	r3, [sp, #284]	; 0x11c
 800bcbc:	9742      	str	r7, [sp, #264]	; 0x108
 800bcbe:	e027      	b.n	800bd10 <__ssvfiscanf_r+0x144>
 800bcc0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800bcc2:	fb07 1303 	mla	r3, r7, r3, r1
 800bcc6:	3b30      	subs	r3, #48	; 0x30
 800bcc8:	9343      	str	r3, [sp, #268]	; 0x10c
 800bcca:	e7cf      	b.n	800bc6c <__ssvfiscanf_r+0xa0>
 800bccc:	2b5b      	cmp	r3, #91	; 0x5b
 800bcce:	d06a      	beq.n	800bda6 <__ssvfiscanf_r+0x1da>
 800bcd0:	d80c      	bhi.n	800bcec <__ssvfiscanf_r+0x120>
 800bcd2:	2b58      	cmp	r3, #88	; 0x58
 800bcd4:	d1f0      	bne.n	800bcb8 <__ssvfiscanf_r+0xec>
 800bcd6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800bcd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bcdc:	9241      	str	r2, [sp, #260]	; 0x104
 800bcde:	2210      	movs	r2, #16
 800bce0:	9242      	str	r2, [sp, #264]	; 0x108
 800bce2:	2b6e      	cmp	r3, #110	; 0x6e
 800bce4:	bf8c      	ite	hi
 800bce6:	2304      	movhi	r3, #4
 800bce8:	2303      	movls	r3, #3
 800bcea:	e010      	b.n	800bd0e <__ssvfiscanf_r+0x142>
 800bcec:	2b63      	cmp	r3, #99	; 0x63
 800bcee:	d065      	beq.n	800bdbc <__ssvfiscanf_r+0x1f0>
 800bcf0:	2b64      	cmp	r3, #100	; 0x64
 800bcf2:	d1e1      	bne.n	800bcb8 <__ssvfiscanf_r+0xec>
 800bcf4:	9742      	str	r7, [sp, #264]	; 0x108
 800bcf6:	e7f4      	b.n	800bce2 <__ssvfiscanf_r+0x116>
 800bcf8:	2b70      	cmp	r3, #112	; 0x70
 800bcfa:	d04b      	beq.n	800bd94 <__ssvfiscanf_r+0x1c8>
 800bcfc:	d826      	bhi.n	800bd4c <__ssvfiscanf_r+0x180>
 800bcfe:	2b6e      	cmp	r3, #110	; 0x6e
 800bd00:	d062      	beq.n	800bdc8 <__ssvfiscanf_r+0x1fc>
 800bd02:	d84c      	bhi.n	800bd9e <__ssvfiscanf_r+0x1d2>
 800bd04:	2b69      	cmp	r3, #105	; 0x69
 800bd06:	d1d7      	bne.n	800bcb8 <__ssvfiscanf_r+0xec>
 800bd08:	2300      	movs	r3, #0
 800bd0a:	9342      	str	r3, [sp, #264]	; 0x108
 800bd0c:	2303      	movs	r3, #3
 800bd0e:	9347      	str	r3, [sp, #284]	; 0x11c
 800bd10:	6863      	ldr	r3, [r4, #4]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	dd68      	ble.n	800bde8 <__ssvfiscanf_r+0x21c>
 800bd16:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bd18:	0659      	lsls	r1, r3, #25
 800bd1a:	d407      	bmi.n	800bd2c <__ssvfiscanf_r+0x160>
 800bd1c:	f7ff f8b2 	bl	800ae84 <__locale_ctype_ptr>
 800bd20:	6823      	ldr	r3, [r4, #0]
 800bd22:	781a      	ldrb	r2, [r3, #0]
 800bd24:	4410      	add	r0, r2
 800bd26:	7842      	ldrb	r2, [r0, #1]
 800bd28:	0712      	lsls	r2, r2, #28
 800bd2a:	d464      	bmi.n	800bdf6 <__ssvfiscanf_r+0x22a>
 800bd2c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800bd2e:	2b02      	cmp	r3, #2
 800bd30:	dc73      	bgt.n	800be1a <__ssvfiscanf_r+0x24e>
 800bd32:	466b      	mov	r3, sp
 800bd34:	4622      	mov	r2, r4
 800bd36:	a941      	add	r1, sp, #260	; 0x104
 800bd38:	4630      	mov	r0, r6
 800bd3a:	f000 f897 	bl	800be6c <_scanf_chars>
 800bd3e:	2801      	cmp	r0, #1
 800bd40:	f000 8089 	beq.w	800be56 <__ssvfiscanf_r+0x28a>
 800bd44:	2802      	cmp	r0, #2
 800bd46:	f47f af71 	bne.w	800bc2c <__ssvfiscanf_r+0x60>
 800bd4a:	e01d      	b.n	800bd88 <__ssvfiscanf_r+0x1bc>
 800bd4c:	2b75      	cmp	r3, #117	; 0x75
 800bd4e:	d0d1      	beq.n	800bcf4 <__ssvfiscanf_r+0x128>
 800bd50:	2b78      	cmp	r3, #120	; 0x78
 800bd52:	d0c0      	beq.n	800bcd6 <__ssvfiscanf_r+0x10a>
 800bd54:	2b73      	cmp	r3, #115	; 0x73
 800bd56:	d1af      	bne.n	800bcb8 <__ssvfiscanf_r+0xec>
 800bd58:	2302      	movs	r3, #2
 800bd5a:	e7d8      	b.n	800bd0e <__ssvfiscanf_r+0x142>
 800bd5c:	6863      	ldr	r3, [r4, #4]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	dd0c      	ble.n	800bd7c <__ssvfiscanf_r+0x1b0>
 800bd62:	6823      	ldr	r3, [r4, #0]
 800bd64:	781a      	ldrb	r2, [r3, #0]
 800bd66:	455a      	cmp	r2, fp
 800bd68:	d175      	bne.n	800be56 <__ssvfiscanf_r+0x28a>
 800bd6a:	3301      	adds	r3, #1
 800bd6c:	6862      	ldr	r2, [r4, #4]
 800bd6e:	6023      	str	r3, [r4, #0]
 800bd70:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800bd72:	3a01      	subs	r2, #1
 800bd74:	3301      	adds	r3, #1
 800bd76:	6062      	str	r2, [r4, #4]
 800bd78:	9345      	str	r3, [sp, #276]	; 0x114
 800bd7a:	e757      	b.n	800bc2c <__ssvfiscanf_r+0x60>
 800bd7c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800bd7e:	4621      	mov	r1, r4
 800bd80:	4630      	mov	r0, r6
 800bd82:	4798      	blx	r3
 800bd84:	2800      	cmp	r0, #0
 800bd86:	d0ec      	beq.n	800bd62 <__ssvfiscanf_r+0x196>
 800bd88:	9844      	ldr	r0, [sp, #272]	; 0x110
 800bd8a:	2800      	cmp	r0, #0
 800bd8c:	d159      	bne.n	800be42 <__ssvfiscanf_r+0x276>
 800bd8e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd92:	e05c      	b.n	800be4e <__ssvfiscanf_r+0x282>
 800bd94:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800bd96:	f042 0220 	orr.w	r2, r2, #32
 800bd9a:	9241      	str	r2, [sp, #260]	; 0x104
 800bd9c:	e79b      	b.n	800bcd6 <__ssvfiscanf_r+0x10a>
 800bd9e:	2308      	movs	r3, #8
 800bda0:	9342      	str	r3, [sp, #264]	; 0x108
 800bda2:	2304      	movs	r3, #4
 800bda4:	e7b3      	b.n	800bd0e <__ssvfiscanf_r+0x142>
 800bda6:	4629      	mov	r1, r5
 800bda8:	4640      	mov	r0, r8
 800bdaa:	f000 f9c7 	bl	800c13c <__sccl>
 800bdae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bdb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdb4:	9341      	str	r3, [sp, #260]	; 0x104
 800bdb6:	4605      	mov	r5, r0
 800bdb8:	2301      	movs	r3, #1
 800bdba:	e7a8      	b.n	800bd0e <__ssvfiscanf_r+0x142>
 800bdbc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bdbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdc2:	9341      	str	r3, [sp, #260]	; 0x104
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	e7a2      	b.n	800bd0e <__ssvfiscanf_r+0x142>
 800bdc8:	9841      	ldr	r0, [sp, #260]	; 0x104
 800bdca:	06c3      	lsls	r3, r0, #27
 800bdcc:	f53f af2e 	bmi.w	800bc2c <__ssvfiscanf_r+0x60>
 800bdd0:	9b00      	ldr	r3, [sp, #0]
 800bdd2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800bdd4:	1d19      	adds	r1, r3, #4
 800bdd6:	9100      	str	r1, [sp, #0]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	07c0      	lsls	r0, r0, #31
 800bddc:	bf4c      	ite	mi
 800bdde:	801a      	strhmi	r2, [r3, #0]
 800bde0:	601a      	strpl	r2, [r3, #0]
 800bde2:	e723      	b.n	800bc2c <__ssvfiscanf_r+0x60>
 800bde4:	2305      	movs	r3, #5
 800bde6:	e792      	b.n	800bd0e <__ssvfiscanf_r+0x142>
 800bde8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800bdea:	4621      	mov	r1, r4
 800bdec:	4630      	mov	r0, r6
 800bdee:	4798      	blx	r3
 800bdf0:	2800      	cmp	r0, #0
 800bdf2:	d090      	beq.n	800bd16 <__ssvfiscanf_r+0x14a>
 800bdf4:	e7c8      	b.n	800bd88 <__ssvfiscanf_r+0x1bc>
 800bdf6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800bdf8:	3201      	adds	r2, #1
 800bdfa:	9245      	str	r2, [sp, #276]	; 0x114
 800bdfc:	6862      	ldr	r2, [r4, #4]
 800bdfe:	3a01      	subs	r2, #1
 800be00:	2a00      	cmp	r2, #0
 800be02:	6062      	str	r2, [r4, #4]
 800be04:	dd02      	ble.n	800be0c <__ssvfiscanf_r+0x240>
 800be06:	3301      	adds	r3, #1
 800be08:	6023      	str	r3, [r4, #0]
 800be0a:	e787      	b.n	800bd1c <__ssvfiscanf_r+0x150>
 800be0c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800be0e:	4621      	mov	r1, r4
 800be10:	4630      	mov	r0, r6
 800be12:	4798      	blx	r3
 800be14:	2800      	cmp	r0, #0
 800be16:	d081      	beq.n	800bd1c <__ssvfiscanf_r+0x150>
 800be18:	e7b6      	b.n	800bd88 <__ssvfiscanf_r+0x1bc>
 800be1a:	2b04      	cmp	r3, #4
 800be1c:	dc06      	bgt.n	800be2c <__ssvfiscanf_r+0x260>
 800be1e:	466b      	mov	r3, sp
 800be20:	4622      	mov	r2, r4
 800be22:	a941      	add	r1, sp, #260	; 0x104
 800be24:	4630      	mov	r0, r6
 800be26:	f000 f885 	bl	800bf34 <_scanf_i>
 800be2a:	e788      	b.n	800bd3e <__ssvfiscanf_r+0x172>
 800be2c:	4b0e      	ldr	r3, [pc, #56]	; (800be68 <__ssvfiscanf_r+0x29c>)
 800be2e:	2b00      	cmp	r3, #0
 800be30:	f43f aefc 	beq.w	800bc2c <__ssvfiscanf_r+0x60>
 800be34:	466b      	mov	r3, sp
 800be36:	4622      	mov	r2, r4
 800be38:	a941      	add	r1, sp, #260	; 0x104
 800be3a:	4630      	mov	r0, r6
 800be3c:	f7fc fdae 	bl	800899c <_scanf_float>
 800be40:	e77d      	b.n	800bd3e <__ssvfiscanf_r+0x172>
 800be42:	89a3      	ldrh	r3, [r4, #12]
 800be44:	f013 0f40 	tst.w	r3, #64	; 0x40
 800be48:	bf18      	it	ne
 800be4a:	f04f 30ff 	movne.w	r0, #4294967295
 800be4e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800be52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be56:	9844      	ldr	r0, [sp, #272]	; 0x110
 800be58:	e7f9      	b.n	800be4e <__ssvfiscanf_r+0x282>
 800be5a:	bf00      	nop
 800be5c:	0800bb19 	.word	0x0800bb19
 800be60:	0800bb93 	.word	0x0800bb93
 800be64:	0800c642 	.word	0x0800c642
 800be68:	0800899d 	.word	0x0800899d

0800be6c <_scanf_chars>:
 800be6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be70:	4615      	mov	r5, r2
 800be72:	688a      	ldr	r2, [r1, #8]
 800be74:	4680      	mov	r8, r0
 800be76:	460c      	mov	r4, r1
 800be78:	b932      	cbnz	r2, 800be88 <_scanf_chars+0x1c>
 800be7a:	698a      	ldr	r2, [r1, #24]
 800be7c:	2a00      	cmp	r2, #0
 800be7e:	bf14      	ite	ne
 800be80:	f04f 32ff 	movne.w	r2, #4294967295
 800be84:	2201      	moveq	r2, #1
 800be86:	608a      	str	r2, [r1, #8]
 800be88:	6822      	ldr	r2, [r4, #0]
 800be8a:	06d1      	lsls	r1, r2, #27
 800be8c:	bf5f      	itttt	pl
 800be8e:	681a      	ldrpl	r2, [r3, #0]
 800be90:	1d11      	addpl	r1, r2, #4
 800be92:	6019      	strpl	r1, [r3, #0]
 800be94:	6817      	ldrpl	r7, [r2, #0]
 800be96:	2600      	movs	r6, #0
 800be98:	69a3      	ldr	r3, [r4, #24]
 800be9a:	b1db      	cbz	r3, 800bed4 <_scanf_chars+0x68>
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d107      	bne.n	800beb0 <_scanf_chars+0x44>
 800bea0:	682b      	ldr	r3, [r5, #0]
 800bea2:	6962      	ldr	r2, [r4, #20]
 800bea4:	781b      	ldrb	r3, [r3, #0]
 800bea6:	5cd3      	ldrb	r3, [r2, r3]
 800bea8:	b9a3      	cbnz	r3, 800bed4 <_scanf_chars+0x68>
 800beaa:	2e00      	cmp	r6, #0
 800beac:	d132      	bne.n	800bf14 <_scanf_chars+0xa8>
 800beae:	e006      	b.n	800bebe <_scanf_chars+0x52>
 800beb0:	2b02      	cmp	r3, #2
 800beb2:	d007      	beq.n	800bec4 <_scanf_chars+0x58>
 800beb4:	2e00      	cmp	r6, #0
 800beb6:	d12d      	bne.n	800bf14 <_scanf_chars+0xa8>
 800beb8:	69a3      	ldr	r3, [r4, #24]
 800beba:	2b01      	cmp	r3, #1
 800bebc:	d12a      	bne.n	800bf14 <_scanf_chars+0xa8>
 800bebe:	2001      	movs	r0, #1
 800bec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bec4:	f7fe ffde 	bl	800ae84 <__locale_ctype_ptr>
 800bec8:	682b      	ldr	r3, [r5, #0]
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	4418      	add	r0, r3
 800bece:	7843      	ldrb	r3, [r0, #1]
 800bed0:	071b      	lsls	r3, r3, #28
 800bed2:	d4ef      	bmi.n	800beb4 <_scanf_chars+0x48>
 800bed4:	6823      	ldr	r3, [r4, #0]
 800bed6:	06da      	lsls	r2, r3, #27
 800bed8:	bf5e      	ittt	pl
 800beda:	682b      	ldrpl	r3, [r5, #0]
 800bedc:	781b      	ldrbpl	r3, [r3, #0]
 800bede:	703b      	strbpl	r3, [r7, #0]
 800bee0:	682a      	ldr	r2, [r5, #0]
 800bee2:	686b      	ldr	r3, [r5, #4]
 800bee4:	f102 0201 	add.w	r2, r2, #1
 800bee8:	602a      	str	r2, [r5, #0]
 800beea:	68a2      	ldr	r2, [r4, #8]
 800beec:	f103 33ff 	add.w	r3, r3, #4294967295
 800bef0:	f102 32ff 	add.w	r2, r2, #4294967295
 800bef4:	606b      	str	r3, [r5, #4]
 800bef6:	f106 0601 	add.w	r6, r6, #1
 800befa:	bf58      	it	pl
 800befc:	3701      	addpl	r7, #1
 800befe:	60a2      	str	r2, [r4, #8]
 800bf00:	b142      	cbz	r2, 800bf14 <_scanf_chars+0xa8>
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	dcc8      	bgt.n	800be98 <_scanf_chars+0x2c>
 800bf06:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bf0a:	4629      	mov	r1, r5
 800bf0c:	4640      	mov	r0, r8
 800bf0e:	4798      	blx	r3
 800bf10:	2800      	cmp	r0, #0
 800bf12:	d0c1      	beq.n	800be98 <_scanf_chars+0x2c>
 800bf14:	6823      	ldr	r3, [r4, #0]
 800bf16:	f013 0310 	ands.w	r3, r3, #16
 800bf1a:	d105      	bne.n	800bf28 <_scanf_chars+0xbc>
 800bf1c:	68e2      	ldr	r2, [r4, #12]
 800bf1e:	3201      	adds	r2, #1
 800bf20:	60e2      	str	r2, [r4, #12]
 800bf22:	69a2      	ldr	r2, [r4, #24]
 800bf24:	b102      	cbz	r2, 800bf28 <_scanf_chars+0xbc>
 800bf26:	703b      	strb	r3, [r7, #0]
 800bf28:	6923      	ldr	r3, [r4, #16]
 800bf2a:	441e      	add	r6, r3
 800bf2c:	6126      	str	r6, [r4, #16]
 800bf2e:	2000      	movs	r0, #0
 800bf30:	e7c6      	b.n	800bec0 <_scanf_chars+0x54>
	...

0800bf34 <_scanf_i>:
 800bf34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf38:	469a      	mov	sl, r3
 800bf3a:	4b74      	ldr	r3, [pc, #464]	; (800c10c <_scanf_i+0x1d8>)
 800bf3c:	460c      	mov	r4, r1
 800bf3e:	4683      	mov	fp, r0
 800bf40:	4616      	mov	r6, r2
 800bf42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bf46:	b087      	sub	sp, #28
 800bf48:	ab03      	add	r3, sp, #12
 800bf4a:	68a7      	ldr	r7, [r4, #8]
 800bf4c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bf50:	4b6f      	ldr	r3, [pc, #444]	; (800c110 <_scanf_i+0x1dc>)
 800bf52:	69a1      	ldr	r1, [r4, #24]
 800bf54:	4a6f      	ldr	r2, [pc, #444]	; (800c114 <_scanf_i+0x1e0>)
 800bf56:	2903      	cmp	r1, #3
 800bf58:	bf08      	it	eq
 800bf5a:	461a      	moveq	r2, r3
 800bf5c:	1e7b      	subs	r3, r7, #1
 800bf5e:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800bf62:	bf84      	itt	hi
 800bf64:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bf68:	60a3      	strhi	r3, [r4, #8]
 800bf6a:	6823      	ldr	r3, [r4, #0]
 800bf6c:	9200      	str	r2, [sp, #0]
 800bf6e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800bf72:	bf88      	it	hi
 800bf74:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bf78:	f104 091c 	add.w	r9, r4, #28
 800bf7c:	6023      	str	r3, [r4, #0]
 800bf7e:	bf8c      	ite	hi
 800bf80:	197f      	addhi	r7, r7, r5
 800bf82:	2700      	movls	r7, #0
 800bf84:	464b      	mov	r3, r9
 800bf86:	f04f 0800 	mov.w	r8, #0
 800bf8a:	9301      	str	r3, [sp, #4]
 800bf8c:	6831      	ldr	r1, [r6, #0]
 800bf8e:	ab03      	add	r3, sp, #12
 800bf90:	2202      	movs	r2, #2
 800bf92:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800bf96:	7809      	ldrb	r1, [r1, #0]
 800bf98:	f7f4 f942 	bl	8000220 <memchr>
 800bf9c:	9b01      	ldr	r3, [sp, #4]
 800bf9e:	b330      	cbz	r0, 800bfee <_scanf_i+0xba>
 800bfa0:	f1b8 0f01 	cmp.w	r8, #1
 800bfa4:	d15a      	bne.n	800c05c <_scanf_i+0x128>
 800bfa6:	6862      	ldr	r2, [r4, #4]
 800bfa8:	b92a      	cbnz	r2, 800bfb6 <_scanf_i+0x82>
 800bfaa:	6822      	ldr	r2, [r4, #0]
 800bfac:	2108      	movs	r1, #8
 800bfae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bfb2:	6061      	str	r1, [r4, #4]
 800bfb4:	6022      	str	r2, [r4, #0]
 800bfb6:	6822      	ldr	r2, [r4, #0]
 800bfb8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800bfbc:	6022      	str	r2, [r4, #0]
 800bfbe:	68a2      	ldr	r2, [r4, #8]
 800bfc0:	1e51      	subs	r1, r2, #1
 800bfc2:	60a1      	str	r1, [r4, #8]
 800bfc4:	b19a      	cbz	r2, 800bfee <_scanf_i+0xba>
 800bfc6:	6832      	ldr	r2, [r6, #0]
 800bfc8:	1c51      	adds	r1, r2, #1
 800bfca:	6031      	str	r1, [r6, #0]
 800bfcc:	7812      	ldrb	r2, [r2, #0]
 800bfce:	701a      	strb	r2, [r3, #0]
 800bfd0:	1c5d      	adds	r5, r3, #1
 800bfd2:	6873      	ldr	r3, [r6, #4]
 800bfd4:	3b01      	subs	r3, #1
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	6073      	str	r3, [r6, #4]
 800bfda:	dc07      	bgt.n	800bfec <_scanf_i+0xb8>
 800bfdc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bfe0:	4631      	mov	r1, r6
 800bfe2:	4658      	mov	r0, fp
 800bfe4:	4798      	blx	r3
 800bfe6:	2800      	cmp	r0, #0
 800bfe8:	f040 8086 	bne.w	800c0f8 <_scanf_i+0x1c4>
 800bfec:	462b      	mov	r3, r5
 800bfee:	f108 0801 	add.w	r8, r8, #1
 800bff2:	f1b8 0f03 	cmp.w	r8, #3
 800bff6:	d1c8      	bne.n	800bf8a <_scanf_i+0x56>
 800bff8:	6862      	ldr	r2, [r4, #4]
 800bffa:	b90a      	cbnz	r2, 800c000 <_scanf_i+0xcc>
 800bffc:	220a      	movs	r2, #10
 800bffe:	6062      	str	r2, [r4, #4]
 800c000:	6862      	ldr	r2, [r4, #4]
 800c002:	4945      	ldr	r1, [pc, #276]	; (800c118 <_scanf_i+0x1e4>)
 800c004:	6960      	ldr	r0, [r4, #20]
 800c006:	9301      	str	r3, [sp, #4]
 800c008:	1a89      	subs	r1, r1, r2
 800c00a:	f000 f897 	bl	800c13c <__sccl>
 800c00e:	9b01      	ldr	r3, [sp, #4]
 800c010:	f04f 0800 	mov.w	r8, #0
 800c014:	461d      	mov	r5, r3
 800c016:	68a3      	ldr	r3, [r4, #8]
 800c018:	6822      	ldr	r2, [r4, #0]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d03a      	beq.n	800c094 <_scanf_i+0x160>
 800c01e:	6831      	ldr	r1, [r6, #0]
 800c020:	6960      	ldr	r0, [r4, #20]
 800c022:	f891 c000 	ldrb.w	ip, [r1]
 800c026:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c02a:	2800      	cmp	r0, #0
 800c02c:	d032      	beq.n	800c094 <_scanf_i+0x160>
 800c02e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c032:	d121      	bne.n	800c078 <_scanf_i+0x144>
 800c034:	0510      	lsls	r0, r2, #20
 800c036:	d51f      	bpl.n	800c078 <_scanf_i+0x144>
 800c038:	f108 0801 	add.w	r8, r8, #1
 800c03c:	b117      	cbz	r7, 800c044 <_scanf_i+0x110>
 800c03e:	3301      	adds	r3, #1
 800c040:	3f01      	subs	r7, #1
 800c042:	60a3      	str	r3, [r4, #8]
 800c044:	6873      	ldr	r3, [r6, #4]
 800c046:	3b01      	subs	r3, #1
 800c048:	2b00      	cmp	r3, #0
 800c04a:	6073      	str	r3, [r6, #4]
 800c04c:	dd1b      	ble.n	800c086 <_scanf_i+0x152>
 800c04e:	6833      	ldr	r3, [r6, #0]
 800c050:	3301      	adds	r3, #1
 800c052:	6033      	str	r3, [r6, #0]
 800c054:	68a3      	ldr	r3, [r4, #8]
 800c056:	3b01      	subs	r3, #1
 800c058:	60a3      	str	r3, [r4, #8]
 800c05a:	e7dc      	b.n	800c016 <_scanf_i+0xe2>
 800c05c:	f1b8 0f02 	cmp.w	r8, #2
 800c060:	d1ad      	bne.n	800bfbe <_scanf_i+0x8a>
 800c062:	6822      	ldr	r2, [r4, #0]
 800c064:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c068:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c06c:	d1bf      	bne.n	800bfee <_scanf_i+0xba>
 800c06e:	2110      	movs	r1, #16
 800c070:	6061      	str	r1, [r4, #4]
 800c072:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c076:	e7a1      	b.n	800bfbc <_scanf_i+0x88>
 800c078:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c07c:	6022      	str	r2, [r4, #0]
 800c07e:	780b      	ldrb	r3, [r1, #0]
 800c080:	702b      	strb	r3, [r5, #0]
 800c082:	3501      	adds	r5, #1
 800c084:	e7de      	b.n	800c044 <_scanf_i+0x110>
 800c086:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c08a:	4631      	mov	r1, r6
 800c08c:	4658      	mov	r0, fp
 800c08e:	4798      	blx	r3
 800c090:	2800      	cmp	r0, #0
 800c092:	d0df      	beq.n	800c054 <_scanf_i+0x120>
 800c094:	6823      	ldr	r3, [r4, #0]
 800c096:	05d9      	lsls	r1, r3, #23
 800c098:	d50c      	bpl.n	800c0b4 <_scanf_i+0x180>
 800c09a:	454d      	cmp	r5, r9
 800c09c:	d908      	bls.n	800c0b0 <_scanf_i+0x17c>
 800c09e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c0a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c0a6:	4632      	mov	r2, r6
 800c0a8:	4658      	mov	r0, fp
 800c0aa:	4798      	blx	r3
 800c0ac:	1e6f      	subs	r7, r5, #1
 800c0ae:	463d      	mov	r5, r7
 800c0b0:	454d      	cmp	r5, r9
 800c0b2:	d029      	beq.n	800c108 <_scanf_i+0x1d4>
 800c0b4:	6822      	ldr	r2, [r4, #0]
 800c0b6:	f012 0210 	ands.w	r2, r2, #16
 800c0ba:	d113      	bne.n	800c0e4 <_scanf_i+0x1b0>
 800c0bc:	702a      	strb	r2, [r5, #0]
 800c0be:	6863      	ldr	r3, [r4, #4]
 800c0c0:	9e00      	ldr	r6, [sp, #0]
 800c0c2:	4649      	mov	r1, r9
 800c0c4:	4658      	mov	r0, fp
 800c0c6:	47b0      	blx	r6
 800c0c8:	f8da 3000 	ldr.w	r3, [sl]
 800c0cc:	6821      	ldr	r1, [r4, #0]
 800c0ce:	1d1a      	adds	r2, r3, #4
 800c0d0:	f8ca 2000 	str.w	r2, [sl]
 800c0d4:	f011 0f20 	tst.w	r1, #32
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	d010      	beq.n	800c0fe <_scanf_i+0x1ca>
 800c0dc:	6018      	str	r0, [r3, #0]
 800c0de:	68e3      	ldr	r3, [r4, #12]
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	60e3      	str	r3, [r4, #12]
 800c0e4:	eba5 0509 	sub.w	r5, r5, r9
 800c0e8:	44a8      	add	r8, r5
 800c0ea:	6925      	ldr	r5, [r4, #16]
 800c0ec:	4445      	add	r5, r8
 800c0ee:	6125      	str	r5, [r4, #16]
 800c0f0:	2000      	movs	r0, #0
 800c0f2:	b007      	add	sp, #28
 800c0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0f8:	f04f 0800 	mov.w	r8, #0
 800c0fc:	e7ca      	b.n	800c094 <_scanf_i+0x160>
 800c0fe:	07ca      	lsls	r2, r1, #31
 800c100:	bf4c      	ite	mi
 800c102:	8018      	strhmi	r0, [r3, #0]
 800c104:	6018      	strpl	r0, [r3, #0]
 800c106:	e7ea      	b.n	800c0de <_scanf_i+0x1aa>
 800c108:	2001      	movs	r0, #1
 800c10a:	e7f2      	b.n	800c0f2 <_scanf_i+0x1be>
 800c10c:	0800c470 	.word	0x0800c470
 800c110:	08009b41 	.word	0x08009b41
 800c114:	0800c2b9 	.word	0x0800c2b9
 800c118:	0800c65d 	.word	0x0800c65d

0800c11c <_sbrk_r>:
 800c11c:	b538      	push	{r3, r4, r5, lr}
 800c11e:	4c06      	ldr	r4, [pc, #24]	; (800c138 <_sbrk_r+0x1c>)
 800c120:	2300      	movs	r3, #0
 800c122:	4605      	mov	r5, r0
 800c124:	4608      	mov	r0, r1
 800c126:	6023      	str	r3, [r4, #0]
 800c128:	f7f6 fa3e 	bl	80025a8 <_sbrk>
 800c12c:	1c43      	adds	r3, r0, #1
 800c12e:	d102      	bne.n	800c136 <_sbrk_r+0x1a>
 800c130:	6823      	ldr	r3, [r4, #0]
 800c132:	b103      	cbz	r3, 800c136 <_sbrk_r+0x1a>
 800c134:	602b      	str	r3, [r5, #0]
 800c136:	bd38      	pop	{r3, r4, r5, pc}
 800c138:	200006a0 	.word	0x200006a0

0800c13c <__sccl>:
 800c13c:	b570      	push	{r4, r5, r6, lr}
 800c13e:	780b      	ldrb	r3, [r1, #0]
 800c140:	2b5e      	cmp	r3, #94	; 0x5e
 800c142:	bf13      	iteet	ne
 800c144:	1c4a      	addne	r2, r1, #1
 800c146:	1c8a      	addeq	r2, r1, #2
 800c148:	784b      	ldrbeq	r3, [r1, #1]
 800c14a:	2100      	movne	r1, #0
 800c14c:	bf08      	it	eq
 800c14e:	2101      	moveq	r1, #1
 800c150:	1e44      	subs	r4, r0, #1
 800c152:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800c156:	f804 1f01 	strb.w	r1, [r4, #1]!
 800c15a:	42ac      	cmp	r4, r5
 800c15c:	d1fb      	bne.n	800c156 <__sccl+0x1a>
 800c15e:	b913      	cbnz	r3, 800c166 <__sccl+0x2a>
 800c160:	3a01      	subs	r2, #1
 800c162:	4610      	mov	r0, r2
 800c164:	bd70      	pop	{r4, r5, r6, pc}
 800c166:	f081 0401 	eor.w	r4, r1, #1
 800c16a:	54c4      	strb	r4, [r0, r3]
 800c16c:	1c51      	adds	r1, r2, #1
 800c16e:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800c172:	2d2d      	cmp	r5, #45	; 0x2d
 800c174:	f101 36ff 	add.w	r6, r1, #4294967295
 800c178:	460a      	mov	r2, r1
 800c17a:	d006      	beq.n	800c18a <__sccl+0x4e>
 800c17c:	2d5d      	cmp	r5, #93	; 0x5d
 800c17e:	d0f0      	beq.n	800c162 <__sccl+0x26>
 800c180:	b90d      	cbnz	r5, 800c186 <__sccl+0x4a>
 800c182:	4632      	mov	r2, r6
 800c184:	e7ed      	b.n	800c162 <__sccl+0x26>
 800c186:	462b      	mov	r3, r5
 800c188:	e7ef      	b.n	800c16a <__sccl+0x2e>
 800c18a:	780e      	ldrb	r6, [r1, #0]
 800c18c:	2e5d      	cmp	r6, #93	; 0x5d
 800c18e:	d0fa      	beq.n	800c186 <__sccl+0x4a>
 800c190:	42b3      	cmp	r3, r6
 800c192:	dcf8      	bgt.n	800c186 <__sccl+0x4a>
 800c194:	3301      	adds	r3, #1
 800c196:	429e      	cmp	r6, r3
 800c198:	54c4      	strb	r4, [r0, r3]
 800c19a:	dcfb      	bgt.n	800c194 <__sccl+0x58>
 800c19c:	3102      	adds	r1, #2
 800c19e:	e7e6      	b.n	800c16e <__sccl+0x32>

0800c1a0 <strncmp>:
 800c1a0:	b510      	push	{r4, lr}
 800c1a2:	b16a      	cbz	r2, 800c1c0 <strncmp+0x20>
 800c1a4:	3901      	subs	r1, #1
 800c1a6:	1884      	adds	r4, r0, r2
 800c1a8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c1ac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c1b0:	4293      	cmp	r3, r2
 800c1b2:	d103      	bne.n	800c1bc <strncmp+0x1c>
 800c1b4:	42a0      	cmp	r0, r4
 800c1b6:	d001      	beq.n	800c1bc <strncmp+0x1c>
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d1f5      	bne.n	800c1a8 <strncmp+0x8>
 800c1bc:	1a98      	subs	r0, r3, r2
 800c1be:	bd10      	pop	{r4, pc}
 800c1c0:	4610      	mov	r0, r2
 800c1c2:	e7fc      	b.n	800c1be <strncmp+0x1e>

0800c1c4 <_strtoul_l.isra.0>:
 800c1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1c8:	4680      	mov	r8, r0
 800c1ca:	4689      	mov	r9, r1
 800c1cc:	4692      	mov	sl, r2
 800c1ce:	461e      	mov	r6, r3
 800c1d0:	460f      	mov	r7, r1
 800c1d2:	463d      	mov	r5, r7
 800c1d4:	9808      	ldr	r0, [sp, #32]
 800c1d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c1da:	f7fe fe4f 	bl	800ae7c <__locale_ctype_ptr_l>
 800c1de:	4420      	add	r0, r4
 800c1e0:	7843      	ldrb	r3, [r0, #1]
 800c1e2:	f013 0308 	ands.w	r3, r3, #8
 800c1e6:	d130      	bne.n	800c24a <_strtoul_l.isra.0+0x86>
 800c1e8:	2c2d      	cmp	r4, #45	; 0x2d
 800c1ea:	d130      	bne.n	800c24e <_strtoul_l.isra.0+0x8a>
 800c1ec:	787c      	ldrb	r4, [r7, #1]
 800c1ee:	1cbd      	adds	r5, r7, #2
 800c1f0:	2101      	movs	r1, #1
 800c1f2:	2e00      	cmp	r6, #0
 800c1f4:	d05c      	beq.n	800c2b0 <_strtoul_l.isra.0+0xec>
 800c1f6:	2e10      	cmp	r6, #16
 800c1f8:	d109      	bne.n	800c20e <_strtoul_l.isra.0+0x4a>
 800c1fa:	2c30      	cmp	r4, #48	; 0x30
 800c1fc:	d107      	bne.n	800c20e <_strtoul_l.isra.0+0x4a>
 800c1fe:	782b      	ldrb	r3, [r5, #0]
 800c200:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c204:	2b58      	cmp	r3, #88	; 0x58
 800c206:	d14e      	bne.n	800c2a6 <_strtoul_l.isra.0+0xe2>
 800c208:	786c      	ldrb	r4, [r5, #1]
 800c20a:	2610      	movs	r6, #16
 800c20c:	3502      	adds	r5, #2
 800c20e:	f04f 32ff 	mov.w	r2, #4294967295
 800c212:	2300      	movs	r3, #0
 800c214:	fbb2 f2f6 	udiv	r2, r2, r6
 800c218:	fb06 fc02 	mul.w	ip, r6, r2
 800c21c:	ea6f 0c0c 	mvn.w	ip, ip
 800c220:	4618      	mov	r0, r3
 800c222:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800c226:	2f09      	cmp	r7, #9
 800c228:	d817      	bhi.n	800c25a <_strtoul_l.isra.0+0x96>
 800c22a:	463c      	mov	r4, r7
 800c22c:	42a6      	cmp	r6, r4
 800c22e:	dd23      	ble.n	800c278 <_strtoul_l.isra.0+0xb4>
 800c230:	2b00      	cmp	r3, #0
 800c232:	db1e      	blt.n	800c272 <_strtoul_l.isra.0+0xae>
 800c234:	4282      	cmp	r2, r0
 800c236:	d31c      	bcc.n	800c272 <_strtoul_l.isra.0+0xae>
 800c238:	d101      	bne.n	800c23e <_strtoul_l.isra.0+0x7a>
 800c23a:	45a4      	cmp	ip, r4
 800c23c:	db19      	blt.n	800c272 <_strtoul_l.isra.0+0xae>
 800c23e:	fb00 4006 	mla	r0, r0, r6, r4
 800c242:	2301      	movs	r3, #1
 800c244:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c248:	e7eb      	b.n	800c222 <_strtoul_l.isra.0+0x5e>
 800c24a:	462f      	mov	r7, r5
 800c24c:	e7c1      	b.n	800c1d2 <_strtoul_l.isra.0+0xe>
 800c24e:	2c2b      	cmp	r4, #43	; 0x2b
 800c250:	bf04      	itt	eq
 800c252:	1cbd      	addeq	r5, r7, #2
 800c254:	787c      	ldrbeq	r4, [r7, #1]
 800c256:	4619      	mov	r1, r3
 800c258:	e7cb      	b.n	800c1f2 <_strtoul_l.isra.0+0x2e>
 800c25a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800c25e:	2f19      	cmp	r7, #25
 800c260:	d801      	bhi.n	800c266 <_strtoul_l.isra.0+0xa2>
 800c262:	3c37      	subs	r4, #55	; 0x37
 800c264:	e7e2      	b.n	800c22c <_strtoul_l.isra.0+0x68>
 800c266:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800c26a:	2f19      	cmp	r7, #25
 800c26c:	d804      	bhi.n	800c278 <_strtoul_l.isra.0+0xb4>
 800c26e:	3c57      	subs	r4, #87	; 0x57
 800c270:	e7dc      	b.n	800c22c <_strtoul_l.isra.0+0x68>
 800c272:	f04f 33ff 	mov.w	r3, #4294967295
 800c276:	e7e5      	b.n	800c244 <_strtoul_l.isra.0+0x80>
 800c278:	2b00      	cmp	r3, #0
 800c27a:	da09      	bge.n	800c290 <_strtoul_l.isra.0+0xcc>
 800c27c:	2322      	movs	r3, #34	; 0x22
 800c27e:	f8c8 3000 	str.w	r3, [r8]
 800c282:	f04f 30ff 	mov.w	r0, #4294967295
 800c286:	f1ba 0f00 	cmp.w	sl, #0
 800c28a:	d107      	bne.n	800c29c <_strtoul_l.isra.0+0xd8>
 800c28c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c290:	b101      	cbz	r1, 800c294 <_strtoul_l.isra.0+0xd0>
 800c292:	4240      	negs	r0, r0
 800c294:	f1ba 0f00 	cmp.w	sl, #0
 800c298:	d0f8      	beq.n	800c28c <_strtoul_l.isra.0+0xc8>
 800c29a:	b10b      	cbz	r3, 800c2a0 <_strtoul_l.isra.0+0xdc>
 800c29c:	f105 39ff 	add.w	r9, r5, #4294967295
 800c2a0:	f8ca 9000 	str.w	r9, [sl]
 800c2a4:	e7f2      	b.n	800c28c <_strtoul_l.isra.0+0xc8>
 800c2a6:	2430      	movs	r4, #48	; 0x30
 800c2a8:	2e00      	cmp	r6, #0
 800c2aa:	d1b0      	bne.n	800c20e <_strtoul_l.isra.0+0x4a>
 800c2ac:	2608      	movs	r6, #8
 800c2ae:	e7ae      	b.n	800c20e <_strtoul_l.isra.0+0x4a>
 800c2b0:	2c30      	cmp	r4, #48	; 0x30
 800c2b2:	d0a4      	beq.n	800c1fe <_strtoul_l.isra.0+0x3a>
 800c2b4:	260a      	movs	r6, #10
 800c2b6:	e7aa      	b.n	800c20e <_strtoul_l.isra.0+0x4a>

0800c2b8 <_strtoul_r>:
 800c2b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c2ba:	4c06      	ldr	r4, [pc, #24]	; (800c2d4 <_strtoul_r+0x1c>)
 800c2bc:	4d06      	ldr	r5, [pc, #24]	; (800c2d8 <_strtoul_r+0x20>)
 800c2be:	6824      	ldr	r4, [r4, #0]
 800c2c0:	6a24      	ldr	r4, [r4, #32]
 800c2c2:	2c00      	cmp	r4, #0
 800c2c4:	bf08      	it	eq
 800c2c6:	462c      	moveq	r4, r5
 800c2c8:	9400      	str	r4, [sp, #0]
 800c2ca:	f7ff ff7b 	bl	800c1c4 <_strtoul_l.isra.0>
 800c2ce:	b003      	add	sp, #12
 800c2d0:	bd30      	pop	{r4, r5, pc}
 800c2d2:	bf00      	nop
 800c2d4:	2000004c 	.word	0x2000004c
 800c2d8:	200000b0 	.word	0x200000b0

0800c2dc <__submore>:
 800c2dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2e0:	460c      	mov	r4, r1
 800c2e2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c2e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c2e8:	4299      	cmp	r1, r3
 800c2ea:	d11d      	bne.n	800c328 <__submore+0x4c>
 800c2ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c2f0:	f7ff fa66 	bl	800b7c0 <_malloc_r>
 800c2f4:	b918      	cbnz	r0, 800c2fe <__submore+0x22>
 800c2f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c2fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c302:	63a3      	str	r3, [r4, #56]	; 0x38
 800c304:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c308:	6360      	str	r0, [r4, #52]	; 0x34
 800c30a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c30e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c312:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c316:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c31a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c31e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c322:	6020      	str	r0, [r4, #0]
 800c324:	2000      	movs	r0, #0
 800c326:	e7e8      	b.n	800c2fa <__submore+0x1e>
 800c328:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c32a:	0077      	lsls	r7, r6, #1
 800c32c:	463a      	mov	r2, r7
 800c32e:	f000 f837 	bl	800c3a0 <_realloc_r>
 800c332:	4605      	mov	r5, r0
 800c334:	2800      	cmp	r0, #0
 800c336:	d0de      	beq.n	800c2f6 <__submore+0x1a>
 800c338:	eb00 0806 	add.w	r8, r0, r6
 800c33c:	4601      	mov	r1, r0
 800c33e:	4632      	mov	r2, r6
 800c340:	4640      	mov	r0, r8
 800c342:	f7fe fdd7 	bl	800aef4 <memcpy>
 800c346:	f8c4 8000 	str.w	r8, [r4]
 800c34a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800c34e:	e7e9      	b.n	800c324 <__submore+0x48>

0800c350 <__ascii_wctomb>:
 800c350:	b149      	cbz	r1, 800c366 <__ascii_wctomb+0x16>
 800c352:	2aff      	cmp	r2, #255	; 0xff
 800c354:	bf85      	ittet	hi
 800c356:	238a      	movhi	r3, #138	; 0x8a
 800c358:	6003      	strhi	r3, [r0, #0]
 800c35a:	700a      	strbls	r2, [r1, #0]
 800c35c:	f04f 30ff 	movhi.w	r0, #4294967295
 800c360:	bf98      	it	ls
 800c362:	2001      	movls	r0, #1
 800c364:	4770      	bx	lr
 800c366:	4608      	mov	r0, r1
 800c368:	4770      	bx	lr

0800c36a <memmove>:
 800c36a:	4288      	cmp	r0, r1
 800c36c:	b510      	push	{r4, lr}
 800c36e:	eb01 0302 	add.w	r3, r1, r2
 800c372:	d807      	bhi.n	800c384 <memmove+0x1a>
 800c374:	1e42      	subs	r2, r0, #1
 800c376:	4299      	cmp	r1, r3
 800c378:	d00a      	beq.n	800c390 <memmove+0x26>
 800c37a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c37e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c382:	e7f8      	b.n	800c376 <memmove+0xc>
 800c384:	4283      	cmp	r3, r0
 800c386:	d9f5      	bls.n	800c374 <memmove+0xa>
 800c388:	1881      	adds	r1, r0, r2
 800c38a:	1ad2      	subs	r2, r2, r3
 800c38c:	42d3      	cmn	r3, r2
 800c38e:	d100      	bne.n	800c392 <memmove+0x28>
 800c390:	bd10      	pop	{r4, pc}
 800c392:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c396:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c39a:	e7f7      	b.n	800c38c <memmove+0x22>

0800c39c <__malloc_lock>:
 800c39c:	4770      	bx	lr

0800c39e <__malloc_unlock>:
 800c39e:	4770      	bx	lr

0800c3a0 <_realloc_r>:
 800c3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3a2:	4607      	mov	r7, r0
 800c3a4:	4614      	mov	r4, r2
 800c3a6:	460e      	mov	r6, r1
 800c3a8:	b921      	cbnz	r1, 800c3b4 <_realloc_r+0x14>
 800c3aa:	4611      	mov	r1, r2
 800c3ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c3b0:	f7ff ba06 	b.w	800b7c0 <_malloc_r>
 800c3b4:	b922      	cbnz	r2, 800c3c0 <_realloc_r+0x20>
 800c3b6:	f7ff f9b5 	bl	800b724 <_free_r>
 800c3ba:	4625      	mov	r5, r4
 800c3bc:	4628      	mov	r0, r5
 800c3be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3c0:	f000 f814 	bl	800c3ec <_malloc_usable_size_r>
 800c3c4:	42a0      	cmp	r0, r4
 800c3c6:	d20f      	bcs.n	800c3e8 <_realloc_r+0x48>
 800c3c8:	4621      	mov	r1, r4
 800c3ca:	4638      	mov	r0, r7
 800c3cc:	f7ff f9f8 	bl	800b7c0 <_malloc_r>
 800c3d0:	4605      	mov	r5, r0
 800c3d2:	2800      	cmp	r0, #0
 800c3d4:	d0f2      	beq.n	800c3bc <_realloc_r+0x1c>
 800c3d6:	4631      	mov	r1, r6
 800c3d8:	4622      	mov	r2, r4
 800c3da:	f7fe fd8b 	bl	800aef4 <memcpy>
 800c3de:	4631      	mov	r1, r6
 800c3e0:	4638      	mov	r0, r7
 800c3e2:	f7ff f99f 	bl	800b724 <_free_r>
 800c3e6:	e7e9      	b.n	800c3bc <_realloc_r+0x1c>
 800c3e8:	4635      	mov	r5, r6
 800c3ea:	e7e7      	b.n	800c3bc <_realloc_r+0x1c>

0800c3ec <_malloc_usable_size_r>:
 800c3ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3f0:	1f18      	subs	r0, r3, #4
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	bfbc      	itt	lt
 800c3f6:	580b      	ldrlt	r3, [r1, r0]
 800c3f8:	18c0      	addlt	r0, r0, r3
 800c3fa:	4770      	bx	lr

0800c3fc <_init>:
 800c3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3fe:	bf00      	nop
 800c400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c402:	bc08      	pop	{r3}
 800c404:	469e      	mov	lr, r3
 800c406:	4770      	bx	lr

0800c408 <_fini>:
 800c408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c40a:	bf00      	nop
 800c40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c40e:	bc08      	pop	{r3}
 800c410:	469e      	mov	lr, r3
 800c412:	4770      	bx	lr
