[
{'ICLASS': 'F2XM1', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b110] RM[0b000]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FABS', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b100] RM[0b001]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FADD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FADD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[0b11] MOD=3 REG[0b000] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FADD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:m64real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FADD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[0b11] MOD=3 REG[0b000] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FADDP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[0b11] MOD=3 REG[0b000] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP', 'COMMENT': '2011-02-10: the pop essentially occurs later. faddp st2 reads st2,st0 and writes st1. but xed says st2 is written. No other way to do it.'},
{'ICLASS': 'FBLD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:w:IMPL:f80 MEM0:r:mem80dec  REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FBSTP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem80dec REG0=XED_REG_ST0:r:IMPL:f80  REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCHS', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b100] RM[0b000]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCMOVB', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'FCMOV', 'EXTENSION': 'X87', 'ISA_SET': 'FCMOV', 'FLAGS': 'MUST [ cf-tst fc0-u fc1-mod fc2-u fc3-u  ]', 'PATTERN': '0xDA MOD[0b11] MOD=3 REG[0b000] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:cw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCMOVBE', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'FCMOV', 'EXTENSION': 'X87', 'ISA_SET': 'FCMOV', 'FLAGS': 'MUST [ cf-tst zf-tst  fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDA MOD[0b11] MOD=3 REG[0b010] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:cw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCMOVE', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'FCMOV', 'EXTENSION': 'X87', 'ISA_SET': 'FCMOV', 'FLAGS': 'MUST [ zf-tst fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDA MOD[0b11] MOD=3 REG[0b001] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:cw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCMOVNB', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'FCMOV', 'EXTENSION': 'X87', 'ISA_SET': 'FCMOV', 'FLAGS': 'MUST [  cf-tst fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b000] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:cw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCMOVNBE', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'FCMOV', 'EXTENSION': 'X87', 'ISA_SET': 'FCMOV', 'FLAGS': 'MUST [  cf-tst zf-tst fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b010] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:cw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCMOVNE', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'FCMOV', 'EXTENSION': 'X87', 'ISA_SET': 'FCMOV', 'FLAGS': 'MUST [  zf-tst fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b001] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:cw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCMOVNU', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'FCMOV', 'EXTENSION': 'X87', 'ISA_SET': 'FCMOV', 'FLAGS': 'MUST [  pf-tst fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b011] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:cw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCMOVU', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'FCMOV', 'EXTENSION': 'X87', 'ISA_SET': 'FCMOV', 'FLAGS': 'MUST [ pf-tst fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDA MOD[0b11] MOD=3 REG[0b011] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:cw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCOM', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDC MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 MEM0:r:m64real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCOM', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDC MOD[0b11] MOD=3 REG[0b010] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 REG1=X87():r:f80   REG2=XED_REG_X87STATUS:w:SUPP', 'COMMENT': 'UNDOC DC D0..D7 is an undocumented alaias (see sandpile.org)', 'IFORM': 'FCOM_ST0_X87_DCD0'},
{'ICLASS': 'FCOMI', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ISA_SET': 'FCOMI', 'FLAGS': 'MUST [ zf-mod pf-mod cf-mod af-0 sf-0 of-0   fc1-mod ]', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b110] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 REG1=X87():r:f80  REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCOMIP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ISA_SET': 'FCOMI', 'FLAGS': 'MUST [ zf-mod pf-mod cf-mod  af-0 sf-0 of-0 fc1-mod ]', 'PATTERN': '0xDF MOD[0b11] MOD=3 REG[0b110] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 REG1=X87():r:f80  REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCOMP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xD8 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 MEM0:r:mem32real REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCOMP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xD8 MOD[0b11] MOD=3 REG[0b011] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 REG1=X87():r:f80   REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCOMP', 'ATTRIBUTES': 'NOTSX', 'COMMENT': 'UNDOC ALIASES', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDE MOD[0b11] MOD=3 REG[0b010] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 REG1=X87():r:f80   REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP', 'IFORM': 'FCOMP_ST0_X87_DED0'},
{'ICLASS': 'FCOMP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDC MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 MEM0:r:m64real REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FCOMPP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDE MOD[0b11] MOD=3 REG[0b011] RM[0b001]', 'OPERANDS': 'REG0=XED_REG_ST0:r:SUPP:f80 REG1=XED_REG_ST1:r:SUPP:f80 REG2=XED_REG_X87POP2:r:SUPP REG3=XED_REG_X87STATUS:rw:SUPP'},
{'ICLASS': 'FCOS', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-mod fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b111] RM[0b111]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FDECSTP', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b110] RM[0b110]', 'OPERANDS': 'REG0=XED_REG_X87STATUS:rw:SUPP'},
{'ICLASS': 'FDISI8087_NOP', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'NOP NOTSX', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b100] RM[0b001]', 'COMMENT': 'UNDOC', 'OPERANDS': ''},
{'ICLASS': 'FDIV', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FDIV', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[0b11] MOD=3 REG[0b110] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FDIV', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:m64real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FDIV', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[0b11] MOD=3 REG[0b111] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FDIVP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[0b11] MOD=3 REG[0b111] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP', 'COMMENT': '2011-02-10: the pop essentially occurs later. fdivp st2 reads st2,st0 and writes st1. but xed says st2 is written. No other way to do it.'},
{'ICLASS': 'FDIVR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FDIVR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[0b11] MOD=3 REG[0b111] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FDIVR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:m64real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FDIVR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[0b11] MOD=3 REG[0b110] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FDIVRP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[0b11] MOD=3 REG[0b110] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP', 'COMMENT': '2011-02-10: the pop essentially occurs later. fdivrp st2 reads st2,st0 and writes st1. but xed says st2 is written. No other way to do it.'},
{'ICLASS': 'FENI8087_NOP', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'NOP NOTSX', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b100] RM[0b000]', 'OPERANDS': '', 'COMMENT': 'UNDOC'},
{'ICLASS': 'FFREE', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-u   fc2-u   fc3-u   ]', 'PATTERN': '0xDD MOD[0b11] MOD=3 REG[0b000] RM[nnn]', 'OPERANDS': 'REG0=X87():r:f80 REG1=XED_REG_X87TAG:w:SUPP'},
{'ICLASS': 'FFREEP', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-u   fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[0b11] MOD=3 REG[0b000] RM[nnn]', 'OPERANDS': 'REG0=X87():r:f80 REG1=XED_REG_X87TAG:w:SUPP REG2=XED_REG_X87POP:r:SUPP', 'COMMENT': 'UNDOC'},
{'ICLASS': 'FIADD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDA MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FIADD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem16int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FICOM', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDA MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 MEM0:r:mem32int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FICOM', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDE MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 MEM0:r:mem16int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FICOMP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDA MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 MEM0:r:mem32int REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FICOMP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDE MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 MEM0:r:mem16int REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FIDIV', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDA MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FIDIV', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem16int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FIDIVR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDA MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FIDIVR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem16int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FILD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:w:IMPL:f80 MEM0:r:mem32int  REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FILD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:w:IMPL:f80 MEM0:r:mem16int REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FILD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:w:IMPL:f80 MEM0:r:m64int  REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FIMUL', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDA MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FIMUL', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem16int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FINCSTP', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b110] RM[0b111]', 'OPERANDS': 'REG0=XED_REG_X87STATUS:rw:SUPP'},
{'ICLASS': 'FIST', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem32int REG0=XED_REG_ST0:r:IMPL:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FIST', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem16int REG0=XED_REG_ST0:r:IMPL:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FISTP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem32int REG0=XED_REG_ST0:r:IMPL:f80 REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FISTP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem16int REG0=XED_REG_ST0:r:IMPL:f80 REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FISTP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:m64int REG0=XED_REG_ST0:r:IMPL:f80 REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FISUB', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDA MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FISUB', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem16int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FISUBR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDA MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FISUBR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem16int REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:w:IMPL:f80 MEM0:r:mem32real  REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b000] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:w:IMPL:f80 REG1=X87():r:f80  REG2=XED_REG_X87PUSH:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:w:IMPL:f80 MEM0:r:mem80real  REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLD', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDD MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:w:IMPL:f80 MEM0:r:m64real  REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLD1', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b101] RM[0b000]', 'OPERANDS': 'REG0=XED_REG_ST0:w:SUPP:f80 REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLDCW', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-u   fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:r:mem16 REG0=XED_REG_X87CONTROL:w:SUPP REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLDENV', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xD9 MOD[mm] MOD!=3 REG[0b100] RM[nnn] mode64 norexw_prefix no66_prefix MODRM()', 'OPERANDS': 'MEM0:r:mem28 REG0=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLDL2E', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b101] RM[0b010]', 'OPERANDS': 'REG0=XED_REG_ST0:w:SUPP:f80 REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLDL2T', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b101] RM[0b001]', 'OPERANDS': 'REG0=XED_REG_ST0:w:SUPP:f80 REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLDLG2', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b101] RM[0b100]', 'OPERANDS': 'REG0=XED_REG_ST0:w:SUPP:f80 REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLDLN2', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b101] RM[0b101]', 'OPERANDS': 'REG0=XED_REG_ST0:w:SUPP:f80 REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLDPI', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b101] RM[0b011]', 'OPERANDS': 'REG0=XED_REG_ST0:w:SUPP:f80 REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FLDZ', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b101] RM[0b110]', 'OPERANDS': 'REG0=XED_REG_ST0:w:SUPP:f80 REG1=XED_REG_X87PUSH:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FMUL', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FMUL', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[0b11] MOD=3 REG[0b001] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FMUL', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:m64real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FMUL', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[0b11] MOD=3 REG[0b001] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FMULP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[0b11] MOD=3 REG[0b001] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP', 'COMMENT': '2011-02-10: the pop essentially occurs later. fmulp st2 reads st2,st0 and writes st1. but xed says st2 is written. No other way to do it.'},
{'ICLASS': 'FNCLEX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_NOWAIT X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-u   fc2-u   fc3-u   ]', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b100] RM[0b010]', 'OPERANDS': 'REG0=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FNINIT', 'CPL': '3', 'ATTRIBUTES': 'x87_mmx_state_w X87_NOWAIT X87_CONTROL NOTSX', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b100] RM[0b011]', 'OPERANDS': 'REG0=XED_REG_X87CONTROL:w:SUPP REG1=XED_REG_X87TAG:w:SUPP  REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FNOP', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'NOP X87_CONTROL NOTSX', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b010] RM[0b000]', 'OPERANDS': ''},
{'ICLASS': 'FNSAVE', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'x87_mmx_state_r x87_mmx_state_w X87_NOWAIT X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDD MOD[mm] MOD!=3 REG[0b110] RM[nnn] mode64 norexw_prefix no66_prefix  MODRM()', 'OPERANDS': 'MEM0:w:mem108  \\', 'REG0=XED_REG_X87CONTROL': 'rw:SUPP  \\', 'REG1=XED_REG_X87TAG': 'rw:SUPP  \\', 'REG3=XED_REG_X87STATUS': 'rw:SUPP'},
{'ICLASS': 'FNSTCW', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_NOWAIT X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-u   fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem16 REG0=XED_REG_X87CONTROL:r:SUPP REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FNSTENV', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_NOWAIT X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-u   fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[mm] MOD!=3 REG[0b110] RM[nnn] mode64 norexw_prefix no66_prefix MODRM()', 'OPERANDS': 'MEM0:w:mem28 REG0=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FNSTSW', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_NOWAIT  X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-u   fc2-u   fc3-u   ]', 'PATTERN': '0xDD MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem16 REG0=XED_REG_X87STATUS:rw:SUPP'},
{'ICLASS': 'FNSTSW', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_NOWAIT X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-u   fc1-u   fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[0b11] MOD=3 REG[0b100] RM[0b000]', 'OPERANDS': 'REG0=XED_REG_AX:w:IMPL REG1=XED_REG_X87STATUS:rw:SUPP'},
{'ICLASS': 'FPATAN', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b110] RM[0b011]', 'OPERANDS': 'REG0=XED_REG_ST0:r:SUPP:f80 REG1=XED_REG_ST1:rw:SUPP:f80 REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FPREM', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b111] RM[0b000]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_ST1:r:SUPP:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FPREM1', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b110] RM[0b101]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_ST1:r:SUPP:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FPTAN', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-mod fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b110] RM[0b010]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_ST1:w:SUPP:f80 REG2=XED_REG_X87PUSH:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FRNDINT', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b111] RM[0b100]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FRSTOR', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'x87_mmx_state_w X87_CONTROL NOTSX', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDD MOD[mm] MOD!=3 REG[0b100] RM[nnn] mode64 norexw_prefix no66_prefix MODRM()', 'OPERANDS': 'MEM0:r:mem108 REG0=XED_REG_X87CONTROL:w:SUPP'},
{'ICLASS': 'FSCALE', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b111] RM[0b101]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_ST1:r:SUPP:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSETPM287_NOP', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'NOP NOTSX', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b100] RM[0b100]', 'OPERANDS': '', 'COMMENT': 'UNDOC'},
{'ICLASS': 'FSIN', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-mod fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b111] RM[0b110]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSINCOS', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-mod fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b111] RM[0b011]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_ST1:w:SUPP:f80 REG2=XED_REG_X87PUSH:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSQRT', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b111] RM[0b010]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FST', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:mem32real REG0=XED_REG_ST0:r:IMPL:f80  REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FST', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDD MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:m64real REG0=XED_REG_ST0:r:IMPL:f80  REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FST', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDD MOD[0b11] MOD=3 REG[0b010] RM[nnn]', 'OPERANDS': 'REG0=X87():w:f80 REG1=XED_REG_ST0:r:IMPL:f80  REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSTP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDD MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()', 'OPERANDS': 'MEM0:w:m64real REG0=XED_REG_ST0:r:IMPL:f80 REG1=XED_REG_X87POP:r:SUPP REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSTP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDF MOD[0b11] MOD=3 REG[0b011] RM[nnn]', 'OPERANDS': 'REG0=X87():w:f80 REG1=XED_REG_ST0:r:IMPL:f80  REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP', 'COMMENT': 'UNDOC ALIASES', 'IFORM': 'FSTP_X87_ST0_DFD1'},
{'ICLASS': 'FSTPNCE', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'COMMENT': 'UNDOC ALIASES - empty top of stack behavior differs from FSTP.', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b011] RM[nnn]', 'OPERANDS': 'REG0=X87():w:f80 REG1=XED_REG_ST0:r:IMPL:f80  REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSUB', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSUB', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[0b11] MOD=3 REG[0b100] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSUB', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:m64real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSUB', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[0b11] MOD=3 REG[0b101] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSUBP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[0b11] MOD=3 REG[0b101] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP', 'COMMENT': '2011-02-10: the pop essentially occurs later. fsubp st2 reads st2,st0 and writes st1. but xed says st2 is written. No other way to do it.'},
{'ICLASS': 'FSUBR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:mem32real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSUBR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD8 MOD[0b11] MOD=3 REG[0b101] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 REG1=X87():r:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSUBR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 MEM0:r:m64real REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSUBR', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDC MOD[0b11] MOD=3 REG[0b100] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FSUBRP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDE MOD[0b11] MOD=3 REG[0b100] RM[nnn]', 'OPERANDS': 'REG0=X87():rw:f80 REG1=XED_REG_ST0:r:IMPL:f80 REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP', 'COMMENT': '2011-02-10: the pop essentially occurs later. fsubrp st2 reads st2,st0 and writes st1. but xed says st2 is written. No other way to do it.'},
{'ICLASS': 'FTST', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b100] RM[0b100]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FUCOM', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDD MOD[0b11] MOD=3 REG[0b100] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 REG1=X87():r:f80  REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FUCOMI', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ISA_SET': 'FCOMI', 'FLAGS': 'MUST [ zf-mod pf-mod cf-mod af-0 sf-0 of-0 fc1-mod ]', 'PATTERN': '0xDB MOD[0b11] MOD=3 REG[0b101] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 REG1=X87():r:f80   REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FUCOMIP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ISA_SET': 'FCOMI', 'FLAGS': 'MUST [ zf-mod pf-mod cf-mod  af-0 sf-0 of-0 fc1-mod ]', 'PATTERN': '0xDF MOD[0b11] MOD=3 REG[0b101] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 REG1=X87():r:f80   REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FUCOMP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDD MOD[0b11] MOD=3 REG[0b101] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:r:IMPL:f80 REG1=X87():r:f80  REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:rw:SUPP'},
{'ICLASS': 'FUCOMPP', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xDA MOD[0b11] MOD=3 REG[0b101] RM[0b001]', 'OPERANDS': 'REG0=XED_REG_ST0:r:SUPP:f80  REG1=XED_REG_ST1:r:SUPP:f80 REG2=XED_REG_X87POP2:rw:SUPP REG3=XED_REG_X87STATUS:rw:SUPP'},
{'ICLASS': 'FWAIT', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'ATTRIBUTES': 'X87_CONTROL NOTSX', 'PATTERN': '0x9B', 'OPERANDS': ''},
{'ICLASS': 'FXAM', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-mod fc1-mod fc2-mod fc3-mod ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b100] RM[0b101]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FXCH', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b001] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 REG1=X87():rw:f80   REG2=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FXCH', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'COMMENT': 'UNDOC ALIAS', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xDD MOD[0b11] MOD=3 REG[0b001] RM[nnn]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:IMPL:f80 REG1=X87():rw:f80   REG2=XED_REG_X87STATUS:w:SUPP', 'IFORM': 'FXCH_ST0_X87_DDC1'},
{'ICLASS': 'FXTRACT', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b110] RM[0b100]', 'OPERANDS': 'REG0=XED_REG_ST0:rw:SUPP:f80 REG1=XED_REG_ST1:w:SUPP:f80 REG2=XED_REG_X87PUSH:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FYL2X', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b110] RM[0b001]', 'OPERANDS': 'REG0=XED_REG_ST0:r:SUPP:f80 REG1=XED_REG_ST1:rw:SUPP:f80 REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
{'ICLASS': 'FYL2XP1', 'ATTRIBUTES': 'NOTSX', 'CPL': '3', 'CATEGORY': 'X87_ALU', 'EXTENSION': 'X87', 'FLAGS': 'MUST [ fc0-u   fc1-mod fc2-u   fc3-u   ]', 'PATTERN': '0xD9 MOD[0b11] MOD=3 REG[0b111] RM[0b001]', 'OPERANDS': 'REG0=XED_REG_ST0:r:SUPP:f80 REG1=XED_REG_ST1:rw:SUPP:f80 REG2=XED_REG_X87POP:r:SUPP REG3=XED_REG_X87STATUS:w:SUPP'},
]
