read_sverilog  test.sv 
compile
#report_timing
#report_area   
write -format verilog -hierarchy -output alu_gate.v
#quit!
