INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sim_1/new/cpu_tb_beq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb_beq
