#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Dec 30 23:23:34 2021
# Process ID: 14128
# Current directory: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12472 C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.xpr
# Log file: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/vivado.log
# Journal file: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Propietario/Documents/GitHub/Maquina_Expendedora_VHDL/MaquinaExpendedora2212' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Markv/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/Markv/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store' instead.
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/ip', nor could it be found using path 'C:/Users/Propietario/Documents/GitHub/Maquina_Expendedora_VHDL/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/ip'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.gen/sources_1', nor could it be found using path 'C:/Users/Propietario/Documents/GitHub/Maquina_Expendedora_VHDL/MaquinaExpendedora2212/MaquinaExpendedora.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'S:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1134.656 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd
update_compile_order -fileset sim_1
set_property top prescaler_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {15000ns} -objects [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/new/prescaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescaler_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'prescaler' does not have generic 'fin' [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd:21]
ERROR: [VRFC 10-3146] binding entity 'prescaler' does not have generic 'fout' [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd:22]
ERROR: [VRFC 10-718] formal port <reset> does not exist in entity <prescaler>.  Please compare the definition of block <prescaler> to its component declaration and its instantion to detect the mismatch. [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd:26]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit prescaler_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.656 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescaler_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <reset> does not exist in entity <prescaler>.  Please compare the definition of block <prescaler> to its component declaration and its instantion to detect the mismatch. [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd:26]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit prescaler_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.656 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescaler_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.prescaler [\prescaler(f_out=1000000)\]
Compiling architecture test of entity xil_defaultlib.prescaler_tb
Built simulation snapshot prescaler_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/xsim.dir/prescaler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/xsim.dir/prescaler_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 30 23:52:45 2021. For additional details about this file, please refer to the WebTalk help file at S:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 30 23:52:45 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1134.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prescaler_tb_behav -key {Behavioral:sim_1:Functional:prescaler_tb} -tclbatch {prescaler_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prescaler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prescaler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1134.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.656 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/new/prescaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescaler'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.prescaler [\prescaler(f_out=1000000)\]
Compiling architecture test of entity xil_defaultlib.prescaler_tb
Built simulation snapshot prescaler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prescaler_tb_behav -key {Behavioral:sim_1:Functional:prescaler_tb} -tclbatch {prescaler_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prescaler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prescaler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescaler_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.prescaler [prescaler_default]
Compiling architecture test of entity xil_defaultlib.prescaler_tb
Built simulation snapshot prescaler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prescaler_tb_behav -key {Behavioral:sim_1:Functional:prescaler_tb} -tclbatch {prescaler_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prescaler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prescaler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prescaler_tb_behav -key {Behavioral:sim_1:Functional:prescaler_tb} -tclbatch {prescaler_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prescaler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prescaler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.656 ; gain = 0.000
run all
Failure: [SUCCESS]: simulation finished.
Time: 2000020 ns  Iteration: 0  Process: /prescaler_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd
$finish called at time : 2000020 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd" Line 57
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {1500ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/new/prescaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescaler_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.prescaler [prescaler_default]
Compiling architecture test of entity xil_defaultlib.prescaler_tb
Built simulation snapshot prescaler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prescaler_tb_behav -key {Behavioral:sim_1:Functional:prescaler_tb} -tclbatch {prescaler_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prescaler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prescaler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {5000ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/prescaler_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescaler_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.prescaler [prescaler_default]
Compiling architecture test of entity xil_defaultlib.prescaler_tb
Built simulation snapshot prescaler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prescaler_tb_behav -key {Behavioral:sim_1:Functional:prescaler_tb} -tclbatch {prescaler_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prescaler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prescaler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.656 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {15000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prescaler_tb_behav -key {Behavioral:sim_1:Functional:prescaler_tb} -tclbatch {prescaler_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prescaler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prescaler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.656 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {40000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prescaler_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'prescaler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prescaler_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prescaler_tb_behav xil_defaultlib.prescaler_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prescaler_tb_behav -key {Behavioral:sim_1:Functional:prescaler_tb} -tclbatch {prescaler_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source prescaler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prescaler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
update_compile_order -fileset sim_1
set_property top sincro_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\sincro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\edgedetector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\prescaler_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\sincro_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\sincro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\edgedetector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\prescaler_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\sincro_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\sincro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\edgedetector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\prescaler_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\sincro_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sincro_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sincro' remains a black box since it has no binding entity [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sincro_tb
Built simulation snapshot sincro_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/xsim.dir/sincro_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/xsim.dir/sincro_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 31 01:04:25 2021. For additional details about this file, please refer to the WebTalk help file at S:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 31 01:04:25 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1134.656 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {400ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.656 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sincro_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sincro' remains a black box since it has no binding entity [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sincro_tb
Built simulation snapshot sincro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sincro' remains a black box since it has no binding entity [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {40000ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\sincro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\edgedetector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\prescaler_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\sincro_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\TOP.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/new/BCD_Decod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCD_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/new/BCD_a_7segments.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCD_a_7segments'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/new/DisplayExit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_exit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/edgedetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/sincro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescaler [\prescaler(f_out=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_decoder [bcd_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_a_7segments [bcd_a_7segments_default]
Compiling architecture behavioral of entity xil_defaultlib.display_exit [display_exit_default]
Compiling architecture structural of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40000ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.656 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescaler [\prescaler(f_out=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_decoder [bcd_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_a_7segments [bcd_a_7segments_default]
Compiling architecture behavioral of entity xil_defaultlib.display_exit [display_exit_default]
Compiling architecture structural of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40000ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1190.883 ; gain = 0.719
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescaler [\prescaler(f_out=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_decoder [bcd_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_a_7segments [bcd_a_7segments_default]
Compiling architecture behavioral of entity xil_defaultlib.display_exit [display_exit_default]
Compiling architecture structural of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40000ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1192.418 ; gain = 0.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top sincro_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {400ms} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sincro_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sincro' remains a black box since it has no binding entity [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sincro_tb
Built simulation snapshot sincro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ms
Failure: [SUCCESS]: simulation finished.
Time: 2000085 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 2000085 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1192.836 ; gain = 0.418
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {4ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sincro' remains a black box since it has no binding entity [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
Failure: [SUCCESS]: simulation finished.
Time: 2000085 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 2000085 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.930 ; gain = 1.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sincro_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sincro' remains a black box since it has no binding entity [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sincro_tb
Built simulation snapshot sincro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
Failure: [SUCCESS]: simulation finished.
Time: 85 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 85 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sincro' remains a black box since it has no binding entity [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
Failure: [SUCCESS]: simulation finished.
Time: 85 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 85 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1194.527 ; gain = 0.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sincro' remains a black box since it has no binding entity [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
Failure: [SUCCESS]: simulation finished.
Time: 85 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 85 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1195.754 ; gain = 1.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sincro_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sincro' remains a black box since it has no binding entity [C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sincro_tb
Built simulation snapshot sincro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
Failure: [SUCCESS]: simulation finished.
Time: 85 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 85 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/sincro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sincro_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.sincro_tb
Built simulation snapshot sincro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
Failure: [SUCCESS]: simulation finished.
Time: 85 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 85 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.191 ; gain = 0.438
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/sincro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.sincro_tb
Built simulation snapshot sincro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4ms
Failure: [SUCCESS]: simulation finished.
Time: 85 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 85 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.191 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Failure: [SUCCESS]: simulation finished.
Time: 85 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 85 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.191 ; gain = 0.000
run all
Failure: [SUCCESS]: simulation finished.
Time: 170 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 170 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sincro_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sincro_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sincro_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sincro_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sincro_tb_behav xil_defaultlib.sincro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.sincro_tb
Built simulation snapshot sincro_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sincro_tb_behav -key {Behavioral:sim_1:Functional:sincro_tb} -tclbatch {sincro_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sincro_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Failure: [SUCCESS]: simulation finished.
Time: 185 ns  Iteration: 0  Process: /sincro_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd
$finish called at time : 185 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/sincro_tb.vhd" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sincro_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1196.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'S:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/edgedetector_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/edgedetector_tb.vhd
update_compile_order -fileset sim_1
set_property top edgedetector_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\edgedetector_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\imports\new\top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\sincro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\edgedetector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\sincro_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\edgedetector_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\imports\new\top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\sincro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\edgedetector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\sincro_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\edgedetector_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\imports\new\top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\sincro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\edgedetector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\sincro_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\edgedetector_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\imports\new\top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\sincro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\edgedetector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\sincro_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\edgedetector_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\imports\new\top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\sincro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\edgedetector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sim_1\new\sincro_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Markv\Desktop\Maquina_Expendedora_VHDL-main\MaquinaExpendedora2212\MaquinaExpendedora.srcs\sources_1\imports\new\TOP.vhd:]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'edgedetector_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'edgedetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj edgedetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/edgedetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edgedetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot edgedetector_tb_behav xil_defaultlib.edgedetector_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot edgedetector_tb_behav xil_defaultlib.edgedetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.edgedetector_tb
Built simulation snapshot edgedetector_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/xsim.dir/edgedetector_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim/xsim.dir/edgedetector_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 31 02:17:50 2021. For additional details about this file, please refer to the WebTalk help file at S:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 31 02:17:50 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1201.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "edgedetector_tb_behav -key {Behavioral:sim_1:Functional:edgedetector_tb} -tclbatch {edgedetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source edgedetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Failure: [SUCCESS]: simulation finished.
Time: 173 ns  Iteration: 0  Process: /edgedetector_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/edgedetector_tb.vhd
$finish called at time : 173 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/edgedetector_tb.vhd" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'edgedetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1201.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1212.145 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'edgedetector_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'edgedetector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj edgedetector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/edgedetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edgedetector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot edgedetector_tb_behav xil_defaultlib.edgedetector_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot edgedetector_tb_behav xil_defaultlib.edgedetector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.edgedetector_tb
Built simulation snapshot edgedetector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "edgedetector_tb_behav -key {Behavioral:sim_1:Functional:edgedetector_tb} -tclbatch {edgedetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source edgedetector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Failure: [SUCCESS]: simulation finished.
Time: 223 ns  Iteration: 0  Process: /edgedetector_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/edgedetector_tb.vhd
$finish called at time : 223 ns : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/new/edgedetector_tb.vhd" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'edgedetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1212.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {15000ms} -objects [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescaler [\prescaler(f_out=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_decoder [bcd_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_a_7segments [bcd_a_7segments_default]
Compiling architecture behavioral of entity xil_defaultlib.display_exit [display_exit_default]
Compiling architecture structural of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15000ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescaler [\prescaler(f_out=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_decoder [bcd_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_a_7segments [bcd_a_7segments_default]
Compiling architecture behavioral of entity xil_defaultlib.display_exit [display_exit_default]
Compiling architecture structural of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15000ms
Failure: [SUCCESS]: simulation finished.
Time: 10075 ms  Iteration: 0  Process: /top_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd
$finish called at time : 10075 ms : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd" Line 173
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1220.133 ; gain = 0.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sources_1/imports/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescaler [\prescaler(f_out=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_decoder [bcd_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_a_7segments [bcd_a_7segments_default]
Compiling architecture behavioral of entity xil_defaultlib.display_exit [display_exit_default]
Compiling architecture structural of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15000ms
Failure: [SUCCESS]: simulation finished.
Time: 10075 ms  Iteration: 0  Process: /top_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd
$finish called at time : 10075 ms : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd" Line 173
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1220.621 ; gain = 0.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'S:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
"xelab -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea230094c27a4783aed3e4bff623dcc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescaler [\prescaler(f_out=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_decoder [bcd_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_a_7segments [bcd_a_7segments_default]
Compiling architecture behavioral of entity xil_defaultlib.display_exit [display_exit_default]
Compiling architecture structural of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15000ms
Failure: [SUCCESS]: simulation finished.
Time: 10075 ms  Iteration: 0  Process: /top_tb/tester  File: C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd
$finish called at time : 10075 ms : File "C:/Users/Markv/Desktop/Maquina_Expendedora_VHDL-main/MaquinaExpendedora2212/MaquinaExpendedora.srcs/sim_1/imports/new/top_tb.vhd" Line 173
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1225.578 ; gain = 0.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 02:31:41 2021...
