{"entity":{"clk":["in","std_logic"],"reset":["in","std_logic"],"incr":["in","std_logic"],"buttons":["in","std_logic_vector(3 downto 0)"],"leds":["out","std_logic_vector(3 downto 0)"]},"name":"led4_button4","constants":{"button_tab_c":["natural","2"]},"signals":{"buttons_d":["std_logic",""]},"aliases":{},"command":"../design/modelsim_compile.cmd pulse_gen_alt.vhdl"}