# N bit Parallel Prefix Adder using Verilog HDL

## Generate Verilog Code
```
python3 build.py -n 16 -t 10
```
Generates prefix adder for 16 bits and adds 10 test cases
## Compile and open gtkwave
```
make
```

## Only compile
```
make compile
```

## Open gtkwave (only after compile)
```
make wave
```