{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731291422908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731291422909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 23:17:02 2024 " "Processing started: Sun Nov 10 23:17:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731291422909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291422909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off motherboard -c motherboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291422909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731291423405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731291423405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motherboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file motherboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 motherboard " "Found entity 1: motherboard" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731291431575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291431575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "motherboard " "Elaborating entity \"motherboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731291431647 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "e " "Converted elements in bus name \"e\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[0\] e0 " "Converted element name(s) from \"e\[0\]\" to \"e0\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 512 104 142 536 "e\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291431655 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[1\] e1 " "Converted element name(s) from \"e\[1\]\" to \"e1\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 544 104 152 568 "e\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291431655 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[2\] e2 " "Converted element name(s) from \"e\[2\]\" to \"e2\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 576 104 149 600 "e\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291431655 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[3\] e3 " "Converted element name(s) from \"e\[3\]\" to \"e3\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 608 104 146 632 "e\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291431655 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[4\] e4 " "Converted element name(s) from \"e\[4\]\" to \"e4\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 640 104 146 664 "e\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291431655 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[5\] e5 " "Converted element name(s) from \"e\[5\]\" to \"e5\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 672 104 149 696 "e\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291431655 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[6\] e6 " "Converted element name(s) from \"e\[6\]\" to \"e6\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 704 104 150 728 "e\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291431655 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[7\] e7 " "Converted element name(s) from \"e\[7\]\" to \"e7\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 736 104 152 760 "e\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291431655 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[7..0\] e7..0 " "Converted element name(s) from \"e\[7..0\]\" to \"e7..0\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 336 472 536 360 "e\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291431655 ""}  } { { "motherboard.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 512 104 142 536 "e\[0\]" "" } { 544 104 152 568 "e\[1\]" "" } { 576 104 149 600 "e\[2\]" "" } { 608 104 146 632 "e\[3\]" "" } { 640 104 146 664 "e\[4\]" "" } { 672 104 149 696 "e\[5\]" "" } { 704 104 150 728 "e\[6\]" "" } { 736 104 152 760 "e\[7\]" "" } { 336 472 536 360 "e\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1731291431655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aula04.bdf 1 1 " "Using design file aula04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula04 " "Found entity 1: aula04" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/aula04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731291431679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731291431679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula04 aula04:inst2 " "Elaborating entity \"aula04\" for hierarchy \"aula04:inst2\"" {  } { { "motherboard.bdf" "inst2" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { -232 1248 1392 -72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731291431680 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst21 " "Block or symbol \"OR4\" of instance \"inst21\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/aula04.bdf" { { 2040 416 480 2120 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731291431680 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst64 " "Block or symbol \"NOT\" of instance \"inst64\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/aula04.bdf" { { 960 176 224 992 "inst64" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731291431680 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst71 " "Block or symbol \"NOT\" of instance \"inst71\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/aula04.bdf" { { 1232 72 120 1264 "inst71" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731291431681 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst76 " "Block or symbol \"NOT\" of instance \"inst76\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/aula04.bdf" { { 1400 160 208 1432 "inst76" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731291431681 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst78 " "Block or symbol \"NOT\" of instance \"inst78\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/motherboard/aula04.bdf" { { 1432 240 288 1464 "inst78" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731291431681 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.vhd 2 1 " "Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731291432106 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731291432106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731291432106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst1\"" {  } { { "motherboard.bdf" "inst1" { Schematic "C:/Users/maico/Desktop/motherboard/motherboard.bdf" { { 280 536 760 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731291432112 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_ULA cpu.vhd(115) " "VHDL Process Statement warning at cpu.vhd(115): signal \"INIT_ULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESULT cpu.vhd(116) " "VHDL Process Statement warning at cpu.vhd(116): signal \"RESULT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(135) " "VHDL Process Statement warning at cpu.vhd(135): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(153) " "VHDL Process Statement warning at cpu.vhd(153): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(154) " "VHDL Process Statement warning at cpu.vhd(154): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(175) " "VHDL Process Statement warning at cpu.vhd(175): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(176) " "VHDL Process Statement warning at cpu.vhd(176): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(178) " "VHDL Process Statement warning at cpu.vhd(178): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(179) " "VHDL Process Statement warning at cpu.vhd(179): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(180) " "VHDL Process Statement warning at cpu.vhd(180): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432116 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(182) " "VHDL Process Statement warning at cpu.vhd(182): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(183) " "VHDL Process Statement warning at cpu.vhd(183): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(184) " "VHDL Process Statement warning at cpu.vhd(184): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(186) " "VHDL Process Statement warning at cpu.vhd(186): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(188) " "VHDL Process Statement warning at cpu.vhd(188): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(189) " "VHDL Process Statement warning at cpu.vhd(189): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(190) " "VHDL Process Statement warning at cpu.vhd(190): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(191) " "VHDL Process Statement warning at cpu.vhd(191): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(194) " "VHDL Process Statement warning at cpu.vhd(194): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(195) " "VHDL Process Statement warning at cpu.vhd(195): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(197) " "VHDL Process Statement warning at cpu.vhd(197): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(198) " "VHDL Process Statement warning at cpu.vhd(198): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(199) " "VHDL Process Statement warning at cpu.vhd(199): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(201) " "VHDL Process Statement warning at cpu.vhd(201): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(202) " "VHDL Process Statement warning at cpu.vhd(202): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(203) " "VHDL Process Statement warning at cpu.vhd(203): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(204) " "VHDL Process Statement warning at cpu.vhd(204): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(205) " "VHDL Process Statement warning at cpu.vhd(205): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(206) " "VHDL Process Statement warning at cpu.vhd(206): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(208) " "VHDL Process Statement warning at cpu.vhd(208): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(209) " "VHDL Process Statement warning at cpu.vhd(209): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(210) " "VHDL Process Statement warning at cpu.vhd(210): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(211) " "VHDL Process Statement warning at cpu.vhd(211): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(212) " "VHDL Process Statement warning at cpu.vhd(212): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(213) " "VHDL Process Statement warning at cpu.vhd(213): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(214) " "VHDL Process Statement warning at cpu.vhd(214): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(215) " "VHDL Process Statement warning at cpu.vhd(215): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(216) " "VHDL Process Statement warning at cpu.vhd(216): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(217) " "VHDL Process Statement warning at cpu.vhd(217): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(218) " "VHDL Process Statement warning at cpu.vhd(218): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(219) " "VHDL Process Statement warning at cpu.vhd(219): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(221) " "VHDL Process Statement warning at cpu.vhd(221): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(222) " "VHDL Process Statement warning at cpu.vhd(222): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(223) " "VHDL Process Statement warning at cpu.vhd(223): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(225) " "VHDL Process Statement warning at cpu.vhd(225): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(226) " "VHDL Process Statement warning at cpu.vhd(226): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(227) " "VHDL Process Statement warning at cpu.vhd(227): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(228) " "VHDL Process Statement warning at cpu.vhd(228): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(229) " "VHDL Process Statement warning at cpu.vhd(229): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(230) " "VHDL Process Statement warning at cpu.vhd(230): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(239) " "VHDL Process Statement warning at cpu.vhd(239): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(240) " "VHDL Process Statement warning at cpu.vhd(240): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(241) " "VHDL Process Statement warning at cpu.vhd(241): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432117 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(242) " "VHDL Process Statement warning at cpu.vhd(242): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(243) " "VHDL Process Statement warning at cpu.vhd(243): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(244) " "VHDL Process Statement warning at cpu.vhd(244): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(245) " "VHDL Process Statement warning at cpu.vhd(245): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(254) " "VHDL Process Statement warning at cpu.vhd(254): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(255) " "VHDL Process Statement warning at cpu.vhd(255): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(262) " "VHDL Process Statement warning at cpu.vhd(262): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRzero cpu.vhd(263) " "VHDL Process Statement warning at cpu.vhd(263): signal \"FRzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(264) " "VHDL Process Statement warning at cpu.vhd(264): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(273) " "VHDL Process Statement warning at cpu.vhd(273): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRzero cpu.vhd(274) " "VHDL Process Statement warning at cpu.vhd(274): signal \"FRzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRmaior cpu.vhd(274) " "VHDL Process Statement warning at cpu.vhd(274): signal \"FRmaior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(275) " "VHDL Process Statement warning at cpu.vhd(275): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(283) " "VHDL Process Statement warning at cpu.vhd(283): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(285) " "VHDL Process Statement warning at cpu.vhd(285): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(286) " "VHDL Process Statement warning at cpu.vhd(286): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(288) " "VHDL Process Statement warning at cpu.vhd(288): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(289) " "VHDL Process Statement warning at cpu.vhd(289): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(291) " "VHDL Process Statement warning at cpu.vhd(291): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(292) " "VHDL Process Statement warning at cpu.vhd(292): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(294) " "VHDL Process Statement warning at cpu.vhd(294): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(295) " "VHDL Process Statement warning at cpu.vhd(295): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(297) " "VHDL Process Statement warning at cpu.vhd(297): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(298) " "VHDL Process Statement warning at cpu.vhd(298): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(300) " "VHDL Process Statement warning at cpu.vhd(300): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(301) " "VHDL Process Statement warning at cpu.vhd(301): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(303) " "VHDL Process Statement warning at cpu.vhd(303): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(304) " "VHDL Process Statement warning at cpu.vhd(304): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(306) " "VHDL Process Statement warning at cpu.vhd(306): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(307) " "VHDL Process Statement warning at cpu.vhd(307): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(309) " "VHDL Process Statement warning at cpu.vhd(309): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(310) " "VHDL Process Statement warning at cpu.vhd(310): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(312) " "VHDL Process Statement warning at cpu.vhd(312): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(313) " "VHDL Process Statement warning at cpu.vhd(313): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(315) " "VHDL Process Statement warning at cpu.vhd(315): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(316) " "VHDL Process Statement warning at cpu.vhd(316): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(318) " "VHDL Process Statement warning at cpu.vhd(318): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(319) " "VHDL Process Statement warning at cpu.vhd(319): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(328) " "VHDL Process Statement warning at cpu.vhd(328): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(330) " "VHDL Process Statement warning at cpu.vhd(330): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(331) " "VHDL Process Statement warning at cpu.vhd(331): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(332) " "VHDL Process Statement warning at cpu.vhd(332): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(335) " "VHDL Process Statement warning at cpu.vhd(335): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(336) " "VHDL Process Statement warning at cpu.vhd(336): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(337) " "VHDL Process Statement warning at cpu.vhd(337): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(340) " "VHDL Process Statement warning at cpu.vhd(340): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(341) " "VHDL Process Statement warning at cpu.vhd(341): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(342) " "VHDL Process Statement warning at cpu.vhd(342): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432118 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(345) " "VHDL Process Statement warning at cpu.vhd(345): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(346) " "VHDL Process Statement warning at cpu.vhd(346): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(348) " "VHDL Process Statement warning at cpu.vhd(348): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(349) " "VHDL Process Statement warning at cpu.vhd(349): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(350) " "VHDL Process Statement warning at cpu.vhd(350): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(353) " "VHDL Process Statement warning at cpu.vhd(353): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(354) " "VHDL Process Statement warning at cpu.vhd(354): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(355) " "VHDL Process Statement warning at cpu.vhd(355): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(358) " "VHDL Process Statement warning at cpu.vhd(358): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(359) " "VHDL Process Statement warning at cpu.vhd(359): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(360) " "VHDL Process Statement warning at cpu.vhd(360): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(363) " "VHDL Process Statement warning at cpu.vhd(363): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(364) " "VHDL Process Statement warning at cpu.vhd(364): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(366) " "VHDL Process Statement warning at cpu.vhd(366): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(367) " "VHDL Process Statement warning at cpu.vhd(367): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(368) " "VHDL Process Statement warning at cpu.vhd(368): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(371) " "VHDL Process Statement warning at cpu.vhd(371): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(372) " "VHDL Process Statement warning at cpu.vhd(372): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(373) " "VHDL Process Statement warning at cpu.vhd(373): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(376) " "VHDL Process Statement warning at cpu.vhd(376): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(377) " "VHDL Process Statement warning at cpu.vhd(377): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(378) " "VHDL Process Statement warning at cpu.vhd(378): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(381) " "VHDL Process Statement warning at cpu.vhd(381): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(382) " "VHDL Process Statement warning at cpu.vhd(382): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(395) " "VHDL Process Statement warning at cpu.vhd(395): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(397) " "VHDL Process Statement warning at cpu.vhd(397): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(398) " "VHDL Process Statement warning at cpu.vhd(398): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(400) " "VHDL Process Statement warning at cpu.vhd(400): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(401) " "VHDL Process Statement warning at cpu.vhd(401): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(403) " "VHDL Process Statement warning at cpu.vhd(403): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(404) " "VHDL Process Statement warning at cpu.vhd(404): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(406) " "VHDL Process Statement warning at cpu.vhd(406): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(407) " "VHDL Process Statement warning at cpu.vhd(407): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(409) " "VHDL Process Statement warning at cpu.vhd(409): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(410) " "VHDL Process Statement warning at cpu.vhd(410): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(412) " "VHDL Process Statement warning at cpu.vhd(412): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(413) " "VHDL Process Statement warning at cpu.vhd(413): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(422) " "VHDL Process Statement warning at cpu.vhd(422): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(424) " "VHDL Process Statement warning at cpu.vhd(424): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada cpu.vhd(425) " "VHDL Process Statement warning at cpu.vhd(425): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(427) " "VHDL Process Statement warning at cpu.vhd(427): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada cpu.vhd(428) " "VHDL Process Statement warning at cpu.vhd(428): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(430) " "VHDL Process Statement warning at cpu.vhd(430): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada cpu.vhd(431) " "VHDL Process Statement warning at cpu.vhd(431): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(440) " "VHDL Process Statement warning at cpu.vhd(440): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(442) " "VHDL Process Statement warning at cpu.vhd(442): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(443) " "VHDL Process Statement warning at cpu.vhd(443): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(445) " "VHDL Process Statement warning at cpu.vhd(445): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432119 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(446) " "VHDL Process Statement warning at cpu.vhd(446): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(448) " "VHDL Process Statement warning at cpu.vhd(448): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(449) " "VHDL Process Statement warning at cpu.vhd(449): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(458) " "VHDL Process Statement warning at cpu.vhd(458): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ESPERA cpu.vhd(459) " "VHDL Process Statement warning at cpu.vhd(459): signal \"ESPERA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wait2 cpu.vhd(463) " "VHDL Process Statement warning at cpu.vhd(463): signal \"wait2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(494) " "VHDL Process Statement warning at cpu.vhd(494): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(495) " "VHDL Process Statement warning at cpu.vhd(495): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(497) " "VHDL Process Statement warning at cpu.vhd(497): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(498) " "VHDL Process Statement warning at cpu.vhd(498): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(501) " "VHDL Process Statement warning at cpu.vhd(501): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(502) " "VHDL Process Statement warning at cpu.vhd(502): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(505) " "VHDL Process Statement warning at cpu.vhd(505): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(506) " "VHDL Process Statement warning at cpu.vhd(506): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(509) " "VHDL Process Statement warning at cpu.vhd(509): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(510) " "VHDL Process Statement warning at cpu.vhd(510): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(513) " "VHDL Process Statement warning at cpu.vhd(513): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(514) " "VHDL Process Statement warning at cpu.vhd(514): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(517) " "VHDL Process Statement warning at cpu.vhd(517): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(518) " "VHDL Process Statement warning at cpu.vhd(518): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(530) " "VHDL Process Statement warning at cpu.vhd(530): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(531) " "VHDL Process Statement warning at cpu.vhd(531): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(538) " "VHDL Process Statement warning at cpu.vhd(538): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRzero cpu.vhd(539) " "VHDL Process Statement warning at cpu.vhd(539): signal \"FRzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(540) " "VHDL Process Statement warning at cpu.vhd(540): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(548) " "VHDL Process Statement warning at cpu.vhd(548): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRzero cpu.vhd(549) " "VHDL Process Statement warning at cpu.vhd(549): signal \"FRzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRmaior cpu.vhd(549) " "VHDL Process Statement warning at cpu.vhd(549): signal \"FRmaior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(550) " "VHDL Process Statement warning at cpu.vhd(550): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(558) " "VHDL Process Statement warning at cpu.vhd(558): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(560) " "VHDL Process Statement warning at cpu.vhd(560): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(561) " "VHDL Process Statement warning at cpu.vhd(561): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(563) " "VHDL Process Statement warning at cpu.vhd(563): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(564) " "VHDL Process Statement warning at cpu.vhd(564): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(566) " "VHDL Process Statement warning at cpu.vhd(566): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(567) " "VHDL Process Statement warning at cpu.vhd(567): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(569) " "VHDL Process Statement warning at cpu.vhd(569): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(570) " "VHDL Process Statement warning at cpu.vhd(570): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(572) " "VHDL Process Statement warning at cpu.vhd(572): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(573) " "VHDL Process Statement warning at cpu.vhd(573): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(575) " "VHDL Process Statement warning at cpu.vhd(575): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(576) " "VHDL Process Statement warning at cpu.vhd(576): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(578) " "VHDL Process Statement warning at cpu.vhd(578): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(579) " "VHDL Process Statement warning at cpu.vhd(579): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(581) " "VHDL Process Statement warning at cpu.vhd(581): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(582) " "VHDL Process Statement warning at cpu.vhd(582): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432120 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(584) " "VHDL Process Statement warning at cpu.vhd(584): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(585) " "VHDL Process Statement warning at cpu.vhd(585): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(587) " "VHDL Process Statement warning at cpu.vhd(587): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(588) " "VHDL Process Statement warning at cpu.vhd(588): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(590) " "VHDL Process Statement warning at cpu.vhd(590): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(591) " "VHDL Process Statement warning at cpu.vhd(591): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(593) " "VHDL Process Statement warning at cpu.vhd(593): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(594) " "VHDL Process Statement warning at cpu.vhd(594): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(603) " "VHDL Process Statement warning at cpu.vhd(603): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(606) " "VHDL Process Statement warning at cpu.vhd(606): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(607) " "VHDL Process Statement warning at cpu.vhd(607): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(608) " "VHDL Process Statement warning at cpu.vhd(608): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(611) " "VHDL Process Statement warning at cpu.vhd(611): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(612) " "VHDL Process Statement warning at cpu.vhd(612): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(613) " "VHDL Process Statement warning at cpu.vhd(613): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(616) " "VHDL Process Statement warning at cpu.vhd(616): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 616 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(617) " "VHDL Process Statement warning at cpu.vhd(617): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(618) " "VHDL Process Statement warning at cpu.vhd(618): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(647) " "VHDL Process Statement warning at cpu.vhd(647): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 647 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(649) " "VHDL Process Statement warning at cpu.vhd(649): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 649 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(650) " "VHDL Process Statement warning at cpu.vhd(650): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 650 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(652) " "VHDL Process Statement warning at cpu.vhd(652): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(653) " "VHDL Process Statement warning at cpu.vhd(653): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(655) " "VHDL Process Statement warning at cpu.vhd(655): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(656) " "VHDL Process Statement warning at cpu.vhd(656): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(665) " "VHDL Process Statement warning at cpu.vhd(665): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 665 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RA cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"RA\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RB cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"RB\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"RR\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"data_in\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "raddress cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"raddress\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waddress cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"waddress\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write1 cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"write1\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INIT_ULA cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"INIT_ULA\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED1 cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"LED1\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED2 cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"LED2\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED3 cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"LED3\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432121 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED4 cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"LED4\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED5 cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"LED5\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"X\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaREAL cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"saidaREAL\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ESPERA cpu.vhd(94) " "VHDL Process Statement warning at cpu.vhd(94): inferring latch(es) for signal or variable \"ESPERA\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SUPERIOR cpu.vhd(685) " "VHDL Variable Declaration warning at cpu.vhd(685): used initial value expression for variable \"SUPERIOR\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 685 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INFERIOR cpu.vhd(686) " "VHDL Variable Declaration warning at cpu.vhd(686): used initial value expression for variable \"INFERIOR\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 686 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "X_SOMA cpu.vhd(687) " "VHDL Variable Declaration warning at cpu.vhd(687): used initial value expression for variable \"X_SOMA\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 687 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Y_SOMA cpu.vhd(688) " "VHDL Variable Declaration warning at cpu.vhd(688): used initial value expression for variable \"Y_SOMA\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 688 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_ULA cpu.vhd(697) " "VHDL Process Statement warning at cpu.vhd(697): signal \"INIT_ULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(698) " "VHDL Process Statement warning at cpu.vhd(698): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 698 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(715) " "VHDL Process Statement warning at cpu.vhd(715): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(732) " "VHDL Process Statement warning at cpu.vhd(732): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 732 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(736) " "VHDL Process Statement warning at cpu.vhd(736): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(740) " "VHDL Process Statement warning at cpu.vhd(740): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 740 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(744) " "VHDL Process Statement warning at cpu.vhd(744): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT cpu.vhd(681) " "VHDL Process Statement warning at cpu.vhd(681): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRzero cpu.vhd(681) " "VHDL Process Statement warning at cpu.vhd(681): inferring latch(es) for signal or variable \"FRzero\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRmaior cpu.vhd(681) " "VHDL Process Statement warning at cpu.vhd(681): inferring latch(es) for signal or variable \"FRmaior\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRmaior cpu.vhd(681) " "Inferred latch for \"FRmaior\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRzero cpu.vhd(681) " "Inferred latch for \"FRzero\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] cpu.vhd(681) " "Inferred latch for \"RESULT\[0\]\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] cpu.vhd(681) " "Inferred latch for \"RESULT\[1\]\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] cpu.vhd(681) " "Inferred latch for \"RESULT\[2\]\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] cpu.vhd(681) " "Inferred latch for \"RESULT\[3\]\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] cpu.vhd(681) " "Inferred latch for \"RESULT\[4\]\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] cpu.vhd(681) " "Inferred latch for \"RESULT\[5\]\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] cpu.vhd(681) " "Inferred latch for \"RESULT\[6\]\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] cpu.vhd(681) " "Inferred latch for \"RESULT\[7\]\" at cpu.vhd(681)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESPERA cpu.vhd(94) " "Inferred latch for \"ESPERA\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[0\] cpu.vhd(94) " "Inferred latch for \"saidaREAL\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[1\] cpu.vhd(94) " "Inferred latch for \"saidaREAL\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[2\] cpu.vhd(94) " "Inferred latch for \"saidaREAL\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[3\] cpu.vhd(94) " "Inferred latch for \"saidaREAL\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[4\] cpu.vhd(94) " "Inferred latch for \"saidaREAL\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[5\] cpu.vhd(94) " "Inferred latch for \"saidaREAL\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[6\] cpu.vhd(94) " "Inferred latch for \"saidaREAL\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[7\] cpu.vhd(94) " "Inferred latch for \"saidaREAL\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] cpu.vhd(94) " "Inferred latch for \"Y\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] cpu.vhd(94) " "Inferred latch for \"Y\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] cpu.vhd(94) " "Inferred latch for \"Y\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] cpu.vhd(94) " "Inferred latch for \"Y\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] cpu.vhd(94) " "Inferred latch for \"Y\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] cpu.vhd(94) " "Inferred latch for \"Y\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432122 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] cpu.vhd(94) " "Inferred latch for \"Y\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] cpu.vhd(94) " "Inferred latch for \"Y\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] cpu.vhd(94) " "Inferred latch for \"X\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] cpu.vhd(94) " "Inferred latch for \"X\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] cpu.vhd(94) " "Inferred latch for \"X\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] cpu.vhd(94) " "Inferred latch for \"X\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] cpu.vhd(94) " "Inferred latch for \"X\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] cpu.vhd(94) " "Inferred latch for \"X\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] cpu.vhd(94) " "Inferred latch for \"X\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] cpu.vhd(94) " "Inferred latch for \"X\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED5 cpu.vhd(94) " "Inferred latch for \"LED5\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4 cpu.vhd(94) " "Inferred latch for \"LED4\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED3 cpu.vhd(94) " "Inferred latch for \"LED3\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2 cpu.vhd(94) " "Inferred latch for \"LED2\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1 cpu.vhd(94) " "Inferred latch for \"LED1\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INIT_ULA cpu.vhd(94) " "Inferred latch for \"INIT_ULA\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write1 cpu.vhd(94) " "Inferred latch for \"write1\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[0\] cpu.vhd(94) " "Inferred latch for \"waddress\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[1\] cpu.vhd(94) " "Inferred latch for \"waddress\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[2\] cpu.vhd(94) " "Inferred latch for \"waddress\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[3\] cpu.vhd(94) " "Inferred latch for \"waddress\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[4\] cpu.vhd(94) " "Inferred latch for \"waddress\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[5\] cpu.vhd(94) " "Inferred latch for \"waddress\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[6\] cpu.vhd(94) " "Inferred latch for \"waddress\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[7\] cpu.vhd(94) " "Inferred latch for \"waddress\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[0\] cpu.vhd(94) " "Inferred latch for \"raddress\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[1\] cpu.vhd(94) " "Inferred latch for \"raddress\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[2\] cpu.vhd(94) " "Inferred latch for \"raddress\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[3\] cpu.vhd(94) " "Inferred latch for \"raddress\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[4\] cpu.vhd(94) " "Inferred latch for \"raddress\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[5\] cpu.vhd(94) " "Inferred latch for \"raddress\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[6\] cpu.vhd(94) " "Inferred latch for \"raddress\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[7\] cpu.vhd(94) " "Inferred latch for \"raddress\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] cpu.vhd(94) " "Inferred latch for \"data_in\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] cpu.vhd(94) " "Inferred latch for \"data_in\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] cpu.vhd(94) " "Inferred latch for \"data_in\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] cpu.vhd(94) " "Inferred latch for \"data_in\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] cpu.vhd(94) " "Inferred latch for \"data_in\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] cpu.vhd(94) " "Inferred latch for \"data_in\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] cpu.vhd(94) " "Inferred latch for \"data_in\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] cpu.vhd(94) " "Inferred latch for \"data_in\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] cpu.vhd(94) " "Inferred latch for \"IR\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] cpu.vhd(94) " "Inferred latch for \"IR\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] cpu.vhd(94) " "Inferred latch for \"IR\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] cpu.vhd(94) " "Inferred latch for \"IR\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] cpu.vhd(94) " "Inferred latch for \"IR\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] cpu.vhd(94) " "Inferred latch for \"IR\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] cpu.vhd(94) " "Inferred latch for \"IR\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] cpu.vhd(94) " "Inferred latch for \"IR\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] cpu.vhd(94) " "Inferred latch for \"PC\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] cpu.vhd(94) " "Inferred latch for \"PC\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432123 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] cpu.vhd(94) " "Inferred latch for \"PC\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] cpu.vhd(94) " "Inferred latch for \"PC\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] cpu.vhd(94) " "Inferred latch for \"PC\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] cpu.vhd(94) " "Inferred latch for \"PC\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] cpu.vhd(94) " "Inferred latch for \"PC\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] cpu.vhd(94) " "Inferred latch for \"PC\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[0\] cpu.vhd(94) " "Inferred latch for \"RR\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[1\] cpu.vhd(94) " "Inferred latch for \"RR\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[2\] cpu.vhd(94) " "Inferred latch for \"RR\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[3\] cpu.vhd(94) " "Inferred latch for \"RR\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[4\] cpu.vhd(94) " "Inferred latch for \"RR\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[5\] cpu.vhd(94) " "Inferred latch for \"RR\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[6\] cpu.vhd(94) " "Inferred latch for \"RR\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[7\] cpu.vhd(94) " "Inferred latch for \"RR\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[0\] cpu.vhd(94) " "Inferred latch for \"RB\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[1\] cpu.vhd(94) " "Inferred latch for \"RB\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[2\] cpu.vhd(94) " "Inferred latch for \"RB\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[3\] cpu.vhd(94) " "Inferred latch for \"RB\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[4\] cpu.vhd(94) " "Inferred latch for \"RB\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[5\] cpu.vhd(94) " "Inferred latch for \"RB\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[6\] cpu.vhd(94) " "Inferred latch for \"RB\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[7\] cpu.vhd(94) " "Inferred latch for \"RB\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[0\] cpu.vhd(94) " "Inferred latch for \"RA\[0\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[1\] cpu.vhd(94) " "Inferred latch for \"RA\[1\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[2\] cpu.vhd(94) " "Inferred latch for \"RA\[2\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[3\] cpu.vhd(94) " "Inferred latch for \"RA\[3\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[4\] cpu.vhd(94) " "Inferred latch for \"RA\[4\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[5\] cpu.vhd(94) " "Inferred latch for \"RA\[5\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[6\] cpu.vhd(94) " "Inferred latch for \"RA\[6\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[7\] cpu.vhd(94) " "Inferred latch for \"RA\[7\]\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exec2 cpu.vhd(100) " "Inferred latch for \"state.exec2\" at cpu.vhd(100)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exec cpu.vhd(100) " "Inferred latch for \"state.exec\" at cpu.vhd(100)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.decode cpu.vhd(100) " "Inferred latch for \"state.decode\" at cpu.vhd(100)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.fetch2 cpu.vhd(100) " "Inferred latch for \"state.fetch2\" at cpu.vhd(100)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.fetch cpu.vhd(100) " "Inferred latch for \"state.fetch\" at cpu.vhd(100)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432124 "|motherboard|cpu:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "ram256x8.vhd 2 1 " "Using design file ram256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "ram256x8.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731291432138 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram256x8 " "Found entity 1: ram256x8" {  } { { "ram256x8.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731291432138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731291432138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256x8 cpu:inst1\|ram256x8:ram_instance " "Elaborating entity \"ram256x8\" for hierarchy \"cpu:inst1\|ram256x8:ram_instance\"" {  } { { "cpu.vhd" "ram_instance" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731291432139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "altsyncram_component" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731291432199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731291432223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram256X8.mif " "Parameter \"init_file\" = \"ram256X8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731291432223 ""}  } { { "ram256x8.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731291432223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o04 " "Found entity 1: altsyncram_3o04" {  } { { "db/altsyncram_3o04.tdf" "" { Text "C:/Users/maico/Desktop/motherboard/db/altsyncram_3o04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731291432273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291432273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3o04 cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_3o04:auto_generated " "Elaborating entity \"altsyncram_3o04\" for hierarchy \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_3o04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731291432273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RA\[0\] " "Latch cpu:inst1\|RA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RA\[1\] " "Latch cpu:inst1\|RA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RA\[2\] " "Latch cpu:inst1\|RA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RA\[3\] " "Latch cpu:inst1\|RA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RA\[4\] " "Latch cpu:inst1\|RA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RA\[5\] " "Latch cpu:inst1\|RA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RA\[6\] " "Latch cpu:inst1\|RA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RA\[7\] " "Latch cpu:inst1\|RA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RR\[0\] " "Latch cpu:inst1\|RR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RR\[1\] " "Latch cpu:inst1\|RR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RR\[2\] " "Latch cpu:inst1\|RR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RR\[3\] " "Latch cpu:inst1\|RR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433071 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RR\[4\] " "Latch cpu:inst1\|RR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RR\[5\] " "Latch cpu:inst1\|RR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RR\[6\] " "Latch cpu:inst1\|RR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RR\[7\] " "Latch cpu:inst1\|RR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|saidaREAL\[3\] " "Latch cpu:inst1\|saidaREAL\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|saidaREAL\[2\] " "Latch cpu:inst1\|saidaREAL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|saidaREAL\[1\] " "Latch cpu:inst1\|saidaREAL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|saidaREAL\[0\] " "Latch cpu:inst1\|saidaREAL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|saidaREAL\[7\] " "Latch cpu:inst1\|saidaREAL\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|saidaREAL\[6\] " "Latch cpu:inst1\|saidaREAL\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|saidaREAL\[5\] " "Latch cpu:inst1\|saidaREAL\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|saidaREAL\[4\] " "Latch cpu:inst1\|saidaREAL\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|INIT_ULA " "Latch cpu:inst1\|INIT_ULA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RB\[0\] " "Latch cpu:inst1\|RB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|state.decode_7147 " "Latch cpu:inst1\|state.decode_7147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|state.exec2_7047 " "Latch cpu:inst1\|state.exec2_7047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|state.exec_7097 " "Latch cpu:inst1\|state.exec_7097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RB\[1\] " "Latch cpu:inst1\|RB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433072 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RB\[2\] " "Latch cpu:inst1\|RB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RB\[3\] " "Latch cpu:inst1\|RB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RB\[4\] " "Latch cpu:inst1\|RB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RB\[5\] " "Latch cpu:inst1\|RB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RB\[6\] " "Latch cpu:inst1\|RB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RB\[7\] " "Latch cpu:inst1\|RB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[0\] " "Latch cpu:inst1\|RESULT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|state.fetch_7247 " "Latch cpu:inst1\|state.fetch_7247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec2_7047 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec2_7047" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[1\] " "Latch cpu:inst1\|RESULT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[2\] " "Latch cpu:inst1\|RESULT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[3\] " "Latch cpu:inst1\|RESULT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[4\] " "Latch cpu:inst1\|RESULT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[5\] " "Latch cpu:inst1\|RESULT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[6\] " "Latch cpu:inst1\|RESULT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[7\] " "Latch cpu:inst1\|RESULT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 681 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|X\[7\] " "Latch cpu:inst1\|X\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433073 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|Y\[7\] " "Latch cpu:inst1\|Y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|write1 " "Latch cpu:inst1\|write1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec2_7047 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec2_7047" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|data_in\[0\] " "Latch cpu:inst1\|data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|waddress\[0\] " "Latch cpu:inst1\|waddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|waddress\[1\] " "Latch cpu:inst1\|waddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|waddress\[2\] " "Latch cpu:inst1\|waddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|waddress\[3\] " "Latch cpu:inst1\|waddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|waddress\[4\] " "Latch cpu:inst1\|waddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|waddress\[5\] " "Latch cpu:inst1\|waddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|waddress\[6\] " "Latch cpu:inst1\|waddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|waddress\[7\] " "Latch cpu:inst1\|waddress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|raddress\[0\] " "Latch cpu:inst1\|raddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|raddress\[1\] " "Latch cpu:inst1\|raddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433074 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|raddress\[2\] " "Latch cpu:inst1\|raddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|raddress\[3\] " "Latch cpu:inst1\|raddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|raddress\[4\] " "Latch cpu:inst1\|raddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|raddress\[5\] " "Latch cpu:inst1\|raddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|raddress\[6\] " "Latch cpu:inst1\|raddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|raddress\[7\] " "Latch cpu:inst1\|raddress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.decode_7147 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.decode_7147" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|data_in\[1\] " "Latch cpu:inst1\|data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|data_in\[2\] " "Latch cpu:inst1\|data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|data_in\[3\] " "Latch cpu:inst1\|data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|X\[0\] " "Latch cpu:inst1\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|Y\[0\] " "Latch cpu:inst1\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|X\[1\] " "Latch cpu:inst1\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|Y\[1\] " "Latch cpu:inst1\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|X\[2\] " "Latch cpu:inst1\|X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433075 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|Y\[2\] " "Latch cpu:inst1\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|X\[3\] " "Latch cpu:inst1\|X\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|Y\[3\] " "Latch cpu:inst1\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|X\[4\] " "Latch cpu:inst1\|X\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|Y\[4\] " "Latch cpu:inst1\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|Y\[5\] " "Latch cpu:inst1\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|X\[5\] " "Latch cpu:inst1\|X\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|X\[6\] " "Latch cpu:inst1\|X\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|Y\[6\] " "Latch cpu:inst1\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|data_in\[4\] " "Latch cpu:inst1\|data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|data_in\[5\] " "Latch cpu:inst1\|data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|data_in\[6\] " "Latch cpu:inst1\|data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|data_in\[7\] " "Latch cpu:inst1\|data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|PC\[0\] " "Latch cpu:inst1\|PC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|PC\[1\] " "Latch cpu:inst1\|PC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|PC\[2\] " "Latch cpu:inst1\|PC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433076 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|PC\[3\] " "Latch cpu:inst1\|PC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433077 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|PC\[4\] " "Latch cpu:inst1\|PC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433077 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|PC\[5\] " "Latch cpu:inst1\|PC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433077 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|PC\[6\] " "Latch cpu:inst1\|PC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433077 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|PC\[7\] " "Latch cpu:inst1\|PC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|state.exec_7097 " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|state.exec_7097" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731291433077 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731291433077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731291433409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731291433872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731291433872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "479 " "Implemented 479 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731291433937 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731291433937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "410 " "Implemented 410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731291433937 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731291433937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731291433937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 464 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 464 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731291433974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 23:17:13 2024 " "Processing ended: Sun Nov 10 23:17:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731291433974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731291433974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731291433974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731291433974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731291435136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731291435137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 23:17:14 2024 " "Processing started: Sun Nov 10 23:17:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731291435137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731291435137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off motherboard -c motherboard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731291435137 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731291435236 ""}
{ "Info" "0" "" "Project  = motherboard" {  } {  } 0 0 "Project  = motherboard" 0 0 "Fitter" 0 0 1731291435237 ""}
{ "Info" "0" "" "Revision = motherboard" {  } {  } 0 0 "Revision = motherboard" 0 0 "Fitter" 0 0 1731291435237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731291435350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731291435351 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "motherboard 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"motherboard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731291435359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731291435390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731291435391 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731291435606 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731291435640 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731291435748 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731291435754 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 61 " "No exact pin location assignment(s) for 5 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1731291435888 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1731291439192 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 16 global CLKCTRL_G7 " "clk~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1731291439298 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1731291439298 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1731291439298 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AB12 " "Refclk input I/O pad clk is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1731291439298 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1731291439298 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1731291439298 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731291439298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731291439303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731291439303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731291439303 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731291439304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731291439304 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731291439304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731291439304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731291439304 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731291439304 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731291439354 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "110 " "The Timing Analyzer is analyzing 110 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1731291441837 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "motherboard.sdc " "Synopsys Design Constraints File file not found: 'motherboard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731291441838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731291441838 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|ESPERA~0\|combout " "Node \"inst1\|ESPERA~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731291441841 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|ESPERA~0\|datac " "Node \"inst1\|ESPERA~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731291441841 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1731291441841 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "cpu:inst1\|INIT_ULA cpu:inst1\|INIT_ULA " "Clock target cpu:inst1\|INIT_ULA of clock cpu:inst1\|INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1731291441842 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|ESPERA~0  from: datab  to: combout " "Cell: inst1\|ESPERA~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291441842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|INIT_ULA~2  from: datad  to: combout " "Cell: inst1\|INIT_ULA~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291441842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|RA\[7\]~0  from: datad  to: combout " "Cell: inst1\|RA\[7\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291441842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Selector84~1  from: datae  to: combout " "Cell: inst1\|Selector84~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291441842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Y\[2\]~1  from: datab  to: combout " "Cell: inst1\|Y\[2\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291441842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|raddress\[0\]~2  from: datab  to: combout " "Cell: inst1\|raddress\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291441842 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1731291441842 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731291441844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731291441845 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731291441845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731291441856 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1731291441985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731291472352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731291511904 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731291513614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731291513614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731291515010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.3% " "1e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1731291517305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/maico/Desktop/motherboard/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731291520098 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731291520098 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1731291543991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731291558616 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731291558616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731291558619 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.30 " "Total time spent on timing analysis during the Fitter is 2.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731291560181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731291560195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731291560761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731291560762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731291561316 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731291564715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maico/Desktop/motherboard/output_files/motherboard.fit.smsg " "Generated suppressed messages file C:/Users/maico/Desktop/motherboard/output_files/motherboard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731291564947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6936 " "Peak virtual memory: 6936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731291565447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 23:19:25 2024 " "Processing ended: Sun Nov 10 23:19:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731291565447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731291565447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731291565447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731291565447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731291566662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731291566662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 23:19:26 2024 " "Processing started: Sun Nov 10 23:19:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731291566662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731291566662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off motherboard -c motherboard " "Command: quartus_asm --read_settings_files=off --write_settings_files=off motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731291566663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731291567436 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731291569576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731291569773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 23:19:29 2024 " "Processing ended: Sun Nov 10 23:19:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731291569773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731291569773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731291569773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731291569773 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731291570435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731291571087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731291571088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 23:19:30 2024 " "Processing started: Sun Nov 10 23:19:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731291571088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731291571088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta motherboard -c motherboard " "Command: quartus_sta motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731291571088 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731291571219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731291571819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731291571820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291571862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291571862 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "110 " "The Timing Analyzer is analyzing 110 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1731291572145 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "motherboard.sdc " "Synopsys Design Constraints File file not found: 'motherboard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731291572172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291572173 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:inst1\|IR\[0\] cpu:inst1\|IR\[0\] " "create_clock -period 1.000 -name cpu:inst1\|IR\[0\] cpu:inst1\|IR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731291572175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:inst1\|state.fetch2_7197 cpu:inst1\|state.fetch2_7197 " "create_clock -period 1.000 -name cpu:inst1\|state.fetch2_7197 cpu:inst1\|state.fetch2_7197" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731291572175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731291572175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731291572175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:inst1\|INIT_ULA cpu:inst1\|INIT_ULA " "create_clock -period 1.000 -name cpu:inst1\|INIT_ULA cpu:inst1\|INIT_ULA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731291572175 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731291572175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|ESPERA~0\|combout " "Node \"inst1\|ESPERA~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731291572176 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|ESPERA~0\|datab " "Node \"inst1\|ESPERA~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731291572176 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1731291572176 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "cpu:inst1\|INIT_ULA cpu:inst1\|INIT_ULA " "Clock target cpu:inst1\|INIT_ULA of clock cpu:inst1\|INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1731291572178 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|ESPERA~0  from: datad  to: combout " "Cell: inst1\|ESPERA~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291572178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|INIT_ULA~2  from: dataf  to: combout " "Cell: inst1\|INIT_ULA~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291572178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|RA\[7\]~0  from: datac  to: combout " "Cell: inst1\|RA\[7\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291572178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Selector84~1  from: datae  to: combout " "Cell: inst1\|Selector84~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291572178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Y\[2\]~1  from: datab  to: combout " "Cell: inst1\|Y\[2\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291572178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|raddress\[0\]~2  from: datac  to: combout " "Cell: inst1\|raddress\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291572178 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731291572178 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731291572179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731291572180 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731291572181 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731291572189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731291572231 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731291572231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.739 " "Worst-case setup slack is -13.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.739            -175.928 cpu:inst1\|INIT_ULA  " "  -13.739            -175.928 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.071            -614.428 cpu:inst1\|IR\[0\]  " "  -13.071            -614.428 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.930            -287.227 cpu:inst1\|state.fetch2_7197  " "  -12.930            -287.227 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.164            -240.752 reset  " "  -11.164            -240.752 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.677             -17.176 clk  " "   -8.677             -17.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291572235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.158 " "Worst-case hold slack is -6.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.158            -131.482 clk  " "   -6.158            -131.482 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.740             -57.040 reset  " "   -4.740             -57.040 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.208             -26.622 cpu:inst1\|IR\[0\]  " "   -2.208             -26.622 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057              -2.635 cpu:inst1\|state.fetch2_7197  " "   -1.057              -2.635 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464              -1.224 cpu:inst1\|INIT_ULA  " "   -0.464              -1.224 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291572245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.306 " "Worst-case recovery slack is -4.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.306             -62.884 cpu:inst1\|state.fetch2_7197  " "   -4.306             -62.884 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.836             -93.895 cpu:inst1\|IR\[0\]  " "   -2.836             -93.895 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536             -16.950 cpu:inst1\|INIT_ULA  " "   -2.536             -16.950 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291572255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.708 " "Worst-case removal slack is -1.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708             -24.841 cpu:inst1\|IR\[0\]  " "   -1.708             -24.841 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355              -1.188 cpu:inst1\|state.fetch2_7197  " "   -0.355              -1.188 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 cpu:inst1\|INIT_ULA  " "    0.594               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291572265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -107.642 clk  " "   -2.636            -107.642 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547             -91.546 cpu:inst1\|IR\[0\]  " "   -1.547             -91.546 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376             -33.310 reset  " "   -1.376             -33.310 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.167 cpu:inst1\|INIT_ULA  " "   -0.072              -0.167 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 cpu:inst1\|state.fetch2_7197  " "    0.191               0.000 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291572268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291572268 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731291572289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731291572321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731291573422 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "cpu:inst1\|INIT_ULA cpu:inst1\|INIT_ULA " "Clock target cpu:inst1\|INIT_ULA of clock cpu:inst1\|INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1731291573485 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|ESPERA~0  from: datad  to: combout " "Cell: inst1\|ESPERA~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291573485 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|INIT_ULA~2  from: dataf  to: combout " "Cell: inst1\|INIT_ULA~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291573485 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|RA\[7\]~0  from: datac  to: combout " "Cell: inst1\|RA\[7\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291573485 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Selector84~1  from: datae  to: combout " "Cell: inst1\|Selector84~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291573485 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Y\[2\]~1  from: datab  to: combout " "Cell: inst1\|Y\[2\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291573485 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|raddress\[0\]~2  from: datac  to: combout " "Cell: inst1\|raddress\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291573485 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731291573485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731291573486 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731291573497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731291573497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.726 " "Worst-case setup slack is -13.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.726            -176.818 cpu:inst1\|INIT_ULA  " "  -13.726            -176.818 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.133            -614.247 cpu:inst1\|IR\[0\]  " "  -13.133            -614.247 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.877            -287.363 cpu:inst1\|state.fetch2_7197  " "  -12.877            -287.363 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.165            -238.341 reset  " "  -11.165            -238.341 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.245             -16.324 clk  " "   -8.245             -16.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291573499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.196 " "Worst-case hold slack is -6.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.196            -131.212 clk  " "   -6.196            -131.212 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.638             -57.436 reset  " "   -4.638             -57.436 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.273             -27.511 cpu:inst1\|IR\[0\]  " "   -2.273             -27.511 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121              -2.898 cpu:inst1\|state.fetch2_7197  " "   -1.121              -2.898 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425              -1.039 cpu:inst1\|INIT_ULA  " "   -0.425              -1.039 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291573507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.361 " "Worst-case recovery slack is -4.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.361             -64.245 cpu:inst1\|state.fetch2_7197  " "   -4.361             -64.245 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.962             -99.713 cpu:inst1\|IR\[0\]  " "   -2.962             -99.713 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.581             -17.473 cpu:inst1\|INIT_ULA  " "   -2.581             -17.473 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291573510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.604 " "Worst-case removal slack is -1.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604             -23.605 cpu:inst1\|IR\[0\]  " "   -1.604             -23.605 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354              -1.454 cpu:inst1\|state.fetch2_7197  " "   -0.354              -1.454 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 cpu:inst1\|INIT_ULA  " "    0.644               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291573514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -107.722 clk  " "   -2.636            -107.722 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558             -94.163 cpu:inst1\|IR\[0\]  " "   -1.558             -94.163 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301             -31.181 reset  " "   -1.301             -31.181 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.035 cpu:inst1\|INIT_ULA  " "   -0.016              -0.035 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 cpu:inst1\|state.fetch2_7197  " "    0.215               0.000 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291573517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291573517 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731291573531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731291573681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731291574717 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "cpu:inst1\|INIT_ULA cpu:inst1\|INIT_ULA " "Clock target cpu:inst1\|INIT_ULA of clock cpu:inst1\|INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1731291574782 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|ESPERA~0  from: datad  to: combout " "Cell: inst1\|ESPERA~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|INIT_ULA~2  from: dataf  to: combout " "Cell: inst1\|INIT_ULA~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|RA\[7\]~0  from: datac  to: combout " "Cell: inst1\|RA\[7\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Selector84~1  from: datae  to: combout " "Cell: inst1\|Selector84~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Y\[2\]~1  from: datab  to: combout " "Cell: inst1\|Y\[2\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|raddress\[0\]~2  from: datac  to: combout " "Cell: inst1\|raddress\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574782 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731291574782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731291574783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731291574790 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731291574790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.556 " "Worst-case setup slack is -6.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.556             -81.487 cpu:inst1\|INIT_ULA  " "   -6.556             -81.487 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.271            -136.327 cpu:inst1\|state.fetch2_7197  " "   -6.271            -136.327 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.196            -290.110 cpu:inst1\|IR\[0\]  " "   -6.196            -290.110 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.466             -10.883 clk  " "   -5.466             -10.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.225            -110.476 reset  " "   -5.225            -110.476 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291574792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.927 " "Worst-case hold slack is -2.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927             -64.232 clk  " "   -2.927             -64.232 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301             -23.374 reset  " "   -2.301             -23.374 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.246             -16.193 cpu:inst1\|IR\[0\]  " "   -1.246             -16.193 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507              -1.222 cpu:inst1\|state.fetch2_7197  " "   -0.507              -1.222 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473              -1.629 cpu:inst1\|INIT_ULA  " "   -0.473              -1.629 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291574800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.771 " "Worst-case recovery slack is -1.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771             -21.013 cpu:inst1\|state.fetch2_7197  " "   -1.771             -21.013 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.404             -35.013 cpu:inst1\|IR\[0\]  " "   -1.404             -35.013 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845              -4.836 cpu:inst1\|INIT_ULA  " "   -0.845              -4.836 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291574804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.768 " "Worst-case removal slack is -0.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768             -12.481 cpu:inst1\|IR\[0\]  " "   -0.768             -12.481 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 cpu:inst1\|state.fetch2_7197  " "    0.172               0.000 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 cpu:inst1\|INIT_ULA  " "    0.492               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291574807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -86.935 clk  " "   -2.174             -86.935 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937             -12.979 reset  " "   -0.937             -12.979 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.749             -23.727 cpu:inst1\|IR\[0\]  " "   -0.749             -23.727 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 cpu:inst1\|INIT_ULA  " "    0.062               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 cpu:inst1\|state.fetch2_7197  " "    0.257               0.000 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291574810 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731291574826 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "cpu:inst1\|INIT_ULA cpu:inst1\|INIT_ULA " "Clock target cpu:inst1\|INIT_ULA of clock cpu:inst1\|INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1731291574982 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|ESPERA~0  from: datad  to: combout " "Cell: inst1\|ESPERA~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574982 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|INIT_ULA~2  from: dataf  to: combout " "Cell: inst1\|INIT_ULA~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574982 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|RA\[7\]~0  from: datac  to: combout " "Cell: inst1\|RA\[7\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574982 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Selector84~1  from: datae  to: combout " "Cell: inst1\|Selector84~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574982 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Y\[2\]~1  from: datab  to: combout " "Cell: inst1\|Y\[2\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574982 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|raddress\[0\]~2  from: datac  to: combout " "Cell: inst1\|raddress\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731291574982 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731291574982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731291574983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731291574988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731291574988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.236 " "Worst-case setup slack is -6.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.236             -76.850 cpu:inst1\|INIT_ULA  " "   -6.236             -76.850 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.958            -130.838 cpu:inst1\|state.fetch2_7197  " "   -5.958            -130.838 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.914            -275.620 cpu:inst1\|IR\[0\]  " "   -5.914            -275.620 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.908            -100.185 reset  " "   -4.908            -100.185 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.487              -8.924 clk  " "   -4.487              -8.924 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291574992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291574992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.922 " "Worst-case hold slack is -2.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.922             -64.390 clk  " "   -2.922             -64.390 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.140             -23.678 reset  " "   -2.140             -23.678 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125             -13.970 cpu:inst1\|IR\[0\]  " "   -1.125             -13.970 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -1.072 cpu:inst1\|state.fetch2_7197  " "   -0.452              -1.072 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373              -1.213 cpu:inst1\|INIT_ULA  " "   -0.373              -1.213 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291575000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.679 " "Worst-case recovery slack is -1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679             -20.823 cpu:inst1\|state.fetch2_7197  " "   -1.679             -20.823 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.405             -36.634 cpu:inst1\|IR\[0\]  " "   -1.405             -36.634 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829              -4.985 cpu:inst1\|INIT_ULA  " "   -0.829              -4.985 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291575004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.513 " "Worst-case removal slack is -0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -7.796 cpu:inst1\|IR\[0\]  " "   -0.513              -7.796 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 cpu:inst1\|state.fetch2_7197  " "    0.286               0.000 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 cpu:inst1\|INIT_ULA  " "    0.606               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291575009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -87.109 clk  " "   -2.174             -87.109 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803             -10.724 reset  " "   -0.803             -10.724 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604             -17.676 cpu:inst1\|IR\[0\]  " "   -0.604             -17.676 cpu:inst1\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 cpu:inst1\|INIT_ULA  " "    0.152               0.000 cpu:inst1\|INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 cpu:inst1\|state.fetch2_7197  " "    0.302               0.000 cpu:inst1\|state.fetch2_7197 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731291575012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731291575012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731291576597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731291576598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5203 " "Peak virtual memory: 5203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731291576674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 23:19:36 2024 " "Processing ended: Sun Nov 10 23:19:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731291576674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731291576674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731291576674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731291576674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1731291577746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731291577746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 23:19:37 2024 " "Processing started: Sun Nov 10 23:19:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731291577746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731291577746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off motherboard -c motherboard " "Command: quartus_eda --read_settings_files=off --write_settings_files=off motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731291577746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1731291578678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "motherboard.vo C:/Users/maico/Desktop/motherboard/simulation/questa/ simulation " "Generated file motherboard.vo in folder \"C:/Users/maico/Desktop/motherboard/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1731291578770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731291578808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 23:19:38 2024 " "Processing ended: Sun Nov 10 23:19:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731291578808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731291578808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731291578808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731291578808 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 492 s " "Quartus Prime Full Compilation was successful. 0 errors, 492 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731291579467 ""}
