#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 15 12:53:41 2019
# Process ID: 8980
# Current directory: C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3632 C:\Users\ruyuan\Desktop\FPGA_Design-master\lcd_fpga\project_1\project_1.xpr
# Log file: C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/vivado.log
# Journal file: C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/ip_repo/bram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 807.641 ; gain = 91.664
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 15 13:14:15 2019...
