<root versionMajor = "1" versionMinor = "5">
  <kernel name="rtl_kernel_wizard_0" language="c" vlnv="xilinx.com:hls:rtl_kernel_wizard_0:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_hs">
    <ports>
      <port name="AXISHBMIN" mode="read_only" dataWidth="256" portType="stream"/>
      <port name="AXISDDRIN" mode="read_only" dataWidth="512" portType="stream"/>
      <port name="AXISHBMOUT" mode="write_only" dataWidth="256" portType="stream"/>
      <port name="AXISDDROUT" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x24" dataWidth="32"/>
    </ports>
    <args>
    <arg id="0" name="Message" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="unsigned long long"/>
    <arg id="1" name="PEControl" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x1C" size="0x4" type="unsigned int"/>
      <arg id="2" name="axisHBMin" addressQualifier="4" port="AXISHBMIN" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;256&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x20" origName="axisHBMin" origUse="variable"/>
      <arg id="3" name="axisDDRin" addressQualifier="4" port="AXISDDRIN" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x40" origName="axisDDRin" origUse="variable"/>
      <arg id="4" name="axisHBMout" addressQualifier="4" port="AXISHBMOUT" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;256&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x20" origName="axisHBMout" origUse="variable"/>
      <arg id="5" name="axisDDRout" addressQualifier="4" port="AXISDDROUT" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x40" origName="axisDDRout" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
