
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001506                       # Number of seconds simulated
sim_ticks                                  1505775782                       # Number of ticks simulated
final_tick                                 1505775782                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 244251                       # Simulator instruction rate (inst/s)
host_op_rate                                   299921                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              316638207                       # Simulator tick rate (ticks/s)
host_mem_usage                                 645200                       # Number of bytes of host memory used
host_seconds                                     4.76                       # Real time elapsed on the host
sim_insts                                     1161533                       # Number of instructions simulated
sim_ops                                       1426273                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           833                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           22016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               47232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25216                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              394                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              344                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  738                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           16746185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           14621035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               31367220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      16746185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          16746185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          16746185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          14621035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              31367220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       394.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       344.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1542                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          738                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   47232                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    47232                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 76                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                 8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1505654164                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    738                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      645                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       85                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          141                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     323.631206                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    239.363015                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    273.544314                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            21     14.89%     14.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           38     26.95%     41.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           50     35.46%     77.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            7      4.96%     82.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      3.55%     85.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      2.13%     87.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      1.42%     89.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      3.55%     92.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      7.09%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           141                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        25216                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        22016                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 16746185.123596310616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 14621034.727200839669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          394                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          344                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     13202840                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     12978247                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33509.75                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     37727.46                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      12343587                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 26181087                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3690000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16725.73                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35475.73                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         31.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      31.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.25                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.25                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       591                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.08                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2040181.79                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.08                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    330165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3248700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              10176780                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                943680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        109399530                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         23914080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         285124260                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               458987175                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             304.817743                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1480760961                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1357823                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       10660000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    1178813290                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     62281123                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       12765184                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    239898362                       # Time in different power states
system.mem_ctrl_1.actEnergy                    399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2020620                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6850260                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1051680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         82435110                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         15462240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         305729520                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               432593400                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             287.289386                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1487948291                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1923793                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        7800000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1266969647                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     40268364                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        8046403                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    180767575                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  315908                       # Number of BP lookups
system.cpu.branchPred.condPredicted            167047                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6721                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               251576                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  110596                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             43.961268                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   51705                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6033                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           29660                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               5988                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            23672                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           85                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1807654                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     1161533                       # Number of instructions committed
system.cpu.committedOps                       1426273                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         60720                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.556266                       # CPI: cycles per instruction
system.cpu.ipc                               0.642564                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  986224     69.15%     69.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9092      0.64%     69.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.78% # Class of committed instruction
system.cpu.op_class_0::MemRead                 223260     15.65%     85.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite                207681     14.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1426273                       # Class of committed instruction
system.cpu.tickCycles                         1728513                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           79141                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions             963333                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions            177956                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            77351                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           309.167580                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              422369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               370                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1141.537838                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            219912                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   309.167580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.603843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.603843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1690086                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1690086                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       208621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          208621                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       201346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         201346                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6016                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6016                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6016                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       409967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           409967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       409967                       # number of overall hits
system.cpu.dcache.overall_hits::total          409967                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           145                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          285                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          430                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            430                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          430                       # number of overall misses
system.cpu.dcache.overall_misses::total           430                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13550411                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13550411                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32788546                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32788546                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     46338957                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46338957                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46338957                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46338957                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       208766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       208766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       201631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       201631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       410397                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       410397                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       410397                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       410397                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000695                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001413                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001048                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 93451.110345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93451.110345                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 115047.529825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 115047.529825                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 107765.016279                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107765.016279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 107765.016279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 107765.016279                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           60                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           60                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          132                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          238                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12248432                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12248432                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     26624346                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26624346                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38872778                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38872778                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38872778                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38872778                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000902                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000902                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000902                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000902                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92791.151515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92791.151515                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       111867                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       111867                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 105061.562162                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105061.562162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 105061.562162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105061.562162                       # average overall mshr miss latency
system.cpu.dcache.replacements                     13                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.311545                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              516470                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               418                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1235.574163                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            105791                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.311545                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.664671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.664671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2066302                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2066302                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       516052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          516052                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       516052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           516052                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       516052                       # number of overall hits
system.cpu.icache.overall_hits::total          516052                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          419                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42986965                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42986965                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     42986965                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42986965                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42986965                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42986965                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       516471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       516471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       516471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       516471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       516471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       516471                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000811                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000811                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000811                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000811                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000811                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000811                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102594.188544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102594.188544                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102594.188544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102594.188544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102594.188544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102594.188544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          419                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42290577                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42290577                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42290577                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42290577                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42290577                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42290577                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000811                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000811                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000811                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000811                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000811                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000811                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100932.164678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100932.164678                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100932.164678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100932.164678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100932.164678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100932.164678                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          635.648289                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                783                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              738                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.060976                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            87465                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   336.370160                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   299.278128                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.020530                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.018266                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.038797                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          738                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.045044                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             7074                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            7074                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            3                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            3                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           22                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           20                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           42                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           20                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              42                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           20                       # number of overall hits
system.cpu.l2cache.overall_hits::total             42                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          238                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          238                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          397                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          509                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          397                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          350                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           747                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          397                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          350                       # number of overall misses
system.cpu.l2cache.overall_misses::total          747                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     25829664                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     25829664                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     40349687                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     11301311                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     51650998                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     40349687                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     37130975                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     77480662                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     40349687                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     37130975                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     77480662                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          238                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          238                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          419                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          132                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          551                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          419                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          370                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          789                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          419                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          370                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          789                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.947494                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.848485                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.923775                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.947494                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.945946                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.946768                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.947494                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.945946                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.946768                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data       108528                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total       108528                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 101636.491184                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 100904.562500                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 101475.438114                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 101636.491184                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 106088.500000                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 103722.439090                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 101636.491184                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 106088.500000                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 103722.439090                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            2                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          238                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          238                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          395                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          501                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          344                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          739                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          395                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          344                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          739                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     21864584                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     21864584                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33666528                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8993068                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     42659596                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     33666528                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     30857652                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     64524180                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     33666528                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     30857652                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     64524180                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.942721                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.803030                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.909256                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.942721                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.929730                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.936629                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.942721                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.929730                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.936629                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        91868                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total        91868                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 85231.716456                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84840.264151                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85148.894212                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 85231.716456                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 89702.476744                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 87312.828146                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 85231.716456                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 89702.476744                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 87312.828146                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            842                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           93                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 550                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             3                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                50                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                238                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               238                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            551                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          877                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          753                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1630                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        26752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        23872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    50624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                789                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.059569                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.236837                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      742     94.04%     94.04% # Request fanout histogram
system.l2bus.snoop_fanout::1                       47      5.96%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  789                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               711382                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1742634                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1546042                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           738                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1505775782                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                500                       # Transaction distribution
system.membus.trans_dist::ReadExReq               238                       # Transaction distribution
system.membus.trans_dist::ReadExResp              238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           500                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        47232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   47232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               738                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     738    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 738                       # Request fanout histogram
system.membus.reqLayer0.occupancy              614754                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3296211                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
