
---------- Begin Simulation Statistics ----------
final_tick                                36785686210                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 754568                       # Simulator instruction rate (inst/s)
host_mem_usage                               16956340                       # Number of bytes of host memory used
host_op_rate                                  1479694                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.41                       # Real time elapsed on the host
host_tick_rate                             1250927673                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    22189297                       # Number of instructions simulated
sim_ops                                      43512933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036786                       # Number of seconds simulated
sim_ticks                                 36785686210                       # Number of ticks simulated
system.cpu.Branches                           4628508                       # Number of branches fetched
system.cpu.committedInsts                    22189297                       # Number of instructions committed
system.cpu.committedOps                      43512933                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     4515677                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2134                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     3551744                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           630                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    28626427                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           361                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         80847662                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               80847661.997802                       # Number of busy cycles
system.cpu.num_cc_register_reads             26869477                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16698940                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3813292                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 877339                       # Number of float alu accesses
system.cpu.num_fp_insts                        877339                       # number of float instructions
system.cpu.num_fp_register_reads              1458699                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              764271                       # number of times the floating registers were written
system.cpu.num_func_calls                      475666                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002198                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42781679                       # Number of integer alu accesses
system.cpu.num_int_insts                     42781679                       # number of integer instructions
system.cpu.num_int_register_reads            82578493                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34668532                       # number of times the integer registers were written
system.cpu.num_load_insts                     4515626                       # Number of load instructions
system.cpu.num_mem_refs                       8067358                       # number of memory refs
system.cpu.num_store_insts                    3551732                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                118163      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                  34568155     79.44%     79.71% # Class of executed instruction
system.cpu.op_class::IntMult                    95430      0.22%     79.93% # Class of executed instruction
system.cpu.op_class::IntDiv                     39271      0.09%     80.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   33600      0.08%     80.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                    2464      0.01%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.11% # Class of executed instruction
system.cpu.op_class::SimdAdd                     7942      0.02%     80.13% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.13% # Class of executed instruction
system.cpu.op_class::SimdAlu                   137689      0.32%     80.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     80.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                   144380      0.33%     80.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  296761      0.68%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShift                   1570      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  48      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  72      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  24      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::MemRead                  4397580     10.11%     91.57% # Class of executed instruction
system.cpu.op_class::MemWrite                 3513612      8.07%     99.64% # Class of executed instruction
system.cpu.op_class::FloatMemRead              118046      0.27%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              38120      0.09%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43512933                       # Class of executed instruction
system.cpu.workload.numSyscalls                   114                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        99593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops         4718                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         201208                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops             4718                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         63587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18627                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14617                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12658                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17685                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17685                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18627                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        99899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        99899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  99899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      3259456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      3259456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3259456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             36312                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   36312    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               36312                       # Request fanout histogram
system.membus.reqLayer2.occupancy            55535025                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           94844685                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               63235                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         89761                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             40351                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              38380                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             38380                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          63235                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8911                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       293912                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  302823                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       211392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     11101184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 11312576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             30519                       # Total snoops (count)
system.l2bus.snoopTraffic                      935488                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             132134                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035714                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.185576                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   127415     96.43%     96.43% # Request fanout histogram
system.l2bus.snoop_fanout::1                     4719      3.57%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               132134                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           134195880                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            159930680                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4508595                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           455                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     36785686210                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28623124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28623124                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28623124                       # number of overall hits
system.cpu.icache.overall_hits::total        28623124                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3303                       # number of overall misses
system.cpu.icache.overall_misses::total          3303                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191948575                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191948575                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191948575                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191948575                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28626427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28626427                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28626427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28626427                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000115                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000115                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58113.404481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58113.404481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58113.404481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58113.404481                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3303                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    188942845                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    188942845                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    188942845                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    188942845                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57203.404481                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57203.404481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57203.404481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57203.404481                       # average overall mshr miss latency
system.cpu.icache.replacements                   2305                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28623124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28623124                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3303                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191948575                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191948575                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28626427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28626427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58113.404481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58113.404481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    188942845                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    188942845                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57203.404481                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57203.404481                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           942.856117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28626427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3303                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8666.795943                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80535                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   942.856117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.920758                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.920758                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          998                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          816                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57256157                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57256157                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7969109                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7969109                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7969109                       # number of overall hits
system.cpu.dcache.overall_hits::total         7969109                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        98312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          98312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        98312                       # number of overall misses
system.cpu.dcache.overall_misses::total         98312                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3295100900                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3295100900                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3295100900                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3295100900                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8067421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8067421                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8067421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8067421                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012186                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012186                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33516.772113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33516.772113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33516.772113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33516.772113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        75144                       # number of writebacks
system.cpu.dcache.writebacks::total             75144                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        98312                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98312                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98312                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98312                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3205636980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3205636980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3205636980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3205636980                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012186                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012186                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012186                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012186                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32606.772113                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32606.772113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32606.772113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32606.772113                       # average overall mshr miss latency
system.cpu.dcache.replacements                  97288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4455745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4455745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        59932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         59932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1767886120                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1767886120                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4515677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4515677                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013272                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013272                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29498.199960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29498.199960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        59932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1713348000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1713348000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28588.199960                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28588.199960                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3513364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3513364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        38380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        38380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1527214780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1527214780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3551744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3551744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39791.943200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39791.943200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1492288980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1492288980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38881.943200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38881.943200                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.500948                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8067421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.059372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159705                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.500948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          582                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16233154                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16233154                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             873                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           64430                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               65303                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            873                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          64430                       # number of overall hits
system.l2cache.overall_hits::total              65303                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2430                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         33882                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             36312                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2430                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        33882                       # number of overall misses
system.l2cache.overall_misses::total            36312                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    176057245                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2454522525                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2630579770                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    176057245                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2454522525                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2630579770                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3303                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        98312                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          101615                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3303                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        98312                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         101615                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.735695                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.344637                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.357349                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.735695                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.344637                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.357349                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 72451.541152                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 72443.259695                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 72443.813891                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 72451.541152                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 72443.259695                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 72443.813891                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          14617                       # number of writebacks
system.l2cache.writebacks::total                14617                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2430                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        33882                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        36312                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2430                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        33882                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        36312                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    153944245                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2146196325                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2300140570                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    153944245                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2146196325                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2300140570                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.735695                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.344637                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.357349                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.735695                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.344637                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.357349                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63351.541152                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63343.259695                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63343.813891                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63351.541152                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63343.259695                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63343.813891                       # average overall mshr miss latency
system.l2cache.replacements                     30519                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        75144                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        75144                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        75144                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        75144                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         1475                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1475                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data        20695                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            20695                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        17685                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          17685                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1241675890                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1241675890                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        38380                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        38380                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.460787                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.460787                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70210.680803                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70210.680803                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        17685                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        17685                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1080742390                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1080742390                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.460787                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.460787                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61110.680803                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61110.680803                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          873                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        43735                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        44608                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2430                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        16197                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        18627                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    176057245                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1212846635                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1388903880                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3303                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        59932                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        63235                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.735695                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.270256                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.294568                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72451.541152                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 74880.943076                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 74564.013529                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2430                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        16197                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        18627                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    153944245                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1065453935                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1219398180                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.735695                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.270256                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.294568                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63351.541152                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65780.943076                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65464.013529                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7908.849354                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 199732                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                38711                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.159567                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                70980                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   543.066494                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   452.506314                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6913.276545                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.066292                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.055238                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.843906                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.965436                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1350                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2374                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1648367                       # Number of tag accesses
system.l2cache.tags.data_accesses             1648367                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  36785686210                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          155520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2168448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2323968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       155520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         155520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       935488                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           935488                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2430                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            33882                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                36312                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         14617                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               14617                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4227731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           58948146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               63175877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4227731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4227731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        25430761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              25430761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        25430761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4227731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          58948146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              88606639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     14617.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2430.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     33771.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.005127928320                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           832                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           832                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                96223                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               13770                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        36312                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       14617                       # Number of write requests accepted
system.mem_ctrl.readBursts                      36312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     14617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2550                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2462                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2500                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2316                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2003                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2046                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2272                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2274                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2343                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2517                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1020                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                883                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                850                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                954                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                968                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                888                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                826                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                879                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                939                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                948                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               764                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               935                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               867                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               905                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               971                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1000                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.24                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     371823445                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   181005000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1050592195                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10271.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29021.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     24030                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     8415                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  66.38                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 57.57                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  36312                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 14617                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    36198                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     630                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     646                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     834                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     833                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     834                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     833                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     834                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     833                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     832                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     832                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     832                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     837                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     832                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     832                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     832                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     832                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     832                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     832                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        18342                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     177.191582                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    118.738143                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    207.278960                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          9754     53.18%     53.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         4798     26.16%     79.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1528      8.33%     87.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          721      3.93%     91.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          410      2.24%     93.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          388      2.12%     95.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          174      0.95%     96.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          151      0.82%     97.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          418      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         18342                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          832                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       43.506010                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      30.543156                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     226.209890                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            826     99.28%     99.28% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            5      0.60%     99.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6400-6655            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            832                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          832                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.544471                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.523004                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.851384                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               187     22.48%     22.48% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                16      1.92%     24.40% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               618     74.28%     98.68% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                11      1.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            832                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2316864                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     7104                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   934208                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2323968                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                935488                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         62.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         25.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      63.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      25.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.69                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.49                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.20                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    36785671650                       # Total gap between requests
system.mem_ctrl.avgGap                      722293.22                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       155520                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2161344                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       934208                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 4227731.382042906247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 58755027.367477774620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 25395965.013860210776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2430                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        33882                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        14617                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     70259925                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    980332270                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 818231957825                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28913.55                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28933.72                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  55978104.80                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     63.85                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              64531320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              34280235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            127727460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            38257380                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2903559360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        7131565830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        8120174400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         18420095985                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         500.740856                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  21034608060                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1228240000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  14522838150                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              66509100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              35327655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            130747680                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            37938960                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2903559360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        7228718910                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        8038361280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         18441162945                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         501.313550                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  20818176565                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1228240000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  14739269645                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
