{"kind":"symbol","schemaVersion":{"major":0,"minor":3,"patch":0},"abstract":[{"text":"ADC Interrupt Flag","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"text":" ","type":"text"},{"type":"text","text":"ADIF is bit 4 on ADCSRA."}],"sections":[],"metadata":{"extendedModule":"CoreAVR","role":"symbol","roleHeading":"Type Property","externalID":"s:7CoreAVR6AVRADCPAAE13interruptFlagSbvpZ","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"interruptFlag"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"title":"interruptFlag","modules":[{"name":"CoreAVR"}],"symbolKind":"property"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC"]]},"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/interruptFlag","interfaceLanguage":"swift"},"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"interruptFlag"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"},{"text":" { ","kind":"text"},{"kind":"keyword","text":"get"},{"text":" ","kind":"text"},{"text":"set","kind":"keyword"},{"text":" }","kind":"text"}]}],"kind":"declarations"},{"content":[{"text":"Discussion","anchor":"discussion","level":2,"type":"heading"},{"inlineContent":[{"type":"text","text":"This bit is set when an ADC conversion completes and the Data Registers are updated. The ADC Conversion Complete Interrupt"},{"type":"text","text":" "},{"type":"text","text":"is executed if the ADIE bit and the I-bit in SREG are set. ADIF is cleared by hardware when executing the corresponding"},{"text":" ","type":"text"},{"type":"text","text":"interrupt handling vector. Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if doing a"},{"type":"text","text":" "},{"text":"Read-Modify-Write on ADCSRA, a pending interrupt can be disabled. This also applies if the SBI and CBI instructions are used.","type":"text"}],"type":"paragraph"}],"kind":"content"}],"variants":[{"paths":["\/documentation\/coreavr\/avradc\/interruptflag"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://CoreAVR/documentation/CoreAVR/AVRADC":{"url":"\/documentation\/coreavr\/avradc","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC","kind":"symbol","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"AVRADC"}],"type":"topic","abstract":[],"title":"AVRADC","fragments":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"kind":"identifier","text":"AVRADC"}]},"doc://CoreAVR/documentation/CoreAVR/AVRADC/interruptFlag":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/interruptFlag","url":"\/documentation\/coreavr\/avradc\/interruptflag","title":"interruptFlag","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"interruptFlag"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"abstract":[{"text":"ADC Interrupt Flag","type":"text"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 24.9.2.","type":"text"},{"type":"text","text":" "},{"text":"ADIF is bit 4 on ADCSRA.","type":"text"}],"type":"topic","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}