set ::env(PROJECT_NAME) binary_to_bcd
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/binary_to_bcd/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/binary_to_bcd/rtl/top.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) OpenCores_designs
