// Seed: 2899955829
module module_0 (
    input  tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri0 id_3
);
  uwire id_5;
  assign id_5 = id_0;
  wire id_6;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input supply1 id_2,
    output tri1 id_3,
    input logic id_4
);
  assign id_3 = 1;
  logic id_6 = id_4;
  always @(posedge 1)
    if (1) begin
      if (1'b0 - id_0 !== 1) begin
        id_1 = id_6;
      end
    end else id_1 <= 1'd0;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  module_0(
      id_2, id_3, id_3, id_3
  );
endmodule
