============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 01 2020  05:51:46 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[0]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (0 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[1]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (0 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[2]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (0 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[3]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (0 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[4]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (0 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[5]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (0 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[6]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (0 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[7]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (0 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[8]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (0 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[9]         -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (0 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[10]        -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (0 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[11]        -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (0 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[12]        -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (0 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[13]        -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (0 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[14]        -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (0 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     602            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     602            0     
                                              
      Output Delay:-     301                  
     Required Time:=     301                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             301             bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     22    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q F     DFFSRHQX2      2  6.3    71   301     301    (-,-) 
  LED[15]        -       -     F     (port)         -    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

