read_verilog -sv ../top_unsupp_cell.v
synth
abc
write_btor btor.btor
