Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 30 19:21:24 2019
| Host         : GyxPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   145 |
| Unused register locations in slices containing registers |   290 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           41 |
|      4 |            1 |
|      6 |            1 |
|      8 |           18 |
|     12 |            1 |
|     14 |            2 |
|    16+ |           81 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |             526 |           95 |
| No           | Yes                   | No                     |             202 |           28 |
| Yes          | No                    | No                     |              66 |           33 |
| Yes          | No                    | Yes                    |            2816 |          599 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------------------------------+----------------------------+------------------+----------------+
|       Clock Signal       |                                      Enable Signal                                     |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------------------------------------------------------------------+----------------------------+------------------+----------------+
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[24]                                                                     |                            |                1 |              2 |
|  CLK50KHZ/clk_OBUF       |                                                                                        | LD/U2/G_i_1_n_0            |                1 |              2 |
|  CLK50KHZ/clk_OBUF       |                                                                                        | LD/U2/Latch_i_1_n_0        |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[12]                                                                     |                            |                1 |              2 |
|  CLK50KHZ/clk_OBUF       | LD/U2/Data_in_i_1_n_0                                                                  |                            |                1 |              2 |
|  cpu_clock_BUFG          | IPD/U2/flag2_i_1__1_n_0                                                                | rst_IBUF                   |                1 |              2 |
|  cpu_clock_BUFG          | IPD/U1/flag2_i_1__0_n_0                                                                | rst_IBUF                   |                1 |              2 |
|  cpu_clock_BUFG          | IPD/U0/flag2_i_1_n_0                                                                   | rst_IBUF                   |                1 |              2 |
|  cpu_clock_BUFG          | IPD/U3/flag2_i_1__2_n_0                                                                | rst_IBUF                   |                1 |              2 |
|  CLK5MHZ/inst/clk_out2   |                                                                                        |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[0]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[19]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BTD/TX_i_1_n_0                                                                     | rst_IBUF                   |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[26]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[7]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[17]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[4]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[14]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[16]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[27]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[1]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[3]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[18]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[21]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[5]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[6]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[22]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[31]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[11]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[28]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[8]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[15]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[9]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[10]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[25]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[20]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[30]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[23]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[29]                                                                     |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[2]                                                                      |                            |                1 |              2 |
|  clk_9600hz_BUFG         | BLD/BRD/p_0_in[13]                                                                     |                            |                1 |              2 |
|  cpu_clock_BUFG          |                                                                                        | cpu/SM/rst_IRF             |                1 |              4 |
|  CLK5MHZ/inst/clk_out1   |                                                                                        |                            |                3 |              6 |
|  LD/U2/x_reg[12]_i_2_n_0 |                                                                                        |                            |                4 |              8 |
|  cpu_clock_BUFG          | LD/U1/L0[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/L7[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/L5[12]_i_1_n_0                                                                   | rst_IBUF                   |                3 |              8 |
|  cpu_clock_BUFG          | LD/U1/L4[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/Lb[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/L6[12]_i_1_n_0                                                                   | rst_IBUF                   |                2 |              8 |
|  cpu_clock_BUFG          | LD/U1/L8[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/L2[12]_i_1_n_0                                                                   | rst_IBUF                   |                2 |              8 |
|  cpu_clock_BUFG          | LD/U1/Lc[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/Le[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/L3[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/La[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/Lf[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | cpu/EvaIR/count[3]_i_1_n_0                                                             | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/L9[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/Ld[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  cpu_clock_BUFG          | LD/U1/L1[12]_i_1_n_0                                                                   | rst_IBUF                   |                1 |              8 |
|  CLK500HZ/CLK            |                                                                                        | rst_IBUF                   |                3 |             12 |
|  clk_9600hz_BUFG         | BLD/BRD/cnt[5]_i_1__2_n_0                                                              | rst_IBUF                   |                3 |             14 |
|  CLK50KHZ/clk_OBUF       |                                                                                        | LD/U2/cnt[6]_i_1__0_n_0    |                2 |             14 |
|  clk_9600hz_BUFG         | BLD/BTD/cnt[6]_i_1__2_n_0                                                              | rst_IBUF                   |                4 |             16 |
|  CLK50KHZ/clk_OBUF       | LD/U2/cnt[6]_i_1__0_n_0                                                                | LD/U2/k                    |                3 |             20 |
|  clk_5hz_BUFG            | ddu/reg_addr[4]_i_1_n_0                                                                | rst_IBUF                   |                3 |             22 |
|  CLK5MHZ/inst/clk_out1   |                                                                                        | CLK5HZ/cnt[0]_i_1__1_n_0   |                6 |             46 |
|  cpu_clock_BUFG          | SD/U1/cnt[22]_i_1__0_n_0                                                               | rst_IBUF                   |                6 |             46 |
|  CLK5MHZ/inst/clk_out2   |                                                                                        | CLK9600HZ/cnt[0]_i_1_n_0   |                6 |             46 |
|  CLK5MHZ/inst/clk_out1   |                                                                                        | CLK50KHZ/cnt[0]_i_1__2_n_0 |                6 |             46 |
|  CLK5MHZ/inst/clk_out1   |                                                                                        | CLK500HZ/cnt[0]_i_1__0_n_0 |                6 |             46 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[19][31][0]                                                               | rst_IBUF                   |                9 |             64 |
|  clk_9600hz_BUFG         | BLD/BRD/R_Data[31]_i_1_n_0                                                             | rst_IBUF                   |                9 |             64 |
|  clk_5hz_BUFG            | ddu/mem_addr[0]_i_1_n_0                                                                | rst_IBUF                   |                8 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[5][31][0]                                                                | rst_IBUF                   |               11 |             64 |
|  cpu_clock_BUFG          | cpu/IR/E[0]                                                                            | rst_IBUF                   |               21 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[23][31][0]                                                               | rst_IBUF                   |               16 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[13][31][0]                                                               | rst_IBUF                   |               16 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[10][31][0]                                                               | rst_IBUF                   |               13 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[14][31][0]                                                               | rst_IBUF                   |               15 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[8][31][0]                                                                | rst_IBUF                   |               18 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[29][31][0]                                                               | rst_IBUF                   |               16 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[12][31][0]                                                               | rst_IBUF                   |               13 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[22][31][0]                                                               | rst_IBUF                   |               14 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[27][31][0]                                                               | rst_IBUF                   |               16 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[28][31][0]                                                               | rst_IBUF                   |               13 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[30][31][0]                                                               | rst_IBUF                   |               15 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[3][31][0]                                                                | rst_IBUF                   |               13 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[11][31][0]                                                               | rst_IBUF                   |               14 |             64 |
|  cpu_clock_BUFG          | BLD/E[0]                                                                               | rst_IBUF                   |               14 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[21][31][0]                                                               | rst_IBUF                   |               19 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[26][31][0]                                                               | rst_IBUF                   |               15 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[6][31][0]                                                                | rst_IBUF                   |               16 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[9][31][0]                                                                | rst_IBUF                   |               22 |             64 |
|  cpu_clock_BUFG          | cpu/SM/E[0]                                                                            | rst_IBUF                   |               19 |             64 |
|  cpu_clock_BUFG          | cpu/SM/out_reg[0]_0[0]                                                                 | rst_IBUF                   |               12 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[2][31][0]                                                                | rst_IBUF                   |               16 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[24][31][0]                                                               | rst_IBUF                   |               15 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[18][31][0]                                                               | rst_IBUF                   |               12 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[17][31][0]                                                               | rst_IBUF                   |               11 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[16][31][0]                                                               | rst_IBUF                   |               11 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[4][31][0]                                                                | rst_IBUF                   |               14 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[25][31][0]                                                               | rst_IBUF                   |               12 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[7][31][0]                                                                | rst_IBUF                   |               22 |             64 |
|  cpu_clock_BUFG          | SD/U1/E[0]                                                                             | rst_IBUF                   |               12 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[15][31][0]                                                               | rst_IBUF                   |               14 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[20][31][0]                                                               | rst_IBUF                   |               13 |             64 |
|  cpu_clock_BUFG          | cpu/IR/rf_reg[1][31]_0[0]                                                              | rst_IBUF                   |               11 |             64 |
|  clk_9600hz_BUFG         |                                                                                        | rst_IBUF                   |                8 |             66 |
|  cpu_clock_BUFG          | cpu/SM/out_reg[0]                                                                      | rst_IBUF                   |               16 |             76 |
|  cpu_clock_BUFG          | LD/U1/Lf1_reg[0]_0[0]                                                                  | rst_IBUF                   |               11 |            128 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2432_2559_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2304_2431_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2176_2303_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0   |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0   |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2688_2815_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2816_2943_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3200_3327_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3328_3455_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3456_3583_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3584_3711_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0   |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0   |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0   |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0   |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0  |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0     |                            |               32 |            256 |
|  cpu_clock_BUFG          | Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0_i_1_n_0 |                            |               32 |            256 |
|  cpu_clock_BUFG          |                                                                                        | rst_IBUF                   |               83 |            444 |
+--------------------------+----------------------------------------------------------------------------------------+----------------------------+------------------+----------------+


