INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'tmcphill' on host 'ulysses-win10' (Windows NT_amd64 version 6.2) on Sat May 20 18:52:37 -0700 2017
INFO: [HLS 200-10] In directory 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls'
INFO: [HLS 200-10] Opening project 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr'.
INFO: [HLS 200-10] Opening solution 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [LIC 200-101] Checked out feature [xczu3eg-es1]
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i-es1'
INFO: [SIM 211-2] *************** CSIM start ***************
WARNING: [SIM 211-51] HLS only supports CLANG compiler in Linux.
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../src/cpp/simple_lfsr.cpp in debug mode
   Generating csim.exe
52
138
184
170
129
82
37
224
121
129
58
67
63
86
98
31
188
166
98
80
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
