<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

Adds 2 4bit numbers together
Verilog then goes into an always block where it maps the sum to a number on the 8 segment
If the sum is a number the 8 segment cannot display, it will show a .
Overflow is not handled

## How to test

Use the dip switches to set the input, will add the upper 4 bits to the lower 4 bits

## External hardware

N/A
