# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica5.srcs/sources_1/new/Alu1Bit.vhd" \
"../../../../Practica5.srcs/sources_1/new/Alu4Bits.vhd" \
"../../../../Practica5.srcs/sim_1/new/simAlu.vhd" \

# Do not sort compile order
nosort
