0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/Memory/Memory.sim/sim_1/synth/timing/xsim/test_time_synth.v,1702323176,verilog,,D:/Verilog Projects/Memory/Memory.srcs/sim_1/new/test.v,,Memory;RAM32X1S_HD10;RAM32X1S_HD11;RAM32X1S_HD12;RAM32X1S_HD13;RAM32X1S_HD14;RAM32X1S_HD8;RAM32X1S_HD9;RAM32X1S_UNIQ_BASE_;glbl,,,,,,,,
D:/Verilog Projects/Memory/Memory.srcs/sim_1/new/test.v,1702190333,verilog,,,,test,,,,,,,,
