http://scholar.google.com/scholar?hl=en&q=Agarwal%2C+A.+1999.+The+Oxygen+project%2D%2D-Raw+computation.+Scientific+American%2C+44%2D%2D47.
http://scholar.google.com/scholar?hl=en&q=Aggarwal%2C+A.+and+Franklin%2C+M.+2002.+Hierarchical+interconnects+for+on-chip+clustering.+In+Proceedings+of+the+16th+International+Parallel+and+Distributed+Processing+Symposium+%28IPDPS%29.+IEEE+Computer+Society%2C+602%2D%2D609.+
http://scholar.google.com/scholar?hl=en&q=Ahonen%2C+T.%2C+Sigenza-Tortosa%2C+D.+A.%2C+Bin%2C+H.%2C+and+Nurmi%2C+J.+2004.+Topology+optimization+for+application-specific+networks-on-chip.+In+International+Workshop+on+System+Level+Interconnect+Prediction+%28SLIP%29.+ACM%2C+53%2D%2D60.+10.1145%2F966747.966758+
http://scholar.google.com/scholar?hl=en&q=Al-Tawil%2C+K.+M.%2C+Abd-El-Barr%2C+M.%2C+and+Ashraf%2C+F.+1997.+A+survey+and+comparison+of+wormhole+routing+techniques+in+a+mesh+networks.+IEEE+Network+11%2C+38%2D%2D45.+10.1109%2F65.580917+
http://scholar.google.com/scholar?hl=en&q=Amde%2C+M.%2C+Felicijan%2C+T.%2C+Edwards%2C+A.+E.+D.%2C+and+Lavagno%2C+L.+2005.+Asynchronous+on-chip+networks.+IEE+Proceedings+of+Computers+and+Digital+Techniques+152%2C+273%2D%2D283.
http://scholar.google.com/scholar?hl=en&q=Andreasson%2C+D.+and+Kumar%2C+S.+2004.+On+improving+best-effort+throughput+by+better+utilization+of+guaranteed-throughput+channels+in+an+on-chip+communication+system.+In+Proceeding+of+22th+IEEE+Norchip+Conference.
http://scholar.google.com/scholar?hl=en&q=Andreasson%2C+D.+and+Kumar%2C+S.+2005.+Slack-time+aware+routing+in+NoC+systems.+In+International+Symposium+on+Circuits+and+Systems+%28ISCAS%29.+IEEE%2C+2353%2D%2D2356.
http://scholar.google.com/scholar?hl=en&q=Andriahantenaina%2C+A.+and+Greiner%2C+A.+2003.+Micro-network+for+SoC%3A+Implementation+of+a+32-port+spin+network.+In+Proceedings+of+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition.+IEEE%2C+1128%2D%2D1129.+
http://scholar.google.com/scholar?hl=en&q=ARM.+2004.+AMBA+Advanced+eXtensible+Interface+%28AXI%29+Protocol+Specification%2C+Version+1.0.+http%3A%2F%2Fwww.arm.com.
http://scholar.google.com/scholar?hl=en&q=Arteris.+2005.+A+comparison+of+network-on-chip+and+busses.+White+paper.+http%3A%2F%2Fwww.arteris.+com%2Fnoc_whitepaper.pdf.
http://scholar.google.com/scholar?hl=en&q=Bailey%2C+D.%2C+Barszcz%2C+E.%2C+Barton%2C+J.%2C+Browning%2C+D.%2C+Carter%2C+R.%2C+Dagum%2C+L.%2C+Fatoohi%2C+R.%2C+Fineberg%2C+S.%2C+Frederickson%2C+P.%2C+Lasinski%2C+T.%2C+Schreiber%2C+R.%2C+Simon%2C+H.%2C+Venkatakrishnan%2C+V.%2C+and+Weeratunga%2C+S.+1994.+RNR+Tech.+rep.+RNR-94-007.+NASA+Ames+Research+Center.
http://scholar.google.com/scholar?hl=en&q=Bainbridge%2C+J.+and+Furber%2C+S.+2002.+CHAIN%3A+A+delay-insensitive+chip+area+interconnect.+IEEE+Micro+22%2C+5+%28Oct.%29+16%2D%2D23.+10.1109%2FMM.2002.1044296+
http://scholar.google.com/scholar?hl=en&q=Bainbridge%2C+W.+and+Furber%2C+S.+2001.+Delay+insensitive+system-on-chip+interconnect+using+1-of-4+data+encoding.+In+Proceedings+of+the+7th+International+Symposium+on+Asynchronous+Circuits+and+Systems+%28ASYNC%29.+118%2D%2D126.+
http://scholar.google.com/scholar?hl=en&q=Banerjee%2C+N.%2C+Vellanki%2C+P.%2C+and+Chatha%2C+K.+S.+2004.+A+power+and+performance+model+for+network-on-chip+architectures.+In+Proceedings+of+Design%2C+Automation+and+Testing+in+Europe+Conference+%28DATE%29.+IEEE%2C+1250%2D%2D1255.+
http://scholar.google.com/scholar?hl=en&q=Beigne%2C+E.%2C+Clermidy%2C+F.%2C+Vivet%2C+P.%2C+Clouard%2C+A.%2C+and+Renaudin%2C+M.+2005.+An+asynchronous+NOC+architecture+providing+low+latency+service+and+its+multi-level+design+framework.+In+Proceedings+of+the+11th+International+Symposium+on+Asynchronous+Circuits+and+Systems+%28ASYNC%29.+IEEE%2C+54%2D%2D63.+10.1109%2FASYNC.2005.10+
http://scholar.google.com/scholar?hl=en&q=Benini%2C+L.+and+Micheli%2C+G.+D.+2001.+Powering+network-on-chips.+In+The+14th+International+Symposium+on+System+Synthesis+%28ISSS%29.+IEEE%2C+33%2D%2D38.+10.1145%2F500001.500009+
http://scholar.google.com/scholar?hl=en&q=Benini%2C+L.+and+Micheli%2C+G.+D.+2002.+Networks+on+chips%3A+A+new+SoC+paradigm.+IEEE+Comput.+35%2C+1+%28Jan.%29%2C+70%2D%2D78.+10.1109%2F2.976921+
http://scholar.google.com/scholar?hl=en&q=Bertozzi%2C+D.%2C+Jalabert%2C+A.%2C+Murali%2C+S.%2C+Tamhankar%2C+R.%2C+Stergiou%2C+S.%2C+Benini%2C+L.%2C+and+De+Micheli%2C+G.+2005.+NoC+synthesis+flow+for+customized+domain+specific+multiprocessor+Systems-on-Chip.+In+IEEE+Trans.+Parall.+Distrib.+Syst.+113%2D%2D129.+10.1109%2FTPDS.2005.22+
http://scholar.google.com/scholar?hl=en&q=Bhojwani%2C+P.+and+Mahapatra%2C+R.+2003.+Interfacing+cores+with+on-chip+packet-switched+networks.+In+Proceedings+of+the+16th+International+Conference+on+VLSI+Design.+382%2D%2D387.+
http://scholar.google.com/scholar?hl=en&q=Bjerregaard%2C+T.+2005.+The+MANGO+clockless+network-on-chip%3A+Concepts+and+implementation.+Ph.D.+thesis%2C+Informatics+and+Mathematical+Modeling%2C+Technical+University+of+Denmark%2C+Lyngby%2C+Denmark.
http://scholar.google.com/scholar?hl=en&q=Bjerregaard%2C+T.%2C+Mahadevan%2C+S.%2C+Olsen%2C+R.+G.%2C+and+Spars%C3%B8%2C+J.+2005.+An+OCP+compliant+network+adapter+for+gals-based+soc+design+using+the+MANGO+network-on-chip.+In+Proceedings+of+International+Symposium+on+System-on-Chip+%28ISSoC%29.+IEEE.
http://scholar.google.com/scholar?hl=en&q=Bjerregaard%2C+T.%2C+Mahadevan%2C+S.%2C+and+Spars%C3%B8%2C+J.+2004.+A+channel+library+for+asynchronous+circuit+design+supporting+mixed-mode+modeling.+In+Proceedings+of+the+14th+International+Workshop+on+Power+and+Timing+Modeling%2C+Optimization+and+Simulation+%28PATMOS%29.+Springer%2C+301%2D%2D310.
http://scholar.google.com/scholar?hl=en&q=Bjerregaard%2C+T.+and+Spars%C3%B8%2C+J.+2005a.+A+router+architecture+for+connection-oriented+service+guarantees+in+the+MANGO+clockless+network-on-chip.+In+Proceedings+of+Design%2C+Automation+and+Testing+in+Europe+Conference+%28DATE%29.+IEEE%2C+1226%2D%2D1231.+10.1109%2FDATE.2005.36+
http://scholar.google.com/scholar?hl=en&q=Bjerregaard%2C+T.+and+Spars%C3%B8%2C+J.+2005b.+A+scheduling+discipline+for+latency+and+bandwidth+guarantees+in+asynchronous+network-on-chip.+In+Proceedings+of+the+11th+International+Symposium+on+Advanced+Resear.+in+Asynchronous+Circuits+and+Systems.+IEEE%2C+34%2D%2D43.+10.1109%2FASYNC.2005.7+
http://scholar.google.com/scholar?hl=en&q=Bogliolo%2C+A.+2001.+Encodings+for+high-performance+energy-efficient+signaling.+In+Proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design+%28ISLPED%29.+170%2D%2D175.+10.1145%2F383082.383126+
http://scholar.google.com/scholar?hl=en&q=Bolotin%2C+E.%2C+Cidon%2C+I.%2C+Ginosaur%2C+R.%2C+and+Kolodny%2C+A.+2004.+QNoC%3A+QoS+architecture+and+design+process+for+network-on-chip.+J.+Syst.+Archit.+50%2C+2-3%2C+105%2D%2D128.+10.1016%2Fj.sysarc.2003.07.004+
http://scholar.google.com/scholar?hl=en&q=Catthoor%2C+F.%2C+Cuomo%2C+A.%2C+Martin%2C+G.%2C+Groeneveld%2C+P.%2C+Rudy%2C+L.%2C+Maex%2C+K.%2C+de+Steeg%2C+P.+V.%2C+and+Wilson%2C+R.+2004.+How+can+system+level+design+solve+the+interconnect+technology+scaling+problem.+In+Proceedings+of+Design%2C+Automation+and+Testing+in+Europe+Conference+%28DATE%29.+IEEE%2C+332%2D%2D337.+
http://scholar.google.com/scholar?hl=en&q=Chapiro%2C+D.+1984.+Globally-asynchronous+locally-synchronous+systems.+Ph.D.+thesis+%28Report+No.+STAN-CS-84-1026%29+Stanford+University.+
http://scholar.google.com/scholar?hl=en&q=Chelcea%2C+T.+and+Nowick%2C+S.+M.+2001.+Robust+interfaces+for+mixed-timing+systems+with+application+to+latency-insensitive+protocols.+In+Proceedings+of+the+38th+Design+Automation+Conference+%28DAC%29.+IEEE%2C+21%2D%2D26.+10.1145%2F378239.378256+
http://scholar.google.com/scholar?hl=en&q=Chiu%2C+G.-M.+2000.+The+odd-even+turn+model+for+adaptive+routing.+IEEE+Trans.+Parall.+Distrib.+Syst.+11%2C+729%2D%2D738.+10.1109%2F71.877831+
http://scholar.google.com/scholar?hl=en&q=Cole%2C+R.+J.%2C+Maggs%2C+B.+M.%2C+and+Sitaraman%2C+R.+K.+2001.+On+the+benefit+of+supporting+virtual+channels+in+wormhole+routers.+J.+Comput.+Syst.+Sciences+62%2C+152%2D%2D177.+10.1006%2Fjcss.2000.1701+
http://scholar.google.com/scholar?hl=en&q=Culler%2C+D.+E.%2C+Singh%2C+J.+P.%2C+and+Gupta%2C+A.+1998.+Parallel+Computer+Architecture%3A+A+Hardware%2FSoftware+Approach.+1st+Ed.+Morgan+Kaufmann.+
http://scholar.google.com/scholar?hl=en&q=Dally%2C+W.+J.+1990.+Performance+analysis+of+k-ary+n-cube+interconnection+networks.+IEEE+Trans.+Comput.+39%2C+6+%28June%29+775%2D%2D785.+10.1109%2F12.53599+
http://scholar.google.com/scholar?hl=en&q=Dally%2C+W.+J.+1992.+Virtual-channel+flow+control.+IEEE+Trans.+Parall.+Distrib.+Syst.+3%2C+2+%28March%29+194%2D%2D205.+10.1109%2F71.127260+
http://scholar.google.com/scholar?hl=en&q=Dally%2C+W.+J.+and+Aoki%2C+H.+1993.+Deadlock-free+adaptive+routing+in+multicomputer+networks+using+virtual+channels.+IEEE+Trans.+Parall.+Distrib.+Syst.+4%2C+4+%28April%29+466%2D%2D475.+10.1109%2F71.219761+
http://scholar.google.com/scholar?hl=en&q=Dally%2C+W.+J.+and+Seitz%2C+C.+L.+1987.+Deadlock-free+message+routing+in+multiprocessor+interconnection+networks.+IEEE+Trans.+Comput.+36%2C+5+%28May%29+547%2D%2D553.+10.1109%2FTC.1987.1676939+
http://scholar.google.com/scholar?hl=en&q=Dally%2C+W.+J.+and+Towles%2C+B.+2001.+Route+packets%2C+not+wires%3A+On-chip+interconnection+networks.+In+Proceedings+of+the+38th+Design+Automation+Conference+%28DAC%29.+IEEE%2C+684%2D%2D689.+10.1145%2F378239.379048+
http://scholar.google.com/scholar?hl=en&q=de+Mello%2C+A.+V.%2C+Ost%2C+L.+C.%2C+Moraes%2C+F.+G.%2C+and+Calazans%2C+N.+L.+V.+2004.+Evaluation+of+routing+algorithms+on+mesh+based+nocs.+Tech.+rep.%2C+Faculdade+de+Informatica+PUCRS%2D%2D-Brazil.
http://scholar.google.com/scholar?hl=en&q=Dick%2C+R.+2002.+Embedded+system+synthesis+benchmarks+suite.+http%3A%2F%2Fwww.ece.northwestern.edu%2Fdickrp%2Fe3s%2F.
http://scholar.google.com/scholar?hl=en&q=Dielissen%2C+J.%2C+Radulescu%2C+A.%2C+Goossens%2C+K.%2C+and+Rijpkema%2C+E.+2003.+Concepts+and+implementation+of+the+phillips+network-on-chip.+In+Proceedings+of+the+IP+based+SOC+%28IPSOC%29.+IFIP.
http://scholar.google.com/scholar?hl=en&q=Dobbelaere%2C+I.%2C+Horowitz%2C+M.%2C+and+Gamal%2C+A.+E.+1995.+Regenerative+feedback+repeaters+for+programmable+interconnections.+IEEE+J.+Solid-State+Circuits+30%2C+11+%28Nov.%29+1246%2D%2D1253.
http://scholar.google.com/scholar?hl=en&q=Dobkin%2C+R.%2C+Ginosaur%2C+R.%2C+and+Sotiriou%2C+C.+P.+2004.+Data+synchronization+issues+in+GALS+SoCs.+In+Proceedings+of+the+10th+IEEE+International+Symposium+on+Asynchronous+Circuits+and+Systems.+IEEE%2C+170%2D%2D179.
http://scholar.google.com/scholar?hl=en&q=Duato%2C+J.+1993.+A+new+theory+of+deadlock-free+adaptive+routing+in+wormhole+networks.+IEEE+Trans.+Parall.+Distrib.+Syst.+4%2C+12+%28Dec.%29+1320%2D%2D1331.+10.1109%2F71.250114+
http://scholar.google.com/scholar?hl=en&q=Duato%2C+J.+1995.+A+necessary+and+sufficient+condition+for+deadlock-free+adaptive+routing+in+wormhole+networks.+IEEE+Trans.+Parall.+Distrib.+Syst.+6%2C+10+%28Oct.%29+1055%2D%2D1067.+10.1109%2F71.473515+
http://scholar.google.com/scholar?hl=en&q=Duato%2C+J.+1996.+A+necessary+and+sufficient+condition+for+deadlock-free+routing+in+cut-through+and+store-and-forward+networks.+IEEE+Trans.+Parall.+Distrib.+Syst.+7%2C+8+%28Aug.%29+841%2D%2D854.+10.1109%2F71.532115+
http://scholar.google.com/scholar?hl=en&q=Duato%2C+J.+and+Pinkston%2C+T.+M.+2001.+A+general+theory+for+deadlock-free+adaptive+routing+using+a+mixed+set+of+resources.+IEEE+Trans.+Parall.+Distrib.+Syst.+12%2C+12+%28Dec.%29+1219%2D%2D1235.+10.1109%2F71.970556+
http://scholar.google.com/scholar?hl=en&q=Duato%2C+J.%2C+Yalamanchili%2C+S.%2C+and+Ni%2C+L.+2003.+Interconnection+Networks%3A+An+Engineering+Approach.+Morgan+Kaufmann.+
http://scholar.google.com/scholar?hl=en&q=Felicijan%2C+T.%2C+Bainbridge%2C+J.%2C+and+Furber%2C+S.+2003.+An+asynchronous+low+latency+arbiter+for+quality+of+service+%28QoS%29+applications.+In+Proceedings+of+the+15th+International+Conference+on+Microelectronics+%28ICM%29.+IEEE%2C+123%2D%2D126.
http://scholar.google.com/scholar?hl=en&q=Felicijan%2C+T.+and+Furber%2C+S.+B.+2004.+An+asynchronous+on-chip+network+router+with+quality-of-service+%28QoS%29+support.+In+Proceedings+IEEE+International+SOC+Conference.+IEEE%2C+274%2D%2D277.
http://scholar.google.com/scholar?hl=en&q=Fitzpatrick%2C+T.+2004.+System+verilog+for+VHDL+users.+In+Proceedings+of+Design%2C+Automation+and+Testing+in+Europe+Conference+%28DATE%29.+IEEE+Computer+Society%2C+21334.+
http://scholar.google.com/scholar?hl=en&q=Forsell%2C+M.+2002.+A+scalable+high-performance+computing+solution+for+networks+on+chips.+IEEE+Micro+22%2C+5%2C+46%2D%2D55.+10.1109%2FMM.2002.1044299+
http://scholar.google.com/scholar?hl=en&q=Gaughan%2C+P.+T.%2C+Dao%2C+B.+V.%2C+Yalamanchili%2C+S.%2C+and+Schimmel%2C+D.+E.+1996.+Distributed%2C+deadlock-free+routing+in+faulty%2C+pipelined%2C+direct+interconnection+networks.+IEEE+Trans.+Comput.+45%2C+6+%28June%29+651%2D%2D665.+10.1109%2F12.506422+
http://scholar.google.com/scholar?hl=en&q=Genko%2C+N.%2C+Atienza%2C+D.%2C+De+Micheli%2C+G.%2C+Benini%2C+L.%2C+Mendias%2C+J.%2C+Hermida%2C+R.%2C+and+Catthoor%2C+F.+2005.+A+novel+approach+for+network+on+chip+emulation.+In+International+Symposium+on+Circuits+and+Systems+%28ISCAS%29.+IEEE%2C+2365%2D%2D2368.
http://scholar.google.com/scholar?hl=en&q=Gerstlauer%2C+A.+2003.+Communication+abstractions+for+system-level+design+and+synthesis.+Tech.+Rep.+TR-03-30%2C+Center+for+Embedded+Computer+Systems%2C+University+of+California%2C+Irvine%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Ginosaur%2C+R.+2003.+Fourteen+ways+to+fool+your+synchrononizer.+In+Proceedings+of+the+9th+International+Symposium+on+Asynchronous+Circuits+and+Systems.+IEEE%2C+89%2D%2D96.+
http://scholar.google.com/scholar?hl=en&q=Glass%2C+C.+J.+and+Ni%2C+L.+M.+1994.+The+turn+model+for+adaptive+routing.+J.+ACM+41%2C+874%2D%2D902.+10.1145%2F185675.185682+
http://scholar.google.com/scholar?hl=en&q=Goossens%2C+K.%2C+Dielissen%2C+J.%2C+Gangwal%2C+O.+P.%2C+Pestana%2C+S.+G.%2C+Radulescu%2C+A.%2C+and+Rijpkema%2C+E.+2005.+A+design+flow+for+application-specific+networks+on+chip+with+guaranteed+performance+to+accelerate+SOC+design+and+verification.+In+Proceedings+of+Design%2C+Automation+and+Testing+in+Europe+Conference+%28DATE%29.+IEEE%2C+1182%2D%2D1187.+10.1109%2FDATE.2005.11+
http://scholar.google.com/scholar?hl=en&q=Goossens%2C+K.%2C+Dielissen%2C+J.%2C+and+Radulescu%2C+A.+2005.+%C3%86thereal+network+on+chip%3A+Concepts%2C+architectures+and+implementations.+IEEE+Design+Test+Comput.+22%2C+5%2C+414%2D%2D421.+10.1109%2FMDT.2005.99+
http://scholar.google.com/scholar?hl=en&q=Goossens%2C+K.%2C+Meerbergen%2C+J.+V.%2C+Peeters%2C+A.%2C+and+Wielage%2C+P.+2002.+Networks+on+silicon%3A+Combining+best-effort+and+guaranteed+services.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe+Conference+%28DATE%29.+IEEE%2C+196%2D%2D200.+
http://scholar.google.com/scholar?hl=en&q=Guerrier%2C+P.+and+Greiner%2C+A.+2000.+A+generic+architecture+for+on-chip+packet-switched+interconnections.+In+Proceedings+of+the+Design+Automation+and+Test+in+Europe+%28DATE%29.+IEEE%2C+250%2D%2D256.+10.1145%2F343647.343776+
http://scholar.google.com/scholar?hl=en&q=Guo%2C+M.%2C+Nakata%2C+I.%2C+and+Yamashita%2C+Y.+2000.+Contention-free+communication+scheduling+for+array+redistribution.+Parall.+Comput.+26%2C+1325%2D%2D1343.+10.1016%2FS0167-8191%2800%2900027-2+
http://scholar.google.com/scholar?hl=en&q=Hansson%2C+A.%2C+Goossens%2C+K.%2C+and+Radulescu%2C+A.+2005.+A+unified+approach+to+constrained+mapping+and+routing+on+networks-on-chip+architectures.+In+CODES%2FISSS.+ACM%2FIEEE%2C+75%2D%2D80.+10.1145%2F1084834.1084857+
http://scholar.google.com/scholar?hl=en&q=Harmanci%2C+M.%2C+Escudero%2C+N.%2C+Leblebici%2C+Y.%2C+and+Ienne%2C+P.+2005.+Quantitative+modeling+and+comparison+of+communication+schemes+to+guarantee+quality-of-service+in+networks-on-chip.+In+International+Symposium+on+Circuits+and+Systems+%28ISCAS%29.+IEEE%2C+1782%2D%2D1785.
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.+1995.+Asynchronous+design+methodologies%3A+an+overview.+Proceedings+of+the+IEEE+83%2C+1+%28Jan.%29+69%2D%2D93.
http://scholar.google.com/scholar?hl=en&q=Havemann%2C+R.+H.+and+Hutchby%2C+J.+A.+2001.+High-performance+interconnects%3A+An+integration+overview.+Proceedings+of+the+IEEE+89%2C+5+%28May%29+586%2D%2D601.
http://scholar.google.com/scholar?hl=en&q=Haverinen%2C+A.%2C+Leclercq%2C+M.%2C+Weyrich%2C+N.%2C+and+Wingard%2C+D.+2002.+SystemC+based+SoC+communication+modeling+for+the+OCP+protocol.+White+paper.+http%3A%2F%2Fwww.ocpip.org.
http://scholar.google.com/scholar?hl=en&q=Heiliger%2C+H.-M.%2C+Nagel%2C+M.%2C+Roskos%2C+H.+G.%2C+and+Kurz%2C+H.+1997.+Thin-film+microstrip+lines+for+mm+and+sub-mm-wave+on-chip+interconnects.+In+IEEE+MTT-S+Int.+Microwave+Symp.+Digest.+Vol.+2.+421%2D%2D424.
http://scholar.google.com/scholar?hl=en&q=Ho%2C+R.%2C+Mai%2C+K.%2C+and+Horowitz%2C+M.+2003.+Efficient+on-chip+global+interconnects.+In+Symposium+on+VLSI+Circuits.+Digest+of+Technical+Papers.+IEEE%2C+271%2D%2D274.
http://scholar.google.com/scholar?hl=en&q=Ho%2C+R.%2C+Mai%2C+K.+W.%2C+and+Horowitz%2C+M.+A.+2001.+The+future+of+wires.+Proceedings+of+the+IEEE+89%2C+4+%28April%29+490%2D%2D504.
http://scholar.google.com/scholar?hl=en&q=Hu%2C+J.+and+Marculescu%2C+R.+2004a.+Application-specific+buffer+space+allocation+for+networks-on-chip+router+design.+In+ICCAD.+IEEE%2FACM%2C+354%2D%2D361.+10.1109%2FICCAD.2004.1382601+
http://scholar.google.com/scholar?hl=en&q=Hu%2C+J.+and+Marculescu%2C+R.+2004b.+Energy-aware+communication+and+task+scheduling+for+network-on-chip+architectures+under+real-time+constraints.+In+Proceedings+of+Design%2C+Automation+and+Testing+in+Europe+Conference+%28DATE%29.+IEEE%2C+10234%2D%2D10240.+
http://scholar.google.com/scholar?hl=en&q=ITRS.+2001.+International+technology+roadmap+for+semiconductors.+Tech.+rep.%2C+International+Technology+Roadmap+for+Semiconductors.
http://scholar.google.com/scholar?hl=en&q=ITRS.+2003.+International+technology+roadmap+for+semiconductors.+Tech.+rep.%2C+International+Technology+Roadmap+for+Semiconductors.
http://scholar.google.com/scholar?hl=en&q=Jalabert%2C+A.%2C+Murali%2C+S.%2C+Benini%2C+L.%2C+and+Micheli%2C+G.+D.+2004.+XpipesCompiler%3A+A+tool+for+instantiating+application+specific+networks-on-chip.+In+Proceedings+of+Design%2C+Automation+and+Testing+in+Europe+Conference+%28DATE%29.+IEEE%2C+884%2D%2D889.+
http://scholar.google.com/scholar?hl=en&q=Jantsch%2C+A.+2003.+Communication+performance+in+networks-on-chip.+http%3A%2F%2Fwww.ele.kth.se%2Faxel%2Fpresentations%2F2003%2FStringent.pdf.+
http://scholar.google.com/scholar?hl=en&q=Jantsch%2C+A.+and+Tenhunen%2C+H.+2003.+Networks+on+Chip.+Kluwer+Academic+Publishers.+
http://scholar.google.com/scholar?hl=en&q=Jantsch%2C+A.+and+Vitkowski%2C+R.+L.+A.+2005.+Power+analysis+of+link+level+and+end-to-end+data+protection+in+networks-on-chip.+In+International+Symposium+on+Circuits+and+Systems+%28ISCAS%29.+IEEE%2C+1770%2D%2D1773.
