[{"id":"2407.01475","title":"Exploring FPGA designs for MX and beyond","authorsParsed":[["Samson","Ebby",""],["Mellempudi","Naveen",""],["Luk","Wayne",""],["Constantinides","George A.",""]],"timestamp":1719853653000,"metadataBlobId":"nFbAF_XrrangZEyqFmq4wH744LjevYBHTrkjXuo0MsU"},{"id":"2407.08473","title":"Natural language is not enough: Benchmarking multi-modal generative AI\n  for Verilog generation","authorsParsed":[["Chang","Kaiyan",""],["Chen","Zhirong",""],["Zhou","Yunhao",""],["Zhu","Wenlong",""],["wang","kun",""],["Xu","Haobo",""],["Li","Cangyuan",""],["Wang","Mengdi",""],["Liang","Shengwen",""],["Li","Huawei",""],["Han","Yinhe",""],["Wang","Ying",""]],"timestamp":1720703409000,"metadataBlobId":"1tQLEtUKDFgxzPM31sTIPYJz99PcAcLFIG7j9PFB4Gk"},{"id":"2407.02944","title":"Control Flow Management in Modern GPUs","authorsParsed":[["Shoushtary","Mojtaba Abaie",""],["Murgadas","Jordi Tubella",""],["Gonzalez","Antonio",""]],"timestamp":1719998488000,"metadataBlobId":"ihSM2x35ZOUjpe-D0CYJGXxLmKO_Xe20mL2wH8OigfY"},{"id":"2407.11999","title":"Optimising GPGPU Execution Through Runtime Micro-Architecture Parameter\n  Analysis","authorsParsed":[["Sarda","Giuseppe M.",""],["Shah","Nimish",""],["Bhattacharjee","Debjyoti",""],["Debacker","Peter",""],["Verhelst","Marian",""]],"timestamp":1718355548000,"metadataBlobId":"wwIW14T2ooLKROpzhGI3bltUBkvFAHM5yfTG7AYvuz4"},{"id":"2407.21184","title":"Optical Computing for Deep Neural Network Acceleration: Foundations,\n  Recent Developments, and Emerging Directions","authorsParsed":[["Pasricha","Sudeep",""]],"timestamp":1722372630000,"metadataBlobId":"l93gf88zr1GI20ND9wJ_OWBkhsPGUe8eqtliTT9BdRI"},{"id":"2407.08990","title":"Dynamic neural network with memristive CIM and CAM for 2D and 3D vision","authorsParsed":[["Zhang","Yue",""],["Zhang","Woyu",""],["Wang","Shaocong",""],["Lin","Ning",""],["Yu","Yifei",""],["He","Yangu",""],["Wang","Bo",""],["Jiang","Hao",""],["Lin","Peng",""],["Xu","Xiaoxin",""],["Qi","Xiaojuan",""],["Wang","Zhongrui",""],["Zhang","Xumeng",""],["Shang","Dashan",""],["Liu","Qi",""],["Cheng","Kwang-Ting",""],["Liu","Ming",""]],"timestamp":1720760157000,"metadataBlobId":"_6XlvCv5bVmYZtFS_qZmmN4humOf6rR-q4mTvJSIRQs"},{"id":"2407.18276","title":"Rome was Not Built in a Single Step: Hierarchical Prompting for\n  LLM-based Chip Design","authorsParsed":[["Nakkab","Andre",""],["Zhang","Sai Qian",""],["Karri","Ramesh",""],["Garg","Siddharth",""]],"timestamp":1721769511000,"metadataBlobId":"xGMBbp1mkhKNpzejOnxAhbHGlVeomo_z61nZehwMIfw"},{"id":"2407.12232","title":"RTL Verification for Secure Speculation Using Contract Shadow Logic","authorsParsed":[["Tan","Qinhan",""],["Yang","Yuheng",""],["Bourgeat","Thomas",""],["Malik","Sharad",""],["Yan","Mengjia",""]],"timestamp":1721178109000,"metadataBlobId":"kMpcYXFc5IIisqXqhNa_KMfCuDpnZ5pw81YXiaQMD9k"},{"id":"2407.00817","title":"Multi-Objective Optimization for Common-Centroid Placement of Analog\n  Transistors","authorsParsed":[["Maji","Supriyo",""],["Park","Hyungjoo",""],["Hong","Gi moon",""],["Poddar","Souradip",""],["Pan","David Z.",""]],"timestamp":1719777620000,"metadataBlobId":"7goJlpvz_3VDL2CZcOGpEXChEnDoX-ErHsNcgCUCtgQ"},{"id":"2407.08975","title":"Hybrid Temporal Computing for Lower Power Hardware Accelerators","authorsParsed":[["Tasnim","Maliha",""],["Sachdeva","Sachin",""],["Liu","Yibo",""],["Tan","Sheldon X. -D.",""]],"timestamp":1720757134000,"metadataBlobId":"XDh2IOxYmRMARAGomvKS13CxQVxTL7Qxf8YM-Z1nZXo"},{"id":"2407.08205","title":"OPIMA: Optical Processing-In-Memory for Convolutional Neural Network\n  Acceleration","authorsParsed":[["Sunny","Febin",""],["Shafiee","Amin",""],["Balasubramaniam","Abhishek",""],["Nikdast","Mahdi",""],["Pasricha","Sudeep",""]],"timestamp":1720678324000,"metadataBlobId":"rQ4Tc1-v7hcoDHjDLu7bPRonOvOvp5X3QBfZYgzJ_yc"},{"id":"2407.18255","title":"Flexible and Cost-Effective Spherical to Cartesian Coordinate Conversion\n  Using 3-D CORDIC Algorithm on FPGA","authorsParsed":[["Salem","Nadia",""],["Serhan","Sami",""],["Al-Tarawneh","Khawla",""],["Al-Msie'deen","Ra'fat",""]],"timestamp":1720634141000,"metadataBlobId":"1n30NOzUanDB6gE_HlaD735-MtnmEZOnhU1-3_zBrE4"},{"id":"2407.12378","title":"StoX-Net: Stochastic Processing of Partial Sums for Efficient In-Memory\n  Computing DNN Accelerators","authorsParsed":[["Rogers","Ethan G",""],["Mugdho","Sohan Salahuddin",""],["Gupte","Kshemal Kshemendra",""],["Wang","Cheng",""]],"timestamp":1721203003000,"metadataBlobId":"cqfsbvUDvd06jAPOubjnXjRYqru0YeqfDY8uhOziVHA"},{"id":"2407.12565","title":"SigDLA: A Deep Learning Accelerator Extension for Signal Processing","authorsParsed":[["Fu","Fangfa",""],["Zhang","Wenyu",""],["Jiang","Zesong",""],["Zhu","Zhiyu",""],["Li","Guoyu",""],["Yang","Bing",""],["Liu","Cheng",""],["Xiao","Liyi",""],["Wang","Jinxiang",""],["Li","Huawei",""],["Li","Xiaowei",""]],"timestamp":1721224087000,"metadataBlobId":"1BlKmaFNpkUnrIFDFKhQ9ZcYCjcNVmNamIpPZ9P2Z1w"},{"id":"2407.12575","title":"Graphitron: A Domain Specific Language for FPGA-based Graph Processing\n  Accelerator Generation","authorsParsed":[["Zhang","Xinmiao",""],["Feng","Zheng",""],["Liang","Shengwen",""],["Chen","Xinyu",""],["Liu","Cheng",""],["Li","Huawei",""],["Li","Xiaowei",""]],"timestamp":1721224838000,"metadataBlobId":"riHQbK9eeSBLzIgJ_hm8vhbGsX_WkXuataa5SaR2Cqk"},{"id":"2407.19150","title":"RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization\n  with Knowledge-infused Reinforcement Learning","authorsParsed":[["Cao","Weidong",""],["Gao","Jian",""],["Ma","Tianrui",""],["Ma","Rui",""],["Benosman","Mouhacine",""],["Zhang","Xuan",""]],"timestamp":1722047565000,"metadataBlobId":"PeEIFW3lGS78gf6QMRWF_vBjKz8KEcNiJYC3SnzlsZ4"},{"id":"2407.21367","title":"Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based\n  Computing Platforms","authorsParsed":[["Galimberti","Andrea",""],["Piccoli","Michele",""],["Zoni","Davide",""]],"timestamp":1722407501000,"metadataBlobId":"K-gCR-KET5Dy9IUKdqhwt14gs7PTLUus2UvSha5UU1g"},{"id":"2407.17879","title":"HG-PIPE: Vision Transformer Acceleration with Hybrid-Grained Pipeline","authorsParsed":[["Guo","Qingyu",""],["Wan","Jiayong",""],["Xu","Songqiang",""],["Li","Meng",""],["Wang","Yuan",""]],"timestamp":1721897260000,"metadataBlobId":"5OirD92iopB5f99QOd2YV6HcOSP_uYyN8eeJOSm72lA"},{"id":"2407.18333","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation\n  using LLMs","authorsParsed":[["Gao","Mingzhe",""],["Zhao","Jieru",""],["Lin","Zhe",""],["Ding","Wenchao",""],["Hou","Xiaofeng",""],["Feng","Yu",""],["Li","Chao",""],["Guo","Minyi",""]],"timestamp":1721580165000,"metadataBlobId":"MSBzSPOqCVGH_WIdY30Pn2hEDGNXzqD6iiO-4PqzEII"},{"id":"2407.12638","title":"ARTEMIS: A Mixed Analog-Stochastic In-DRAM Accelerator for Transformer\n  Neural Networks","authorsParsed":[["Afifi","Salma",""],["Thakkar","Ishan",""],["Pasricha","Sudeep",""]],"timestamp":1721228894000,"metadataBlobId":"UgfdAL5F7129q1nGZNjUQFrfzQnl4hWaBK7HTB2qwRU"},{"id":"2407.03711","title":"Decoupled Access-Execute enabled DVFS for tinyML deployments on STM32\n  microcontrollers","authorsParsed":[["Alvanaki","Elisavet Lydia",""],["Katsaragakis","Manolis",""],["Masouros","Dimosthenis",""],["Xydis","Sotirios",""],["Soudris","Dimitrios",""]],"timestamp":1720079753000,"metadataBlobId":"VTL6lEnp6kdNASnui61MKzUIuWUJ_FzP78FcqoM3IPM"},{"id":"2407.12029","title":"A Quality-Aware Voltage Overscaling Framework to Improve the Energy\n  Efficiency and Lifetime of TPUs based on Statistical Error Modeling","authorsParsed":[["Senobari","Alireza",""],["Vafaei","Jafar",""],["Akbari","Omid",""],["Hochberger","Christian",""],["Shafique","Muhammad",""]],"timestamp":1719642159000,"metadataBlobId":"Tj_gOk99dImZroEAH0vIPfRnMdBxehd3IMHPTvP_z9g"},{"id":"2407.12027","title":"Idle is the New Sleep: Configuration-Aware Alternative to Powering Off\n  FPGA-Based DL Accelerators During Inactivity","authorsParsed":[["Qian","Chao",""],["Cichiwskyj","Christopher",""],["Ling","Tianheng",""],["Schiele","Gregor",""]],"timestamp":1719573732000,"metadataBlobId":"SnkpLCBUDPpOvUsyqMEXgKYmkmlAukdeBFd1sH8usuU"},{"id":"2407.17311","title":"The Magnificent Seven Challenges and Opportunities in Domain-Specific\n  Accelerator Design for Autonomous Systems","authorsParsed":[["Neuman","Sabrina M.",""],["Plancher","Brian",""],["Reddi","Vijay Janapa",""]],"timestamp":1721831304000,"metadataBlobId":"OctyJBPtyhZ4B1eYGdFVXP4seDu_YWaiKWKkj6-egX8"},{"id":"2407.12576","title":"IICPilot: An Intelligent Integrated Circuit Backend Design Framework\n  Using Open EDA","authorsParsed":[["Jiang","Zesong",""],["Zhang","Qing",""],["Liu","Cheng",""],["Cheng","Long",""],["Li","Huawei",""],["Li","Xiaowei",""]],"timestamp":1721224921000,"metadataBlobId":"LRGqLZzZjnrORH25V6QnfZclsnKzi0s6miefjo7pvTw"},{"id":"2407.21192","title":"Functional ISS-Driven Verification of Superscalar RISC-V Processors","authorsParsed":[["Galimberti","Andrea",""],["Vitali","Marco",""],["Vittoria","Sebastiano",""],["Zoni","Davide",""]],"timestamp":1722373221000,"metadataBlobId":"xWFCWewE6yHfT7aA1kjjSjxbKGACdhRNKDma0A0bsVI"},{"id":"2407.06033","title":"Kratos: An FPGA Benchmark for Unrolled DNNs with Fine-Grained Sparsity\n  and Mixed Precision","authorsParsed":[["Dai","Xilai",""],["Chen","Yuzong",""],["Abdelfattah","Mohamed S.",""]],"timestamp":1720452680000,"metadataBlobId":"6MvcFs3xvetrxc9DZLfn3RPXhT_kbVXYcBAXiZwxgfc"},{"id":"2407.06751","title":"Laser Fault Injection Attacks against Radiation Tolerant TMR Registers","authorsParsed":[["Petryk","Dmytro",""],["Dyka","Zoya",""],["Kabin","Ievgen",""],["Breitenreiter","Anselm",""],["Schaeffner","Jan",""],["Krstic","Milos",""]],"timestamp":1720522981000,"metadataBlobId":"j-vsb_RjuzICEPsMiLWD8nQKJpyoZ3_QRh9_D3WB3EM"},{"id":"2407.16026","title":"KWT-Tiny: RISC-V Accelerated, Embedded Keyword Spotting Transformer","authorsParsed":[["Al-Qawlaq","Aness",""],["M","Ajay Kumar",""],["John","Deepu",""]],"timestamp":1721678841000,"metadataBlobId":"aSkDgawGv6hhZ374jRzwCP9Amno4sK1CSkeBTLvOg_k"},{"id":"2407.16237","title":"OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and\n  Self-Reflection","authorsParsed":[["Cui","Fan","","Eric"],["Yin","Chenyang","","Eric"],["Zhou","Kexing","","Eric"],["Xiao","Youwei","","Eric"],["Sun","Guangyu","","Eric"],["Xu","Qiang","","Eric"],["Guo","Qipeng","","Eric"],["Song","Demin","","Eric"],["Lin","Dahua","","Eric"],["Zhang","Xingcheng","","Eric"],["Yun","","","Eric"],["Liang","",""]],"timestamp":1721719345000,"metadataBlobId":"VJbLN42XMQkY4Go0tOexTV-nu0PKajyzsTOwjSeYT4s"},{"id":"2407.08128","title":"Functional Type Expressions of Sequential Circuits with the Notion of\n  Referring Forms","authorsParsed":[["Nishimura","Shunji",""]],"timestamp":1720663141000,"metadataBlobId":"NR1B135ab4HZqxyw_c29bnGi7szHgwjyvzEMjVa7F0s"},{"id":"2407.18267","title":"MCU-MixQ: A HW/SW Co-optimized Mixed-precision Neural Network Design\n  Framework for MCUs","authorsParsed":[["Gong","Junfeng",""],["Liu","Cheng",""],["Cheng","Long",""],["Li","Huawei",""],["Li","Xiaowei",""]],"timestamp":1721227875000,"metadataBlobId":"kQF_JgENsuc9VdkGKG-8qTP2DwQymkZ57I-YBO-uIzo"},{"id":"2407.08797","title":"Deep Inverse Design for High-Level Synthesis","authorsParsed":[["Chang","Ping",""],["Adegbija","Tosiron",""],["Liao","Yuchao",""],["Talarico","Claudio",""],["Li","Ao",""],["Roveda","Janet",""]],"timestamp":1720721618000,"metadataBlobId":"TqVX1nKKdEZXTYLleS-pY_Ev6Agr3W1-U8rmWJd9zpI"},{"id":"2407.18499","title":"Non-Overlapping Placement of Macro Cells based on Reinforcement Learning\n  in Chip Design","authorsParsed":[["Yu","Tao",""],["Gao","Peng",""],["Wang","Fei",""],["Yuan","Ru-Yue",""]],"timestamp":1721967354000,"metadataBlobId":"xnVVUszu8TBRBUAjw0IlYlZTiOkZTH1hB0Tm2mnvKrE"},{"id":"2407.10466","title":"Assessing the Performance of Stateful Logic in 1-Selector-1-RRAM\n  Crossbar Arrays","authorsParsed":[["Tyagi","Arjun",""],["Kvatinsky","Shahar",""]],"timestamp":1721025763000,"metadataBlobId":"jYYnUid39CvZOJvCR6asqE3DD602-vRHz37neVJ0Jds"},{"id":"2407.18269","title":"LaMAGIC: Language-Model-based Topology Generation for Analog Integrated\n  Circuits","authorsParsed":[["Chang","Chen-Chia",""],["Shen","Yikang",""],["Fan","Shaoze",""],["Li","Jing",""],["Zhang","Shun",""],["Cao","Ningyuan",""],["Chen","Yiran",""],["Zhang","Xin",""]],"timestamp":1721429501000,"metadataBlobId":"l5n2j7SupJFqBiVM5zntobu1btUByhuxyzA6yka3raM"},{"id":"2407.14645","title":"Performance Modeling and Workload Analysis of Distributed Large Language\n  Model Training and Inference","authorsParsed":[["Kundu","Joyjit",""],["Guo","Wenzhe",""],["BanaGozar","Ali",""],["De Alwis","Udari",""],["Sengupta","Sourav",""],["Gupta","Puneet",""],["Mallik","Arindam",""]],"timestamp":1721418545000,"metadataBlobId":"gZq2u2RiPnR4ZKssg2SEd3s5UG0HhBy3ohgzCn3GwV0"},{"id":"2407.14274","title":"Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for\n  Multi-Pumped Soft SIMD Operations","authorsParsed":[["Armeniakos","Giorgos",""],["Maras","Alexis",""],["Xydis","Sotirios",""],["Soudris","Dimitrios",""]],"timestamp":1721393644000,"metadataBlobId":"_7Xgxcz_0A3ujKY1UBYDczlXdQZSgB2xC7KEPb1BDdo"},{"id":"2407.21661","title":"Towards Error Correction for Computing in Racetrack Memory","authorsParsed":[["Brazzle","Preston",""],["Morris","Benjamin F.","III"],["McKinney","Evan",""],["Zhou","Peipei",""],["Hu","Jingtong",""],["Khan","Asif Ali",""],["Jones","Alex K.",""]],"timestamp":1722438382000,"metadataBlobId":"8qJG26wWyevyXdLSgGYK5lNGPz5FNWCw4zh9iL68pkc"},{"id":"2407.20628","title":"Configurable Multi-Port Memory Architecture for High-Speed Data\n  Communication","authorsParsed":[["Dhakad","Narendra Singh",""],["Vishvakarma","Santosh Kumar",""]],"timestamp":1722326707000,"metadataBlobId":"rfbnTX-5Lvc7-v7vsoh1r2oR_qe_5c0jCgbZ-g8ccUs"},{"id":"2407.00207","title":"CIS: Composable Instruction Set for Streaming Applications: Design,\n  Modeling, and Scheduling","authorsParsed":[["Yang","Yu",""],["González","Jordi Altayó",""],["Hemani","Ahmed",""]],"timestamp":1719602725000,"metadataBlobId":"XqNPuRjuQAB39n9HD2KWPUhGzG3bHEPc_CjvN59YXv8"},{"id":"2407.18264","title":"Latency optimized Deep Neural Networks (DNNs): An Artificial\n  Intelligence approach at the Edge using Multiprocessor System on Chip (MPSoC)","authorsParsed":[["Omidsajedi","Seyed Nima",""],["Reddy","Rekha",""],["Yi","Jianming",""],["Herbst","Jan",""],["Lipps","Christoph",""],["Schotten","Hans Dieter",""]],"timestamp":1721130701000,"metadataBlobId":"1-stzxNiFpWYIwYTc9utFONRoKYuosvQqXRWRq_ojuE"},{"id":"2407.17647","title":"An Energy-Efficient Artefact Detection Accelerator on FPGAs for\n  Hyper-Spectral Satellite Imagery","authorsParsed":[["Castelino","Cornell",""],["Khandelwal","Shashwat",""],["Shreejith","Shanker",""],["Bogaraju","Sharatchandra Varma",""]],"timestamp":1721856296000,"metadataBlobId":"rtqV6tujpDgFvQ7PV5iaFjuGrhLsESsmtvwD2zlCogw"},{"id":"2407.06134","title":"Scaling Analog Photonic Accelerators for Byte-Size, Integer General\n  Matrix Multiply (GEMM) Kernels","authorsParsed":[["Alo","Oluwaseun Adewunmi",""],["Vatsavai","Sairam Sri",""],["Thakkar","Ishan",""]],"timestamp":1720458424000,"metadataBlobId":"CyOpOGjGmkPofXyRl2YFzdB5IJrWWjKGI9AnbYWnq3I"},{"id":"2407.19165","title":"HENNC: Hardware Engine for Artificial Neural Network-based Chaotic\n  Oscillators","authorsParsed":[["Vaziri","Mobin",""],["Vakili","Shervin",""],["Rahimifar","M. Mehdi",""],["Langlois","J. M. Pierre",""]],"timestamp":1722053858000,"metadataBlobId":"t8gEls50QcxLAPfO8xKIzuxwN8Wh69DIRgu97qtV0yU"},{"id":"2407.09180","title":"iMIV: in-Memory Integrity Verification for NVM","authorsParsed":[["Jain","Rajat","","Indian Institute of Science"],["Prasad","Aravinda","","Intel Labs"],["Subramoney","Sreenivas","","Intel Labs"],["Basu","Arkaprava","","Indian Institute of Science"]],"timestamp":1720783765000,"metadataBlobId":"N4M0gbBu4Ted7jMLmZe5Qz710bTDGiDhHBywI7NW2uM"},{"id":"2407.04849","title":"MUSIC-lite: Efficient MUSIC using Approximate Computing: An OFDM Radar\n  Case Study","authorsParsed":[["Bhattacharjya","Rajat",""],["Sarkar","Arnab",""],["Maity","Biswadip",""],["Dutt","Nikil",""]],"timestamp":1720210752000,"metadataBlobId":"VVaKXnNMNtHbKWcNYnKRi0KQvyl6i6U-zLiNCWnbMBw"},{"id":"2407.18326","title":"Classification-Based Automatic HDL Code Generation Using LLMs","authorsParsed":[["Sun","Wenhao",""],["Li","Bing",""],["Zhang","Grace Li",""],["Yin","Xunzhao",""],["Zhuo","Cheng",""],["Schlichtmann","Ulf",""]],"timestamp":1720083613000,"metadataBlobId":"6qqoWFgGkuVWsGXmKdcEsa73EFWNNZHRhllSRba7DYo"},{"id":"2407.06760","title":"On the Importance of Reproducibility of Experimental Results Especially\n  in the Domain of Security","authorsParsed":[["Petryk","Dmytro",""],["Kabin","Ievgen",""],["Langendörfer","Peter",""],["Dyka","Zoya",""]],"timestamp":1720523534000,"metadataBlobId":"8zXYLULmg-dGTOzM9s6fqL9cnfqEBdiFzvg22VDZgkw"}]