--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    4.162(R)|      SLOW  |   -1.350(R)|      FAST  |CLK_BUFGP         |   0.000|
SEND_BUTTON |    2.392(R)|      SLOW  |   -0.865(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_RX<0>   |         8.262(R)|      SLOW  |         4.439(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<1>   |         8.235(R)|      SLOW  |         4.469(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<2>   |         7.830(R)|      SLOW  |         4.156(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<3>   |         8.412(R)|      SLOW  |         4.541(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<4>   |         8.260(R)|      SLOW  |         4.442(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<0>   |         7.773(R)|      SLOW  |         4.036(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         7.770(R)|      SLOW  |         4.033(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         7.835(R)|      SLOW  |         4.075(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         7.334(R)|      SLOW  |         3.769(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<4>   |         7.939(R)|      SLOW  |         4.133(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_DEBUG     |         6.753(R)|      SLOW  |         3.385(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|         7.899(R)|      SLOW  |         4.064(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         7.681(R)|      SLOW  |         3.900(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         7.712(R)|      SLOW  |         3.922(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         7.674(R)|      SLOW  |         3.884(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         7.613(R)|      SLOW  |         3.894(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         7.587(R)|      SLOW  |         3.813(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         7.496(R)|      SLOW  |         3.808(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         7.437(R)|      SLOW  |         3.731(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         8.449(R)|      SLOW  |         4.432(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         9.070(R)|      SLOW  |         4.901(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         8.268(R)|      SLOW  |         4.447(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         9.165(R)|      SLOW  |         4.934(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.537|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
INPUT_DATA<0>  |OUTPUT_DATA<0> |    8.782|
INPUT_DATA<0>  |OUTPUT_DATA<1> |    8.562|
INPUT_DATA<0>  |OUTPUT_DATA<2> |    8.354|
INPUT_DATA<0>  |OUTPUT_DATA<3> |    8.293|
INPUT_DATA<0>  |OUTPUT_DATA<4> |    8.236|
INPUT_DATA<0>  |OUTPUT_DATA<5> |    8.162|
INPUT_DATA<0>  |OUTPUT_DATA<6> |    8.071|
INPUT_DATA<0>  |OUTPUT_DATA<7> |    8.023|
INPUT_DATA<1>  |OUTPUT_DATA<0> |    8.941|
INPUT_DATA<1>  |OUTPUT_DATA<1> |    8.721|
INPUT_DATA<1>  |OUTPUT_DATA<2> |    8.600|
INPUT_DATA<1>  |OUTPUT_DATA<3> |    8.539|
INPUT_DATA<1>  |OUTPUT_DATA<4> |    8.584|
INPUT_DATA<1>  |OUTPUT_DATA<5> |    8.510|
INPUT_DATA<1>  |OUTPUT_DATA<6> |    8.247|
INPUT_DATA<1>  |OUTPUT_DATA<7> |    8.154|
INPUT_DATA<2>  |OUTPUT_DATA<0> |    8.334|
INPUT_DATA<2>  |OUTPUT_DATA<1> |    8.114|
INPUT_DATA<2>  |OUTPUT_DATA<2> |    8.197|
INPUT_DATA<2>  |OUTPUT_DATA<3> |    8.136|
INPUT_DATA<2>  |OUTPUT_DATA<4> |    8.274|
INPUT_DATA<2>  |OUTPUT_DATA<5> |    8.200|
INPUT_DATA<2>  |OUTPUT_DATA<6> |    7.735|
INPUT_DATA<2>  |OUTPUT_DATA<7> |    7.766|
INPUT_DATA<3>  |OUTPUT_DATA<0> |    8.518|
INPUT_DATA<3>  |OUTPUT_DATA<1> |    8.298|
INPUT_DATA<3>  |OUTPUT_DATA<2> |    8.482|
INPUT_DATA<3>  |OUTPUT_DATA<3> |    8.421|
INPUT_DATA<3>  |OUTPUT_DATA<4> |    8.431|
INPUT_DATA<3>  |OUTPUT_DATA<5> |    8.357|
INPUT_DATA<3>  |OUTPUT_DATA<6> |    8.037|
INPUT_DATA<3>  |OUTPUT_DATA<7> |    7.936|
INPUT_DATA<4>  |OUTPUT_DATA<0> |    8.427|
INPUT_DATA<4>  |OUTPUT_DATA<1> |    8.207|
INPUT_DATA<4>  |OUTPUT_DATA<2> |    8.668|
INPUT_DATA<4>  |OUTPUT_DATA<3> |    8.607|
INPUT_DATA<4>  |OUTPUT_DATA<4> |    8.270|
INPUT_DATA<4>  |OUTPUT_DATA<5> |    8.196|
INPUT_DATA<4>  |OUTPUT_DATA<6> |    7.920|
INPUT_DATA<4>  |OUTPUT_DATA<7> |    8.087|
RX             |RX_LED         |    9.161|
---------------+---------------+---------+


Analysis completed Fri May 13 21:53:46 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



