# Generated by Yosys 0.26 (git sha1 7e588664e, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 1075
attribute \src "channel_model.sv:1"
module \channel_model
  attribute \unused_bits "39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:455:run$937
  attribute \unused_bits "39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:455:run$938
  wire $verific$n113$398
  wire $verific$n114$399
  wire $verific$n115$400
  wire $verific$n116$401
  wire $verific$n117$402
  wire $verific$n118$403
  wire $verific$n119$404
  wire $verific$n120$405
  wire $verific$n121$406
  wire $verific$n122$407
  wire $verific$n123$408
  wire $verific$n124$409
  wire $verific$n125$410
  wire $verific$n126$411
  wire $verific$n127$412
  wire $verific$n128$413
  wire $verific$n129$414
  wire $verific$n130$415
  wire $verific$n131$416
  wire $verific$n132$417
  wire $verific$n133$418
  wire $verific$n134$419
  wire $verific$n135$420
  wire $verific$n136$421
  wire $verific$n137$422
  wire $verific$n138$423
  wire $verific$n139$424
  wire $verific$n140$425
  wire $verific$n141$426
  wire $verific$n142$427
  wire $verific$n143$428
  wire $verific$n144$429
  wire $verific$n145$430
  wire $verific$n146$431
  wire $verific$n147$432
  wire $verific$n148$433
  wire $verific$n149$434
  wire $verific$n150$435
  wire $verific$n151$436
  wire $verific$n259$437
  wire $verific$n260$438
  wire $verific$n327$440
  wire $verific$n328$441
  wire $verific$n329$442
  wire $verific$n330$443
  wire $verific$n331$444
  wire $verific$n332$445
  wire $verific$n333$446
  wire $verific$n334$447
  wire $verific$n335$448
  wire $verific$n336$449
  wire $verific$n337$450
  wire $verific$n338$451
  wire $verific$n339$452
  wire $verific$n340$453
  wire $verific$n341$454
  wire $verific$n342$455
  wire $verific$n343$456
  wire $verific$n344$457
  wire $verific$n345$458
  wire $verific$n346$459
  wire $verific$n347$460
  wire $verific$n348$461
  wire $verific$n349$462
  wire $verific$n350$463
  wire $verific$n351$464
  wire $verific$n352$465
  wire $verific$n353$466
  wire $verific$n354$467
  wire $verific$n355$468
  wire $verific$n356$469
  wire $verific$n357$470
  wire $verific$n358$471
  wire $verific$n359$472
  wire $verific$n360$473
  wire $verific$n361$474
  wire $verific$n362$475
  wire $verific$n363$476
  wire $verific$n364$477
  wire $verific$n365$478
  wire $verific$n45$395
  wire $verific$n46$396
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_1005"
  wire width 25 \_witness_.anyseq_auto_setundef_cc_533_execute_1005
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_1007"
  wire width 25 \_witness_.anyseq_auto_setundef_cc_533_execute_1007
  attribute \src "channel_model.sv:2"
  wire width 39 input 4 \din
  attribute \src "channel_model.sv:5"
  wire width 39 output 5 \dout
  attribute \src "channel_model.sv:4"
  wire width 6 input 2 \error_pos1
  attribute \src "channel_model.sv:4"
  wire width 6 input 3 \error_pos2
  attribute \src "channel_model.sv:3"
  wire input 1 \sed_ded
  cell $anyseq $auto$setundef.cc:533:execute$1005
    parameter \WIDTH 25
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_1005
  end
  cell $anyseq $auto$setundef.cc:533:execute$1007
    parameter \WIDTH 25
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_1007
  end
  attribute \src "channel_model.sv:11"
  cell $shl $verific$Decoder_8$channel_model.sv:11$487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 39
    connect \A 1'1
    connect \B \error_pos1
    connect \Y $auto$wreduce.cc:455:run$938 [38:0]
  end
  attribute \src "channel_model.sv:14"
  cell $shl $verific$Decoder_94$channel_model.sv:14$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 39
    connect \A 1'1
    connect \B \error_pos2
    connect \Y $auto$wreduce.cc:455:run$937 [38:0]
  end
  attribute \src "channel_model.sv:11"
  cell $bmux $verific$Mux_5$channel_model.sv:11$484
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A { \_witness_.anyseq_auto_setundef_cc_533_execute_1005 \din }
    connect \S \error_pos1
    connect \Y $verific$n45$395
  end
  attribute \src "channel_model.sv:14"
  cell $bmux $verific$Mux_91$channel_model.sv:14$528
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A { \_witness_.anyseq_auto_setundef_cc_533_execute_1007 \din }
    connect \S \error_pos2
    connect \Y $verific$n259$437
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i10$channel_model.sv:11$489
    parameter \WIDTH 1
    connect \A \din [38]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [38]
    connect \Y $verific$n113$398
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i100$channel_model.sv:14$537
    parameter \WIDTH 1
    connect \A $verific$n117$402
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [34]
    connect \Y $verific$n331$444
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i101$channel_model.sv:14$538
    parameter \WIDTH 1
    connect \A $verific$n118$403
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [33]
    connect \Y $verific$n332$445
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i102$channel_model.sv:14$539
    parameter \WIDTH 1
    connect \A $verific$n119$404
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [32]
    connect \Y $verific$n333$446
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i103$channel_model.sv:14$540
    parameter \WIDTH 1
    connect \A $verific$n120$405
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [31]
    connect \Y $verific$n334$447
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i104$channel_model.sv:14$541
    parameter \WIDTH 1
    connect \A $verific$n121$406
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [30]
    connect \Y $verific$n335$448
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i105$channel_model.sv:14$542
    parameter \WIDTH 1
    connect \A $verific$n122$407
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [29]
    connect \Y $verific$n336$449
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i106$channel_model.sv:14$543
    parameter \WIDTH 1
    connect \A $verific$n123$408
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [28]
    connect \Y $verific$n337$450
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i107$channel_model.sv:14$544
    parameter \WIDTH 1
    connect \A $verific$n124$409
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [27]
    connect \Y $verific$n338$451
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i108$channel_model.sv:14$545
    parameter \WIDTH 1
    connect \A $verific$n125$410
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [26]
    connect \Y $verific$n339$452
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i109$channel_model.sv:14$546
    parameter \WIDTH 1
    connect \A $verific$n126$411
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [25]
    connect \Y $verific$n340$453
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i11$channel_model.sv:11$490
    parameter \WIDTH 1
    connect \A \din [37]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [37]
    connect \Y $verific$n114$399
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i110$channel_model.sv:14$547
    parameter \WIDTH 1
    connect \A $verific$n127$412
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [24]
    connect \Y $verific$n341$454
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i111$channel_model.sv:14$548
    parameter \WIDTH 1
    connect \A $verific$n128$413
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [23]
    connect \Y $verific$n342$455
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i112$channel_model.sv:14$549
    parameter \WIDTH 1
    connect \A $verific$n129$414
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [22]
    connect \Y $verific$n343$456
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i113$channel_model.sv:14$550
    parameter \WIDTH 1
    connect \A $verific$n130$415
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [21]
    connect \Y $verific$n344$457
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i114$channel_model.sv:14$551
    parameter \WIDTH 1
    connect \A $verific$n131$416
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [20]
    connect \Y $verific$n345$458
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i115$channel_model.sv:14$552
    parameter \WIDTH 1
    connect \A $verific$n132$417
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [19]
    connect \Y $verific$n346$459
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i116$channel_model.sv:14$553
    parameter \WIDTH 1
    connect \A $verific$n133$418
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [18]
    connect \Y $verific$n347$460
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i117$channel_model.sv:14$554
    parameter \WIDTH 1
    connect \A $verific$n134$419
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [17]
    connect \Y $verific$n348$461
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i118$channel_model.sv:14$555
    parameter \WIDTH 1
    connect \A $verific$n135$420
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [16]
    connect \Y $verific$n349$462
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i119$channel_model.sv:14$556
    parameter \WIDTH 1
    connect \A $verific$n136$421
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [15]
    connect \Y $verific$n350$463
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i12$channel_model.sv:11$491
    parameter \WIDTH 1
    connect \A \din [36]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [36]
    connect \Y $verific$n115$400
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i120$channel_model.sv:14$557
    parameter \WIDTH 1
    connect \A $verific$n137$422
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [14]
    connect \Y $verific$n351$464
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i121$channel_model.sv:14$558
    parameter \WIDTH 1
    connect \A $verific$n138$423
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [13]
    connect \Y $verific$n352$465
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i122$channel_model.sv:14$559
    parameter \WIDTH 1
    connect \A $verific$n139$424
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [12]
    connect \Y $verific$n353$466
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i123$channel_model.sv:14$560
    parameter \WIDTH 1
    connect \A $verific$n140$425
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [11]
    connect \Y $verific$n354$467
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i124$channel_model.sv:14$561
    parameter \WIDTH 1
    connect \A $verific$n141$426
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [10]
    connect \Y $verific$n355$468
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i125$channel_model.sv:14$562
    parameter \WIDTH 1
    connect \A $verific$n142$427
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [9]
    connect \Y $verific$n356$469
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i126$channel_model.sv:14$563
    parameter \WIDTH 1
    connect \A $verific$n143$428
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [8]
    connect \Y $verific$n357$470
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i127$channel_model.sv:14$564
    parameter \WIDTH 1
    connect \A $verific$n144$429
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [7]
    connect \Y $verific$n358$471
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i128$channel_model.sv:14$565
    parameter \WIDTH 1
    connect \A $verific$n145$430
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [6]
    connect \Y $verific$n359$472
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i129$channel_model.sv:14$566
    parameter \WIDTH 1
    connect \A $verific$n146$431
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [5]
    connect \Y $verific$n360$473
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i13$channel_model.sv:11$492
    parameter \WIDTH 1
    connect \A \din [35]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [35]
    connect \Y $verific$n116$401
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i130$channel_model.sv:14$567
    parameter \WIDTH 1
    connect \A $verific$n147$432
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [4]
    connect \Y $verific$n361$474
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i131$channel_model.sv:14$568
    parameter \WIDTH 1
    connect \A $verific$n148$433
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [3]
    connect \Y $verific$n362$475
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i132$channel_model.sv:14$569
    parameter \WIDTH 1
    connect \A $verific$n149$434
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [2]
    connect \Y $verific$n363$476
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i133$channel_model.sv:14$570
    parameter \WIDTH 1
    connect \A $verific$n150$435
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [1]
    connect \Y $verific$n364$477
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i134$channel_model.sv:14$571
    parameter \WIDTH 1
    connect \A $verific$n151$436
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [0]
    connect \Y $verific$n365$478
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i14$channel_model.sv:11$493
    parameter \WIDTH 1
    connect \A \din [34]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [34]
    connect \Y $verific$n117$402
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i15$channel_model.sv:11$494
    parameter \WIDTH 1
    connect \A \din [33]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [33]
    connect \Y $verific$n118$403
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i16$channel_model.sv:11$495
    parameter \WIDTH 1
    connect \A \din [32]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [32]
    connect \Y $verific$n119$404
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i17$channel_model.sv:11$496
    parameter \WIDTH 1
    connect \A \din [31]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [31]
    connect \Y $verific$n120$405
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i18$channel_model.sv:11$497
    parameter \WIDTH 1
    connect \A \din [30]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [30]
    connect \Y $verific$n121$406
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i19$channel_model.sv:11$498
    parameter \WIDTH 1
    connect \A \din [29]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [29]
    connect \Y $verific$n122$407
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i20$channel_model.sv:11$499
    parameter \WIDTH 1
    connect \A \din [28]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [28]
    connect \Y $verific$n123$408
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i21$channel_model.sv:11$500
    parameter \WIDTH 1
    connect \A \din [27]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [27]
    connect \Y $verific$n124$409
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i22$channel_model.sv:11$501
    parameter \WIDTH 1
    connect \A \din [26]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [26]
    connect \Y $verific$n125$410
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i23$channel_model.sv:11$502
    parameter \WIDTH 1
    connect \A \din [25]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [25]
    connect \Y $verific$n126$411
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i24$channel_model.sv:11$503
    parameter \WIDTH 1
    connect \A \din [24]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [24]
    connect \Y $verific$n127$412
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i25$channel_model.sv:11$504
    parameter \WIDTH 1
    connect \A \din [23]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [23]
    connect \Y $verific$n128$413
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i26$channel_model.sv:11$505
    parameter \WIDTH 1
    connect \A \din [22]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [22]
    connect \Y $verific$n129$414
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i27$channel_model.sv:11$506
    parameter \WIDTH 1
    connect \A \din [21]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [21]
    connect \Y $verific$n130$415
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i28$channel_model.sv:11$507
    parameter \WIDTH 1
    connect \A \din [20]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [20]
    connect \Y $verific$n131$416
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i29$channel_model.sv:11$508
    parameter \WIDTH 1
    connect \A \din [19]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [19]
    connect \Y $verific$n132$417
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i30$channel_model.sv:11$509
    parameter \WIDTH 1
    connect \A \din [18]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [18]
    connect \Y $verific$n133$418
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i31$channel_model.sv:11$510
    parameter \WIDTH 1
    connect \A \din [17]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [17]
    connect \Y $verific$n134$419
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i32$channel_model.sv:11$511
    parameter \WIDTH 1
    connect \A \din [16]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [16]
    connect \Y $verific$n135$420
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i33$channel_model.sv:11$512
    parameter \WIDTH 1
    connect \A \din [15]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [15]
    connect \Y $verific$n136$421
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i34$channel_model.sv:11$513
    parameter \WIDTH 1
    connect \A \din [14]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [14]
    connect \Y $verific$n137$422
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i35$channel_model.sv:11$514
    parameter \WIDTH 1
    connect \A \din [13]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [13]
    connect \Y $verific$n138$423
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i36$channel_model.sv:11$515
    parameter \WIDTH 1
    connect \A \din [12]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [12]
    connect \Y $verific$n139$424
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i37$channel_model.sv:11$516
    parameter \WIDTH 1
    connect \A \din [11]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [11]
    connect \Y $verific$n140$425
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i38$channel_model.sv:11$517
    parameter \WIDTH 1
    connect \A \din [10]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [10]
    connect \Y $verific$n141$426
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i39$channel_model.sv:11$518
    parameter \WIDTH 1
    connect \A \din [9]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [9]
    connect \Y $verific$n142$427
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i40$channel_model.sv:11$519
    parameter \WIDTH 1
    connect \A \din [8]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [8]
    connect \Y $verific$n143$428
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i41$channel_model.sv:11$520
    parameter \WIDTH 1
    connect \A \din [7]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [7]
    connect \Y $verific$n144$429
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i42$channel_model.sv:11$521
    parameter \WIDTH 1
    connect \A \din [6]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [6]
    connect \Y $verific$n145$430
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i43$channel_model.sv:11$522
    parameter \WIDTH 1
    connect \A \din [5]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [5]
    connect \Y $verific$n146$431
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i44$channel_model.sv:11$523
    parameter \WIDTH 1
    connect \A \din [4]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [4]
    connect \Y $verific$n147$432
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i45$channel_model.sv:11$524
    parameter \WIDTH 1
    connect \A \din [3]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [3]
    connect \Y $verific$n148$433
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i46$channel_model.sv:11$525
    parameter \WIDTH 1
    connect \A \din [2]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [2]
    connect \Y $verific$n149$434
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i47$channel_model.sv:11$526
    parameter \WIDTH 1
    connect \A \din [1]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [1]
    connect \Y $verific$n150$435
  end
  attribute \src "channel_model.sv:11"
  cell $mux $verific$i48$channel_model.sv:11$527
    parameter \WIDTH 1
    connect \A \din [0]
    connect \B $verific$n46$396
    connect \S $auto$wreduce.cc:455:run$938 [0]
    connect \Y $verific$n151$436
  end
  attribute \src "channel_model.sv:11"
  cell $not $verific$i7$channel_model.sv:11$485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n45$395
    connect \Y $verific$n46$396
  end
  attribute \src "channel_model.sv:14"
  cell $not $verific$i93$channel_model.sv:14$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n259$437
    connect \Y $verific$n260$438
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i96$channel_model.sv:14$533
    parameter \WIDTH 1
    connect \A $verific$n113$398
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [38]
    connect \Y $verific$n327$440
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i97$channel_model.sv:14$534
    parameter \WIDTH 1
    connect \A $verific$n114$399
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [37]
    connect \Y $verific$n328$441
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i98$channel_model.sv:14$535
    parameter \WIDTH 1
    connect \A $verific$n115$400
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [36]
    connect \Y $verific$n329$442
  end
  attribute \src "channel_model.sv:14"
  cell $mux $verific$i99$channel_model.sv:14$536
    parameter \WIDTH 1
    connect \A $verific$n116$401
    connect \B $verific$n260$438
    connect \S $auto$wreduce.cc:455:run$937 [35]
    connect \Y $verific$n330$443
  end
  attribute \src "channel_model.sv:15"
  cell $mux $verific$mux_134$channel_model.sv:15$572
    parameter \WIDTH 39
    connect \A { $verific$n113$398 $verific$n114$399 $verific$n115$400 $verific$n116$401 $verific$n117$402 $verific$n118$403 $verific$n119$404 $verific$n120$405 $verific$n121$406 $verific$n122$407 $verific$n123$408 $verific$n124$409 $verific$n125$410 $verific$n126$411 $verific$n127$412 $verific$n128$413 $verific$n129$414 $verific$n130$415 $verific$n131$416 $verific$n132$417 $verific$n133$418 $verific$n134$419 $verific$n135$420 $verific$n136$421 $verific$n137$422 $verific$n138$423 $verific$n139$424 $verific$n140$425 $verific$n141$426 $verific$n142$427 $verific$n143$428 $verific$n144$429 $verific$n145$430 $verific$n146$431 $verific$n147$432 $verific$n148$433 $verific$n149$434 $verific$n150$435 $verific$n151$436 }
    connect \B { $verific$n327$440 $verific$n328$441 $verific$n329$442 $verific$n330$443 $verific$n331$444 $verific$n332$445 $verific$n333$446 $verific$n334$447 $verific$n335$448 $verific$n336$449 $verific$n337$450 $verific$n338$451 $verific$n339$452 $verific$n340$453 $verific$n341$454 $verific$n342$455 $verific$n343$456 $verific$n344$457 $verific$n345$458 $verific$n346$459 $verific$n347$460 $verific$n348$461 $verific$n349$462 $verific$n350$463 $verific$n351$464 $verific$n352$465 $verific$n353$466 $verific$n354$467 $verific$n355$468 $verific$n356$469 $verific$n357$470 $verific$n358$471 $verific$n359$472 $verific$n360$473 $verific$n361$474 $verific$n362$475 $verific$n363$476 $verific$n364$477 $verific$n365$478 }
    connect \S \sed_ded
    connect \Y \dout
  end
end
attribute \src "rvecc_decode.sv:17"
module \rvecc_decode
  wire $verific$n10$581
  wire $verific$n100$629
  wire $verific$n101$630
  wire $verific$n102$631
  wire $verific$n103$632
  wire $verific$n106$634
  wire $verific$n107$635
  wire $verific$n11$582
  wire $verific$n112$637
  wire $verific$n12$583
  wire $verific$n13$584
  wire $verific$n14$585
  wire $verific$n15$586
  wire $verific$n23$587
  wire width 39 $verific$n233$680
  wire $verific$n24$588
  wire $verific$n25$589
  wire $verific$n26$590
  wire $verific$n27$591
  wire $verific$n28$592
  wire $verific$n29$593
  wire $verific$n30$594
  wire $verific$n31$595
  wire $verific$n32$596
  wire $verific$n33$597
  wire $verific$n34$598
  wire $verific$n386$678
  wire width 6 $verific$n398$683
  wire width 6 $verific$n399$684
  wire $verific$n4$575
  wire width 6 $verific$n400$685
  wire width 6 $verific$n401$686
  wire width 6 $verific$n402$687
  wire $verific$n42$599
  wire $verific$n43$600
  wire $verific$n44$601
  wire $verific$n45$602
  wire $verific$n46$603
  wire $verific$n47$604
  wire $verific$n48$605
  wire $verific$n49$606
  wire $verific$n5$576
  wire $verific$n50$607
  wire $verific$n51$608
  wire $verific$n52$609
  wire $verific$n53$610
  wire $verific$n6$577
  wire $verific$n61$611
  wire $verific$n62$612
  wire $verific$n63$613
  wire $verific$n64$614
  wire $verific$n65$615
  wire $verific$n66$616
  wire $verific$n67$617
  wire $verific$n68$618
  wire $verific$n69$619
  wire $verific$n7$578
  wire $verific$n77$620
  wire $verific$n78$621
  wire $verific$n79$622
  wire $verific$n8$579
  wire $verific$n80$623
  wire $verific$n81$624
  wire $verific$n82$625
  wire $verific$n83$626
  wire $verific$n84$627
  wire $verific$n85$628
  wire $verific$n9$580
  attribute \src "rvecc_decode.sv:19"
  wire width 32 input 5 \din
  attribute \src "rvecc_decode.sv:31"
  wire width 39 \din_plus_parity
  attribute \src "rvecc_decode.sv:25"
  wire output 4 \double_ecc_error
  attribute \src "rvecc_decode.sv:22"
  wire width 32 output 7 \dout
  attribute \src "rvecc_decode.sv:31"
  wire width 39 \dout_plus_parity
  attribute \src "rvecc_decode.sv:29"
  wire width 7 \ecc_check
  attribute \src "rvecc_decode.sv:20"
  wire width 7 input 8 \ecc_in
  attribute \src "rvecc_decode.sv:23"
  wire width 7 output 6 \ecc_out
  attribute \src "rvecc_decode.sv:18"
  wire input 1 \en
  attribute \src "rvecc_decode.sv:30"
  wire width 39 \error_mask
  attribute \src "rvecc_decode.sv:21"
  wire input 2 \sed_ded
  attribute \src "rvecc_decode.sv:24"
  wire output 3 \single_ecc_error
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_114$rvecc_decode.sv:49$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 1'1
    connect \Y \error_mask [0]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_116$rvecc_decode.sv:49$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 2'10
    connect \Y \error_mask [1]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_118$rvecc_decode.sv:49$765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 2'11
    connect \Y \error_mask [2]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_120$rvecc_decode.sv:49$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 3'100
    connect \Y \error_mask [3]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_122$rvecc_decode.sv:49$767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 3'101
    connect \Y \error_mask [4]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_124$rvecc_decode.sv:49$768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 3'110
    connect \Y \error_mask [5]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_126$rvecc_decode.sv:49$769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 3'111
    connect \Y \error_mask [6]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_128$rvecc_decode.sv:49$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 4'1000
    connect \Y \error_mask [7]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_130$rvecc_decode.sv:49$771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 4'1001
    connect \Y \error_mask [8]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_132$rvecc_decode.sv:49$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 4'1010
    connect \Y \error_mask [9]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_134$rvecc_decode.sv:49$773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 4'1011
    connect \Y \error_mask [10]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_136$rvecc_decode.sv:49$774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 4'1100
    connect \Y \error_mask [11]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_138$rvecc_decode.sv:49$775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 4'1101
    connect \Y \error_mask [12]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_140$rvecc_decode.sv:49$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 4'1110
    connect \Y \error_mask [13]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_142$rvecc_decode.sv:49$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 4'1111
    connect \Y \error_mask [14]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_144$rvecc_decode.sv:49$778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'10000
    connect \Y \error_mask [15]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_146$rvecc_decode.sv:49$779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'10001
    connect \Y \error_mask [16]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_148$rvecc_decode.sv:49$780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'10010
    connect \Y \error_mask [17]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_150$rvecc_decode.sv:49$781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'10011
    connect \Y \error_mask [18]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_152$rvecc_decode.sv:49$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'10100
    connect \Y \error_mask [19]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_154$rvecc_decode.sv:49$783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'10101
    connect \Y \error_mask [20]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_156$rvecc_decode.sv:49$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'10110
    connect \Y \error_mask [21]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_158$rvecc_decode.sv:49$785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'10111
    connect \Y \error_mask [22]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_160$rvecc_decode.sv:49$786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'11000
    connect \Y \error_mask [23]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_162$rvecc_decode.sv:49$787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'11001
    connect \Y \error_mask [24]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_164$rvecc_decode.sv:49$788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'11010
    connect \Y \error_mask [25]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_166$rvecc_decode.sv:49$789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'11011
    connect \Y \error_mask [26]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_168$rvecc_decode.sv:49$790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'11100
    connect \Y \error_mask [27]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_170$rvecc_decode.sv:49$791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'11101
    connect \Y \error_mask [28]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_172$rvecc_decode.sv:49$792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'11110
    connect \Y \error_mask [29]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_174$rvecc_decode.sv:49$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 5'11111
    connect \Y \error_mask [30]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_176$rvecc_decode.sv:49$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 6'100000
    connect \Y \error_mask [31]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_178$rvecc_decode.sv:49$795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 6'100001
    connect \Y \error_mask [32]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_180$rvecc_decode.sv:49$796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 6'100010
    connect \Y \error_mask [33]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_182$rvecc_decode.sv:49$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 6'100011
    connect \Y \error_mask [34]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_184$rvecc_decode.sv:49$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 6'100100
    connect \Y \error_mask [35]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_186$rvecc_decode.sv:49$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 6'100101
    connect \Y \error_mask [36]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_188$rvecc_decode.sv:49$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 6'100110
    connect \Y \error_mask [37]
  end
  attribute \src "rvecc_decode.sv:49"
  cell $eq $verific$equal_190$rvecc_decode.sv:49$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \ecc_check [5:0]
    connect \B 6'100111
    connect \Y \error_mask [38]
  end
  attribute \src "rvecc_decode.sv:57"
  cell $eq $verific$equal_197$rvecc_decode.sv:57$807
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \ecc_check
    connect \B 7'1000000
    connect \Y $verific$n386$678
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i10$rvecc_decode.sv:34$696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n9$580
    connect \B \din [10]
    connect \Y $verific$n10$581
  end
  attribute \src "rvecc_decode.sv:42"
  cell $xor $verific$i102$rvecc_decode.sv:42$752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n100$629
    connect \B $verific$n101$630
    connect \Y $verific$n102$631
  end
  attribute \src "rvecc_decode.sv:42"
  cell $not $verific$i103$rvecc_decode.sv:42$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sed_ded
    connect \Y $verific$n103$632
  end
  attribute \src "rvecc_decode.sv:42"
  cell $and $verific$i104$rvecc_decode.sv:42$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n102$631
    connect \B $verific$n103$632
    connect \Y \ecc_check [6]
  end
  attribute \src "rvecc_decode.sv:44"
  cell $and $verific$i107$rvecc_decode.sv:44$757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \en
    connect \B $verific$n106$634
    connect \Y $verific$n107$635
  end
  attribute \src "rvecc_decode.sv:44"
  cell $and $verific$i108$rvecc_decode.sv:44$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n107$635
    connect \B \ecc_check [6]
    connect \Y \single_ecc_error
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i11$rvecc_decode.sv:34$697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n10$581
    connect \B \din [11]
    connect \Y $verific$n11$582
  end
  attribute \src "rvecc_decode.sv:45"
  cell $not $verific$i112$rvecc_decode.sv:45$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecc_check [6]
    connect \Y $verific$n112$637
  end
  attribute \src "rvecc_decode.sv:45"
  cell $and $verific$i113$rvecc_decode.sv:45$761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n107$635
    connect \B $verific$n112$637
    connect \Y \double_ecc_error
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i12$rvecc_decode.sv:34$698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n11$582
    connect \B \din [13]
    connect \Y $verific$n12$583
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i13$rvecc_decode.sv:34$699
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n12$583
    connect \B \din [15]
    connect \Y $verific$n13$584
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i14$rvecc_decode.sv:34$700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n13$584
    connect \B \din [17]
    connect \Y $verific$n14$585
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i15$rvecc_decode.sv:34$701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n14$585
    connect \B \din [19]
    connect \Y $verific$n15$586
  end
  attribute \src "rvecc_decode.sv:57"
  cell $xor $verific$i199$rvecc_decode.sv:57$808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dout_plus_parity [38]
    connect \B $verific$n386$678
    connect \Y \ecc_out [6]
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i23$rvecc_decode.sv:35$702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecc_in [1]
    connect \B \din [0]
    connect \Y $verific$n23$587
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i24$rvecc_decode.sv:35$703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n23$587
    connect \B \din [2]
    connect \Y $verific$n24$588
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i25$rvecc_decode.sv:35$704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n24$588
    connect \B \din [3]
    connect \Y $verific$n25$589
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i26$rvecc_decode.sv:35$705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n25$589
    connect \B \din [5]
    connect \Y $verific$n26$590
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i27$rvecc_decode.sv:35$706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n26$590
    connect \B \din [6]
    connect \Y $verific$n27$591
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i28$rvecc_decode.sv:35$707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n27$591
    connect \B \din [9]
    connect \Y $verific$n28$592
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i29$rvecc_decode.sv:35$708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n28$592
    connect \B \din [10]
    connect \Y $verific$n29$593
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i30$rvecc_decode.sv:35$709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n29$593
    connect \B \din [12]
    connect \Y $verific$n30$594
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i31$rvecc_decode.sv:35$710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n30$594
    connect \B \din [13]
    connect \Y $verific$n31$595
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i32$rvecc_decode.sv:35$711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n31$595
    connect \B \din [16]
    connect \Y $verific$n32$596
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i33$rvecc_decode.sv:35$712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n32$596
    connect \B \din [17]
    connect \Y $verific$n33$597
  end
  attribute \src "rvecc_decode.sv:35"
  cell $xor $verific$i34$rvecc_decode.sv:35$713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n33$597
    connect \B \din [20]
    connect \Y $verific$n34$598
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i4$rvecc_decode.sv:34$690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecc_in [0]
    connect \B \din [0]
    connect \Y $verific$n4$575
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i42$rvecc_decode.sv:36$714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecc_in [2]
    connect \B \din [1]
    connect \Y $verific$n42$599
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i43$rvecc_decode.sv:36$715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n42$599
    connect \B \din [2]
    connect \Y $verific$n43$600
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i44$rvecc_decode.sv:36$716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n43$600
    connect \B \din [3]
    connect \Y $verific$n44$601
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i45$rvecc_decode.sv:36$717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n44$601
    connect \B \din [7]
    connect \Y $verific$n45$602
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i46$rvecc_decode.sv:36$718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n45$602
    connect \B \din [8]
    connect \Y $verific$n46$603
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i47$rvecc_decode.sv:36$719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n46$603
    connect \B \din [9]
    connect \Y $verific$n47$604
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i48$rvecc_decode.sv:36$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n47$604
    connect \B \din [10]
    connect \Y $verific$n48$605
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i49$rvecc_decode.sv:36$721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n48$605
    connect \B \din [14]
    connect \Y $verific$n49$606
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i5$rvecc_decode.sv:34$691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n4$575
    connect \B \din [1]
    connect \Y $verific$n5$576
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i50$rvecc_decode.sv:36$722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n49$606
    connect \B \din [15]
    connect \Y $verific$n50$607
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i51$rvecc_decode.sv:36$723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n50$607
    connect \B \din [16]
    connect \Y $verific$n51$608
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i52$rvecc_decode.sv:36$724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n51$608
    connect \B \din [17]
    connect \Y $verific$n52$609
  end
  attribute \src "rvecc_decode.sv:36"
  cell $xor $verific$i53$rvecc_decode.sv:36$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n52$609
    connect \B \din [22]
    connect \Y $verific$n53$610
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i6$rvecc_decode.sv:34$692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n5$576
    connect \B \din [3]
    connect \Y $verific$n6$577
  end
  attribute \src "rvecc_decode.sv:37"
  cell $xor $verific$i61$rvecc_decode.sv:37$726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecc_in [3]
    connect \B \din [4]
    connect \Y $verific$n61$611
  end
  attribute \src "rvecc_decode.sv:37"
  cell $xor $verific$i62$rvecc_decode.sv:37$727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n61$611
    connect \B \din [5]
    connect \Y $verific$n62$612
  end
  attribute \src "rvecc_decode.sv:37"
  cell $xor $verific$i63$rvecc_decode.sv:37$728
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n62$612
    connect \B \din [6]
    connect \Y $verific$n63$613
  end
  attribute \src "rvecc_decode.sv:37"
  cell $xor $verific$i64$rvecc_decode.sv:37$729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n63$613
    connect \B \din [7]
    connect \Y $verific$n64$614
  end
  attribute \src "rvecc_decode.sv:37"
  cell $xor $verific$i65$rvecc_decode.sv:37$730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n64$614
    connect \B \din [8]
    connect \Y $verific$n65$615
  end
  attribute \src "rvecc_decode.sv:37"
  cell $xor $verific$i66$rvecc_decode.sv:37$731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n65$615
    connect \B \din [9]
    connect \Y $verific$n66$616
  end
  attribute \src "rvecc_decode.sv:37"
  cell $xor $verific$i67$rvecc_decode.sv:37$732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n66$616
    connect \B \din [10]
    connect \Y $verific$n67$617
  end
  attribute \src "rvecc_decode.sv:37"
  cell $xor $verific$i68$rvecc_decode.sv:37$733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n67$617
    connect \B \din [18]
    connect \Y $verific$n68$618
  end
  attribute \src "rvecc_decode.sv:37"
  cell $xor $verific$i69$rvecc_decode.sv:37$734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n68$618
    connect \B \din [19]
    connect \Y $verific$n69$619
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i7$rvecc_decode.sv:34$693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n6$577
    connect \B \din [4]
    connect \Y $verific$n7$578
  end
  attribute \src "rvecc_decode.sv:38"
  cell $xor $verific$i77$rvecc_decode.sv:38$735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecc_in [4]
    connect \B \din [11]
    connect \Y $verific$n77$620
  end
  attribute \src "rvecc_decode.sv:38"
  cell $xor $verific$i78$rvecc_decode.sv:38$736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n77$620
    connect \B \din [12]
    connect \Y $verific$n78$621
  end
  attribute \src "rvecc_decode.sv:38"
  cell $xor $verific$i79$rvecc_decode.sv:38$737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n78$621
    connect \B \din [13]
    connect \Y $verific$n79$622
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i8$rvecc_decode.sv:34$694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n7$578
    connect \B \din [6]
    connect \Y $verific$n8$579
  end
  attribute \src "rvecc_decode.sv:38"
  cell $xor $verific$i80$rvecc_decode.sv:38$738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n79$622
    connect \B \din [14]
    connect \Y $verific$n80$623
  end
  attribute \src "rvecc_decode.sv:38"
  cell $xor $verific$i81$rvecc_decode.sv:38$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n80$623
    connect \B \din [15]
    connect \Y $verific$n81$624
  end
  attribute \src "rvecc_decode.sv:38"
  cell $xor $verific$i82$rvecc_decode.sv:38$740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n81$624
    connect \B \din [16]
    connect \Y $verific$n82$625
  end
  attribute \src "rvecc_decode.sv:38"
  cell $xor $verific$i83$rvecc_decode.sv:38$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n82$625
    connect \B \din [17]
    connect \Y $verific$n83$626
  end
  attribute \src "rvecc_decode.sv:38"
  cell $xor $verific$i84$rvecc_decode.sv:38$742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n83$626
    connect \B \din [18]
    connect \Y $verific$n84$627
  end
  attribute \src "rvecc_decode.sv:38"
  cell $xor $verific$i85$rvecc_decode.sv:38$743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n84$627
    connect \B \din [19]
    connect \Y $verific$n85$628
  end
  attribute \src "rvecc_decode.sv:34"
  cell $xor $verific$i9$rvecc_decode.sv:34$695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n8$579
    connect \B \din [8]
    connect \Y $verific$n9$580
  end
  attribute \src "rvecc_decode.sv:55"
  cell $mux $verific$mux_194$rvecc_decode.sv:55$804
    parameter \WIDTH 39
    connect \A { \ecc_in [6] \din [31:26] \ecc_in [5] \din [25:11] \ecc_in [4] \din [10:4] \ecc_in [3] \din [3:1] \ecc_in [2] \din [0] \ecc_in [1:0] }
    connect \B $verific$n233$680
    connect \S \single_ecc_error
    connect \Y \dout_plus_parity
  end
  attribute \src "rvecc_decode.sv:44"
  cell $reduce_bool $verific$not_equal_105$rvecc_decode.sv:44$756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \ecc_check
    connect \Y $verific$n106$634
  end
  attribute \src "rvecc_decode.sv:42"
  cell $reduce_xor $verific$reduce_xor_100$rvecc_decode.sv:42$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \ecc_in
    connect \Y $verific$n101$630
  end
  attribute \src "rvecc_decode.sv:42"
  cell $reduce_xor $verific$reduce_xor_99$rvecc_decode.sv:42$750
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \din
    connect \Y $verific$n100$629
  end
  attribute \src "rvecc_decode.sv:55"
  cell $xor $verific$xor_193$rvecc_decode.sv:55$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 39
    parameter \B_SIGNED 0
    parameter \B_WIDTH 39
    parameter \Y_WIDTH 39
    connect \A \error_mask
    connect \B { \ecc_in [6] \din [31:26] \ecc_in [5] \din [25:11] \ecc_in [4] \din [10:4] \ecc_in [3] \din [3:1] \ecc_in [2] \din [0] \ecc_in [1:0] }
    connect \Y $verific$n233$680
  end
  attribute \src "rvecc_decode.sv:39"
  cell $xor $verific$xor_201$rvecc_decode.sv:39$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $verific$n398$683
    connect \B { \din [31] \din [25] \din [25] \din [31] \din [31:30] }
    connect \Y \ecc_check [5:0]
  end
  attribute \src "rvecc_decode.sv:39"
  cell $xor $verific$xor_202$rvecc_decode.sv:39$749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $verific$n399$684
    connect \B { \din [30] \din [24] \din [24] \din [30] \din [28] \din [28] }
    connect \Y $verific$n398$683
  end
  attribute \src "rvecc_decode.sv:39"
  cell $xor $verific$xor_203$rvecc_decode.sv:39$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $verific$n400$685
    connect \B { \din [29] \din [23] \din [23] \din [29] \din [27:26] }
    connect \Y $verific$n399$684
  end
  attribute \src "rvecc_decode.sv:39"
  cell $xor $verific$xor_204$rvecc_decode.sv:39$747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $verific$n401$686
    connect \B { \din [28] \din [22] \din [22] \din [25] \din [25] \din [25] }
    connect \Y $verific$n400$685
  end
  attribute \src "rvecc_decode.sv:39"
  cell $xor $verific$xor_205$rvecc_decode.sv:39$746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $verific$n402$687
    connect \B { \din [27] \din [21] \din [21] \din [24] \din [24:23] }
    connect \Y $verific$n401$686
  end
  attribute \src "rvecc_decode.sv:39"
  cell $xor $verific$xor_206$rvecc_decode.sv:39$745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { \ecc_in [5] $verific$n85$628 $verific$n69$619 $verific$n53$610 $verific$n34$598 $verific$n15$586 }
    connect \B { \din [26] \din [20] \din [20] \din [23] \din [21] \din [21] }
    connect \Y $verific$n402$687
  end
  connect \din_plus_parity { \ecc_in [6] \din [31:26] \ecc_in [5] \din [25:11] \ecc_in [4] \din [10:4] \ecc_in [3] \din [3:1] \ecc_in [2] \din [0] \ecc_in [1:0] }
  connect \dout { \dout_plus_parity [37:32] \dout_plus_parity [30:16] \dout_plus_parity [14:8] \dout_plus_parity [6:4] \dout_plus_parity [2] }
  connect \ecc_out [5:0] { \dout_plus_parity [31] \dout_plus_parity [15] \dout_plus_parity [7] \dout_plus_parity [3] \dout_plus_parity [1:0] }
end
attribute \src "rvecc_encode.sv:17"
module \rvecc_encode
  wire $verific$n10$817
  wire width 6 $verific$n107$869
  wire width 6 $verific$n108$870
  wire width 6 $verific$n109$871
  wire $verific$n11$818
  wire width 6 $verific$n110$872
  wire $verific$n12$819
  wire $verific$n13$820
  wire $verific$n14$821
  wire $verific$n15$822
  wire $verific$n22$823
  wire $verific$n23$824
  wire $verific$n24$825
  wire $verific$n25$826
  wire $verific$n26$827
  wire $verific$n27$828
  wire $verific$n28$829
  wire $verific$n29$830
  wire $verific$n30$831
  wire $verific$n31$832
  wire $verific$n32$833
  wire $verific$n33$834
  wire $verific$n4$811
  wire $verific$n40$835
  wire $verific$n41$836
  wire $verific$n42$837
  wire $verific$n43$838
  wire $verific$n44$839
  wire $verific$n45$840
  wire $verific$n46$841
  wire $verific$n47$842
  wire $verific$n48$843
  wire $verific$n49$844
  wire $verific$n5$812
  wire $verific$n50$845
  wire $verific$n51$846
  wire $verific$n58$847
  wire $verific$n59$848
  wire $verific$n6$813
  wire $verific$n60$849
  wire $verific$n61$850
  wire $verific$n62$851
  wire $verific$n63$852
  wire $verific$n64$853
  wire $verific$n65$854
  wire $verific$n66$855
  wire $verific$n7$814
  wire $verific$n73$856
  wire $verific$n74$857
  wire $verific$n75$858
  wire $verific$n76$859
  wire $verific$n77$860
  wire $verific$n78$861
  wire $verific$n79$862
  wire $verific$n8$815
  wire $verific$n80$863
  wire $verific$n81$864
  wire $verific$n9$816
  wire $verific$n94$865
  wire $verific$n95$866
  attribute \src "rvecc_encode.sv:18"
  wire width 32 input 1 \din
  attribute \src "rvecc_encode.sv:19"
  wire width 7 output 2 \ecc_out
  attribute \src "rvecc_encode.sv:21"
  wire width 6 \ecc_out_temp
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i10$rvecc_encode.sv:23$879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n9$816
    connect \B \din [11]
    connect \Y $verific$n10$817
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i11$rvecc_encode.sv:23$880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n10$817
    connect \B \din [13]
    connect \Y $verific$n11$818
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i12$rvecc_encode.sv:23$881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n11$818
    connect \B \din [15]
    connect \Y $verific$n12$819
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i13$rvecc_encode.sv:23$882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n12$819
    connect \B \din [17]
    connect \Y $verific$n13$820
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i14$rvecc_encode.sv:23$883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n13$820
    connect \B \din [19]
    connect \Y $verific$n14$821
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i15$rvecc_encode.sv:23$884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n14$821
    connect \B \din [21]
    connect \Y $verific$n15$822
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i22$rvecc_encode.sv:24$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \din [0]
    connect \B \din [2]
    connect \Y $verific$n22$823
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i23$rvecc_encode.sv:24$886
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n22$823
    connect \B \din [3]
    connect \Y $verific$n23$824
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i24$rvecc_encode.sv:24$887
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n23$824
    connect \B \din [5]
    connect \Y $verific$n24$825
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i25$rvecc_encode.sv:24$888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n24$825
    connect \B \din [6]
    connect \Y $verific$n25$826
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i26$rvecc_encode.sv:24$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n25$826
    connect \B \din [9]
    connect \Y $verific$n26$827
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i27$rvecc_encode.sv:24$890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n26$827
    connect \B \din [10]
    connect \Y $verific$n27$828
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i28$rvecc_encode.sv:24$891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n27$828
    connect \B \din [12]
    connect \Y $verific$n28$829
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i29$rvecc_encode.sv:24$892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n28$829
    connect \B \din [13]
    connect \Y $verific$n29$830
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i30$rvecc_encode.sv:24$893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n29$830
    connect \B \din [16]
    connect \Y $verific$n30$831
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i31$rvecc_encode.sv:24$894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n30$831
    connect \B \din [17]
    connect \Y $verific$n31$832
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i32$rvecc_encode.sv:24$895
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n31$832
    connect \B \din [20]
    connect \Y $verific$n32$833
  end
  attribute \src "rvecc_encode.sv:24"
  cell $xor $verific$i33$rvecc_encode.sv:24$896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n32$833
    connect \B \din [21]
    connect \Y $verific$n33$834
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i4$rvecc_encode.sv:23$873
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \din [0]
    connect \B \din [1]
    connect \Y $verific$n4$811
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i40$rvecc_encode.sv:25$897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \din [1]
    connect \B \din [2]
    connect \Y $verific$n40$835
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i41$rvecc_encode.sv:25$898
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n40$835
    connect \B \din [3]
    connect \Y $verific$n41$836
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i42$rvecc_encode.sv:25$899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n41$836
    connect \B \din [7]
    connect \Y $verific$n42$837
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i43$rvecc_encode.sv:25$900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n42$837
    connect \B \din [8]
    connect \Y $verific$n43$838
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i44$rvecc_encode.sv:25$901
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n43$838
    connect \B \din [9]
    connect \Y $verific$n44$839
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i45$rvecc_encode.sv:25$902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n44$839
    connect \B \din [10]
    connect \Y $verific$n45$840
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i46$rvecc_encode.sv:25$903
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n45$840
    connect \B \din [14]
    connect \Y $verific$n46$841
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i47$rvecc_encode.sv:25$904
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n46$841
    connect \B \din [15]
    connect \Y $verific$n47$842
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i48$rvecc_encode.sv:25$905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n47$842
    connect \B \din [16]
    connect \Y $verific$n48$843
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i49$rvecc_encode.sv:25$906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n48$843
    connect \B \din [17]
    connect \Y $verific$n49$844
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i5$rvecc_encode.sv:23$874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n4$811
    connect \B \din [3]
    connect \Y $verific$n5$812
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i50$rvecc_encode.sv:25$907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n49$844
    connect \B \din [22]
    connect \Y $verific$n50$845
  end
  attribute \src "rvecc_encode.sv:25"
  cell $xor $verific$i51$rvecc_encode.sv:25$908
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n50$845
    connect \B \din [23]
    connect \Y $verific$n51$846
  end
  attribute \src "rvecc_encode.sv:26"
  cell $xor $verific$i58$rvecc_encode.sv:26$909
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \din [4]
    connect \B \din [5]
    connect \Y $verific$n58$847
  end
  attribute \src "rvecc_encode.sv:26"
  cell $xor $verific$i59$rvecc_encode.sv:26$910
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n58$847
    connect \B \din [6]
    connect \Y $verific$n59$848
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i6$rvecc_encode.sv:23$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n5$812
    connect \B \din [4]
    connect \Y $verific$n6$813
  end
  attribute \src "rvecc_encode.sv:26"
  cell $xor $verific$i60$rvecc_encode.sv:26$911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n59$848
    connect \B \din [7]
    connect \Y $verific$n60$849
  end
  attribute \src "rvecc_encode.sv:26"
  cell $xor $verific$i61$rvecc_encode.sv:26$912
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n60$849
    connect \B \din [8]
    connect \Y $verific$n61$850
  end
  attribute \src "rvecc_encode.sv:26"
  cell $xor $verific$i62$rvecc_encode.sv:26$913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n61$850
    connect \B \din [9]
    connect \Y $verific$n62$851
  end
  attribute \src "rvecc_encode.sv:26"
  cell $xor $verific$i63$rvecc_encode.sv:26$914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n62$851
    connect \B \din [10]
    connect \Y $verific$n63$852
  end
  attribute \src "rvecc_encode.sv:26"
  cell $xor $verific$i64$rvecc_encode.sv:26$915
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n63$852
    connect \B \din [18]
    connect \Y $verific$n64$853
  end
  attribute \src "rvecc_encode.sv:26"
  cell $xor $verific$i65$rvecc_encode.sv:26$916
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n64$853
    connect \B \din [19]
    connect \Y $verific$n65$854
  end
  attribute \src "rvecc_encode.sv:26"
  cell $xor $verific$i66$rvecc_encode.sv:26$917
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n65$854
    connect \B \din [20]
    connect \Y $verific$n66$855
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i7$rvecc_encode.sv:23$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n6$813
    connect \B \din [6]
    connect \Y $verific$n7$814
  end
  attribute \src "rvecc_encode.sv:27"
  cell $xor $verific$i73$rvecc_encode.sv:27$918
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \din [11]
    connect \B \din [12]
    connect \Y $verific$n73$856
  end
  attribute \src "rvecc_encode.sv:27"
  cell $xor $verific$i74$rvecc_encode.sv:27$919
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n73$856
    connect \B \din [13]
    connect \Y $verific$n74$857
  end
  attribute \src "rvecc_encode.sv:27"
  cell $xor $verific$i75$rvecc_encode.sv:27$920
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n74$857
    connect \B \din [14]
    connect \Y $verific$n75$858
  end
  attribute \src "rvecc_encode.sv:27"
  cell $xor $verific$i76$rvecc_encode.sv:27$921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n75$858
    connect \B \din [15]
    connect \Y $verific$n76$859
  end
  attribute \src "rvecc_encode.sv:27"
  cell $xor $verific$i77$rvecc_encode.sv:27$922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n76$859
    connect \B \din [16]
    connect \Y $verific$n77$860
  end
  attribute \src "rvecc_encode.sv:27"
  cell $xor $verific$i78$rvecc_encode.sv:27$923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n77$860
    connect \B \din [17]
    connect \Y $verific$n78$861
  end
  attribute \src "rvecc_encode.sv:27"
  cell $xor $verific$i79$rvecc_encode.sv:27$924
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n78$861
    connect \B \din [18]
    connect \Y $verific$n79$862
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i8$rvecc_encode.sv:23$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n7$814
    connect \B \din [8]
    connect \Y $verific$n8$815
  end
  attribute \src "rvecc_encode.sv:27"
  cell $xor $verific$i80$rvecc_encode.sv:27$925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n79$862
    connect \B \din [19]
    connect \Y $verific$n80$863
  end
  attribute \src "rvecc_encode.sv:27"
  cell $xor $verific$i81$rvecc_encode.sv:27$926
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n80$863
    connect \B \din [20]
    connect \Y $verific$n81$864
  end
  attribute \src "rvecc_encode.sv:23"
  cell $xor $verific$i9$rvecc_encode.sv:23$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n8$815
    connect \B \din [10]
    connect \Y $verific$n9$816
  end
  attribute \src "rvecc_encode.sv:30"
  cell $xor $verific$i96$rvecc_encode.sv:30$934
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n94$865
    connect \B $verific$n95$866
    connect \Y \ecc_out [6]
  end
  attribute \src "rvecc_encode.sv:30"
  cell $reduce_xor $verific$reduce_xor_93$rvecc_encode.sv:30$932
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \din
    connect \Y $verific$n94$865
  end
  attribute \src "rvecc_encode.sv:30"
  cell $reduce_xor $verific$reduce_xor_94$rvecc_encode.sv:30$933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \ecc_out_temp
    connect \Y $verific$n95$866
  end
  attribute \src "rvecc_encode.sv:28"
  cell $xor $verific$xor_100$rvecc_encode.sv:28$929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $verific$n109$871
    connect \B { \din [29] \din [23] \din [23] \din [29] \din [27:26] }
    connect \Y $verific$n108$870
  end
  attribute \src "rvecc_encode.sv:28"
  cell $xor $verific$xor_101$rvecc_encode.sv:28$928
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $verific$n110$872
    connect \B { \din [28] \din [22] \din [22] \din [25] \din [25] \din [25] }
    connect \Y $verific$n109$871
  end
  attribute \src "rvecc_encode.sv:28"
  cell $xor $verific$xor_102$rvecc_encode.sv:28$927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { \din [26] $verific$n81$864 $verific$n66$855 $verific$n51$846 $verific$n33$834 $verific$n15$822 }
    connect \B { \din [27] \din [21] \din [21] \din [24] \din [24:23] }
    connect \Y $verific$n110$872
  end
  attribute \src "rvecc_encode.sv:28"
  cell $xor $verific$xor_98$rvecc_encode.sv:28$931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $verific$n107$869
    connect \B { \din [31] \din [25] \din [25] \din [31] \din [31:30] }
    connect \Y \ecc_out_temp
  end
  attribute \src "rvecc_encode.sv:28"
  cell $xor $verific$xor_99$rvecc_encode.sv:28$930
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A $verific$n108$870
    connect \B { \din [30] \din [24] \din [24] \din [30] \din [28] \din [28] }
    connect \Y $verific$n107$869
  end
  connect \ecc_out [5:0] \ecc_out_temp
end
attribute \src "top.sv:1"
attribute \top 1
attribute \keep 1
module \top
  wire $auto$rtlil.cc:2399:Not$307
  wire $auto$rtlil.cc:2399:Not$309
  wire $auto$rtlil.cc:2399:Not$313
  wire $auto$rtlil.cc:2399:Not$315
  wire $auto$rtlil.cc:2399:Not$319
  wire $auto$rtlil.cc:2399:Not$321
  wire $auto$rtlil.cc:2399:Not$325
  wire $auto$rtlil.cc:2399:Not$327
  wire $auto$rtlil.cc:2399:Not$331
  wire $auto$rtlil.cc:2399:Not$333
  wire $auto$rtlil.cc:2399:Not$337
  wire $auto$rtlil.cc:2399:Not$339
  wire $auto$rtlil.cc:2399:Not$343
  wire $auto$rtlil.cc:2399:Not$345
  wire $auto$rtlil.cc:2399:Not$349
  wire $auto$rtlil.cc:2399:Not$355
  wire $auto$rtlil.cc:2399:Not$357
  wire $auto$rtlil.cc:2399:Not$361
  wire $auto$rtlil.cc:2399:Not$363
  wire $auto$rtlil.cc:2430:Or$369
  wire $auto$rtlil.cc:2430:Or$373
  wire $auto$rtlil.cc:2430:Or$377
  wire $auto$rtlil.cc:2430:Or$381
  wire $auto$rtlil.cc:2430:Or$385
  wire $auto$rtlil.cc:2430:Or$389
  wire $auto$rtlil.cc:2430:Or$393
  wire $verific$n215$6
  wire $verific$n216$7
  wire $verific$n227$14
  wire $verific$n233$17
  wire $verific$n236$19
  wire $verific$n239$21
  attribute \src "top.sv:6"
  wire width 39 \corrected_data
  attribute \src "top.sv:5"
  wire \decoder_en
  attribute \src "top.sv:2"
  wire width 32 \din_decoder
  attribute \src "top.sv:2"
  wire width 32 \din_encoder
  attribute \src "top.sv:5"
  wire \double_ecc_error
  attribute \src "top.sv:2"
  wire width 32 \dout_decoder
  attribute \src "top.sv:3"
  wire width 7 \ecc_in_decoder
  attribute \src "top.sv:3"
  wire width 7 \ecc_out_decoder
  attribute \src "top.sv:3"
  wire width 7 \ecc_out_encoder
  attribute \src "top.sv:6"
  wire width 39 \encoded_data
  attribute \src "top.sv:4"
  wire width 6 \error_pos1
  attribute \src "top.sv:4"
  wire width 6 \error_pos2
  attribute \src "top.sv:6"
  wire width 39 \received_data
  attribute \src "top.sv:5"
  wire \sed_ded
  attribute \src "top.sv:5"
  wire \single_ecc_error
  cell $anyseq $auto$setundef.cc:348:execute$1009
    parameter \WIDTH 1
    connect \Y \decoder_en
  end
  cell $anyseq $auto$setundef.cc:348:execute$1011
    parameter \WIDTH 1
    connect \Y \din_encoder [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1013
    parameter \WIDTH 1
    connect \Y \sed_ded
  end
  cell $anyseq $auto$setundef.cc:348:execute$1015
    parameter \WIDTH 1
    connect \Y \din_encoder [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1017
    parameter \WIDTH 1
    connect \Y \error_pos2 [5]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1019
    parameter \WIDTH 1
    connect \Y \din_encoder [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1021
    parameter \WIDTH 1
    connect \Y \error_pos2 [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1023
    parameter \WIDTH 1
    connect \Y \din_encoder [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1025
    parameter \WIDTH 1
    connect \Y \error_pos2 [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1027
    parameter \WIDTH 1
    connect \Y \din_encoder [6]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1029
    parameter \WIDTH 1
    connect \Y \error_pos2 [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1031
    parameter \WIDTH 1
    connect \Y \din_encoder [28]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1033
    parameter \WIDTH 1
    connect \Y \error_pos2 [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1035
    parameter \WIDTH 1
    connect \Y \din_encoder [31]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1037
    parameter \WIDTH 1
    connect \Y \error_pos2 [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1039
    parameter \WIDTH 1
    connect \Y \error_pos1 [5]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1041
    parameter \WIDTH 1
    connect \Y \din_encoder [26]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1043
    parameter \WIDTH 1
    connect \Y \error_pos1 [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1045
    parameter \WIDTH 1
    connect \Y \error_pos1 [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1047
    parameter \WIDTH 1
    connect \Y \din_encoder [27]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1049
    parameter \WIDTH 1
    connect \Y \din_encoder [25]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1051
    parameter \WIDTH 1
    connect \Y \din_encoder [24]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1053
    parameter \WIDTH 1
    connect \Y \din_encoder [23]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1055
    parameter \WIDTH 1
    connect \Y \din_encoder [22]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1057
    parameter \WIDTH 1
    connect \Y \din_encoder [29]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1059
    parameter \WIDTH 1
    connect \Y \error_pos1 [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1061
    parameter \WIDTH 1
    connect \Y \error_pos1 [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1063
    parameter \WIDTH 1
    connect \Y \din_encoder [7]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1065
    parameter \WIDTH 1
    connect \Y \error_pos1 [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1067
    parameter \WIDTH 1
    connect \Y \din_encoder [5]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1069
    parameter \WIDTH 1
    connect \Y \din_encoder [30]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1071
    parameter \WIDTH 1
    connect \Y \din_encoder [2]
  end
  cell $anyseq $auto$setundef.cc:348:execute$1073
    parameter \WIDTH 14
    connect \Y \din_encoder [21:8]
  end
  cell $not $auto$verificsva.cc:1739:import$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2399:Not$309
    connect \Y $auto$rtlil.cc:2399:Not$307
  end
  cell $not $auto$verificsva.cc:1739:import$312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2399:Not$315
    connect \Y $auto$rtlil.cc:2399:Not$313
  end
  cell $not $auto$verificsva.cc:1739:import$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2399:Not$321
    connect \Y $auto$rtlil.cc:2399:Not$319
  end
  cell $not $auto$verificsva.cc:1739:import$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2399:Not$327
    connect \Y $auto$rtlil.cc:2399:Not$325
  end
  cell $not $auto$verificsva.cc:1739:import$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2399:Not$333
    connect \Y $auto$rtlil.cc:2399:Not$331
  end
  cell $not $auto$verificsva.cc:1739:import$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2399:Not$339
    connect \Y $auto$rtlil.cc:2399:Not$337
  end
  cell $not $auto$verificsva.cc:1739:import$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2399:Not$345
    connect \Y $auto$rtlil.cc:2399:Not$343
  end
  cell $not $auto$verificsva.cc:1739:import$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_en
    connect \Y $auto$rtlil.cc:2399:Not$349
  end
  cell $not $auto$verificsva.cc:1739:import$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2399:Not$357
    connect \Y $auto$rtlil.cc:2399:Not$355
  end
  cell $not $auto$verificsva.cc:1739:import$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2399:Not$363
    connect \Y $auto$rtlil.cc:2399:Not$361
  end
  attribute \src "top.sv:19"
  cell $le $verific$LessThan_10$top.sv:19$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \error_pos2
    connect \B 6'100110
    connect \Y $verific$n215$6
  end
  attribute \src "top.sv:18"
  cell $le $verific$LessThan_7$top.sv:18$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \error_pos1
    connect \B 6'100110
    connect \Y $auto$rtlil.cc:2399:Not$363
  end
  attribute \src "top.sv:24"
  cell $eq $verific$equal_22$top.sv:24$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 39
    parameter \B_SIGNED 0
    parameter \B_WIDTH 39
    parameter \Y_WIDTH 1
    connect \A { \ecc_out_decoder \dout_decoder }
    connect \B { \ecc_out_encoder \din_encoder }
    connect \Y $verific$n227$14
  end
  attribute \src "top.sv:33"
  cell $logic_not $verific$equal_46$top.sv:33$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 39
    parameter \Y_WIDTH 1
    connect \A { \ecc_out_encoder \din_encoder }
    connect \Y $auto$rtlil.cc:2430:Or$393
  end
  attribute \src "top.sv:35"
  cell $logic_not $verific$equal_52$top.sv:35$291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \error_pos1
    connect \Y $auto$rtlil.cc:2430:Or$385
  end
  attribute \src "top.sv:36"
  cell $eq $verific$equal_55$top.sv:36$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \error_pos1
    connect \B 6'100110
    connect \Y $auto$rtlil.cc:2430:Or$381
  end
  attribute \src "top.sv:37"
  cell $eq $verific$equal_58$top.sv:37$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \error_pos1
    connect \B 4'1001
    connect \Y $auto$rtlil.cc:2430:Or$377
  end
  attribute \src "top.sv:38"
  cell $eq $verific$equal_61$top.sv:38$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \error_pos1
    connect \B 5'11000
    connect \Y $auto$rtlil.cc:2430:Or$373
  end
  attribute \src "top.sv:19"
  cell $and $verific$i13$top.sv:19$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n215$6
    connect \B $verific$n216$7
    connect \Y $auto$rtlil.cc:2399:Not$357
  end
  attribute \src "top.sv:23"
  cell $not $verific$i22$top.sv:23$268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sed_ded
    connect \Y $auto$rtlil.cc:2430:Or$369
  end
  attribute \src "top.sv:24"
  cell $mux $verific$i24$top.sv:24$270
    parameter \WIDTH 1
    connect \A $verific$n227$14
    connect \B 1'1
    connect \S \sed_ded
    connect \Y $auto$rtlil.cc:2399:Not$339
  end
  attribute \src "top.sv:25"
  cell $mux $verific$i27$top.sv:25$272
    parameter \WIDTH 1
    connect \A \single_ecc_error
    connect \B 1'1
    connect \S \sed_ded
    connect \Y $auto$rtlil.cc:2399:Not$333
  end
  attribute \src "top.sv:26"
  cell $not $verific$i29$top.sv:26$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_ecc_error
    connect \Y $verific$n233$17
  end
  attribute \src "top.sv:26"
  cell $mux $verific$i30$top.sv:26$275
    parameter \WIDTH 1
    connect \A $verific$n233$17
    connect \B 1'1
    connect \S \sed_ded
    connect \Y $auto$rtlil.cc:2399:Not$327
  end
  attribute \src "top.sv:28"
  cell $mux $verific$i33$top.sv:28$278
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $verific$n236$19
    connect \S \sed_ded
    connect \Y $auto$rtlil.cc:2399:Not$321
  end
  attribute \src "top.sv:29"
  cell $not $verific$i35$top.sv:29$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \single_ecc_error
    connect \Y $verific$n239$21
  end
  attribute \src "top.sv:29"
  cell $mux $verific$i36$top.sv:29$281
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $verific$n239$21
    connect \S \sed_ded
    connect \Y $auto$rtlil.cc:2399:Not$315
  end
  attribute \src "top.sv:30"
  cell $mux $verific$i39$top.sv:30$283
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \double_ecc_error
    connect \S \sed_ded
    connect \Y $auto$rtlil.cc:2399:Not$309
  end
  attribute \src "top.sv:19"
  cell $ne $verific$not_equal_11$top.sv:19$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \error_pos1
    connect \B \error_pos2
    connect \Y $verific$n216$7
  end
  attribute \src "top.sv:21"
  cell $ne $verific$not_equal_18$top.sv:21$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 39
    parameter \B_SIGNED 0
    parameter \B_WIDTH 39
    parameter \Y_WIDTH 1
    connect \A { \ecc_out_encoder \din_encoder }
    connect \B \received_data
    connect \Y $auto$rtlil.cc:2399:Not$345
  end
  attribute \src "top.sv:28"
  cell $ne $verific$not_equal_31$top.sv:28$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 39
    parameter \B_SIGNED 0
    parameter \B_WIDTH 39
    parameter \Y_WIDTH 1
    connect \A { \ecc_out_decoder \dout_decoder }
    connect \B { \ecc_out_encoder \din_encoder }
    connect \Y $verific$n236$19
  end
  attribute \src "top.sv:34"
  cell $reduce_bool $verific$not_equal_49$top.sv:34$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 39
    parameter \Y_WIDTH 1
    connect \A { \ecc_out_encoder \din_encoder }
    connect \Y $auto$rtlil.cc:2430:Or$389
  end
  attribute \src "top.sv:28"
  cell $assert \ASSERT_DATA_NOT_RECOVERED
    connect \A $auto$rtlil.cc:2399:Not$321
    connect \EN $auto$rtlil.cc:2399:Not$319
  end
  attribute \src "top.sv:24"
  cell $assert \ASSERT_DATA_RECOVERED
    connect \A $auto$rtlil.cc:2399:Not$339
    connect \EN $auto$rtlil.cc:2399:Not$337
  end
  attribute \src "top.sv:30"
  cell $assert \ASSERT_DOUBLE_ED
    connect \A $auto$rtlil.cc:2399:Not$309
    connect \EN $auto$rtlil.cc:2399:Not$307
  end
  attribute \src "top.sv:21"
  cell $assert \ASSERT_ERROR_PRESENT
    connect \A $auto$rtlil.cc:2399:Not$345
    connect \EN $auto$rtlil.cc:2399:Not$343
  end
  attribute \src "top.sv:26"
  cell $assert \ASSERT_NO_DOUBLE_ED
    connect \A $auto$rtlil.cc:2399:Not$327
    connect \EN $auto$rtlil.cc:2399:Not$325
  end
  attribute \src "top.sv:29"
  cell $assert \ASSERT_NO_SINGLE_ECC
    connect \A $auto$rtlil.cc:2399:Not$315
    connect \EN $auto$rtlil.cc:2399:Not$313
  end
  attribute \src "top.sv:25"
  cell $assert \ASSERT_SINGLE_ECC
    connect \A $auto$rtlil.cc:2399:Not$333
    connect \EN $auto$rtlil.cc:2399:Not$331
  end
  attribute \src "top.sv:20"
  cell $assume \ASSUME_DECODER_ENABLE
    connect \A \decoder_en
    connect \EN $auto$rtlil.cc:2399:Not$349
  end
  attribute \src "top.sv:18"
  cell $assume \ASSUME_VALID_ERROR_POS1
    connect \A $auto$rtlil.cc:2399:Not$363
    connect \EN $auto$rtlil.cc:2399:Not$361
  end
  attribute \src "top.sv:19"
  cell $assume \ASSUME_VALID_ERROR_POS2
    connect \A $auto$rtlil.cc:2399:Not$357
    connect \EN $auto$rtlil.cc:2399:Not$355
  end
  attribute \src "top.sv:33"
  cell $cover \COVER_ALL_0
    connect \A 1'1
    connect \EN $auto$rtlil.cc:2430:Or$393
  end
  attribute \src "top.sv:35"
  cell $cover \COVER_ERROR_0_POS
    connect \A 1'1
    connect \EN $auto$rtlil.cc:2430:Or$385
  end
  attribute \src "top.sv:38"
  cell $cover \COVER_ERROR_24_POS
    connect \A 1'1
    connect \EN $auto$rtlil.cc:2430:Or$373
  end
  attribute \src "top.sv:36"
  cell $cover \COVER_ERROR_38_POS
    connect \A 1'1
    connect \EN $auto$rtlil.cc:2430:Or$381
  end
  attribute \src "top.sv:37"
  cell $cover \COVER_ERROR_9_POS
    connect \A 1'1
    connect \EN $auto$rtlil.cc:2430:Or$377
  end
  attribute \src "top.sv:34"
  cell $cover \COVER_NON_0
    connect \A 1'1
    connect \EN $auto$rtlil.cc:2430:Or$389
  end
  attribute \src "top.sv:39"
  cell $cover \COVER_SED_DED_ZERO
    connect \A 1'1
    connect \EN $auto$rtlil.cc:2430:Or$369
  end
  cell \channel_model \channel
    connect \din { \ecc_out_encoder \din_encoder }
    connect \dout \received_data
    connect \error_pos1 \error_pos1
    connect \error_pos2 \error_pos2
    connect \sed_ded \sed_ded
  end
  cell \rvecc_decode \decoder
    connect \din \received_data [31:0]
    connect \double_ecc_error \double_ecc_error
    connect \dout \dout_decoder
    connect \ecc_in \received_data [38:32]
    connect \ecc_out \ecc_out_decoder
    connect \en \decoder_en
    connect \sed_ded \sed_ded
    connect \single_ecc_error \single_ecc_error
  end
  cell \rvecc_encode \encoder
    connect \din \din_encoder
    connect \ecc_out \ecc_out_encoder
  end
  connect \corrected_data { \ecc_out_decoder \dout_decoder }
  connect \din_decoder \received_data [31:0]
  connect \ecc_in_decoder \received_data [38:32]
  connect \encoded_data { \ecc_out_encoder \din_encoder }
end
