vhdl work "D:\Politechnika-Wroclawska\semestr-6\ucisw-2\ucisw-projekt\rs232\modulo10_counter.vhd"
