![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# Large procedural Tiny Tapeout logo (480x480) in Verilog with animations

Related to my TT08 project: https://github.com/rejunity/tt08-huge-480x480-tiny-tapeout-logo-in-1-tile

Working on it!

<img width="1280" height="962" alt="image" src="https://github.com/user-attachments/assets/db59bf9f-4f93-4427-b136-bca6322738ba" />Â 

So far logo fits in 1 Tiny Tapeout tile!

<img width="3467" height="1608" alt="image" src="https://github.com/user-attachments/assets/4f9e2f57-0b8b-4c29-ab1e-04de0d77ee03" />

- [Read the documentation for project](docs/info.md)

## What is Tiny Tapeout?

Tiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital and analog designs manufactured on a real chip.

To learn more and get started, visit https://tinytapeout.com.
