Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: FCU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FCU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FCU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : FCU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" into library work
Parsing entity <FCU>.
Parsing architecture <Behavioral> of entity <fcu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FCU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 129: s_id_ex_is_load should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 130: s_if_id_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 136: s_if_id_is_imm should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 144: s_ex_mem_is_load should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 145: s_if_id_is_jmp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 152: s_if_id_is_jmp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 153: s_id_ex_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 159: s_id_ex_is_imm should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 175: s_if_id_is_jmp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 176: s_ex_mem_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 181: s_ex_mem_is_imm should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 182: fcu_ex_mem_11_15 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 193: s_mem_wb_is_load should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 213: s_mem_wb_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 214: s_id_ex_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 219: s_id_ex_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 226: s_mem_wb_is_imm should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 227: s_id_ex_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 232: s_id_ex_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 240: s_ex_mem_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 241: s_id_ex_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 246: s_id_ex_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 253: s_ex_mem_is_imm should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 254: s_id_ex_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 259: s_id_ex_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 276: s_ex_mem_is_store should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 278: s_mem_wb_is_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 284: s_mem_wb_is_imm should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd" Line 295: Assignment to s_mem_wb_is_store ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FCU>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\FCU\FCU.vhd".
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_ID_EX_11_15[4]_equal_1_o> created at line 131
    Found 5-bit comparator equal for signal <FCU_IF_ID_11_15[4]_FCU_ID_EX_11_15[4]_equal_2_o> created at line 131
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_ID_EX_16_20[4]_equal_5_o> created at line 154
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_EX_MEM_16_20[4]_equal_7_o> created at line 177
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_EX_MEM_11_15[4]_equal_10_o> created at line 182
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_MEM_WB_11_15[4]_equal_13_o> created at line 194
    Found 5-bit comparator equal for signal <FCU_ID_EX_6_10[4]_FCU_MEM_WB_16_20[4]_equal_18_o> created at line 215
    Found 5-bit comparator equal for signal <FCU_ID_EX_11_15[4]_FCU_MEM_WB_16_20[4]_equal_21_o> created at line 220
    Found 5-bit comparator equal for signal <FCU_ID_EX_6_10[4]_FCU_MEM_WB_11_15[4]_equal_26_o> created at line 228
    Found 5-bit comparator equal for signal <FCU_ID_EX_11_15[4]_FCU_MEM_WB_11_15[4]_equal_29_o> created at line 233
    Found 5-bit comparator equal for signal <FCU_ID_EX_6_10[4]_FCU_EX_MEM_16_20[4]_equal_34_o> created at line 242
    Found 5-bit comparator equal for signal <FCU_ID_EX_11_15[4]_FCU_EX_MEM_16_20[4]_equal_37_o> created at line 247
    Found 5-bit comparator equal for signal <FCU_ID_EX_6_10[4]_FCU_EX_MEM_11_15[4]_equal_42_o> created at line 255
    Found 5-bit comparator equal for signal <FCU_ID_EX_11_15[4]_FCU_EX_MEM_11_15[4]_equal_45_o> created at line 260
    Found 5-bit comparator equal for signal <FCU_EX_MEM_11_15[4]_FCU_MEM_WB_16_20[4]_equal_52_o> created at line 279
    Found 5-bit comparator equal for signal <FCU_EX_MEM_11_15[4]_FCU_MEM_WB_11_15[4]_equal_53_o> created at line 285
    Found 6-bit comparator lessequal for signal <n0089> created at line 323
    Found 6-bit comparator lessequal for signal <n0091> created at line 323
    Found 6-bit comparator lessequal for signal <n0094> created at line 324
    Found 6-bit comparator lessequal for signal <n0096> created at line 324
    Found 6-bit comparator lessequal for signal <n0100> created at line 325
    Found 6-bit comparator lessequal for signal <n0102> created at line 325
    Found 6-bit comparator lessequal for signal <n0110> created at line 332
    Found 6-bit comparator lessequal for signal <n0112> created at line 332
    Found 6-bit comparator lessequal for signal <n0115> created at line 333
    Found 6-bit comparator lessequal for signal <n0117> created at line 333
    Found 6-bit comparator lessequal for signal <n0121> created at line 334
    Found 6-bit comparator lessequal for signal <n0123> created at line 334
    Found 6-bit comparator lessequal for signal <n0131> created at line 341
    Found 6-bit comparator lessequal for signal <n0133> created at line 341
    Found 6-bit comparator lessequal for signal <n0136> created at line 342
    Found 6-bit comparator lessequal for signal <n0138> created at line 342
    Found 6-bit comparator lessequal for signal <n0142> created at line 343
    Found 6-bit comparator lessequal for signal <n0144> created at line 343
    Found 6-bit comparator lessequal for signal <n0152> created at line 350
    Found 6-bit comparator lessequal for signal <n0154> created at line 350
    Found 6-bit comparator lessequal for signal <n0157> created at line 351
    Found 6-bit comparator lessequal for signal <n0159> created at line 351
    Found 6-bit comparator lessequal for signal <n0163> created at line 352
    Found 6-bit comparator lessequal for signal <n0165> created at line 352
    Found 6-bit comparator lessequal for signal <n0194> created at line 410
    Found 6-bit comparator lessequal for signal <n0196> created at line 410
    Summary:
	inferred  42 Comparator(s).
	inferred  49 Multiplexer(s).
Unit <FCU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Comparators                                          : 42
 5-bit comparator equal                                : 16
 6-bit comparator lessequal                            : 26
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 18
 2-bit 2-to-1 multiplexer                              : 31

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Comparators                                          : 42
 5-bit comparator equal                                : 16
 6-bit comparator lessequal                            : 26
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 18
 2-bit 2-to-1 multiplexer                              : 31

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FCU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FCU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FCU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 63
#      GND                         : 1
#      LUT3                        : 1
#      LUT4                        : 6
#      LUT5                        : 18
#      LUT6                        : 36
#      MUXF7                       : 1
# IO Buffers                       : 78
#      IBUF                        : 70
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   61  out of  63400     0%  
    Number used as Logic:                61  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     61
   Number with an unused Flip Flop:      61  out of     61   100%  
   Number with an unused LUT:             0  out of     61     0%  
   Number of fully used LUT-FF pairs:     0  out of     61     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          78
 Number of bonded IOBs:                  78  out of    210    37%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 3.312ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 483 / 8
-------------------------------------------------------------------------
Delay:               3.312ns (Levels of Logic = 6)
  Source:            FCU_ID_EX_11_15<0> (PAD)
  Destination:       FCU_ID_EX_BOT_MUX<1> (PAD)

  Data Path: FCU_ID_EX_11_15<0> to FCU_ID_EX_BOT_MUX<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.706  FCU_ID_EX_11_15_0_IBUF (FCU_ID_EX_11_15_0_IBUF)
     LUT6:I1->O            1   0.097   0.683  FCU_ID_EX_11_15[4]_FCU_EX_MEM_16_20[4]_equal_37_o5_SW0 (N4)
     LUT5:I0->O            2   0.097   0.697  FCU_ID_EX_11_15[4]_FCU_EX_MEM_16_20[4]_equal_37_o5 (FCU_ID_EX_11_15[4]_FCU_EX_MEM_16_20[4]_equal_37_o)
     LUT6:I0->O            1   0.097   0.556  Mmux_FCU_ID_EX_BOT_MUX21 (Mmux_FCU_ID_EX_BOT_MUX2)
     LUT4:I0->O            1   0.097   0.279  Mmux_FCU_ID_EX_BOT_MUX26 (FCU_ID_EX_BOT_MUX_1_OBUF)
     OBUF:I->O                 0.000          FCU_ID_EX_BOT_MUX_1_OBUF (FCU_ID_EX_BOT_MUX<1>)
    ----------------------------------------
    Total                      3.312ns (0.389ns logic, 2.923ns route)
                                       (11.7% logic, 88.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.11 secs
 
--> 

Total memory usage is 370900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    0 (   0 filtered)

