// Seed: 1144295288
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  supply1 id_22;
  initial id_7 = id_22;
  supply1 id_23 = 1;
  wire id_24;
  wire id_25;
  id_26(
      .id_0(id_17), .id_1(id_14), .id_2(1)
  );
  assign id_15 = id_22 ? id_5 : id_18 - id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always_ff id_5 = id_4;
  assign id_7 = 1'h0;
  wire id_9;
  wire id_10;
  wire id_11 = id_9;
  module_0(
      id_2,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10,
      id_11,
      id_8,
      id_3,
      id_11,
      id_11,
      id_9,
      id_9,
      id_1,
      id_10,
      id_9,
      id_11,
      id_7,
      id_2,
      id_10,
      id_11
  );
  assign id_5 = id_4;
  uwire id_12, id_13, id_14, id_15;
  assign id_9 = id_2;
  assign id_1 = id_4;
  assign id_7 = id_12;
  wire  id_16;
  uwire id_17 = 1;
endmodule
