# Carry-look-ahead-adder-using-verilog-
A 4-bit Carry Look-Ahead Adder implemented in Verilog HDL for high-speed binary addition. This project demonstrates the design, simulation, and FPGA implementation using the Spartan-3E board and Xilinx ISE tools.
