|nios
clk_clk => nios_ddr_sdram:ddr_sdram.pll_ref_clk
clk_clk => nios_rst_controller_001:rst_controller_001.clk
ddr_sdram_memory_mem_clk[0] <> nios_ddr_sdram:ddr_sdram.mem_clk[0]
ddr_sdram_memory_mem_clk_n[0] <> nios_ddr_sdram:ddr_sdram.mem_clk_n[0]
ddr_sdram_memory_mem_cs_n[0] << nios_ddr_sdram:ddr_sdram.mem_cs_n[0]
ddr_sdram_memory_mem_cke[0] << nios_ddr_sdram:ddr_sdram.mem_cke[0]
ddr_sdram_memory_mem_addr[0] << nios_ddr_sdram:ddr_sdram.mem_addr[0]
ddr_sdram_memory_mem_addr[1] << nios_ddr_sdram:ddr_sdram.mem_addr[1]
ddr_sdram_memory_mem_addr[2] << nios_ddr_sdram:ddr_sdram.mem_addr[2]
ddr_sdram_memory_mem_addr[3] << nios_ddr_sdram:ddr_sdram.mem_addr[3]
ddr_sdram_memory_mem_addr[4] << nios_ddr_sdram:ddr_sdram.mem_addr[4]
ddr_sdram_memory_mem_addr[5] << nios_ddr_sdram:ddr_sdram.mem_addr[5]
ddr_sdram_memory_mem_addr[6] << nios_ddr_sdram:ddr_sdram.mem_addr[6]
ddr_sdram_memory_mem_addr[7] << nios_ddr_sdram:ddr_sdram.mem_addr[7]
ddr_sdram_memory_mem_addr[8] << nios_ddr_sdram:ddr_sdram.mem_addr[8]
ddr_sdram_memory_mem_addr[9] << nios_ddr_sdram:ddr_sdram.mem_addr[9]
ddr_sdram_memory_mem_addr[10] << nios_ddr_sdram:ddr_sdram.mem_addr[10]
ddr_sdram_memory_mem_addr[11] << nios_ddr_sdram:ddr_sdram.mem_addr[11]
ddr_sdram_memory_mem_addr[12] << nios_ddr_sdram:ddr_sdram.mem_addr[12]
ddr_sdram_memory_mem_ba[0] << nios_ddr_sdram:ddr_sdram.mem_ba[0]
ddr_sdram_memory_mem_ba[1] << nios_ddr_sdram:ddr_sdram.mem_ba[1]
ddr_sdram_memory_mem_ras_n << nios_ddr_sdram:ddr_sdram.mem_ras_n
ddr_sdram_memory_mem_cas_n << nios_ddr_sdram:ddr_sdram.mem_cas_n
ddr_sdram_memory_mem_we_n << nios_ddr_sdram:ddr_sdram.mem_we_n
ddr_sdram_memory_mem_dq[0] <> nios_ddr_sdram:ddr_sdram.mem_dq[0]
ddr_sdram_memory_mem_dq[1] <> nios_ddr_sdram:ddr_sdram.mem_dq[1]
ddr_sdram_memory_mem_dq[2] <> nios_ddr_sdram:ddr_sdram.mem_dq[2]
ddr_sdram_memory_mem_dq[3] <> nios_ddr_sdram:ddr_sdram.mem_dq[3]
ddr_sdram_memory_mem_dq[4] <> nios_ddr_sdram:ddr_sdram.mem_dq[4]
ddr_sdram_memory_mem_dq[5] <> nios_ddr_sdram:ddr_sdram.mem_dq[5]
ddr_sdram_memory_mem_dq[6] <> nios_ddr_sdram:ddr_sdram.mem_dq[6]
ddr_sdram_memory_mem_dq[7] <> nios_ddr_sdram:ddr_sdram.mem_dq[7]
ddr_sdram_memory_mem_dq[8] <> nios_ddr_sdram:ddr_sdram.mem_dq[8]
ddr_sdram_memory_mem_dq[9] <> nios_ddr_sdram:ddr_sdram.mem_dq[9]
ddr_sdram_memory_mem_dq[10] <> nios_ddr_sdram:ddr_sdram.mem_dq[10]
ddr_sdram_memory_mem_dq[11] <> nios_ddr_sdram:ddr_sdram.mem_dq[11]
ddr_sdram_memory_mem_dq[12] <> nios_ddr_sdram:ddr_sdram.mem_dq[12]
ddr_sdram_memory_mem_dq[13] <> nios_ddr_sdram:ddr_sdram.mem_dq[13]
ddr_sdram_memory_mem_dq[14] <> nios_ddr_sdram:ddr_sdram.mem_dq[14]
ddr_sdram_memory_mem_dq[15] <> nios_ddr_sdram:ddr_sdram.mem_dq[15]
ddr_sdram_memory_mem_dqs[0] <> nios_ddr_sdram:ddr_sdram.mem_dqs[0]
ddr_sdram_memory_mem_dqs[1] <> nios_ddr_sdram:ddr_sdram.mem_dqs[1]
ddr_sdram_memory_mem_dm[0] << nios_ddr_sdram:ddr_sdram.mem_dm[0]
ddr_sdram_memory_mem_dm[1] << nios_ddr_sdram:ddr_sdram.mem_dm[1]
key_export => nios_key:key.in_port
reset_reset_n => nios_rst_controller:rst_controller.reset_in0
reset_reset_n => nios_rst_controller_001:rst_controller_001.reset_in0
led_export << nios_led:led.out_port


|nios|nios_cpu:cpu
clk => clk.IN4
d_irq[0] => W_ipending_reg_nxt.IN1
d_irq[1] => ~NO_FANOUT~
d_irq[2] => W_ipending_reg_nxt.IN1
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => av_ld_byte0_data_nxt.DATAA
d_readdata[1] => av_ld_byte0_data_nxt.DATAA
d_readdata[2] => av_ld_byte0_data_nxt.DATAA
d_readdata[3] => av_ld_byte0_data_nxt.DATAA
d_readdata[4] => av_ld_byte0_data_nxt.DATAA
d_readdata[5] => av_ld_byte0_data_nxt.DATAA
d_readdata[6] => av_ld_byte0_data_nxt.DATAA
d_readdata[7] => av_ld_byte0_data_nxt.DATAA
d_readdata[8] => av_ld_byte1_data_nxt.DATAA
d_readdata[9] => av_ld_byte1_data_nxt.DATAA
d_readdata[10] => av_ld_byte1_data_nxt.DATAA
d_readdata[11] => av_ld_byte1_data_nxt.DATAA
d_readdata[12] => av_ld_byte1_data_nxt.DATAA
d_readdata[13] => av_ld_byte1_data_nxt.DATAA
d_readdata[14] => av_ld_byte1_data_nxt.DATAA
d_readdata[15] => av_ld_byte1_data_nxt.DATAA
d_readdata[16] => av_ld_byte2_data_nxt.DATAA
d_readdata[17] => av_ld_byte2_data_nxt.DATAA
d_readdata[18] => av_ld_byte2_data_nxt.DATAA
d_readdata[19] => av_ld_byte2_data_nxt.DATAA
d_readdata[20] => av_ld_byte2_data_nxt.DATAA
d_readdata[21] => av_ld_byte2_data_nxt.DATAA
d_readdata[22] => av_ld_byte2_data_nxt.DATAA
d_readdata[23] => av_ld_byte2_data_nxt.DATAA
d_readdata[24] => av_ld_byte3_data_nxt.DATAA
d_readdata[25] => av_ld_byte3_data_nxt.DATAA
d_readdata[26] => av_ld_byte3_data_nxt.DATAA
d_readdata[27] => av_ld_byte3_data_nxt.DATAA
d_readdata[28] => av_ld_byte3_data_nxt.DATAA
d_readdata[29] => av_ld_byte3_data_nxt.DATAA
d_readdata[30] => av_ld_byte3_data_nxt.DATAA
d_readdata[31] => av_ld_byte3_data_nxt.DATAA
d_waitrequest => d_waitrequest.IN1
i_readdata[0] => i_readdata[0].IN1
i_readdata[1] => i_readdata[1].IN1
i_readdata[2] => i_readdata[2].IN1
i_readdata[3] => i_readdata[3].IN1
i_readdata[4] => i_readdata[4].IN1
i_readdata[5] => i_readdata[5].IN1
i_readdata[6] => i_readdata[6].IN1
i_readdata[7] => i_readdata[7].IN1
i_readdata[8] => i_readdata[8].IN1
i_readdata[9] => i_readdata[9].IN1
i_readdata[10] => i_readdata[10].IN1
i_readdata[11] => i_readdata[11].IN1
i_readdata[12] => i_readdata[12].IN1
i_readdata[13] => i_readdata[13].IN1
i_readdata[14] => i_readdata[14].IN1
i_readdata[15] => i_readdata[15].IN1
i_readdata[16] => i_readdata[16].IN1
i_readdata[17] => i_readdata[17].IN1
i_readdata[18] => i_readdata[18].IN1
i_readdata[19] => i_readdata[19].IN1
i_readdata[20] => i_readdata[20].IN1
i_readdata[21] => i_readdata[21].IN1
i_readdata[22] => i_readdata[22].IN1
i_readdata[23] => i_readdata[23].IN1
i_readdata[24] => i_readdata[24].IN1
i_readdata[25] => i_readdata[25].IN1
i_readdata[26] => i_readdata[26].IN1
i_readdata[27] => i_readdata[27].IN1
i_readdata[28] => i_readdata[28].IN1
i_readdata[29] => i_readdata[29].IN1
i_readdata[30] => i_readdata[30].IN1
i_readdata[31] => i_readdata[31].IN1
i_waitrequest => i_waitrequest.IN1
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_read => jtag_debug_module_read.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN2
reset_req => reset_req.IN1
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
d_address[25] <= d_address[25].DB_MAX_OUTPUT_PORT_TYPE
d_address[26] <= d_address[26].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= i_address[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= i_address[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= i_address[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= i_address[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= i_address[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= i_address[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_address[25] <= i_address[25].DB_MAX_OUTPUT_PORT_TYPE
i_address[26] <= i_address[26].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[1] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[2] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[3] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[4] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[5] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[6] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[7] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[8] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[9] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[10] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[11] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[12] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[13] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[14] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[15] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[16] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[17] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[18] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[19] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[20] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[21] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[22] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[23] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[24] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[25] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[26] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[27] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[28] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[29] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[30] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_readdata[31] <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.readdata
jtag_debug_module_resetrequest <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.resetrequest
jtag_debug_module_waitrequest <= nios_cpu_nios2_oci:the_nios_cpu_nios2_oci.waitrequest
no_ci_readra <= <GND>


|nios|nios_cpu:cpu|nios_cpu_test_bench:the_nios_cpu_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_pcb[17] => ~NO_FANOUT~
F_pcb[18] => ~NO_FANOUT~
F_pcb[19] => ~NO_FANOUT~
F_pcb[20] => ~NO_FANOUT~
F_pcb[21] => ~NO_FANOUT~
F_pcb[22] => ~NO_FANOUT~
F_pcb[23] => ~NO_FANOUT~
F_pcb[24] => ~NO_FANOUT~
F_pcb[25] => ~NO_FANOUT~
F_pcb[26] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
av_ld_data_aligned_filtered[0] <= av_ld_data_aligned_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[1] <= av_ld_data_aligned_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[2] <= av_ld_data_aligned_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[3] <= av_ld_data_aligned_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[4] <= av_ld_data_aligned_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[5] <= av_ld_data_aligned_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[6] <= av_ld_data_aligned_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[7] <= av_ld_data_aligned_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[8] <= av_ld_data_aligned_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[9] <= av_ld_data_aligned_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[10] <= av_ld_data_aligned_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[11] <= av_ld_data_aligned_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[12] <= av_ld_data_aligned_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[13] <= av_ld_data_aligned_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[14] <= av_ld_data_aligned_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[15] <= av_ld_data_aligned_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[16] <= av_ld_data_aligned_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[17] <= av_ld_data_aligned_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[18] <= av_ld_data_aligned_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[19] <= av_ld_data_aligned_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[20] <= av_ld_data_aligned_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[21] <= av_ld_data_aligned_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[22] <= av_ld_data_aligned_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[23] <= av_ld_data_aligned_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[24] <= av_ld_data_aligned_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[25] <= av_ld_data_aligned_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[26] <= av_ld_data_aligned_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[27] <= av_ld_data_aligned_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[28] <= av_ld_data_aligned_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[29] <= av_ld_data_aligned_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[30] <= av_ld_data_aligned_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[31] <= av_ld_data_aligned_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|nios|nios_cpu:cpu|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
data[13] => ram_data[13].IN1
data[14] => ram_data[14].IN1
data[15] => ram_data[15].IN1
data[16] => ram_data[16].IN1
data[17] => ram_data[17].IN1
data[18] => ram_data[18].IN1
data[19] => ram_data[19].IN1
data[20] => ram_data[20].IN1
data[21] => ram_data[21].IN1
data[22] => ram_data[22].IN1
data[23] => ram_data[23].IN1
data[24] => ram_data[24].IN1
data[25] => ram_data[25].IN1
data[26] => ram_data[26].IN1
data[27] => ram_data[27].IN1
data[28] => ram_data[28].IN1
data[29] => ram_data[29].IN1
data[30] => ram_data[30].IN1
data[31] => ram_data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|nios|nios_cpu:cpu|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_hqf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hqf1:auto_generated.data_a[0]
data_a[1] => altsyncram_hqf1:auto_generated.data_a[1]
data_a[2] => altsyncram_hqf1:auto_generated.data_a[2]
data_a[3] => altsyncram_hqf1:auto_generated.data_a[3]
data_a[4] => altsyncram_hqf1:auto_generated.data_a[4]
data_a[5] => altsyncram_hqf1:auto_generated.data_a[5]
data_a[6] => altsyncram_hqf1:auto_generated.data_a[6]
data_a[7] => altsyncram_hqf1:auto_generated.data_a[7]
data_a[8] => altsyncram_hqf1:auto_generated.data_a[8]
data_a[9] => altsyncram_hqf1:auto_generated.data_a[9]
data_a[10] => altsyncram_hqf1:auto_generated.data_a[10]
data_a[11] => altsyncram_hqf1:auto_generated.data_a[11]
data_a[12] => altsyncram_hqf1:auto_generated.data_a[12]
data_a[13] => altsyncram_hqf1:auto_generated.data_a[13]
data_a[14] => altsyncram_hqf1:auto_generated.data_a[14]
data_a[15] => altsyncram_hqf1:auto_generated.data_a[15]
data_a[16] => altsyncram_hqf1:auto_generated.data_a[16]
data_a[17] => altsyncram_hqf1:auto_generated.data_a[17]
data_a[18] => altsyncram_hqf1:auto_generated.data_a[18]
data_a[19] => altsyncram_hqf1:auto_generated.data_a[19]
data_a[20] => altsyncram_hqf1:auto_generated.data_a[20]
data_a[21] => altsyncram_hqf1:auto_generated.data_a[21]
data_a[22] => altsyncram_hqf1:auto_generated.data_a[22]
data_a[23] => altsyncram_hqf1:auto_generated.data_a[23]
data_a[24] => altsyncram_hqf1:auto_generated.data_a[24]
data_a[25] => altsyncram_hqf1:auto_generated.data_a[25]
data_a[26] => altsyncram_hqf1:auto_generated.data_a[26]
data_a[27] => altsyncram_hqf1:auto_generated.data_a[27]
data_a[28] => altsyncram_hqf1:auto_generated.data_a[28]
data_a[29] => altsyncram_hqf1:auto_generated.data_a[29]
data_a[30] => altsyncram_hqf1:auto_generated.data_a[30]
data_a[31] => altsyncram_hqf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_hqf1:auto_generated.address_a[0]
address_a[1] => altsyncram_hqf1:auto_generated.address_a[1]
address_a[2] => altsyncram_hqf1:auto_generated.address_a[2]
address_a[3] => altsyncram_hqf1:auto_generated.address_a[3]
address_a[4] => altsyncram_hqf1:auto_generated.address_a[4]
address_b[0] => altsyncram_hqf1:auto_generated.address_b[0]
address_b[1] => altsyncram_hqf1:auto_generated.address_b[1]
address_b[2] => altsyncram_hqf1:auto_generated.address_b[2]
address_b[3] => altsyncram_hqf1:auto_generated.address_b[3]
address_b[4] => altsyncram_hqf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hqf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_hqf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_hqf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_hqf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_hqf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_hqf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_hqf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_hqf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_hqf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_hqf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_hqf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_hqf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_hqf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_hqf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_hqf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_hqf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_hqf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_hqf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_hqf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_hqf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_hqf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_hqf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_hqf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_hqf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_hqf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_hqf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_hqf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_hqf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_hqf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_hqf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_hqf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_hqf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_hqf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_cpu:cpu|nios_cpu_register_bank_a_module:nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_hqf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|nios|nios_cpu:cpu|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b
clock => clock.IN1
data[0] => ram_data[0].IN1
data[1] => ram_data[1].IN1
data[2] => ram_data[2].IN1
data[3] => ram_data[3].IN1
data[4] => ram_data[4].IN1
data[5] => ram_data[5].IN1
data[6] => ram_data[6].IN1
data[7] => ram_data[7].IN1
data[8] => ram_data[8].IN1
data[9] => ram_data[9].IN1
data[10] => ram_data[10].IN1
data[11] => ram_data[11].IN1
data[12] => ram_data[12].IN1
data[13] => ram_data[13].IN1
data[14] => ram_data[14].IN1
data[15] => ram_data[15].IN1
data[16] => ram_data[16].IN1
data[17] => ram_data[17].IN1
data[18] => ram_data[18].IN1
data[19] => ram_data[19].IN1
data[20] => ram_data[20].IN1
data[21] => ram_data[21].IN1
data[22] => ram_data[22].IN1
data[23] => ram_data[23].IN1
data[24] => ram_data[24].IN1
data[25] => ram_data[25].IN1
data[26] => ram_data[26].IN1
data[27] => ram_data[27].IN1
data[28] => ram_data[28].IN1
data[29] => ram_data[29].IN1
data[30] => ram_data[30].IN1
data[31] => ram_data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|nios|nios_cpu:cpu|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_iqf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iqf1:auto_generated.data_a[0]
data_a[1] => altsyncram_iqf1:auto_generated.data_a[1]
data_a[2] => altsyncram_iqf1:auto_generated.data_a[2]
data_a[3] => altsyncram_iqf1:auto_generated.data_a[3]
data_a[4] => altsyncram_iqf1:auto_generated.data_a[4]
data_a[5] => altsyncram_iqf1:auto_generated.data_a[5]
data_a[6] => altsyncram_iqf1:auto_generated.data_a[6]
data_a[7] => altsyncram_iqf1:auto_generated.data_a[7]
data_a[8] => altsyncram_iqf1:auto_generated.data_a[8]
data_a[9] => altsyncram_iqf1:auto_generated.data_a[9]
data_a[10] => altsyncram_iqf1:auto_generated.data_a[10]
data_a[11] => altsyncram_iqf1:auto_generated.data_a[11]
data_a[12] => altsyncram_iqf1:auto_generated.data_a[12]
data_a[13] => altsyncram_iqf1:auto_generated.data_a[13]
data_a[14] => altsyncram_iqf1:auto_generated.data_a[14]
data_a[15] => altsyncram_iqf1:auto_generated.data_a[15]
data_a[16] => altsyncram_iqf1:auto_generated.data_a[16]
data_a[17] => altsyncram_iqf1:auto_generated.data_a[17]
data_a[18] => altsyncram_iqf1:auto_generated.data_a[18]
data_a[19] => altsyncram_iqf1:auto_generated.data_a[19]
data_a[20] => altsyncram_iqf1:auto_generated.data_a[20]
data_a[21] => altsyncram_iqf1:auto_generated.data_a[21]
data_a[22] => altsyncram_iqf1:auto_generated.data_a[22]
data_a[23] => altsyncram_iqf1:auto_generated.data_a[23]
data_a[24] => altsyncram_iqf1:auto_generated.data_a[24]
data_a[25] => altsyncram_iqf1:auto_generated.data_a[25]
data_a[26] => altsyncram_iqf1:auto_generated.data_a[26]
data_a[27] => altsyncram_iqf1:auto_generated.data_a[27]
data_a[28] => altsyncram_iqf1:auto_generated.data_a[28]
data_a[29] => altsyncram_iqf1:auto_generated.data_a[29]
data_a[30] => altsyncram_iqf1:auto_generated.data_a[30]
data_a[31] => altsyncram_iqf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_iqf1:auto_generated.address_a[0]
address_a[1] => altsyncram_iqf1:auto_generated.address_a[1]
address_a[2] => altsyncram_iqf1:auto_generated.address_a[2]
address_a[3] => altsyncram_iqf1:auto_generated.address_a[3]
address_a[4] => altsyncram_iqf1:auto_generated.address_a[4]
address_b[0] => altsyncram_iqf1:auto_generated.address_b[0]
address_b[1] => altsyncram_iqf1:auto_generated.address_b[1]
address_b[2] => altsyncram_iqf1:auto_generated.address_b[2]
address_b[3] => altsyncram_iqf1:auto_generated.address_b[3]
address_b[4] => altsyncram_iqf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iqf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_iqf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_iqf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_iqf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_iqf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_iqf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_iqf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_iqf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_iqf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_iqf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_iqf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_iqf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_iqf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_iqf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_iqf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_iqf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_iqf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_iqf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_iqf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_iqf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_iqf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_iqf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_iqf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_iqf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_iqf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_iqf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_iqf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_iqf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_iqf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_iqf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_iqf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_iqf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_iqf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_cpu:cpu|nios_cpu_register_bank_b_module:nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_iqf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci
D_valid => D_valid.IN1
E_st_data[0] => E_st_data[0].IN1
E_st_data[1] => E_st_data[1].IN1
E_st_data[2] => E_st_data[2].IN1
E_st_data[3] => E_st_data[3].IN1
E_st_data[4] => E_st_data[4].IN1
E_st_data[5] => E_st_data[5].IN1
E_st_data[6] => E_st_data[6].IN1
E_st_data[7] => E_st_data[7].IN1
E_st_data[8] => E_st_data[8].IN1
E_st_data[9] => E_st_data[9].IN1
E_st_data[10] => E_st_data[10].IN1
E_st_data[11] => E_st_data[11].IN1
E_st_data[12] => E_st_data[12].IN1
E_st_data[13] => E_st_data[13].IN1
E_st_data[14] => E_st_data[14].IN1
E_st_data[15] => E_st_data[15].IN1
E_st_data[16] => E_st_data[16].IN1
E_st_data[17] => E_st_data[17].IN1
E_st_data[18] => E_st_data[18].IN1
E_st_data[19] => E_st_data[19].IN1
E_st_data[20] => E_st_data[20].IN1
E_st_data[21] => E_st_data[21].IN1
E_st_data[22] => E_st_data[22].IN1
E_st_data[23] => E_st_data[23].IN1
E_st_data[24] => E_st_data[24].IN1
E_st_data[25] => E_st_data[25].IN1
E_st_data[26] => E_st_data[26].IN1
E_st_data[27] => E_st_data[27].IN1
E_st_data[28] => E_st_data[28].IN1
E_st_data[29] => E_st_data[29].IN1
E_st_data[30] => E_st_data[30].IN1
E_st_data[31] => E_st_data[31].IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
F_pc[24] => F_pc[24].IN1
address_nxt[0] => address[0].DATAIN
address_nxt[1] => address[1].DATAIN
address_nxt[2] => address[2].DATAIN
address_nxt[3] => address[3].DATAIN
address_nxt[4] => address[4].DATAIN
address_nxt[5] => address[5].DATAIN
address_nxt[6] => address[6].DATAIN
address_nxt[7] => address[7].DATAIN
address_nxt[8] => address[8].DATAIN
av_ld_data_aligned_filtered[0] => av_ld_data_aligned_filtered[0].IN1
av_ld_data_aligned_filtered[1] => av_ld_data_aligned_filtered[1].IN1
av_ld_data_aligned_filtered[2] => av_ld_data_aligned_filtered[2].IN1
av_ld_data_aligned_filtered[3] => av_ld_data_aligned_filtered[3].IN1
av_ld_data_aligned_filtered[4] => av_ld_data_aligned_filtered[4].IN1
av_ld_data_aligned_filtered[5] => av_ld_data_aligned_filtered[5].IN1
av_ld_data_aligned_filtered[6] => av_ld_data_aligned_filtered[6].IN1
av_ld_data_aligned_filtered[7] => av_ld_data_aligned_filtered[7].IN1
av_ld_data_aligned_filtered[8] => av_ld_data_aligned_filtered[8].IN1
av_ld_data_aligned_filtered[9] => av_ld_data_aligned_filtered[9].IN1
av_ld_data_aligned_filtered[10] => av_ld_data_aligned_filtered[10].IN1
av_ld_data_aligned_filtered[11] => av_ld_data_aligned_filtered[11].IN1
av_ld_data_aligned_filtered[12] => av_ld_data_aligned_filtered[12].IN1
av_ld_data_aligned_filtered[13] => av_ld_data_aligned_filtered[13].IN1
av_ld_data_aligned_filtered[14] => av_ld_data_aligned_filtered[14].IN1
av_ld_data_aligned_filtered[15] => av_ld_data_aligned_filtered[15].IN1
av_ld_data_aligned_filtered[16] => av_ld_data_aligned_filtered[16].IN1
av_ld_data_aligned_filtered[17] => av_ld_data_aligned_filtered[17].IN1
av_ld_data_aligned_filtered[18] => av_ld_data_aligned_filtered[18].IN1
av_ld_data_aligned_filtered[19] => av_ld_data_aligned_filtered[19].IN1
av_ld_data_aligned_filtered[20] => av_ld_data_aligned_filtered[20].IN1
av_ld_data_aligned_filtered[21] => av_ld_data_aligned_filtered[21].IN1
av_ld_data_aligned_filtered[22] => av_ld_data_aligned_filtered[22].IN1
av_ld_data_aligned_filtered[23] => av_ld_data_aligned_filtered[23].IN1
av_ld_data_aligned_filtered[24] => av_ld_data_aligned_filtered[24].IN1
av_ld_data_aligned_filtered[25] => av_ld_data_aligned_filtered[25].IN1
av_ld_data_aligned_filtered[26] => av_ld_data_aligned_filtered[26].IN1
av_ld_data_aligned_filtered[27] => av_ld_data_aligned_filtered[27].IN1
av_ld_data_aligned_filtered[28] => av_ld_data_aligned_filtered[28].IN1
av_ld_data_aligned_filtered[29] => av_ld_data_aligned_filtered[29].IN1
av_ld_data_aligned_filtered[30] => av_ld_data_aligned_filtered[30].IN1
av_ld_data_aligned_filtered[31] => av_ld_data_aligned_filtered[31].IN1
byteenable_nxt[0] => byteenable[0].DATAIN
byteenable_nxt[1] => byteenable[1].DATAIN
byteenable_nxt[2] => byteenable[2].DATAIN
byteenable_nxt[3] => byteenable[3].DATAIN
clk => clk.IN12
d_address[0] => d_address[0].IN1
d_address[1] => d_address[1].IN1
d_address[2] => d_address[2].IN1
d_address[3] => d_address[3].IN1
d_address[4] => d_address[4].IN1
d_address[5] => d_address[5].IN1
d_address[6] => d_address[6].IN1
d_address[7] => d_address[7].IN1
d_address[8] => d_address[8].IN1
d_address[9] => d_address[9].IN1
d_address[10] => d_address[10].IN1
d_address[11] => d_address[11].IN1
d_address[12] => d_address[12].IN1
d_address[13] => d_address[13].IN1
d_address[14] => d_address[14].IN1
d_address[15] => d_address[15].IN1
d_address[16] => d_address[16].IN1
d_address[17] => d_address[17].IN1
d_address[18] => d_address[18].IN1
d_address[19] => d_address[19].IN1
d_address[20] => d_address[20].IN1
d_address[21] => d_address[21].IN1
d_address[22] => d_address[22].IN1
d_address[23] => d_address[23].IN1
d_address[24] => d_address[24].IN1
d_address[25] => d_address[25].IN1
d_address[26] => d_address[26].IN1
d_read => d_read.IN1
d_waitrequest => d_waitrequest.IN1
d_write => d_write.IN1
debugaccess_nxt => debugaccess.DATAIN
hbreak_enabled => hbreak_enabled.IN1
read_nxt => read.DATAA
reset => reset.IN1
reset_n => reset_n.IN7
reset_req => reset_req.IN1
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write_nxt => write.DATAA
writedata_nxt[0] => writedata[0].DATAIN
writedata_nxt[1] => writedata[1].DATAIN
writedata_nxt[2] => writedata[2].DATAIN
writedata_nxt[3] => writedata[3].DATAIN
writedata_nxt[4] => writedata[4].DATAIN
writedata_nxt[5] => writedata[5].DATAIN
writedata_nxt[6] => writedata[6].DATAIN
writedata_nxt[7] => writedata[7].DATAIN
writedata_nxt[8] => writedata[8].DATAIN
writedata_nxt[9] => writedata[9].DATAIN
writedata_nxt[10] => writedata[10].DATAIN
writedata_nxt[11] => writedata[11].DATAIN
writedata_nxt[12] => writedata[12].DATAIN
writedata_nxt[13] => writedata[13].DATAIN
writedata_nxt[14] => writedata[14].DATAIN
writedata_nxt[15] => writedata[15].DATAIN
writedata_nxt[16] => writedata[16].DATAIN
writedata_nxt[17] => writedata[17].DATAIN
writedata_nxt[18] => writedata[18].DATAIN
writedata_nxt[19] => writedata[19].DATAIN
writedata_nxt[20] => writedata[20].DATAIN
writedata_nxt[21] => writedata[21].DATAIN
writedata_nxt[22] => writedata[22].DATAIN
writedata_nxt[23] => writedata[23].DATAIN
writedata_nxt[24] => writedata[24].DATAIN
writedata_nxt[25] => writedata[25].DATAIN
writedata_nxt[26] => writedata[26].DATAIN
writedata_nxt[27] => writedata[27].DATAIN
writedata_nxt[28] => writedata[28].DATAIN
writedata_nxt[29] => writedata[29].DATAIN
writedata_nxt[30] => writedata[30].DATAIN
writedata_nxt[31] => writedata[31].DATAIN
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug.resetrequest
waitrequest <= nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem.waitrequest


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug
clk => clk.IN1
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => break_on_reset.OUTPUTSELECT
jdo[19] => break_on_reset.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => unxcomplemented_resetxx0.IN1
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => reset.IN1
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => break_on_reset.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem
address[0] => ociram_addr.DATAA
address[1] => ociram_addr.DATAA
address[2] => ociram_addr.DATAA
address[3] => ociram_addr.DATAA
address[4] => ociram_addr.DATAA
address[5] => ociram_addr.DATAA
address[6] => ociram_addr.DATAA
address[7] => ociram_addr.DATAA
address[8] => waitrequest.IN1
address[8] => avalon_ram_wr.IN0
byteenable[0] => ociram_byteenable.DATAA
byteenable[1] => ociram_byteenable.DATAA
byteenable[2] => ociram_byteenable.DATAA
byteenable[3] => ociram_byteenable.DATAA
clk => clk.IN1
debugaccess => avalon_ram_wr.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[17] => jtag_ram_rd.DATAB
jdo[17] => jtag_ram_access.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => avalon_ociram_readdata_ready.ACLR
jrst_n => waitrequest~reg0.PRESET
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => jtag_ram_access.ACLR
jrst_n => jtag_ram_rd_d1.ACLR
jrst_n => jtag_ram_rd.ACLR
jrst_n => jtag_ram_wr.ACLR
jrst_n => jtag_rd_d1.ACLR
jrst_n => jtag_rd.ACLR
read => avalon_ociram_readdata_ready.OUTPUTSELECT
read => waitrequest.OUTPUTSELECT
reset_req => reset_req.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => jtag_rd.OUTPUTSELECT
take_action_ocimem_a => jtag_ram_rd.OUTPUTSELECT
take_action_ocimem_a => jtag_ram_access.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => jtag_ram_wr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => jtag_ram_wr.OUTPUTSELECT
take_action_ocimem_b => jtag_rd.OUTPUTSELECT
take_action_ocimem_b => jtag_ram_rd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => jtag_rd.OUTPUTSELECT
take_no_action_ocimem_a => jtag_ram_rd.OUTPUTSELECT
take_no_action_ocimem_a => jtag_ram_access.OUTPUTSELECT
take_no_action_ocimem_a => jtag_ram_wr.ENA
take_no_action_ocimem_a => MonDReg[31]~reg0.ENA
take_no_action_ocimem_a => MonDReg[30]~reg0.ENA
take_no_action_ocimem_a => MonDReg[29]~reg0.ENA
take_no_action_ocimem_a => MonDReg[28]~reg0.ENA
take_no_action_ocimem_a => MonDReg[27]~reg0.ENA
take_no_action_ocimem_a => MonDReg[26]~reg0.ENA
take_no_action_ocimem_a => MonDReg[25]~reg0.ENA
take_no_action_ocimem_a => MonDReg[24]~reg0.ENA
take_no_action_ocimem_a => MonDReg[23]~reg0.ENA
take_no_action_ocimem_a => MonDReg[22]~reg0.ENA
take_no_action_ocimem_a => MonDReg[21]~reg0.ENA
take_no_action_ocimem_a => MonDReg[20]~reg0.ENA
take_no_action_ocimem_a => MonDReg[19]~reg0.ENA
take_no_action_ocimem_a => MonDReg[18]~reg0.ENA
take_no_action_ocimem_a => MonDReg[17]~reg0.ENA
take_no_action_ocimem_a => MonDReg[16]~reg0.ENA
take_no_action_ocimem_a => MonDReg[15]~reg0.ENA
take_no_action_ocimem_a => MonDReg[14]~reg0.ENA
take_no_action_ocimem_a => MonDReg[13]~reg0.ENA
take_no_action_ocimem_a => MonDReg[12]~reg0.ENA
take_no_action_ocimem_a => MonDReg[11]~reg0.ENA
take_no_action_ocimem_a => MonDReg[10]~reg0.ENA
take_no_action_ocimem_a => MonDReg[9]~reg0.ENA
take_no_action_ocimem_a => MonDReg[8]~reg0.ENA
take_no_action_ocimem_a => MonDReg[7]~reg0.ENA
take_no_action_ocimem_a => MonDReg[6]~reg0.ENA
take_no_action_ocimem_a => MonDReg[5]~reg0.ENA
take_no_action_ocimem_a => MonDReg[4]~reg0.ENA
take_no_action_ocimem_a => MonDReg[3]~reg0.ENA
take_no_action_ocimem_a => MonDReg[2]~reg0.ENA
take_no_action_ocimem_a => MonDReg[1]~reg0.ENA
take_no_action_ocimem_a => MonDReg[0]~reg0.ENA
write => waitrequest.OUTPUTSELECT
write => avalon_ociram_readdata_ready.OUTPUTSELECT
write => avalon_ram_wr.IN1
writedata[0] => ociram_wr_data.DATAA
writedata[1] => ociram_wr_data.DATAA
writedata[2] => ociram_wr_data.DATAA
writedata[3] => ociram_wr_data.DATAA
writedata[4] => ociram_wr_data.DATAA
writedata[5] => ociram_wr_data.DATAA
writedata[6] => ociram_wr_data.DATAA
writedata[7] => ociram_wr_data.DATAA
writedata[8] => ociram_wr_data.DATAA
writedata[9] => ociram_wr_data.DATAA
writedata[10] => ociram_wr_data.DATAA
writedata[11] => ociram_wr_data.DATAA
writedata[12] => ociram_wr_data.DATAA
writedata[13] => ociram_wr_data.DATAA
writedata[14] => ociram_wr_data.DATAA
writedata[15] => ociram_wr_data.DATAA
writedata[16] => ociram_wr_data.DATAA
writedata[17] => ociram_wr_data.DATAA
writedata[18] => ociram_wr_data.DATAA
writedata[19] => ociram_wr_data.DATAA
writedata[20] => ociram_wr_data.DATAA
writedata[21] => ociram_wr_data.DATAA
writedata[22] => ociram_wr_data.DATAA
writedata[23] => ociram_wr_data.DATAA
writedata[24] => ociram_wr_data.DATAA
writedata[25] => ociram_wr_data.DATAA
writedata[26] => ociram_wr_data.DATAA
writedata[27] => ociram_wr_data.DATAA
writedata[28] => ociram_wr_data.DATAA
writedata[29] => ociram_wr_data.DATAA
writedata[30] => ociram_wr_data.DATAA
writedata[31] => ociram_wr_data.DATAA
MonDReg[0] <= MonDReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ociram_readdata[0] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[1] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[2] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[3] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[4] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[5] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[6] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[7] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[8] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[9] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[10] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[11] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[12] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[13] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[14] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[15] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[16] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[17] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[18] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[19] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[20] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[21] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[22] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[23] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[24] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[25] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[26] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[27] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[28] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[29] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[30] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
ociram_readdata[31] <= nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram.q
waitrequest <= waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
reset_req => clocken.IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_a
q[1] <= altsyncram:the_altsyncram.q_a
q[2] <= altsyncram:the_altsyncram.q_a
q[3] <= altsyncram:the_altsyncram.q_a
q[4] <= altsyncram:the_altsyncram.q_a
q[5] <= altsyncram:the_altsyncram.q_a
q[6] <= altsyncram:the_altsyncram.q_a
q[7] <= altsyncram:the_altsyncram.q_a
q[8] <= altsyncram:the_altsyncram.q_a
q[9] <= altsyncram:the_altsyncram.q_a
q[10] <= altsyncram:the_altsyncram.q_a
q[11] <= altsyncram:the_altsyncram.q_a
q[12] <= altsyncram:the_altsyncram.q_a
q[13] <= altsyncram:the_altsyncram.q_a
q[14] <= altsyncram:the_altsyncram.q_a
q[15] <= altsyncram:the_altsyncram.q_a
q[16] <= altsyncram:the_altsyncram.q_a
q[17] <= altsyncram:the_altsyncram.q_a
q[18] <= altsyncram:the_altsyncram.q_a
q[19] <= altsyncram:the_altsyncram.q_a
q[20] <= altsyncram:the_altsyncram.q_a
q[21] <= altsyncram:the_altsyncram.q_a
q[22] <= altsyncram:the_altsyncram.q_a
q[23] <= altsyncram:the_altsyncram.q_a
q[24] <= altsyncram:the_altsyncram.q_a
q[25] <= altsyncram:the_altsyncram.q_a
q[26] <= altsyncram:the_altsyncram.q_a
q[27] <= altsyncram:the_altsyncram.q_a
q[28] <= altsyncram:the_altsyncram.q_a
q[29] <= altsyncram:the_altsyncram.q_a
q[30] <= altsyncram:the_altsyncram.q_a
q[31] <= altsyncram:the_altsyncram.q_a


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram
wren_a => altsyncram_4181:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4181:auto_generated.data_a[0]
data_a[1] => altsyncram_4181:auto_generated.data_a[1]
data_a[2] => altsyncram_4181:auto_generated.data_a[2]
data_a[3] => altsyncram_4181:auto_generated.data_a[3]
data_a[4] => altsyncram_4181:auto_generated.data_a[4]
data_a[5] => altsyncram_4181:auto_generated.data_a[5]
data_a[6] => altsyncram_4181:auto_generated.data_a[6]
data_a[7] => altsyncram_4181:auto_generated.data_a[7]
data_a[8] => altsyncram_4181:auto_generated.data_a[8]
data_a[9] => altsyncram_4181:auto_generated.data_a[9]
data_a[10] => altsyncram_4181:auto_generated.data_a[10]
data_a[11] => altsyncram_4181:auto_generated.data_a[11]
data_a[12] => altsyncram_4181:auto_generated.data_a[12]
data_a[13] => altsyncram_4181:auto_generated.data_a[13]
data_a[14] => altsyncram_4181:auto_generated.data_a[14]
data_a[15] => altsyncram_4181:auto_generated.data_a[15]
data_a[16] => altsyncram_4181:auto_generated.data_a[16]
data_a[17] => altsyncram_4181:auto_generated.data_a[17]
data_a[18] => altsyncram_4181:auto_generated.data_a[18]
data_a[19] => altsyncram_4181:auto_generated.data_a[19]
data_a[20] => altsyncram_4181:auto_generated.data_a[20]
data_a[21] => altsyncram_4181:auto_generated.data_a[21]
data_a[22] => altsyncram_4181:auto_generated.data_a[22]
data_a[23] => altsyncram_4181:auto_generated.data_a[23]
data_a[24] => altsyncram_4181:auto_generated.data_a[24]
data_a[25] => altsyncram_4181:auto_generated.data_a[25]
data_a[26] => altsyncram_4181:auto_generated.data_a[26]
data_a[27] => altsyncram_4181:auto_generated.data_a[27]
data_a[28] => altsyncram_4181:auto_generated.data_a[28]
data_a[29] => altsyncram_4181:auto_generated.data_a[29]
data_a[30] => altsyncram_4181:auto_generated.data_a[30]
data_a[31] => altsyncram_4181:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4181:auto_generated.address_a[0]
address_a[1] => altsyncram_4181:auto_generated.address_a[1]
address_a[2] => altsyncram_4181:auto_generated.address_a[2]
address_a[3] => altsyncram_4181:auto_generated.address_a[3]
address_a[4] => altsyncram_4181:auto_generated.address_a[4]
address_a[5] => altsyncram_4181:auto_generated.address_a[5]
address_a[6] => altsyncram_4181:auto_generated.address_a[6]
address_a[7] => altsyncram_4181:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4181:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_4181:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_4181:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_4181:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_4181:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_4181:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4181:auto_generated.q_a[0]
q_a[1] <= altsyncram_4181:auto_generated.q_a[1]
q_a[2] <= altsyncram_4181:auto_generated.q_a[2]
q_a[3] <= altsyncram_4181:auto_generated.q_a[3]
q_a[4] <= altsyncram_4181:auto_generated.q_a[4]
q_a[5] <= altsyncram_4181:auto_generated.q_a[5]
q_a[6] <= altsyncram_4181:auto_generated.q_a[6]
q_a[7] <= altsyncram_4181:auto_generated.q_a[7]
q_a[8] <= altsyncram_4181:auto_generated.q_a[8]
q_a[9] <= altsyncram_4181:auto_generated.q_a[9]
q_a[10] <= altsyncram_4181:auto_generated.q_a[10]
q_a[11] <= altsyncram_4181:auto_generated.q_a[11]
q_a[12] <= altsyncram_4181:auto_generated.q_a[12]
q_a[13] <= altsyncram_4181:auto_generated.q_a[13]
q_a[14] <= altsyncram_4181:auto_generated.q_a[14]
q_a[15] <= altsyncram_4181:auto_generated.q_a[15]
q_a[16] <= altsyncram_4181:auto_generated.q_a[16]
q_a[17] <= altsyncram_4181:auto_generated.q_a[17]
q_a[18] <= altsyncram_4181:auto_generated.q_a[18]
q_a[19] <= altsyncram_4181:auto_generated.q_a[19]
q_a[20] <= altsyncram_4181:auto_generated.q_a[20]
q_a[21] <= altsyncram_4181:auto_generated.q_a[21]
q_a[22] <= altsyncram_4181:auto_generated.q_a[22]
q_a[23] <= altsyncram_4181:auto_generated.q_a[23]
q_a[24] <= altsyncram_4181:auto_generated.q_a[24]
q_a[25] <= altsyncram_4181:auto_generated.q_a[25]
q_a[26] <= altsyncram_4181:auto_generated.q_a[26]
q_a[27] <= altsyncram_4181:auto_generated.q_a[27]
q_a[28] <= altsyncram_4181:auto_generated.q_a[28]
q_a[29] <= altsyncram_4181:auto_generated.q_a[29]
q_a[30] <= altsyncram_4181:auto_generated.q_a[30]
q_a[31] <= altsyncram_4181:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_ocimem:the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram_module:nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4181:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_avalon_reg:the_nios_cpu_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN0
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.ACLR
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.ACLR
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_break:the_nios_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_oci_xbrk
D_valid => ~NO_FANOUT~
E_valid => xbrk_break~reg0.ENA
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= <GND>
xbrk_goto1 <= <GND>
xbrk_traceoff <= <GND>
xbrk_traceon <= <GND>
xbrk_trigout <= <GND>


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_oci_dbrk
E_st_data[0] => cpu_d_writedata[0].DATAIN
E_st_data[1] => cpu_d_writedata[1].DATAIN
E_st_data[2] => cpu_d_writedata[2].DATAIN
E_st_data[3] => cpu_d_writedata[3].DATAIN
E_st_data[4] => cpu_d_writedata[4].DATAIN
E_st_data[5] => cpu_d_writedata[5].DATAIN
E_st_data[6] => cpu_d_writedata[6].DATAIN
E_st_data[7] => cpu_d_writedata[7].DATAIN
E_st_data[8] => cpu_d_writedata[8].DATAIN
E_st_data[9] => cpu_d_writedata[9].DATAIN
E_st_data[10] => cpu_d_writedata[10].DATAIN
E_st_data[11] => cpu_d_writedata[11].DATAIN
E_st_data[12] => cpu_d_writedata[12].DATAIN
E_st_data[13] => cpu_d_writedata[13].DATAIN
E_st_data[14] => cpu_d_writedata[14].DATAIN
E_st_data[15] => cpu_d_writedata[15].DATAIN
E_st_data[16] => cpu_d_writedata[16].DATAIN
E_st_data[17] => cpu_d_writedata[17].DATAIN
E_st_data[18] => cpu_d_writedata[18].DATAIN
E_st_data[19] => cpu_d_writedata[19].DATAIN
E_st_data[20] => cpu_d_writedata[20].DATAIN
E_st_data[21] => cpu_d_writedata[21].DATAIN
E_st_data[22] => cpu_d_writedata[22].DATAIN
E_st_data[23] => cpu_d_writedata[23].DATAIN
E_st_data[24] => cpu_d_writedata[24].DATAIN
E_st_data[25] => cpu_d_writedata[25].DATAIN
E_st_data[26] => cpu_d_writedata[26].DATAIN
E_st_data[27] => cpu_d_writedata[27].DATAIN
E_st_data[28] => cpu_d_writedata[28].DATAIN
E_st_data[29] => cpu_d_writedata[29].DATAIN
E_st_data[30] => cpu_d_writedata[30].DATAIN
E_st_data[31] => cpu_d_writedata[31].DATAIN
av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
d_address[0] => cpu_d_address[0].DATAIN
d_address[1] => cpu_d_address[1].DATAIN
d_address[2] => cpu_d_address[2].DATAIN
d_address[3] => cpu_d_address[3].DATAIN
d_address[4] => cpu_d_address[4].DATAIN
d_address[5] => cpu_d_address[5].DATAIN
d_address[6] => cpu_d_address[6].DATAIN
d_address[7] => cpu_d_address[7].DATAIN
d_address[8] => cpu_d_address[8].DATAIN
d_address[9] => cpu_d_address[9].DATAIN
d_address[10] => cpu_d_address[10].DATAIN
d_address[11] => cpu_d_address[11].DATAIN
d_address[12] => cpu_d_address[12].DATAIN
d_address[13] => cpu_d_address[13].DATAIN
d_address[14] => cpu_d_address[14].DATAIN
d_address[15] => cpu_d_address[15].DATAIN
d_address[16] => cpu_d_address[16].DATAIN
d_address[17] => cpu_d_address[17].DATAIN
d_address[18] => cpu_d_address[18].DATAIN
d_address[19] => cpu_d_address[19].DATAIN
d_address[20] => cpu_d_address[20].DATAIN
d_address[21] => cpu_d_address[21].DATAIN
d_address[22] => cpu_d_address[22].DATAIN
d_address[23] => cpu_d_address[23].DATAIN
d_address[24] => cpu_d_address[24].DATAIN
d_address[25] => cpu_d_address[25].DATAIN
d_address[26] => cpu_d_address[26].DATAIN
d_read => cpu_d_read.DATAIN
d_waitrequest => cpu_d_wait.DATAIN
d_write => cpu_d_write.DATAIN
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[25] <= d_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[26] <= d_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= av_ld_data_aligned_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= av_ld_data_aligned_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= av_ld_data_aligned_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= av_ld_data_aligned_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= av_ld_data_aligned_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= av_ld_data_aligned_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= av_ld_data_aligned_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= av_ld_data_aligned_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= av_ld_data_aligned_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= av_ld_data_aligned_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= av_ld_data_aligned_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= av_ld_data_aligned_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= av_ld_data_aligned_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= av_ld_data_aligned_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= av_ld_data_aligned_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= av_ld_data_aligned_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= av_ld_data_aligned_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= av_ld_data_aligned_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= av_ld_data_aligned_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= av_ld_data_aligned_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= av_ld_data_aligned_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= av_ld_data_aligned_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= av_ld_data_aligned_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= av_ld_data_aligned_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= av_ld_data_aligned_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= av_ld_data_aligned_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= av_ld_data_aligned_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= av_ld_data_aligned_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= av_ld_data_aligned_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= av_ld_data_aligned_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= av_ld_data_aligned_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= av_ld_data_aligned_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= d_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= E_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= E_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= E_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= E_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= E_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= E_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= E_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= E_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= E_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= E_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= E_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= E_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= E_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= E_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= E_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= E_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= E_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= E_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= E_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= E_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= E_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= E_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= E_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= E_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= E_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= E_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= E_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= E_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= E_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= E_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= E_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= E_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_itrace:the_nios_cpu_nios2_oci_itrace
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_oci_dtrace|nios_cpu_nios2_oci_td_mode:nios_cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifo_cnt[0].CLK
clk => fifo_cnt[1].CLK
clk => fifo_cnt[2].CLK
clk => fifo_cnt[3].CLK
clk => fifo_cnt[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifo_cnt[0].ACLR
jrst_n => fifo_cnt[1].ACLR
jrst_n => fifo_cnt[2].ACLR
jrst_n => fifo_cnt[3].ACLR
jrst_n => fifo_cnt[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo|nios_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_oci_compute_input_tm_cnt
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_input_tm_cnt[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_input_tm_cnt[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo|nios_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_oci_fifo_wrptr_inc
ge2_free => always0.IN1
ge3_free => always0.IN1
input_tm_cnt[0] => LessThan0.IN4
input_tm_cnt[0] => LessThan1.IN4
input_tm_cnt[0] => Equal0.IN1
input_tm_cnt[1] => LessThan0.IN3
input_tm_cnt[1] => LessThan1.IN3
input_tm_cnt[1] => Equal0.IN0
fifo_wrptr_inc[0] <= fifo_wrptr_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_wrptr_inc[1] <= fifo_wrptr_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_wrptr_inc[2] <= <GND>
fifo_wrptr_inc[3] <= <GND>


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo|nios_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_oci_fifo_cnt_inc
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
empty => fifo_cnt_inc.OUTPUTSELECT
ge2_free => always0.IN1
ge3_free => always0.IN1
input_tm_cnt[0] => LessThan0.IN4
input_tm_cnt[0] => LessThan1.IN4
input_tm_cnt[0] => fifo_cnt_inc.DATAB
input_tm_cnt[0] => Equal0.IN1
input_tm_cnt[1] => LessThan0.IN3
input_tm_cnt[1] => LessThan1.IN3
input_tm_cnt[1] => fifo_cnt_inc.DATAB
input_tm_cnt[1] => Equal0.IN0
fifo_cnt_inc[0] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[1] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[2] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[3] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE
fifo_cnt_inc[4] <= fifo_cnt_inc.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_fifo:the_nios_cpu_nios2_oci_fifo|nios_cpu_oci_test_bench:the_nios_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_pib:the_nios_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_im:the_nios_cpu_nios2_oci_im
clk => trc_wrap~reg0.CLK
clk => trc_im_addr[0]~reg0.CLK
clk => trc_im_addr[1]~reg0.CLK
clk => trc_im_addr[2]~reg0.CLK
clk => trc_im_addr[3]~reg0.CLK
clk => trc_im_addr[4]~reg0.CLK
clk => trc_im_addr[5]~reg0.CLK
clk => trc_im_addr[6]~reg0.CLK
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => ~NO_FANOUT~
jdo[19] => ~NO_FANOUT~
jdo[20] => ~NO_FANOUT~
jdo[21] => ~NO_FANOUT~
jdo[22] => ~NO_FANOUT~
jdo[23] => ~NO_FANOUT~
jdo[24] => ~NO_FANOUT~
jdo[25] => ~NO_FANOUT~
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => ~NO_FANOUT~
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => ~NO_FANOUT~
take_action_tracemem_b => ~NO_FANOUT~
take_no_action_tracemem_a => ~NO_FANOUT~
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[1] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[2] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[3] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[4] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[5] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[6] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[7] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[8] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[9] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[10] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[11] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[12] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[13] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[14] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[15] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[16] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[17] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[18] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[19] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[20] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[21] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[22] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[23] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[24] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[25] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[26] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[27] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[28] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[29] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[30] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[31] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[32] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[33] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[34] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[35] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[36] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jdo[37] <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.jdo
jrst_n <= nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx2.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_tck:the_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_sysclk:the_nios_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|nios|nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_jtag_debug_module_wrapper:the_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_onchip_ram:onchip_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clocken0.IN0
reset => ~NO_FANOUT~
reset_req => clocken0.IN1
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a


|nios|nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram
wren_a => altsyncram_s691:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s691:auto_generated.data_a[0]
data_a[1] => altsyncram_s691:auto_generated.data_a[1]
data_a[2] => altsyncram_s691:auto_generated.data_a[2]
data_a[3] => altsyncram_s691:auto_generated.data_a[3]
data_a[4] => altsyncram_s691:auto_generated.data_a[4]
data_a[5] => altsyncram_s691:auto_generated.data_a[5]
data_a[6] => altsyncram_s691:auto_generated.data_a[6]
data_a[7] => altsyncram_s691:auto_generated.data_a[7]
data_a[8] => altsyncram_s691:auto_generated.data_a[8]
data_a[9] => altsyncram_s691:auto_generated.data_a[9]
data_a[10] => altsyncram_s691:auto_generated.data_a[10]
data_a[11] => altsyncram_s691:auto_generated.data_a[11]
data_a[12] => altsyncram_s691:auto_generated.data_a[12]
data_a[13] => altsyncram_s691:auto_generated.data_a[13]
data_a[14] => altsyncram_s691:auto_generated.data_a[14]
data_a[15] => altsyncram_s691:auto_generated.data_a[15]
data_a[16] => altsyncram_s691:auto_generated.data_a[16]
data_a[17] => altsyncram_s691:auto_generated.data_a[17]
data_a[18] => altsyncram_s691:auto_generated.data_a[18]
data_a[19] => altsyncram_s691:auto_generated.data_a[19]
data_a[20] => altsyncram_s691:auto_generated.data_a[20]
data_a[21] => altsyncram_s691:auto_generated.data_a[21]
data_a[22] => altsyncram_s691:auto_generated.data_a[22]
data_a[23] => altsyncram_s691:auto_generated.data_a[23]
data_a[24] => altsyncram_s691:auto_generated.data_a[24]
data_a[25] => altsyncram_s691:auto_generated.data_a[25]
data_a[26] => altsyncram_s691:auto_generated.data_a[26]
data_a[27] => altsyncram_s691:auto_generated.data_a[27]
data_a[28] => altsyncram_s691:auto_generated.data_a[28]
data_a[29] => altsyncram_s691:auto_generated.data_a[29]
data_a[30] => altsyncram_s691:auto_generated.data_a[30]
data_a[31] => altsyncram_s691:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s691:auto_generated.address_a[0]
address_a[1] => altsyncram_s691:auto_generated.address_a[1]
address_a[2] => altsyncram_s691:auto_generated.address_a[2]
address_a[3] => altsyncram_s691:auto_generated.address_a[3]
address_a[4] => altsyncram_s691:auto_generated.address_a[4]
address_a[5] => altsyncram_s691:auto_generated.address_a[5]
address_a[6] => altsyncram_s691:auto_generated.address_a[6]
address_a[7] => altsyncram_s691:auto_generated.address_a[7]
address_a[8] => altsyncram_s691:auto_generated.address_a[8]
address_a[9] => altsyncram_s691:auto_generated.address_a[9]
address_a[10] => altsyncram_s691:auto_generated.address_a[10]
address_a[11] => altsyncram_s691:auto_generated.address_a[11]
address_a[12] => altsyncram_s691:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s691:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_s691:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_s691:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_s691:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_s691:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_s691:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s691:auto_generated.q_a[0]
q_a[1] <= altsyncram_s691:auto_generated.q_a[1]
q_a[2] <= altsyncram_s691:auto_generated.q_a[2]
q_a[3] <= altsyncram_s691:auto_generated.q_a[3]
q_a[4] <= altsyncram_s691:auto_generated.q_a[4]
q_a[5] <= altsyncram_s691:auto_generated.q_a[5]
q_a[6] <= altsyncram_s691:auto_generated.q_a[6]
q_a[7] <= altsyncram_s691:auto_generated.q_a[7]
q_a[8] <= altsyncram_s691:auto_generated.q_a[8]
q_a[9] <= altsyncram_s691:auto_generated.q_a[9]
q_a[10] <= altsyncram_s691:auto_generated.q_a[10]
q_a[11] <= altsyncram_s691:auto_generated.q_a[11]
q_a[12] <= altsyncram_s691:auto_generated.q_a[12]
q_a[13] <= altsyncram_s691:auto_generated.q_a[13]
q_a[14] <= altsyncram_s691:auto_generated.q_a[14]
q_a[15] <= altsyncram_s691:auto_generated.q_a[15]
q_a[16] <= altsyncram_s691:auto_generated.q_a[16]
q_a[17] <= altsyncram_s691:auto_generated.q_a[17]
q_a[18] <= altsyncram_s691:auto_generated.q_a[18]
q_a[19] <= altsyncram_s691:auto_generated.q_a[19]
q_a[20] <= altsyncram_s691:auto_generated.q_a[20]
q_a[21] <= altsyncram_s691:auto_generated.q_a[21]
q_a[22] <= altsyncram_s691:auto_generated.q_a[22]
q_a[23] <= altsyncram_s691:auto_generated.q_a[23]
q_a[24] <= altsyncram_s691:auto_generated.q_a[24]
q_a[25] <= altsyncram_s691:auto_generated.q_a[25]
q_a[26] <= altsyncram_s691:auto_generated.q_a[26]
q_a[27] <= altsyncram_s691:auto_generated.q_a[27]
q_a[28] <= altsyncram_s691:auto_generated.q_a[28]
q_a[29] <= altsyncram_s691:auto_generated.q_a[29]
q_a[30] <= altsyncram_s691:auto_generated.q_a[30]
q_a[31] <= altsyncram_s691:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_s691:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|nios|nios_ddr_sdram:ddr_sdram
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_address[22] => local_address[22].IN1
local_write_req => local_write_req.IN1
local_read_req => local_read_req.IN1
local_burstbegin => local_burstbegin.IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_size => local_size.IN1
pll_ref_clk => pll_ref_clk.IN1
soft_reset_n => soft_reset_n.IN1
global_reset_n => global_reset_n.IN1
local_ready <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_ready
local_rdata[0] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[1] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[2] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[3] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[4] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[5] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[6] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[7] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[8] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[9] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[10] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[11] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[12] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[13] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[14] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[15] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[16] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[17] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[18] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[19] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[20] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[21] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[22] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[23] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[24] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[25] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[26] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[27] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[28] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[29] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[30] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata[31] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata
local_rdata_valid <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_rdata_valid
local_refresh_ack <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_refresh_ack
local_init_done <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.local_init_done
reset_phy_clk_n <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.reset_phy_clk_n
mem_cs_n[0] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_cs_n
mem_cke[0] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_cke
mem_addr[0] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[1] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[2] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[3] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[4] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[5] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[6] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[7] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[8] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[9] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[10] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[11] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_addr[12] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_addr
mem_ba[0] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_ba
mem_ba[1] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_ba
mem_ras_n <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_ras_n
mem_cas_n <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_cas_n
mem_we_n <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_we_n
mem_dm[0] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dm
mem_dm[1] <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dm
phy_clk <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.phy_clk
aux_full_rate_clk <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.aux_full_rate_clk
aux_half_rate_clk <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.aux_half_rate_clk
reset_request_n <= nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.reset_request_n
mem_clk[0] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_clk
mem_clk_n[0] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_clk_n
mem_dq[0] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[1] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[2] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[3] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[4] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[5] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[6] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[7] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[8] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[9] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[10] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[11] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[12] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[13] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[14] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dq[15] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dq
mem_dqs[0] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dqs
mem_dqs[1] <> nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst.mem_dqs


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst
dqs_delay_ctrl_import[0] => ~NO_FANOUT~
dqs_delay_ctrl_import[1] => ~NO_FANOUT~
dqs_delay_ctrl_import[2] => ~NO_FANOUT~
dqs_delay_ctrl_import[3] => ~NO_FANOUT~
dqs_delay_ctrl_import[4] => ~NO_FANOUT~
dqs_delay_ctrl_import[5] => ~NO_FANOUT~
dqs_offset_delay_ctrl[0] => ~NO_FANOUT~
dqs_offset_delay_ctrl[1] => ~NO_FANOUT~
dqs_offset_delay_ctrl[2] => ~NO_FANOUT~
dqs_offset_delay_ctrl[3] => ~NO_FANOUT~
dqs_offset_delay_ctrl[4] => ~NO_FANOUT~
dqs_offset_delay_ctrl[5] => ~NO_FANOUT~
global_reset_n => global_reset_n.IN1
hc_scan_ck => ~NO_FANOUT~
hc_scan_din[0] => ~NO_FANOUT~
hc_scan_din[1] => ~NO_FANOUT~
hc_scan_enable_access => ~NO_FANOUT~
hc_scan_enable_dm[0] => ~NO_FANOUT~
hc_scan_enable_dm[1] => ~NO_FANOUT~
hc_scan_enable_dq[0] => ~NO_FANOUT~
hc_scan_enable_dq[1] => ~NO_FANOUT~
hc_scan_enable_dq[2] => ~NO_FANOUT~
hc_scan_enable_dq[3] => ~NO_FANOUT~
hc_scan_enable_dq[4] => ~NO_FANOUT~
hc_scan_enable_dq[5] => ~NO_FANOUT~
hc_scan_enable_dq[6] => ~NO_FANOUT~
hc_scan_enable_dq[7] => ~NO_FANOUT~
hc_scan_enable_dq[8] => ~NO_FANOUT~
hc_scan_enable_dq[9] => ~NO_FANOUT~
hc_scan_enable_dq[10] => ~NO_FANOUT~
hc_scan_enable_dq[11] => ~NO_FANOUT~
hc_scan_enable_dq[12] => ~NO_FANOUT~
hc_scan_enable_dq[13] => ~NO_FANOUT~
hc_scan_enable_dq[14] => ~NO_FANOUT~
hc_scan_enable_dq[15] => ~NO_FANOUT~
hc_scan_enable_dqs[0] => ~NO_FANOUT~
hc_scan_enable_dqs[1] => ~NO_FANOUT~
hc_scan_enable_dqs_config[0] => ~NO_FANOUT~
hc_scan_enable_dqs_config[1] => ~NO_FANOUT~
hc_scan_update[0] => ~NO_FANOUT~
hc_scan_update[1] => ~NO_FANOUT~
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_address[22] => local_address[22].IN1
local_autopch_req => local_autopch_req.IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_burstbegin => local_burstbegin.IN1
local_multicast_req => local_multicast_req.IN1
local_read_req => local_read_req.IN1
local_refresh_chip => local_refresh_chip.IN1
local_refresh_req => local_refresh_req.IN1
local_self_rfsh_chip => local_self_rfsh_chip.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_size => local_size.IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_write_req => local_write_req.IN1
oct_ctl_rs_value[0] => ~NO_FANOUT~
oct_ctl_rs_value[1] => ~NO_FANOUT~
oct_ctl_rs_value[2] => ~NO_FANOUT~
oct_ctl_rs_value[3] => ~NO_FANOUT~
oct_ctl_rs_value[4] => ~NO_FANOUT~
oct_ctl_rs_value[5] => ~NO_FANOUT~
oct_ctl_rs_value[6] => ~NO_FANOUT~
oct_ctl_rs_value[7] => ~NO_FANOUT~
oct_ctl_rs_value[8] => ~NO_FANOUT~
oct_ctl_rs_value[9] => ~NO_FANOUT~
oct_ctl_rs_value[10] => ~NO_FANOUT~
oct_ctl_rs_value[11] => ~NO_FANOUT~
oct_ctl_rs_value[12] => ~NO_FANOUT~
oct_ctl_rs_value[13] => ~NO_FANOUT~
oct_ctl_rt_value[0] => ~NO_FANOUT~
oct_ctl_rt_value[1] => ~NO_FANOUT~
oct_ctl_rt_value[2] => ~NO_FANOUT~
oct_ctl_rt_value[3] => ~NO_FANOUT~
oct_ctl_rt_value[4] => ~NO_FANOUT~
oct_ctl_rt_value[5] => ~NO_FANOUT~
oct_ctl_rt_value[6] => ~NO_FANOUT~
oct_ctl_rt_value[7] => ~NO_FANOUT~
oct_ctl_rt_value[8] => ~NO_FANOUT~
oct_ctl_rt_value[9] => ~NO_FANOUT~
oct_ctl_rt_value[10] => ~NO_FANOUT~
oct_ctl_rt_value[11] => ~NO_FANOUT~
oct_ctl_rt_value[12] => ~NO_FANOUT~
oct_ctl_rt_value[13] => ~NO_FANOUT~
pll_phasecounterselect[0] => ~NO_FANOUT~
pll_phasecounterselect[1] => ~NO_FANOUT~
pll_phasecounterselect[2] => ~NO_FANOUT~
pll_phasecounterselect[3] => ~NO_FANOUT~
pll_phasestep => ~NO_FANOUT~
pll_phaseupdown => ~NO_FANOUT~
pll_reconfig => ~NO_FANOUT~
pll_reconfig_counter_param[0] => ~NO_FANOUT~
pll_reconfig_counter_param[1] => ~NO_FANOUT~
pll_reconfig_counter_param[2] => ~NO_FANOUT~
pll_reconfig_counter_type[0] => ~NO_FANOUT~
pll_reconfig_counter_type[1] => ~NO_FANOUT~
pll_reconfig_counter_type[2] => ~NO_FANOUT~
pll_reconfig_counter_type[3] => ~NO_FANOUT~
pll_reconfig_data_in[0] => ~NO_FANOUT~
pll_reconfig_data_in[1] => ~NO_FANOUT~
pll_reconfig_data_in[2] => ~NO_FANOUT~
pll_reconfig_data_in[3] => ~NO_FANOUT~
pll_reconfig_data_in[4] => ~NO_FANOUT~
pll_reconfig_data_in[5] => ~NO_FANOUT~
pll_reconfig_data_in[6] => ~NO_FANOUT~
pll_reconfig_data_in[7] => ~NO_FANOUT~
pll_reconfig_data_in[8] => ~NO_FANOUT~
pll_reconfig_enable => ~NO_FANOUT~
pll_reconfig_read_param => ~NO_FANOUT~
pll_reconfig_soft_reset_en_n => ~NO_FANOUT~
pll_reconfig_write_param => ~NO_FANOUT~
pll_ref_clk => pll_ref_clk.IN1
soft_reset_n => soft_reset_n.IN1
aux_full_rate_clk <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.aux_full_rate_clk
aux_half_rate_clk <= aux_half_rate_clk.DB_MAX_OUTPUT_PORT_TYPE
aux_scan_clk <= <GND>
aux_scan_clk_reset_n <= <GND>
dll_reference_clk <= <GND>
dqs_delay_ctrl_export[0] <= <GND>
dqs_delay_ctrl_export[1] <= <GND>
dqs_delay_ctrl_export[2] <= <GND>
dqs_delay_ctrl_export[3] <= <GND>
dqs_delay_ctrl_export[4] <= <GND>
dqs_delay_ctrl_export[5] <= <GND>
ecc_interrupt <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.ecc_interrupt
hc_scan_dout[0] <= <GND>
hc_scan_dout[1] <= <GND>
hc_scan_dout[2] <= <GND>
hc_scan_dout[3] <= <GND>
hc_scan_dout[4] <= <GND>
hc_scan_dout[5] <= <GND>
hc_scan_dout[6] <= <GND>
hc_scan_dout[7] <= <GND>
hc_scan_dout[8] <= <GND>
hc_scan_dout[9] <= <GND>
hc_scan_dout[10] <= <GND>
hc_scan_dout[11] <= <GND>
hc_scan_dout[12] <= <GND>
hc_scan_dout[13] <= <GND>
hc_scan_dout[14] <= <GND>
hc_scan_dout[15] <= <GND>
local_init_done <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_init_done
local_power_down_ack <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_powerdn_ack
local_rdata[0] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[1] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[2] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[3] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[4] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[5] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[6] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[7] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[8] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[9] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[10] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[11] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[12] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[13] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[14] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[15] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[16] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[17] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[18] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[19] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[20] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[21] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[22] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[23] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[24] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[25] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[26] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[27] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[28] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[29] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[30] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata[31] <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdata
local_rdata_valid <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_readdatavalid
local_ready <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_ready
local_refresh_ack <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_refresh_ack
local_self_rfsh_ack <= nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst.local_self_rfsh_ack
mem_addr[0] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[1] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[2] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[3] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[4] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[5] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[6] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[7] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[8] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[9] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[10] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[11] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_addr[12] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_addr
mem_ba[0] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_ba
mem_ba[1] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_ba
mem_cas_n <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_cas_n
mem_cke[0] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_cke
mem_clk[0] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_clk
mem_clk_n[0] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_clk_n
mem_cs_n[0] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_cs_n
mem_dm[0] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dm
mem_dm[1] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dm
mem_dq[0] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[1] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[2] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[3] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[4] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[5] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[6] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[7] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[8] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[9] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[10] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[11] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[12] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[13] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[14] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dq[15] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dq
mem_dqs[0] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dqs
mem_dqs[1] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dqs
mem_dqsn[0] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dqs_n
mem_dqsn[1] <> nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_dqs_n
mem_odt[0] <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_odt
mem_ras_n <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_ras_n
mem_reset_n <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_reset_n
mem_we_n <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.mem_we_n
phy_clk <= ctl_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_phase_done <= <GND>
pll_reconfig_busy <= <GND>
pll_reconfig_clk <= <GND>
pll_reconfig_data_out[0] <= <GND>
pll_reconfig_data_out[1] <= <GND>
pll_reconfig_data_out[2] <= <GND>
pll_reconfig_data_out[3] <= <GND>
pll_reconfig_data_out[4] <= <GND>
pll_reconfig_data_out[5] <= <GND>
pll_reconfig_data_out[6] <= <GND>
pll_reconfig_data_out[7] <= <GND>
pll_reconfig_data_out[8] <= <GND>
pll_reconfig_reset <= <GND>
reset_phy_clk_n <= reset_ctl_clk_n.DB_MAX_OUTPUT_PORT_TYPE
reset_request_n <= nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst.reset_request_n


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst
clk => clk.IN2
half_clk => half_clk.IN2
reset_n => reset_n.IN3
local_ready <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_ready
local_write => local_write.IN1
local_read => local_read.IN1
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_address[22] => local_address[22].IN1
local_byteenable[0] => local_byteenable[0].IN1
local_byteenable[1] => local_byteenable[1].IN1
local_byteenable[2] => local_byteenable[2].IN1
local_byteenable[3] => local_byteenable[3].IN1
local_writedata[0] => local_writedata[0].IN1
local_writedata[1] => local_writedata[1].IN1
local_writedata[2] => local_writedata[2].IN1
local_writedata[3] => local_writedata[3].IN1
local_writedata[4] => local_writedata[4].IN1
local_writedata[5] => local_writedata[5].IN1
local_writedata[6] => local_writedata[6].IN1
local_writedata[7] => local_writedata[7].IN1
local_writedata[8] => local_writedata[8].IN1
local_writedata[9] => local_writedata[9].IN1
local_writedata[10] => local_writedata[10].IN1
local_writedata[11] => local_writedata[11].IN1
local_writedata[12] => local_writedata[12].IN1
local_writedata[13] => local_writedata[13].IN1
local_writedata[14] => local_writedata[14].IN1
local_writedata[15] => local_writedata[15].IN1
local_writedata[16] => local_writedata[16].IN1
local_writedata[17] => local_writedata[17].IN1
local_writedata[18] => local_writedata[18].IN1
local_writedata[19] => local_writedata[19].IN1
local_writedata[20] => local_writedata[20].IN1
local_writedata[21] => local_writedata[21].IN1
local_writedata[22] => local_writedata[22].IN1
local_writedata[23] => local_writedata[23].IN1
local_writedata[24] => local_writedata[24].IN1
local_writedata[25] => local_writedata[25].IN1
local_writedata[26] => local_writedata[26].IN1
local_writedata[27] => local_writedata[27].IN1
local_writedata[28] => local_writedata[28].IN1
local_writedata[29] => local_writedata[29].IN1
local_writedata[30] => local_writedata[30].IN1
local_writedata[31] => local_writedata[31].IN1
local_burstcount[0] => local_burstcount[0].IN1
local_beginbursttransfer => local_beginbursttransfer.IN1
local_readdata[0] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[1] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[2] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[3] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[4] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[5] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[6] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[7] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[8] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[9] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[10] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[11] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[12] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[13] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[14] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[15] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[16] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[17] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[18] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[19] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[20] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[21] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[22] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[23] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[24] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[25] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[26] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[27] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[28] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[29] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[30] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdata[31] <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata
local_readdatavalid <= alt_mem_ddrx_mm_st_converter:mm_st_converter_inst.avl_rdata_valid
afi_rst_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rst_n
afi_cs_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cs_n
afi_cke[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cke
afi_odt[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_odt
afi_addr[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_addr
afi_ba[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ba
afi_ras_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_we_n
afi_dqs_burst[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata_valid
afi_wdata[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_wdata
afi_dm[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_rdata_en[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rdata_en
afi_rdata_en[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_rdata_en_full
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rlat[0] => afi_rlat[0].IN1
afi_rlat[1] => afi_rlat[1].IN1
afi_rlat[2] => afi_rlat[2].IN1
afi_rlat[3] => afi_rlat[3].IN1
afi_rlat[4] => afi_rlat[4].IN1
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_cal_req <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cal_req
afi_mem_clk_disable[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_mem_clk_disable
afi_cal_byte_lane_sel_n[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cal_byte_lane_sel_n
afi_cal_byte_lane_sel_n[1] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_cal_byte_lane_sel_n
afi_ctl_refresh_done[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_controller_st_top:controller_inst.afi_ctl_long_idle
local_init_done <= alt_mem_ddrx_controller_st_top:controller_inst.local_init_done
local_refresh_ack <= alt_mem_ddrx_controller_st_top:controller_inst.local_refresh_ack
local_powerdn_ack <= alt_mem_ddrx_controller_st_top:controller_inst.local_powerdn_ack
local_self_rfsh_ack <= alt_mem_ddrx_controller_st_top:controller_inst.local_self_rfsh_ack
local_autopch_req => local_autopch_req.IN1
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_powerdn_req => local_powerdn_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_multicast => local_multicast.IN2
local_priority => local_priority.IN2
ecc_interrupt <= alt_mem_ddrx_controller_st_top:controller_inst.ecc_interrupt
csr_read_req => csr_read_req.IN1
csr_write_req => csr_write_req.IN1
csr_burst_count[0] => csr_burst_count[0].IN1
csr_beginbursttransfer => csr_beginbursttransfer.IN1
csr_addr[0] => csr_addr[0].IN1
csr_addr[1] => csr_addr[1].IN1
csr_addr[2] => csr_addr[2].IN1
csr_addr[3] => csr_addr[3].IN1
csr_addr[4] => csr_addr[4].IN1
csr_addr[5] => csr_addr[5].IN1
csr_addr[6] => csr_addr[6].IN1
csr_addr[7] => csr_addr[7].IN1
csr_addr[8] => csr_addr[8].IN1
csr_addr[9] => csr_addr[9].IN1
csr_addr[10] => csr_addr[10].IN1
csr_addr[11] => csr_addr[11].IN1
csr_addr[12] => csr_addr[12].IN1
csr_addr[13] => csr_addr[13].IN1
csr_addr[14] => csr_addr[14].IN1
csr_addr[15] => csr_addr[15].IN1
csr_wdata[0] => csr_wdata[0].IN1
csr_wdata[1] => csr_wdata[1].IN1
csr_wdata[2] => csr_wdata[2].IN1
csr_wdata[3] => csr_wdata[3].IN1
csr_wdata[4] => csr_wdata[4].IN1
csr_wdata[5] => csr_wdata[5].IN1
csr_wdata[6] => csr_wdata[6].IN1
csr_wdata[7] => csr_wdata[7].IN1
csr_wdata[8] => csr_wdata[8].IN1
csr_wdata[9] => csr_wdata[9].IN1
csr_wdata[10] => csr_wdata[10].IN1
csr_wdata[11] => csr_wdata[11].IN1
csr_wdata[12] => csr_wdata[12].IN1
csr_wdata[13] => csr_wdata[13].IN1
csr_wdata[14] => csr_wdata[14].IN1
csr_wdata[15] => csr_wdata[15].IN1
csr_wdata[16] => csr_wdata[16].IN1
csr_wdata[17] => csr_wdata[17].IN1
csr_wdata[18] => csr_wdata[18].IN1
csr_wdata[19] => csr_wdata[19].IN1
csr_wdata[20] => csr_wdata[20].IN1
csr_wdata[21] => csr_wdata[21].IN1
csr_wdata[22] => csr_wdata[22].IN1
csr_wdata[23] => csr_wdata[23].IN1
csr_wdata[24] => csr_wdata[24].IN1
csr_wdata[25] => csr_wdata[25].IN1
csr_wdata[26] => csr_wdata[26].IN1
csr_wdata[27] => csr_wdata[27].IN1
csr_wdata[28] => csr_wdata[28].IN1
csr_wdata[29] => csr_wdata[29].IN1
csr_wdata[30] => csr_wdata[30].IN1
csr_wdata[31] => csr_wdata[31].IN1
csr_rdata[0] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[1] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[2] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[3] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[4] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[5] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[6] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[7] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[8] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[9] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[10] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[11] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[12] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[13] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[14] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[15] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[16] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[17] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[18] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[19] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[20] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[21] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[22] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[23] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[24] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[25] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[26] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[27] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[28] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[29] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[30] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_rdata[31] <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata
csr_be[0] => csr_be[0].IN1
csr_be[1] => csr_be[1].IN1
csr_be[2] => csr_be[2].IN1
csr_be[3] => csr_be[3].IN1
csr_rdata_valid <= alt_mem_ddrx_controller_st_top:controller_inst.csr_rdata_valid
csr_waitrequest <= alt_mem_ddrx_controller_st_top:controller_inst.csr_waitrequest


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst
ctl_clk => data_pass.CLK
ctl_clk => burst_counter[0].CLK
ctl_reset_n => data_pass.ACLR
ctl_reset_n => burst_counter[0].ACLR
ctl_half_clk => ~NO_FANOUT~
ctl_half_clk_reset_n => ~NO_FANOUT~
avl_ready <= int_ready.DB_MAX_OUTPUT_PORT_TYPE
avl_read_req => itf_cmd_valid.IN1
avl_write_req => itf_wr_if_ready.IN0
avl_write_req => itf_wr_data_valid.IN0
avl_write_req => itf_wr_data_valid.DATAB
avl_write_req => always2.IN1
avl_write_req => int_ready.OUTPUTSELECT
avl_write_req => itf_cmd.DATAIN
avl_size[0] => Add0.IN2
avl_size[0] => LessThan0.IN2
avl_size[0] => itf_cmd_burstlen[0].DATAIN
avl_burstbegin => ~NO_FANOUT~
avl_addr[0] => itf_cmd_address[0].DATAIN
avl_addr[1] => itf_cmd_address[1].DATAIN
avl_addr[2] => itf_cmd_address[2].DATAIN
avl_addr[3] => itf_cmd_address[3].DATAIN
avl_addr[4] => itf_cmd_address[4].DATAIN
avl_addr[5] => itf_cmd_address[5].DATAIN
avl_addr[6] => itf_cmd_address[6].DATAIN
avl_addr[7] => itf_cmd_address[7].DATAIN
avl_addr[8] => itf_cmd_address[8].DATAIN
avl_addr[9] => itf_cmd_address[9].DATAIN
avl_addr[10] => itf_cmd_address[10].DATAIN
avl_addr[11] => itf_cmd_address[11].DATAIN
avl_addr[12] => itf_cmd_address[12].DATAIN
avl_addr[13] => itf_cmd_address[13].DATAIN
avl_addr[14] => itf_cmd_address[14].DATAIN
avl_addr[15] => itf_cmd_address[15].DATAIN
avl_addr[16] => itf_cmd_address[16].DATAIN
avl_addr[17] => itf_cmd_address[17].DATAIN
avl_addr[18] => itf_cmd_address[18].DATAIN
avl_addr[19] => itf_cmd_address[19].DATAIN
avl_addr[20] => itf_cmd_address[20].DATAIN
avl_addr[21] => itf_cmd_address[21].DATAIN
avl_addr[22] => itf_cmd_address[22].DATAIN
avl_rdata_valid <= itf_rd_data_valid.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[0] <= itf_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[1] <= itf_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[2] <= itf_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[3] <= itf_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[4] <= itf_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[5] <= itf_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[6] <= itf_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[7] <= itf_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[8] <= itf_rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[9] <= itf_rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[10] <= itf_rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[11] <= itf_rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[12] <= itf_rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[13] <= itf_rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[14] <= itf_rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[15] <= itf_rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[16] <= itf_rd_data[16].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[17] <= itf_rd_data[17].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[18] <= itf_rd_data[18].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[19] <= itf_rd_data[19].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[20] <= itf_rd_data[20].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[21] <= itf_rd_data[21].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[22] <= itf_rd_data[22].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[23] <= itf_rd_data[23].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[24] <= itf_rd_data[24].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[25] <= itf_rd_data[25].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[26] <= itf_rd_data[26].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[27] <= itf_rd_data[27].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[28] <= itf_rd_data[28].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[29] <= itf_rd_data[29].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[30] <= itf_rd_data[30].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[31] <= itf_rd_data[31].DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[0] => itf_wr_data[0].DATAIN
avl_wdata[1] => itf_wr_data[1].DATAIN
avl_wdata[2] => itf_wr_data[2].DATAIN
avl_wdata[3] => itf_wr_data[3].DATAIN
avl_wdata[4] => itf_wr_data[4].DATAIN
avl_wdata[5] => itf_wr_data[5].DATAIN
avl_wdata[6] => itf_wr_data[6].DATAIN
avl_wdata[7] => itf_wr_data[7].DATAIN
avl_wdata[8] => itf_wr_data[8].DATAIN
avl_wdata[9] => itf_wr_data[9].DATAIN
avl_wdata[10] => itf_wr_data[10].DATAIN
avl_wdata[11] => itf_wr_data[11].DATAIN
avl_wdata[12] => itf_wr_data[12].DATAIN
avl_wdata[13] => itf_wr_data[13].DATAIN
avl_wdata[14] => itf_wr_data[14].DATAIN
avl_wdata[15] => itf_wr_data[15].DATAIN
avl_wdata[16] => itf_wr_data[16].DATAIN
avl_wdata[17] => itf_wr_data[17].DATAIN
avl_wdata[18] => itf_wr_data[18].DATAIN
avl_wdata[19] => itf_wr_data[19].DATAIN
avl_wdata[20] => itf_wr_data[20].DATAIN
avl_wdata[21] => itf_wr_data[21].DATAIN
avl_wdata[22] => itf_wr_data[22].DATAIN
avl_wdata[23] => itf_wr_data[23].DATAIN
avl_wdata[24] => itf_wr_data[24].DATAIN
avl_wdata[25] => itf_wr_data[25].DATAIN
avl_wdata[26] => itf_wr_data[26].DATAIN
avl_wdata[27] => itf_wr_data[27].DATAIN
avl_wdata[28] => itf_wr_data[28].DATAIN
avl_wdata[29] => itf_wr_data[29].DATAIN
avl_wdata[30] => itf_wr_data[30].DATAIN
avl_wdata[31] => itf_wr_data[31].DATAIN
avl_be[0] => itf_wr_data_byte_en[0].DATAIN
avl_be[1] => itf_wr_data_byte_en[1].DATAIN
avl_be[2] => itf_wr_data_byte_en[2].DATAIN
avl_be[3] => itf_wr_data_byte_en[3].DATAIN
local_rdata_error[0] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[1] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[2] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[3] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_multicast => itf_cmd_multicast.DATAIN
local_autopch_req => itf_cmd_autopercharge.DATAIN
local_priority => itf_cmd_priority.DATAIN
itf_cmd_ready => itf_wr_data_valid.IN1
itf_cmd_ready => int_ready.IN0
itf_cmd_ready => int_ready.DATAA
itf_cmd_ready => always2.IN1
itf_cmd_valid <= itf_cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd <= avl_write_req.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[0] <= avl_addr[0].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[1] <= avl_addr[1].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[2] <= avl_addr[2].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[3] <= avl_addr[3].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[4] <= avl_addr[4].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[5] <= avl_addr[5].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[6] <= avl_addr[6].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[7] <= avl_addr[7].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[8] <= avl_addr[8].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[9] <= avl_addr[9].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[10] <= avl_addr[10].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[11] <= avl_addr[11].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[12] <= avl_addr[12].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[13] <= avl_addr[13].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[14] <= avl_addr[14].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[15] <= avl_addr[15].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[16] <= avl_addr[16].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[17] <= avl_addr[17].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[18] <= avl_addr[18].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[19] <= avl_addr[19].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[20] <= avl_addr[20].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[21] <= avl_addr[21].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[22] <= avl_addr[22].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_burstlen[0] <= avl_size[0].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_id[0] <= <GND>
itf_cmd_id[1] <= <GND>
itf_cmd_id[2] <= <GND>
itf_cmd_id[3] <= <GND>
itf_cmd_id[4] <= <GND>
itf_cmd_id[5] <= <GND>
itf_cmd_id[6] <= <GND>
itf_cmd_id[7] <= <GND>
itf_cmd_priority <= local_priority.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_autopercharge <= local_autopch_req.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_multicast <= local_multicast.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_ready => itf_wr_if_ready.IN1
itf_wr_data_ready => int_ready.IN1
itf_wr_data_ready => int_ready.DATAB
itf_wr_data_ready => always2.IN1
itf_wr_data_valid <= itf_wr_data_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[0] <= avl_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[1] <= avl_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[2] <= avl_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[3] <= avl_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[4] <= avl_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[5] <= avl_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[6] <= avl_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[7] <= avl_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[8] <= avl_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[9] <= avl_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[10] <= avl_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[11] <= avl_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[12] <= avl_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[13] <= avl_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[14] <= avl_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[15] <= avl_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[16] <= avl_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[17] <= avl_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[18] <= avl_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[19] <= avl_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[20] <= avl_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[21] <= avl_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[22] <= avl_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[23] <= avl_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[24] <= avl_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[25] <= avl_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[26] <= avl_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[27] <= avl_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[28] <= avl_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[29] <= avl_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[30] <= avl_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[31] <= avl_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[0] <= avl_be[0].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[1] <= avl_be[1].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[2] <= avl_be[2].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[3] <= avl_be[3].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_begin <= <GND>
itf_wr_data_last <= <GND>
itf_wr_data_id[0] <= <GND>
itf_wr_data_id[1] <= <GND>
itf_wr_data_id[2] <= <GND>
itf_wr_data_id[3] <= <GND>
itf_wr_data_id[4] <= <GND>
itf_wr_data_id[5] <= <GND>
itf_wr_data_id[6] <= <GND>
itf_wr_data_id[7] <= <GND>
itf_rd_data_ready <= <VCC>
itf_rd_data_valid => avl_rdata_valid.DATAIN
itf_rd_data[0] => avl_rdata[0].DATAIN
itf_rd_data[1] => avl_rdata[1].DATAIN
itf_rd_data[2] => avl_rdata[2].DATAIN
itf_rd_data[3] => avl_rdata[3].DATAIN
itf_rd_data[4] => avl_rdata[4].DATAIN
itf_rd_data[5] => avl_rdata[5].DATAIN
itf_rd_data[6] => avl_rdata[6].DATAIN
itf_rd_data[7] => avl_rdata[7].DATAIN
itf_rd_data[8] => avl_rdata[8].DATAIN
itf_rd_data[9] => avl_rdata[9].DATAIN
itf_rd_data[10] => avl_rdata[10].DATAIN
itf_rd_data[11] => avl_rdata[11].DATAIN
itf_rd_data[12] => avl_rdata[12].DATAIN
itf_rd_data[13] => avl_rdata[13].DATAIN
itf_rd_data[14] => avl_rdata[14].DATAIN
itf_rd_data[15] => avl_rdata[15].DATAIN
itf_rd_data[16] => avl_rdata[16].DATAIN
itf_rd_data[17] => avl_rdata[17].DATAIN
itf_rd_data[18] => avl_rdata[18].DATAIN
itf_rd_data[19] => avl_rdata[19].DATAIN
itf_rd_data[20] => avl_rdata[20].DATAIN
itf_rd_data[21] => avl_rdata[21].DATAIN
itf_rd_data[22] => avl_rdata[22].DATAIN
itf_rd_data[23] => avl_rdata[23].DATAIN
itf_rd_data[24] => avl_rdata[24].DATAIN
itf_rd_data[25] => avl_rdata[25].DATAIN
itf_rd_data[26] => avl_rdata[26].DATAIN
itf_rd_data[27] => avl_rdata[27].DATAIN
itf_rd_data[28] => avl_rdata[28].DATAIN
itf_rd_data[29] => avl_rdata[29].DATAIN
itf_rd_data[30] => avl_rdata[30].DATAIN
itf_rd_data[31] => avl_rdata[31].DATAIN
itf_rd_data_error => local_rdata_error[0].DATAIN
itf_rd_data_error => local_rdata_error[3].DATAIN
itf_rd_data_error => local_rdata_error[2].DATAIN
itf_rd_data_error => local_rdata_error[1].DATAIN
itf_rd_data_begin => ~NO_FANOUT~
itf_rd_data_last => ~NO_FANOUT~
itf_rd_data_id[0] => ~NO_FANOUT~
itf_rd_data_id[1] => ~NO_FANOUT~
itf_rd_data_id[2] => ~NO_FANOUT~
itf_rd_data_id[3] => ~NO_FANOUT~
itf_rd_data_id[4] => ~NO_FANOUT~
itf_rd_data_id[5] => ~NO_FANOUT~
itf_rd_data_id[6] => ~NO_FANOUT~
itf_rd_data_id[7] => ~NO_FANOUT~


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst
clk => clk.IN1
half_clk => ~NO_FANOUT~
reset_n => reset_n.IN1
itf_cmd_ready <= alt_mem_ddrx_controller:controller_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_controller:controller_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
afi_rst_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_rst_n
afi_cs_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_cs_n
afi_cke[0] <= alt_mem_ddrx_controller:controller_inst.afi_cke
afi_odt[0] <= alt_mem_ddrx_controller:controller_inst.afi_odt
afi_addr[0] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_ba[0] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ras_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_we_n
afi_dqs_burst[0] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata[0] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_dm[0] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_rdata_en[0] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en[1] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rrank[0] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_rrank[-1] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_wrank[0] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_wrank[-1] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_cal_req <= alt_mem_ddrx_controller:controller_inst.ctl_cal_req
afi_init_req <= alt_mem_ddrx_controller:controller_inst.ctl_init_req
afi_mem_clk_disable[0] <= alt_mem_ddrx_controller:controller_inst.ctl_mem_clk_disable
afi_cal_byte_lane_sel_n[0] <= alt_mem_ddrx_controller:controller_inst.ctl_cal_byte_lane_sel_n
afi_cal_byte_lane_sel_n[1] <= alt_mem_ddrx_controller:controller_inst.ctl_cal_byte_lane_sel_n
afi_ctl_refresh_done[0] <= alt_mem_ddrx_controller:controller_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_controller:controller_inst.afi_ctl_long_idle
local_init_done <= alt_mem_ddrx_controller:controller_inst.local_init_done
local_refresh_ack <= alt_mem_ddrx_controller:controller_inst.local_refresh_ack
local_powerdn_ack <= alt_mem_ddrx_controller:controller_inst.local_power_down_ack
local_self_rfsh_ack <= alt_mem_ddrx_controller:controller_inst.local_self_rfsh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_controller:controller_inst.local_deep_powerdn_ack
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_powerdn_req => ~NO_FANOUT~
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => local_zqcal_chip[0].IN1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
ecc_interrupt <= alt_mem_ddrx_controller:controller_inst.ecc_interrupt
csr_read_req => ~NO_FANOUT~
csr_write_req => ~NO_FANOUT~
csr_burst_count[0] => ~NO_FANOUT~
csr_beginbursttransfer => ~NO_FANOUT~
csr_addr[0] => ~NO_FANOUT~
csr_addr[1] => ~NO_FANOUT~
csr_addr[2] => ~NO_FANOUT~
csr_addr[3] => ~NO_FANOUT~
csr_addr[4] => ~NO_FANOUT~
csr_addr[5] => ~NO_FANOUT~
csr_addr[6] => ~NO_FANOUT~
csr_addr[7] => ~NO_FANOUT~
csr_addr[8] => ~NO_FANOUT~
csr_addr[9] => ~NO_FANOUT~
csr_addr[10] => ~NO_FANOUT~
csr_addr[11] => ~NO_FANOUT~
csr_addr[12] => ~NO_FANOUT~
csr_addr[13] => ~NO_FANOUT~
csr_addr[14] => ~NO_FANOUT~
csr_addr[15] => ~NO_FANOUT~
csr_wdata[0] => ~NO_FANOUT~
csr_wdata[1] => ~NO_FANOUT~
csr_wdata[2] => ~NO_FANOUT~
csr_wdata[3] => ~NO_FANOUT~
csr_wdata[4] => ~NO_FANOUT~
csr_wdata[5] => ~NO_FANOUT~
csr_wdata[6] => ~NO_FANOUT~
csr_wdata[7] => ~NO_FANOUT~
csr_wdata[8] => ~NO_FANOUT~
csr_wdata[9] => ~NO_FANOUT~
csr_wdata[10] => ~NO_FANOUT~
csr_wdata[11] => ~NO_FANOUT~
csr_wdata[12] => ~NO_FANOUT~
csr_wdata[13] => ~NO_FANOUT~
csr_wdata[14] => ~NO_FANOUT~
csr_wdata[15] => ~NO_FANOUT~
csr_wdata[16] => ~NO_FANOUT~
csr_wdata[17] => ~NO_FANOUT~
csr_wdata[18] => ~NO_FANOUT~
csr_wdata[19] => ~NO_FANOUT~
csr_wdata[20] => ~NO_FANOUT~
csr_wdata[21] => ~NO_FANOUT~
csr_wdata[22] => ~NO_FANOUT~
csr_wdata[23] => ~NO_FANOUT~
csr_wdata[24] => ~NO_FANOUT~
csr_wdata[25] => ~NO_FANOUT~
csr_wdata[26] => ~NO_FANOUT~
csr_wdata[27] => ~NO_FANOUT~
csr_wdata[28] => ~NO_FANOUT~
csr_wdata[29] => ~NO_FANOUT~
csr_wdata[30] => ~NO_FANOUT~
csr_wdata[31] => ~NO_FANOUT~
csr_rdata[0] <= <GND>
csr_rdata[1] <= <GND>
csr_rdata[2] <= <GND>
csr_rdata[3] <= <GND>
csr_rdata[4] <= <GND>
csr_rdata[5] <= <GND>
csr_rdata[6] <= <GND>
csr_rdata[7] <= <GND>
csr_rdata[8] <= <GND>
csr_rdata[9] <= <GND>
csr_rdata[10] <= <GND>
csr_rdata[11] <= <GND>
csr_rdata[12] <= <GND>
csr_rdata[13] <= <GND>
csr_rdata[14] <= <GND>
csr_rdata[15] <= <GND>
csr_rdata[16] <= <GND>
csr_rdata[17] <= <GND>
csr_rdata[18] <= <GND>
csr_rdata[19] <= <GND>
csr_rdata[20] <= <GND>
csr_rdata[21] <= <GND>
csr_rdata[22] <= <GND>
csr_rdata[23] <= <GND>
csr_rdata[24] <= <GND>
csr_rdata[25] <= <GND>
csr_rdata[26] <= <GND>
csr_rdata[27] <= <GND>
csr_rdata[28] <= <GND>
csr_rdata[29] <= <GND>
csr_rdata[30] <= <GND>
csr_rdata[31] <= <GND>
csr_be[0] => ~NO_FANOUT~
csr_be[1] => ~NO_FANOUT~
csr_be[2] => ~NO_FANOUT~
csr_be[3] => ~NO_FANOUT~
csr_rdata_valid <= <GND>
csr_waitrequest <= <GND>
tbp_empty <= alt_mem_ddrx_controller:controller_inst.tbp_empty
cmd_gen_busy <= alt_mem_ddrx_controller:controller_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_controller:controller_inst.sideband_in_refresh


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst
ctl_clk => ctl_clk.IN12
ctl_reset_n => ctl_reset_n.IN12
itf_cmd_ready <= alt_mem_ddrx_input_if:input_if_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_input_if:input_if_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id_early[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early_valid <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early_valid
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => ~NO_FANOUT~
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_refresh_ack <= alt_mem_ddrx_input_if:input_if_inst.local_refresh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_input_if:input_if_inst.local_deep_powerdn_ack
local_power_down_ack <= alt_mem_ddrx_input_if:input_if_inst.local_power_down_ack
local_self_rfsh_ack <= alt_mem_ddrx_input_if:input_if_inst.local_self_rfsh_ack
local_init_done <= alt_mem_ddrx_input_if:input_if_inst.local_init_done
afi_rst_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_rst_n
afi_ba[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_addr[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_cke[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cke
afi_cs_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cs_n
afi_ras_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_we_n
afi_odt[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_odt
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_dqs_burst[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dm[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_wdata[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata_valid[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_rdata_en[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en_full[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rdata_en_full[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rrank[0] <= <GND>
afi_rrank[-1] <= <GND>
afi_wrank[0] <= <GND>
afi_wrank[-1] <= <GND>
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
ctl_cal_success => ctl_cal_success.IN2
ctl_cal_fail => sts_cal_fail.DATAIN
ctl_cal_req <= comb.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_req <= alt_mem_ddrx_sideband:sideband_inst.ctl_init_req
ctl_mem_clk_disable[0] <= alt_mem_ddrx_sideband:sideband_inst.ctl_mem_clk_disable
ctl_cal_byte_lane_sel_n[0] <= <GND>
ctl_cal_byte_lane_sel_n[1] <= <GND>
cfg_type[0] => cfg_type[0].IN6
cfg_type[1] => cfg_type[1].IN6
cfg_type[2] => cfg_type[2].IN6
cfg_interface_width[0] => cfg_interface_width[0].IN2
cfg_interface_width[1] => cfg_interface_width[1].IN2
cfg_interface_width[2] => cfg_interface_width[2].IN2
cfg_interface_width[3] => cfg_interface_width[3].IN2
cfg_interface_width[4] => cfg_interface_width[4].IN2
cfg_interface_width[5] => cfg_interface_width[5].IN2
cfg_interface_width[6] => cfg_interface_width[6].IN2
cfg_interface_width[7] => cfg_interface_width[7].IN2
cfg_burst_length[0] => cfg_burst_length[0].IN7
cfg_burst_length[1] => cfg_burst_length[1].IN7
cfg_burst_length[2] => cfg_burst_length[2].IN7
cfg_burst_length[3] => cfg_burst_length[3].IN7
cfg_burst_length[4] => cfg_burst_length[4].IN7
cfg_device_width[0] => ~NO_FANOUT~
cfg_device_width[1] => ~NO_FANOUT~
cfg_device_width[2] => ~NO_FANOUT~
cfg_device_width[3] => ~NO_FANOUT~
cfg_output_regd[0] => cfg_output_regd[0].IN1
cfg_output_regd[1] => cfg_output_regd[1].IN1
cfg_addr_order[0] => cfg_addr_order[0].IN2
cfg_addr_order[1] => cfg_addr_order[1].IN2
cfg_col_addr_width[0] => cfg_col_addr_width[0].IN2
cfg_col_addr_width[1] => cfg_col_addr_width[1].IN2
cfg_col_addr_width[2] => cfg_col_addr_width[2].IN2
cfg_col_addr_width[3] => cfg_col_addr_width[3].IN2
cfg_col_addr_width[4] => cfg_col_addr_width[4].IN2
cfg_row_addr_width[0] => cfg_row_addr_width[0].IN2
cfg_row_addr_width[1] => cfg_row_addr_width[1].IN2
cfg_row_addr_width[2] => cfg_row_addr_width[2].IN2
cfg_row_addr_width[3] => cfg_row_addr_width[3].IN2
cfg_row_addr_width[4] => cfg_row_addr_width[4].IN2
cfg_bank_addr_width[0] => cfg_bank_addr_width[0].IN2
cfg_bank_addr_width[1] => cfg_bank_addr_width[1].IN2
cfg_bank_addr_width[2] => cfg_bank_addr_width[2].IN2
cfg_cs_addr_width[0] => cfg_cs_addr_width[0].IN3
cfg_cs_addr_width[1] => cfg_cs_addr_width[1].IN3
cfg_cs_addr_width[2] => cfg_cs_addr_width[2].IN3
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN2
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN2
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN2
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN2
cfg_add_lat[0] => cfg_add_lat[0].IN2
cfg_add_lat[1] => cfg_add_lat[1].IN2
cfg_add_lat[2] => cfg_add_lat[2].IN2
cfg_add_lat[3] => cfg_add_lat[3].IN2
cfg_tcl[0] => cfg_tcl[0].IN3
cfg_tcl[1] => cfg_tcl[1].IN3
cfg_tcl[2] => cfg_tcl[2].IN3
cfg_tcl[3] => cfg_tcl[3].IN3
cfg_trrd[0] => cfg_trrd[0].IN1
cfg_trrd[1] => cfg_trrd[1].IN1
cfg_trrd[2] => cfg_trrd[2].IN1
cfg_trrd[3] => cfg_trrd[3].IN1
cfg_tfaw[0] => cfg_tfaw[0].IN1
cfg_tfaw[1] => cfg_tfaw[1].IN1
cfg_tfaw[2] => cfg_tfaw[2].IN1
cfg_tfaw[3] => cfg_tfaw[3].IN1
cfg_tfaw[4] => cfg_tfaw[4].IN1
cfg_tfaw[5] => cfg_tfaw[5].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trcd[0] => cfg_trcd[0].IN1
cfg_trcd[1] => cfg_trcd[1].IN1
cfg_trcd[2] => cfg_trcd[2].IN1
cfg_trcd[3] => cfg_trcd[3].IN1
cfg_trp[0] => cfg_trp[0].IN1
cfg_trp[1] => cfg_trp[1].IN1
cfg_trp[2] => cfg_trp[2].IN1
cfg_trp[3] => cfg_trp[3].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twtr[0] => cfg_twtr[0].IN1
cfg_twtr[1] => cfg_twtr[1].IN1
cfg_twtr[2] => cfg_twtr[2].IN1
cfg_twtr[3] => cfg_twtr[3].IN1
cfg_trtp[0] => cfg_trtp[0].IN1
cfg_trtp[1] => cfg_trtp[1].IN1
cfg_trtp[2] => cfg_trtp[2].IN1
cfg_trtp[3] => cfg_trtp[3].IN1
cfg_tras[0] => cfg_tras[0].IN1
cfg_tras[1] => cfg_tras[1].IN1
cfg_tras[2] => cfg_tras[2].IN1
cfg_tras[3] => cfg_tras[3].IN1
cfg_tras[4] => cfg_tras[4].IN1
cfg_trc[0] => cfg_trc[0].IN1
cfg_trc[1] => cfg_trc[1].IN1
cfg_trc[2] => cfg_trc[2].IN1
cfg_trc[3] => cfg_trc[3].IN1
cfg_trc[4] => cfg_trc[4].IN1
cfg_trc[5] => cfg_trc[5].IN1
cfg_tccd[0] => cfg_tccd[0].IN2
cfg_tccd[1] => cfg_tccd[1].IN2
cfg_tccd[2] => cfg_tccd[2].IN2
cfg_tccd[3] => cfg_tccd[3].IN2
cfg_auto_pd_cycles[0] => cfg_auto_pd_cycles[0].IN1
cfg_auto_pd_cycles[1] => cfg_auto_pd_cycles[1].IN1
cfg_auto_pd_cycles[2] => cfg_auto_pd_cycles[2].IN1
cfg_auto_pd_cycles[3] => cfg_auto_pd_cycles[3].IN1
cfg_auto_pd_cycles[4] => cfg_auto_pd_cycles[4].IN1
cfg_auto_pd_cycles[5] => cfg_auto_pd_cycles[5].IN1
cfg_auto_pd_cycles[6] => cfg_auto_pd_cycles[6].IN1
cfg_auto_pd_cycles[7] => cfg_auto_pd_cycles[7].IN1
cfg_auto_pd_cycles[8] => cfg_auto_pd_cycles[8].IN1
cfg_auto_pd_cycles[9] => cfg_auto_pd_cycles[9].IN1
cfg_auto_pd_cycles[10] => cfg_auto_pd_cycles[10].IN1
cfg_auto_pd_cycles[11] => cfg_auto_pd_cycles[11].IN1
cfg_auto_pd_cycles[12] => cfg_auto_pd_cycles[12].IN1
cfg_auto_pd_cycles[13] => cfg_auto_pd_cycles[13].IN1
cfg_auto_pd_cycles[14] => cfg_auto_pd_cycles[14].IN1
cfg_auto_pd_cycles[15] => cfg_auto_pd_cycles[15].IN1
cfg_self_rfsh_exit_cycles[0] => cfg_self_rfsh_exit_cycles[0].IN1
cfg_self_rfsh_exit_cycles[1] => cfg_self_rfsh_exit_cycles[1].IN1
cfg_self_rfsh_exit_cycles[2] => cfg_self_rfsh_exit_cycles[2].IN1
cfg_self_rfsh_exit_cycles[3] => cfg_self_rfsh_exit_cycles[3].IN1
cfg_self_rfsh_exit_cycles[4] => cfg_self_rfsh_exit_cycles[4].IN1
cfg_self_rfsh_exit_cycles[5] => cfg_self_rfsh_exit_cycles[5].IN1
cfg_self_rfsh_exit_cycles[6] => cfg_self_rfsh_exit_cycles[6].IN1
cfg_self_rfsh_exit_cycles[7] => cfg_self_rfsh_exit_cycles[7].IN1
cfg_self_rfsh_exit_cycles[8] => cfg_self_rfsh_exit_cycles[8].IN1
cfg_self_rfsh_exit_cycles[9] => cfg_self_rfsh_exit_cycles[9].IN1
cfg_pdn_exit_cycles[0] => cfg_pdn_exit_cycles[0].IN1
cfg_pdn_exit_cycles[1] => cfg_pdn_exit_cycles[1].IN1
cfg_pdn_exit_cycles[2] => cfg_pdn_exit_cycles[2].IN1
cfg_pdn_exit_cycles[3] => cfg_pdn_exit_cycles[3].IN1
cfg_power_saving_exit_cycles[0] => cfg_power_saving_exit_cycles[0].IN1
cfg_power_saving_exit_cycles[1] => cfg_power_saving_exit_cycles[1].IN1
cfg_power_saving_exit_cycles[2] => cfg_power_saving_exit_cycles[2].IN1
cfg_power_saving_exit_cycles[3] => cfg_power_saving_exit_cycles[3].IN1
cfg_mem_clk_entry_cycles[0] => cfg_mem_clk_entry_cycles[0].IN1
cfg_mem_clk_entry_cycles[1] => cfg_mem_clk_entry_cycles[1].IN1
cfg_mem_clk_entry_cycles[2] => cfg_mem_clk_entry_cycles[2].IN1
cfg_mem_clk_entry_cycles[3] => cfg_mem_clk_entry_cycles[3].IN1
cfg_mem_clk_entry_cycles[4] => cfg_mem_clk_entry_cycles[4].IN1
cfg_mem_clk_entry_cycles[5] => cfg_mem_clk_entry_cycles[5].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_extra_ctl_clk_act_to_rdwr[0] => cfg_extra_ctl_clk_act_to_rdwr[0].IN1
cfg_extra_ctl_clk_act_to_pch[0] => cfg_extra_ctl_clk_act_to_pch[0].IN1
cfg_extra_ctl_clk_act_to_act[0] => cfg_extra_ctl_clk_act_to_act[0].IN1
cfg_extra_ctl_clk_rd_to_rd[0] => cfg_extra_ctl_clk_rd_to_rd[0].IN1
cfg_extra_ctl_clk_rd_to_rd[1] => cfg_extra_ctl_clk_rd_to_rd[1].IN1
cfg_extra_ctl_clk_rd_to_rd[2] => cfg_extra_ctl_clk_rd_to_rd[2].IN1
cfg_extra_ctl_clk_rd_to_rd[3] => cfg_extra_ctl_clk_rd_to_rd[3].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[0] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[0].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[1] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[1].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[2] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[2].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[3] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[3].IN1
cfg_extra_ctl_clk_rd_to_wr[0] => cfg_extra_ctl_clk_rd_to_wr[0].IN1
cfg_extra_ctl_clk_rd_to_wr[1] => cfg_extra_ctl_clk_rd_to_wr[1].IN1
cfg_extra_ctl_clk_rd_to_wr[2] => cfg_extra_ctl_clk_rd_to_wr[2].IN1
cfg_extra_ctl_clk_rd_to_wr[3] => cfg_extra_ctl_clk_rd_to_wr[3].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[0] => cfg_extra_ctl_clk_rd_to_wr_bc[0].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[1] => cfg_extra_ctl_clk_rd_to_wr_bc[1].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[2] => cfg_extra_ctl_clk_rd_to_wr_bc[2].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[3] => cfg_extra_ctl_clk_rd_to_wr_bc[3].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[0].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[1].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[2].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[3].IN1
cfg_extra_ctl_clk_rd_to_pch[0] => cfg_extra_ctl_clk_rd_to_pch[0].IN1
cfg_extra_ctl_clk_rd_to_pch[1] => cfg_extra_ctl_clk_rd_to_pch[1].IN1
cfg_extra_ctl_clk_rd_to_pch[2] => cfg_extra_ctl_clk_rd_to_pch[2].IN1
cfg_extra_ctl_clk_rd_to_pch[3] => cfg_extra_ctl_clk_rd_to_pch[3].IN1
cfg_extra_ctl_clk_rd_ap_to_valid[0] => cfg_extra_ctl_clk_rd_ap_to_valid[0].IN1
cfg_extra_ctl_clk_wr_to_wr[0] => cfg_extra_ctl_clk_wr_to_wr[0].IN1
cfg_extra_ctl_clk_wr_to_wr[1] => cfg_extra_ctl_clk_wr_to_wr[1].IN1
cfg_extra_ctl_clk_wr_to_wr[2] => cfg_extra_ctl_clk_wr_to_wr[2].IN1
cfg_extra_ctl_clk_wr_to_wr[3] => cfg_extra_ctl_clk_wr_to_wr[3].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[0] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[0].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[1] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[1].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[2] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[2].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[3] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[3].IN1
cfg_extra_ctl_clk_wr_to_rd[0] => cfg_extra_ctl_clk_wr_to_rd[0].IN1
cfg_extra_ctl_clk_wr_to_rd[1] => cfg_extra_ctl_clk_wr_to_rd[1].IN1
cfg_extra_ctl_clk_wr_to_rd[2] => cfg_extra_ctl_clk_wr_to_rd[2].IN1
cfg_extra_ctl_clk_wr_to_rd[3] => cfg_extra_ctl_clk_wr_to_rd[3].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[0] => cfg_extra_ctl_clk_wr_to_rd_bc[0].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[1] => cfg_extra_ctl_clk_wr_to_rd_bc[1].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[2] => cfg_extra_ctl_clk_wr_to_rd_bc[2].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[3] => cfg_extra_ctl_clk_wr_to_rd_bc[3].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[0].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[1].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[2].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[3].IN1
cfg_extra_ctl_clk_wr_to_pch[0] => cfg_extra_ctl_clk_wr_to_pch[0].IN1
cfg_extra_ctl_clk_wr_ap_to_valid[0] => cfg_extra_ctl_clk_wr_ap_to_valid[0].IN1
cfg_extra_ctl_clk_pch_to_valid[0] => cfg_extra_ctl_clk_pch_to_valid[0].IN1
cfg_extra_ctl_clk_pch_all_to_valid[0] => cfg_extra_ctl_clk_pch_all_to_valid[0].IN1
cfg_extra_ctl_clk_act_to_act_diff_bank[0] => cfg_extra_ctl_clk_act_to_act_diff_bank[0].IN1
cfg_extra_ctl_clk_four_act_to_act[0] => cfg_extra_ctl_clk_four_act_to_act[0].IN1
cfg_extra_ctl_clk_arf_to_valid[0] => cfg_extra_ctl_clk_arf_to_valid[0].IN1
cfg_extra_ctl_clk_pdn_to_valid[0] => cfg_extra_ctl_clk_pdn_to_valid[0].IN1
cfg_extra_ctl_clk_srf_to_valid[0] => cfg_extra_ctl_clk_srf_to_valid[0].IN1
cfg_extra_ctl_clk_srf_to_zq_cal[0] => cfg_extra_ctl_clk_srf_to_zq_cal[0].IN1
cfg_extra_ctl_clk_arf_period[0] => cfg_extra_ctl_clk_arf_period[0].IN1
cfg_extra_ctl_clk_pdn_period[0] => cfg_extra_ctl_clk_pdn_period[0].IN1
cfg_reorder_data[0] => cfg_reorder_data[0].IN1
cfg_starve_limit[0] => cfg_starve_limit[0].IN1
cfg_starve_limit[1] => cfg_starve_limit[1].IN1
cfg_starve_limit[2] => cfg_starve_limit[2].IN1
cfg_starve_limit[3] => cfg_starve_limit[3].IN1
cfg_starve_limit[4] => cfg_starve_limit[4].IN1
cfg_starve_limit[5] => cfg_starve_limit[5].IN1
cfg_user_rfsh[0] => cfg_user_rfsh[0].IN1
cfg_regdimm_enable[0] => cfg_regdimm_enable[0].IN1
cfg_enable_burst_interrupt[0] => cfg_enable_burst_interrupt[0].IN1
cfg_enable_burst_terminate[0] => cfg_enable_burst_terminate[0].IN1
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN6
cfg_enable_auto_corr[0] => cfg_enable_auto_corr[0].IN2
cfg_enable_ecc_code_overwrites[0] => cfg_enable_ecc_code_overwrites[0].IN1
cfg_enable_no_dm[0] => cfg_enable_no_dm[0].IN4
cfg_gen_sbe[0] => cfg_gen_sbe[0].IN1
cfg_gen_dbe[0] => cfg_gen_dbe[0].IN1
cfg_enable_intr[0] => cfg_enable_intr[0].IN1
cfg_mask_sbe_intr[0] => cfg_mask_sbe_intr[0].IN1
cfg_mask_dbe_intr[0] => cfg_mask_dbe_intr[0].IN1
cfg_mask_corr_dropped_intr[0] => cfg_mask_corr_dropped_intr[0].IN1
cfg_clr_intr[0] => cfg_clr_intr[0].IN1
cfg_write_odt_chip[0] => cfg_write_odt_chip[0].IN1
cfg_read_odt_chip[0] => cfg_read_odt_chip[0].IN1
ecc_interrupt <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.ecc_interrupt
sts_sbe_error[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_error
sts_dbe_error[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_error
sts_corr_dropped[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped
sts_sbe_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_dbe_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_corr_dropped_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_err_addr[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[8] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[9] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[10] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[11] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[12] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[13] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[14] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[15] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[16] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[17] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[18] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[19] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[20] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[21] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[22] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_corr_dropped_addr[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[8] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[9] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[10] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[11] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[12] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[13] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[14] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[15] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[16] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[17] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[18] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[19] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[20] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[21] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[22] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
cfg_cal_req => comb.IN1
sts_cal_fail <= ctl_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
sts_cal_success <= ctl_cal_success.DB_MAX_OUTPUT_PORT_TYPE
cfg_enable_dqs_tracking => cfg_enable_dqs_tracking.IN1
afi_ctl_refresh_done[0] <= alt_mem_ddrx_sideband:sideband_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_sideband:sideband_inst.afi_ctl_long_idle
tbp_empty <= tbp_empty.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_busy <= alt_mem_ddrx_cmd_gen:cmd_gen_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_sideband:sideband_inst.sideband_in_refresh


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst
itf_cmd_ready <= itf_cmd_ready.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_valid => cmd_read.IN0
itf_cmd_valid => cmd_write.IN0
itf_cmd_valid => cmd_valid.IN0
itf_cmd => cmd_write.IN1
itf_cmd => cmd_read.IN1
itf_cmd_address[0] => cmd_address[0].DATAIN
itf_cmd_address[1] => cmd_address[1].DATAIN
itf_cmd_address[2] => cmd_address[2].DATAIN
itf_cmd_address[3] => cmd_address[3].DATAIN
itf_cmd_address[4] => cmd_address[4].DATAIN
itf_cmd_address[5] => cmd_address[5].DATAIN
itf_cmd_address[6] => cmd_address[6].DATAIN
itf_cmd_address[7] => cmd_address[7].DATAIN
itf_cmd_address[8] => cmd_address[8].DATAIN
itf_cmd_address[9] => cmd_address[9].DATAIN
itf_cmd_address[10] => cmd_address[10].DATAIN
itf_cmd_address[11] => cmd_address[11].DATAIN
itf_cmd_address[12] => cmd_address[12].DATAIN
itf_cmd_address[13] => cmd_address[13].DATAIN
itf_cmd_address[14] => cmd_address[14].DATAIN
itf_cmd_address[15] => cmd_address[15].DATAIN
itf_cmd_address[16] => cmd_address[16].DATAIN
itf_cmd_address[17] => cmd_address[17].DATAIN
itf_cmd_address[18] => cmd_address[18].DATAIN
itf_cmd_address[19] => cmd_address[19].DATAIN
itf_cmd_address[20] => cmd_address[20].DATAIN
itf_cmd_address[21] => cmd_address[21].DATAIN
itf_cmd_address[22] => cmd_address[22].DATAIN
itf_cmd_burstlen[0] => cmd_size[0].DATAIN
itf_cmd_id[0] => cmd_id[0].DATAIN
itf_cmd_id[1] => cmd_id[1].DATAIN
itf_cmd_id[2] => cmd_id[2].DATAIN
itf_cmd_id[3] => cmd_id[3].DATAIN
itf_cmd_id[4] => cmd_id[4].DATAIN
itf_cmd_id[5] => cmd_id[5].DATAIN
itf_cmd_id[6] => cmd_id[6].DATAIN
itf_cmd_id[7] => cmd_id[7].DATAIN
itf_cmd_priority => cmd_priority.DATAIN
itf_cmd_autopercharge => cmd_autoprecharge.DATAIN
itf_cmd_multicast => cmd_multicast.DATAIN
itf_wr_data_ready <= itf_wr_data_ready.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_valid => write_data_valid.DATAIN
itf_wr_data[0] => write_data[0].DATAIN
itf_wr_data[1] => write_data[1].DATAIN
itf_wr_data[2] => write_data[2].DATAIN
itf_wr_data[3] => write_data[3].DATAIN
itf_wr_data[4] => write_data[4].DATAIN
itf_wr_data[5] => write_data[5].DATAIN
itf_wr_data[6] => write_data[6].DATAIN
itf_wr_data[7] => write_data[7].DATAIN
itf_wr_data[8] => write_data[8].DATAIN
itf_wr_data[9] => write_data[9].DATAIN
itf_wr_data[10] => write_data[10].DATAIN
itf_wr_data[11] => write_data[11].DATAIN
itf_wr_data[12] => write_data[12].DATAIN
itf_wr_data[13] => write_data[13].DATAIN
itf_wr_data[14] => write_data[14].DATAIN
itf_wr_data[15] => write_data[15].DATAIN
itf_wr_data[16] => write_data[16].DATAIN
itf_wr_data[17] => write_data[17].DATAIN
itf_wr_data[18] => write_data[18].DATAIN
itf_wr_data[19] => write_data[19].DATAIN
itf_wr_data[20] => write_data[20].DATAIN
itf_wr_data[21] => write_data[21].DATAIN
itf_wr_data[22] => write_data[22].DATAIN
itf_wr_data[23] => write_data[23].DATAIN
itf_wr_data[24] => write_data[24].DATAIN
itf_wr_data[25] => write_data[25].DATAIN
itf_wr_data[26] => write_data[26].DATAIN
itf_wr_data[27] => write_data[27].DATAIN
itf_wr_data[28] => write_data[28].DATAIN
itf_wr_data[29] => write_data[29].DATAIN
itf_wr_data[30] => write_data[30].DATAIN
itf_wr_data[31] => write_data[31].DATAIN
itf_wr_data_byte_en[0] => byte_en[0].DATAIN
itf_wr_data_byte_en[1] => byte_en[1].DATAIN
itf_wr_data_byte_en[2] => byte_en[2].DATAIN
itf_wr_data_byte_en[3] => byte_en[3].DATAIN
itf_wr_data_begin => ~NO_FANOUT~
itf_wr_data_last => ~NO_FANOUT~
itf_wr_data_id[0] => write_data_id[0].DATAIN
itf_wr_data_id[1] => write_data_id[1].DATAIN
itf_wr_data_id[2] => write_data_id[2].DATAIN
itf_wr_data_id[3] => write_data_id[3].DATAIN
itf_wr_data_id[4] => write_data_id[4].DATAIN
itf_wr_data_id[5] => write_data_id[5].DATAIN
itf_wr_data_id[6] => write_data_id[6].DATAIN
itf_wr_data_id[7] => write_data_id[7].DATAIN
itf_rd_data_ready => ~NO_FANOUT~
itf_rd_data_valid <= read_data_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[0] <= read_data[0].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[1] <= read_data[1].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[2] <= read_data[2].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[3] <= read_data[3].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[4] <= read_data[4].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[5] <= read_data[5].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[6] <= read_data[6].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[7] <= read_data[7].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[8] <= read_data[8].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[9] <= read_data[9].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[10] <= read_data[10].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[11] <= read_data[11].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[12] <= read_data[12].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[13] <= read_data[13].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[14] <= read_data[14].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[15] <= read_data[15].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[16] <= read_data[16].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[17] <= read_data[17].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[18] <= read_data[18].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[19] <= read_data[19].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[20] <= read_data[20].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[21] <= read_data[21].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[22] <= read_data[22].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[23] <= read_data[23].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[24] <= read_data[24].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[25] <= read_data[25].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[26] <= read_data[26].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[27] <= read_data[27].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[28] <= read_data[28].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[29] <= read_data[29].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[30] <= read_data[30].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[31] <= read_data[31].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_error <= read_data_error.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_begin <= read_data_begin.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_last <= read_data_last.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[0] <= read_data_localid[0].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[1] <= read_data_localid[1].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[2] <= read_data_localid[2].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[3] <= read_data_localid[3].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[4] <= read_data_localid[4].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[5] <= read_data_localid[5].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[6] <= read_data_localid[6].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[7] <= read_data_localid[7].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[0] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[1] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[2] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[3] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[4] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[5] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[6] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[7] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early_valid <= itf_rd_data_id_early_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_full => itf_cmd_ready.IN0
cmd_valid <= cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_address[0] <= itf_cmd_address[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[1] <= itf_cmd_address[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[2] <= itf_cmd_address[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[3] <= itf_cmd_address[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[4] <= itf_cmd_address[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[5] <= itf_cmd_address[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[6] <= itf_cmd_address[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[7] <= itf_cmd_address[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[8] <= itf_cmd_address[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[9] <= itf_cmd_address[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[10] <= itf_cmd_address[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[11] <= itf_cmd_address[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[12] <= itf_cmd_address[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[13] <= itf_cmd_address[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[14] <= itf_cmd_address[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[15] <= itf_cmd_address[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[16] <= itf_cmd_address[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[17] <= itf_cmd_address[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[18] <= itf_cmd_address[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[19] <= itf_cmd_address[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[20] <= itf_cmd_address[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[21] <= itf_cmd_address[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[22] <= itf_cmd_address[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_write <= cmd_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_read <= cmd_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_multicast <= itf_cmd_multicast.DB_MAX_OUTPUT_PORT_TYPE
cmd_size[0] <= itf_cmd_burstlen[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_priority <= itf_cmd_priority.DB_MAX_OUTPUT_PORT_TYPE
cmd_autoprecharge <= itf_cmd_autopercharge.DB_MAX_OUTPUT_PORT_TYPE
cmd_id[0] <= itf_cmd_id[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[1] <= itf_cmd_id[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[2] <= itf_cmd_id[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[3] <= itf_cmd_id[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[4] <= itf_cmd_id[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[5] <= itf_cmd_id[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[6] <= itf_cmd_id[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[7] <= itf_cmd_id[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data_mem_full => itf_wr_data_ready.IN0
write_data_id[0] <= itf_wr_data_id[0].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[1] <= itf_wr_data_id[1].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[2] <= itf_wr_data_id[2].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[3] <= itf_wr_data_id[3].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[4] <= itf_wr_data_id[4].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[5] <= itf_wr_data_id[5].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[6] <= itf_wr_data_id[6].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[7] <= itf_wr_data_id[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[0] <= itf_wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
write_data[1] <= itf_wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
write_data[2] <= itf_wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
write_data[3] <= itf_wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
write_data[4] <= itf_wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
write_data[5] <= itf_wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
write_data[6] <= itf_wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
write_data[7] <= itf_wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[8] <= itf_wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
write_data[9] <= itf_wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
write_data[10] <= itf_wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
write_data[11] <= itf_wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
write_data[12] <= itf_wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
write_data[13] <= itf_wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
write_data[14] <= itf_wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
write_data[15] <= itf_wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
write_data[16] <= itf_wr_data[16].DB_MAX_OUTPUT_PORT_TYPE
write_data[17] <= itf_wr_data[17].DB_MAX_OUTPUT_PORT_TYPE
write_data[18] <= itf_wr_data[18].DB_MAX_OUTPUT_PORT_TYPE
write_data[19] <= itf_wr_data[19].DB_MAX_OUTPUT_PORT_TYPE
write_data[20] <= itf_wr_data[20].DB_MAX_OUTPUT_PORT_TYPE
write_data[21] <= itf_wr_data[21].DB_MAX_OUTPUT_PORT_TYPE
write_data[22] <= itf_wr_data[22].DB_MAX_OUTPUT_PORT_TYPE
write_data[23] <= itf_wr_data[23].DB_MAX_OUTPUT_PORT_TYPE
write_data[24] <= itf_wr_data[24].DB_MAX_OUTPUT_PORT_TYPE
write_data[25] <= itf_wr_data[25].DB_MAX_OUTPUT_PORT_TYPE
write_data[26] <= itf_wr_data[26].DB_MAX_OUTPUT_PORT_TYPE
write_data[27] <= itf_wr_data[27].DB_MAX_OUTPUT_PORT_TYPE
write_data[28] <= itf_wr_data[28].DB_MAX_OUTPUT_PORT_TYPE
write_data[29] <= itf_wr_data[29].DB_MAX_OUTPUT_PORT_TYPE
write_data[30] <= itf_wr_data[30].DB_MAX_OUTPUT_PORT_TYPE
write_data[31] <= itf_wr_data[31].DB_MAX_OUTPUT_PORT_TYPE
byte_en[0] <= itf_wr_data_byte_en[0].DB_MAX_OUTPUT_PORT_TYPE
byte_en[1] <= itf_wr_data_byte_en[1].DB_MAX_OUTPUT_PORT_TYPE
byte_en[2] <= itf_wr_data_byte_en[2].DB_MAX_OUTPUT_PORT_TYPE
byte_en[3] <= itf_wr_data_byte_en[3].DB_MAX_OUTPUT_PORT_TYPE
write_data_valid <= itf_wr_data_valid.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] => itf_rd_data[0].DATAIN
read_data[1] => itf_rd_data[1].DATAIN
read_data[2] => itf_rd_data[2].DATAIN
read_data[3] => itf_rd_data[3].DATAIN
read_data[4] => itf_rd_data[4].DATAIN
read_data[5] => itf_rd_data[5].DATAIN
read_data[6] => itf_rd_data[6].DATAIN
read_data[7] => itf_rd_data[7].DATAIN
read_data[8] => itf_rd_data[8].DATAIN
read_data[9] => itf_rd_data[9].DATAIN
read_data[10] => itf_rd_data[10].DATAIN
read_data[11] => itf_rd_data[11].DATAIN
read_data[12] => itf_rd_data[12].DATAIN
read_data[13] => itf_rd_data[13].DATAIN
read_data[14] => itf_rd_data[14].DATAIN
read_data[15] => itf_rd_data[15].DATAIN
read_data[16] => itf_rd_data[16].DATAIN
read_data[17] => itf_rd_data[17].DATAIN
read_data[18] => itf_rd_data[18].DATAIN
read_data[19] => itf_rd_data[19].DATAIN
read_data[20] => itf_rd_data[20].DATAIN
read_data[21] => itf_rd_data[21].DATAIN
read_data[22] => itf_rd_data[22].DATAIN
read_data[23] => itf_rd_data[23].DATAIN
read_data[24] => itf_rd_data[24].DATAIN
read_data[25] => itf_rd_data[25].DATAIN
read_data[26] => itf_rd_data[26].DATAIN
read_data[27] => itf_rd_data[27].DATAIN
read_data[28] => itf_rd_data[28].DATAIN
read_data[29] => itf_rd_data[29].DATAIN
read_data[30] => itf_rd_data[30].DATAIN
read_data[31] => itf_rd_data[31].DATAIN
read_data_valid => itf_rd_data_valid.DATAIN
read_data_error => itf_rd_data_error.DATAIN
read_data_localid[0] => itf_rd_data_id[0].DATAIN
read_data_localid[1] => itf_rd_data_id[1].DATAIN
read_data_localid[2] => itf_rd_data_id[2].DATAIN
read_data_localid[3] => itf_rd_data_id[3].DATAIN
read_data_localid[4] => itf_rd_data_id[4].DATAIN
read_data_localid[5] => itf_rd_data_id[5].DATAIN
read_data_localid[6] => itf_rd_data_id[6].DATAIN
read_data_localid[7] => itf_rd_data_id[7].DATAIN
read_data_begin => itf_rd_data_begin.DATAIN
read_data_last => itf_rd_data_last.DATAIN
local_refresh_req => rfsh_req.DATAIN
local_refresh_chip[0] => rfsh_chip[0].DATAIN
local_zqcal_req => zqcal_req.DATAIN
local_deep_powerdn_req => deep_powerdn_req.DATAIN
local_deep_powerdn_chip[0] => deep_powerdn_chip[0].DATAIN
local_self_rfsh_req => self_rfsh_req.DATAIN
local_self_rfsh_chip[0] => self_rfsh_chip[0].DATAIN
local_refresh_ack <= rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_deep_powerdn_ack <= deep_powerdn_ack.DB_MAX_OUTPUT_PORT_TYPE
local_power_down_ack <= power_down_ack.DB_MAX_OUTPUT_PORT_TYPE
local_self_rfsh_ack <= self_rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => ~NO_FANOUT~
bg_do_read[1] => itf_rd_data_id_early_valid.IN1
bg_do_rmw_correct[0] => ~NO_FANOUT~
bg_do_rmw_correct[1] => itf_rd_data_id_early_valid.IN0
bg_do_rmw_partial[0] => ~NO_FANOUT~
bg_do_rmw_partial[1] => itf_rd_data_id_early_valid.IN1
bg_localid[0] => itf_rd_data_id_early.DATAB
bg_localid[1] => itf_rd_data_id_early.DATAB
bg_localid[2] => itf_rd_data_id_early.DATAB
bg_localid[3] => itf_rd_data_id_early.DATAB
bg_localid[4] => itf_rd_data_id_early.DATAB
bg_localid[5] => itf_rd_data_id_early.DATAB
bg_localid[6] => itf_rd_data_id_early.DATAB
bg_localid[7] => itf_rd_data_id_early.DATAB
rfsh_req <= local_refresh_req.DB_MAX_OUTPUT_PORT_TYPE
rfsh_chip[0] <= local_refresh_chip[0].DB_MAX_OUTPUT_PORT_TYPE
zqcal_req <= local_zqcal_req.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_req <= local_deep_powerdn_req.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_chip[0] <= local_deep_powerdn_chip[0].DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_req <= local_self_rfsh_req.DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_chip[0] <= local_self_rfsh_chip[0].DB_MAX_OUTPUT_PORT_TYPE
rfsh_ack => local_refresh_ack.DATAIN
deep_powerdn_ack => local_deep_powerdn_ack.DATAIN
power_down_ack => local_power_down_ack.DATAIN
self_rfsh_ack => local_self_rfsh_ack.DATAIN
init_done => itf_cmd_ready.IN1
init_done => itf_wr_data_ready.IN1
init_done => cmd_read.IN1
init_done => cmd_write.IN1
init_done => cmd_valid.IN1
init_done => local_init_done.DATAIN


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst
ctl_clk => waiting_to_load.CLK
ctl_clk => partial_opr.CLK
ctl_clk => partial.CLK
ctl_clk => errcmd_ready~reg0.CLK
ctl_clk => correct.CLK
ctl_clk => in_progress.CLK
ctl_clk => ecc_rmw_write.CLK
ctl_clk => ecc_rmw_read.CLK
ctl_clk => ecc_write.CLK
ctl_clk => ecc_read.CLK
ctl_clk => ecc_busy.CLK
ctl_clk => ecc_priority.CLK
ctl_clk => ecc_localid[0].CLK
ctl_clk => ecc_localid[1].CLK
ctl_clk => ecc_localid[2].CLK
ctl_clk => ecc_localid[3].CLK
ctl_clk => ecc_localid[4].CLK
ctl_clk => ecc_localid[5].CLK
ctl_clk => ecc_localid[6].CLK
ctl_clk => ecc_localid[7].CLK
ctl_clk => ecc_dataid[0].CLK
ctl_clk => ecc_dataid[1].CLK
ctl_clk => ecc_dataid[2].CLK
ctl_clk => ecc_dataid[3].CLK
ctl_clk => ecc_multicast.CLK
ctl_clk => ecc_autopch.CLK
ctl_clk => ecc_size[0].CLK
ctl_clk => ecc_size[1].CLK
ctl_clk => ecc_size[2].CLK
ctl_clk => ecc_size[3].CLK
ctl_clk => ecc_col_addr[0].CLK
ctl_clk => ecc_col_addr[1].CLK
ctl_clk => ecc_col_addr[2].CLK
ctl_clk => ecc_col_addr[3].CLK
ctl_clk => ecc_col_addr[4].CLK
ctl_clk => ecc_col_addr[5].CLK
ctl_clk => ecc_col_addr[6].CLK
ctl_clk => ecc_col_addr[7].CLK
ctl_clk => ecc_col_addr[8].CLK
ctl_clk => ecc_row_addr[0].CLK
ctl_clk => ecc_row_addr[1].CLK
ctl_clk => ecc_row_addr[2].CLK
ctl_clk => ecc_row_addr[3].CLK
ctl_clk => ecc_row_addr[4].CLK
ctl_clk => ecc_row_addr[5].CLK
ctl_clk => ecc_row_addr[6].CLK
ctl_clk => ecc_row_addr[7].CLK
ctl_clk => ecc_row_addr[8].CLK
ctl_clk => ecc_row_addr[9].CLK
ctl_clk => ecc_row_addr[10].CLK
ctl_clk => ecc_row_addr[11].CLK
ctl_clk => ecc_row_addr[12].CLK
ctl_clk => ecc_bank_addr[0].CLK
ctl_clk => ecc_bank_addr[1].CLK
ctl_clk => ecc_cs_addr[0].CLK
ctl_clk => buf_col_addr[0].CLK
ctl_clk => buf_col_addr[1].CLK
ctl_clk => buf_col_addr[2].CLK
ctl_clk => buf_col_addr[3].CLK
ctl_clk => buf_col_addr[4].CLK
ctl_clk => buf_col_addr[5].CLK
ctl_clk => buf_col_addr[6].CLK
ctl_clk => buf_col_addr[7].CLK
ctl_clk => buf_col_addr[8].CLK
ctl_clk => buf_row_addr[0].CLK
ctl_clk => buf_row_addr[1].CLK
ctl_clk => buf_row_addr[2].CLK
ctl_clk => buf_row_addr[3].CLK
ctl_clk => buf_row_addr[4].CLK
ctl_clk => buf_row_addr[5].CLK
ctl_clk => buf_row_addr[6].CLK
ctl_clk => buf_row_addr[7].CLK
ctl_clk => buf_row_addr[8].CLK
ctl_clk => buf_row_addr[9].CLK
ctl_clk => buf_row_addr[10].CLK
ctl_clk => buf_row_addr[11].CLK
ctl_clk => buf_row_addr[12].CLK
ctl_clk => buf_bank_addr[0].CLK
ctl_clk => buf_bank_addr[1].CLK
ctl_clk => buf_cs_addr[0].CLK
ctl_clk => buf_localid[0].CLK
ctl_clk => buf_localid[1].CLK
ctl_clk => buf_localid[2].CLK
ctl_clk => buf_localid[3].CLK
ctl_clk => buf_localid[4].CLK
ctl_clk => buf_localid[5].CLK
ctl_clk => buf_localid[6].CLK
ctl_clk => buf_localid[7].CLK
ctl_clk => buf_priority.CLK
ctl_clk => buf_multicast.CLK
ctl_clk => buf_autopch_req.CLK
ctl_clk => buf_write_req.CLK
ctl_clk => buf_read_req.CLK
ctl_clk => int_buf_row_addr_reach_max[0].CLK
ctl_clk => int_buf_row_addr_reach_max[1].CLK
ctl_clk => int_buf_row_addr_reach_max[2].CLK
ctl_clk => int_buf_row_addr_reach_max[3].CLK
ctl_clk => buf_col_addr_reach_max.CLK
ctl_clk => buf_bank_addr_reach_max.CLK
ctl_clk => buf_chip_addr_reach_max.CLK
ctl_clk => decrmntd_size[0].CLK
ctl_clk => decrmntd_size[1].CLK
ctl_clk => decrmntd_size[2].CLK
ctl_clk => decrmntd_size[3].CLK
ctl_clk => buf_size[0].CLK
ctl_clk => buf_size[1].CLK
ctl_clk => split_localid[0].CLK
ctl_clk => split_localid[1].CLK
ctl_clk => split_localid[2].CLK
ctl_clk => split_localid[3].CLK
ctl_clk => split_localid[4].CLK
ctl_clk => split_localid[5].CLK
ctl_clk => split_localid[6].CLK
ctl_clk => split_localid[7].CLK
ctl_clk => split_priority.CLK
ctl_clk => split_multicast.CLK
ctl_clk => split_autopch.CLK
ctl_clk => split_size[0].CLK
ctl_clk => split_size[1].CLK
ctl_clk => split_size[2].CLK
ctl_clk => split_size[3].CLK
ctl_clk => split_write.CLK
ctl_clk => split_read.CLK
ctl_clk => split_col_addr[0].CLK
ctl_clk => split_col_addr[1].CLK
ctl_clk => split_col_addr[2].CLK
ctl_clk => split_col_addr[3].CLK
ctl_clk => split_col_addr[4].CLK
ctl_clk => split_col_addr[5].CLK
ctl_clk => split_col_addr[6].CLK
ctl_clk => split_col_addr[7].CLK
ctl_clk => split_col_addr[8].CLK
ctl_clk => split_row_addr[0].CLK
ctl_clk => split_row_addr[1].CLK
ctl_clk => split_row_addr[2].CLK
ctl_clk => split_row_addr[3].CLK
ctl_clk => split_row_addr[4].CLK
ctl_clk => split_row_addr[5].CLK
ctl_clk => split_row_addr[6].CLK
ctl_clk => split_row_addr[7].CLK
ctl_clk => split_row_addr[8].CLK
ctl_clk => split_row_addr[9].CLK
ctl_clk => split_row_addr[10].CLK
ctl_clk => split_row_addr[11].CLK
ctl_clk => split_row_addr[12].CLK
ctl_clk => split_bank_addr[0].CLK
ctl_clk => split_bank_addr[1].CLK
ctl_clk => split_cs_addr[0].CLK
ctl_clk => generating.CLK
ctl_clk => deassert_ready.CLK
ctl_reset_n => split_localid[0].ACLR
ctl_reset_n => split_localid[1].ACLR
ctl_reset_n => split_localid[2].ACLR
ctl_reset_n => split_localid[3].ACLR
ctl_reset_n => split_localid[4].ACLR
ctl_reset_n => split_localid[5].ACLR
ctl_reset_n => split_localid[6].ACLR
ctl_reset_n => split_localid[7].ACLR
ctl_reset_n => split_priority.ACLR
ctl_reset_n => split_multicast.ACLR
ctl_reset_n => split_autopch.ACLR
ctl_reset_n => split_size[0].ACLR
ctl_reset_n => split_size[1].ACLR
ctl_reset_n => split_size[2].ACLR
ctl_reset_n => split_size[3].ACLR
ctl_reset_n => split_write.ACLR
ctl_reset_n => split_read.ACLR
ctl_reset_n => split_col_addr[0].ACLR
ctl_reset_n => split_col_addr[1].ACLR
ctl_reset_n => split_col_addr[2].ACLR
ctl_reset_n => split_col_addr[3].ACLR
ctl_reset_n => split_col_addr[4].ACLR
ctl_reset_n => split_col_addr[5].ACLR
ctl_reset_n => split_col_addr[6].ACLR
ctl_reset_n => split_col_addr[7].ACLR
ctl_reset_n => split_col_addr[8].ACLR
ctl_reset_n => split_row_addr[0].ACLR
ctl_reset_n => split_row_addr[1].ACLR
ctl_reset_n => split_row_addr[2].ACLR
ctl_reset_n => split_row_addr[3].ACLR
ctl_reset_n => split_row_addr[4].ACLR
ctl_reset_n => split_row_addr[5].ACLR
ctl_reset_n => split_row_addr[6].ACLR
ctl_reset_n => split_row_addr[7].ACLR
ctl_reset_n => split_row_addr[8].ACLR
ctl_reset_n => split_row_addr[9].ACLR
ctl_reset_n => split_row_addr[10].ACLR
ctl_reset_n => split_row_addr[11].ACLR
ctl_reset_n => split_row_addr[12].ACLR
ctl_reset_n => split_bank_addr[0].ACLR
ctl_reset_n => split_bank_addr[1].ACLR
ctl_reset_n => split_cs_addr[0].ACLR
ctl_reset_n => partial_opr.ACLR
ctl_reset_n => partial.ACLR
ctl_reset_n => errcmd_ready~reg0.ACLR
ctl_reset_n => correct.ACLR
ctl_reset_n => in_progress.ACLR
ctl_reset_n => ecc_rmw_write.ACLR
ctl_reset_n => ecc_rmw_read.ACLR
ctl_reset_n => ecc_write.ACLR
ctl_reset_n => ecc_read.ACLR
ctl_reset_n => ecc_busy.ACLR
ctl_reset_n => waiting_to_load.ACLR
ctl_reset_n => deassert_ready.ACLR
ctl_reset_n => generating.ACLR
ctl_reset_n => decrmntd_size[0].ACLR
ctl_reset_n => decrmntd_size[1].ACLR
ctl_reset_n => decrmntd_size[2].ACLR
ctl_reset_n => decrmntd_size[3].ACLR
ctl_reset_n => buf_size[0].ACLR
ctl_reset_n => buf_size[1].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[0].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[1].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[2].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[3].ACLR
ctl_reset_n => buf_col_addr_reach_max.ACLR
ctl_reset_n => buf_bank_addr_reach_max.ACLR
ctl_reset_n => buf_chip_addr_reach_max.ACLR
ctl_reset_n => buf_localid[0].ACLR
ctl_reset_n => buf_localid[1].ACLR
ctl_reset_n => buf_localid[2].ACLR
ctl_reset_n => buf_localid[3].ACLR
ctl_reset_n => buf_localid[4].ACLR
ctl_reset_n => buf_localid[5].ACLR
ctl_reset_n => buf_localid[6].ACLR
ctl_reset_n => buf_localid[7].ACLR
ctl_reset_n => buf_priority.ACLR
ctl_reset_n => buf_multicast.ACLR
ctl_reset_n => buf_autopch_req.ACLR
ctl_reset_n => buf_write_req.ACLR
ctl_reset_n => buf_read_req.ACLR
ctl_reset_n => buf_col_addr[0].ACLR
ctl_reset_n => buf_col_addr[1].ACLR
ctl_reset_n => buf_col_addr[2].ACLR
ctl_reset_n => buf_col_addr[3].ACLR
ctl_reset_n => buf_col_addr[4].ACLR
ctl_reset_n => buf_col_addr[5].ACLR
ctl_reset_n => buf_col_addr[6].ACLR
ctl_reset_n => buf_col_addr[7].ACLR
ctl_reset_n => buf_col_addr[8].ACLR
ctl_reset_n => buf_row_addr[0].ACLR
ctl_reset_n => buf_row_addr[1].ACLR
ctl_reset_n => buf_row_addr[2].ACLR
ctl_reset_n => buf_row_addr[3].ACLR
ctl_reset_n => buf_row_addr[4].ACLR
ctl_reset_n => buf_row_addr[5].ACLR
ctl_reset_n => buf_row_addr[6].ACLR
ctl_reset_n => buf_row_addr[7].ACLR
ctl_reset_n => buf_row_addr[8].ACLR
ctl_reset_n => buf_row_addr[9].ACLR
ctl_reset_n => buf_row_addr[10].ACLR
ctl_reset_n => buf_row_addr[11].ACLR
ctl_reset_n => buf_row_addr[12].ACLR
ctl_reset_n => buf_bank_addr[0].ACLR
ctl_reset_n => buf_bank_addr[1].ACLR
ctl_reset_n => buf_cs_addr[0].ACLR
ctl_reset_n => ecc_priority.ACLR
ctl_reset_n => ecc_localid[0].ACLR
ctl_reset_n => ecc_localid[1].ACLR
ctl_reset_n => ecc_localid[2].ACLR
ctl_reset_n => ecc_localid[3].ACLR
ctl_reset_n => ecc_localid[4].ACLR
ctl_reset_n => ecc_localid[5].ACLR
ctl_reset_n => ecc_localid[6].ACLR
ctl_reset_n => ecc_localid[7].ACLR
ctl_reset_n => ecc_dataid[0].ACLR
ctl_reset_n => ecc_dataid[1].ACLR
ctl_reset_n => ecc_dataid[2].ACLR
ctl_reset_n => ecc_dataid[3].ACLR
ctl_reset_n => ecc_multicast.ACLR
ctl_reset_n => ecc_autopch.ACLR
ctl_reset_n => ecc_size[0].ACLR
ctl_reset_n => ecc_size[1].ACLR
ctl_reset_n => ecc_size[2].ACLR
ctl_reset_n => ecc_size[3].ACLR
ctl_reset_n => ecc_col_addr[0].ACLR
ctl_reset_n => ecc_col_addr[1].ACLR
ctl_reset_n => ecc_col_addr[2].ACLR
ctl_reset_n => ecc_col_addr[3].ACLR
ctl_reset_n => ecc_col_addr[4].ACLR
ctl_reset_n => ecc_col_addr[5].ACLR
ctl_reset_n => ecc_col_addr[6].ACLR
ctl_reset_n => ecc_col_addr[7].ACLR
ctl_reset_n => ecc_col_addr[8].ACLR
ctl_reset_n => ecc_row_addr[0].ACLR
ctl_reset_n => ecc_row_addr[1].ACLR
ctl_reset_n => ecc_row_addr[2].ACLR
ctl_reset_n => ecc_row_addr[3].ACLR
ctl_reset_n => ecc_row_addr[4].ACLR
ctl_reset_n => ecc_row_addr[5].ACLR
ctl_reset_n => ecc_row_addr[6].ACLR
ctl_reset_n => ecc_row_addr[7].ACLR
ctl_reset_n => ecc_row_addr[8].ACLR
ctl_reset_n => ecc_row_addr[9].ACLR
ctl_reset_n => ecc_row_addr[10].ACLR
ctl_reset_n => ecc_row_addr[11].ACLR
ctl_reset_n => ecc_row_addr[12].ACLR
ctl_reset_n => ecc_bank_addr[0].ACLR
ctl_reset_n => ecc_bank_addr[1].ACLR
ctl_reset_n => ecc_cs_addr[0].ACLR
tbp_full => proc_busy.DATAA
tbp_full => queue_full.IN1
tbp_full => waiting_to_load.DATAIN
tbp_full => always27.IN1
tbp_full => always27.IN1
tbp_full => always27.IN0
tbp_load[0] => tbp_load_index.DATAA
tbp_load[1] => tbp_load_index.DATAA
tbp_load[2] => tbp_load_index.DATAA
tbp_load[3] => tbp_load_index.DATAA
tbp_read[0] => always31.IN1
tbp_read[1] => always31.IN1
tbp_read[2] => always31.IN1
tbp_read[3] => always31.IN1
tbp_write[0] => always31.IN1
tbp_write[1] => always31.IN1
tbp_write[2] => always31.IN1
tbp_write[3] => always31.IN1
tbp_chipsel[0] => always31.IN1
tbp_chipsel[1] => always31.IN1
tbp_chipsel[2] => always31.IN1
tbp_chipsel[3] => always31.IN1
tbp_bank[0] => Equal27.IN1
tbp_bank[1] => Equal27.IN0
tbp_bank[2] => Equal33.IN1
tbp_bank[3] => Equal33.IN0
tbp_bank[4] => Equal39.IN1
tbp_bank[5] => Equal39.IN0
tbp_bank[6] => Equal45.IN1
tbp_bank[7] => Equal45.IN0
tbp_row[0] => Equal28.IN2
tbp_row[1] => Equal28.IN1
tbp_row[2] => Equal28.IN0
tbp_row[3] => Equal29.IN2
tbp_row[4] => Equal29.IN1
tbp_row[5] => Equal29.IN0
tbp_row[6] => Equal30.IN2
tbp_row[7] => Equal30.IN1
tbp_row[8] => Equal30.IN0
tbp_row[9] => Equal31.IN3
tbp_row[10] => Equal31.IN2
tbp_row[11] => Equal31.IN1
tbp_row[12] => Equal31.IN0
tbp_row[13] => Equal34.IN2
tbp_row[14] => Equal34.IN1
tbp_row[15] => Equal34.IN0
tbp_row[16] => Equal35.IN2
tbp_row[17] => Equal35.IN1
tbp_row[18] => Equal35.IN0
tbp_row[19] => Equal36.IN2
tbp_row[20] => Equal36.IN1
tbp_row[21] => Equal36.IN0
tbp_row[22] => Equal37.IN3
tbp_row[23] => Equal37.IN2
tbp_row[24] => Equal37.IN1
tbp_row[25] => Equal37.IN0
tbp_row[26] => Equal40.IN2
tbp_row[27] => Equal40.IN1
tbp_row[28] => Equal40.IN0
tbp_row[29] => Equal41.IN2
tbp_row[30] => Equal41.IN1
tbp_row[31] => Equal41.IN0
tbp_row[32] => Equal42.IN2
tbp_row[33] => Equal42.IN1
tbp_row[34] => Equal42.IN0
tbp_row[35] => Equal43.IN3
tbp_row[36] => Equal43.IN2
tbp_row[37] => Equal43.IN1
tbp_row[38] => Equal43.IN0
tbp_row[39] => Equal46.IN2
tbp_row[40] => Equal46.IN1
tbp_row[41] => Equal46.IN0
tbp_row[42] => Equal47.IN2
tbp_row[43] => Equal47.IN1
tbp_row[44] => Equal47.IN0
tbp_row[45] => Equal48.IN2
tbp_row[46] => Equal48.IN1
tbp_row[47] => Equal48.IN0
tbp_row[48] => Equal49.IN3
tbp_row[49] => Equal49.IN2
tbp_row[50] => Equal49.IN1
tbp_row[51] => Equal49.IN0
tbp_col[0] => Equal32.IN8
tbp_col[1] => Equal32.IN7
tbp_col[2] => Equal32.IN6
tbp_col[3] => Equal32.IN5
tbp_col[4] => Equal32.IN4
tbp_col[5] => Equal32.IN3
tbp_col[6] => Equal32.IN2
tbp_col[7] => Equal32.IN1
tbp_col[8] => Equal32.IN0
tbp_col[9] => Equal38.IN8
tbp_col[10] => Equal38.IN7
tbp_col[11] => Equal38.IN6
tbp_col[12] => Equal38.IN5
tbp_col[13] => Equal38.IN4
tbp_col[14] => Equal38.IN3
tbp_col[15] => Equal38.IN2
tbp_col[16] => Equal38.IN1
tbp_col[17] => Equal38.IN0
tbp_col[18] => Equal44.IN8
tbp_col[19] => Equal44.IN7
tbp_col[20] => Equal44.IN6
tbp_col[21] => Equal44.IN5
tbp_col[22] => Equal44.IN4
tbp_col[23] => Equal44.IN3
tbp_col[24] => Equal44.IN2
tbp_col[25] => Equal44.IN1
tbp_col[26] => Equal44.IN0
tbp_col[27] => Equal50.IN8
tbp_col[28] => Equal50.IN7
tbp_col[29] => Equal50.IN6
tbp_col[30] => Equal50.IN5
tbp_col[31] => Equal50.IN4
tbp_col[32] => Equal50.IN3
tbp_col[33] => Equal50.IN2
tbp_col[34] => Equal50.IN1
tbp_col[35] => Equal50.IN0
tbp_shadow_chipsel[0] => always32.IN1
tbp_shadow_chipsel[1] => always32.IN1
tbp_shadow_chipsel[2] => always32.IN1
tbp_shadow_chipsel[3] => always32.IN1
tbp_shadow_bank[0] => Equal51.IN1
tbp_shadow_bank[1] => Equal51.IN0
tbp_shadow_bank[2] => Equal53.IN1
tbp_shadow_bank[3] => Equal53.IN0
tbp_shadow_bank[4] => Equal55.IN1
tbp_shadow_bank[5] => Equal55.IN0
tbp_shadow_bank[6] => Equal57.IN1
tbp_shadow_bank[7] => Equal57.IN0
tbp_shadow_row[0] => Equal52.IN12
tbp_shadow_row[1] => Equal52.IN11
tbp_shadow_row[2] => Equal52.IN10
tbp_shadow_row[3] => Equal52.IN9
tbp_shadow_row[4] => Equal52.IN8
tbp_shadow_row[5] => Equal52.IN7
tbp_shadow_row[6] => Equal52.IN6
tbp_shadow_row[7] => Equal52.IN5
tbp_shadow_row[8] => Equal52.IN4
tbp_shadow_row[9] => Equal52.IN3
tbp_shadow_row[10] => Equal52.IN2
tbp_shadow_row[11] => Equal52.IN1
tbp_shadow_row[12] => Equal52.IN0
tbp_shadow_row[13] => Equal54.IN12
tbp_shadow_row[14] => Equal54.IN11
tbp_shadow_row[15] => Equal54.IN10
tbp_shadow_row[16] => Equal54.IN9
tbp_shadow_row[17] => Equal54.IN8
tbp_shadow_row[18] => Equal54.IN7
tbp_shadow_row[19] => Equal54.IN6
tbp_shadow_row[20] => Equal54.IN5
tbp_shadow_row[21] => Equal54.IN4
tbp_shadow_row[22] => Equal54.IN3
tbp_shadow_row[23] => Equal54.IN2
tbp_shadow_row[24] => Equal54.IN1
tbp_shadow_row[25] => Equal54.IN0
tbp_shadow_row[26] => Equal56.IN12
tbp_shadow_row[27] => Equal56.IN11
tbp_shadow_row[28] => Equal56.IN10
tbp_shadow_row[29] => Equal56.IN9
tbp_shadow_row[30] => Equal56.IN8
tbp_shadow_row[31] => Equal56.IN7
tbp_shadow_row[32] => Equal56.IN6
tbp_shadow_row[33] => Equal56.IN5
tbp_shadow_row[34] => Equal56.IN4
tbp_shadow_row[35] => Equal56.IN3
tbp_shadow_row[36] => Equal56.IN2
tbp_shadow_row[37] => Equal56.IN1
tbp_shadow_row[38] => Equal56.IN0
tbp_shadow_row[39] => Equal58.IN12
tbp_shadow_row[40] => Equal58.IN11
tbp_shadow_row[41] => Equal58.IN10
tbp_shadow_row[42] => Equal58.IN9
tbp_shadow_row[43] => Equal58.IN8
tbp_shadow_row[44] => Equal58.IN7
tbp_shadow_row[45] => Equal58.IN6
tbp_shadow_row[46] => Equal58.IN5
tbp_shadow_row[47] => Equal58.IN4
tbp_shadow_row[48] => Equal58.IN3
tbp_shadow_row[49] => Equal58.IN2
tbp_shadow_row[50] => Equal58.IN1
tbp_shadow_row[51] => Equal58.IN0
cmd_gen_load <= cmd_gen_load.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_waiting_to_load <= waiting_to_load.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_chipsel[0] <= muxed_cs_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[0] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[1] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[0] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[1] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[2] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[3] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[4] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[5] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[6] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[7] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[8] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[9] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[10] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[11] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[12] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[0] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[1] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[2] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[3] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[4] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[5] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[6] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[7] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[8] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_write <= muxed_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_read <= muxed_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_multicast <= muxed_multicast.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[0] <= muxed_size[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[1] <= muxed_size[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[2] <= muxed_size[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[3] <= muxed_size[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[0] <= muxed_localid[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[1] <= muxed_localid[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[2] <= muxed_localid[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[3] <= muxed_localid[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[4] <= muxed_localid[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[5] <= muxed_localid[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[6] <= muxed_localid[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[7] <= muxed_localid[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[0] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[1] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[2] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[3] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_priority <= muxed_priority.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_rmw_correct <= muxed_correct.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_rmw_partial <= muxed_partial.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_autopch <= muxed_autopch.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_complete <= muxed_complete.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[0] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[1] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[2] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[3] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[0] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[1] <= Equal33.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[2] <= Equal39.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[3] <= Equal45.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[0] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[1] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[2] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[3] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[0] <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[1] <= Equal38.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[2] <= Equal44.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[3] <= Equal50.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[0] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[1] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[2] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[3] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[0] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[1] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[2] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[3] <= always31.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[0] <= always32.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[1] <= always32.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[2] <= always32.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[3] <= always32.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[0] <= Equal51.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[1] <= Equal53.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[2] <= Equal55.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[3] <= Equal57.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[0] <= Equal52.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[1] <= Equal54.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[2] <= Equal56.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[3] <= Equal58.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_busy <= cmd_gen_busy.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_full <= cmd_gen_full_postq.DB_MAX_OUTPUT_PORT_TYPE
cmd_valid => copy.IN1
cmd_valid => int_split_read.IN0
cmd_valid => int_split_write.IN0
cmd_valid => cmd_gen_busy.IN1
cmd_address[0] => Mux0.IN31
cmd_address[0] => Mux1.IN36
cmd_address[0] => Mux2.IN35
cmd_address[0] => Mux3.IN36
cmd_address[0] => Mux4.IN34
cmd_address[0] => Mux5.IN36
cmd_address[0] => Mux6.IN35
cmd_address[0] => Mux7.IN36
cmd_address[0] => Mux8.IN33
cmd_address[0] => Mux9.IN36
cmd_address[0] => Mux10.IN35
cmd_address[0] => Mux11.IN31
cmd_address[0] => Mux12.IN31
cmd_address[0] => Mux13.IN31
cmd_address[0] => Mux14.IN31
cmd_address[0] => Mux15.IN31
cmd_address[0] => unaligned_burst[0].DATAA
cmd_address[0] => int_split_col_addr[1].DATAB
cmd_address[0] => Equal14.IN6
cmd_address[0] => buf_col_addr.DATAB
cmd_address[1] => Mux0.IN30
cmd_address[1] => Mux1.IN35
cmd_address[1] => Mux2.IN34
cmd_address[1] => Mux3.IN35
cmd_address[1] => Mux4.IN33
cmd_address[1] => Mux5.IN35
cmd_address[1] => Mux6.IN34
cmd_address[1] => Mux7.IN35
cmd_address[1] => Mux8.IN32
cmd_address[1] => Mux9.IN35
cmd_address[1] => Mux10.IN34
cmd_address[1] => Mux11.IN30
cmd_address[1] => Mux12.IN30
cmd_address[1] => Mux13.IN30
cmd_address[1] => Mux14.IN30
cmd_address[1] => Mux15.IN30
cmd_address[1] => unaligned_burst.DATAA
cmd_address[1] => int_split_col_addr[2].DATAB
cmd_address[1] => Equal13.IN5
cmd_address[1] => Equal14.IN5
cmd_address[1] => buf_col_addr.DATAB
cmd_address[2] => Mux0.IN29
cmd_address[2] => Mux1.IN34
cmd_address[2] => Mux2.IN33
cmd_address[2] => Mux3.IN34
cmd_address[2] => Mux4.IN32
cmd_address[2] => Mux5.IN34
cmd_address[2] => Mux6.IN33
cmd_address[2] => Mux7.IN34
cmd_address[2] => Mux8.IN31
cmd_address[2] => Mux9.IN34
cmd_address[2] => Mux10.IN33
cmd_address[2] => Mux11.IN29
cmd_address[2] => Mux12.IN29
cmd_address[2] => Mux13.IN29
cmd_address[2] => Mux14.IN29
cmd_address[2] => Mux15.IN29
cmd_address[2] => unaligned_burst.DATAA
cmd_address[2] => int_split_col_addr[3].DATAB
cmd_address[2] => Equal12.IN4
cmd_address[2] => Equal13.IN4
cmd_address[2] => Equal14.IN4
cmd_address[2] => buf_col_addr.DATAB
cmd_address[3] => Mux0.IN28
cmd_address[3] => Mux1.IN33
cmd_address[3] => Mux2.IN32
cmd_address[3] => Mux3.IN33
cmd_address[3] => Mux4.IN31
cmd_address[3] => Mux5.IN33
cmd_address[3] => Mux6.IN32
cmd_address[3] => Mux7.IN33
cmd_address[3] => Mux8.IN30
cmd_address[3] => Mux9.IN33
cmd_address[3] => Mux10.IN32
cmd_address[3] => Mux11.IN28
cmd_address[3] => Mux12.IN28
cmd_address[3] => Mux13.IN28
cmd_address[3] => Mux14.IN28
cmd_address[3] => Mux15.IN28
cmd_address[3] => int_split_col_addr[4].DATAB
cmd_address[3] => Equal11.IN3
cmd_address[3] => Equal12.IN3
cmd_address[3] => Equal13.IN3
cmd_address[3] => Equal14.IN3
cmd_address[3] => buf_col_addr.DATAB
cmd_address[4] => Mux0.IN27
cmd_address[4] => Mux1.IN32
cmd_address[4] => Mux2.IN31
cmd_address[4] => Mux3.IN32
cmd_address[4] => Mux4.IN30
cmd_address[4] => Mux5.IN32
cmd_address[4] => Mux6.IN31
cmd_address[4] => Mux7.IN32
cmd_address[4] => Mux8.IN29
cmd_address[4] => Mux9.IN32
cmd_address[4] => Mux10.IN31
cmd_address[4] => Mux11.IN27
cmd_address[4] => Mux12.IN27
cmd_address[4] => Mux13.IN27
cmd_address[4] => Mux14.IN27
cmd_address[4] => Mux15.IN27
cmd_address[4] => int_split_col_addr[5].DATAB
cmd_address[4] => Equal11.IN2
cmd_address[4] => Equal12.IN2
cmd_address[4] => Equal13.IN2
cmd_address[4] => Equal14.IN2
cmd_address[4] => buf_col_addr.DATAB
cmd_address[5] => Mux0.IN26
cmd_address[5] => Mux1.IN31
cmd_address[5] => Mux2.IN30
cmd_address[5] => Mux3.IN31
cmd_address[5] => Mux4.IN29
cmd_address[5] => Mux5.IN31
cmd_address[5] => Mux6.IN30
cmd_address[5] => Mux7.IN31
cmd_address[5] => Mux8.IN28
cmd_address[5] => Mux9.IN31
cmd_address[5] => Mux10.IN30
cmd_address[5] => Mux11.IN26
cmd_address[5] => Mux12.IN26
cmd_address[5] => Mux13.IN26
cmd_address[5] => Mux14.IN26
cmd_address[5] => Mux15.IN26
cmd_address[5] => int_split_col_addr[6].DATAB
cmd_address[5] => Equal11.IN1
cmd_address[5] => Equal12.IN1
cmd_address[5] => Equal13.IN1
cmd_address[5] => Equal14.IN1
cmd_address[5] => buf_col_addr.DATAB
cmd_address[6] => Mux0.IN25
cmd_address[6] => Mux1.IN30
cmd_address[6] => Mux2.IN29
cmd_address[6] => Mux3.IN30
cmd_address[6] => Mux4.IN28
cmd_address[6] => Mux5.IN30
cmd_address[6] => Mux6.IN29
cmd_address[6] => Mux7.IN30
cmd_address[6] => Mux8.IN27
cmd_address[6] => Mux9.IN30
cmd_address[6] => Mux10.IN29
cmd_address[6] => Mux11.IN25
cmd_address[6] => Mux12.IN25
cmd_address[6] => Mux13.IN25
cmd_address[6] => Mux14.IN25
cmd_address[6] => Mux15.IN25
cmd_address[6] => int_split_col_addr[7].DATAB
cmd_address[6] => Equal11.IN0
cmd_address[6] => Equal12.IN0
cmd_address[6] => Equal13.IN0
cmd_address[6] => Equal14.IN0
cmd_address[6] => buf_col_addr.DATAB
cmd_address[7] => int_col_addr[8].DATAB
cmd_address[7] => Mux0.IN24
cmd_address[7] => Mux1.IN29
cmd_address[7] => Mux2.IN28
cmd_address[7] => Mux3.IN29
cmd_address[7] => Mux4.IN27
cmd_address[7] => Mux5.IN29
cmd_address[7] => Mux6.IN28
cmd_address[7] => Mux7.IN29
cmd_address[7] => Mux8.IN26
cmd_address[7] => Mux9.IN29
cmd_address[7] => Mux10.IN28
cmd_address[7] => Mux11.IN24
cmd_address[7] => Mux12.IN24
cmd_address[7] => Mux13.IN24
cmd_address[7] => Mux14.IN24
cmd_address[7] => Mux15.IN24
cmd_address[8] => Mux0.IN23
cmd_address[8] => Mux1.IN28
cmd_address[8] => Mux2.IN27
cmd_address[8] => Mux3.IN28
cmd_address[8] => Mux4.IN26
cmd_address[8] => Mux5.IN28
cmd_address[8] => Mux6.IN27
cmd_address[8] => Mux7.IN28
cmd_address[8] => Mux8.IN25
cmd_address[8] => Mux9.IN28
cmd_address[8] => Mux10.IN27
cmd_address[8] => Mux11.IN23
cmd_address[8] => Mux12.IN23
cmd_address[8] => Mux13.IN23
cmd_address[8] => Mux14.IN23
cmd_address[8] => Mux15.IN23
cmd_address[9] => Mux0.IN22
cmd_address[9] => Mux1.IN27
cmd_address[9] => Mux2.IN26
cmd_address[9] => Mux3.IN27
cmd_address[9] => Mux4.IN25
cmd_address[9] => Mux5.IN27
cmd_address[9] => Mux6.IN26
cmd_address[9] => Mux7.IN27
cmd_address[9] => Mux8.IN24
cmd_address[9] => Mux9.IN27
cmd_address[9] => Mux10.IN26
cmd_address[9] => Mux11.IN22
cmd_address[9] => Mux12.IN22
cmd_address[9] => Mux13.IN22
cmd_address[9] => Mux14.IN22
cmd_address[9] => Mux15.IN22
cmd_address[10] => Mux0.IN21
cmd_address[10] => Mux1.IN26
cmd_address[10] => Mux2.IN25
cmd_address[10] => Mux3.IN26
cmd_address[10] => Mux4.IN24
cmd_address[10] => Mux5.IN26
cmd_address[10] => Mux6.IN25
cmd_address[10] => Mux7.IN26
cmd_address[10] => Mux8.IN23
cmd_address[10] => Mux9.IN26
cmd_address[10] => Mux10.IN25
cmd_address[10] => Mux11.IN21
cmd_address[10] => Mux12.IN21
cmd_address[10] => Mux13.IN21
cmd_address[10] => Mux14.IN21
cmd_address[10] => Mux15.IN21
cmd_address[11] => Mux0.IN20
cmd_address[11] => Mux1.IN25
cmd_address[11] => Mux2.IN24
cmd_address[11] => Mux3.IN25
cmd_address[11] => Mux4.IN23
cmd_address[11] => Mux5.IN25
cmd_address[11] => Mux6.IN24
cmd_address[11] => Mux7.IN25
cmd_address[11] => Mux8.IN22
cmd_address[11] => Mux9.IN25
cmd_address[11] => Mux10.IN24
cmd_address[11] => Mux11.IN20
cmd_address[11] => Mux12.IN20
cmd_address[11] => Mux13.IN20
cmd_address[11] => Mux14.IN20
cmd_address[11] => Mux15.IN20
cmd_address[12] => Mux0.IN19
cmd_address[12] => Mux1.IN24
cmd_address[12] => Mux2.IN23
cmd_address[12] => Mux3.IN24
cmd_address[12] => Mux4.IN22
cmd_address[12] => Mux5.IN24
cmd_address[12] => Mux6.IN23
cmd_address[12] => Mux7.IN24
cmd_address[12] => Mux8.IN21
cmd_address[12] => Mux9.IN24
cmd_address[12] => Mux10.IN23
cmd_address[12] => Mux11.IN19
cmd_address[12] => Mux12.IN19
cmd_address[12] => Mux13.IN19
cmd_address[12] => Mux14.IN19
cmd_address[12] => Mux15.IN19
cmd_address[13] => Mux0.IN18
cmd_address[13] => Mux1.IN23
cmd_address[13] => Mux2.IN22
cmd_address[13] => Mux3.IN23
cmd_address[13] => Mux4.IN21
cmd_address[13] => Mux5.IN23
cmd_address[13] => Mux6.IN22
cmd_address[13] => Mux7.IN23
cmd_address[13] => Mux8.IN20
cmd_address[13] => Mux9.IN23
cmd_address[13] => Mux10.IN22
cmd_address[13] => Mux11.IN18
cmd_address[13] => Mux12.IN18
cmd_address[13] => Mux13.IN18
cmd_address[13] => Mux14.IN18
cmd_address[13] => Mux15.IN18
cmd_address[14] => Mux0.IN17
cmd_address[14] => Mux1.IN22
cmd_address[14] => Mux2.IN21
cmd_address[14] => Mux3.IN22
cmd_address[14] => Mux4.IN20
cmd_address[14] => Mux5.IN22
cmd_address[14] => Mux6.IN21
cmd_address[14] => Mux7.IN22
cmd_address[14] => Mux8.IN19
cmd_address[14] => Mux9.IN22
cmd_address[14] => Mux10.IN21
cmd_address[14] => Mux11.IN17
cmd_address[14] => Mux12.IN17
cmd_address[14] => Mux13.IN17
cmd_address[14] => Mux14.IN17
cmd_address[14] => Mux15.IN17
cmd_address[15] => Mux0.IN16
cmd_address[15] => Mux1.IN21
cmd_address[15] => Mux2.IN20
cmd_address[15] => Mux3.IN21
cmd_address[15] => Mux4.IN19
cmd_address[15] => Mux5.IN21
cmd_address[15] => Mux6.IN20
cmd_address[15] => Mux7.IN21
cmd_address[15] => Mux8.IN18
cmd_address[15] => Mux9.IN21
cmd_address[15] => Mux10.IN20
cmd_address[15] => Mux11.IN16
cmd_address[15] => Mux12.IN16
cmd_address[15] => Mux13.IN16
cmd_address[15] => Mux14.IN16
cmd_address[15] => Mux15.IN16
cmd_address[16] => Mux0.IN15
cmd_address[16] => Mux1.IN20
cmd_address[16] => Mux2.IN19
cmd_address[16] => Mux3.IN20
cmd_address[16] => Mux4.IN18
cmd_address[16] => Mux5.IN20
cmd_address[16] => Mux6.IN19
cmd_address[16] => Mux7.IN20
cmd_address[16] => Mux8.IN17
cmd_address[16] => Mux9.IN20
cmd_address[16] => Mux10.IN19
cmd_address[16] => Mux11.IN15
cmd_address[16] => Mux12.IN15
cmd_address[16] => Mux13.IN15
cmd_address[16] => Mux14.IN15
cmd_address[16] => Mux15.IN15
cmd_address[17] => Mux0.IN14
cmd_address[17] => Mux1.IN19
cmd_address[17] => Mux2.IN18
cmd_address[17] => Mux3.IN19
cmd_address[17] => Mux4.IN17
cmd_address[17] => Mux5.IN19
cmd_address[17] => Mux6.IN18
cmd_address[17] => Mux7.IN19
cmd_address[17] => Mux8.IN16
cmd_address[17] => Mux9.IN19
cmd_address[17] => Mux10.IN18
cmd_address[17] => Mux11.IN14
cmd_address[17] => Mux12.IN14
cmd_address[17] => Mux13.IN14
cmd_address[17] => Mux14.IN14
cmd_address[17] => Mux15.IN14
cmd_address[18] => Mux0.IN13
cmd_address[18] => Mux1.IN18
cmd_address[18] => Mux2.IN17
cmd_address[18] => Mux3.IN18
cmd_address[18] => Mux4.IN16
cmd_address[18] => Mux5.IN18
cmd_address[18] => Mux6.IN17
cmd_address[18] => Mux7.IN18
cmd_address[18] => Mux8.IN15
cmd_address[18] => Mux9.IN18
cmd_address[18] => Mux10.IN17
cmd_address[18] => Mux11.IN13
cmd_address[18] => Mux12.IN13
cmd_address[18] => Mux13.IN13
cmd_address[18] => Mux14.IN13
cmd_address[18] => Mux15.IN13
cmd_address[19] => Mux0.IN12
cmd_address[19] => Mux1.IN17
cmd_address[19] => Mux2.IN16
cmd_address[19] => Mux3.IN17
cmd_address[19] => Mux4.IN15
cmd_address[19] => Mux5.IN17
cmd_address[19] => Mux6.IN16
cmd_address[19] => Mux7.IN17
cmd_address[19] => Mux8.IN14
cmd_address[19] => Mux9.IN17
cmd_address[19] => Mux10.IN16
cmd_address[19] => Mux11.IN12
cmd_address[19] => Mux12.IN12
cmd_address[19] => Mux13.IN12
cmd_address[19] => Mux14.IN12
cmd_address[19] => Mux15.IN12
cmd_address[20] => Mux0.IN11
cmd_address[20] => Mux1.IN16
cmd_address[20] => Mux2.IN15
cmd_address[20] => Mux3.IN16
cmd_address[20] => Mux4.IN14
cmd_address[20] => Mux5.IN16
cmd_address[20] => Mux6.IN15
cmd_address[20] => Mux7.IN16
cmd_address[20] => Mux8.IN13
cmd_address[20] => Mux9.IN16
cmd_address[20] => Mux10.IN15
cmd_address[20] => Mux11.IN11
cmd_address[20] => Mux12.IN11
cmd_address[20] => Mux13.IN11
cmd_address[20] => Mux14.IN11
cmd_address[20] => Mux15.IN11
cmd_address[21] => Mux0.IN10
cmd_address[21] => Mux1.IN15
cmd_address[21] => Mux2.IN14
cmd_address[21] => Mux3.IN15
cmd_address[21] => Mux4.IN13
cmd_address[21] => Mux5.IN15
cmd_address[21] => Mux6.IN14
cmd_address[21] => Mux7.IN15
cmd_address[21] => Mux8.IN12
cmd_address[21] => Mux9.IN15
cmd_address[21] => Mux10.IN14
cmd_address[21] => Mux11.IN10
cmd_address[21] => Mux12.IN10
cmd_address[21] => Mux13.IN10
cmd_address[21] => Mux14.IN10
cmd_address[21] => Mux15.IN10
cmd_address[22] => Mux0.IN9
cmd_address[22] => Mux1.IN14
cmd_address[22] => Mux2.IN13
cmd_address[22] => Mux3.IN14
cmd_address[22] => Mux4.IN12
cmd_address[22] => Mux5.IN14
cmd_address[22] => Mux6.IN13
cmd_address[22] => Mux7.IN14
cmd_address[22] => Mux8.IN11
cmd_address[22] => Mux9.IN14
cmd_address[22] => Mux10.IN13
cmd_address[22] => Mux11.IN9
cmd_address[22] => Mux12.IN9
cmd_address[22] => Mux13.IN9
cmd_address[22] => Mux14.IN9
cmd_address[22] => Mux15.IN9
cmd_write => int_split_write.IN1
cmd_write => buf_write_req.DATAIN
cmd_read => int_split_read.IN1
cmd_read => buf_read_req.DATAIN
cmd_id[0] => ecc_proc_localid[0].DATAB
cmd_id[0] => buf_localid[0].DATAIN
cmd_id[1] => ecc_proc_localid[1].DATAB
cmd_id[1] => buf_localid[1].DATAIN
cmd_id[2] => ecc_proc_localid[2].DATAB
cmd_id[2] => buf_localid[2].DATAIN
cmd_id[3] => ecc_proc_localid[3].DATAB
cmd_id[3] => buf_localid[3].DATAIN
cmd_id[4] => ecc_proc_localid[4].DATAB
cmd_id[4] => buf_localid[4].DATAIN
cmd_id[5] => ecc_proc_localid[5].DATAB
cmd_id[5] => buf_localid[5].DATAIN
cmd_id[6] => ecc_proc_localid[6].DATAB
cmd_id[6] => buf_localid[6].DATAIN
cmd_id[7] => ecc_proc_localid[7].DATAB
cmd_id[7] => buf_localid[7].DATAIN
cmd_multicast => int_split_multicast.DATAB
cmd_multicast => buf_multicast.DATAIN
cmd_size[0] => Add24.IN6
cmd_size[0] => LessThan3.IN8
cmd_size[0] => int_split_size.DATAB
cmd_priority => int_split_priority.DATAB
cmd_priority => buf_priority.DATAIN
cmd_autoprecharge => int_split_autopch.DATAB
cmd_autoprecharge => buf_autopch_req.DATAIN
proc_busy <= proc_busy.DB_MAX_OUTPUT_PORT_TYPE
proc_load <= proc_load.DB_MAX_OUTPUT_PORT_TYPE
proc_load_dataid <= proc_load_dataid.DB_MAX_OUTPUT_PORT_TYPE
proc_write <= proc_write.DB_MAX_OUTPUT_PORT_TYPE
proc_read <= proc_read.DB_MAX_OUTPUT_PORT_TYPE
proc_size[0] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[1] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[2] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[3] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[0] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[1] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[2] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[3] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[4] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[5] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[6] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[7] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_valid => always27.IN1
wdatap_free_id_valid => always27.IN1
wdatap_free_id_valid => cmd_gen_load.IN1
wdatap_free_id_valid => int_queue_full.IN1
wdatap_free_id_dataid[0] => ecc_dataid.DATAB
wdatap_free_id_dataid[0] => muxed_dataid.DATAA
wdatap_free_id_dataid[1] => ecc_dataid.DATAB
wdatap_free_id_dataid[1] => muxed_dataid.DATAA
wdatap_free_id_dataid[2] => ecc_dataid.DATAB
wdatap_free_id_dataid[2] => muxed_dataid.DATAA
wdatap_free_id_dataid[3] => ecc_dataid.DATAB
wdatap_free_id_dataid[3] => muxed_dataid.DATAA
rdatap_free_id_valid => always27.IN1
rdatap_free_id_valid => cmd_gen_load.IN1
rdatap_free_id_valid => int_queue_full.IN1
rdatap_free_id_dataid[0] => ecc_dataid.DATAA
rdatap_free_id_dataid[0] => muxed_dataid.DATAB
rdatap_free_id_dataid[1] => ecc_dataid.DATAA
rdatap_free_id_dataid[1] => muxed_dataid.DATAB
rdatap_free_id_dataid[2] => ecc_dataid.DATAA
rdatap_free_id_dataid[2] => muxed_dataid.DATAB
rdatap_free_id_dataid[3] => ecc_dataid.DATAA
rdatap_free_id_dataid[3] => muxed_dataid.DATAB
tbp_load_index[0] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[1] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[2] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[3] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
data_complete[0] => ecc_busy.OUTPUTSELECT
data_complete[0] => partial.OUTPUTSELECT
data_complete[0] => partial_opr.OUTPUTSELECT
data_complete[0] => ecc_read.OUTPUTSELECT
data_complete[0] => ecc_write.OUTPUTSELECT
data_complete[0] => ecc_rmw_read.OUTPUTSELECT
data_complete[0] => ecc_rmw_write.OUTPUTSELECT
data_complete[0] => correct.OUTPUTSELECT
data_complete[1] => ~NO_FANOUT~
data_complete[2] => ~NO_FANOUT~
data_complete[3] => ~NO_FANOUT~
data_rmw_complete => ~NO_FANOUT~
errcmd_ready <= errcmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
errcmd_valid => ecc_proc_busy.IN1
errcmd_valid => always27.IN0
errcmd_valid => mux_busy.IN1
errcmd_valid => ecc_busy.DATAB
errcmd_valid => always27.IN1
errcmd_valid => always27.IN1
errcmd_chipsel[0] => ecc_cs_addr.DATAB
errcmd_bank[0] => ecc_bank_addr.DATAB
errcmd_bank[1] => ecc_bank_addr.DATAB
errcmd_row[0] => ecc_row_addr.DATAB
errcmd_row[1] => ecc_row_addr.DATAB
errcmd_row[2] => ecc_row_addr.DATAB
errcmd_row[3] => ecc_row_addr.DATAB
errcmd_row[4] => ecc_row_addr.DATAB
errcmd_row[5] => ecc_row_addr.DATAB
errcmd_row[6] => ecc_row_addr.DATAB
errcmd_row[7] => ecc_row_addr.DATAB
errcmd_row[8] => ecc_row_addr.DATAB
errcmd_row[9] => ecc_row_addr.DATAB
errcmd_row[10] => ecc_row_addr.DATAB
errcmd_row[11] => ecc_row_addr.DATAB
errcmd_row[12] => ecc_row_addr.DATAB
errcmd_column[0] => ecc_col_addr.DATAB
errcmd_column[1] => ecc_col_addr.DATAB
errcmd_column[2] => ecc_col_addr.DATAB
errcmd_column[3] => ecc_col_addr.DATAB
errcmd_column[4] => ecc_col_addr.DATAB
errcmd_column[5] => ecc_col_addr.DATAB
errcmd_column[6] => ecc_col_addr.DATAB
errcmd_column[7] => ecc_col_addr.DATAB
errcmd_column[8] => ecc_col_addr.DATAB
errcmd_size[0] => ecc_size.DATAB
errcmd_size[1] => ecc_size.DATAB
errcmd_size[2] => ecc_size.DATAB
errcmd_size[3] => ecc_size.DATAB
errcmd_localid[0] => ecc_localid.DATAB
errcmd_localid[1] => ecc_localid.DATAB
errcmd_localid[2] => ecc_localid.DATAB
errcmd_localid[3] => ecc_localid.DATAB
errcmd_localid[4] => ecc_localid.DATAB
errcmd_localid[5] => ecc_localid.DATAB
errcmd_localid[6] => ecc_localid.DATAB
errcmd_localid[7] => ecc_localid.DATAB
data_partial_be => ecc_read.DATAB
data_partial_be => ecc_rmw_read.DATAB
data_partial_be => ecc_busy.OUTPUTSELECT
data_partial_be => partial.OUTPUTSELECT
data_partial_be => partial_opr.OUTPUTSELECT
data_partial_be => ecc_write.DATAB
cfg_enable_cmd_split => require_gen.IN1
cfg_enable_cmd_split => always12.IN1
cfg_enable_cmd_split => always14.IN1
cfg_enable_cmd_split => always15.IN1
cfg_burst_length[0] => Add40.IN9
cfg_burst_length[0] => Equal3.IN31
cfg_burst_length[0] => Equal4.IN31
cfg_burst_length[0] => Equal5.IN31
cfg_burst_length[0] => Equal24.IN31
cfg_burst_length[1] => Add40.IN8
cfg_burst_length[1] => LessThan3.IN7
cfg_burst_length[1] => LessThan4.IN6
cfg_burst_length[1] => LessThan6.IN6
cfg_burst_length[1] => Add29.IN8
cfg_burst_length[1] => decrmntd_size.DATAB
cfg_burst_length[1] => LessThan8.IN6
cfg_burst_length[1] => decrmntd_size.DATAB
cfg_burst_length[1] => LessThan5.IN8
cfg_burst_length[1] => LessThan7.IN8
cfg_burst_length[1] => LessThan9.IN10
cfg_burst_length[1] => Equal0.IN0
cfg_burst_length[1] => Equal1.IN31
cfg_burst_length[1] => Equal2.IN31
cfg_burst_length[1] => Equal3.IN0
cfg_burst_length[1] => Equal4.IN30
cfg_burst_length[1] => Equal5.IN30
cfg_burst_length[1] => Add31.IN6
cfg_burst_length[1] => Add32.IN8
cfg_burst_length[1] => Add30.IN6
cfg_burst_length[1] => Equal24.IN30
cfg_burst_length[2] => Add40.IN7
cfg_burst_length[2] => LessThan3.IN6
cfg_burst_length[2] => LessThan4.IN5
cfg_burst_length[2] => LessThan6.IN5
cfg_burst_length[2] => Add29.IN7
cfg_burst_length[2] => decrmntd_size.DATAB
cfg_burst_length[2] => LessThan8.IN5
cfg_burst_length[2] => decrmntd_size.DATAB
cfg_burst_length[2] => LessThan5.IN7
cfg_burst_length[2] => LessThan7.IN7
cfg_burst_length[2] => LessThan9.IN9
cfg_burst_length[2] => Equal0.IN31
cfg_burst_length[2] => Equal1.IN0
cfg_burst_length[2] => Equal2.IN30
cfg_burst_length[2] => Equal3.IN30
cfg_burst_length[2] => Equal4.IN0
cfg_burst_length[2] => Equal5.IN29
cfg_burst_length[2] => Add31.IN5
cfg_burst_length[2] => Add32.IN7
cfg_burst_length[2] => Add30.IN5
cfg_burst_length[2] => Equal24.IN29
cfg_burst_length[3] => Add40.IN6
cfg_burst_length[3] => LessThan3.IN5
cfg_burst_length[3] => LessThan4.IN4
cfg_burst_length[3] => LessThan6.IN4
cfg_burst_length[3] => Add29.IN6
cfg_burst_length[3] => decrmntd_size.DATAB
cfg_burst_length[3] => LessThan8.IN4
cfg_burst_length[3] => decrmntd_size.DATAB
cfg_burst_length[3] => LessThan5.IN6
cfg_burst_length[3] => LessThan7.IN6
cfg_burst_length[3] => LessThan9.IN8
cfg_burst_length[3] => Equal0.IN30
cfg_burst_length[3] => Equal1.IN30
cfg_burst_length[3] => Equal2.IN0
cfg_burst_length[3] => Equal3.IN29
cfg_burst_length[3] => Equal4.IN29
cfg_burst_length[3] => Equal5.IN0
cfg_burst_length[3] => Add31.IN4
cfg_burst_length[3] => Add32.IN6
cfg_burst_length[3] => Add30.IN4
cfg_burst_length[3] => Equal24.IN28
cfg_burst_length[4] => Add40.IN5
cfg_burst_length[4] => LessThan3.IN4
cfg_burst_length[4] => LessThan4.IN3
cfg_burst_length[4] => LessThan6.IN3
cfg_burst_length[4] => Add29.IN5
cfg_burst_length[4] => decrmntd_size.DATAB
cfg_burst_length[4] => LessThan8.IN3
cfg_burst_length[4] => decrmntd_size.DATAB
cfg_burst_length[4] => LessThan5.IN5
cfg_burst_length[4] => LessThan7.IN5
cfg_burst_length[4] => LessThan9.IN7
cfg_burst_length[4] => Equal0.IN29
cfg_burst_length[4] => Equal1.IN29
cfg_burst_length[4] => Equal2.IN29
cfg_burst_length[4] => Equal3.IN28
cfg_burst_length[4] => Equal4.IN28
cfg_burst_length[4] => Equal5.IN28
cfg_burst_length[4] => Add31.IN3
cfg_burst_length[4] => Add32.IN5
cfg_burst_length[4] => Add30.IN3
cfg_burst_length[4] => Equal24.IN0
cfg_addr_order[0] => Equal25.IN1
cfg_addr_order[0] => Equal26.IN0
cfg_addr_order[1] => Equal25.IN0
cfg_addr_order[1] => Equal26.IN1
cfg_enable_ecc => cfg_enable_rmw.IN0
cfg_enable_ecc => always27.IN1
cfg_enable_no_dm => cfg_enable_rmw.IN1
cfg_col_addr_width[0] => Add1.IN10
cfg_col_addr_width[0] => Add3.IN5
cfg_col_addr_width[0] => Add5.IN10
cfg_col_addr_width[0] => Add6.IN7
cfg_col_addr_width[0] => Add9.IN12
cfg_col_addr_width[0] => ShiftLeft3.IN37
cfg_col_addr_width[1] => Add1.IN9
cfg_col_addr_width[1] => Add3.IN4
cfg_col_addr_width[1] => Add5.IN9
cfg_col_addr_width[1] => Add6.IN6
cfg_col_addr_width[1] => Add9.IN11
cfg_col_addr_width[1] => ShiftLeft3.IN36
cfg_col_addr_width[2] => Add1.IN8
cfg_col_addr_width[2] => Add3.IN3
cfg_col_addr_width[2] => Add5.IN8
cfg_col_addr_width[2] => Add6.IN5
cfg_col_addr_width[2] => Add9.IN10
cfg_col_addr_width[2] => ShiftLeft3.IN35
cfg_col_addr_width[3] => Add1.IN7
cfg_col_addr_width[3] => Add3.IN2
cfg_col_addr_width[3] => Add5.IN7
cfg_col_addr_width[3] => Add6.IN4
cfg_col_addr_width[3] => Add9.IN9
cfg_col_addr_width[3] => ShiftLeft3.IN34
cfg_col_addr_width[4] => Add1.IN6
cfg_col_addr_width[4] => Add3.IN1
cfg_col_addr_width[4] => Add5.IN6
cfg_col_addr_width[4] => Add6.IN3
cfg_col_addr_width[4] => Add9.IN8
cfg_col_addr_width[4] => ShiftLeft3.IN33
cfg_row_addr_width[0] => Add3.IN10
cfg_row_addr_width[0] => Add8.IN7
cfg_row_addr_width[0] => LessThan1.IN10
cfg_row_addr_width[0] => ShiftLeft2.IN37
cfg_row_addr_width[1] => Add3.IN9
cfg_row_addr_width[1] => Add8.IN6
cfg_row_addr_width[1] => LessThan1.IN9
cfg_row_addr_width[1] => ShiftLeft2.IN36
cfg_row_addr_width[2] => Add3.IN8
cfg_row_addr_width[2] => Add8.IN5
cfg_row_addr_width[2] => LessThan1.IN8
cfg_row_addr_width[2] => ShiftLeft2.IN35
cfg_row_addr_width[3] => Add3.IN7
cfg_row_addr_width[3] => Add8.IN4
cfg_row_addr_width[3] => LessThan1.IN7
cfg_row_addr_width[3] => ShiftLeft2.IN34
cfg_row_addr_width[4] => Add3.IN6
cfg_row_addr_width[4] => Add8.IN3
cfg_row_addr_width[4] => LessThan1.IN6
cfg_row_addr_width[4] => ShiftLeft2.IN33
cfg_bank_addr_width[0] => Add0.IN3
cfg_bank_addr_width[0] => Add6.IN10
cfg_bank_addr_width[0] => Add8.IN10
cfg_bank_addr_width[0] => ShiftLeft1.IN35
cfg_bank_addr_width[1] => Add0.IN2
cfg_bank_addr_width[1] => Add6.IN9
cfg_bank_addr_width[1] => Add8.IN9
cfg_bank_addr_width[1] => ShiftLeft1.IN34
cfg_bank_addr_width[2] => Add0.IN1
cfg_bank_addr_width[2] => Add6.IN8
cfg_bank_addr_width[2] => Add8.IN8
cfg_bank_addr_width[2] => ShiftLeft1.IN33
cfg_cs_addr_width[0] => Add0.IN6
cfg_cs_addr_width[0] => LessThan2.IN6
cfg_cs_addr_width[0] => ShiftLeft0.IN35
cfg_cs_addr_width[1] => Add0.IN5
cfg_cs_addr_width[1] => LessThan2.IN5
cfg_cs_addr_width[1] => ShiftLeft0.IN34
cfg_cs_addr_width[2] => Add0.IN4
cfg_cs_addr_width[2] => LessThan2.IN4
cfg_cs_addr_width[2] => ShiftLeft0.IN33


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst
ctl_clk => burst_chop[0].CLK
ctl_clk => burst_chop[1].CLK
ctl_clk => burst_chop[2].CLK
ctl_clk => burst_chop[3].CLK
ctl_clk => age[0][0].CLK
ctl_clk => age[0][1].CLK
ctl_clk => age[0][2].CLK
ctl_clk => age[0][3].CLK
ctl_clk => age[1][0].CLK
ctl_clk => age[1][1].CLK
ctl_clk => age[1][2].CLK
ctl_clk => age[1][3].CLK
ctl_clk => age[2][0].CLK
ctl_clk => age[2][1].CLK
ctl_clk => age[2][2].CLK
ctl_clk => age[2][3].CLK
ctl_clk => age[3][0].CLK
ctl_clk => age[3][1].CLK
ctl_clk => age[3][2].CLK
ctl_clk => age[3][3].CLK
ctl_clk => int_shadow_timer_ready[0][0].CLK
ctl_clk => int_shadow_timer_ready[0][1].CLK
ctl_clk => int_shadow_timer_ready[0][2].CLK
ctl_clk => int_shadow_timer_ready[0][3].CLK
ctl_clk => int_timer_ready[0][0].CLK
ctl_clk => int_timer_ready[0][1].CLK
ctl_clk => int_timer_ready[0][2].CLK
ctl_clk => int_timer_ready[0][3].CLK
ctl_clk => int_bank_closed[0][0].CLK
ctl_clk => int_bank_closed[0][1].CLK
ctl_clk => int_bank_closed[0][2].CLK
ctl_clk => int_bank_closed[0][3].CLK
ctl_clk => pch_ready[0].CLK
ctl_clk => pch_ready[1].CLK
ctl_clk => pch_ready[2].CLK
ctl_clk => pch_ready[3].CLK
ctl_clk => row_timer_pre_ready[0].CLK
ctl_clk => row_timer_pre_ready[1].CLK
ctl_clk => row_timer_pre_ready[2].CLK
ctl_clk => row_timer_pre_ready[3].CLK
ctl_clk => row_timer[0][0].CLK
ctl_clk => row_timer[0][1].CLK
ctl_clk => row_timer[0][2].CLK
ctl_clk => row_timer[0][3].CLK
ctl_clk => row_timer[0][4].CLK
ctl_clk => row_timer[0][5].CLK
ctl_clk => row_timer[1][0].CLK
ctl_clk => row_timer[1][1].CLK
ctl_clk => row_timer[1][2].CLK
ctl_clk => row_timer[1][3].CLK
ctl_clk => row_timer[1][4].CLK
ctl_clk => row_timer[1][5].CLK
ctl_clk => row_timer[2][0].CLK
ctl_clk => row_timer[2][1].CLK
ctl_clk => row_timer[2][2].CLK
ctl_clk => row_timer[2][3].CLK
ctl_clk => row_timer[2][4].CLK
ctl_clk => row_timer[2][5].CLK
ctl_clk => row_timer[3][0].CLK
ctl_clk => row_timer[3][1].CLK
ctl_clk => row_timer[3][2].CLK
ctl_clk => row_timer[3][3].CLK
ctl_clk => row_timer[3][4].CLK
ctl_clk => row_timer[3][5].CLK
ctl_clk => trc_timer_pre_ready[0].CLK
ctl_clk => trc_timer_pre_ready[1].CLK
ctl_clk => trc_timer_pre_ready[2].CLK
ctl_clk => trc_timer_pre_ready[3].CLK
ctl_clk => trc_timer[0][0].CLK
ctl_clk => trc_timer[0][1].CLK
ctl_clk => trc_timer[0][2].CLK
ctl_clk => trc_timer[0][3].CLK
ctl_clk => trc_timer[0][4].CLK
ctl_clk => trc_timer[0][5].CLK
ctl_clk => trc_timer[1][0].CLK
ctl_clk => trc_timer[1][1].CLK
ctl_clk => trc_timer[1][2].CLK
ctl_clk => trc_timer[1][3].CLK
ctl_clk => trc_timer[1][4].CLK
ctl_clk => trc_timer[1][5].CLK
ctl_clk => trc_timer[2][0].CLK
ctl_clk => trc_timer[2][1].CLK
ctl_clk => trc_timer[2][2].CLK
ctl_clk => trc_timer[2][3].CLK
ctl_clk => trc_timer[2][4].CLK
ctl_clk => trc_timer[2][5].CLK
ctl_clk => trc_timer[3][0].CLK
ctl_clk => trc_timer[3][1].CLK
ctl_clk => trc_timer[3][2].CLK
ctl_clk => trc_timer[3][3].CLK
ctl_clk => trc_timer[3][4].CLK
ctl_clk => trc_timer[3][5].CLK
ctl_clk => combined_timer[0][0].CLK
ctl_clk => combined_timer[0][1].CLK
ctl_clk => combined_timer[0][2].CLK
ctl_clk => combined_timer[0][3].CLK
ctl_clk => combined_timer[0][4].CLK
ctl_clk => combined_timer[0][5].CLK
ctl_clk => combined_timer[1][0].CLK
ctl_clk => combined_timer[1][1].CLK
ctl_clk => combined_timer[1][2].CLK
ctl_clk => combined_timer[1][3].CLK
ctl_clk => combined_timer[1][4].CLK
ctl_clk => combined_timer[1][5].CLK
ctl_clk => combined_timer[2][0].CLK
ctl_clk => combined_timer[2][1].CLK
ctl_clk => combined_timer[2][2].CLK
ctl_clk => combined_timer[2][3].CLK
ctl_clk => combined_timer[2][4].CLK
ctl_clk => combined_timer[2][5].CLK
ctl_clk => combined_timer[3][0].CLK
ctl_clk => combined_timer[3][1].CLK
ctl_clk => combined_timer[3][2].CLK
ctl_clk => combined_timer[3][3].CLK
ctl_clk => combined_timer[3][4].CLK
ctl_clk => combined_timer[3][5].CLK
ctl_clk => log2_open_row_pass_flush_r[0][0].CLK
ctl_clk => log2_open_row_pass_flush_r[0][1].CLK
ctl_clk => log2_open_row_pass_flush_r[1][0].CLK
ctl_clk => log2_open_row_pass_flush_r[1][1].CLK
ctl_clk => log2_open_row_pass_flush_r[2][0].CLK
ctl_clk => log2_open_row_pass_flush_r[2][1].CLK
ctl_clk => log2_open_row_pass_flush_r[3][0].CLK
ctl_clk => log2_open_row_pass_flush_r[3][1].CLK
ctl_clk => col_timer_pre_ready[0].CLK
ctl_clk => col_timer_pre_ready[1].CLK
ctl_clk => col_timer_pre_ready[2].CLK
ctl_clk => col_timer_pre_ready[3].CLK
ctl_clk => col_timer[0][0].CLK
ctl_clk => col_timer[0][1].CLK
ctl_clk => col_timer[0][2].CLK
ctl_clk => col_timer[0][3].CLK
ctl_clk => col_timer[1][0].CLK
ctl_clk => col_timer[1][1].CLK
ctl_clk => col_timer[1][2].CLK
ctl_clk => col_timer[1][3].CLK
ctl_clk => col_timer[2][0].CLK
ctl_clk => col_timer[2][1].CLK
ctl_clk => col_timer[2][2].CLK
ctl_clk => col_timer[2][3].CLK
ctl_clk => col_timer[3][0].CLK
ctl_clk => col_timer[3][1].CLK
ctl_clk => col_timer[3][2].CLK
ctl_clk => col_timer[3][3].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[0].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[1].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[2].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[3].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[0].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[1].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[2].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[3].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[0].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[1].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[2].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[3].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[4].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[5].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[0].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[1].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[2].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[3].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[4].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[5].CLK
ctl_clk => offset_t_param_pch_to_valid[0].CLK
ctl_clk => offset_t_param_pch_to_valid[1].CLK
ctl_clk => offset_t_param_pch_to_valid[2].CLK
ctl_clk => offset_t_param_pch_to_valid[3].CLK
ctl_clk => offset_t_param_wr_to_pch[0].CLK
ctl_clk => offset_t_param_wr_to_pch[1].CLK
ctl_clk => offset_t_param_wr_to_pch[2].CLK
ctl_clk => offset_t_param_wr_to_pch[3].CLK
ctl_clk => offset_t_param_wr_to_pch[4].CLK
ctl_clk => offset_t_param_wr_to_pch[5].CLK
ctl_clk => offset_t_param_rd_to_pch[0].CLK
ctl_clk => offset_t_param_rd_to_pch[1].CLK
ctl_clk => offset_t_param_rd_to_pch[2].CLK
ctl_clk => offset_t_param_rd_to_pch[3].CLK
ctl_clk => offset_t_param_rd_to_pch[4].CLK
ctl_clk => offset_t_param_rd_to_pch[5].CLK
ctl_clk => offset_t_param_act_to_pch[0].CLK
ctl_clk => offset_t_param_act_to_pch[1].CLK
ctl_clk => offset_t_param_act_to_pch[2].CLK
ctl_clk => offset_t_param_act_to_pch[3].CLK
ctl_clk => offset_t_param_act_to_pch[4].CLK
ctl_clk => offset_t_param_act_to_pch[5].CLK
ctl_clk => offset_t_param_act_to_act[0].CLK
ctl_clk => offset_t_param_act_to_act[1].CLK
ctl_clk => offset_t_param_act_to_act[2].CLK
ctl_clk => offset_t_param_act_to_act[3].CLK
ctl_clk => offset_t_param_act_to_act[4].CLK
ctl_clk => offset_t_param_act_to_act[5].CLK
ctl_clk => offset_t_param_act_to_rdwr[0].CLK
ctl_clk => offset_t_param_act_to_rdwr[1].CLK
ctl_clk => offset_t_param_act_to_rdwr[2].CLK
ctl_clk => offset_t_param_act_to_rdwr[3].CLK
ctl_clk => compare_offset_t_param_act_to_rdwr_less_than_1.CLK
ctl_clk => compare_t_param_wr_ap_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_rd_ap_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_pch_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_wr_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_rd_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_act_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_rdwr_less_than_offset.CLK
ctl_clk => require_pch[0].CLK
ctl_clk => require_pch[1].CLK
ctl_clk => require_pch[2].CLK
ctl_clk => require_pch[3].CLK
ctl_clk => require_flush[0].CLK
ctl_clk => require_flush[1].CLK
ctl_clk => require_flush[2].CLK
ctl_clk => require_flush[3].CLK
ctl_clk => wrt[0][0].CLK
ctl_clk => wrt[0][1].CLK
ctl_clk => wrt[0][2].CLK
ctl_clk => wrt[0][3].CLK
ctl_clk => wrt[1][0].CLK
ctl_clk => wrt[1][1].CLK
ctl_clk => wrt[1][2].CLK
ctl_clk => wrt[1][3].CLK
ctl_clk => wrt[2][0].CLK
ctl_clk => wrt[2][1].CLK
ctl_clk => wrt[2][2].CLK
ctl_clk => wrt[2][3].CLK
ctl_clk => wrt[3][0].CLK
ctl_clk => wrt[3][1].CLK
ctl_clk => wrt[3][2].CLK
ctl_clk => wrt[3][3].CLK
ctl_clk => wst_p[0].CLK
ctl_clk => wst_p[1].CLK
ctl_clk => wst_p[2].CLK
ctl_clk => wst_p[3].CLK
ctl_clk => ssb[0].CLK
ctl_clk => ssb[1].CLK
ctl_clk => ssb[2].CLK
ctl_clk => ssb[3].CLK
ctl_clk => nor_sbvt[0].CLK
ctl_clk => nor_sbvt[1].CLK
ctl_clk => nor_sbvt[2].CLK
ctl_clk => nor_sbvt[3].CLK
ctl_clk => nor_sbv[0].CLK
ctl_clk => nor_sbv[1].CLK
ctl_clk => nor_sbv[2].CLK
ctl_clk => nor_sbv[3].CLK
ctl_clk => complete_wr[0].CLK
ctl_clk => complete_wr[1].CLK
ctl_clk => complete_wr[2].CLK
ctl_clk => complete_wr[3].CLK
ctl_clk => complete_rd[0].CLK
ctl_clk => complete_rd[1].CLK
ctl_clk => complete_rd[2].CLK
ctl_clk => complete_rd[3].CLK
ctl_clk => complete[0].CLK
ctl_clk => complete[1].CLK
ctl_clk => complete[2].CLK
ctl_clk => complete[3].CLK
ctl_clk => load_rmw_data[0].CLK
ctl_clk => load_rmw_data[1].CLK
ctl_clk => load_rmw_data[2].CLK
ctl_clk => load_rmw_data[3].CLK
ctl_clk => partial_vector[0][1].CLK
ctl_clk => partial_vector[0][2].CLK
ctl_clk => partial_vector[0][3].CLK
ctl_clk => partial_vector[1][0].CLK
ctl_clk => partial_vector[1][2].CLK
ctl_clk => partial_vector[1][3].CLK
ctl_clk => partial_vector[2][0].CLK
ctl_clk => partial_vector[2][1].CLK
ctl_clk => partial_vector[2][3].CLK
ctl_clk => partial_vector[3][0].CLK
ctl_clk => partial_vector[3][1].CLK
ctl_clk => partial_vector[3][2].CLK
ctl_clk => done[0].CLK
ctl_clk => done[1].CLK
ctl_clk => done[2].CLK
ctl_clk => done[3].CLK
ctl_clk => apvc[0].CLK
ctl_clk => apvc[1].CLK
ctl_clk => apvc[2].CLK
ctl_clk => apvc[3].CLK
ctl_clk => apvo[0].CLK
ctl_clk => apvo[1].CLK
ctl_clk => apvo[2].CLK
ctl_clk => apvo[3].CLK
ctl_clk => precharged[0].CLK
ctl_clk => precharged[1].CLK
ctl_clk => precharged[2].CLK
ctl_clk => precharged[3].CLK
ctl_clk => activated[0].CLK
ctl_clk => activated[1].CLK
ctl_clk => activated[2].CLK
ctl_clk => activated[3].CLK
ctl_clk => open_row_pass_flush_r[0].CLK
ctl_clk => open_row_pass_flush_r[1].CLK
ctl_clk => open_row_pass_flush_r[2].CLK
ctl_clk => open_row_pass_flush_r[3].CLK
ctl_clk => open_row_pass_r[0].CLK
ctl_clk => open_row_pass_r[1].CLK
ctl_clk => open_row_pass_r[2].CLK
ctl_clk => open_row_pass_r[3].CLK
ctl_clk => open_row_passed[0].CLK
ctl_clk => open_row_passed[1].CLK
ctl_clk => open_row_passed[2].CLK
ctl_clk => open_row_passed[3].CLK
ctl_clk => cpv[0][0].CLK
ctl_clk => cpv[0][1].CLK
ctl_clk => cpv[0][2].CLK
ctl_clk => cpv[0][3].CLK
ctl_clk => cpv[1][0].CLK
ctl_clk => cpv[1][1].CLK
ctl_clk => cpv[1][2].CLK
ctl_clk => cpv[1][3].CLK
ctl_clk => cpv[2][0].CLK
ctl_clk => cpv[2][1].CLK
ctl_clk => cpv[2][2].CLK
ctl_clk => cpv[2][3].CLK
ctl_clk => cpv[3][0].CLK
ctl_clk => cpv[3][1].CLK
ctl_clk => cpv[3][2].CLK
ctl_clk => cpv[3][3].CLK
ctl_clk => nor_cpv[0].CLK
ctl_clk => nor_cpv[1].CLK
ctl_clk => nor_cpv[2].CLK
ctl_clk => nor_cpv[3].CLK
ctl_clk => rpv[0][0].CLK
ctl_clk => rpv[0][1].CLK
ctl_clk => rpv[0][2].CLK
ctl_clk => rpv[0][3].CLK
ctl_clk => rpv[1][0].CLK
ctl_clk => rpv[1][1].CLK
ctl_clk => rpv[1][2].CLK
ctl_clk => rpv[1][3].CLK
ctl_clk => rpv[2][0].CLK
ctl_clk => rpv[2][1].CLK
ctl_clk => rpv[2][2].CLK
ctl_clk => rpv[2][3].CLK
ctl_clk => rpv[3][0].CLK
ctl_clk => rpv[3][1].CLK
ctl_clk => rpv[3][2].CLK
ctl_clk => rpv[3][3].CLK
ctl_clk => nor_rpv[0].CLK
ctl_clk => nor_rpv[1].CLK
ctl_clk => nor_rpv[2].CLK
ctl_clk => nor_rpv[3].CLK
ctl_clk => priority_a[0].CLK
ctl_clk => priority_a[1].CLK
ctl_clk => priority_a[2].CLK
ctl_clk => priority_a[3].CLK
ctl_clk => rmw[0].CLK
ctl_clk => rmw[1].CLK
ctl_clk => rmw[2].CLK
ctl_clk => rmw[3].CLK
ctl_clk => rmw_partial[0].CLK
ctl_clk => rmw_partial[1].CLK
ctl_clk => rmw_partial[2].CLK
ctl_clk => rmw_partial[3].CLK
ctl_clk => rmw_correct[0].CLK
ctl_clk => rmw_correct[1].CLK
ctl_clk => rmw_correct[2].CLK
ctl_clk => rmw_correct[3].CLK
ctl_clk => dataid[0][0].CLK
ctl_clk => dataid[0][1].CLK
ctl_clk => dataid[0][2].CLK
ctl_clk => dataid[0][3].CLK
ctl_clk => dataid[1][0].CLK
ctl_clk => dataid[1][1].CLK
ctl_clk => dataid[1][2].CLK
ctl_clk => dataid[1][3].CLK
ctl_clk => dataid[2][0].CLK
ctl_clk => dataid[2][1].CLK
ctl_clk => dataid[2][2].CLK
ctl_clk => dataid[2][3].CLK
ctl_clk => dataid[3][0].CLK
ctl_clk => dataid[3][1].CLK
ctl_clk => dataid[3][2].CLK
ctl_clk => dataid[3][3].CLK
ctl_clk => localid[0][0].CLK
ctl_clk => localid[0][1].CLK
ctl_clk => localid[0][2].CLK
ctl_clk => localid[0][3].CLK
ctl_clk => localid[0][4].CLK
ctl_clk => localid[0][5].CLK
ctl_clk => localid[0][6].CLK
ctl_clk => localid[0][7].CLK
ctl_clk => localid[1][0].CLK
ctl_clk => localid[1][1].CLK
ctl_clk => localid[1][2].CLK
ctl_clk => localid[1][3].CLK
ctl_clk => localid[1][4].CLK
ctl_clk => localid[1][5].CLK
ctl_clk => localid[1][6].CLK
ctl_clk => localid[1][7].CLK
ctl_clk => localid[2][0].CLK
ctl_clk => localid[2][1].CLK
ctl_clk => localid[2][2].CLK
ctl_clk => localid[2][3].CLK
ctl_clk => localid[2][4].CLK
ctl_clk => localid[2][5].CLK
ctl_clk => localid[2][6].CLK
ctl_clk => localid[2][7].CLK
ctl_clk => localid[3][0].CLK
ctl_clk => localid[3][1].CLK
ctl_clk => localid[3][2].CLK
ctl_clk => localid[3][3].CLK
ctl_clk => localid[3][4].CLK
ctl_clk => localid[3][5].CLK
ctl_clk => localid[3][6].CLK
ctl_clk => localid[3][7].CLK
ctl_clk => autopch[0].CLK
ctl_clk => autopch[1].CLK
ctl_clk => autopch[2].CLK
ctl_clk => autopch[3].CLK
ctl_clk => size[0][0].CLK
ctl_clk => size[0][1].CLK
ctl_clk => size[0][2].CLK
ctl_clk => size[0][3].CLK
ctl_clk => size[1][0].CLK
ctl_clk => size[1][1].CLK
ctl_clk => size[1][2].CLK
ctl_clk => size[1][3].CLK
ctl_clk => size[2][0].CLK
ctl_clk => size[2][1].CLK
ctl_clk => size[2][2].CLK
ctl_clk => size[2][3].CLK
ctl_clk => size[3][0].CLK
ctl_clk => size[3][1].CLK
ctl_clk => size[3][2].CLK
ctl_clk => size[3][3].CLK
ctl_clk => read[0].CLK
ctl_clk => read[1].CLK
ctl_clk => read[2].CLK
ctl_clk => read[3].CLK
ctl_clk => write[0].CLK
ctl_clk => write[1].CLK
ctl_clk => write[2].CLK
ctl_clk => write[3].CLK
ctl_clk => col[0][0].CLK
ctl_clk => col[0][1].CLK
ctl_clk => col[0][2].CLK
ctl_clk => col[0][3].CLK
ctl_clk => col[0][4].CLK
ctl_clk => col[0][5].CLK
ctl_clk => col[0][6].CLK
ctl_clk => col[0][7].CLK
ctl_clk => col[0][8].CLK
ctl_clk => col[1][0].CLK
ctl_clk => col[1][1].CLK
ctl_clk => col[1][2].CLK
ctl_clk => col[1][3].CLK
ctl_clk => col[1][4].CLK
ctl_clk => col[1][5].CLK
ctl_clk => col[1][6].CLK
ctl_clk => col[1][7].CLK
ctl_clk => col[1][8].CLK
ctl_clk => col[2][0].CLK
ctl_clk => col[2][1].CLK
ctl_clk => col[2][2].CLK
ctl_clk => col[2][3].CLK
ctl_clk => col[2][4].CLK
ctl_clk => col[2][5].CLK
ctl_clk => col[2][6].CLK
ctl_clk => col[2][7].CLK
ctl_clk => col[2][8].CLK
ctl_clk => col[3][0].CLK
ctl_clk => col[3][1].CLK
ctl_clk => col[3][2].CLK
ctl_clk => col[3][3].CLK
ctl_clk => col[3][4].CLK
ctl_clk => col[3][5].CLK
ctl_clk => col[3][6].CLK
ctl_clk => col[3][7].CLK
ctl_clk => col[3][8].CLK
ctl_clk => row[0][0].CLK
ctl_clk => row[0][1].CLK
ctl_clk => row[0][2].CLK
ctl_clk => row[0][3].CLK
ctl_clk => row[0][4].CLK
ctl_clk => row[0][5].CLK
ctl_clk => row[0][6].CLK
ctl_clk => row[0][7].CLK
ctl_clk => row[0][8].CLK
ctl_clk => row[0][9].CLK
ctl_clk => row[0][10].CLK
ctl_clk => row[0][11].CLK
ctl_clk => row[0][12].CLK
ctl_clk => row[1][0].CLK
ctl_clk => row[1][1].CLK
ctl_clk => row[1][2].CLK
ctl_clk => row[1][3].CLK
ctl_clk => row[1][4].CLK
ctl_clk => row[1][5].CLK
ctl_clk => row[1][6].CLK
ctl_clk => row[1][7].CLK
ctl_clk => row[1][8].CLK
ctl_clk => row[1][9].CLK
ctl_clk => row[1][10].CLK
ctl_clk => row[1][11].CLK
ctl_clk => row[1][12].CLK
ctl_clk => row[2][0].CLK
ctl_clk => row[2][1].CLK
ctl_clk => row[2][2].CLK
ctl_clk => row[2][3].CLK
ctl_clk => row[2][4].CLK
ctl_clk => row[2][5].CLK
ctl_clk => row[2][6].CLK
ctl_clk => row[2][7].CLK
ctl_clk => row[2][8].CLK
ctl_clk => row[2][9].CLK
ctl_clk => row[2][10].CLK
ctl_clk => row[2][11].CLK
ctl_clk => row[2][12].CLK
ctl_clk => row[3][0].CLK
ctl_clk => row[3][1].CLK
ctl_clk => row[3][2].CLK
ctl_clk => row[3][3].CLK
ctl_clk => row[3][4].CLK
ctl_clk => row[3][5].CLK
ctl_clk => row[3][6].CLK
ctl_clk => row[3][7].CLK
ctl_clk => row[3][8].CLK
ctl_clk => row[3][9].CLK
ctl_clk => row[3][10].CLK
ctl_clk => row[3][11].CLK
ctl_clk => row[3][12].CLK
ctl_clk => bank[0][0].CLK
ctl_clk => bank[0][1].CLK
ctl_clk => bank[1][0].CLK
ctl_clk => bank[1][1].CLK
ctl_clk => bank[2][0].CLK
ctl_clk => bank[2][1].CLK
ctl_clk => bank[3][0].CLK
ctl_clk => bank[3][1].CLK
ctl_clk => chipsel[0][0].CLK
ctl_clk => chipsel[1][0].CLK
ctl_clk => chipsel[2][0].CLK
ctl_clk => chipsel[3][0].CLK
ctl_clk => valid[0].CLK
ctl_clk => valid[1].CLK
ctl_clk => valid[2].CLK
ctl_clk => valid[3].CLK
ctl_clk => can_wr[0].CLK
ctl_clk => can_wr[1].CLK
ctl_clk => can_wr[2].CLK
ctl_clk => can_wr[3].CLK
ctl_clk => can_rd[0].CLK
ctl_clk => can_rd[1].CLK
ctl_clk => can_rd[2].CLK
ctl_clk => can_rd[3].CLK
ctl_clk => can_pch[0].CLK
ctl_clk => can_pch[1].CLK
ctl_clk => can_pch[2].CLK
ctl_clk => can_pch[3].CLK
ctl_clk => can_act[0].CLK
ctl_clk => can_act[1].CLK
ctl_clk => can_act[2].CLK
ctl_clk => can_act[3].CLK
ctl_clk => push_tbp[0].CLK
ctl_clk => push_tbp[1].CLK
ctl_clk => push_tbp[2].CLK
ctl_clk => push_tbp[3].CLK
ctl_clk => valid_combi[0].CLK
ctl_clk => valid_combi[1].CLK
ctl_clk => valid_combi[2].CLK
ctl_clk => valid_combi[3].CLK
ctl_reset_n => rmw[0].ACLR
ctl_reset_n => rmw[1].ACLR
ctl_reset_n => rmw[2].ACLR
ctl_reset_n => rmw[3].ACLR
ctl_reset_n => rmw_partial[0].ACLR
ctl_reset_n => rmw_partial[1].ACLR
ctl_reset_n => rmw_partial[2].ACLR
ctl_reset_n => rmw_partial[3].ACLR
ctl_reset_n => rmw_correct[0].ACLR
ctl_reset_n => rmw_correct[1].ACLR
ctl_reset_n => rmw_correct[2].ACLR
ctl_reset_n => rmw_correct[3].ACLR
ctl_reset_n => dataid[0][0].ACLR
ctl_reset_n => dataid[0][1].ACLR
ctl_reset_n => dataid[0][2].ACLR
ctl_reset_n => dataid[0][3].ACLR
ctl_reset_n => dataid[1][0].ACLR
ctl_reset_n => dataid[1][1].ACLR
ctl_reset_n => dataid[1][2].ACLR
ctl_reset_n => dataid[1][3].ACLR
ctl_reset_n => dataid[2][0].ACLR
ctl_reset_n => dataid[2][1].ACLR
ctl_reset_n => dataid[2][2].ACLR
ctl_reset_n => dataid[2][3].ACLR
ctl_reset_n => dataid[3][0].ACLR
ctl_reset_n => dataid[3][1].ACLR
ctl_reset_n => dataid[3][2].ACLR
ctl_reset_n => dataid[3][3].ACLR
ctl_reset_n => localid[0][0].ACLR
ctl_reset_n => localid[0][1].ACLR
ctl_reset_n => localid[0][2].ACLR
ctl_reset_n => localid[0][3].ACLR
ctl_reset_n => localid[0][4].ACLR
ctl_reset_n => localid[0][5].ACLR
ctl_reset_n => localid[0][6].ACLR
ctl_reset_n => localid[0][7].ACLR
ctl_reset_n => localid[1][0].ACLR
ctl_reset_n => localid[1][1].ACLR
ctl_reset_n => localid[1][2].ACLR
ctl_reset_n => localid[1][3].ACLR
ctl_reset_n => localid[1][4].ACLR
ctl_reset_n => localid[1][5].ACLR
ctl_reset_n => localid[1][6].ACLR
ctl_reset_n => localid[1][7].ACLR
ctl_reset_n => localid[2][0].ACLR
ctl_reset_n => localid[2][1].ACLR
ctl_reset_n => localid[2][2].ACLR
ctl_reset_n => localid[2][3].ACLR
ctl_reset_n => localid[2][4].ACLR
ctl_reset_n => localid[2][5].ACLR
ctl_reset_n => localid[2][6].ACLR
ctl_reset_n => localid[2][7].ACLR
ctl_reset_n => localid[3][0].ACLR
ctl_reset_n => localid[3][1].ACLR
ctl_reset_n => localid[3][2].ACLR
ctl_reset_n => localid[3][3].ACLR
ctl_reset_n => localid[3][4].ACLR
ctl_reset_n => localid[3][5].ACLR
ctl_reset_n => localid[3][6].ACLR
ctl_reset_n => localid[3][7].ACLR
ctl_reset_n => autopch[0].ACLR
ctl_reset_n => autopch[1].ACLR
ctl_reset_n => autopch[2].ACLR
ctl_reset_n => autopch[3].ACLR
ctl_reset_n => size[0][0].ACLR
ctl_reset_n => size[0][1].ACLR
ctl_reset_n => size[0][2].ACLR
ctl_reset_n => size[0][3].ACLR
ctl_reset_n => size[1][0].ACLR
ctl_reset_n => size[1][1].ACLR
ctl_reset_n => size[1][2].ACLR
ctl_reset_n => size[1][3].ACLR
ctl_reset_n => size[2][0].ACLR
ctl_reset_n => size[2][1].ACLR
ctl_reset_n => size[2][2].ACLR
ctl_reset_n => size[2][3].ACLR
ctl_reset_n => size[3][0].ACLR
ctl_reset_n => size[3][1].ACLR
ctl_reset_n => size[3][2].ACLR
ctl_reset_n => size[3][3].ACLR
ctl_reset_n => read[0].ACLR
ctl_reset_n => read[1].ACLR
ctl_reset_n => read[2].ACLR
ctl_reset_n => read[3].ACLR
ctl_reset_n => write[0].ACLR
ctl_reset_n => write[1].ACLR
ctl_reset_n => write[2].ACLR
ctl_reset_n => write[3].ACLR
ctl_reset_n => col[0][0].ACLR
ctl_reset_n => col[0][1].ACLR
ctl_reset_n => col[0][2].ACLR
ctl_reset_n => col[0][3].ACLR
ctl_reset_n => col[0][4].ACLR
ctl_reset_n => col[0][5].ACLR
ctl_reset_n => col[0][6].ACLR
ctl_reset_n => col[0][7].ACLR
ctl_reset_n => col[0][8].ACLR
ctl_reset_n => col[1][0].ACLR
ctl_reset_n => col[1][1].ACLR
ctl_reset_n => col[1][2].ACLR
ctl_reset_n => col[1][3].ACLR
ctl_reset_n => col[1][4].ACLR
ctl_reset_n => col[1][5].ACLR
ctl_reset_n => col[1][6].ACLR
ctl_reset_n => col[1][7].ACLR
ctl_reset_n => col[1][8].ACLR
ctl_reset_n => col[2][0].ACLR
ctl_reset_n => col[2][1].ACLR
ctl_reset_n => col[2][2].ACLR
ctl_reset_n => col[2][3].ACLR
ctl_reset_n => col[2][4].ACLR
ctl_reset_n => col[2][5].ACLR
ctl_reset_n => col[2][6].ACLR
ctl_reset_n => col[2][7].ACLR
ctl_reset_n => col[2][8].ACLR
ctl_reset_n => col[3][0].ACLR
ctl_reset_n => col[3][1].ACLR
ctl_reset_n => col[3][2].ACLR
ctl_reset_n => col[3][3].ACLR
ctl_reset_n => col[3][4].ACLR
ctl_reset_n => col[3][5].ACLR
ctl_reset_n => col[3][6].ACLR
ctl_reset_n => col[3][7].ACLR
ctl_reset_n => col[3][8].ACLR
ctl_reset_n => row[0][0].ACLR
ctl_reset_n => row[0][1].ACLR
ctl_reset_n => row[0][2].ACLR
ctl_reset_n => row[0][3].ACLR
ctl_reset_n => row[0][4].ACLR
ctl_reset_n => row[0][5].ACLR
ctl_reset_n => row[0][6].ACLR
ctl_reset_n => row[0][7].ACLR
ctl_reset_n => row[0][8].ACLR
ctl_reset_n => row[0][9].ACLR
ctl_reset_n => row[0][10].ACLR
ctl_reset_n => row[0][11].ACLR
ctl_reset_n => row[0][12].ACLR
ctl_reset_n => row[1][0].ACLR
ctl_reset_n => row[1][1].ACLR
ctl_reset_n => row[1][2].ACLR
ctl_reset_n => row[1][3].ACLR
ctl_reset_n => row[1][4].ACLR
ctl_reset_n => row[1][5].ACLR
ctl_reset_n => row[1][6].ACLR
ctl_reset_n => row[1][7].ACLR
ctl_reset_n => row[1][8].ACLR
ctl_reset_n => row[1][9].ACLR
ctl_reset_n => row[1][10].ACLR
ctl_reset_n => row[1][11].ACLR
ctl_reset_n => row[1][12].ACLR
ctl_reset_n => row[2][0].ACLR
ctl_reset_n => row[2][1].ACLR
ctl_reset_n => row[2][2].ACLR
ctl_reset_n => row[2][3].ACLR
ctl_reset_n => row[2][4].ACLR
ctl_reset_n => row[2][5].ACLR
ctl_reset_n => row[2][6].ACLR
ctl_reset_n => row[2][7].ACLR
ctl_reset_n => row[2][8].ACLR
ctl_reset_n => row[2][9].ACLR
ctl_reset_n => row[2][10].ACLR
ctl_reset_n => row[2][11].ACLR
ctl_reset_n => row[2][12].ACLR
ctl_reset_n => row[3][0].ACLR
ctl_reset_n => row[3][1].ACLR
ctl_reset_n => row[3][2].ACLR
ctl_reset_n => row[3][3].ACLR
ctl_reset_n => row[3][4].ACLR
ctl_reset_n => row[3][5].ACLR
ctl_reset_n => row[3][6].ACLR
ctl_reset_n => row[3][7].ACLR
ctl_reset_n => row[3][8].ACLR
ctl_reset_n => row[3][9].ACLR
ctl_reset_n => row[3][10].ACLR
ctl_reset_n => row[3][11].ACLR
ctl_reset_n => row[3][12].ACLR
ctl_reset_n => bank[0][0].ACLR
ctl_reset_n => bank[0][1].ACLR
ctl_reset_n => bank[1][0].ACLR
ctl_reset_n => bank[1][1].ACLR
ctl_reset_n => bank[2][0].ACLR
ctl_reset_n => bank[2][1].ACLR
ctl_reset_n => bank[3][0].ACLR
ctl_reset_n => bank[3][1].ACLR
ctl_reset_n => chipsel[0][0].ACLR
ctl_reset_n => chipsel[1][0].ACLR
ctl_reset_n => chipsel[2][0].ACLR
ctl_reset_n => chipsel[3][0].ACLR
ctl_reset_n => activated[0].ACLR
ctl_reset_n => activated[1].ACLR
ctl_reset_n => activated[2].ACLR
ctl_reset_n => activated[3].ACLR
ctl_reset_n => burst_chop[0].ACLR
ctl_reset_n => burst_chop[1].ACLR
ctl_reset_n => burst_chop[2].ACLR
ctl_reset_n => burst_chop[3].ACLR
ctl_reset_n => age[0][0].ACLR
ctl_reset_n => age[0][1].ACLR
ctl_reset_n => age[0][2].ACLR
ctl_reset_n => age[0][3].ACLR
ctl_reset_n => age[1][0].ACLR
ctl_reset_n => age[1][1].ACLR
ctl_reset_n => age[1][2].ACLR
ctl_reset_n => age[1][3].ACLR
ctl_reset_n => age[2][0].ACLR
ctl_reset_n => age[2][1].ACLR
ctl_reset_n => age[2][2].ACLR
ctl_reset_n => age[2][3].ACLR
ctl_reset_n => age[3][0].ACLR
ctl_reset_n => age[3][1].ACLR
ctl_reset_n => age[3][2].ACLR
ctl_reset_n => age[3][3].ACLR
ctl_reset_n => priority_a[0].ACLR
ctl_reset_n => priority_a[1].ACLR
ctl_reset_n => priority_a[2].ACLR
ctl_reset_n => priority_a[3].ACLR
ctl_reset_n => valid_combi[0].ACLR
ctl_reset_n => valid_combi[1].ACLR
ctl_reset_n => valid_combi[2].ACLR
ctl_reset_n => valid_combi[3].ACLR
ctl_reset_n => push_tbp[0].ACLR
ctl_reset_n => push_tbp[1].ACLR
ctl_reset_n => push_tbp[2].ACLR
ctl_reset_n => push_tbp[3].ACLR
ctl_reset_n => can_act[0].ACLR
ctl_reset_n => can_act[1].ACLR
ctl_reset_n => can_act[2].ACLR
ctl_reset_n => can_act[3].ACLR
ctl_reset_n => can_pch[0].ACLR
ctl_reset_n => can_pch[1].ACLR
ctl_reset_n => can_pch[2].ACLR
ctl_reset_n => can_pch[3].ACLR
ctl_reset_n => can_rd[0].ACLR
ctl_reset_n => can_rd[1].ACLR
ctl_reset_n => can_rd[2].ACLR
ctl_reset_n => can_rd[3].ACLR
ctl_reset_n => can_wr[0].ACLR
ctl_reset_n => can_wr[1].ACLR
ctl_reset_n => can_wr[2].ACLR
ctl_reset_n => can_wr[3].ACLR
ctl_reset_n => valid[0].ACLR
ctl_reset_n => valid[1].ACLR
ctl_reset_n => valid[2].ACLR
ctl_reset_n => valid[3].ACLR
ctl_reset_n => rpv[0][0].ACLR
ctl_reset_n => rpv[0][1].ACLR
ctl_reset_n => rpv[0][2].ACLR
ctl_reset_n => rpv[0][3].ACLR
ctl_reset_n => rpv[1][0].ACLR
ctl_reset_n => rpv[1][1].ACLR
ctl_reset_n => rpv[1][2].ACLR
ctl_reset_n => rpv[1][3].ACLR
ctl_reset_n => rpv[2][0].ACLR
ctl_reset_n => rpv[2][1].ACLR
ctl_reset_n => rpv[2][2].ACLR
ctl_reset_n => rpv[2][3].ACLR
ctl_reset_n => rpv[3][0].ACLR
ctl_reset_n => rpv[3][1].ACLR
ctl_reset_n => rpv[3][2].ACLR
ctl_reset_n => rpv[3][3].ACLR
ctl_reset_n => nor_rpv[0].ACLR
ctl_reset_n => nor_rpv[1].ACLR
ctl_reset_n => nor_rpv[2].ACLR
ctl_reset_n => nor_rpv[3].ACLR
ctl_reset_n => cpv[0][0].ACLR
ctl_reset_n => cpv[0][1].ACLR
ctl_reset_n => cpv[0][2].ACLR
ctl_reset_n => cpv[0][3].ACLR
ctl_reset_n => cpv[1][0].ACLR
ctl_reset_n => cpv[1][1].ACLR
ctl_reset_n => cpv[1][2].ACLR
ctl_reset_n => cpv[1][3].ACLR
ctl_reset_n => cpv[2][0].ACLR
ctl_reset_n => cpv[2][1].ACLR
ctl_reset_n => cpv[2][2].ACLR
ctl_reset_n => cpv[2][3].ACLR
ctl_reset_n => cpv[3][0].ACLR
ctl_reset_n => cpv[3][1].ACLR
ctl_reset_n => cpv[3][2].ACLR
ctl_reset_n => cpv[3][3].ACLR
ctl_reset_n => nor_cpv[0].ACLR
ctl_reset_n => nor_cpv[1].ACLR
ctl_reset_n => nor_cpv[2].ACLR
ctl_reset_n => nor_cpv[3].ACLR
ctl_reset_n => open_row_passed[0].ACLR
ctl_reset_n => open_row_passed[1].ACLR
ctl_reset_n => open_row_passed[2].ACLR
ctl_reset_n => open_row_passed[3].ACLR
ctl_reset_n => open_row_pass_flush_r[0].ACLR
ctl_reset_n => open_row_pass_flush_r[1].ACLR
ctl_reset_n => open_row_pass_flush_r[2].ACLR
ctl_reset_n => open_row_pass_flush_r[3].ACLR
ctl_reset_n => open_row_pass_r[0].ACLR
ctl_reset_n => open_row_pass_r[1].ACLR
ctl_reset_n => open_row_pass_r[2].ACLR
ctl_reset_n => open_row_pass_r[3].ACLR
ctl_reset_n => precharged[0].ACLR
ctl_reset_n => precharged[1].ACLR
ctl_reset_n => precharged[2].ACLR
ctl_reset_n => precharged[3].ACLR
ctl_reset_n => apvc[0].ACLR
ctl_reset_n => apvc[1].ACLR
ctl_reset_n => apvc[2].ACLR
ctl_reset_n => apvc[3].ACLR
ctl_reset_n => apvo[0].ACLR
ctl_reset_n => apvo[1].ACLR
ctl_reset_n => apvo[2].ACLR
ctl_reset_n => apvo[3].ACLR
ctl_reset_n => done[0].ACLR
ctl_reset_n => done[1].ACLR
ctl_reset_n => done[2].ACLR
ctl_reset_n => done[3].ACLR
ctl_reset_n => partial_vector[0][1].ACLR
ctl_reset_n => partial_vector[0][2].ACLR
ctl_reset_n => partial_vector[0][3].ACLR
ctl_reset_n => partial_vector[1][0].ACLR
ctl_reset_n => partial_vector[1][2].ACLR
ctl_reset_n => partial_vector[1][3].ACLR
ctl_reset_n => partial_vector[2][0].ACLR
ctl_reset_n => partial_vector[2][1].ACLR
ctl_reset_n => partial_vector[2][3].ACLR
ctl_reset_n => partial_vector[3][0].ACLR
ctl_reset_n => partial_vector[3][1].ACLR
ctl_reset_n => partial_vector[3][2].ACLR
ctl_reset_n => load_rmw_data[0].ACLR
ctl_reset_n => load_rmw_data[1].ACLR
ctl_reset_n => load_rmw_data[2].ACLR
ctl_reset_n => load_rmw_data[3].ACLR
ctl_reset_n => complete_wr[0].ACLR
ctl_reset_n => complete_wr[1].ACLR
ctl_reset_n => complete_wr[2].ACLR
ctl_reset_n => complete_wr[3].ACLR
ctl_reset_n => complete_rd[0].ACLR
ctl_reset_n => complete_rd[1].ACLR
ctl_reset_n => complete_rd[2].ACLR
ctl_reset_n => complete_rd[3].ACLR
ctl_reset_n => complete[0].ACLR
ctl_reset_n => complete[1].ACLR
ctl_reset_n => complete[2].ACLR
ctl_reset_n => complete[3].ACLR
ctl_reset_n => nor_sbv[0].ACLR
ctl_reset_n => nor_sbv[1].ACLR
ctl_reset_n => nor_sbv[2].ACLR
ctl_reset_n => nor_sbv[3].ACLR
ctl_reset_n => nor_sbvt[0].ACLR
ctl_reset_n => nor_sbvt[1].ACLR
ctl_reset_n => nor_sbvt[2].ACLR
ctl_reset_n => nor_sbvt[3].ACLR
ctl_reset_n => ssb[0].ACLR
ctl_reset_n => ssb[1].ACLR
ctl_reset_n => ssb[2].ACLR
ctl_reset_n => ssb[3].ACLR
ctl_reset_n => wst_p[0].ACLR
ctl_reset_n => wst_p[1].ACLR
ctl_reset_n => wst_p[2].ACLR
ctl_reset_n => wst_p[3].ACLR
ctl_reset_n => wrt[0][0].ACLR
ctl_reset_n => wrt[0][1].ACLR
ctl_reset_n => wrt[0][2].ACLR
ctl_reset_n => wrt[0][3].ACLR
ctl_reset_n => wrt[1][0].ACLR
ctl_reset_n => wrt[1][1].ACLR
ctl_reset_n => wrt[1][2].ACLR
ctl_reset_n => wrt[1][3].ACLR
ctl_reset_n => wrt[2][0].ACLR
ctl_reset_n => wrt[2][1].ACLR
ctl_reset_n => wrt[2][2].ACLR
ctl_reset_n => wrt[2][3].ACLR
ctl_reset_n => wrt[3][0].ACLR
ctl_reset_n => wrt[3][1].ACLR
ctl_reset_n => wrt[3][2].ACLR
ctl_reset_n => wrt[3][3].ACLR
ctl_reset_n => require_flush[0].ACLR
ctl_reset_n => require_flush[1].ACLR
ctl_reset_n => require_flush[2].ACLR
ctl_reset_n => require_flush[3].ACLR
ctl_reset_n => require_pch[0].ACLR
ctl_reset_n => require_pch[1].ACLR
ctl_reset_n => require_pch[2].ACLR
ctl_reset_n => require_pch[3].ACLR
ctl_reset_n => compare_offset_t_param_act_to_rdwr_less_than_1.ACLR
ctl_reset_n => compare_t_param_wr_ap_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_rd_ap_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_pch_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_wr_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_rd_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_act_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_rdwr_less_than_offset.ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[0].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[1].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[2].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[3].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[4].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[5].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[0].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[1].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[2].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[3].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[4].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[5].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[0].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[1].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[2].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[3].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[0].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[1].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[2].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[3].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[4].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[5].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[0].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[1].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[2].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[3].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[4].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[5].ACLR
ctl_reset_n => offset_t_param_act_to_pch[0].ACLR
ctl_reset_n => offset_t_param_act_to_pch[1].ACLR
ctl_reset_n => offset_t_param_act_to_pch[2].ACLR
ctl_reset_n => offset_t_param_act_to_pch[3].ACLR
ctl_reset_n => offset_t_param_act_to_pch[4].ACLR
ctl_reset_n => offset_t_param_act_to_pch[5].ACLR
ctl_reset_n => offset_t_param_act_to_act[0].ACLR
ctl_reset_n => offset_t_param_act_to_act[1].ACLR
ctl_reset_n => offset_t_param_act_to_act[2].ACLR
ctl_reset_n => offset_t_param_act_to_act[3].ACLR
ctl_reset_n => offset_t_param_act_to_act[4].ACLR
ctl_reset_n => offset_t_param_act_to_act[5].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[0].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[1].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[2].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[3].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[0].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[1].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[2].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[3].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[0].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[1].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[2].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[3].ACLR
ctl_reset_n => col_timer_pre_ready[0].ACLR
ctl_reset_n => col_timer_pre_ready[1].ACLR
ctl_reset_n => col_timer_pre_ready[2].ACLR
ctl_reset_n => col_timer_pre_ready[3].ACLR
ctl_reset_n => col_timer[0][0].ACLR
ctl_reset_n => col_timer[0][1].ACLR
ctl_reset_n => col_timer[0][2].ACLR
ctl_reset_n => col_timer[0][3].ACLR
ctl_reset_n => col_timer[1][0].ACLR
ctl_reset_n => col_timer[1][1].ACLR
ctl_reset_n => col_timer[1][2].ACLR
ctl_reset_n => col_timer[1][3].ACLR
ctl_reset_n => col_timer[2][0].ACLR
ctl_reset_n => col_timer[2][1].ACLR
ctl_reset_n => col_timer[2][2].ACLR
ctl_reset_n => col_timer[2][3].ACLR
ctl_reset_n => col_timer[3][0].ACLR
ctl_reset_n => col_timer[3][1].ACLR
ctl_reset_n => col_timer[3][2].ACLR
ctl_reset_n => col_timer[3][3].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[0][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[0][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[1][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[1][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[2][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[2][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[3][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[3][1].ACLR
ctl_reset_n => combined_timer[0][0].ACLR
ctl_reset_n => combined_timer[0][1].ACLR
ctl_reset_n => combined_timer[0][2].ACLR
ctl_reset_n => combined_timer[0][3].ACLR
ctl_reset_n => combined_timer[0][4].ACLR
ctl_reset_n => combined_timer[0][5].ACLR
ctl_reset_n => combined_timer[1][0].ACLR
ctl_reset_n => combined_timer[1][1].ACLR
ctl_reset_n => combined_timer[1][2].ACLR
ctl_reset_n => combined_timer[1][3].ACLR
ctl_reset_n => combined_timer[1][4].ACLR
ctl_reset_n => combined_timer[1][5].ACLR
ctl_reset_n => combined_timer[2][0].ACLR
ctl_reset_n => combined_timer[2][1].ACLR
ctl_reset_n => combined_timer[2][2].ACLR
ctl_reset_n => combined_timer[2][3].ACLR
ctl_reset_n => combined_timer[2][4].ACLR
ctl_reset_n => combined_timer[2][5].ACLR
ctl_reset_n => combined_timer[3][0].ACLR
ctl_reset_n => combined_timer[3][1].ACLR
ctl_reset_n => combined_timer[3][2].ACLR
ctl_reset_n => combined_timer[3][3].ACLR
ctl_reset_n => combined_timer[3][4].ACLR
ctl_reset_n => combined_timer[3][5].ACLR
ctl_reset_n => trc_timer_pre_ready[0].ACLR
ctl_reset_n => trc_timer_pre_ready[1].ACLR
ctl_reset_n => trc_timer_pre_ready[2].ACLR
ctl_reset_n => trc_timer_pre_ready[3].ACLR
ctl_reset_n => trc_timer[0][0].ACLR
ctl_reset_n => trc_timer[0][1].ACLR
ctl_reset_n => trc_timer[0][2].ACLR
ctl_reset_n => trc_timer[0][3].ACLR
ctl_reset_n => trc_timer[0][4].ACLR
ctl_reset_n => trc_timer[0][5].ACLR
ctl_reset_n => trc_timer[1][0].ACLR
ctl_reset_n => trc_timer[1][1].ACLR
ctl_reset_n => trc_timer[1][2].ACLR
ctl_reset_n => trc_timer[1][3].ACLR
ctl_reset_n => trc_timer[1][4].ACLR
ctl_reset_n => trc_timer[1][5].ACLR
ctl_reset_n => trc_timer[2][0].ACLR
ctl_reset_n => trc_timer[2][1].ACLR
ctl_reset_n => trc_timer[2][2].ACLR
ctl_reset_n => trc_timer[2][3].ACLR
ctl_reset_n => trc_timer[2][4].ACLR
ctl_reset_n => trc_timer[2][5].ACLR
ctl_reset_n => trc_timer[3][0].ACLR
ctl_reset_n => trc_timer[3][1].ACLR
ctl_reset_n => trc_timer[3][2].ACLR
ctl_reset_n => trc_timer[3][3].ACLR
ctl_reset_n => trc_timer[3][4].ACLR
ctl_reset_n => trc_timer[3][5].ACLR
ctl_reset_n => row_timer_pre_ready[0].ACLR
ctl_reset_n => row_timer_pre_ready[1].ACLR
ctl_reset_n => row_timer_pre_ready[2].ACLR
ctl_reset_n => row_timer_pre_ready[3].ACLR
ctl_reset_n => row_timer[0][0].ACLR
ctl_reset_n => row_timer[0][1].ACLR
ctl_reset_n => row_timer[0][2].ACLR
ctl_reset_n => row_timer[0][3].ACLR
ctl_reset_n => row_timer[0][4].ACLR
ctl_reset_n => row_timer[0][5].ACLR
ctl_reset_n => row_timer[1][0].ACLR
ctl_reset_n => row_timer[1][1].ACLR
ctl_reset_n => row_timer[1][2].ACLR
ctl_reset_n => row_timer[1][3].ACLR
ctl_reset_n => row_timer[1][4].ACLR
ctl_reset_n => row_timer[1][5].ACLR
ctl_reset_n => row_timer[2][0].ACLR
ctl_reset_n => row_timer[2][1].ACLR
ctl_reset_n => row_timer[2][2].ACLR
ctl_reset_n => row_timer[2][3].ACLR
ctl_reset_n => row_timer[2][4].ACLR
ctl_reset_n => row_timer[2][5].ACLR
ctl_reset_n => row_timer[3][0].ACLR
ctl_reset_n => row_timer[3][1].ACLR
ctl_reset_n => row_timer[3][2].ACLR
ctl_reset_n => row_timer[3][3].ACLR
ctl_reset_n => row_timer[3][4].ACLR
ctl_reset_n => row_timer[3][5].ACLR
ctl_reset_n => pch_ready[0].ACLR
ctl_reset_n => pch_ready[1].ACLR
ctl_reset_n => pch_ready[2].ACLR
ctl_reset_n => pch_ready[3].ACLR
ctl_reset_n => int_bank_closed[0][0].ACLR
ctl_reset_n => int_bank_closed[0][1].ACLR
ctl_reset_n => int_bank_closed[0][2].ACLR
ctl_reset_n => int_bank_closed[0][3].ACLR
ctl_reset_n => int_timer_ready[0][0].ACLR
ctl_reset_n => int_timer_ready[0][1].ACLR
ctl_reset_n => int_timer_ready[0][2].ACLR
ctl_reset_n => int_timer_ready[0][3].ACLR
ctl_reset_n => int_shadow_timer_ready[0][0].ACLR
ctl_reset_n => int_shadow_timer_ready[0][1].ACLR
ctl_reset_n => int_shadow_timer_ready[0][2].ACLR
ctl_reset_n => int_shadow_timer_ready[0][3].ACLR
tbp_full <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
tbp_empty <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_load => load_tbp.IN1
cmd_gen_load => always62.IN0
cmd_gen_waiting_to_load => always62.IN1
cmd_gen_chipsel[0] => chipsel[3][0].DATAIN
cmd_gen_chipsel[0] => chipsel[2][0].DATAIN
cmd_gen_chipsel[0] => chipsel[1][0].DATAIN
cmd_gen_chipsel[0] => chipsel[0][0].DATAIN
cmd_gen_bank[0] => bank[3][0].DATAIN
cmd_gen_bank[0] => bank[2][0].DATAIN
cmd_gen_bank[0] => bank[1][0].DATAIN
cmd_gen_bank[0] => bank[0][0].DATAIN
cmd_gen_bank[1] => bank[3][1].DATAIN
cmd_gen_bank[1] => bank[2][1].DATAIN
cmd_gen_bank[1] => bank[1][1].DATAIN
cmd_gen_bank[1] => bank[0][1].DATAIN
cmd_gen_row[0] => row[3][0].DATAIN
cmd_gen_row[0] => row[2][0].DATAIN
cmd_gen_row[0] => row[1][0].DATAIN
cmd_gen_row[0] => row[0][0].DATAIN
cmd_gen_row[1] => row[3][1].DATAIN
cmd_gen_row[1] => row[2][1].DATAIN
cmd_gen_row[1] => row[1][1].DATAIN
cmd_gen_row[1] => row[0][1].DATAIN
cmd_gen_row[2] => row[3][2].DATAIN
cmd_gen_row[2] => row[2][2].DATAIN
cmd_gen_row[2] => row[1][2].DATAIN
cmd_gen_row[2] => row[0][2].DATAIN
cmd_gen_row[3] => row[3][3].DATAIN
cmd_gen_row[3] => row[2][3].DATAIN
cmd_gen_row[3] => row[1][3].DATAIN
cmd_gen_row[3] => row[0][3].DATAIN
cmd_gen_row[4] => row[3][4].DATAIN
cmd_gen_row[4] => row[2][4].DATAIN
cmd_gen_row[4] => row[1][4].DATAIN
cmd_gen_row[4] => row[0][4].DATAIN
cmd_gen_row[5] => row[3][5].DATAIN
cmd_gen_row[5] => row[2][5].DATAIN
cmd_gen_row[5] => row[1][5].DATAIN
cmd_gen_row[5] => row[0][5].DATAIN
cmd_gen_row[6] => row[3][6].DATAIN
cmd_gen_row[6] => row[2][6].DATAIN
cmd_gen_row[6] => row[1][6].DATAIN
cmd_gen_row[6] => row[0][6].DATAIN
cmd_gen_row[7] => row[3][7].DATAIN
cmd_gen_row[7] => row[2][7].DATAIN
cmd_gen_row[7] => row[1][7].DATAIN
cmd_gen_row[7] => row[0][7].DATAIN
cmd_gen_row[8] => row[3][8].DATAIN
cmd_gen_row[8] => row[2][8].DATAIN
cmd_gen_row[8] => row[1][8].DATAIN
cmd_gen_row[8] => row[0][8].DATAIN
cmd_gen_row[9] => row[3][9].DATAIN
cmd_gen_row[9] => row[2][9].DATAIN
cmd_gen_row[9] => row[1][9].DATAIN
cmd_gen_row[9] => row[0][9].DATAIN
cmd_gen_row[10] => row[3][10].DATAIN
cmd_gen_row[10] => row[2][10].DATAIN
cmd_gen_row[10] => row[1][10].DATAIN
cmd_gen_row[10] => row[0][10].DATAIN
cmd_gen_row[11] => row[3][11].DATAIN
cmd_gen_row[11] => row[2][11].DATAIN
cmd_gen_row[11] => row[1][11].DATAIN
cmd_gen_row[11] => row[0][11].DATAIN
cmd_gen_row[12] => row[3][12].DATAIN
cmd_gen_row[12] => row[2][12].DATAIN
cmd_gen_row[12] => row[1][12].DATAIN
cmd_gen_row[12] => row[0][12].DATAIN
cmd_gen_col[0] => col[3][0].DATAIN
cmd_gen_col[0] => col[2][0].DATAIN
cmd_gen_col[0] => col[1][0].DATAIN
cmd_gen_col[0] => col[0][0].DATAIN
cmd_gen_col[1] => always119.IN1
cmd_gen_col[1] => col[3][1].DATAIN
cmd_gen_col[1] => col[2][1].DATAIN
cmd_gen_col[1] => col[1][1].DATAIN
cmd_gen_col[1] => col[0][1].DATAIN
cmd_gen_col[2] => col[3][2].DATAIN
cmd_gen_col[2] => col[2][2].DATAIN
cmd_gen_col[2] => col[1][2].DATAIN
cmd_gen_col[2] => col[0][2].DATAIN
cmd_gen_col[3] => col[3][3].DATAIN
cmd_gen_col[3] => col[2][3].DATAIN
cmd_gen_col[3] => col[1][3].DATAIN
cmd_gen_col[3] => col[0][3].DATAIN
cmd_gen_col[4] => col[3][4].DATAIN
cmd_gen_col[4] => col[2][4].DATAIN
cmd_gen_col[4] => col[1][4].DATAIN
cmd_gen_col[4] => col[0][4].DATAIN
cmd_gen_col[5] => col[3][5].DATAIN
cmd_gen_col[5] => col[2][5].DATAIN
cmd_gen_col[5] => col[1][5].DATAIN
cmd_gen_col[5] => col[0][5].DATAIN
cmd_gen_col[6] => col[3][6].DATAIN
cmd_gen_col[6] => col[2][6].DATAIN
cmd_gen_col[6] => col[1][6].DATAIN
cmd_gen_col[6] => col[0][6].DATAIN
cmd_gen_col[7] => col[3][7].DATAIN
cmd_gen_col[7] => col[2][7].DATAIN
cmd_gen_col[7] => col[1][7].DATAIN
cmd_gen_col[7] => col[0][7].DATAIN
cmd_gen_col[8] => col[3][8].DATAIN
cmd_gen_col[8] => col[2][8].DATAIN
cmd_gen_col[8] => col[1][8].DATAIN
cmd_gen_col[8] => col[0][8].DATAIN
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => write[3].DATAIN
cmd_gen_write => write[2].DATAIN
cmd_gen_write => write[1].DATAIN
cmd_gen_write => write[0].DATAIN
cmd_gen_read => complete_combi_rd.OUTPUTSELECT
cmd_gen_read => complete_combi_wr.OUTPUTSELECT
cmd_gen_read => read[3].DATAIN
cmd_gen_read => read[2].DATAIN
cmd_gen_read => read[1].DATAIN
cmd_gen_read => read[0].DATAIN
cmd_gen_size[0] => LessThan57.IN8
cmd_gen_size[0] => Equal13.IN0
cmd_gen_size[0] => size[3][0].DATAIN
cmd_gen_size[0] => size[2][0].DATAIN
cmd_gen_size[0] => size[1][0].DATAIN
cmd_gen_size[0] => size[0][0].DATAIN
cmd_gen_size[1] => LessThan57.IN7
cmd_gen_size[1] => Equal13.IN3
cmd_gen_size[1] => size[3][1].DATAIN
cmd_gen_size[1] => size[2][1].DATAIN
cmd_gen_size[1] => size[1][1].DATAIN
cmd_gen_size[1] => size[0][1].DATAIN
cmd_gen_size[2] => LessThan57.IN6
cmd_gen_size[2] => Equal13.IN2
cmd_gen_size[2] => size[3][2].DATAIN
cmd_gen_size[2] => size[2][2].DATAIN
cmd_gen_size[2] => size[1][2].DATAIN
cmd_gen_size[2] => size[0][2].DATAIN
cmd_gen_size[3] => LessThan57.IN5
cmd_gen_size[3] => Equal13.IN1
cmd_gen_size[3] => size[3][3].DATAIN
cmd_gen_size[3] => size[2][3].DATAIN
cmd_gen_size[3] => size[1][3].DATAIN
cmd_gen_size[3] => size[0][3].DATAIN
cmd_gen_localid[0] => localid[3][0].DATAIN
cmd_gen_localid[0] => localid[2][0].DATAIN
cmd_gen_localid[0] => localid[1][0].DATAIN
cmd_gen_localid[0] => localid[0][0].DATAIN
cmd_gen_localid[1] => localid[3][1].DATAIN
cmd_gen_localid[1] => localid[2][1].DATAIN
cmd_gen_localid[1] => localid[1][1].DATAIN
cmd_gen_localid[1] => localid[0][1].DATAIN
cmd_gen_localid[2] => localid[3][2].DATAIN
cmd_gen_localid[2] => localid[2][2].DATAIN
cmd_gen_localid[2] => localid[1][2].DATAIN
cmd_gen_localid[2] => localid[0][2].DATAIN
cmd_gen_localid[3] => localid[3][3].DATAIN
cmd_gen_localid[3] => localid[2][3].DATAIN
cmd_gen_localid[3] => localid[1][3].DATAIN
cmd_gen_localid[3] => localid[0][3].DATAIN
cmd_gen_localid[4] => localid[3][4].DATAIN
cmd_gen_localid[4] => localid[2][4].DATAIN
cmd_gen_localid[4] => localid[1][4].DATAIN
cmd_gen_localid[4] => localid[0][4].DATAIN
cmd_gen_localid[5] => localid[3][5].DATAIN
cmd_gen_localid[5] => localid[2][5].DATAIN
cmd_gen_localid[5] => localid[1][5].DATAIN
cmd_gen_localid[5] => localid[0][5].DATAIN
cmd_gen_localid[6] => localid[3][6].DATAIN
cmd_gen_localid[6] => localid[2][6].DATAIN
cmd_gen_localid[6] => localid[1][6].DATAIN
cmd_gen_localid[6] => localid[0][6].DATAIN
cmd_gen_localid[7] => localid[3][7].DATAIN
cmd_gen_localid[7] => localid[2][7].DATAIN
cmd_gen_localid[7] => localid[1][7].DATAIN
cmd_gen_localid[7] => localid[0][7].DATAIN
cmd_gen_dataid[0] => dataid[3][0].DATAIN
cmd_gen_dataid[0] => dataid[2][0].DATAIN
cmd_gen_dataid[0] => dataid[1][0].DATAIN
cmd_gen_dataid[0] => dataid[0][0].DATAIN
cmd_gen_dataid[1] => dataid[3][1].DATAIN
cmd_gen_dataid[1] => dataid[2][1].DATAIN
cmd_gen_dataid[1] => dataid[1][1].DATAIN
cmd_gen_dataid[1] => dataid[0][1].DATAIN
cmd_gen_dataid[2] => dataid[3][2].DATAIN
cmd_gen_dataid[2] => dataid[2][2].DATAIN
cmd_gen_dataid[2] => dataid[1][2].DATAIN
cmd_gen_dataid[2] => dataid[0][2].DATAIN
cmd_gen_dataid[3] => dataid[3][3].DATAIN
cmd_gen_dataid[3] => dataid[2][3].DATAIN
cmd_gen_dataid[3] => dataid[1][3].DATAIN
cmd_gen_dataid[3] => dataid[0][3].DATAIN
cmd_gen_priority => ~NO_FANOUT~
cmd_gen_rmw_correct => rmw.IN0
cmd_gen_rmw_correct => rmw_correct[3].DATAIN
cmd_gen_rmw_correct => rmw_correct[2].DATAIN
cmd_gen_rmw_correct => rmw_correct[1].DATAIN
cmd_gen_rmw_correct => rmw_correct[0].DATAIN
cmd_gen_rmw_partial => rmw.IN1
cmd_gen_rmw_partial => rmw_partial[3].DATAIN
cmd_gen_rmw_partial => rmw_partial[2].DATAIN
cmd_gen_rmw_partial => rmw_partial[1].DATAIN
cmd_gen_rmw_partial => rmw_partial[0].DATAIN
cmd_gen_autopch => autopch[3].DATAIN
cmd_gen_autopch => autopch[2].DATAIN
cmd_gen_autopch => autopch[1].DATAIN
cmd_gen_autopch => autopch[0].DATAIN
cmd_gen_complete => complete_combi_rd.DATAB
cmd_gen_complete => complete_combi_wr.DATAA
cmd_gen_same_chipsel_addr[0] => same_chip_bank[0].IN0
cmd_gen_same_chipsel_addr[1] => same_chip_bank[1].IN0
cmd_gen_same_chipsel_addr[2] => same_chip_bank[2].IN0
cmd_gen_same_chipsel_addr[3] => same_chip_bank[3].IN0
cmd_gen_same_bank_addr[0] => same_chip_bank[0].IN1
cmd_gen_same_bank_addr[1] => same_chip_bank[1].IN1
cmd_gen_same_bank_addr[2] => same_chip_bank[2].IN1
cmd_gen_same_bank_addr[3] => same_chip_bank[3].IN1
cmd_gen_same_row_addr[0] => same_chip_bank_row[0].IN1
cmd_gen_same_row_addr[0] => same_chip_bank_diff_row[0].IN1
cmd_gen_same_row_addr[1] => same_chip_bank_row[1].IN1
cmd_gen_same_row_addr[1] => same_chip_bank_diff_row[1].IN1
cmd_gen_same_row_addr[2] => same_chip_bank_row[2].IN1
cmd_gen_same_row_addr[2] => same_chip_bank_diff_row[2].IN1
cmd_gen_same_row_addr[3] => same_chip_bank_row[3].IN1
cmd_gen_same_row_addr[3] => same_chip_bank_diff_row[3].IN1
cmd_gen_same_col_addr[0] => ~NO_FANOUT~
cmd_gen_same_col_addr[1] => ~NO_FANOUT~
cmd_gen_same_col_addr[2] => ~NO_FANOUT~
cmd_gen_same_col_addr[3] => ~NO_FANOUT~
cmd_gen_same_read_cmd[0] => ~NO_FANOUT~
cmd_gen_same_read_cmd[1] => ~NO_FANOUT~
cmd_gen_same_read_cmd[2] => ~NO_FANOUT~
cmd_gen_same_read_cmd[3] => ~NO_FANOUT~
cmd_gen_same_write_cmd[0] => ~NO_FANOUT~
cmd_gen_same_write_cmd[1] => ~NO_FANOUT~
cmd_gen_same_write_cmd[2] => ~NO_FANOUT~
cmd_gen_same_write_cmd[3] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[3] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[3] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[3] => ~NO_FANOUT~
row_req[0] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[1] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[2] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[3] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[0] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[1] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[2] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[3] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[0] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[1] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[2] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[3] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer_pre_ready.OUTPUTSELECT
row_grant[0] => always114.IN0
row_grant[0] => done_tbp_row_pass_flush.IN1
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer_pre_ready.OUTPUTSELECT
row_grant[1] => always114.IN0
row_grant[1] => done_tbp_row_pass_flush.IN1
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer_pre_ready.OUTPUTSELECT
row_grant[2] => always114.IN0
row_grant[2] => done_tbp_row_pass_flush.IN1
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer_pre_ready.OUTPUTSELECT
row_grant[3] => always114.IN0
row_grant[3] => done_tbp_row_pass_flush.IN1
act_grant[0] => always11.IN1
act_grant[0] => always32.IN1
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer_pre_ready.OUTPUTSELECT
act_grant[1] => always11.IN1
act_grant[1] => always32.IN1
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer_pre_ready.OUTPUTSELECT
act_grant[2] => always11.IN1
act_grant[2] => always32.IN1
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer_pre_ready.OUTPUTSELECT
act_grant[3] => always11.IN1
act_grant[3] => always32.IN1
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[0] => always33.IN1
pch_grant[0] => precharged_combi.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[0] => always112.IN1
pch_grant[1] => always33.IN1
pch_grant[1] => precharged_combi.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[1] => always112.IN1
pch_grant[2] => always33.IN1
pch_grant[2] => precharged_combi.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[2] => always112.IN1
pch_grant[3] => always33.IN1
pch_grant[3] => precharged_combi.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[3] => always112.IN1
col_req[0] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[1] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[2] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[3] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[0] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[1] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[2] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[3] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[0] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[1] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[2] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[3] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
col_grant[0] => can_act.OUTPUTSELECT
col_grant[0] => always11.IN1
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => not_done_tbp_row_pass_flush[0].IN1
col_grant[0] => always35.IN1
col_grant[0] => done_combi.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer_pre_ready.OUTPUTSELECT
col_grant[0] => always112.IN1
col_grant[0] => always114.IN1
col_grant[0] => always23.IN1
col_grant[1] => can_act.OUTPUTSELECT
col_grant[1] => always11.IN1
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => not_done_tbp_row_pass_flush[1].IN1
col_grant[1] => always35.IN1
col_grant[1] => done_combi.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer_pre_ready.OUTPUTSELECT
col_grant[1] => always112.IN1
col_grant[1] => always114.IN1
col_grant[1] => always23.IN1
col_grant[2] => can_act.OUTPUTSELECT
col_grant[2] => always11.IN1
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => not_done_tbp_row_pass_flush[2].IN1
col_grant[2] => always35.IN1
col_grant[2] => done_combi.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer_pre_ready.OUTPUTSELECT
col_grant[2] => always112.IN1
col_grant[2] => always114.IN1
col_grant[2] => always23.IN1
col_grant[3] => can_act.OUTPUTSELECT
col_grant[3] => always11.IN1
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => not_done_tbp_row_pass_flush[3].IN1
col_grant[3] => always35.IN1
col_grant[3] => done_combi.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer_pre_ready.OUTPUTSELECT
col_grant[3] => always112.IN1
col_grant[3] => always114.IN1
col_grant[3] => always23.IN1
rd_grant[0] => row_timer_combi[0][5].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][4].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][3].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][2].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][1].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][0].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][5].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][4].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][3].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][2].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][1].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][0].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][5].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][4].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][3].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][2].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][1].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][0].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][5].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][4].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][3].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][2].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][1].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][0].OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
log2_row_grant[0] => ~NO_FANOUT~
log2_row_grant[1] => ~NO_FANOUT~
log2_col_grant[0] => ~NO_FANOUT~
log2_col_grant[1] => ~NO_FANOUT~
log2_act_grant[0] => ~NO_FANOUT~
log2_act_grant[1] => ~NO_FANOUT~
log2_pch_grant[0] => ~NO_FANOUT~
log2_pch_grant[1] => ~NO_FANOUT~
log2_rd_grant[0] => ~NO_FANOUT~
log2_rd_grant[1] => ~NO_FANOUT~
log2_wr_grant[0] => ~NO_FANOUT~
log2_wr_grant[1] => ~NO_FANOUT~
or_row_grant => ~NO_FANOUT~
or_col_grant => ~NO_FANOUT~
tbp_read[0] <= read[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[1] <= read[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[2] <= read[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[3] <= read[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[0] <= write[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[1] <= write[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[2] <= write[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[3] <= write[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[0] <= activated[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[1] <= activated[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[2] <= activated[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[3] <= activated[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[0] <= activated[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[1] <= activated[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[2] <= activated[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[3] <= activated[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[0] <= chipsel[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[1] <= chipsel[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[2] <= chipsel[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[3] <= chipsel[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[0] <= bank[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[1] <= bank[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[2] <= bank[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[3] <= bank[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[4] <= bank[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[5] <= bank[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[6] <= bank[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[7] <= bank[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[0] <= row[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[1] <= row[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[2] <= row[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[3] <= row[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[4] <= row[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[5] <= row[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[6] <= row[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[7] <= row[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[8] <= row[0][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[9] <= row[0][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[10] <= row[0][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[11] <= row[0][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[12] <= row[0][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[13] <= row[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[14] <= row[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[15] <= row[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[16] <= row[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[17] <= row[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[18] <= row[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[19] <= row[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[20] <= row[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[21] <= row[1][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[22] <= row[1][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[23] <= row[1][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[24] <= row[1][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[25] <= row[1][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[26] <= row[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[27] <= row[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[28] <= row[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[29] <= row[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[30] <= row[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[31] <= row[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[32] <= row[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[33] <= row[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[34] <= row[2][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[35] <= row[2][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[36] <= row[2][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[37] <= row[2][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[38] <= row[2][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[39] <= row[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[40] <= row[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[41] <= row[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[42] <= row[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[43] <= row[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[44] <= row[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[45] <= row[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[46] <= row[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[47] <= row[3][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[48] <= row[3][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[49] <= row[3][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[50] <= row[3][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[51] <= row[3][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[0] <= col[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[1] <= col[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[2] <= col[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[3] <= col[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[4] <= col[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[5] <= col[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[6] <= col[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[7] <= col[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[8] <= col[0][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[9] <= col[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[10] <= col[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[11] <= col[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[12] <= col[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[13] <= col[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[14] <= col[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[15] <= col[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[16] <= col[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[17] <= col[1][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[18] <= col[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[19] <= col[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[20] <= col[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[21] <= col[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[22] <= col[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[23] <= col[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[24] <= col[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[25] <= col[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[26] <= col[2][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[27] <= col[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[28] <= col[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[29] <= col[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[30] <= col[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[31] <= col[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[32] <= col[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[33] <= col[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[34] <= col[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[35] <= col[3][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_shadow_chipsel[0] <= <GND>
tbp_shadow_chipsel[1] <= <GND>
tbp_shadow_chipsel[2] <= <GND>
tbp_shadow_chipsel[3] <= <GND>
tbp_shadow_bank[0] <= <GND>
tbp_shadow_bank[1] <= <GND>
tbp_shadow_bank[2] <= <GND>
tbp_shadow_bank[3] <= <GND>
tbp_shadow_bank[4] <= <GND>
tbp_shadow_bank[5] <= <GND>
tbp_shadow_bank[6] <= <GND>
tbp_shadow_bank[7] <= <GND>
tbp_shadow_row[0] <= <GND>
tbp_shadow_row[1] <= <GND>
tbp_shadow_row[2] <= <GND>
tbp_shadow_row[3] <= <GND>
tbp_shadow_row[4] <= <GND>
tbp_shadow_row[5] <= <GND>
tbp_shadow_row[6] <= <GND>
tbp_shadow_row[7] <= <GND>
tbp_shadow_row[8] <= <GND>
tbp_shadow_row[9] <= <GND>
tbp_shadow_row[10] <= <GND>
tbp_shadow_row[11] <= <GND>
tbp_shadow_row[12] <= <GND>
tbp_shadow_row[13] <= <GND>
tbp_shadow_row[14] <= <GND>
tbp_shadow_row[15] <= <GND>
tbp_shadow_row[16] <= <GND>
tbp_shadow_row[17] <= <GND>
tbp_shadow_row[18] <= <GND>
tbp_shadow_row[19] <= <GND>
tbp_shadow_row[20] <= <GND>
tbp_shadow_row[21] <= <GND>
tbp_shadow_row[22] <= <GND>
tbp_shadow_row[23] <= <GND>
tbp_shadow_row[24] <= <GND>
tbp_shadow_row[25] <= <GND>
tbp_shadow_row[26] <= <GND>
tbp_shadow_row[27] <= <GND>
tbp_shadow_row[28] <= <GND>
tbp_shadow_row[29] <= <GND>
tbp_shadow_row[30] <= <GND>
tbp_shadow_row[31] <= <GND>
tbp_shadow_row[32] <= <GND>
tbp_shadow_row[33] <= <GND>
tbp_shadow_row[34] <= <GND>
tbp_shadow_row[35] <= <GND>
tbp_shadow_row[36] <= <GND>
tbp_shadow_row[37] <= <GND>
tbp_shadow_row[38] <= <GND>
tbp_shadow_row[39] <= <GND>
tbp_shadow_row[40] <= <GND>
tbp_shadow_row[41] <= <GND>
tbp_shadow_row[42] <= <GND>
tbp_shadow_row[43] <= <GND>
tbp_shadow_row[44] <= <GND>
tbp_shadow_row[45] <= <GND>
tbp_shadow_row[46] <= <GND>
tbp_shadow_row[47] <= <GND>
tbp_shadow_row[48] <= <GND>
tbp_shadow_row[49] <= <GND>
tbp_shadow_row[50] <= <GND>
tbp_shadow_row[51] <= <GND>
tbp_size[0] <= size[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[1] <= size[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[2] <= size[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[3] <= size[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[4] <= size[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[5] <= size[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[6] <= size[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[7] <= size[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[8] <= size[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[9] <= size[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[10] <= size[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[11] <= size[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[12] <= size[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[13] <= size[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[14] <= size[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[15] <= size[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[0] <= localid[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[1] <= localid[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[2] <= localid[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[3] <= localid[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[4] <= localid[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[5] <= localid[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[6] <= localid[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[7] <= localid[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[8] <= localid[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[9] <= localid[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[10] <= localid[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[11] <= localid[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[12] <= localid[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[13] <= localid[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[14] <= localid[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[15] <= localid[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[16] <= localid[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[17] <= localid[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[18] <= localid[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[19] <= localid[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[20] <= localid[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[21] <= localid[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[22] <= localid[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[23] <= localid[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[24] <= localid[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[25] <= localid[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[26] <= localid[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[27] <= localid[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[28] <= localid[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[29] <= localid[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[30] <= localid[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[31] <= localid[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[0] <= dataid[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[1] <= dataid[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[2] <= dataid[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[3] <= dataid[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[4] <= dataid[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[5] <= dataid[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[6] <= dataid[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[7] <= dataid[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[8] <= dataid[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[9] <= dataid[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[10] <= dataid[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[11] <= dataid[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[12] <= dataid[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[13] <= dataid[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[14] <= dataid[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[15] <= dataid[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[0] <= ap[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[1] <= ap[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[2] <= ap[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[3] <= ap[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[0] <= burst_chop[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[1] <= burst_chop[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[2] <= burst_chop[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[3] <= burst_chop[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[0] <= age[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[1] <= age[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[2] <= age[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[3] <= age[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[4] <= age[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[5] <= age[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[6] <= age[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[7] <= age[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[8] <= age[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[9] <= age[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[10] <= age[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[11] <= age[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[12] <= age[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[13] <= age[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[14] <= age[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[15] <= age[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[0] <= priority_a[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[1] <= priority_a[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[2] <= priority_a[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[3] <= priority_a[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[0] <= rmw_correct[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[1] <= rmw_correct[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[2] <= rmw_correct[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[3] <= rmw_correct[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[0] <= rmw_partial[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[1] <= rmw_partial[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[2] <= rmw_partial[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[3] <= rmw_partial[3].DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[0] => flush_tbp.IN1
sb_tbp_precharge_all[0] => always9.IN0
sb_tbp_precharge_all[0] => always9.IN0
sb_tbp_precharge_all[0] => activated.OUTPUTSELECT
sb_tbp_precharge_all[0] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[0] => done_tbp_row_pass_flush[0].IN1
sb_tbp_precharge_all[1] => flush_tbp.IN1
sb_tbp_precharge_all[1] => always9.IN0
sb_tbp_precharge_all[1] => always9.IN0
sb_tbp_precharge_all[1] => activated.OUTPUTSELECT
sb_tbp_precharge_all[1] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[1] => done_tbp_row_pass_flush[1].IN1
sb_tbp_precharge_all[2] => flush_tbp.IN1
sb_tbp_precharge_all[2] => always9.IN0
sb_tbp_precharge_all[2] => always9.IN0
sb_tbp_precharge_all[2] => activated.OUTPUTSELECT
sb_tbp_precharge_all[2] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[2] => done_tbp_row_pass_flush[2].IN1
sb_tbp_precharge_all[3] => flush_tbp.IN1
sb_tbp_precharge_all[3] => always9.IN0
sb_tbp_precharge_all[3] => always9.IN0
sb_tbp_precharge_all[3] => activated.OUTPUTSELECT
sb_tbp_precharge_all[3] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[3] => done_tbp_row_pass_flush[3].IN1
sb_do_precharge_all[0] => ~NO_FANOUT~
t_param_act_to_rdwr[0] => LessThan0.IN8
t_param_act_to_rdwr[0] => offset_t_param_act_to_rdwr.DATAB
t_param_act_to_rdwr[1] => LessThan0.IN7
t_param_act_to_rdwr[1] => Add1.IN6
t_param_act_to_rdwr[2] => LessThan0.IN6
t_param_act_to_rdwr[2] => Add1.IN5
t_param_act_to_rdwr[3] => LessThan0.IN5
t_param_act_to_rdwr[3] => Add1.IN4
t_param_act_to_act[0] => LessThan1.IN12
t_param_act_to_act[0] => offset_t_param_act_to_act.DATAB
t_param_act_to_act[1] => LessThan1.IN11
t_param_act_to_act[1] => Add2.IN10
t_param_act_to_act[2] => LessThan1.IN10
t_param_act_to_act[2] => Add2.IN9
t_param_act_to_act[3] => LessThan1.IN9
t_param_act_to_act[3] => Add2.IN8
t_param_act_to_act[4] => LessThan1.IN8
t_param_act_to_act[4] => Add2.IN7
t_param_act_to_act[5] => LessThan1.IN7
t_param_act_to_act[5] => Add2.IN6
t_param_act_to_pch[0] => LessThan2.IN12
t_param_act_to_pch[0] => offset_t_param_act_to_pch.DATAB
t_param_act_to_pch[1] => LessThan2.IN11
t_param_act_to_pch[1] => Add3.IN10
t_param_act_to_pch[2] => LessThan2.IN10
t_param_act_to_pch[2] => Add3.IN9
t_param_act_to_pch[3] => LessThan2.IN9
t_param_act_to_pch[3] => Add3.IN8
t_param_act_to_pch[4] => LessThan2.IN8
t_param_act_to_pch[4] => Add3.IN7
t_param_act_to_pch[5] => LessThan2.IN7
t_param_act_to_pch[5] => Add3.IN6
t_param_rd_to_pch[0] => LessThan3.IN12
t_param_rd_to_pch[0] => offset_t_param_rd_to_pch.DATAB
t_param_rd_to_pch[0] => LessThan10.IN64
t_param_rd_to_pch[0] => LessThan13.IN64
t_param_rd_to_pch[0] => LessThan16.IN64
t_param_rd_to_pch[0] => LessThan19.IN64
t_param_rd_to_pch[1] => LessThan3.IN11
t_param_rd_to_pch[1] => Add4.IN10
t_param_rd_to_pch[1] => LessThan10.IN63
t_param_rd_to_pch[1] => LessThan13.IN63
t_param_rd_to_pch[1] => LessThan16.IN63
t_param_rd_to_pch[1] => LessThan19.IN63
t_param_rd_to_pch[2] => LessThan3.IN10
t_param_rd_to_pch[2] => Add4.IN9
t_param_rd_to_pch[2] => LessThan10.IN62
t_param_rd_to_pch[2] => LessThan13.IN62
t_param_rd_to_pch[2] => LessThan16.IN62
t_param_rd_to_pch[2] => LessThan19.IN62
t_param_rd_to_pch[3] => LessThan3.IN9
t_param_rd_to_pch[3] => Add4.IN8
t_param_rd_to_pch[3] => LessThan10.IN61
t_param_rd_to_pch[3] => LessThan13.IN61
t_param_rd_to_pch[3] => LessThan16.IN61
t_param_rd_to_pch[3] => LessThan19.IN61
t_param_rd_to_pch[4] => LessThan3.IN8
t_param_rd_to_pch[4] => Add4.IN7
t_param_rd_to_pch[4] => LessThan10.IN60
t_param_rd_to_pch[4] => LessThan13.IN60
t_param_rd_to_pch[4] => LessThan16.IN60
t_param_rd_to_pch[4] => LessThan19.IN60
t_param_rd_to_pch[5] => LessThan3.IN7
t_param_rd_to_pch[5] => Add4.IN6
t_param_rd_to_pch[5] => LessThan10.IN59
t_param_rd_to_pch[5] => LessThan13.IN59
t_param_rd_to_pch[5] => LessThan16.IN59
t_param_rd_to_pch[5] => LessThan19.IN59
t_param_wr_to_pch[0] => LessThan4.IN12
t_param_wr_to_pch[0] => offset_t_param_wr_to_pch.DATAB
t_param_wr_to_pch[0] => LessThan11.IN64
t_param_wr_to_pch[0] => LessThan14.IN64
t_param_wr_to_pch[0] => LessThan17.IN64
t_param_wr_to_pch[0] => LessThan20.IN64
t_param_wr_to_pch[1] => LessThan4.IN11
t_param_wr_to_pch[1] => Add5.IN10
t_param_wr_to_pch[1] => LessThan11.IN63
t_param_wr_to_pch[1] => LessThan14.IN63
t_param_wr_to_pch[1] => LessThan17.IN63
t_param_wr_to_pch[1] => LessThan20.IN63
t_param_wr_to_pch[2] => LessThan4.IN10
t_param_wr_to_pch[2] => Add5.IN9
t_param_wr_to_pch[2] => LessThan11.IN62
t_param_wr_to_pch[2] => LessThan14.IN62
t_param_wr_to_pch[2] => LessThan17.IN62
t_param_wr_to_pch[2] => LessThan20.IN62
t_param_wr_to_pch[3] => LessThan4.IN9
t_param_wr_to_pch[3] => Add5.IN8
t_param_wr_to_pch[3] => LessThan11.IN61
t_param_wr_to_pch[3] => LessThan14.IN61
t_param_wr_to_pch[3] => LessThan17.IN61
t_param_wr_to_pch[3] => LessThan20.IN61
t_param_wr_to_pch[4] => LessThan4.IN8
t_param_wr_to_pch[4] => Add5.IN7
t_param_wr_to_pch[4] => LessThan11.IN60
t_param_wr_to_pch[4] => LessThan14.IN60
t_param_wr_to_pch[4] => LessThan17.IN60
t_param_wr_to_pch[4] => LessThan20.IN60
t_param_wr_to_pch[5] => LessThan4.IN7
t_param_wr_to_pch[5] => Add5.IN6
t_param_wr_to_pch[5] => LessThan11.IN59
t_param_wr_to_pch[5] => LessThan14.IN59
t_param_wr_to_pch[5] => LessThan17.IN59
t_param_wr_to_pch[5] => LessThan20.IN59
t_param_pch_to_valid[0] => LessThan5.IN8
t_param_pch_to_valid[0] => offset_t_param_pch_to_valid.DATAB
t_param_pch_to_valid[1] => LessThan5.IN7
t_param_pch_to_valid[1] => Add6.IN6
t_param_pch_to_valid[2] => LessThan5.IN6
t_param_pch_to_valid[2] => Add6.IN5
t_param_pch_to_valid[3] => LessThan5.IN5
t_param_pch_to_valid[3] => Add6.IN4
t_param_rd_ap_to_valid[0] => LessThan6.IN12
t_param_rd_ap_to_valid[0] => offset_t_param_rd_ap_to_valid.DATAB
t_param_rd_ap_to_valid[1] => LessThan6.IN11
t_param_rd_ap_to_valid[1] => Add7.IN10
t_param_rd_ap_to_valid[2] => LessThan6.IN10
t_param_rd_ap_to_valid[2] => Add7.IN9
t_param_rd_ap_to_valid[3] => LessThan6.IN9
t_param_rd_ap_to_valid[3] => Add7.IN8
t_param_rd_ap_to_valid[4] => LessThan6.IN8
t_param_rd_ap_to_valid[4] => Add7.IN7
t_param_rd_ap_to_valid[5] => LessThan6.IN7
t_param_rd_ap_to_valid[5] => Add7.IN6
t_param_wr_ap_to_valid[0] => LessThan7.IN12
t_param_wr_ap_to_valid[0] => offset_t_param_wr_ap_to_valid.DATAB
t_param_wr_ap_to_valid[1] => LessThan7.IN11
t_param_wr_ap_to_valid[1] => Add8.IN10
t_param_wr_ap_to_valid[2] => LessThan7.IN10
t_param_wr_ap_to_valid[2] => Add8.IN9
t_param_wr_ap_to_valid[3] => LessThan7.IN9
t_param_wr_ap_to_valid[3] => Add8.IN8
t_param_wr_ap_to_valid[4] => LessThan7.IN8
t_param_wr_ap_to_valid[4] => Add8.IN7
t_param_wr_ap_to_valid[5] => LessThan7.IN7
t_param_wr_ap_to_valid[5] => Add8.IN6
tbp_bank_closed[0] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
tbp_timer_ready[0] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[0] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[1] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[2] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[3] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
data_complete[0] => complete_combi_wr.DATAA
data_complete[1] => complete_combi_wr.DATAA
data_complete[2] => complete_combi_wr.DATAA
data_complete[3] => complete_combi_wr.DATAA
data_rmw_complete => comb.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_fetch <= comb.DB_MAX_OUTPUT_PORT_TYPE
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_starve_limit[0] => ~NO_FANOUT~
cfg_starve_limit[1] => ~NO_FANOUT~
cfg_starve_limit[2] => ~NO_FANOUT~
cfg_starve_limit[3] => ~NO_FANOUT~
cfg_starve_limit[4] => ~NO_FANOUT~
cfg_starve_limit[5] => ~NO_FANOUT~
cfg_type[0] => Equal12.IN2
cfg_type[1] => Equal12.IN0
cfg_type[2] => Equal12.IN1
cfg_enable_ecc => cfg_enable_rmw.IN0
cfg_enable_no_dm => cfg_enable_rmw.IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst
ctl_clk => or_col_grant~reg0.CLK
ctl_clk => or_row_grant~reg0.CLK
ctl_clk => wr_grant[0]~reg0.CLK
ctl_clk => wr_grant[1]~reg0.CLK
ctl_clk => wr_grant[2]~reg0.CLK
ctl_clk => wr_grant[3]~reg0.CLK
ctl_clk => rd_grant[0]~reg0.CLK
ctl_clk => rd_grant[1]~reg0.CLK
ctl_clk => rd_grant[2]~reg0.CLK
ctl_clk => rd_grant[3]~reg0.CLK
ctl_clk => pch_grant[0]~reg0.CLK
ctl_clk => pch_grant[1]~reg0.CLK
ctl_clk => pch_grant[2]~reg0.CLK
ctl_clk => pch_grant[3]~reg0.CLK
ctl_clk => act_grant[0]~reg0.CLK
ctl_clk => act_grant[1]~reg0.CLK
ctl_clk => act_grant[2]~reg0.CLK
ctl_clk => act_grant[3]~reg0.CLK
ctl_clk => col_grant[0]~reg0.CLK
ctl_clk => col_grant[1]~reg0.CLK
ctl_clk => col_grant[2]~reg0.CLK
ctl_clk => col_grant[3]~reg0.CLK
ctl_clk => row_grant[0]~reg0.CLK
ctl_clk => row_grant[1]~reg0.CLK
ctl_clk => row_grant[2]~reg0.CLK
ctl_clk => row_grant[3]~reg0.CLK
ctl_reset_n => or_col_grant~reg0.ACLR
ctl_reset_n => or_row_grant~reg0.ACLR
ctl_reset_n => wr_grant[0]~reg0.ACLR
ctl_reset_n => wr_grant[1]~reg0.ACLR
ctl_reset_n => wr_grant[2]~reg0.ACLR
ctl_reset_n => wr_grant[3]~reg0.ACLR
ctl_reset_n => rd_grant[0]~reg0.ACLR
ctl_reset_n => rd_grant[1]~reg0.ACLR
ctl_reset_n => rd_grant[2]~reg0.ACLR
ctl_reset_n => rd_grant[3]~reg0.ACLR
ctl_reset_n => pch_grant[0]~reg0.ACLR
ctl_reset_n => pch_grant[1]~reg0.ACLR
ctl_reset_n => pch_grant[2]~reg0.ACLR
ctl_reset_n => pch_grant[3]~reg0.ACLR
ctl_reset_n => act_grant[0]~reg0.ACLR
ctl_reset_n => act_grant[1]~reg0.ACLR
ctl_reset_n => act_grant[2]~reg0.ACLR
ctl_reset_n => act_grant[3]~reg0.ACLR
ctl_reset_n => col_grant[0]~reg0.ACLR
ctl_reset_n => col_grant[1]~reg0.ACLR
ctl_reset_n => col_grant[2]~reg0.ACLR
ctl_reset_n => col_grant[3]~reg0.ACLR
ctl_reset_n => row_grant[0]~reg0.ACLR
ctl_reset_n => row_grant[1]~reg0.ACLR
ctl_reset_n => row_grant[2]~reg0.ACLR
ctl_reset_n => row_grant[3]~reg0.ACLR
stall_row_arbiter => always88.IN1
stall_col_arbiter => always88.IN1
sb_do_precharge_all[0] => arb_do_precharge_all[0].DATAIN
sb_do_precharge_all[0] => arb_do_precharge_all[1].DATAIN
sb_do_refresh[0] => arb_do_refresh[0].DATAIN
sb_do_refresh[0] => arb_do_refresh[1].DATAIN
sb_do_self_refresh[0] => arb_do_self_refresh[0].DATAIN
sb_do_self_refresh[0] => arb_do_self_refresh[1].DATAIN
sb_do_power_down[0] => arb_do_power_down[0].DATAIN
sb_do_power_down[0] => arb_do_power_down[1].DATAIN
sb_do_deep_pdown[0] => arb_do_deep_pdown[0].DATAIN
sb_do_deep_pdown[0] => arb_do_deep_pdown[1].DATAIN
sb_do_zq_cal[0] => arb_do_zq_cal[0].DATAIN
sb_do_zq_cal[0] => arb_do_zq_cal[1].DATAIN
row_req[0] => ~NO_FANOUT~
row_req[1] => ~NO_FANOUT~
row_req[2] => ~NO_FANOUT~
row_req[3] => ~NO_FANOUT~
col_req[0] => ~NO_FANOUT~
col_req[1] => ~NO_FANOUT~
col_req[2] => ~NO_FANOUT~
col_req[3] => ~NO_FANOUT~
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => act_req_with_priority[0].IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => act_req_with_priority[1].IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => act_req_with_priority[2].IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => act_req_with_priority[3].IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => pch_req_with_priority[0].IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => pch_req_with_priority[1].IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => pch_req_with_priority[2].IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => pch_req_with_priority[3].IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => rd_req_with_priority[0].IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => rd_req_with_priority[1].IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => rd_req_with_priority[2].IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => rd_req_with_priority[3].IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => wr_req_with_priority[0].IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => wr_req_with_priority[1].IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => wr_req_with_priority[2].IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => wr_req_with_priority[3].IN0
row_grant[0] <= row_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[1] <= row_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[2] <= row_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[3] <= row_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[0] <= col_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[1] <= col_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[2] <= col_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[3] <= col_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[0] <= act_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[1] <= act_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[2] <= act_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[3] <= act_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[0] <= pch_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[1] <= pch_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[2] <= pch_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[3] <= pch_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[0] <= rd_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[1] <= rd_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[2] <= rd_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[3] <= rd_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[0] <= wr_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[1] <= wr_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[2] <= wr_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[3] <= wr_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
log2_row_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_row_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_col_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_col_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_act_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_act_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_pch_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_pch_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_rd_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_rd_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_wr_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_wr_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
or_row_grant <= or_row_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
or_col_grant <= or_col_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[0] => arb_do_activate.IN1
tbp_activate[1] => arb_do_activate.IN1
tbp_activate[2] => arb_do_activate.IN1
tbp_activate[3] => arb_do_activate.IN1
tbp_precharge[0] => arb_do_precharge.IN1
tbp_precharge[1] => arb_do_precharge.IN1
tbp_precharge[2] => arb_do_precharge.IN1
tbp_precharge[3] => arb_do_precharge.IN1
tbp_read[0] => arb_do_read.IN1
tbp_read[1] => arb_do_read.IN1
tbp_read[2] => arb_do_read.IN1
tbp_read[3] => arb_do_read.IN1
tbp_write[0] => arb_do_write.IN1
tbp_write[1] => arb_do_write.IN1
tbp_write[2] => arb_do_write.IN1
tbp_write[3] => arb_do_write.IN1
tbp_chipsel[0] => granted_chipsel_r[0].IN1
tbp_chipsel[0] => granted_chipsel_c[0].IN1
tbp_chipsel[1] => granted_chipsel_r.IN1
tbp_chipsel[1] => granted_chipsel_c.IN1
tbp_chipsel[2] => granted_chipsel_r.IN1
tbp_chipsel[2] => granted_chipsel_c.IN1
tbp_chipsel[3] => granted_chipsel_r.IN1
tbp_chipsel[3] => granted_chipsel_c.IN1
tbp_bank[0] => granted_bank_r[0][0].IN1
tbp_bank[0] => granted_bank_c[0][0].IN1
tbp_bank[1] => granted_bank_r[0][1].IN1
tbp_bank[1] => granted_bank_c[0][1].IN1
tbp_bank[2] => granted_bank_r.IN1
tbp_bank[2] => granted_bank_c.IN1
tbp_bank[3] => granted_bank_r.IN1
tbp_bank[3] => granted_bank_c.IN1
tbp_bank[4] => granted_bank_r.IN1
tbp_bank[4] => granted_bank_c.IN1
tbp_bank[5] => granted_bank_r.IN1
tbp_bank[5] => granted_bank_c.IN1
tbp_bank[6] => granted_bank_r.IN1
tbp_bank[6] => granted_bank_c.IN1
tbp_bank[7] => granted_bank_r.IN1
tbp_bank[7] => granted_bank_c.IN1
tbp_row[0] => granted_row_r[0][0].IN1
tbp_row[0] => granted_row_c[0][0].IN1
tbp_row[1] => granted_row_r[0][1].IN1
tbp_row[1] => granted_row_c[0][1].IN1
tbp_row[2] => granted_row_r[0][2].IN1
tbp_row[2] => granted_row_c[0][2].IN1
tbp_row[3] => granted_row_r[0][3].IN1
tbp_row[3] => granted_row_c[0][3].IN1
tbp_row[4] => granted_row_r[0][4].IN1
tbp_row[4] => granted_row_c[0][4].IN1
tbp_row[5] => granted_row_r[0][5].IN1
tbp_row[5] => granted_row_c[0][5].IN1
tbp_row[6] => granted_row_r[0][6].IN1
tbp_row[6] => granted_row_c[0][6].IN1
tbp_row[7] => granted_row_r[0][7].IN1
tbp_row[7] => granted_row_c[0][7].IN1
tbp_row[8] => granted_row_r[0][8].IN1
tbp_row[8] => granted_row_c[0][8].IN1
tbp_row[9] => granted_row_r[0][9].IN1
tbp_row[9] => granted_row_c[0][9].IN1
tbp_row[10] => granted_row_r[0][10].IN1
tbp_row[10] => granted_row_c[0][10].IN1
tbp_row[11] => granted_row_r[0][11].IN1
tbp_row[11] => granted_row_c[0][11].IN1
tbp_row[12] => granted_row_r[0][12].IN1
tbp_row[12] => granted_row_c[0][12].IN1
tbp_row[13] => granted_row_r.IN1
tbp_row[13] => granted_row_c.IN1
tbp_row[14] => granted_row_r.IN1
tbp_row[14] => granted_row_c.IN1
tbp_row[15] => granted_row_r.IN1
tbp_row[15] => granted_row_c.IN1
tbp_row[16] => granted_row_r.IN1
tbp_row[16] => granted_row_c.IN1
tbp_row[17] => granted_row_r.IN1
tbp_row[17] => granted_row_c.IN1
tbp_row[18] => granted_row_r.IN1
tbp_row[18] => granted_row_c.IN1
tbp_row[19] => granted_row_r.IN1
tbp_row[19] => granted_row_c.IN1
tbp_row[20] => granted_row_r.IN1
tbp_row[20] => granted_row_c.IN1
tbp_row[21] => granted_row_r.IN1
tbp_row[21] => granted_row_c.IN1
tbp_row[22] => granted_row_r.IN1
tbp_row[22] => granted_row_c.IN1
tbp_row[23] => granted_row_r.IN1
tbp_row[23] => granted_row_c.IN1
tbp_row[24] => granted_row_r.IN1
tbp_row[24] => granted_row_c.IN1
tbp_row[25] => granted_row_r.IN1
tbp_row[25] => granted_row_c.IN1
tbp_row[26] => granted_row_r.IN1
tbp_row[26] => granted_row_c.IN1
tbp_row[27] => granted_row_r.IN1
tbp_row[27] => granted_row_c.IN1
tbp_row[28] => granted_row_r.IN1
tbp_row[28] => granted_row_c.IN1
tbp_row[29] => granted_row_r.IN1
tbp_row[29] => granted_row_c.IN1
tbp_row[30] => granted_row_r.IN1
tbp_row[30] => granted_row_c.IN1
tbp_row[31] => granted_row_r.IN1
tbp_row[31] => granted_row_c.IN1
tbp_row[32] => granted_row_r.IN1
tbp_row[32] => granted_row_c.IN1
tbp_row[33] => granted_row_r.IN1
tbp_row[33] => granted_row_c.IN1
tbp_row[34] => granted_row_r.IN1
tbp_row[34] => granted_row_c.IN1
tbp_row[35] => granted_row_r.IN1
tbp_row[35] => granted_row_c.IN1
tbp_row[36] => granted_row_r.IN1
tbp_row[36] => granted_row_c.IN1
tbp_row[37] => granted_row_r.IN1
tbp_row[37] => granted_row_c.IN1
tbp_row[38] => granted_row_r.IN1
tbp_row[38] => granted_row_c.IN1
tbp_row[39] => granted_row_r.IN1
tbp_row[39] => granted_row_c.IN1
tbp_row[40] => granted_row_r.IN1
tbp_row[40] => granted_row_c.IN1
tbp_row[41] => granted_row_r.IN1
tbp_row[41] => granted_row_c.IN1
tbp_row[42] => granted_row_r.IN1
tbp_row[42] => granted_row_c.IN1
tbp_row[43] => granted_row_r.IN1
tbp_row[43] => granted_row_c.IN1
tbp_row[44] => granted_row_r.IN1
tbp_row[44] => granted_row_c.IN1
tbp_row[45] => granted_row_r.IN1
tbp_row[45] => granted_row_c.IN1
tbp_row[46] => granted_row_r.IN1
tbp_row[46] => granted_row_c.IN1
tbp_row[47] => granted_row_r.IN1
tbp_row[47] => granted_row_c.IN1
tbp_row[48] => granted_row_r.IN1
tbp_row[48] => granted_row_c.IN1
tbp_row[49] => granted_row_r.IN1
tbp_row[49] => granted_row_c.IN1
tbp_row[50] => granted_row_r.IN1
tbp_row[50] => granted_row_c.IN1
tbp_row[51] => granted_row_r.IN1
tbp_row[51] => granted_row_c.IN1
tbp_col[0] => granted_col[0][0].IN1
tbp_col[1] => granted_col[0][1].IN1
tbp_col[2] => granted_col[0][2].IN1
tbp_col[3] => granted_col[0][3].IN1
tbp_col[4] => granted_col[0][4].IN1
tbp_col[5] => granted_col[0][5].IN1
tbp_col[6] => granted_col[0][6].IN1
tbp_col[7] => granted_col[0][7].IN1
tbp_col[8] => granted_col[0][8].IN1
tbp_col[9] => granted_col.IN1
tbp_col[10] => granted_col.IN1
tbp_col[11] => granted_col.IN1
tbp_col[12] => granted_col.IN1
tbp_col[13] => granted_col.IN1
tbp_col[14] => granted_col.IN1
tbp_col[15] => granted_col.IN1
tbp_col[16] => granted_col.IN1
tbp_col[17] => granted_col.IN1
tbp_col[18] => granted_col.IN1
tbp_col[19] => granted_col.IN1
tbp_col[20] => granted_col.IN1
tbp_col[21] => granted_col.IN1
tbp_col[22] => granted_col.IN1
tbp_col[23] => granted_col.IN1
tbp_col[24] => granted_col.IN1
tbp_col[25] => granted_col.IN1
tbp_col[26] => granted_col.IN1
tbp_col[27] => granted_col.IN1
tbp_col[28] => granted_col.IN1
tbp_col[29] => granted_col.IN1
tbp_col[30] => granted_col.IN1
tbp_col[31] => granted_col.IN1
tbp_col[32] => granted_col.IN1
tbp_col[33] => granted_col.IN1
tbp_col[34] => granted_col.IN1
tbp_col[35] => granted_col.IN1
tbp_size[0] => granted_size[0][0].IN1
tbp_size[1] => granted_size[0][1].IN1
tbp_size[2] => granted_size[0][2].IN1
tbp_size[3] => granted_size[0][3].IN1
tbp_size[4] => granted_size.IN1
tbp_size[5] => granted_size.IN1
tbp_size[6] => granted_size.IN1
tbp_size[7] => granted_size.IN1
tbp_size[8] => granted_size.IN1
tbp_size[9] => granted_size.IN1
tbp_size[10] => granted_size.IN1
tbp_size[11] => granted_size.IN1
tbp_size[12] => granted_size.IN1
tbp_size[13] => granted_size.IN1
tbp_size[14] => granted_size.IN1
tbp_size[15] => granted_size.IN1
tbp_localid[0] => granted_localid[0][0].IN1
tbp_localid[1] => granted_localid[0][1].IN1
tbp_localid[2] => granted_localid[0][2].IN1
tbp_localid[3] => granted_localid[0][3].IN1
tbp_localid[4] => granted_localid[0][4].IN1
tbp_localid[5] => granted_localid[0][5].IN1
tbp_localid[6] => granted_localid[0][6].IN1
tbp_localid[7] => granted_localid[0][7].IN1
tbp_localid[8] => granted_localid.IN1
tbp_localid[9] => granted_localid.IN1
tbp_localid[10] => granted_localid.IN1
tbp_localid[11] => granted_localid.IN1
tbp_localid[12] => granted_localid.IN1
tbp_localid[13] => granted_localid.IN1
tbp_localid[14] => granted_localid.IN1
tbp_localid[15] => granted_localid.IN1
tbp_localid[16] => granted_localid.IN1
tbp_localid[17] => granted_localid.IN1
tbp_localid[18] => granted_localid.IN1
tbp_localid[19] => granted_localid.IN1
tbp_localid[20] => granted_localid.IN1
tbp_localid[21] => granted_localid.IN1
tbp_localid[22] => granted_localid.IN1
tbp_localid[23] => granted_localid.IN1
tbp_localid[24] => granted_localid.IN1
tbp_localid[25] => granted_localid.IN1
tbp_localid[26] => granted_localid.IN1
tbp_localid[27] => granted_localid.IN1
tbp_localid[28] => granted_localid.IN1
tbp_localid[29] => granted_localid.IN1
tbp_localid[30] => granted_localid.IN1
tbp_localid[31] => granted_localid.IN1
tbp_dataid[0] => granted_dataid[0][0].IN1
tbp_dataid[1] => granted_dataid[0][1].IN1
tbp_dataid[2] => granted_dataid[0][2].IN1
tbp_dataid[3] => granted_dataid[0][3].IN1
tbp_dataid[4] => granted_dataid.IN1
tbp_dataid[5] => granted_dataid.IN1
tbp_dataid[6] => granted_dataid.IN1
tbp_dataid[7] => granted_dataid.IN1
tbp_dataid[8] => granted_dataid.IN1
tbp_dataid[9] => granted_dataid.IN1
tbp_dataid[10] => granted_dataid.IN1
tbp_dataid[11] => granted_dataid.IN1
tbp_dataid[12] => granted_dataid.IN1
tbp_dataid[13] => granted_dataid.IN1
tbp_dataid[14] => granted_dataid.IN1
tbp_dataid[15] => granted_dataid.IN1
tbp_ap[0] => granted_ap[0].IN1
tbp_ap[1] => granted_ap.IN1
tbp_ap[2] => granted_ap.IN1
tbp_ap[3] => granted_ap.IN1
tbp_burst_chop[0] => granted_burst_chop[0].IN1
tbp_burst_chop[1] => granted_burst_chop.IN1
tbp_burst_chop[2] => granted_burst_chop.IN1
tbp_burst_chop[3] => granted_burst_chop.IN1
tbp_rmw_correct[0] => granted_rmw_correct[0].IN1
tbp_rmw_correct[1] => granted_rmw_correct.IN1
tbp_rmw_correct[2] => granted_rmw_correct.IN1
tbp_rmw_correct[3] => granted_rmw_correct.IN1
tbp_rmw_partial[0] => granted_rmw_partial[0].IN1
tbp_rmw_partial[1] => granted_rmw_partial.IN1
tbp_rmw_partial[2] => granted_rmw_partial.IN1
tbp_rmw_partial[3] => granted_rmw_partial.IN1
tbp_age[0] => oldest_act_req_with_priority.IN1
tbp_age[0] => oldest_pch_req_with_priority.IN1
tbp_age[0] => oldest_rd_req_with_priority.IN1
tbp_age[0] => oldest_wr_req_with_priority.IN1
tbp_age[1] => oldest_act_req_with_priority.IN1
tbp_age[1] => oldest_pch_req_with_priority.IN1
tbp_age[1] => oldest_rd_req_with_priority.IN1
tbp_age[1] => oldest_wr_req_with_priority.IN1
tbp_age[2] => oldest_act_req_with_priority.IN1
tbp_age[2] => oldest_pch_req_with_priority.IN1
tbp_age[2] => oldest_rd_req_with_priority.IN1
tbp_age[2] => oldest_wr_req_with_priority.IN1
tbp_age[3] => oldest_act_req_with_priority.IN1
tbp_age[3] => oldest_pch_req_with_priority.IN1
tbp_age[3] => oldest_rd_req_with_priority.IN1
tbp_age[3] => oldest_wr_req_with_priority.IN1
tbp_age[4] => oldest_act_req_with_priority.IN1
tbp_age[4] => oldest_pch_req_with_priority.IN1
tbp_age[4] => oldest_rd_req_with_priority.IN1
tbp_age[4] => oldest_wr_req_with_priority.IN1
tbp_age[5] => oldest_act_req_with_priority.IN1
tbp_age[5] => oldest_pch_req_with_priority.IN1
tbp_age[5] => oldest_rd_req_with_priority.IN1
tbp_age[5] => oldest_wr_req_with_priority.IN1
tbp_age[6] => oldest_act_req_with_priority.IN1
tbp_age[6] => oldest_pch_req_with_priority.IN1
tbp_age[6] => oldest_rd_req_with_priority.IN1
tbp_age[6] => oldest_wr_req_with_priority.IN1
tbp_age[7] => oldest_act_req_with_priority.IN1
tbp_age[7] => oldest_pch_req_with_priority.IN1
tbp_age[7] => oldest_rd_req_with_priority.IN1
tbp_age[7] => oldest_wr_req_with_priority.IN1
tbp_age[8] => oldest_act_req_with_priority.IN1
tbp_age[8] => oldest_pch_req_with_priority.IN1
tbp_age[8] => oldest_rd_req_with_priority.IN1
tbp_age[8] => oldest_wr_req_with_priority.IN1
tbp_age[9] => oldest_act_req_with_priority.IN1
tbp_age[9] => oldest_pch_req_with_priority.IN1
tbp_age[9] => oldest_rd_req_with_priority.IN1
tbp_age[9] => oldest_wr_req_with_priority.IN1
tbp_age[10] => oldest_act_req_with_priority.IN1
tbp_age[10] => oldest_pch_req_with_priority.IN1
tbp_age[10] => oldest_rd_req_with_priority.IN1
tbp_age[10] => oldest_wr_req_with_priority.IN1
tbp_age[11] => oldest_act_req_with_priority.IN1
tbp_age[11] => oldest_pch_req_with_priority.IN1
tbp_age[11] => oldest_rd_req_with_priority.IN1
tbp_age[11] => oldest_wr_req_with_priority.IN1
tbp_age[12] => oldest_act_req_with_priority.IN1
tbp_age[12] => oldest_pch_req_with_priority.IN1
tbp_age[12] => oldest_rd_req_with_priority.IN1
tbp_age[12] => oldest_wr_req_with_priority.IN1
tbp_age[13] => oldest_act_req_with_priority.IN1
tbp_age[13] => oldest_pch_req_with_priority.IN1
tbp_age[13] => oldest_rd_req_with_priority.IN1
tbp_age[13] => oldest_wr_req_with_priority.IN1
tbp_age[14] => oldest_act_req_with_priority.IN1
tbp_age[14] => oldest_pch_req_with_priority.IN1
tbp_age[14] => oldest_rd_req_with_priority.IN1
tbp_age[14] => oldest_wr_req_with_priority.IN1
tbp_age[15] => oldest_act_req_with_priority.IN1
tbp_age[15] => oldest_pch_req_with_priority.IN1
tbp_age[15] => oldest_rd_req_with_priority.IN1
tbp_age[15] => oldest_wr_req_with_priority.IN1
tbp_priority[0] => ~NO_FANOUT~
tbp_priority[1] => ~NO_FANOUT~
tbp_priority[2] => ~NO_FANOUT~
tbp_priority[3] => ~NO_FANOUT~
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => act_req_with_priority[0].IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => act_req_with_priority[1].IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => act_req_with_priority[2].IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => act_req_with_priority[3].IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => pch_req_with_priority[0].IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => pch_req_with_priority[1].IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => pch_req_with_priority[2].IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => pch_req_with_priority[3].IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => wr_req_with_priority[0].IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => wr_req_with_priority[1].IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => wr_req_with_priority[2].IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => wr_req_with_priority[3].IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => rd_req_with_priority[0].IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => rd_req_with_priority[1].IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => rd_req_with_priority[2].IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => rd_req_with_priority[3].IN1
arb_do_write[0] <= <GND>
arb_do_write[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
arb_do_read[0] <= <GND>
arb_do_read[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_chop[0] <= granted_burst_chop.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_chop[1] <= granted_burst_chop.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_terminate[0] <= <GND>
arb_do_burst_terminate[1] <= <GND>
arb_do_auto_precharge[0] <= <GND>
arb_do_auto_precharge[1] <= granted_ap.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_correct[0] <= granted_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_correct[1] <= granted_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_partial[0] <= granted_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_partial[1] <= granted_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
arb_do_activate[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
arb_do_activate[1] <= <GND>
arb_do_precharge[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
arb_do_precharge[1] <= <GND>
arb_do_precharge_all[0] <= sb_do_precharge_all[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_precharge_all[1] <= sb_do_precharge_all[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_refresh[0] <= sb_do_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_refresh[1] <= sb_do_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_self_refresh[0] <= sb_do_self_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_self_refresh[1] <= sb_do_self_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_power_down[0] <= sb_do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_power_down[1] <= sb_do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_deep_pdown[0] <= sb_do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_deep_pdown[1] <= sb_do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_zq_cal[0] <= sb_do_zq_cal[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_zq_cal[1] <= sb_do_zq_cal[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_lmr[0] <= <GND>
arb_do_lmr[1] <= <GND>
arb_to_chipsel[0] <= granted_chipsel_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chipsel[1] <= granted_chipsel_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chip[0] <= granted_to_chip_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chip[1] <= granted_to_chip_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[0] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[1] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[2] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[3] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[0] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[1] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[2] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[3] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[4] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[5] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[6] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[7] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[8] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[9] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[10] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[11] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[12] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[13] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[14] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[15] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[16] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[17] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[18] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[19] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[20] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[21] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[22] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[23] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[24] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[25] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[0] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[1] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[2] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[3] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[4] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[5] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[6] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[7] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[8] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[9] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[10] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[11] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[12] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[13] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[14] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[15] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[16] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[17] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[0] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[1] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[2] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[3] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[4] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[5] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[6] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[7] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[0] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[1] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[2] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[3] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_size[0] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[1] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[2] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[3] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst
ctl_clk => doing_burst_terminate.CLK
ctl_clk => int_effective_size[0].CLK
ctl_clk => int_effective_size[1].CLK
ctl_clk => int_effective_size[2].CLK
ctl_clk => int_effective_size[3].CLK
ctl_clk => int_do_burst_terminate_r.CLK
ctl_clk => int_do_burst_terminate.CLK
ctl_clk => int_allow_terminate.CLK
ctl_clk => int_interrupt_disable_ready.CLK
ctl_clk => int_allow_interrupt.CLK
ctl_clk => n_prefetch[0].CLK
ctl_clk => n_prefetch[1].CLK
ctl_clk => n_prefetch[2].CLK
ctl_clk => delayed_dataid[0].CLK
ctl_clk => delayed_dataid[1].CLK
ctl_clk => delayed_dataid[2].CLK
ctl_clk => delayed_dataid[3].CLK
ctl_clk => delayed_do_rmw_partial[0].CLK
ctl_clk => delayed_do_rmw_partial[1].CLK
ctl_clk => delayed_do_rmw_correct[0].CLK
ctl_clk => delayed_do_rmw_correct[1].CLK
ctl_clk => last_is_read.CLK
ctl_clk => last_is_write.CLK
ctl_clk => delayed_doing.CLK
ctl_clk => max_burst_left[0].CLK
ctl_clk => max_burst_left[1].CLK
ctl_clk => max_burst_left[2].CLK
ctl_clk => max_burst_left[3].CLK
ctl_clk => delayed_valid.CLK
ctl_clk => burst_left[0].CLK
ctl_clk => burst_left[1].CLK
ctl_clk => burst_left[2].CLK
ctl_clk => burst_left[3].CLK
ctl_clk => address_left[0].CLK
ctl_clk => address_left[1].CLK
ctl_clk => address_left[2].CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[0].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[1].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[2].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[3].CLK
ctl_clk => max_local_burst_size_minus_2[0].CLK
ctl_clk => max_local_burst_size_minus_2[1].CLK
ctl_clk => max_local_burst_size_minus_2[2].CLK
ctl_clk => max_local_burst_size_minus_2[3].CLK
ctl_clk => max_local_burst_size_divide_2[0].CLK
ctl_clk => max_local_burst_size_divide_2[1].CLK
ctl_clk => max_local_burst_size_divide_2[2].CLK
ctl_clk => max_local_burst_size_divide_2[3].CLK
ctl_clk => max_local_burst_size[0].CLK
ctl_clk => max_local_burst_size[1].CLK
ctl_clk => max_local_burst_size[2].CLK
ctl_clk => max_local_burst_size[3].CLK
ctl_clk => rdwr_to_chipsel[1].CLK
ctl_clk => rdwr_to_chip[1].CLK
ctl_clk => rdwr_to_chipsel[0].CLK
ctl_clk => rdwr_to_chip[0].CLK
ctl_clk => bg_effective_size[0]~reg0.CLK
ctl_clk => bg_effective_size[1]~reg0.CLK
ctl_clk => bg_effective_size[2]~reg0.CLK
ctl_clk => bg_effective_size[3]~reg0.CLK
ctl_clk => bg_interrupt_ready~reg0.CLK
ctl_clk => bg_rdwr_data_valid~reg0.CLK
ctl_clk => bg_doing_read~reg0.CLK
ctl_clk => bg_doing_write~reg0.CLK
ctl_clk => bg_do_burst_terminate[0]~reg0.CLK
ctl_clk => bg_do_burst_terminate[1]~reg0.CLK
ctl_clk => bg_do_burst_chop[0]~reg0.CLK
ctl_clk => bg_do_burst_chop[1]~reg0.CLK
ctl_clk => bg_dataid[0]~reg0.CLK
ctl_clk => bg_dataid[1]~reg0.CLK
ctl_clk => bg_dataid[2]~reg0.CLK
ctl_clk => bg_dataid[3]~reg0.CLK
ctl_clk => bg_to_col[0]~reg0.CLK
ctl_clk => bg_to_col[1]~reg0.CLK
ctl_clk => bg_to_col[2]~reg0.CLK
ctl_clk => bg_to_col[3]~reg0.CLK
ctl_clk => bg_to_col[4]~reg0.CLK
ctl_clk => bg_to_col[5]~reg0.CLK
ctl_clk => bg_to_col[6]~reg0.CLK
ctl_clk => bg_to_col[7]~reg0.CLK
ctl_clk => bg_to_col[8]~reg0.CLK
ctl_clk => bg_to_col[9]~reg0.CLK
ctl_clk => bg_to_col[10]~reg0.CLK
ctl_clk => bg_to_col[11]~reg0.CLK
ctl_clk => bg_to_col[12]~reg0.CLK
ctl_clk => bg_to_col[13]~reg0.CLK
ctl_clk => bg_to_col[14]~reg0.CLK
ctl_clk => bg_to_col[15]~reg0.CLK
ctl_clk => bg_to_col[16]~reg0.CLK
ctl_clk => bg_to_col[17]~reg0.CLK
ctl_clk => bg_size[0]~reg0.CLK
ctl_clk => bg_size[1]~reg0.CLK
ctl_clk => bg_size[2]~reg0.CLK
ctl_clk => bg_size[3]~reg0.CLK
ctl_clk => bg_localid[0]~reg0.CLK
ctl_clk => bg_localid[1]~reg0.CLK
ctl_clk => bg_localid[2]~reg0.CLK
ctl_clk => bg_localid[3]~reg0.CLK
ctl_clk => bg_localid[4]~reg0.CLK
ctl_clk => bg_localid[5]~reg0.CLK
ctl_clk => bg_localid[6]~reg0.CLK
ctl_clk => bg_localid[7]~reg0.CLK
ctl_clk => bg_to_row[0]~reg0.CLK
ctl_clk => bg_to_row[1]~reg0.CLK
ctl_clk => bg_to_row[2]~reg0.CLK
ctl_clk => bg_to_row[3]~reg0.CLK
ctl_clk => bg_to_row[4]~reg0.CLK
ctl_clk => bg_to_row[5]~reg0.CLK
ctl_clk => bg_to_row[6]~reg0.CLK
ctl_clk => bg_to_row[7]~reg0.CLK
ctl_clk => bg_to_row[8]~reg0.CLK
ctl_clk => bg_to_row[9]~reg0.CLK
ctl_clk => bg_to_row[10]~reg0.CLK
ctl_clk => bg_to_row[11]~reg0.CLK
ctl_clk => bg_to_row[12]~reg0.CLK
ctl_clk => bg_to_row[13]~reg0.CLK
ctl_clk => bg_to_row[14]~reg0.CLK
ctl_clk => bg_to_row[15]~reg0.CLK
ctl_clk => bg_to_row[16]~reg0.CLK
ctl_clk => bg_to_row[17]~reg0.CLK
ctl_clk => bg_to_row[18]~reg0.CLK
ctl_clk => bg_to_row[19]~reg0.CLK
ctl_clk => bg_to_row[20]~reg0.CLK
ctl_clk => bg_to_row[21]~reg0.CLK
ctl_clk => bg_to_row[22]~reg0.CLK
ctl_clk => bg_to_row[23]~reg0.CLK
ctl_clk => bg_to_row[24]~reg0.CLK
ctl_clk => bg_to_row[25]~reg0.CLK
ctl_clk => bg_to_bank[0]~reg0.CLK
ctl_clk => bg_to_bank[1]~reg0.CLK
ctl_clk => bg_to_bank[2]~reg0.CLK
ctl_clk => bg_to_bank[3]~reg0.CLK
ctl_clk => bg_to_chipsel[0]~reg0.CLK
ctl_clk => bg_to_chipsel[1]~reg0.CLK
ctl_clk => bg_to_chip[0]~reg0.CLK
ctl_clk => bg_to_chip[1]~reg0.CLK
ctl_clk => bg_do_lmr[0]~reg0.CLK
ctl_clk => bg_do_lmr[1]~reg0.CLK
ctl_clk => bg_do_zq_cal[0]~reg0.CLK
ctl_clk => bg_do_zq_cal[1]~reg0.CLK
ctl_clk => bg_do_deep_pdown[0]~reg0.CLK
ctl_clk => bg_do_deep_pdown[1]~reg0.CLK
ctl_clk => bg_do_power_down[0]~reg0.CLK
ctl_clk => bg_do_power_down[1]~reg0.CLK
ctl_clk => bg_do_self_refresh[0]~reg0.CLK
ctl_clk => bg_do_self_refresh[1]~reg0.CLK
ctl_clk => bg_do_refresh[0]~reg0.CLK
ctl_clk => bg_do_refresh[1]~reg0.CLK
ctl_clk => bg_do_precharge_all[0]~reg0.CLK
ctl_clk => bg_do_precharge_all[1]~reg0.CLK
ctl_clk => bg_do_precharge[0]~reg0.CLK
ctl_clk => bg_do_precharge[1]~reg0.CLK
ctl_clk => bg_do_activate[0]~reg0.CLK
ctl_clk => bg_do_activate[1]~reg0.CLK
ctl_clk => bg_do_rmw_partial[0]~reg0.CLK
ctl_clk => bg_do_rmw_partial[1]~reg0.CLK
ctl_clk => bg_do_rmw_correct[0]~reg0.CLK
ctl_clk => bg_do_rmw_correct[1]~reg0.CLK
ctl_clk => bg_do_auto_precharge[0]~reg0.CLK
ctl_clk => bg_do_auto_precharge[1]~reg0.CLK
ctl_clk => bg_do_read[0]~reg0.CLK
ctl_clk => bg_do_read[1]~reg0.CLK
ctl_clk => bg_do_write[0]~reg0.CLK
ctl_clk => bg_do_write[1]~reg0.CLK
ctl_reset_n => bg_effective_size[0]~reg0.ACLR
ctl_reset_n => bg_effective_size[1]~reg0.ACLR
ctl_reset_n => bg_effective_size[2]~reg0.ACLR
ctl_reset_n => bg_effective_size[3]~reg0.ACLR
ctl_reset_n => bg_interrupt_ready~reg0.ACLR
ctl_reset_n => bg_rdwr_data_valid~reg0.ACLR
ctl_reset_n => bg_doing_read~reg0.ACLR
ctl_reset_n => bg_doing_write~reg0.ACLR
ctl_reset_n => bg_do_burst_terminate[0]~reg0.ACLR
ctl_reset_n => bg_do_burst_terminate[1]~reg0.ACLR
ctl_reset_n => bg_do_burst_chop[0]~reg0.ACLR
ctl_reset_n => bg_do_burst_chop[1]~reg0.ACLR
ctl_reset_n => bg_dataid[0]~reg0.ACLR
ctl_reset_n => bg_dataid[1]~reg0.ACLR
ctl_reset_n => bg_dataid[2]~reg0.ACLR
ctl_reset_n => bg_dataid[3]~reg0.ACLR
ctl_reset_n => bg_to_col[0]~reg0.ACLR
ctl_reset_n => bg_to_col[1]~reg0.ACLR
ctl_reset_n => bg_to_col[2]~reg0.ACLR
ctl_reset_n => bg_to_col[3]~reg0.ACLR
ctl_reset_n => bg_to_col[4]~reg0.ACLR
ctl_reset_n => bg_to_col[5]~reg0.ACLR
ctl_reset_n => bg_to_col[6]~reg0.ACLR
ctl_reset_n => bg_to_col[7]~reg0.ACLR
ctl_reset_n => bg_to_col[8]~reg0.ACLR
ctl_reset_n => bg_to_col[9]~reg0.ACLR
ctl_reset_n => bg_to_col[10]~reg0.ACLR
ctl_reset_n => bg_to_col[11]~reg0.ACLR
ctl_reset_n => bg_to_col[12]~reg0.ACLR
ctl_reset_n => bg_to_col[13]~reg0.ACLR
ctl_reset_n => bg_to_col[14]~reg0.ACLR
ctl_reset_n => bg_to_col[15]~reg0.ACLR
ctl_reset_n => bg_to_col[16]~reg0.ACLR
ctl_reset_n => bg_to_col[17]~reg0.ACLR
ctl_reset_n => bg_size[0]~reg0.ACLR
ctl_reset_n => bg_size[1]~reg0.ACLR
ctl_reset_n => bg_size[2]~reg0.ACLR
ctl_reset_n => bg_size[3]~reg0.ACLR
ctl_reset_n => bg_localid[0]~reg0.ACLR
ctl_reset_n => bg_localid[1]~reg0.ACLR
ctl_reset_n => bg_localid[2]~reg0.ACLR
ctl_reset_n => bg_localid[3]~reg0.ACLR
ctl_reset_n => bg_localid[4]~reg0.ACLR
ctl_reset_n => bg_localid[5]~reg0.ACLR
ctl_reset_n => bg_localid[6]~reg0.ACLR
ctl_reset_n => bg_localid[7]~reg0.ACLR
ctl_reset_n => bg_to_row[0]~reg0.ACLR
ctl_reset_n => bg_to_row[1]~reg0.ACLR
ctl_reset_n => bg_to_row[2]~reg0.ACLR
ctl_reset_n => bg_to_row[3]~reg0.ACLR
ctl_reset_n => bg_to_row[4]~reg0.ACLR
ctl_reset_n => bg_to_row[5]~reg0.ACLR
ctl_reset_n => bg_to_row[6]~reg0.ACLR
ctl_reset_n => bg_to_row[7]~reg0.ACLR
ctl_reset_n => bg_to_row[8]~reg0.ACLR
ctl_reset_n => bg_to_row[9]~reg0.ACLR
ctl_reset_n => bg_to_row[10]~reg0.ACLR
ctl_reset_n => bg_to_row[11]~reg0.ACLR
ctl_reset_n => bg_to_row[12]~reg0.ACLR
ctl_reset_n => bg_to_row[13]~reg0.ACLR
ctl_reset_n => bg_to_row[14]~reg0.ACLR
ctl_reset_n => bg_to_row[15]~reg0.ACLR
ctl_reset_n => bg_to_row[16]~reg0.ACLR
ctl_reset_n => bg_to_row[17]~reg0.ACLR
ctl_reset_n => bg_to_row[18]~reg0.ACLR
ctl_reset_n => bg_to_row[19]~reg0.ACLR
ctl_reset_n => bg_to_row[20]~reg0.ACLR
ctl_reset_n => bg_to_row[21]~reg0.ACLR
ctl_reset_n => bg_to_row[22]~reg0.ACLR
ctl_reset_n => bg_to_row[23]~reg0.ACLR
ctl_reset_n => bg_to_row[24]~reg0.ACLR
ctl_reset_n => bg_to_row[25]~reg0.ACLR
ctl_reset_n => bg_to_bank[0]~reg0.ACLR
ctl_reset_n => bg_to_bank[1]~reg0.ACLR
ctl_reset_n => bg_to_bank[2]~reg0.ACLR
ctl_reset_n => bg_to_bank[3]~reg0.ACLR
ctl_reset_n => bg_to_chipsel[0]~reg0.ACLR
ctl_reset_n => bg_to_chipsel[1]~reg0.ACLR
ctl_reset_n => bg_to_chip[0]~reg0.ACLR
ctl_reset_n => bg_to_chip[1]~reg0.ACLR
ctl_reset_n => bg_do_lmr[0]~reg0.ACLR
ctl_reset_n => bg_do_lmr[1]~reg0.ACLR
ctl_reset_n => bg_do_zq_cal[0]~reg0.ACLR
ctl_reset_n => bg_do_zq_cal[1]~reg0.ACLR
ctl_reset_n => bg_do_deep_pdown[0]~reg0.ACLR
ctl_reset_n => bg_do_deep_pdown[1]~reg0.ACLR
ctl_reset_n => bg_do_power_down[0]~reg0.ACLR
ctl_reset_n => bg_do_power_down[1]~reg0.ACLR
ctl_reset_n => bg_do_self_refresh[0]~reg0.ACLR
ctl_reset_n => bg_do_self_refresh[1]~reg0.ACLR
ctl_reset_n => bg_do_refresh[0]~reg0.ACLR
ctl_reset_n => bg_do_refresh[1]~reg0.ACLR
ctl_reset_n => bg_do_precharge_all[0]~reg0.ACLR
ctl_reset_n => bg_do_precharge_all[1]~reg0.ACLR
ctl_reset_n => bg_do_precharge[0]~reg0.ACLR
ctl_reset_n => bg_do_precharge[1]~reg0.ACLR
ctl_reset_n => bg_do_activate[0]~reg0.ACLR
ctl_reset_n => bg_do_activate[1]~reg0.ACLR
ctl_reset_n => bg_do_rmw_partial[0]~reg0.ACLR
ctl_reset_n => bg_do_rmw_partial[1]~reg0.ACLR
ctl_reset_n => bg_do_rmw_correct[0]~reg0.ACLR
ctl_reset_n => bg_do_rmw_correct[1]~reg0.ACLR
ctl_reset_n => bg_do_auto_precharge[0]~reg0.ACLR
ctl_reset_n => bg_do_auto_precharge[1]~reg0.ACLR
ctl_reset_n => bg_do_read[0]~reg0.ACLR
ctl_reset_n => bg_do_read[1]~reg0.ACLR
ctl_reset_n => bg_do_write[0]~reg0.ACLR
ctl_reset_n => bg_do_write[1]~reg0.ACLR
ctl_reset_n => rdwr_to_chipsel[0].ACLR
ctl_reset_n => rdwr_to_chip[0].ACLR
ctl_reset_n => rdwr_to_chipsel[1].ACLR
ctl_reset_n => rdwr_to_chip[1].ACLR
ctl_reset_n => max_local_burst_size[0].ACLR
ctl_reset_n => max_local_burst_size[1].ACLR
ctl_reset_n => max_local_burst_size[2].ACLR
ctl_reset_n => max_local_burst_size[3].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[0].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[1].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[2].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[3].ACLR
ctl_reset_n => max_local_burst_size_minus_2[0].ACLR
ctl_reset_n => max_local_burst_size_minus_2[1].ACLR
ctl_reset_n => max_local_burst_size_minus_2[2].ACLR
ctl_reset_n => max_local_burst_size_minus_2[3].ACLR
ctl_reset_n => max_local_burst_size_divide_2[0].ACLR
ctl_reset_n => max_local_burst_size_divide_2[1].ACLR
ctl_reset_n => max_local_burst_size_divide_2[2].ACLR
ctl_reset_n => max_local_burst_size_divide_2[3].ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => address_left[0].ACLR
ctl_reset_n => address_left[1].ACLR
ctl_reset_n => address_left[2].ACLR
ctl_reset_n => burst_left[0].ACLR
ctl_reset_n => burst_left[1].ACLR
ctl_reset_n => burst_left[2].ACLR
ctl_reset_n => burst_left[3].ACLR
ctl_reset_n => delayed_valid.ACLR
ctl_reset_n => max_burst_left[0].ACLR
ctl_reset_n => max_burst_left[1].ACLR
ctl_reset_n => max_burst_left[2].ACLR
ctl_reset_n => max_burst_left[3].ACLR
ctl_reset_n => delayed_doing.ACLR
ctl_reset_n => last_is_read.ACLR
ctl_reset_n => last_is_write.ACLR
ctl_reset_n => delayed_do_rmw_partial[0].ACLR
ctl_reset_n => delayed_do_rmw_partial[1].ACLR
ctl_reset_n => delayed_do_rmw_correct[0].ACLR
ctl_reset_n => delayed_do_rmw_correct[1].ACLR
ctl_reset_n => delayed_dataid[0].ACLR
ctl_reset_n => delayed_dataid[1].ACLR
ctl_reset_n => delayed_dataid[2].ACLR
ctl_reset_n => delayed_dataid[3].ACLR
ctl_reset_n => n_prefetch[0].ACLR
ctl_reset_n => n_prefetch[1].ACLR
ctl_reset_n => n_prefetch[2].ACLR
ctl_reset_n => int_allow_interrupt.PRESET
ctl_reset_n => int_interrupt_disable_ready.ACLR
ctl_reset_n => int_do_burst_terminate.ACLR
ctl_reset_n => int_allow_terminate.ACLR
ctl_reset_n => int_do_burst_terminate_r.ACLR
ctl_reset_n => int_effective_size[0].ACLR
ctl_reset_n => int_effective_size[1].ACLR
ctl_reset_n => int_effective_size[2].ACLR
ctl_reset_n => int_effective_size[3].ACLR
ctl_reset_n => doing_burst_terminate.ACLR
cfg_type[0] => Equal5.IN2
cfg_type[0] => Equal11.IN1
cfg_type[0] => Equal12.IN2
cfg_type[1] => Equal5.IN0
cfg_type[1] => Equal11.IN0
cfg_type[1] => Equal12.IN1
cfg_type[2] => Equal5.IN1
cfg_type[2] => Equal11.IN2
cfg_type[2] => Equal12.IN0
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => max_local_burst_size[0].DATAIN
cfg_burst_length[2] => max_local_burst_size[1].DATAIN
cfg_burst_length[3] => max_local_burst_size[2].DATAIN
cfg_burst_length[4] => max_local_burst_size[3].DATAIN
cfg_tccd[0] => n_prefetch[0].DATAIN
cfg_tccd[1] => n_prefetch[1].DATAIN
cfg_tccd[2] => n_prefetch[2].DATAIN
cfg_tccd[3] => ~NO_FANOUT~
cfg_enable_burst_interrupt[0] => always40.IN1
cfg_enable_burst_terminate[0] => always47.IN1
arb_do_write[0] => always2.IN0
arb_do_write[0] => WideOr3.IN0
arb_do_write[0] => bg_do_write[0]~reg0.DATAIN
arb_do_write[0] => bg_do_write_combi[0].DATAIN
arb_do_write[1] => always3.IN0
arb_do_write[1] => WideOr3.IN1
arb_do_write[1] => bg_do_write[1]~reg0.DATAIN
arb_do_write[1] => bg_do_write_combi[1].DATAIN
arb_do_read[0] => always2.IN1
arb_do_read[0] => WideOr4.IN0
arb_do_read[0] => bg_do_read[0]~reg0.DATAIN
arb_do_read[0] => bg_do_read_combi[0].DATAIN
arb_do_read[1] => always3.IN1
arb_do_read[1] => WideOr4.IN1
arb_do_read[1] => bg_do_read[1]~reg0.DATAIN
arb_do_read[1] => bg_do_read_combi[1].DATAIN
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => WideOr13.IN0
arb_do_burst_chop[0] => bg_do_burst_chop[0]~reg0.DATAIN
arb_do_burst_chop[0] => bg_do_burst_chop_combi[0].DATAIN
arb_do_burst_chop[1] => WideOr13.IN1
arb_do_burst_chop[1] => bg_do_burst_chop[1]~reg0.DATAIN
arb_do_burst_chop[1] => bg_do_burst_chop_combi[1].DATAIN
arb_do_burst_terminate[0] => ~NO_FANOUT~
arb_do_burst_terminate[1] => ~NO_FANOUT~
arb_do_auto_precharge[0] => WideOr12.IN0
arb_do_auto_precharge[0] => bg_do_auto_precharge[0]~reg0.DATAIN
arb_do_auto_precharge[1] => WideOr12.IN1
arb_do_auto_precharge[1] => bg_do_auto_precharge[1]~reg0.DATAIN
arb_do_rmw_correct[0] => combined_do_rmw_correct[0].DATAB
arb_do_rmw_correct[0] => delayed_do_rmw_correct[0].DATAIN
arb_do_rmw_correct[1] => combined_do_rmw_correct[1].DATAB
arb_do_rmw_correct[1] => delayed_do_rmw_correct[1].DATAIN
arb_do_rmw_partial[0] => combined_do_rmw_partial[0].DATAB
arb_do_rmw_partial[0] => delayed_do_rmw_partial[0].DATAIN
arb_do_rmw_partial[1] => combined_do_rmw_partial[1].DATAB
arb_do_rmw_partial[1] => delayed_do_rmw_partial[1].DATAIN
arb_do_activate[0] => WideOr1.IN0
arb_do_activate[0] => bg_do_activate[0]~reg0.DATAIN
arb_do_activate[0] => bg_do_activate_combi[0].DATAIN
arb_do_activate[1] => WideOr1.IN1
arb_do_activate[1] => bg_do_activate[1]~reg0.DATAIN
arb_do_activate[1] => bg_do_activate_combi[1].DATAIN
arb_do_precharge[0] => WideOr2.IN0
arb_do_precharge[0] => bg_do_precharge[0]~reg0.DATAIN
arb_do_precharge[0] => bg_do_precharge_combi[0].DATAIN
arb_do_precharge[1] => WideOr2.IN1
arb_do_precharge[1] => bg_do_precharge[1]~reg0.DATAIN
arb_do_precharge[1] => bg_do_precharge_combi[1].DATAIN
arb_do_precharge_all[0] => WideOr5.IN0
arb_do_precharge_all[0] => bg_do_precharge_all[0]~reg0.DATAIN
arb_do_precharge_all[1] => WideOr5.IN1
arb_do_precharge_all[1] => bg_do_precharge_all[1]~reg0.DATAIN
arb_do_refresh[0] => WideOr6.IN0
arb_do_refresh[0] => bg_do_refresh[0]~reg0.DATAIN
arb_do_refresh[1] => WideOr6.IN1
arb_do_refresh[1] => bg_do_refresh[1]~reg0.DATAIN
arb_do_self_refresh[0] => WideOr7.IN0
arb_do_self_refresh[0] => bg_do_self_refresh[0]~reg0.DATAIN
arb_do_self_refresh[1] => WideOr7.IN1
arb_do_self_refresh[1] => bg_do_self_refresh[1]~reg0.DATAIN
arb_do_power_down[0] => WideOr8.IN0
arb_do_power_down[0] => bg_do_power_down[0]~reg0.DATAIN
arb_do_power_down[1] => WideOr8.IN1
arb_do_power_down[1] => bg_do_power_down[1]~reg0.DATAIN
arb_do_deep_pdown[0] => WideOr9.IN0
arb_do_deep_pdown[0] => bg_do_deep_pdown[0]~reg0.DATAIN
arb_do_deep_pdown[1] => WideOr9.IN1
arb_do_deep_pdown[1] => bg_do_deep_pdown[1]~reg0.DATAIN
arb_do_zq_cal[0] => WideOr10.IN0
arb_do_zq_cal[0] => bg_do_zq_cal[0]~reg0.DATAIN
arb_do_zq_cal[1] => WideOr10.IN1
arb_do_zq_cal[1] => bg_do_zq_cal[1]~reg0.DATAIN
arb_do_lmr[0] => WideOr11.IN0
arb_do_lmr[0] => bg_do_lmr[0]~reg0.DATAIN
arb_do_lmr[1] => WideOr11.IN1
arb_do_lmr[1] => bg_do_lmr[1]~reg0.DATAIN
arb_to_chipsel[0] => modified_to_chipsel[0].DATAA
arb_to_chipsel[0] => rdwr_to_chipsel[0].DATAIN
arb_to_chipsel[1] => modified_to_chipsel[1].DATAA
arb_to_chipsel[1] => rdwr_to_chipsel[1].DATAIN
arb_to_chip[0] => modified_to_chip.DATAA
arb_to_chip[0] => rdwr_to_chip[0].DATAIN
arb_to_chip[1] => modified_to_chip.DATAA
arb_to_chip[1] => rdwr_to_chip[1].DATAIN
arb_to_bank[0] => bg_to_bank[0]~reg0.DATAIN
arb_to_bank[1] => bg_to_bank[1]~reg0.DATAIN
arb_to_bank[2] => bg_to_bank[2]~reg0.DATAIN
arb_to_bank[3] => bg_to_bank[3]~reg0.DATAIN
arb_to_row[0] => bg_to_row[0]~reg0.DATAIN
arb_to_row[1] => bg_to_row[1]~reg0.DATAIN
arb_to_row[2] => bg_to_row[2]~reg0.DATAIN
arb_to_row[3] => bg_to_row[3]~reg0.DATAIN
arb_to_row[4] => bg_to_row[4]~reg0.DATAIN
arb_to_row[5] => bg_to_row[5]~reg0.DATAIN
arb_to_row[6] => bg_to_row[6]~reg0.DATAIN
arb_to_row[7] => bg_to_row[7]~reg0.DATAIN
arb_to_row[8] => bg_to_row[8]~reg0.DATAIN
arb_to_row[9] => bg_to_row[9]~reg0.DATAIN
arb_to_row[10] => bg_to_row[10]~reg0.DATAIN
arb_to_row[11] => bg_to_row[11]~reg0.DATAIN
arb_to_row[12] => bg_to_row[12]~reg0.DATAIN
arb_to_row[13] => bg_to_row[13]~reg0.DATAIN
arb_to_row[14] => bg_to_row[14]~reg0.DATAIN
arb_to_row[15] => bg_to_row[15]~reg0.DATAIN
arb_to_row[16] => bg_to_row[16]~reg0.DATAIN
arb_to_row[17] => bg_to_row[17]~reg0.DATAIN
arb_to_row[18] => bg_to_row[18]~reg0.DATAIN
arb_to_row[19] => bg_to_row[19]~reg0.DATAIN
arb_to_row[20] => bg_to_row[20]~reg0.DATAIN
arb_to_row[21] => bg_to_row[21]~reg0.DATAIN
arb_to_row[22] => bg_to_row[22]~reg0.DATAIN
arb_to_row[23] => bg_to_row[23]~reg0.DATAIN
arb_to_row[24] => bg_to_row[24]~reg0.DATAIN
arb_to_row[25] => bg_to_row[25]~reg0.DATAIN
arb_to_col[0] => modified_to_col.DATAA
arb_to_col[0] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAB
arb_to_col[1] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAB
arb_to_col[1] => int_col_address.DATAB
arb_to_col[1] => int_col_address.DATAB
arb_to_col[1] => int_col_address.DATAB
arb_to_col[1] => int_col_address.DATAB
arb_to_col[2] => modified_to_col.DATAA
arb_to_col[2] => modified_to_col.DATAB
arb_to_col[2] => modified_to_col.DATAB
arb_to_col[2] => modified_to_col[2].DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[3] => modified_to_col.DATAA
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col[3].DATAB
arb_to_col[3] => int_col_address.DATAB
arb_to_col[4] => bg_to_col[4]~reg0.DATAIN
arb_to_col[5] => bg_to_col[5]~reg0.DATAIN
arb_to_col[6] => bg_to_col[6]~reg0.DATAIN
arb_to_col[7] => bg_to_col[7]~reg0.DATAIN
arb_to_col[8] => bg_to_col[8]~reg0.DATAIN
arb_to_col[9] => modified_to_col.DATAA
arb_to_col[9] => modified_to_col.DATAA
arb_to_col[10] => modified_to_col.DATAA
arb_to_col[10] => modified_to_col.DATAB
arb_to_col[10] => modified_to_col.DATAA
arb_to_col[10] => modified_to_col.DATAB
arb_to_col[11] => modified_to_col.DATAA
arb_to_col[11] => modified_to_col.DATAB
arb_to_col[11] => modified_to_col.DATAB
arb_to_col[11] => modified_to_col[11].DATAB
arb_to_col[12] => modified_to_col.DATAA
arb_to_col[12] => modified_to_col.DATAB
arb_to_col[12] => modified_to_col.DATAB
arb_to_col[12] => modified_to_col.DATAB
arb_to_col[12] => modified_to_col[12].DATAB
arb_to_col[13] => bg_to_col[13]~reg0.DATAIN
arb_to_col[14] => bg_to_col[14]~reg0.DATAIN
arb_to_col[15] => bg_to_col[15]~reg0.DATAIN
arb_to_col[16] => bg_to_col[16]~reg0.DATAIN
arb_to_col[17] => bg_to_col[17]~reg0.DATAIN
arb_localid[0] => bg_localid[0]~reg0.DATAIN
arb_localid[1] => bg_localid[1]~reg0.DATAIN
arb_localid[2] => bg_localid[2]~reg0.DATAIN
arb_localid[3] => bg_localid[3]~reg0.DATAIN
arb_localid[4] => bg_localid[4]~reg0.DATAIN
arb_localid[5] => bg_localid[5]~reg0.DATAIN
arb_localid[6] => bg_localid[6]~reg0.DATAIN
arb_localid[7] => bg_localid[7]~reg0.DATAIN
arb_dataid[0] => combined_dataid[0].DATAB
arb_dataid[0] => delayed_dataid[0].DATAIN
arb_dataid[1] => combined_dataid[1].DATAB
arb_dataid[1] => delayed_dataid[1].DATAIN
arb_dataid[2] => combined_dataid[2].DATAB
arb_dataid[2] => delayed_dataid[2].DATAIN
arb_dataid[3] => combined_dataid[3].DATAB
arb_dataid[3] => delayed_dataid[3].DATAIN
arb_size[0] => LessThan1.IN8
arb_size[0] => burst_left.DATAB
arb_size[0] => Add5.IN8
arb_size[0] => burst_left.DATAA
arb_size[0] => bg_size[0]~reg0.DATAIN
arb_size[0] => Equal9.IN0
arb_size[1] => LessThan1.IN7
arb_size[1] => Add4.IN6
arb_size[1] => Add5.IN7
arb_size[1] => burst_left.DATAA
arb_size[1] => bg_size[1]~reg0.DATAIN
arb_size[1] => Equal9.IN3
arb_size[2] => LessThan1.IN6
arb_size[2] => Add4.IN5
arb_size[2] => Add5.IN6
arb_size[2] => burst_left.DATAA
arb_size[2] => bg_size[2]~reg0.DATAIN
arb_size[2] => Equal9.IN2
arb_size[3] => LessThan1.IN5
arb_size[3] => Add4.IN4
arb_size[3] => Add5.IN5
arb_size[3] => burst_left.DATAA
arb_size[3] => bg_size[3]~reg0.DATAIN
arb_size[3] => Equal9.IN1
bg_do_write_combi[0] <= arb_do_write[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_write_combi[1] <= arb_do_write[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read_combi[0] <= arb_do_read[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read_combi[1] <= arb_do_read[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop_combi[0] <= arb_do_burst_chop[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop_combi[1] <= arb_do_burst_chop[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate_combi[0] <= <GND>
bg_do_burst_terminate_combi[1] <= do_burst_terminate.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate_combi[0] <= arb_do_activate[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate_combi[1] <= arb_do_activate[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_combi[0] <= arb_do_precharge[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_combi[1] <= arb_do_precharge[1].DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip_combi[0] <= modified_to_chip.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip_combi[1] <= modified_to_chip.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[0] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[1] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[2] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[3] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_interrupt_ready_combi <= interrupt_ready.DB_MAX_OUTPUT_PORT_TYPE
bg_do_write[0] <= bg_do_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_write[1] <= bg_do_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] <= bg_do_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[1] <= bg_do_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop[0] <= bg_do_burst_chop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop[1] <= bg_do_burst_chop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate[0] <= bg_do_burst_terminate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate[1] <= bg_do_burst_terminate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_auto_precharge[0] <= bg_do_auto_precharge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_auto_precharge[1] <= bg_do_auto_precharge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_correct[0] <= bg_do_rmw_correct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_correct[1] <= bg_do_rmw_correct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_partial[0] <= bg_do_rmw_partial[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_partial[1] <= bg_do_rmw_partial[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate[0] <= bg_do_activate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate[1] <= bg_do_activate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge[0] <= bg_do_precharge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge[1] <= bg_do_precharge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_all[0] <= bg_do_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_all[1] <= bg_do_precharge_all[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_refresh[0] <= bg_do_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_refresh[1] <= bg_do_refresh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_self_refresh[0] <= bg_do_self_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_self_refresh[1] <= bg_do_self_refresh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_power_down[0] <= bg_do_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_power_down[1] <= bg_do_power_down[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_deep_pdown[0] <= bg_do_deep_pdown[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_deep_pdown[1] <= bg_do_deep_pdown[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_zq_cal[0] <= bg_do_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_zq_cal[1] <= bg_do_zq_cal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_lmr[0] <= bg_do_lmr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_lmr[1] <= bg_do_lmr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chipsel[0] <= bg_to_chipsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chipsel[1] <= bg_to_chipsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip[0] <= bg_to_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip[1] <= bg_to_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[0] <= bg_to_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[1] <= bg_to_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[2] <= bg_to_bank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[3] <= bg_to_bank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[0] <= bg_to_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[1] <= bg_to_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[2] <= bg_to_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[3] <= bg_to_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[4] <= bg_to_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[5] <= bg_to_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[6] <= bg_to_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[7] <= bg_to_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[8] <= bg_to_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[9] <= bg_to_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[10] <= bg_to_row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[11] <= bg_to_row[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[12] <= bg_to_row[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[13] <= bg_to_row[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[14] <= bg_to_row[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[15] <= bg_to_row[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[16] <= bg_to_row[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[17] <= bg_to_row[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[18] <= bg_to_row[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[19] <= bg_to_row[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[20] <= bg_to_row[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[21] <= bg_to_row[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[22] <= bg_to_row[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[23] <= bg_to_row[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[24] <= bg_to_row[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[25] <= bg_to_row[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[0] <= bg_to_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[1] <= bg_to_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[2] <= bg_to_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[3] <= bg_to_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[4] <= bg_to_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[5] <= bg_to_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[6] <= bg_to_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[7] <= bg_to_col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[8] <= bg_to_col[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[9] <= bg_to_col[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[10] <= bg_to_col[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[11] <= bg_to_col[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[12] <= bg_to_col[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[13] <= bg_to_col[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[14] <= bg_to_col[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[15] <= bg_to_col[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[16] <= bg_to_col[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[17] <= bg_to_col[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_doing_write <= bg_doing_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_doing_read <= bg_doing_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_rdwr_data_valid <= bg_rdwr_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_interrupt_ready <= bg_interrupt_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[0] <= bg_localid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[1] <= bg_localid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[2] <= bg_localid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[3] <= bg_localid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[4] <= bg_localid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[5] <= bg_localid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[6] <= bg_localid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[7] <= bg_localid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[0] <= bg_dataid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[1] <= bg_dataid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[2] <= bg_dataid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[3] <= bg_dataid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[0] <= bg_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[1] <= bg_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[2] <= bg_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[3] <= bg_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[0] <= bg_effective_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[1] <= bg_effective_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[2] <= bg_effective_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[3] <= bg_effective_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst
ctl_clk => ctl_clk.IN4
ctl_reset_n => ctl_reset_n.IN4
ctl_cal_success => ctl_cal_success.IN2
cfg_type[0] => cfg_type[0].IN4
cfg_type[1] => cfg_type[1].IN4
cfg_type[2] => cfg_type[2].IN4
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN2
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN2
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN2
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN2
cfg_add_lat[0] => cfg_add_lat[0].IN2
cfg_add_lat[1] => cfg_add_lat[1].IN2
cfg_add_lat[2] => cfg_add_lat[2].IN2
cfg_add_lat[3] => cfg_add_lat[3].IN2
cfg_write_odt_chip[0] => cfg_write_odt_chip[0].IN2
cfg_read_odt_chip[0] => cfg_read_odt_chip[0].IN2
cfg_burst_length[0] => cfg_burst_length[0].IN2
cfg_burst_length[1] => cfg_burst_length[1].IN2
cfg_burst_length[2] => cfg_burst_length[2].IN2
cfg_burst_length[3] => cfg_burst_length[3].IN2
cfg_burst_length[4] => cfg_burst_length[4].IN2
cfg_output_regd_for_afi_output[0] => cfg_output_regd_for_afi_output[0].IN4
cfg_output_regd_for_afi_output[1] => cfg_output_regd_for_afi_output[1].IN4
bg_do_write[0] => int_bg_do_write[0].IN2
bg_do_write[1] => int_bg_do_write[1].IN2
bg_do_read[0] => int_bg_do_read[0].IN2
bg_do_read[1] => int_bg_do_read[1].IN2
bg_do_burst_chop[0] => int_bg_do_burst_chop[0].IN2
bg_do_burst_chop[1] => int_bg_do_burst_chop[1].IN2
bg_do_burst_terminate[0] => int_bg_do_burst_terminate[0].IN1
bg_do_burst_terminate[1] => int_bg_do_burst_terminate[1].IN1
bg_do_auto_precharge[0] => int_bg_do_auto_precharge[0].IN1
bg_do_auto_precharge[1] => int_bg_do_auto_precharge[1].IN1
bg_do_activate[0] => int_bg_do_activate[0].IN1
bg_do_activate[1] => int_bg_do_activate[1].IN1
bg_do_precharge[0] => int_bg_do_precharge[0].IN1
bg_do_precharge[1] => int_bg_do_precharge[1].IN1
bg_do_precharge_all[0] => int_bg_do_precharge_all[0][0].IN1
bg_do_precharge_all[1] => int_bg_do_precharge_all[1][0].IN1
bg_do_refresh[0] => int_bg_do_refresh[0][0].IN1
bg_do_refresh[1] => int_bg_do_refresh[1][0].IN1
bg_do_self_refresh[0] => int_bg_do_self_refresh[0][0].IN1
bg_do_self_refresh[1] => int_bg_do_self_refresh[1][0].IN1
bg_do_power_down[0] => int_bg_do_power_down[0][0].IN1
bg_do_power_down[1] => int_bg_do_power_down[1][0].IN1
bg_do_deep_pdown[0] => int_bg_do_deep_pdown[0][0].IN1
bg_do_deep_pdown[1] => int_bg_do_deep_pdown[1][0].IN1
bg_do_rmw_correct[0] => ~NO_FANOUT~
bg_do_rmw_correct[1] => ~NO_FANOUT~
bg_do_rmw_partial[0] => ~NO_FANOUT~
bg_do_rmw_partial[1] => ~NO_FANOUT~
bg_do_lmr_read => ~NO_FANOUT~
bg_do_refresh_1bank => ~NO_FANOUT~
bg_do_zq_cal[0] => int_bg_do_zq_cal[0][0].IN1
bg_do_zq_cal[1] => int_bg_do_zq_cal[1][0].IN1
bg_do_lmr[0] => int_bg_do_lmr[0].IN1
bg_do_lmr[1] => int_bg_do_lmr[1].IN1
bg_localid[0] => ~NO_FANOUT~
bg_localid[1] => ~NO_FANOUT~
bg_localid[2] => ~NO_FANOUT~
bg_localid[3] => ~NO_FANOUT~
bg_localid[4] => ~NO_FANOUT~
bg_localid[5] => ~NO_FANOUT~
bg_localid[6] => ~NO_FANOUT~
bg_localid[7] => ~NO_FANOUT~
bg_dataid[0] => ~NO_FANOUT~
bg_dataid[1] => ~NO_FANOUT~
bg_dataid[2] => ~NO_FANOUT~
bg_dataid[3] => ~NO_FANOUT~
bg_size[0] => ~NO_FANOUT~
bg_size[1] => ~NO_FANOUT~
bg_size[2] => ~NO_FANOUT~
bg_size[3] => ~NO_FANOUT~
bg_to_chip[0] => int_bg_to_chip[0][0].IN2
bg_to_chip[1] => int_bg_to_chip[1][0].IN2
bg_to_bank[0] => int_bg_to_bank[0][0].IN1
bg_to_bank[1] => int_bg_to_bank[0][1].IN1
bg_to_bank[2] => int_bg_to_bank[1][0].IN1
bg_to_bank[3] => int_bg_to_bank[1][1].IN1
bg_to_row[0] => int_bg_to_row[0][0].IN1
bg_to_row[1] => int_bg_to_row[0][1].IN1
bg_to_row[2] => int_bg_to_row[0][2].IN1
bg_to_row[3] => int_bg_to_row[0][3].IN1
bg_to_row[4] => int_bg_to_row[0][4].IN1
bg_to_row[5] => int_bg_to_row[0][5].IN1
bg_to_row[6] => int_bg_to_row[0][6].IN1
bg_to_row[7] => int_bg_to_row[0][7].IN1
bg_to_row[8] => int_bg_to_row[0][8].IN1
bg_to_row[9] => int_bg_to_row[0][9].IN1
bg_to_row[10] => int_bg_to_row[0][10].IN1
bg_to_row[11] => int_bg_to_row[0][11].IN1
bg_to_row[12] => int_bg_to_row[0][12].IN1
bg_to_row[13] => int_bg_to_row[1][0].IN1
bg_to_row[14] => int_bg_to_row[1][1].IN1
bg_to_row[15] => int_bg_to_row[1][2].IN1
bg_to_row[16] => int_bg_to_row[1][3].IN1
bg_to_row[17] => int_bg_to_row[1][4].IN1
bg_to_row[18] => int_bg_to_row[1][5].IN1
bg_to_row[19] => int_bg_to_row[1][6].IN1
bg_to_row[20] => int_bg_to_row[1][7].IN1
bg_to_row[21] => int_bg_to_row[1][8].IN1
bg_to_row[22] => int_bg_to_row[1][9].IN1
bg_to_row[23] => int_bg_to_row[1][10].IN1
bg_to_row[24] => int_bg_to_row[1][11].IN1
bg_to_row[25] => int_bg_to_row[1][12].IN1
bg_to_col[0] => int_bg_to_col[0][0].IN1
bg_to_col[1] => int_bg_to_col[0][1].IN1
bg_to_col[2] => int_bg_to_col[0][2].IN1
bg_to_col[3] => int_bg_to_col[0][3].IN1
bg_to_col[4] => int_bg_to_col[0][4].IN1
bg_to_col[5] => int_bg_to_col[0][5].IN1
bg_to_col[6] => int_bg_to_col[0][6].IN1
bg_to_col[7] => int_bg_to_col[0][7].IN1
bg_to_col[8] => int_bg_to_col[0][8].IN1
bg_to_col[9] => int_bg_to_col[1][0].IN1
bg_to_col[10] => int_bg_to_col[1][1].IN1
bg_to_col[11] => int_bg_to_col[1][2].IN1
bg_to_col[12] => int_bg_to_col[1][3].IN1
bg_to_col[13] => int_bg_to_col[1][4].IN1
bg_to_col[14] => int_bg_to_col[1][5].IN1
bg_to_col[15] => int_bg_to_col[1][6].IN1
bg_to_col[16] => int_bg_to_col[1][7].IN1
bg_to_col[17] => int_bg_to_col[1][8].IN1
bg_to_lmr[0] => bg_to_lmr[0].IN2
bg_to_lmr[1] => bg_to_lmr[1].IN2
bg_to_lmr[2] => bg_to_lmr[2].IN2
bg_to_lmr[3] => bg_to_lmr[3].IN2
bg_to_lmr[4] => bg_to_lmr[4].IN2
bg_to_lmr[5] => bg_to_lmr[5].IN2
bg_to_lmr[6] => bg_to_lmr[6].IN2
bg_to_lmr[7] => bg_to_lmr[7].IN2
lmr_opcode[0] => lmr_opcode[0].IN2
lmr_opcode[1] => lmr_opcode[1].IN2
lmr_opcode[2] => lmr_opcode[2].IN2
lmr_opcode[3] => lmr_opcode[3].IN2
lmr_opcode[4] => lmr_opcode[4].IN2
lmr_opcode[5] => lmr_opcode[5].IN2
lmr_opcode[6] => lmr_opcode[6].IN2
lmr_opcode[7] => lmr_opcode[7].IN2
lmr_opcode[8] => lmr_opcode[8].IN2
lmr_opcode[9] => lmr_opcode[9].IN2
lmr_opcode[10] => lmr_opcode[10].IN2
lmr_opcode[11] => lmr_opcode[11].IN2
lmr_opcode[12] => lmr_opcode[12].IN2
afi_cke[0] <= afi_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= afi_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= afi_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= afi_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= afi_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[0] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= afi_rst_n.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[0] <= mux_afi_odt_h_l.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst
ctl_clk => do_deep_pdown_r[0].CLK
ctl_clk => do_power_down_r[0].CLK
ctl_clk => do_self_refresh_r[0].CLK
ctl_clk => combi_addr_r[0].CLK
ctl_clk => combi_addr_r[1].CLK
ctl_clk => combi_addr_r[2].CLK
ctl_clk => combi_addr_r[3].CLK
ctl_clk => combi_addr_r[4].CLK
ctl_clk => combi_addr_r[5].CLK
ctl_clk => combi_addr_r[6].CLK
ctl_clk => combi_addr_r[7].CLK
ctl_clk => combi_addr_r[8].CLK
ctl_clk => combi_addr_r[9].CLK
ctl_clk => combi_addr_r[10].CLK
ctl_clk => combi_addr_r[11].CLK
ctl_clk => combi_addr_r[12].CLK
ctl_clk => combi_ba_r[0].CLK
ctl_clk => combi_ba_r[1].CLK
ctl_clk => combi_we_n_r.CLK
ctl_clk => combi_cas_n_r.CLK
ctl_clk => combi_ras_n_r.CLK
ctl_clk => combi_cs_n_r[0].CLK
ctl_clk => combi_cke_r[0].CLK
ctl_reset_n => combi_addr_r[0].ACLR
ctl_reset_n => combi_addr_r[1].ACLR
ctl_reset_n => combi_addr_r[2].ACLR
ctl_reset_n => combi_addr_r[3].ACLR
ctl_reset_n => combi_addr_r[4].ACLR
ctl_reset_n => combi_addr_r[5].ACLR
ctl_reset_n => combi_addr_r[6].ACLR
ctl_reset_n => combi_addr_r[7].ACLR
ctl_reset_n => combi_addr_r[8].ACLR
ctl_reset_n => combi_addr_r[9].ACLR
ctl_reset_n => combi_addr_r[10].ACLR
ctl_reset_n => combi_addr_r[11].ACLR
ctl_reset_n => combi_addr_r[12].ACLR
ctl_reset_n => combi_ba_r[0].ACLR
ctl_reset_n => combi_ba_r[1].ACLR
ctl_reset_n => combi_we_n_r.PRESET
ctl_reset_n => combi_cas_n_r.PRESET
ctl_reset_n => combi_ras_n_r.PRESET
ctl_reset_n => combi_cs_n_r[0].PRESET
ctl_reset_n => combi_cke_r[0].PRESET
ctl_reset_n => do_deep_pdown_r[0].ACLR
ctl_reset_n => do_power_down_r[0].ACLR
ctl_reset_n => do_self_refresh_r[0].ACLR
ctl_cal_success => combi_cke[0].OUTPUTSELECT
ctl_cal_success => combi_cs_n[0].OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba[1].OUTPUTSELECT
ctl_cal_success => combi_ba[0].OUTPUTSELECT
ctl_cal_success => combi_addr[12].OUTPUTSELECT
ctl_cal_success => combi_addr[11].OUTPUTSELECT
ctl_cal_success => combi_addr[10].OUTPUTSELECT
ctl_cal_success => combi_addr[9].OUTPUTSELECT
ctl_cal_success => combi_addr[8].OUTPUTSELECT
ctl_cal_success => combi_addr[7].OUTPUTSELECT
ctl_cal_success => combi_addr[6].OUTPUTSELECT
ctl_cal_success => combi_addr[5].OUTPUTSELECT
ctl_cal_success => combi_addr[4].OUTPUTSELECT
ctl_cal_success => combi_addr[3].OUTPUTSELECT
ctl_cal_success => combi_addr[2].OUTPUTSELECT
ctl_cal_success => combi_addr[1].OUTPUTSELECT
ctl_cal_success => combi_addr[0].OUTPUTSELECT
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN1
cfg_type[1] => Equal0.IN0
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN2
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[1] => WideOr0.IN1
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_ras_n.OUTPUTSELECT
bg_do_write => combi_cas_n.OUTPUTSELECT
bg_do_write => combi_we_n.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_read => combi_cs_n.OUTPUTSELECT
bg_do_read => combi_ras_n.OUTPUTSELECT
bg_do_read => combi_cas_n.OUTPUTSELECT
bg_do_read => combi_we_n.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_burst_chop => col12.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_activate => combi_cs_n.OUTPUTSELECT
bg_do_activate => combi_ras_n.OUTPUTSELECT
bg_do_activate => combi_cas_n.OUTPUTSELECT
bg_do_activate => combi_we_n.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_cs_n.OUTPUTSELECT
bg_do_precharge => combi_ras_n.OUTPUTSELECT
bg_do_precharge => combi_cas_n.OUTPUTSELECT
bg_do_precharge => combi_we_n.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cs_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ras_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cas_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_addr.DATAA
bg_do_precharge_all[0] => combi_we_n.DATAA
bg_do_refresh[0] => combi_ras_n.DATAA
bg_do_refresh[0] => combi_cas_n.DATAA
bg_do_refresh[0] => combi_cs_n.DATAA
bg_do_self_refresh[0] => combi_cke.IN0
bg_do_self_refresh[0] => do_self_refresh[0].IN1
bg_do_self_refresh[0] => do_self_refresh_r[0].DATAIN
bg_do_power_down[0] => combi_cke.IN1
bg_do_power_down[0] => do_power_down[0].IN1
bg_do_power_down[0] => do_power_down_r[0].DATAIN
bg_do_zq_cal[0] => combi_cs_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ras_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cas_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_we_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cs_n.DATAB
bg_do_lmr => combi_cs_n.OUTPUTSELECT
bg_do_lmr => combi_ras_n.OUTPUTSELECT
bg_do_lmr => combi_cas_n.OUTPUTSELECT
bg_do_lmr => combi_we_n.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_cs_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ras_n.OUTPUTSELECT
bg_do_burst_terminate => combi_cas_n.OUTPUTSELECT
bg_do_burst_terminate => combi_we_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_deep_pdown[0] => combi_cke.IN1
bg_do_deep_pdown[0] => do_deep_pdown[0].IN1
bg_do_deep_pdown[0] => do_deep_pdown_r[0].DATAIN
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_row[0] => combi_addr.DATAB
bg_to_row[1] => combi_addr.DATAB
bg_to_row[2] => combi_addr.DATAB
bg_to_row[3] => combi_addr.DATAB
bg_to_row[4] => combi_addr.DATAB
bg_to_row[5] => combi_addr.DATAB
bg_to_row[6] => combi_addr.DATAB
bg_to_row[7] => combi_addr.DATAB
bg_to_row[8] => combi_addr.DATAB
bg_to_row[9] => combi_addr.DATAB
bg_to_row[10] => combi_addr.DATAB
bg_to_row[11] => combi_addr.DATAB
bg_to_row[12] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_lmr[0] => combi_ba.DATAB
bg_to_lmr[1] => combi_ba.DATAB
lmr_opcode[0] => combi_addr.DATAB
lmr_opcode[1] => combi_addr.DATAB
lmr_opcode[2] => combi_addr.DATAB
lmr_opcode[3] => combi_addr.DATAB
lmr_opcode[4] => combi_addr.DATAB
lmr_opcode[5] => combi_addr.DATAB
lmr_opcode[6] => combi_addr.DATAB
lmr_opcode[7] => combi_addr.DATAB
lmr_opcode[8] => combi_addr.DATAB
lmr_opcode[9] => combi_addr.DATAB
lmr_opcode[10] => combi_addr.DATAB
lmr_opcode[11] => combi_addr.DATAB
lmr_opcode[12] => combi_addr.DATAB
afi_addr[0] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[0] <= int_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= int_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= int_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= int_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= int_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= <VCC>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => ctl_reset_n.IN2
cfg_type[0] => ~NO_FANOUT~
cfg_type[1] => ~NO_FANOUT~
cfg_type[2] => ~NO_FANOUT~
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN1
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN1
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN1
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN1
cfg_add_lat[0] => cfg_add_lat[0].IN1
cfg_add_lat[1] => cfg_add_lat[1].IN1
cfg_add_lat[2] => cfg_add_lat[2].IN1
cfg_add_lat[3] => cfg_add_lat[3].IN1
cfg_write_odt_chip[0] => int_write_odt_chip[0].DATAB
cfg_read_odt_chip[0] => int_read_odt_chip[0].DATAB
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_output_regd[0] => cfg_output_regd[0].IN2
cfg_output_regd[1] => cfg_output_regd[1].IN2
bg_do_read => comb.IN1
bg_do_read => comb.IN1
bg_do_write => comb.IN1
bg_do_write => comb.IN1
bg_do_burst_chop => bg_do_burst_chop.IN1
bg_to_chip[0] => int_write_odt_chip[0].OUTPUTSELECT
bg_to_chip[0] => int_read_odt_chip[0].OUTPUTSELECT
afi_odt[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
ctl_clk => reg_odt_h.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => read_latency[0].CLK
ctl_clk => read_latency[1].CLK
ctl_clk => read_latency[2].CLK
ctl_clk => read_latency[3].CLK
ctl_clk => write_latency[0].CLK
ctl_clk => write_latency[1].CLK
ctl_clk => write_latency[2].CLK
ctl_clk => write_latency[3].CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => regd_output[0].CLK
ctl_clk => regd_output[1].CLK
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => read_latency[0].ACLR
ctl_reset_n => read_latency[1].ACLR
ctl_reset_n => read_latency[2].ACLR
ctl_reset_n => read_latency[3].ACLR
ctl_reset_n => write_latency[0].ACLR
ctl_reset_n => write_latency[1].ACLR
ctl_reset_n => write_latency[2].ACLR
ctl_reset_n => write_latency[3].ACLR
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => regd_output[0].ACLR
ctl_reset_n => regd_output[1].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => reg_odt_h.ACLR
cfg_tcl[0] => Add0.IN4
cfg_tcl[1] => Add0.IN3
cfg_tcl[2] => Add0.IN2
cfg_tcl[3] => Add0.IN1
cfg_add_lat[0] => Add0.IN8
cfg_add_lat[1] => Add0.IN7
cfg_add_lat[2] => Add0.IN6
cfg_add_lat[3] => Add0.IN5
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => LessThan1.IN8
cfg_burst_length[1] => Add5.IN8
cfg_burst_length[2] => LessThan1.IN7
cfg_burst_length[2] => Add5.IN7
cfg_burst_length[3] => LessThan1.IN6
cfg_burst_length[3] => Add5.IN6
cfg_burst_length[4] => LessThan1.IN5
cfg_burst_length[4] => Add5.IN5
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[0] => regd_output.DATAB
cfg_output_regd[1] => WideOr0.IN1
cfg_output_regd[1] => regd_output.DATAB
bg_do_write => start_odt_write.DATAB
bg_do_write => do_write_pipe[0].DATAIN
bg_do_read => start_odt_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
ctl_clk => int_odt_h_int_r2.CLK
ctl_clk => int_odt_h_int_r1.CLK
ctl_clk => premux_odt_h_r.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => int_do_write_burst_chop.CLK
ctl_clk => doing_read_count_not_zero_r.CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_burst_chop_pipe[0].CLK
ctl_clk => do_burst_chop_pipe[1].CLK
ctl_clk => do_burst_chop_pipe[2].CLK
ctl_clk => do_burst_chop_pipe[3].CLK
ctl_clk => do_burst_chop_pipe[4].CLK
ctl_clk => do_burst_chop_pipe[5].CLK
ctl_clk => do_burst_chop_pipe[6].CLK
ctl_clk => do_burst_chop_pipe[7].CLK
ctl_clk => do_burst_chop_pipe[8].CLK
ctl_clk => do_burst_chop_pipe[9].CLK
ctl_clk => do_burst_chop_pipe[10].CLK
ctl_clk => do_burst_chop_pipe[11].CLK
ctl_clk => do_burst_chop_pipe[12].CLK
ctl_clk => do_burst_chop_pipe[13].CLK
ctl_clk => do_burst_chop_pipe[14].CLK
ctl_clk => do_burst_chop_pipe[15].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => int_do_read_burst_chop.CLK
ctl_clk => diff_modulo_three.CLK
ctl_clk => diff_modulo_two.CLK
ctl_clk => diff_modulo_not_zero.CLK
ctl_clk => sel_do_read_pipe[0].CLK
ctl_clk => sel_do_read_pipe[1].CLK
ctl_clk => sel_do_read_pipe[2].CLK
ctl_clk => sel_do_read_pipe[3].CLK
ctl_clk => diff_modulo[0].CLK
ctl_clk => diff_modulo[1].CLK
ctl_clk => diff_modulo[2].CLK
ctl_clk => diff_modulo[3].CLK
ctl_clk => diff[0].CLK
ctl_clk => diff[1].CLK
ctl_clk => diff[2].CLK
ctl_clk => diff[3].CLK
ctl_reset_n => sel_do_read_pipe[0].ACLR
ctl_reset_n => sel_do_read_pipe[1].ACLR
ctl_reset_n => sel_do_read_pipe[2].ACLR
ctl_reset_n => sel_do_read_pipe[3].ACLR
ctl_reset_n => diff_modulo[0].ACLR
ctl_reset_n => diff_modulo[1].ACLR
ctl_reset_n => diff_modulo[2].ACLR
ctl_reset_n => diff_modulo[3].ACLR
ctl_reset_n => diff[0].ACLR
ctl_reset_n => diff[1].ACLR
ctl_reset_n => diff[2].ACLR
ctl_reset_n => diff[3].ACLR
ctl_reset_n => diff_modulo_three.ACLR
ctl_reset_n => diff_modulo_two.ACLR
ctl_reset_n => diff_modulo_not_zero.ACLR
ctl_reset_n => int_do_read_burst_chop.ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => do_burst_chop_pipe[0].ACLR
ctl_reset_n => do_burst_chop_pipe[1].ACLR
ctl_reset_n => do_burst_chop_pipe[2].ACLR
ctl_reset_n => do_burst_chop_pipe[3].ACLR
ctl_reset_n => do_burst_chop_pipe[4].ACLR
ctl_reset_n => do_burst_chop_pipe[5].ACLR
ctl_reset_n => do_burst_chop_pipe[6].ACLR
ctl_reset_n => do_burst_chop_pipe[7].ACLR
ctl_reset_n => do_burst_chop_pipe[8].ACLR
ctl_reset_n => do_burst_chop_pipe[9].ACLR
ctl_reset_n => do_burst_chop_pipe[10].ACLR
ctl_reset_n => do_burst_chop_pipe[11].ACLR
ctl_reset_n => do_burst_chop_pipe[12].ACLR
ctl_reset_n => do_burst_chop_pipe[13].ACLR
ctl_reset_n => do_burst_chop_pipe[14].ACLR
ctl_reset_n => do_burst_chop_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => doing_read_count_not_zero_r.ACLR
ctl_reset_n => int_do_write_burst_chop.ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => premux_odt_h_r.ACLR
ctl_reset_n => int_odt_h_int_r2.ACLR
ctl_reset_n => int_odt_h_int_r1.ACLR
cfg_tcl[0] => Add0.IN8
cfg_tcl[1] => Add0.IN7
cfg_tcl[2] => Add0.IN6
cfg_tcl[3] => Add0.IN5
cfg_cas_wr_lat[0] => Add0.IN4
cfg_cas_wr_lat[1] => Add0.IN3
cfg_cas_wr_lat[2] => Add0.IN2
cfg_cas_wr_lat[3] => Add0.IN1
cfg_output_regd[0] => Equal2.IN30
cfg_output_regd[0] => Equal3.IN61
cfg_output_regd[1] => Equal2.IN61
cfg_output_regd[1] => Equal3.IN30
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => always10.IN1
bg_do_write => int_do_write_burst_chop.ENA
bg_do_read => int_do_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
bg_do_burst_chop => int_do_read_burst_chop_c.DATAB
bg_do_burst_chop => do_burst_chop_pipe[0].DATAIN
bg_do_burst_chop => int_do_write_burst_chop.DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE
int_odt_i_1 <= <GND>
int_odt_i_2 <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst
ctl_clk => do_deep_pdown_r[0].CLK
ctl_clk => do_power_down_r[0].CLK
ctl_clk => do_self_refresh_r[0].CLK
ctl_clk => combi_addr_r[0].CLK
ctl_clk => combi_addr_r[1].CLK
ctl_clk => combi_addr_r[2].CLK
ctl_clk => combi_addr_r[3].CLK
ctl_clk => combi_addr_r[4].CLK
ctl_clk => combi_addr_r[5].CLK
ctl_clk => combi_addr_r[6].CLK
ctl_clk => combi_addr_r[7].CLK
ctl_clk => combi_addr_r[8].CLK
ctl_clk => combi_addr_r[9].CLK
ctl_clk => combi_addr_r[10].CLK
ctl_clk => combi_addr_r[11].CLK
ctl_clk => combi_addr_r[12].CLK
ctl_clk => combi_ba_r[0].CLK
ctl_clk => combi_ba_r[1].CLK
ctl_clk => combi_we_n_r.CLK
ctl_clk => combi_cas_n_r.CLK
ctl_clk => combi_ras_n_r.CLK
ctl_clk => combi_cs_n_r[0].CLK
ctl_clk => combi_cke_r[0].CLK
ctl_reset_n => combi_addr_r[0].ACLR
ctl_reset_n => combi_addr_r[1].ACLR
ctl_reset_n => combi_addr_r[2].ACLR
ctl_reset_n => combi_addr_r[3].ACLR
ctl_reset_n => combi_addr_r[4].ACLR
ctl_reset_n => combi_addr_r[5].ACLR
ctl_reset_n => combi_addr_r[6].ACLR
ctl_reset_n => combi_addr_r[7].ACLR
ctl_reset_n => combi_addr_r[8].ACLR
ctl_reset_n => combi_addr_r[9].ACLR
ctl_reset_n => combi_addr_r[10].ACLR
ctl_reset_n => combi_addr_r[11].ACLR
ctl_reset_n => combi_addr_r[12].ACLR
ctl_reset_n => combi_ba_r[0].ACLR
ctl_reset_n => combi_ba_r[1].ACLR
ctl_reset_n => combi_we_n_r.PRESET
ctl_reset_n => combi_cas_n_r.PRESET
ctl_reset_n => combi_ras_n_r.PRESET
ctl_reset_n => combi_cs_n_r[0].PRESET
ctl_reset_n => combi_cke_r[0].PRESET
ctl_reset_n => do_deep_pdown_r[0].ACLR
ctl_reset_n => do_power_down_r[0].ACLR
ctl_reset_n => do_self_refresh_r[0].ACLR
ctl_cal_success => combi_cke[0].OUTPUTSELECT
ctl_cal_success => combi_cs_n[0].OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba[1].OUTPUTSELECT
ctl_cal_success => combi_ba[0].OUTPUTSELECT
ctl_cal_success => combi_addr[12].OUTPUTSELECT
ctl_cal_success => combi_addr[11].OUTPUTSELECT
ctl_cal_success => combi_addr[10].OUTPUTSELECT
ctl_cal_success => combi_addr[9].OUTPUTSELECT
ctl_cal_success => combi_addr[8].OUTPUTSELECT
ctl_cal_success => combi_addr[7].OUTPUTSELECT
ctl_cal_success => combi_addr[6].OUTPUTSELECT
ctl_cal_success => combi_addr[5].OUTPUTSELECT
ctl_cal_success => combi_addr[4].OUTPUTSELECT
ctl_cal_success => combi_addr[3].OUTPUTSELECT
ctl_cal_success => combi_addr[2].OUTPUTSELECT
ctl_cal_success => combi_addr[1].OUTPUTSELECT
ctl_cal_success => combi_addr[0].OUTPUTSELECT
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN1
cfg_type[1] => Equal0.IN0
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN2
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[1] => WideOr0.IN1
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_ras_n.OUTPUTSELECT
bg_do_write => combi_cas_n.OUTPUTSELECT
bg_do_write => combi_we_n.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_read => combi_cs_n.OUTPUTSELECT
bg_do_read => combi_ras_n.OUTPUTSELECT
bg_do_read => combi_cas_n.OUTPUTSELECT
bg_do_read => combi_we_n.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_burst_chop => col12.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_activate => combi_cs_n.OUTPUTSELECT
bg_do_activate => combi_ras_n.OUTPUTSELECT
bg_do_activate => combi_cas_n.OUTPUTSELECT
bg_do_activate => combi_we_n.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_cs_n.OUTPUTSELECT
bg_do_precharge => combi_ras_n.OUTPUTSELECT
bg_do_precharge => combi_cas_n.OUTPUTSELECT
bg_do_precharge => combi_we_n.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cs_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ras_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cas_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_addr.DATAA
bg_do_precharge_all[0] => combi_we_n.DATAA
bg_do_refresh[0] => combi_ras_n.DATAA
bg_do_refresh[0] => combi_cas_n.DATAA
bg_do_refresh[0] => combi_cs_n.DATAA
bg_do_self_refresh[0] => combi_cke.IN0
bg_do_self_refresh[0] => do_self_refresh[0].IN1
bg_do_self_refresh[0] => do_self_refresh_r[0].DATAIN
bg_do_power_down[0] => combi_cke.IN1
bg_do_power_down[0] => do_power_down[0].IN1
bg_do_power_down[0] => do_power_down_r[0].DATAIN
bg_do_zq_cal[0] => combi_cs_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ras_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cas_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_we_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cs_n.DATAB
bg_do_lmr => combi_cs_n.OUTPUTSELECT
bg_do_lmr => combi_ras_n.OUTPUTSELECT
bg_do_lmr => combi_cas_n.OUTPUTSELECT
bg_do_lmr => combi_we_n.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_cs_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ras_n.OUTPUTSELECT
bg_do_burst_terminate => combi_cas_n.OUTPUTSELECT
bg_do_burst_terminate => combi_we_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_deep_pdown[0] => combi_cke.IN1
bg_do_deep_pdown[0] => do_deep_pdown[0].IN1
bg_do_deep_pdown[0] => do_deep_pdown_r[0].DATAIN
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_row[0] => combi_addr.DATAB
bg_to_row[1] => combi_addr.DATAB
bg_to_row[2] => combi_addr.DATAB
bg_to_row[3] => combi_addr.DATAB
bg_to_row[4] => combi_addr.DATAB
bg_to_row[5] => combi_addr.DATAB
bg_to_row[6] => combi_addr.DATAB
bg_to_row[7] => combi_addr.DATAB
bg_to_row[8] => combi_addr.DATAB
bg_to_row[9] => combi_addr.DATAB
bg_to_row[10] => combi_addr.DATAB
bg_to_row[11] => combi_addr.DATAB
bg_to_row[12] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_lmr[0] => combi_ba.DATAB
bg_to_lmr[1] => combi_ba.DATAB
lmr_opcode[0] => combi_addr.DATAB
lmr_opcode[1] => combi_addr.DATAB
lmr_opcode[2] => combi_addr.DATAB
lmr_opcode[3] => combi_addr.DATAB
lmr_opcode[4] => combi_addr.DATAB
lmr_opcode[5] => combi_addr.DATAB
lmr_opcode[6] => combi_addr.DATAB
lmr_opcode[7] => combi_addr.DATAB
lmr_opcode[8] => combi_addr.DATAB
lmr_opcode[9] => combi_addr.DATAB
lmr_opcode[10] => combi_addr.DATAB
lmr_opcode[11] => combi_addr.DATAB
lmr_opcode[12] => combi_addr.DATAB
afi_addr[0] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[0] <= int_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= int_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= int_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= int_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= int_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= <VCC>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => ctl_reset_n.IN2
cfg_type[0] => ~NO_FANOUT~
cfg_type[1] => ~NO_FANOUT~
cfg_type[2] => ~NO_FANOUT~
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN1
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN1
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN1
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN1
cfg_add_lat[0] => cfg_add_lat[0].IN1
cfg_add_lat[1] => cfg_add_lat[1].IN1
cfg_add_lat[2] => cfg_add_lat[2].IN1
cfg_add_lat[3] => cfg_add_lat[3].IN1
cfg_write_odt_chip[0] => int_write_odt_chip[0].DATAB
cfg_read_odt_chip[0] => int_read_odt_chip[0].DATAB
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_output_regd[0] => cfg_output_regd[0].IN2
cfg_output_regd[1] => cfg_output_regd[1].IN2
bg_do_read => comb.IN1
bg_do_read => comb.IN1
bg_do_write => comb.IN1
bg_do_write => comb.IN1
bg_do_burst_chop => bg_do_burst_chop.IN1
bg_to_chip[0] => int_write_odt_chip[0].OUTPUTSELECT
bg_to_chip[0] => int_read_odt_chip[0].OUTPUTSELECT
afi_odt[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
ctl_clk => reg_odt_h.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => read_latency[0].CLK
ctl_clk => read_latency[1].CLK
ctl_clk => read_latency[2].CLK
ctl_clk => read_latency[3].CLK
ctl_clk => write_latency[0].CLK
ctl_clk => write_latency[1].CLK
ctl_clk => write_latency[2].CLK
ctl_clk => write_latency[3].CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => regd_output[0].CLK
ctl_clk => regd_output[1].CLK
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => read_latency[0].ACLR
ctl_reset_n => read_latency[1].ACLR
ctl_reset_n => read_latency[2].ACLR
ctl_reset_n => read_latency[3].ACLR
ctl_reset_n => write_latency[0].ACLR
ctl_reset_n => write_latency[1].ACLR
ctl_reset_n => write_latency[2].ACLR
ctl_reset_n => write_latency[3].ACLR
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => regd_output[0].ACLR
ctl_reset_n => regd_output[1].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => reg_odt_h.ACLR
cfg_tcl[0] => Add0.IN4
cfg_tcl[1] => Add0.IN3
cfg_tcl[2] => Add0.IN2
cfg_tcl[3] => Add0.IN1
cfg_add_lat[0] => Add0.IN8
cfg_add_lat[1] => Add0.IN7
cfg_add_lat[2] => Add0.IN6
cfg_add_lat[3] => Add0.IN5
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => LessThan1.IN8
cfg_burst_length[1] => Add5.IN8
cfg_burst_length[2] => LessThan1.IN7
cfg_burst_length[2] => Add5.IN7
cfg_burst_length[3] => LessThan1.IN6
cfg_burst_length[3] => Add5.IN6
cfg_burst_length[4] => LessThan1.IN5
cfg_burst_length[4] => Add5.IN5
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[0] => regd_output.DATAB
cfg_output_regd[1] => WideOr0.IN1
cfg_output_regd[1] => regd_output.DATAB
bg_do_write => start_odt_write.DATAB
bg_do_write => do_write_pipe[0].DATAIN
bg_do_read => start_odt_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
ctl_clk => int_odt_h_int_r2.CLK
ctl_clk => int_odt_h_int_r1.CLK
ctl_clk => premux_odt_h_r.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => int_do_write_burst_chop.CLK
ctl_clk => doing_read_count_not_zero_r.CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_burst_chop_pipe[0].CLK
ctl_clk => do_burst_chop_pipe[1].CLK
ctl_clk => do_burst_chop_pipe[2].CLK
ctl_clk => do_burst_chop_pipe[3].CLK
ctl_clk => do_burst_chop_pipe[4].CLK
ctl_clk => do_burst_chop_pipe[5].CLK
ctl_clk => do_burst_chop_pipe[6].CLK
ctl_clk => do_burst_chop_pipe[7].CLK
ctl_clk => do_burst_chop_pipe[8].CLK
ctl_clk => do_burst_chop_pipe[9].CLK
ctl_clk => do_burst_chop_pipe[10].CLK
ctl_clk => do_burst_chop_pipe[11].CLK
ctl_clk => do_burst_chop_pipe[12].CLK
ctl_clk => do_burst_chop_pipe[13].CLK
ctl_clk => do_burst_chop_pipe[14].CLK
ctl_clk => do_burst_chop_pipe[15].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => int_do_read_burst_chop.CLK
ctl_clk => diff_modulo_three.CLK
ctl_clk => diff_modulo_two.CLK
ctl_clk => diff_modulo_not_zero.CLK
ctl_clk => sel_do_read_pipe[0].CLK
ctl_clk => sel_do_read_pipe[1].CLK
ctl_clk => sel_do_read_pipe[2].CLK
ctl_clk => sel_do_read_pipe[3].CLK
ctl_clk => diff_modulo[0].CLK
ctl_clk => diff_modulo[1].CLK
ctl_clk => diff_modulo[2].CLK
ctl_clk => diff_modulo[3].CLK
ctl_clk => diff[0].CLK
ctl_clk => diff[1].CLK
ctl_clk => diff[2].CLK
ctl_clk => diff[3].CLK
ctl_reset_n => sel_do_read_pipe[0].ACLR
ctl_reset_n => sel_do_read_pipe[1].ACLR
ctl_reset_n => sel_do_read_pipe[2].ACLR
ctl_reset_n => sel_do_read_pipe[3].ACLR
ctl_reset_n => diff_modulo[0].ACLR
ctl_reset_n => diff_modulo[1].ACLR
ctl_reset_n => diff_modulo[2].ACLR
ctl_reset_n => diff_modulo[3].ACLR
ctl_reset_n => diff[0].ACLR
ctl_reset_n => diff[1].ACLR
ctl_reset_n => diff[2].ACLR
ctl_reset_n => diff[3].ACLR
ctl_reset_n => diff_modulo_three.ACLR
ctl_reset_n => diff_modulo_two.ACLR
ctl_reset_n => diff_modulo_not_zero.ACLR
ctl_reset_n => int_do_read_burst_chop.ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => do_burst_chop_pipe[0].ACLR
ctl_reset_n => do_burst_chop_pipe[1].ACLR
ctl_reset_n => do_burst_chop_pipe[2].ACLR
ctl_reset_n => do_burst_chop_pipe[3].ACLR
ctl_reset_n => do_burst_chop_pipe[4].ACLR
ctl_reset_n => do_burst_chop_pipe[5].ACLR
ctl_reset_n => do_burst_chop_pipe[6].ACLR
ctl_reset_n => do_burst_chop_pipe[7].ACLR
ctl_reset_n => do_burst_chop_pipe[8].ACLR
ctl_reset_n => do_burst_chop_pipe[9].ACLR
ctl_reset_n => do_burst_chop_pipe[10].ACLR
ctl_reset_n => do_burst_chop_pipe[11].ACLR
ctl_reset_n => do_burst_chop_pipe[12].ACLR
ctl_reset_n => do_burst_chop_pipe[13].ACLR
ctl_reset_n => do_burst_chop_pipe[14].ACLR
ctl_reset_n => do_burst_chop_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => doing_read_count_not_zero_r.ACLR
ctl_reset_n => int_do_write_burst_chop.ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => premux_odt_h_r.ACLR
ctl_reset_n => int_odt_h_int_r2.ACLR
ctl_reset_n => int_odt_h_int_r1.ACLR
cfg_tcl[0] => Add0.IN8
cfg_tcl[1] => Add0.IN7
cfg_tcl[2] => Add0.IN6
cfg_tcl[3] => Add0.IN5
cfg_cas_wr_lat[0] => Add0.IN4
cfg_cas_wr_lat[1] => Add0.IN3
cfg_cas_wr_lat[2] => Add0.IN2
cfg_cas_wr_lat[3] => Add0.IN1
cfg_output_regd[0] => Equal2.IN30
cfg_output_regd[0] => Equal3.IN61
cfg_output_regd[1] => Equal2.IN61
cfg_output_regd[1] => Equal3.IN30
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => always10.IN1
bg_do_write => int_do_write_burst_chop.ENA
bg_do_read => int_do_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
bg_do_burst_chop => int_do_read_burst_chop_c.DATAB
bg_do_burst_chop => do_burst_chop_pipe[0].DATAIN
bg_do_burst_chop => int_do_write_burst_chop.DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE
int_odt_i_1 <= <GND>
int_odt_i_2 <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst
ctl_clk => int_ecc_wdata_fifo_rmw_partial_r[0].CLK
ctl_clk => int_ecc_wdata_fifo_rmw_correct_r[0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][1].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][2].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][3].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][4].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][5].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][6].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][7].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][8].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][9].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][10].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][11].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][12].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][13].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][14].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][15].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][1].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][2].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][3].CLK
ctl_clk => int_real_wdata_valid[0].CLK
ctl_clk => ecc_wdata_fifo_read_r1[0].CLK
ctl_clk => int_ecc_wdata_fifo_read_r[0].CLK
ctl_clk => int_afi_wdata_valid_r[0].CLK
ctl_clk => int_afi_wdata_valid_r[1].CLK
ctl_clk => int_wdata_valid_r[0].CLK
ctl_clk => int_afi_dqs_burst_r[0].CLK
ctl_clk => int_afi_dqs_burst_r[1].CLK
ctl_clk => int_dqs_burst_r[0].CLK
ctl_clk => smallest_afi_wlat[0][0].CLK
ctl_clk => smallest_afi_wlat[0][1].CLK
ctl_clk => smallest_afi_wlat[0][2].CLK
ctl_clk => smallest_afi_wlat[0][3].CLK
ctl_clk => smallest_afi_wlat[0][4].CLK
ctl_clk => ecc_wdata_fifo_first_vector[0]~reg0.CLK
ctl_clk => rmw_partial_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => rmw_correct_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][0].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][1].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][2].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][3].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][4].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][5].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][6].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][7].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][8].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][9].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][10].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][11].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][12].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][13].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][14].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][15].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][0].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][1].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][2].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][3].CLK
ctl_clk => rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_1[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_0[0].CLK
ctl_clk => afi_wlat_minus_3[0][0].CLK
ctl_clk => afi_wlat_minus_3[0][1].CLK
ctl_clk => afi_wlat_minus_3[0][2].CLK
ctl_clk => afi_wlat_minus_3[0][3].CLK
ctl_clk => afi_wlat_minus_3[0][4].CLK
ctl_clk => afi_wlat_minus_2[0][0].CLK
ctl_clk => afi_wlat_minus_2[0][1].CLK
ctl_clk => afi_wlat_minus_2[0][2].CLK
ctl_clk => afi_wlat_minus_2[0][3].CLK
ctl_clk => afi_wlat_minus_2[0][4].CLK
ctl_clk => afi_wlat_minus_1[0][0].CLK
ctl_clk => afi_wlat_minus_1[0][1].CLK
ctl_clk => afi_wlat_minus_1[0][2].CLK
ctl_clk => afi_wlat_minus_1[0][3].CLK
ctl_clk => afi_wlat_minus_1[0][4].CLK
ctl_clk => afi_wlat_eq_0[0].CLK
ctl_clk => rmw_partial_pipe[0].CLK
ctl_clk => rmw_partial_pipe[1].CLK
ctl_clk => rmw_partial_pipe[2].CLK
ctl_clk => rmw_partial_pipe[3].CLK
ctl_clk => rmw_partial_pipe[4].CLK
ctl_clk => rmw_partial_pipe[5].CLK
ctl_clk => rmw_partial_pipe[6].CLK
ctl_clk => rmw_partial_pipe[7].CLK
ctl_clk => rmw_partial_pipe[8].CLK
ctl_clk => rmw_partial_pipe[9].CLK
ctl_clk => rmw_partial_pipe[10].CLK
ctl_clk => rmw_partial_pipe[11].CLK
ctl_clk => rmw_partial_pipe[12].CLK
ctl_clk => rmw_partial_pipe[13].CLK
ctl_clk => rmw_partial_pipe[14].CLK
ctl_clk => rmw_partial_pipe[15].CLK
ctl_clk => rmw_partial_pipe[16].CLK
ctl_clk => rmw_partial_pipe[17].CLK
ctl_clk => rmw_partial_pipe[18].CLK
ctl_clk => rmw_partial_pipe[19].CLK
ctl_clk => rmw_partial_pipe[20].CLK
ctl_clk => rmw_partial_pipe[21].CLK
ctl_clk => rmw_partial_pipe[22].CLK
ctl_clk => rmw_partial_pipe[23].CLK
ctl_clk => rmw_partial_pipe[24].CLK
ctl_clk => rmw_partial_pipe[25].CLK
ctl_clk => rmw_partial_pipe[26].CLK
ctl_clk => rmw_partial_pipe[27].CLK
ctl_clk => rmw_partial_pipe[28].CLK
ctl_clk => rmw_partial_pipe[29].CLK
ctl_clk => rmw_partial_pipe[30].CLK
ctl_clk => rmw_partial_pipe[31].CLK
ctl_clk => rmw_correct_pipe[0].CLK
ctl_clk => rmw_correct_pipe[1].CLK
ctl_clk => rmw_correct_pipe[2].CLK
ctl_clk => rmw_correct_pipe[3].CLK
ctl_clk => rmw_correct_pipe[4].CLK
ctl_clk => rmw_correct_pipe[5].CLK
ctl_clk => rmw_correct_pipe[6].CLK
ctl_clk => rmw_correct_pipe[7].CLK
ctl_clk => rmw_correct_pipe[8].CLK
ctl_clk => rmw_correct_pipe[9].CLK
ctl_clk => rmw_correct_pipe[10].CLK
ctl_clk => rmw_correct_pipe[11].CLK
ctl_clk => rmw_correct_pipe[12].CLK
ctl_clk => rmw_correct_pipe[13].CLK
ctl_clk => rmw_correct_pipe[14].CLK
ctl_clk => rmw_correct_pipe[15].CLK
ctl_clk => rmw_correct_pipe[16].CLK
ctl_clk => rmw_correct_pipe[17].CLK
ctl_clk => rmw_correct_pipe[18].CLK
ctl_clk => rmw_correct_pipe[19].CLK
ctl_clk => rmw_correct_pipe[20].CLK
ctl_clk => rmw_correct_pipe[21].CLK
ctl_clk => rmw_correct_pipe[22].CLK
ctl_clk => rmw_correct_pipe[23].CLK
ctl_clk => rmw_correct_pipe[24].CLK
ctl_clk => rmw_correct_pipe[25].CLK
ctl_clk => rmw_correct_pipe[26].CLK
ctl_clk => rmw_correct_pipe[27].CLK
ctl_clk => rmw_correct_pipe[28].CLK
ctl_clk => rmw_correct_pipe[29].CLK
ctl_clk => rmw_correct_pipe[30].CLK
ctl_clk => rmw_correct_pipe[31].CLK
ctl_clk => dataid_vector_pipe[0][0].CLK
ctl_clk => dataid_vector_pipe[0][1].CLK
ctl_clk => dataid_vector_pipe[0][2].CLK
ctl_clk => dataid_vector_pipe[0][3].CLK
ctl_clk => dataid_vector_pipe[0][4].CLK
ctl_clk => dataid_vector_pipe[0][5].CLK
ctl_clk => dataid_vector_pipe[0][6].CLK
ctl_clk => dataid_vector_pipe[0][7].CLK
ctl_clk => dataid_vector_pipe[0][8].CLK
ctl_clk => dataid_vector_pipe[0][9].CLK
ctl_clk => dataid_vector_pipe[0][10].CLK
ctl_clk => dataid_vector_pipe[0][11].CLK
ctl_clk => dataid_vector_pipe[0][12].CLK
ctl_clk => dataid_vector_pipe[0][13].CLK
ctl_clk => dataid_vector_pipe[0][14].CLK
ctl_clk => dataid_vector_pipe[0][15].CLK
ctl_clk => dataid_vector_pipe[1][0].CLK
ctl_clk => dataid_vector_pipe[1][1].CLK
ctl_clk => dataid_vector_pipe[1][2].CLK
ctl_clk => dataid_vector_pipe[1][3].CLK
ctl_clk => dataid_vector_pipe[1][4].CLK
ctl_clk => dataid_vector_pipe[1][5].CLK
ctl_clk => dataid_vector_pipe[1][6].CLK
ctl_clk => dataid_vector_pipe[1][7].CLK
ctl_clk => dataid_vector_pipe[1][8].CLK
ctl_clk => dataid_vector_pipe[1][9].CLK
ctl_clk => dataid_vector_pipe[1][10].CLK
ctl_clk => dataid_vector_pipe[1][11].CLK
ctl_clk => dataid_vector_pipe[1][12].CLK
ctl_clk => dataid_vector_pipe[1][13].CLK
ctl_clk => dataid_vector_pipe[1][14].CLK
ctl_clk => dataid_vector_pipe[1][15].CLK
ctl_clk => dataid_vector_pipe[2][0].CLK
ctl_clk => dataid_vector_pipe[2][1].CLK
ctl_clk => dataid_vector_pipe[2][2].CLK
ctl_clk => dataid_vector_pipe[2][3].CLK
ctl_clk => dataid_vector_pipe[2][4].CLK
ctl_clk => dataid_vector_pipe[2][5].CLK
ctl_clk => dataid_vector_pipe[2][6].CLK
ctl_clk => dataid_vector_pipe[2][7].CLK
ctl_clk => dataid_vector_pipe[2][8].CLK
ctl_clk => dataid_vector_pipe[2][9].CLK
ctl_clk => dataid_vector_pipe[2][10].CLK
ctl_clk => dataid_vector_pipe[2][11].CLK
ctl_clk => dataid_vector_pipe[2][12].CLK
ctl_clk => dataid_vector_pipe[2][13].CLK
ctl_clk => dataid_vector_pipe[2][14].CLK
ctl_clk => dataid_vector_pipe[2][15].CLK
ctl_clk => dataid_vector_pipe[3][0].CLK
ctl_clk => dataid_vector_pipe[3][1].CLK
ctl_clk => dataid_vector_pipe[3][2].CLK
ctl_clk => dataid_vector_pipe[3][3].CLK
ctl_clk => dataid_vector_pipe[3][4].CLK
ctl_clk => dataid_vector_pipe[3][5].CLK
ctl_clk => dataid_vector_pipe[3][6].CLK
ctl_clk => dataid_vector_pipe[3][7].CLK
ctl_clk => dataid_vector_pipe[3][8].CLK
ctl_clk => dataid_vector_pipe[3][9].CLK
ctl_clk => dataid_vector_pipe[3][10].CLK
ctl_clk => dataid_vector_pipe[3][11].CLK
ctl_clk => dataid_vector_pipe[3][12].CLK
ctl_clk => dataid_vector_pipe[3][13].CLK
ctl_clk => dataid_vector_pipe[3][14].CLK
ctl_clk => dataid_vector_pipe[3][15].CLK
ctl_clk => dataid_vector_pipe[4][0].CLK
ctl_clk => dataid_vector_pipe[4][1].CLK
ctl_clk => dataid_vector_pipe[4][2].CLK
ctl_clk => dataid_vector_pipe[4][3].CLK
ctl_clk => dataid_vector_pipe[4][4].CLK
ctl_clk => dataid_vector_pipe[4][5].CLK
ctl_clk => dataid_vector_pipe[4][6].CLK
ctl_clk => dataid_vector_pipe[4][7].CLK
ctl_clk => dataid_vector_pipe[4][8].CLK
ctl_clk => dataid_vector_pipe[4][9].CLK
ctl_clk => dataid_vector_pipe[4][10].CLK
ctl_clk => dataid_vector_pipe[4][11].CLK
ctl_clk => dataid_vector_pipe[4][12].CLK
ctl_clk => dataid_vector_pipe[4][13].CLK
ctl_clk => dataid_vector_pipe[4][14].CLK
ctl_clk => dataid_vector_pipe[4][15].CLK
ctl_clk => dataid_vector_pipe[5][0].CLK
ctl_clk => dataid_vector_pipe[5][1].CLK
ctl_clk => dataid_vector_pipe[5][2].CLK
ctl_clk => dataid_vector_pipe[5][3].CLK
ctl_clk => dataid_vector_pipe[5][4].CLK
ctl_clk => dataid_vector_pipe[5][5].CLK
ctl_clk => dataid_vector_pipe[5][6].CLK
ctl_clk => dataid_vector_pipe[5][7].CLK
ctl_clk => dataid_vector_pipe[5][8].CLK
ctl_clk => dataid_vector_pipe[5][9].CLK
ctl_clk => dataid_vector_pipe[5][10].CLK
ctl_clk => dataid_vector_pipe[5][11].CLK
ctl_clk => dataid_vector_pipe[5][12].CLK
ctl_clk => dataid_vector_pipe[5][13].CLK
ctl_clk => dataid_vector_pipe[5][14].CLK
ctl_clk => dataid_vector_pipe[5][15].CLK
ctl_clk => dataid_vector_pipe[6][0].CLK
ctl_clk => dataid_vector_pipe[6][1].CLK
ctl_clk => dataid_vector_pipe[6][2].CLK
ctl_clk => dataid_vector_pipe[6][3].CLK
ctl_clk => dataid_vector_pipe[6][4].CLK
ctl_clk => dataid_vector_pipe[6][5].CLK
ctl_clk => dataid_vector_pipe[6][6].CLK
ctl_clk => dataid_vector_pipe[6][7].CLK
ctl_clk => dataid_vector_pipe[6][8].CLK
ctl_clk => dataid_vector_pipe[6][9].CLK
ctl_clk => dataid_vector_pipe[6][10].CLK
ctl_clk => dataid_vector_pipe[6][11].CLK
ctl_clk => dataid_vector_pipe[6][12].CLK
ctl_clk => dataid_vector_pipe[6][13].CLK
ctl_clk => dataid_vector_pipe[6][14].CLK
ctl_clk => dataid_vector_pipe[6][15].CLK
ctl_clk => dataid_vector_pipe[7][0].CLK
ctl_clk => dataid_vector_pipe[7][1].CLK
ctl_clk => dataid_vector_pipe[7][2].CLK
ctl_clk => dataid_vector_pipe[7][3].CLK
ctl_clk => dataid_vector_pipe[7][4].CLK
ctl_clk => dataid_vector_pipe[7][5].CLK
ctl_clk => dataid_vector_pipe[7][6].CLK
ctl_clk => dataid_vector_pipe[7][7].CLK
ctl_clk => dataid_vector_pipe[7][8].CLK
ctl_clk => dataid_vector_pipe[7][9].CLK
ctl_clk => dataid_vector_pipe[7][10].CLK
ctl_clk => dataid_vector_pipe[7][11].CLK
ctl_clk => dataid_vector_pipe[7][12].CLK
ctl_clk => dataid_vector_pipe[7][13].CLK
ctl_clk => dataid_vector_pipe[7][14].CLK
ctl_clk => dataid_vector_pipe[7][15].CLK
ctl_clk => dataid_vector_pipe[8][0].CLK
ctl_clk => dataid_vector_pipe[8][1].CLK
ctl_clk => dataid_vector_pipe[8][2].CLK
ctl_clk => dataid_vector_pipe[8][3].CLK
ctl_clk => dataid_vector_pipe[8][4].CLK
ctl_clk => dataid_vector_pipe[8][5].CLK
ctl_clk => dataid_vector_pipe[8][6].CLK
ctl_clk => dataid_vector_pipe[8][7].CLK
ctl_clk => dataid_vector_pipe[8][8].CLK
ctl_clk => dataid_vector_pipe[8][9].CLK
ctl_clk => dataid_vector_pipe[8][10].CLK
ctl_clk => dataid_vector_pipe[8][11].CLK
ctl_clk => dataid_vector_pipe[8][12].CLK
ctl_clk => dataid_vector_pipe[8][13].CLK
ctl_clk => dataid_vector_pipe[8][14].CLK
ctl_clk => dataid_vector_pipe[8][15].CLK
ctl_clk => dataid_vector_pipe[9][0].CLK
ctl_clk => dataid_vector_pipe[9][1].CLK
ctl_clk => dataid_vector_pipe[9][2].CLK
ctl_clk => dataid_vector_pipe[9][3].CLK
ctl_clk => dataid_vector_pipe[9][4].CLK
ctl_clk => dataid_vector_pipe[9][5].CLK
ctl_clk => dataid_vector_pipe[9][6].CLK
ctl_clk => dataid_vector_pipe[9][7].CLK
ctl_clk => dataid_vector_pipe[9][8].CLK
ctl_clk => dataid_vector_pipe[9][9].CLK
ctl_clk => dataid_vector_pipe[9][10].CLK
ctl_clk => dataid_vector_pipe[9][11].CLK
ctl_clk => dataid_vector_pipe[9][12].CLK
ctl_clk => dataid_vector_pipe[9][13].CLK
ctl_clk => dataid_vector_pipe[9][14].CLK
ctl_clk => dataid_vector_pipe[9][15].CLK
ctl_clk => dataid_vector_pipe[10][0].CLK
ctl_clk => dataid_vector_pipe[10][1].CLK
ctl_clk => dataid_vector_pipe[10][2].CLK
ctl_clk => dataid_vector_pipe[10][3].CLK
ctl_clk => dataid_vector_pipe[10][4].CLK
ctl_clk => dataid_vector_pipe[10][5].CLK
ctl_clk => dataid_vector_pipe[10][6].CLK
ctl_clk => dataid_vector_pipe[10][7].CLK
ctl_clk => dataid_vector_pipe[10][8].CLK
ctl_clk => dataid_vector_pipe[10][9].CLK
ctl_clk => dataid_vector_pipe[10][10].CLK
ctl_clk => dataid_vector_pipe[10][11].CLK
ctl_clk => dataid_vector_pipe[10][12].CLK
ctl_clk => dataid_vector_pipe[10][13].CLK
ctl_clk => dataid_vector_pipe[10][14].CLK
ctl_clk => dataid_vector_pipe[10][15].CLK
ctl_clk => dataid_vector_pipe[11][0].CLK
ctl_clk => dataid_vector_pipe[11][1].CLK
ctl_clk => dataid_vector_pipe[11][2].CLK
ctl_clk => dataid_vector_pipe[11][3].CLK
ctl_clk => dataid_vector_pipe[11][4].CLK
ctl_clk => dataid_vector_pipe[11][5].CLK
ctl_clk => dataid_vector_pipe[11][6].CLK
ctl_clk => dataid_vector_pipe[11][7].CLK
ctl_clk => dataid_vector_pipe[11][8].CLK
ctl_clk => dataid_vector_pipe[11][9].CLK
ctl_clk => dataid_vector_pipe[11][10].CLK
ctl_clk => dataid_vector_pipe[11][11].CLK
ctl_clk => dataid_vector_pipe[11][12].CLK
ctl_clk => dataid_vector_pipe[11][13].CLK
ctl_clk => dataid_vector_pipe[11][14].CLK
ctl_clk => dataid_vector_pipe[11][15].CLK
ctl_clk => dataid_vector_pipe[12][0].CLK
ctl_clk => dataid_vector_pipe[12][1].CLK
ctl_clk => dataid_vector_pipe[12][2].CLK
ctl_clk => dataid_vector_pipe[12][3].CLK
ctl_clk => dataid_vector_pipe[12][4].CLK
ctl_clk => dataid_vector_pipe[12][5].CLK
ctl_clk => dataid_vector_pipe[12][6].CLK
ctl_clk => dataid_vector_pipe[12][7].CLK
ctl_clk => dataid_vector_pipe[12][8].CLK
ctl_clk => dataid_vector_pipe[12][9].CLK
ctl_clk => dataid_vector_pipe[12][10].CLK
ctl_clk => dataid_vector_pipe[12][11].CLK
ctl_clk => dataid_vector_pipe[12][12].CLK
ctl_clk => dataid_vector_pipe[12][13].CLK
ctl_clk => dataid_vector_pipe[12][14].CLK
ctl_clk => dataid_vector_pipe[12][15].CLK
ctl_clk => dataid_vector_pipe[13][0].CLK
ctl_clk => dataid_vector_pipe[13][1].CLK
ctl_clk => dataid_vector_pipe[13][2].CLK
ctl_clk => dataid_vector_pipe[13][3].CLK
ctl_clk => dataid_vector_pipe[13][4].CLK
ctl_clk => dataid_vector_pipe[13][5].CLK
ctl_clk => dataid_vector_pipe[13][6].CLK
ctl_clk => dataid_vector_pipe[13][7].CLK
ctl_clk => dataid_vector_pipe[13][8].CLK
ctl_clk => dataid_vector_pipe[13][9].CLK
ctl_clk => dataid_vector_pipe[13][10].CLK
ctl_clk => dataid_vector_pipe[13][11].CLK
ctl_clk => dataid_vector_pipe[13][12].CLK
ctl_clk => dataid_vector_pipe[13][13].CLK
ctl_clk => dataid_vector_pipe[13][14].CLK
ctl_clk => dataid_vector_pipe[13][15].CLK
ctl_clk => dataid_vector_pipe[14][0].CLK
ctl_clk => dataid_vector_pipe[14][1].CLK
ctl_clk => dataid_vector_pipe[14][2].CLK
ctl_clk => dataid_vector_pipe[14][3].CLK
ctl_clk => dataid_vector_pipe[14][4].CLK
ctl_clk => dataid_vector_pipe[14][5].CLK
ctl_clk => dataid_vector_pipe[14][6].CLK
ctl_clk => dataid_vector_pipe[14][7].CLK
ctl_clk => dataid_vector_pipe[14][8].CLK
ctl_clk => dataid_vector_pipe[14][9].CLK
ctl_clk => dataid_vector_pipe[14][10].CLK
ctl_clk => dataid_vector_pipe[14][11].CLK
ctl_clk => dataid_vector_pipe[14][12].CLK
ctl_clk => dataid_vector_pipe[14][13].CLK
ctl_clk => dataid_vector_pipe[14][14].CLK
ctl_clk => dataid_vector_pipe[14][15].CLK
ctl_clk => dataid_vector_pipe[15][0].CLK
ctl_clk => dataid_vector_pipe[15][1].CLK
ctl_clk => dataid_vector_pipe[15][2].CLK
ctl_clk => dataid_vector_pipe[15][3].CLK
ctl_clk => dataid_vector_pipe[15][4].CLK
ctl_clk => dataid_vector_pipe[15][5].CLK
ctl_clk => dataid_vector_pipe[15][6].CLK
ctl_clk => dataid_vector_pipe[15][7].CLK
ctl_clk => dataid_vector_pipe[15][8].CLK
ctl_clk => dataid_vector_pipe[15][9].CLK
ctl_clk => dataid_vector_pipe[15][10].CLK
ctl_clk => dataid_vector_pipe[15][11].CLK
ctl_clk => dataid_vector_pipe[15][12].CLK
ctl_clk => dataid_vector_pipe[15][13].CLK
ctl_clk => dataid_vector_pipe[15][14].CLK
ctl_clk => dataid_vector_pipe[15][15].CLK
ctl_clk => dataid_vector_pipe[16][0].CLK
ctl_clk => dataid_vector_pipe[16][1].CLK
ctl_clk => dataid_vector_pipe[16][2].CLK
ctl_clk => dataid_vector_pipe[16][3].CLK
ctl_clk => dataid_vector_pipe[16][4].CLK
ctl_clk => dataid_vector_pipe[16][5].CLK
ctl_clk => dataid_vector_pipe[16][6].CLK
ctl_clk => dataid_vector_pipe[16][7].CLK
ctl_clk => dataid_vector_pipe[16][8].CLK
ctl_clk => dataid_vector_pipe[16][9].CLK
ctl_clk => dataid_vector_pipe[16][10].CLK
ctl_clk => dataid_vector_pipe[16][11].CLK
ctl_clk => dataid_vector_pipe[16][12].CLK
ctl_clk => dataid_vector_pipe[16][13].CLK
ctl_clk => dataid_vector_pipe[16][14].CLK
ctl_clk => dataid_vector_pipe[16][15].CLK
ctl_clk => dataid_vector_pipe[17][0].CLK
ctl_clk => dataid_vector_pipe[17][1].CLK
ctl_clk => dataid_vector_pipe[17][2].CLK
ctl_clk => dataid_vector_pipe[17][3].CLK
ctl_clk => dataid_vector_pipe[17][4].CLK
ctl_clk => dataid_vector_pipe[17][5].CLK
ctl_clk => dataid_vector_pipe[17][6].CLK
ctl_clk => dataid_vector_pipe[17][7].CLK
ctl_clk => dataid_vector_pipe[17][8].CLK
ctl_clk => dataid_vector_pipe[17][9].CLK
ctl_clk => dataid_vector_pipe[17][10].CLK
ctl_clk => dataid_vector_pipe[17][11].CLK
ctl_clk => dataid_vector_pipe[17][12].CLK
ctl_clk => dataid_vector_pipe[17][13].CLK
ctl_clk => dataid_vector_pipe[17][14].CLK
ctl_clk => dataid_vector_pipe[17][15].CLK
ctl_clk => dataid_vector_pipe[18][0].CLK
ctl_clk => dataid_vector_pipe[18][1].CLK
ctl_clk => dataid_vector_pipe[18][2].CLK
ctl_clk => dataid_vector_pipe[18][3].CLK
ctl_clk => dataid_vector_pipe[18][4].CLK
ctl_clk => dataid_vector_pipe[18][5].CLK
ctl_clk => dataid_vector_pipe[18][6].CLK
ctl_clk => dataid_vector_pipe[18][7].CLK
ctl_clk => dataid_vector_pipe[18][8].CLK
ctl_clk => dataid_vector_pipe[18][9].CLK
ctl_clk => dataid_vector_pipe[18][10].CLK
ctl_clk => dataid_vector_pipe[18][11].CLK
ctl_clk => dataid_vector_pipe[18][12].CLK
ctl_clk => dataid_vector_pipe[18][13].CLK
ctl_clk => dataid_vector_pipe[18][14].CLK
ctl_clk => dataid_vector_pipe[18][15].CLK
ctl_clk => dataid_vector_pipe[19][0].CLK
ctl_clk => dataid_vector_pipe[19][1].CLK
ctl_clk => dataid_vector_pipe[19][2].CLK
ctl_clk => dataid_vector_pipe[19][3].CLK
ctl_clk => dataid_vector_pipe[19][4].CLK
ctl_clk => dataid_vector_pipe[19][5].CLK
ctl_clk => dataid_vector_pipe[19][6].CLK
ctl_clk => dataid_vector_pipe[19][7].CLK
ctl_clk => dataid_vector_pipe[19][8].CLK
ctl_clk => dataid_vector_pipe[19][9].CLK
ctl_clk => dataid_vector_pipe[19][10].CLK
ctl_clk => dataid_vector_pipe[19][11].CLK
ctl_clk => dataid_vector_pipe[19][12].CLK
ctl_clk => dataid_vector_pipe[19][13].CLK
ctl_clk => dataid_vector_pipe[19][14].CLK
ctl_clk => dataid_vector_pipe[19][15].CLK
ctl_clk => dataid_vector_pipe[20][0].CLK
ctl_clk => dataid_vector_pipe[20][1].CLK
ctl_clk => dataid_vector_pipe[20][2].CLK
ctl_clk => dataid_vector_pipe[20][3].CLK
ctl_clk => dataid_vector_pipe[20][4].CLK
ctl_clk => dataid_vector_pipe[20][5].CLK
ctl_clk => dataid_vector_pipe[20][6].CLK
ctl_clk => dataid_vector_pipe[20][7].CLK
ctl_clk => dataid_vector_pipe[20][8].CLK
ctl_clk => dataid_vector_pipe[20][9].CLK
ctl_clk => dataid_vector_pipe[20][10].CLK
ctl_clk => dataid_vector_pipe[20][11].CLK
ctl_clk => dataid_vector_pipe[20][12].CLK
ctl_clk => dataid_vector_pipe[20][13].CLK
ctl_clk => dataid_vector_pipe[20][14].CLK
ctl_clk => dataid_vector_pipe[20][15].CLK
ctl_clk => dataid_vector_pipe[21][0].CLK
ctl_clk => dataid_vector_pipe[21][1].CLK
ctl_clk => dataid_vector_pipe[21][2].CLK
ctl_clk => dataid_vector_pipe[21][3].CLK
ctl_clk => dataid_vector_pipe[21][4].CLK
ctl_clk => dataid_vector_pipe[21][5].CLK
ctl_clk => dataid_vector_pipe[21][6].CLK
ctl_clk => dataid_vector_pipe[21][7].CLK
ctl_clk => dataid_vector_pipe[21][8].CLK
ctl_clk => dataid_vector_pipe[21][9].CLK
ctl_clk => dataid_vector_pipe[21][10].CLK
ctl_clk => dataid_vector_pipe[21][11].CLK
ctl_clk => dataid_vector_pipe[21][12].CLK
ctl_clk => dataid_vector_pipe[21][13].CLK
ctl_clk => dataid_vector_pipe[21][14].CLK
ctl_clk => dataid_vector_pipe[21][15].CLK
ctl_clk => dataid_vector_pipe[22][0].CLK
ctl_clk => dataid_vector_pipe[22][1].CLK
ctl_clk => dataid_vector_pipe[22][2].CLK
ctl_clk => dataid_vector_pipe[22][3].CLK
ctl_clk => dataid_vector_pipe[22][4].CLK
ctl_clk => dataid_vector_pipe[22][5].CLK
ctl_clk => dataid_vector_pipe[22][6].CLK
ctl_clk => dataid_vector_pipe[22][7].CLK
ctl_clk => dataid_vector_pipe[22][8].CLK
ctl_clk => dataid_vector_pipe[22][9].CLK
ctl_clk => dataid_vector_pipe[22][10].CLK
ctl_clk => dataid_vector_pipe[22][11].CLK
ctl_clk => dataid_vector_pipe[22][12].CLK
ctl_clk => dataid_vector_pipe[22][13].CLK
ctl_clk => dataid_vector_pipe[22][14].CLK
ctl_clk => dataid_vector_pipe[22][15].CLK
ctl_clk => dataid_vector_pipe[23][0].CLK
ctl_clk => dataid_vector_pipe[23][1].CLK
ctl_clk => dataid_vector_pipe[23][2].CLK
ctl_clk => dataid_vector_pipe[23][3].CLK
ctl_clk => dataid_vector_pipe[23][4].CLK
ctl_clk => dataid_vector_pipe[23][5].CLK
ctl_clk => dataid_vector_pipe[23][6].CLK
ctl_clk => dataid_vector_pipe[23][7].CLK
ctl_clk => dataid_vector_pipe[23][8].CLK
ctl_clk => dataid_vector_pipe[23][9].CLK
ctl_clk => dataid_vector_pipe[23][10].CLK
ctl_clk => dataid_vector_pipe[23][11].CLK
ctl_clk => dataid_vector_pipe[23][12].CLK
ctl_clk => dataid_vector_pipe[23][13].CLK
ctl_clk => dataid_vector_pipe[23][14].CLK
ctl_clk => dataid_vector_pipe[23][15].CLK
ctl_clk => dataid_vector_pipe[24][0].CLK
ctl_clk => dataid_vector_pipe[24][1].CLK
ctl_clk => dataid_vector_pipe[24][2].CLK
ctl_clk => dataid_vector_pipe[24][3].CLK
ctl_clk => dataid_vector_pipe[24][4].CLK
ctl_clk => dataid_vector_pipe[24][5].CLK
ctl_clk => dataid_vector_pipe[24][6].CLK
ctl_clk => dataid_vector_pipe[24][7].CLK
ctl_clk => dataid_vector_pipe[24][8].CLK
ctl_clk => dataid_vector_pipe[24][9].CLK
ctl_clk => dataid_vector_pipe[24][10].CLK
ctl_clk => dataid_vector_pipe[24][11].CLK
ctl_clk => dataid_vector_pipe[24][12].CLK
ctl_clk => dataid_vector_pipe[24][13].CLK
ctl_clk => dataid_vector_pipe[24][14].CLK
ctl_clk => dataid_vector_pipe[24][15].CLK
ctl_clk => dataid_vector_pipe[25][0].CLK
ctl_clk => dataid_vector_pipe[25][1].CLK
ctl_clk => dataid_vector_pipe[25][2].CLK
ctl_clk => dataid_vector_pipe[25][3].CLK
ctl_clk => dataid_vector_pipe[25][4].CLK
ctl_clk => dataid_vector_pipe[25][5].CLK
ctl_clk => dataid_vector_pipe[25][6].CLK
ctl_clk => dataid_vector_pipe[25][7].CLK
ctl_clk => dataid_vector_pipe[25][8].CLK
ctl_clk => dataid_vector_pipe[25][9].CLK
ctl_clk => dataid_vector_pipe[25][10].CLK
ctl_clk => dataid_vector_pipe[25][11].CLK
ctl_clk => dataid_vector_pipe[25][12].CLK
ctl_clk => dataid_vector_pipe[25][13].CLK
ctl_clk => dataid_vector_pipe[25][14].CLK
ctl_clk => dataid_vector_pipe[25][15].CLK
ctl_clk => dataid_vector_pipe[26][0].CLK
ctl_clk => dataid_vector_pipe[26][1].CLK
ctl_clk => dataid_vector_pipe[26][2].CLK
ctl_clk => dataid_vector_pipe[26][3].CLK
ctl_clk => dataid_vector_pipe[26][4].CLK
ctl_clk => dataid_vector_pipe[26][5].CLK
ctl_clk => dataid_vector_pipe[26][6].CLK
ctl_clk => dataid_vector_pipe[26][7].CLK
ctl_clk => dataid_vector_pipe[26][8].CLK
ctl_clk => dataid_vector_pipe[26][9].CLK
ctl_clk => dataid_vector_pipe[26][10].CLK
ctl_clk => dataid_vector_pipe[26][11].CLK
ctl_clk => dataid_vector_pipe[26][12].CLK
ctl_clk => dataid_vector_pipe[26][13].CLK
ctl_clk => dataid_vector_pipe[26][14].CLK
ctl_clk => dataid_vector_pipe[26][15].CLK
ctl_clk => dataid_vector_pipe[27][0].CLK
ctl_clk => dataid_vector_pipe[27][1].CLK
ctl_clk => dataid_vector_pipe[27][2].CLK
ctl_clk => dataid_vector_pipe[27][3].CLK
ctl_clk => dataid_vector_pipe[27][4].CLK
ctl_clk => dataid_vector_pipe[27][5].CLK
ctl_clk => dataid_vector_pipe[27][6].CLK
ctl_clk => dataid_vector_pipe[27][7].CLK
ctl_clk => dataid_vector_pipe[27][8].CLK
ctl_clk => dataid_vector_pipe[27][9].CLK
ctl_clk => dataid_vector_pipe[27][10].CLK
ctl_clk => dataid_vector_pipe[27][11].CLK
ctl_clk => dataid_vector_pipe[27][12].CLK
ctl_clk => dataid_vector_pipe[27][13].CLK
ctl_clk => dataid_vector_pipe[27][14].CLK
ctl_clk => dataid_vector_pipe[27][15].CLK
ctl_clk => dataid_vector_pipe[28][0].CLK
ctl_clk => dataid_vector_pipe[28][1].CLK
ctl_clk => dataid_vector_pipe[28][2].CLK
ctl_clk => dataid_vector_pipe[28][3].CLK
ctl_clk => dataid_vector_pipe[28][4].CLK
ctl_clk => dataid_vector_pipe[28][5].CLK
ctl_clk => dataid_vector_pipe[28][6].CLK
ctl_clk => dataid_vector_pipe[28][7].CLK
ctl_clk => dataid_vector_pipe[28][8].CLK
ctl_clk => dataid_vector_pipe[28][9].CLK
ctl_clk => dataid_vector_pipe[28][10].CLK
ctl_clk => dataid_vector_pipe[28][11].CLK
ctl_clk => dataid_vector_pipe[28][12].CLK
ctl_clk => dataid_vector_pipe[28][13].CLK
ctl_clk => dataid_vector_pipe[28][14].CLK
ctl_clk => dataid_vector_pipe[28][15].CLK
ctl_clk => dataid_vector_pipe[29][0].CLK
ctl_clk => dataid_vector_pipe[29][1].CLK
ctl_clk => dataid_vector_pipe[29][2].CLK
ctl_clk => dataid_vector_pipe[29][3].CLK
ctl_clk => dataid_vector_pipe[29][4].CLK
ctl_clk => dataid_vector_pipe[29][5].CLK
ctl_clk => dataid_vector_pipe[29][6].CLK
ctl_clk => dataid_vector_pipe[29][7].CLK
ctl_clk => dataid_vector_pipe[29][8].CLK
ctl_clk => dataid_vector_pipe[29][9].CLK
ctl_clk => dataid_vector_pipe[29][10].CLK
ctl_clk => dataid_vector_pipe[29][11].CLK
ctl_clk => dataid_vector_pipe[29][12].CLK
ctl_clk => dataid_vector_pipe[29][13].CLK
ctl_clk => dataid_vector_pipe[29][14].CLK
ctl_clk => dataid_vector_pipe[29][15].CLK
ctl_clk => dataid_vector_pipe[30][0].CLK
ctl_clk => dataid_vector_pipe[30][1].CLK
ctl_clk => dataid_vector_pipe[30][2].CLK
ctl_clk => dataid_vector_pipe[30][3].CLK
ctl_clk => dataid_vector_pipe[30][4].CLK
ctl_clk => dataid_vector_pipe[30][5].CLK
ctl_clk => dataid_vector_pipe[30][6].CLK
ctl_clk => dataid_vector_pipe[30][7].CLK
ctl_clk => dataid_vector_pipe[30][8].CLK
ctl_clk => dataid_vector_pipe[30][9].CLK
ctl_clk => dataid_vector_pipe[30][10].CLK
ctl_clk => dataid_vector_pipe[30][11].CLK
ctl_clk => dataid_vector_pipe[30][12].CLK
ctl_clk => dataid_vector_pipe[30][13].CLK
ctl_clk => dataid_vector_pipe[30][14].CLK
ctl_clk => dataid_vector_pipe[30][15].CLK
ctl_clk => dataid_vector_pipe[31][0].CLK
ctl_clk => dataid_vector_pipe[31][1].CLK
ctl_clk => dataid_vector_pipe[31][2].CLK
ctl_clk => dataid_vector_pipe[31][3].CLK
ctl_clk => dataid_vector_pipe[31][4].CLK
ctl_clk => dataid_vector_pipe[31][5].CLK
ctl_clk => dataid_vector_pipe[31][6].CLK
ctl_clk => dataid_vector_pipe[31][7].CLK
ctl_clk => dataid_vector_pipe[31][8].CLK
ctl_clk => dataid_vector_pipe[31][9].CLK
ctl_clk => dataid_vector_pipe[31][10].CLK
ctl_clk => dataid_vector_pipe[31][11].CLK
ctl_clk => dataid_vector_pipe[31][12].CLK
ctl_clk => dataid_vector_pipe[31][13].CLK
ctl_clk => dataid_vector_pipe[31][14].CLK
ctl_clk => dataid_vector_pipe[31][15].CLK
ctl_clk => dataid_pipe[0][0].CLK
ctl_clk => dataid_pipe[0][1].CLK
ctl_clk => dataid_pipe[0][2].CLK
ctl_clk => dataid_pipe[0][3].CLK
ctl_clk => dataid_pipe[1][0].CLK
ctl_clk => dataid_pipe[1][1].CLK
ctl_clk => dataid_pipe[1][2].CLK
ctl_clk => dataid_pipe[1][3].CLK
ctl_clk => dataid_pipe[2][0].CLK
ctl_clk => dataid_pipe[2][1].CLK
ctl_clk => dataid_pipe[2][2].CLK
ctl_clk => dataid_pipe[2][3].CLK
ctl_clk => dataid_pipe[3][0].CLK
ctl_clk => dataid_pipe[3][1].CLK
ctl_clk => dataid_pipe[3][2].CLK
ctl_clk => dataid_pipe[3][3].CLK
ctl_clk => dataid_pipe[4][0].CLK
ctl_clk => dataid_pipe[4][1].CLK
ctl_clk => dataid_pipe[4][2].CLK
ctl_clk => dataid_pipe[4][3].CLK
ctl_clk => dataid_pipe[5][0].CLK
ctl_clk => dataid_pipe[5][1].CLK
ctl_clk => dataid_pipe[5][2].CLK
ctl_clk => dataid_pipe[5][3].CLK
ctl_clk => dataid_pipe[6][0].CLK
ctl_clk => dataid_pipe[6][1].CLK
ctl_clk => dataid_pipe[6][2].CLK
ctl_clk => dataid_pipe[6][3].CLK
ctl_clk => dataid_pipe[7][0].CLK
ctl_clk => dataid_pipe[7][1].CLK
ctl_clk => dataid_pipe[7][2].CLK
ctl_clk => dataid_pipe[7][3].CLK
ctl_clk => dataid_pipe[8][0].CLK
ctl_clk => dataid_pipe[8][1].CLK
ctl_clk => dataid_pipe[8][2].CLK
ctl_clk => dataid_pipe[8][3].CLK
ctl_clk => dataid_pipe[9][0].CLK
ctl_clk => dataid_pipe[9][1].CLK
ctl_clk => dataid_pipe[9][2].CLK
ctl_clk => dataid_pipe[9][3].CLK
ctl_clk => dataid_pipe[10][0].CLK
ctl_clk => dataid_pipe[10][1].CLK
ctl_clk => dataid_pipe[10][2].CLK
ctl_clk => dataid_pipe[10][3].CLK
ctl_clk => dataid_pipe[11][0].CLK
ctl_clk => dataid_pipe[11][1].CLK
ctl_clk => dataid_pipe[11][2].CLK
ctl_clk => dataid_pipe[11][3].CLK
ctl_clk => dataid_pipe[12][0].CLK
ctl_clk => dataid_pipe[12][1].CLK
ctl_clk => dataid_pipe[12][2].CLK
ctl_clk => dataid_pipe[12][3].CLK
ctl_clk => dataid_pipe[13][0].CLK
ctl_clk => dataid_pipe[13][1].CLK
ctl_clk => dataid_pipe[13][2].CLK
ctl_clk => dataid_pipe[13][3].CLK
ctl_clk => dataid_pipe[14][0].CLK
ctl_clk => dataid_pipe[14][1].CLK
ctl_clk => dataid_pipe[14][2].CLK
ctl_clk => dataid_pipe[14][3].CLK
ctl_clk => dataid_pipe[15][0].CLK
ctl_clk => dataid_pipe[15][1].CLK
ctl_clk => dataid_pipe[15][2].CLK
ctl_clk => dataid_pipe[15][3].CLK
ctl_clk => dataid_pipe[16][0].CLK
ctl_clk => dataid_pipe[16][1].CLK
ctl_clk => dataid_pipe[16][2].CLK
ctl_clk => dataid_pipe[16][3].CLK
ctl_clk => dataid_pipe[17][0].CLK
ctl_clk => dataid_pipe[17][1].CLK
ctl_clk => dataid_pipe[17][2].CLK
ctl_clk => dataid_pipe[17][3].CLK
ctl_clk => dataid_pipe[18][0].CLK
ctl_clk => dataid_pipe[18][1].CLK
ctl_clk => dataid_pipe[18][2].CLK
ctl_clk => dataid_pipe[18][3].CLK
ctl_clk => dataid_pipe[19][0].CLK
ctl_clk => dataid_pipe[19][1].CLK
ctl_clk => dataid_pipe[19][2].CLK
ctl_clk => dataid_pipe[19][3].CLK
ctl_clk => dataid_pipe[20][0].CLK
ctl_clk => dataid_pipe[20][1].CLK
ctl_clk => dataid_pipe[20][2].CLK
ctl_clk => dataid_pipe[20][3].CLK
ctl_clk => dataid_pipe[21][0].CLK
ctl_clk => dataid_pipe[21][1].CLK
ctl_clk => dataid_pipe[21][2].CLK
ctl_clk => dataid_pipe[21][3].CLK
ctl_clk => dataid_pipe[22][0].CLK
ctl_clk => dataid_pipe[22][1].CLK
ctl_clk => dataid_pipe[22][2].CLK
ctl_clk => dataid_pipe[22][3].CLK
ctl_clk => dataid_pipe[23][0].CLK
ctl_clk => dataid_pipe[23][1].CLK
ctl_clk => dataid_pipe[23][2].CLK
ctl_clk => dataid_pipe[23][3].CLK
ctl_clk => dataid_pipe[24][0].CLK
ctl_clk => dataid_pipe[24][1].CLK
ctl_clk => dataid_pipe[24][2].CLK
ctl_clk => dataid_pipe[24][3].CLK
ctl_clk => dataid_pipe[25][0].CLK
ctl_clk => dataid_pipe[25][1].CLK
ctl_clk => dataid_pipe[25][2].CLK
ctl_clk => dataid_pipe[25][3].CLK
ctl_clk => dataid_pipe[26][0].CLK
ctl_clk => dataid_pipe[26][1].CLK
ctl_clk => dataid_pipe[26][2].CLK
ctl_clk => dataid_pipe[26][3].CLK
ctl_clk => dataid_pipe[27][0].CLK
ctl_clk => dataid_pipe[27][1].CLK
ctl_clk => dataid_pipe[27][2].CLK
ctl_clk => dataid_pipe[27][3].CLK
ctl_clk => dataid_pipe[28][0].CLK
ctl_clk => dataid_pipe[28][1].CLK
ctl_clk => dataid_pipe[28][2].CLK
ctl_clk => dataid_pipe[28][3].CLK
ctl_clk => dataid_pipe[29][0].CLK
ctl_clk => dataid_pipe[29][1].CLK
ctl_clk => dataid_pipe[29][2].CLK
ctl_clk => dataid_pipe[29][3].CLK
ctl_clk => dataid_pipe[30][0].CLK
ctl_clk => dataid_pipe[30][1].CLK
ctl_clk => dataid_pipe[30][2].CLK
ctl_clk => dataid_pipe[30][3].CLK
ctl_clk => dataid_pipe[31][0].CLK
ctl_clk => dataid_pipe[31][1].CLK
ctl_clk => dataid_pipe[31][2].CLK
ctl_clk => dataid_pipe[31][3].CLK
ctl_clk => rdwr_data_valid_pipe[0].CLK
ctl_clk => rdwr_data_valid_pipe[1].CLK
ctl_clk => rdwr_data_valid_pipe[2].CLK
ctl_clk => rdwr_data_valid_pipe[3].CLK
ctl_clk => rdwr_data_valid_pipe[4].CLK
ctl_clk => rdwr_data_valid_pipe[5].CLK
ctl_clk => rdwr_data_valid_pipe[6].CLK
ctl_clk => rdwr_data_valid_pipe[7].CLK
ctl_clk => rdwr_data_valid_pipe[8].CLK
ctl_clk => rdwr_data_valid_pipe[9].CLK
ctl_clk => rdwr_data_valid_pipe[10].CLK
ctl_clk => rdwr_data_valid_pipe[11].CLK
ctl_clk => rdwr_data_valid_pipe[12].CLK
ctl_clk => rdwr_data_valid_pipe[13].CLK
ctl_clk => rdwr_data_valid_pipe[14].CLK
ctl_clk => rdwr_data_valid_pipe[15].CLK
ctl_clk => rdwr_data_valid_pipe[16].CLK
ctl_clk => rdwr_data_valid_pipe[17].CLK
ctl_clk => rdwr_data_valid_pipe[18].CLK
ctl_clk => rdwr_data_valid_pipe[19].CLK
ctl_clk => rdwr_data_valid_pipe[20].CLK
ctl_clk => rdwr_data_valid_pipe[21].CLK
ctl_clk => rdwr_data_valid_pipe[22].CLK
ctl_clk => rdwr_data_valid_pipe[23].CLK
ctl_clk => rdwr_data_valid_pipe[24].CLK
ctl_clk => rdwr_data_valid_pipe[25].CLK
ctl_clk => rdwr_data_valid_pipe[26].CLK
ctl_clk => rdwr_data_valid_pipe[27].CLK
ctl_clk => rdwr_data_valid_pipe[28].CLK
ctl_clk => rdwr_data_valid_pipe[29].CLK
ctl_clk => rdwr_data_valid_pipe[30].CLK
ctl_clk => rdwr_data_valid_pipe[31].CLK
ctl_clk => doing_write_pipe[0].CLK
ctl_clk => doing_write_pipe[1].CLK
ctl_clk => doing_write_pipe[2].CLK
ctl_clk => doing_write_pipe[3].CLK
ctl_clk => doing_write_pipe[4].CLK
ctl_clk => doing_write_pipe[5].CLK
ctl_clk => doing_write_pipe[6].CLK
ctl_clk => doing_write_pipe[7].CLK
ctl_clk => doing_write_pipe[8].CLK
ctl_clk => doing_write_pipe[9].CLK
ctl_clk => doing_write_pipe[10].CLK
ctl_clk => doing_write_pipe[11].CLK
ctl_clk => doing_write_pipe[12].CLK
ctl_clk => doing_write_pipe[13].CLK
ctl_clk => doing_write_pipe[14].CLK
ctl_clk => doing_write_pipe[15].CLK
ctl_clk => doing_write_pipe[16].CLK
ctl_clk => doing_write_pipe[17].CLK
ctl_clk => doing_write_pipe[18].CLK
ctl_clk => doing_write_pipe[19].CLK
ctl_clk => doing_write_pipe[20].CLK
ctl_clk => doing_write_pipe[21].CLK
ctl_clk => doing_write_pipe[22].CLK
ctl_clk => doing_write_pipe[23].CLK
ctl_clk => doing_write_pipe[24].CLK
ctl_clk => doing_write_pipe[25].CLK
ctl_clk => doing_write_pipe[26].CLK
ctl_clk => doing_write_pipe[27].CLK
ctl_clk => doing_write_pipe[28].CLK
ctl_clk => doing_write_pipe[29].CLK
ctl_clk => doing_write_pipe[30].CLK
ctl_clk => doing_write_pipe[31].CLK
ctl_clk => int_afi_doing_read_full_r[0].CLK
ctl_clk => int_afi_doing_read_full_r[1].CLK
ctl_clk => int_afi_doing_read_r[0].CLK
ctl_clk => int_afi_doing_read_r[1].CLK
ctl_clk => doing_read_full_r.CLK
ctl_clk => doing_read_r.CLK
ctl_clk => cfg_output_regd_for_wdata_path[0].CLK
ctl_clk => cfg_output_regd_for_wdata_path[1].CLK
ctl_clk => cfg_output_regd_for_afi_output[0]~reg0.CLK
ctl_clk => cfg_output_regd_for_afi_output[1]~reg0.CLK
ctl_reset_n => dataid_vector_pipe[0][0].ACLR
ctl_reset_n => dataid_vector_pipe[0][1].ACLR
ctl_reset_n => dataid_vector_pipe[0][2].ACLR
ctl_reset_n => dataid_vector_pipe[0][3].ACLR
ctl_reset_n => dataid_vector_pipe[0][4].ACLR
ctl_reset_n => dataid_vector_pipe[0][5].ACLR
ctl_reset_n => dataid_vector_pipe[0][6].ACLR
ctl_reset_n => dataid_vector_pipe[0][7].ACLR
ctl_reset_n => dataid_vector_pipe[0][8].ACLR
ctl_reset_n => dataid_vector_pipe[0][9].ACLR
ctl_reset_n => dataid_vector_pipe[0][10].ACLR
ctl_reset_n => dataid_vector_pipe[0][11].ACLR
ctl_reset_n => dataid_vector_pipe[0][12].ACLR
ctl_reset_n => dataid_vector_pipe[0][13].ACLR
ctl_reset_n => dataid_vector_pipe[0][14].ACLR
ctl_reset_n => dataid_vector_pipe[0][15].ACLR
ctl_reset_n => dataid_vector_pipe[1][0].ACLR
ctl_reset_n => dataid_vector_pipe[1][1].ACLR
ctl_reset_n => dataid_vector_pipe[1][2].ACLR
ctl_reset_n => dataid_vector_pipe[1][3].ACLR
ctl_reset_n => dataid_vector_pipe[1][4].ACLR
ctl_reset_n => dataid_vector_pipe[1][5].ACLR
ctl_reset_n => dataid_vector_pipe[1][6].ACLR
ctl_reset_n => dataid_vector_pipe[1][7].ACLR
ctl_reset_n => dataid_vector_pipe[1][8].ACLR
ctl_reset_n => dataid_vector_pipe[1][9].ACLR
ctl_reset_n => dataid_vector_pipe[1][10].ACLR
ctl_reset_n => dataid_vector_pipe[1][11].ACLR
ctl_reset_n => dataid_vector_pipe[1][12].ACLR
ctl_reset_n => dataid_vector_pipe[1][13].ACLR
ctl_reset_n => dataid_vector_pipe[1][14].ACLR
ctl_reset_n => dataid_vector_pipe[1][15].ACLR
ctl_reset_n => dataid_vector_pipe[2][0].ACLR
ctl_reset_n => dataid_vector_pipe[2][1].ACLR
ctl_reset_n => dataid_vector_pipe[2][2].ACLR
ctl_reset_n => dataid_vector_pipe[2][3].ACLR
ctl_reset_n => dataid_vector_pipe[2][4].ACLR
ctl_reset_n => dataid_vector_pipe[2][5].ACLR
ctl_reset_n => dataid_vector_pipe[2][6].ACLR
ctl_reset_n => dataid_vector_pipe[2][7].ACLR
ctl_reset_n => dataid_vector_pipe[2][8].ACLR
ctl_reset_n => dataid_vector_pipe[2][9].ACLR
ctl_reset_n => dataid_vector_pipe[2][10].ACLR
ctl_reset_n => dataid_vector_pipe[2][11].ACLR
ctl_reset_n => dataid_vector_pipe[2][12].ACLR
ctl_reset_n => dataid_vector_pipe[2][13].ACLR
ctl_reset_n => dataid_vector_pipe[2][14].ACLR
ctl_reset_n => dataid_vector_pipe[2][15].ACLR
ctl_reset_n => dataid_vector_pipe[3][0].ACLR
ctl_reset_n => dataid_vector_pipe[3][1].ACLR
ctl_reset_n => dataid_vector_pipe[3][2].ACLR
ctl_reset_n => dataid_vector_pipe[3][3].ACLR
ctl_reset_n => dataid_vector_pipe[3][4].ACLR
ctl_reset_n => dataid_vector_pipe[3][5].ACLR
ctl_reset_n => dataid_vector_pipe[3][6].ACLR
ctl_reset_n => dataid_vector_pipe[3][7].ACLR
ctl_reset_n => dataid_vector_pipe[3][8].ACLR
ctl_reset_n => dataid_vector_pipe[3][9].ACLR
ctl_reset_n => dataid_vector_pipe[3][10].ACLR
ctl_reset_n => dataid_vector_pipe[3][11].ACLR
ctl_reset_n => dataid_vector_pipe[3][12].ACLR
ctl_reset_n => dataid_vector_pipe[3][13].ACLR
ctl_reset_n => dataid_vector_pipe[3][14].ACLR
ctl_reset_n => dataid_vector_pipe[3][15].ACLR
ctl_reset_n => dataid_vector_pipe[4][0].ACLR
ctl_reset_n => dataid_vector_pipe[4][1].ACLR
ctl_reset_n => dataid_vector_pipe[4][2].ACLR
ctl_reset_n => dataid_vector_pipe[4][3].ACLR
ctl_reset_n => dataid_vector_pipe[4][4].ACLR
ctl_reset_n => dataid_vector_pipe[4][5].ACLR
ctl_reset_n => dataid_vector_pipe[4][6].ACLR
ctl_reset_n => dataid_vector_pipe[4][7].ACLR
ctl_reset_n => dataid_vector_pipe[4][8].ACLR
ctl_reset_n => dataid_vector_pipe[4][9].ACLR
ctl_reset_n => dataid_vector_pipe[4][10].ACLR
ctl_reset_n => dataid_vector_pipe[4][11].ACLR
ctl_reset_n => dataid_vector_pipe[4][12].ACLR
ctl_reset_n => dataid_vector_pipe[4][13].ACLR
ctl_reset_n => dataid_vector_pipe[4][14].ACLR
ctl_reset_n => dataid_vector_pipe[4][15].ACLR
ctl_reset_n => dataid_vector_pipe[5][0].ACLR
ctl_reset_n => dataid_vector_pipe[5][1].ACLR
ctl_reset_n => dataid_vector_pipe[5][2].ACLR
ctl_reset_n => dataid_vector_pipe[5][3].ACLR
ctl_reset_n => dataid_vector_pipe[5][4].ACLR
ctl_reset_n => dataid_vector_pipe[5][5].ACLR
ctl_reset_n => dataid_vector_pipe[5][6].ACLR
ctl_reset_n => dataid_vector_pipe[5][7].ACLR
ctl_reset_n => dataid_vector_pipe[5][8].ACLR
ctl_reset_n => dataid_vector_pipe[5][9].ACLR
ctl_reset_n => dataid_vector_pipe[5][10].ACLR
ctl_reset_n => dataid_vector_pipe[5][11].ACLR
ctl_reset_n => dataid_vector_pipe[5][12].ACLR
ctl_reset_n => dataid_vector_pipe[5][13].ACLR
ctl_reset_n => dataid_vector_pipe[5][14].ACLR
ctl_reset_n => dataid_vector_pipe[5][15].ACLR
ctl_reset_n => dataid_vector_pipe[6][0].ACLR
ctl_reset_n => dataid_vector_pipe[6][1].ACLR
ctl_reset_n => dataid_vector_pipe[6][2].ACLR
ctl_reset_n => dataid_vector_pipe[6][3].ACLR
ctl_reset_n => dataid_vector_pipe[6][4].ACLR
ctl_reset_n => dataid_vector_pipe[6][5].ACLR
ctl_reset_n => dataid_vector_pipe[6][6].ACLR
ctl_reset_n => dataid_vector_pipe[6][7].ACLR
ctl_reset_n => dataid_vector_pipe[6][8].ACLR
ctl_reset_n => dataid_vector_pipe[6][9].ACLR
ctl_reset_n => dataid_vector_pipe[6][10].ACLR
ctl_reset_n => dataid_vector_pipe[6][11].ACLR
ctl_reset_n => dataid_vector_pipe[6][12].ACLR
ctl_reset_n => dataid_vector_pipe[6][13].ACLR
ctl_reset_n => dataid_vector_pipe[6][14].ACLR
ctl_reset_n => dataid_vector_pipe[6][15].ACLR
ctl_reset_n => dataid_vector_pipe[7][0].ACLR
ctl_reset_n => dataid_vector_pipe[7][1].ACLR
ctl_reset_n => dataid_vector_pipe[7][2].ACLR
ctl_reset_n => dataid_vector_pipe[7][3].ACLR
ctl_reset_n => dataid_vector_pipe[7][4].ACLR
ctl_reset_n => dataid_vector_pipe[7][5].ACLR
ctl_reset_n => dataid_vector_pipe[7][6].ACLR
ctl_reset_n => dataid_vector_pipe[7][7].ACLR
ctl_reset_n => dataid_vector_pipe[7][8].ACLR
ctl_reset_n => dataid_vector_pipe[7][9].ACLR
ctl_reset_n => dataid_vector_pipe[7][10].ACLR
ctl_reset_n => dataid_vector_pipe[7][11].ACLR
ctl_reset_n => dataid_vector_pipe[7][12].ACLR
ctl_reset_n => dataid_vector_pipe[7][13].ACLR
ctl_reset_n => dataid_vector_pipe[7][14].ACLR
ctl_reset_n => dataid_vector_pipe[7][15].ACLR
ctl_reset_n => dataid_vector_pipe[8][0].ACLR
ctl_reset_n => dataid_vector_pipe[8][1].ACLR
ctl_reset_n => dataid_vector_pipe[8][2].ACLR
ctl_reset_n => dataid_vector_pipe[8][3].ACLR
ctl_reset_n => dataid_vector_pipe[8][4].ACLR
ctl_reset_n => dataid_vector_pipe[8][5].ACLR
ctl_reset_n => dataid_vector_pipe[8][6].ACLR
ctl_reset_n => dataid_vector_pipe[8][7].ACLR
ctl_reset_n => dataid_vector_pipe[8][8].ACLR
ctl_reset_n => dataid_vector_pipe[8][9].ACLR
ctl_reset_n => dataid_vector_pipe[8][10].ACLR
ctl_reset_n => dataid_vector_pipe[8][11].ACLR
ctl_reset_n => dataid_vector_pipe[8][12].ACLR
ctl_reset_n => dataid_vector_pipe[8][13].ACLR
ctl_reset_n => dataid_vector_pipe[8][14].ACLR
ctl_reset_n => dataid_vector_pipe[8][15].ACLR
ctl_reset_n => dataid_vector_pipe[9][0].ACLR
ctl_reset_n => dataid_vector_pipe[9][1].ACLR
ctl_reset_n => dataid_vector_pipe[9][2].ACLR
ctl_reset_n => dataid_vector_pipe[9][3].ACLR
ctl_reset_n => dataid_vector_pipe[9][4].ACLR
ctl_reset_n => dataid_vector_pipe[9][5].ACLR
ctl_reset_n => dataid_vector_pipe[9][6].ACLR
ctl_reset_n => dataid_vector_pipe[9][7].ACLR
ctl_reset_n => dataid_vector_pipe[9][8].ACLR
ctl_reset_n => dataid_vector_pipe[9][9].ACLR
ctl_reset_n => dataid_vector_pipe[9][10].ACLR
ctl_reset_n => dataid_vector_pipe[9][11].ACLR
ctl_reset_n => dataid_vector_pipe[9][12].ACLR
ctl_reset_n => dataid_vector_pipe[9][13].ACLR
ctl_reset_n => dataid_vector_pipe[9][14].ACLR
ctl_reset_n => dataid_vector_pipe[9][15].ACLR
ctl_reset_n => dataid_vector_pipe[10][0].ACLR
ctl_reset_n => dataid_vector_pipe[10][1].ACLR
ctl_reset_n => dataid_vector_pipe[10][2].ACLR
ctl_reset_n => dataid_vector_pipe[10][3].ACLR
ctl_reset_n => dataid_vector_pipe[10][4].ACLR
ctl_reset_n => dataid_vector_pipe[10][5].ACLR
ctl_reset_n => dataid_vector_pipe[10][6].ACLR
ctl_reset_n => dataid_vector_pipe[10][7].ACLR
ctl_reset_n => dataid_vector_pipe[10][8].ACLR
ctl_reset_n => dataid_vector_pipe[10][9].ACLR
ctl_reset_n => dataid_vector_pipe[10][10].ACLR
ctl_reset_n => dataid_vector_pipe[10][11].ACLR
ctl_reset_n => dataid_vector_pipe[10][12].ACLR
ctl_reset_n => dataid_vector_pipe[10][13].ACLR
ctl_reset_n => dataid_vector_pipe[10][14].ACLR
ctl_reset_n => dataid_vector_pipe[10][15].ACLR
ctl_reset_n => dataid_vector_pipe[11][0].ACLR
ctl_reset_n => dataid_vector_pipe[11][1].ACLR
ctl_reset_n => dataid_vector_pipe[11][2].ACLR
ctl_reset_n => dataid_vector_pipe[11][3].ACLR
ctl_reset_n => dataid_vector_pipe[11][4].ACLR
ctl_reset_n => dataid_vector_pipe[11][5].ACLR
ctl_reset_n => dataid_vector_pipe[11][6].ACLR
ctl_reset_n => dataid_vector_pipe[11][7].ACLR
ctl_reset_n => dataid_vector_pipe[11][8].ACLR
ctl_reset_n => dataid_vector_pipe[11][9].ACLR
ctl_reset_n => dataid_vector_pipe[11][10].ACLR
ctl_reset_n => dataid_vector_pipe[11][11].ACLR
ctl_reset_n => dataid_vector_pipe[11][12].ACLR
ctl_reset_n => dataid_vector_pipe[11][13].ACLR
ctl_reset_n => dataid_vector_pipe[11][14].ACLR
ctl_reset_n => dataid_vector_pipe[11][15].ACLR
ctl_reset_n => dataid_vector_pipe[12][0].ACLR
ctl_reset_n => dataid_vector_pipe[12][1].ACLR
ctl_reset_n => dataid_vector_pipe[12][2].ACLR
ctl_reset_n => dataid_vector_pipe[12][3].ACLR
ctl_reset_n => dataid_vector_pipe[12][4].ACLR
ctl_reset_n => dataid_vector_pipe[12][5].ACLR
ctl_reset_n => dataid_vector_pipe[12][6].ACLR
ctl_reset_n => dataid_vector_pipe[12][7].ACLR
ctl_reset_n => dataid_vector_pipe[12][8].ACLR
ctl_reset_n => dataid_vector_pipe[12][9].ACLR
ctl_reset_n => dataid_vector_pipe[12][10].ACLR
ctl_reset_n => dataid_vector_pipe[12][11].ACLR
ctl_reset_n => dataid_vector_pipe[12][12].ACLR
ctl_reset_n => dataid_vector_pipe[12][13].ACLR
ctl_reset_n => dataid_vector_pipe[12][14].ACLR
ctl_reset_n => dataid_vector_pipe[12][15].ACLR
ctl_reset_n => dataid_vector_pipe[13][0].ACLR
ctl_reset_n => dataid_vector_pipe[13][1].ACLR
ctl_reset_n => dataid_vector_pipe[13][2].ACLR
ctl_reset_n => dataid_vector_pipe[13][3].ACLR
ctl_reset_n => dataid_vector_pipe[13][4].ACLR
ctl_reset_n => dataid_vector_pipe[13][5].ACLR
ctl_reset_n => dataid_vector_pipe[13][6].ACLR
ctl_reset_n => dataid_vector_pipe[13][7].ACLR
ctl_reset_n => dataid_vector_pipe[13][8].ACLR
ctl_reset_n => dataid_vector_pipe[13][9].ACLR
ctl_reset_n => dataid_vector_pipe[13][10].ACLR
ctl_reset_n => dataid_vector_pipe[13][11].ACLR
ctl_reset_n => dataid_vector_pipe[13][12].ACLR
ctl_reset_n => dataid_vector_pipe[13][13].ACLR
ctl_reset_n => dataid_vector_pipe[13][14].ACLR
ctl_reset_n => dataid_vector_pipe[13][15].ACLR
ctl_reset_n => dataid_vector_pipe[14][0].ACLR
ctl_reset_n => dataid_vector_pipe[14][1].ACLR
ctl_reset_n => dataid_vector_pipe[14][2].ACLR
ctl_reset_n => dataid_vector_pipe[14][3].ACLR
ctl_reset_n => dataid_vector_pipe[14][4].ACLR
ctl_reset_n => dataid_vector_pipe[14][5].ACLR
ctl_reset_n => dataid_vector_pipe[14][6].ACLR
ctl_reset_n => dataid_vector_pipe[14][7].ACLR
ctl_reset_n => dataid_vector_pipe[14][8].ACLR
ctl_reset_n => dataid_vector_pipe[14][9].ACLR
ctl_reset_n => dataid_vector_pipe[14][10].ACLR
ctl_reset_n => dataid_vector_pipe[14][11].ACLR
ctl_reset_n => dataid_vector_pipe[14][12].ACLR
ctl_reset_n => dataid_vector_pipe[14][13].ACLR
ctl_reset_n => dataid_vector_pipe[14][14].ACLR
ctl_reset_n => dataid_vector_pipe[14][15].ACLR
ctl_reset_n => dataid_vector_pipe[15][0].ACLR
ctl_reset_n => dataid_vector_pipe[15][1].ACLR
ctl_reset_n => dataid_vector_pipe[15][2].ACLR
ctl_reset_n => dataid_vector_pipe[15][3].ACLR
ctl_reset_n => dataid_vector_pipe[15][4].ACLR
ctl_reset_n => dataid_vector_pipe[15][5].ACLR
ctl_reset_n => dataid_vector_pipe[15][6].ACLR
ctl_reset_n => dataid_vector_pipe[15][7].ACLR
ctl_reset_n => dataid_vector_pipe[15][8].ACLR
ctl_reset_n => dataid_vector_pipe[15][9].ACLR
ctl_reset_n => dataid_vector_pipe[15][10].ACLR
ctl_reset_n => dataid_vector_pipe[15][11].ACLR
ctl_reset_n => dataid_vector_pipe[15][12].ACLR
ctl_reset_n => dataid_vector_pipe[15][13].ACLR
ctl_reset_n => dataid_vector_pipe[15][14].ACLR
ctl_reset_n => dataid_vector_pipe[15][15].ACLR
ctl_reset_n => dataid_vector_pipe[16][0].ACLR
ctl_reset_n => dataid_vector_pipe[16][1].ACLR
ctl_reset_n => dataid_vector_pipe[16][2].ACLR
ctl_reset_n => dataid_vector_pipe[16][3].ACLR
ctl_reset_n => dataid_vector_pipe[16][4].ACLR
ctl_reset_n => dataid_vector_pipe[16][5].ACLR
ctl_reset_n => dataid_vector_pipe[16][6].ACLR
ctl_reset_n => dataid_vector_pipe[16][7].ACLR
ctl_reset_n => dataid_vector_pipe[16][8].ACLR
ctl_reset_n => dataid_vector_pipe[16][9].ACLR
ctl_reset_n => dataid_vector_pipe[16][10].ACLR
ctl_reset_n => dataid_vector_pipe[16][11].ACLR
ctl_reset_n => dataid_vector_pipe[16][12].ACLR
ctl_reset_n => dataid_vector_pipe[16][13].ACLR
ctl_reset_n => dataid_vector_pipe[16][14].ACLR
ctl_reset_n => dataid_vector_pipe[16][15].ACLR
ctl_reset_n => dataid_vector_pipe[17][0].ACLR
ctl_reset_n => dataid_vector_pipe[17][1].ACLR
ctl_reset_n => dataid_vector_pipe[17][2].ACLR
ctl_reset_n => dataid_vector_pipe[17][3].ACLR
ctl_reset_n => dataid_vector_pipe[17][4].ACLR
ctl_reset_n => dataid_vector_pipe[17][5].ACLR
ctl_reset_n => dataid_vector_pipe[17][6].ACLR
ctl_reset_n => dataid_vector_pipe[17][7].ACLR
ctl_reset_n => dataid_vector_pipe[17][8].ACLR
ctl_reset_n => dataid_vector_pipe[17][9].ACLR
ctl_reset_n => dataid_vector_pipe[17][10].ACLR
ctl_reset_n => dataid_vector_pipe[17][11].ACLR
ctl_reset_n => dataid_vector_pipe[17][12].ACLR
ctl_reset_n => dataid_vector_pipe[17][13].ACLR
ctl_reset_n => dataid_vector_pipe[17][14].ACLR
ctl_reset_n => dataid_vector_pipe[17][15].ACLR
ctl_reset_n => dataid_vector_pipe[18][0].ACLR
ctl_reset_n => dataid_vector_pipe[18][1].ACLR
ctl_reset_n => dataid_vector_pipe[18][2].ACLR
ctl_reset_n => dataid_vector_pipe[18][3].ACLR
ctl_reset_n => dataid_vector_pipe[18][4].ACLR
ctl_reset_n => dataid_vector_pipe[18][5].ACLR
ctl_reset_n => dataid_vector_pipe[18][6].ACLR
ctl_reset_n => dataid_vector_pipe[18][7].ACLR
ctl_reset_n => dataid_vector_pipe[18][8].ACLR
ctl_reset_n => dataid_vector_pipe[18][9].ACLR
ctl_reset_n => dataid_vector_pipe[18][10].ACLR
ctl_reset_n => dataid_vector_pipe[18][11].ACLR
ctl_reset_n => dataid_vector_pipe[18][12].ACLR
ctl_reset_n => dataid_vector_pipe[18][13].ACLR
ctl_reset_n => dataid_vector_pipe[18][14].ACLR
ctl_reset_n => dataid_vector_pipe[18][15].ACLR
ctl_reset_n => dataid_vector_pipe[19][0].ACLR
ctl_reset_n => dataid_vector_pipe[19][1].ACLR
ctl_reset_n => dataid_vector_pipe[19][2].ACLR
ctl_reset_n => dataid_vector_pipe[19][3].ACLR
ctl_reset_n => dataid_vector_pipe[19][4].ACLR
ctl_reset_n => dataid_vector_pipe[19][5].ACLR
ctl_reset_n => dataid_vector_pipe[19][6].ACLR
ctl_reset_n => dataid_vector_pipe[19][7].ACLR
ctl_reset_n => dataid_vector_pipe[19][8].ACLR
ctl_reset_n => dataid_vector_pipe[19][9].ACLR
ctl_reset_n => dataid_vector_pipe[19][10].ACLR
ctl_reset_n => dataid_vector_pipe[19][11].ACLR
ctl_reset_n => dataid_vector_pipe[19][12].ACLR
ctl_reset_n => dataid_vector_pipe[19][13].ACLR
ctl_reset_n => dataid_vector_pipe[19][14].ACLR
ctl_reset_n => dataid_vector_pipe[19][15].ACLR
ctl_reset_n => dataid_vector_pipe[20][0].ACLR
ctl_reset_n => dataid_vector_pipe[20][1].ACLR
ctl_reset_n => dataid_vector_pipe[20][2].ACLR
ctl_reset_n => dataid_vector_pipe[20][3].ACLR
ctl_reset_n => dataid_vector_pipe[20][4].ACLR
ctl_reset_n => dataid_vector_pipe[20][5].ACLR
ctl_reset_n => dataid_vector_pipe[20][6].ACLR
ctl_reset_n => dataid_vector_pipe[20][7].ACLR
ctl_reset_n => dataid_vector_pipe[20][8].ACLR
ctl_reset_n => dataid_vector_pipe[20][9].ACLR
ctl_reset_n => dataid_vector_pipe[20][10].ACLR
ctl_reset_n => dataid_vector_pipe[20][11].ACLR
ctl_reset_n => dataid_vector_pipe[20][12].ACLR
ctl_reset_n => dataid_vector_pipe[20][13].ACLR
ctl_reset_n => dataid_vector_pipe[20][14].ACLR
ctl_reset_n => dataid_vector_pipe[20][15].ACLR
ctl_reset_n => dataid_vector_pipe[21][0].ACLR
ctl_reset_n => dataid_vector_pipe[21][1].ACLR
ctl_reset_n => dataid_vector_pipe[21][2].ACLR
ctl_reset_n => dataid_vector_pipe[21][3].ACLR
ctl_reset_n => dataid_vector_pipe[21][4].ACLR
ctl_reset_n => dataid_vector_pipe[21][5].ACLR
ctl_reset_n => dataid_vector_pipe[21][6].ACLR
ctl_reset_n => dataid_vector_pipe[21][7].ACLR
ctl_reset_n => dataid_vector_pipe[21][8].ACLR
ctl_reset_n => dataid_vector_pipe[21][9].ACLR
ctl_reset_n => dataid_vector_pipe[21][10].ACLR
ctl_reset_n => dataid_vector_pipe[21][11].ACLR
ctl_reset_n => dataid_vector_pipe[21][12].ACLR
ctl_reset_n => dataid_vector_pipe[21][13].ACLR
ctl_reset_n => dataid_vector_pipe[21][14].ACLR
ctl_reset_n => dataid_vector_pipe[21][15].ACLR
ctl_reset_n => dataid_vector_pipe[22][0].ACLR
ctl_reset_n => dataid_vector_pipe[22][1].ACLR
ctl_reset_n => dataid_vector_pipe[22][2].ACLR
ctl_reset_n => dataid_vector_pipe[22][3].ACLR
ctl_reset_n => dataid_vector_pipe[22][4].ACLR
ctl_reset_n => dataid_vector_pipe[22][5].ACLR
ctl_reset_n => dataid_vector_pipe[22][6].ACLR
ctl_reset_n => dataid_vector_pipe[22][7].ACLR
ctl_reset_n => dataid_vector_pipe[22][8].ACLR
ctl_reset_n => dataid_vector_pipe[22][9].ACLR
ctl_reset_n => dataid_vector_pipe[22][10].ACLR
ctl_reset_n => dataid_vector_pipe[22][11].ACLR
ctl_reset_n => dataid_vector_pipe[22][12].ACLR
ctl_reset_n => dataid_vector_pipe[22][13].ACLR
ctl_reset_n => dataid_vector_pipe[22][14].ACLR
ctl_reset_n => dataid_vector_pipe[22][15].ACLR
ctl_reset_n => dataid_vector_pipe[23][0].ACLR
ctl_reset_n => dataid_vector_pipe[23][1].ACLR
ctl_reset_n => dataid_vector_pipe[23][2].ACLR
ctl_reset_n => dataid_vector_pipe[23][3].ACLR
ctl_reset_n => dataid_vector_pipe[23][4].ACLR
ctl_reset_n => dataid_vector_pipe[23][5].ACLR
ctl_reset_n => dataid_vector_pipe[23][6].ACLR
ctl_reset_n => dataid_vector_pipe[23][7].ACLR
ctl_reset_n => dataid_vector_pipe[23][8].ACLR
ctl_reset_n => dataid_vector_pipe[23][9].ACLR
ctl_reset_n => dataid_vector_pipe[23][10].ACLR
ctl_reset_n => dataid_vector_pipe[23][11].ACLR
ctl_reset_n => dataid_vector_pipe[23][12].ACLR
ctl_reset_n => dataid_vector_pipe[23][13].ACLR
ctl_reset_n => dataid_vector_pipe[23][14].ACLR
ctl_reset_n => dataid_vector_pipe[23][15].ACLR
ctl_reset_n => dataid_vector_pipe[24][0].ACLR
ctl_reset_n => dataid_vector_pipe[24][1].ACLR
ctl_reset_n => dataid_vector_pipe[24][2].ACLR
ctl_reset_n => dataid_vector_pipe[24][3].ACLR
ctl_reset_n => dataid_vector_pipe[24][4].ACLR
ctl_reset_n => dataid_vector_pipe[24][5].ACLR
ctl_reset_n => dataid_vector_pipe[24][6].ACLR
ctl_reset_n => dataid_vector_pipe[24][7].ACLR
ctl_reset_n => dataid_vector_pipe[24][8].ACLR
ctl_reset_n => dataid_vector_pipe[24][9].ACLR
ctl_reset_n => dataid_vector_pipe[24][10].ACLR
ctl_reset_n => dataid_vector_pipe[24][11].ACLR
ctl_reset_n => dataid_vector_pipe[24][12].ACLR
ctl_reset_n => dataid_vector_pipe[24][13].ACLR
ctl_reset_n => dataid_vector_pipe[24][14].ACLR
ctl_reset_n => dataid_vector_pipe[24][15].ACLR
ctl_reset_n => dataid_vector_pipe[25][0].ACLR
ctl_reset_n => dataid_vector_pipe[25][1].ACLR
ctl_reset_n => dataid_vector_pipe[25][2].ACLR
ctl_reset_n => dataid_vector_pipe[25][3].ACLR
ctl_reset_n => dataid_vector_pipe[25][4].ACLR
ctl_reset_n => dataid_vector_pipe[25][5].ACLR
ctl_reset_n => dataid_vector_pipe[25][6].ACLR
ctl_reset_n => dataid_vector_pipe[25][7].ACLR
ctl_reset_n => dataid_vector_pipe[25][8].ACLR
ctl_reset_n => dataid_vector_pipe[25][9].ACLR
ctl_reset_n => dataid_vector_pipe[25][10].ACLR
ctl_reset_n => dataid_vector_pipe[25][11].ACLR
ctl_reset_n => dataid_vector_pipe[25][12].ACLR
ctl_reset_n => dataid_vector_pipe[25][13].ACLR
ctl_reset_n => dataid_vector_pipe[25][14].ACLR
ctl_reset_n => dataid_vector_pipe[25][15].ACLR
ctl_reset_n => dataid_vector_pipe[26][0].ACLR
ctl_reset_n => dataid_vector_pipe[26][1].ACLR
ctl_reset_n => dataid_vector_pipe[26][2].ACLR
ctl_reset_n => dataid_vector_pipe[26][3].ACLR
ctl_reset_n => dataid_vector_pipe[26][4].ACLR
ctl_reset_n => dataid_vector_pipe[26][5].ACLR
ctl_reset_n => dataid_vector_pipe[26][6].ACLR
ctl_reset_n => dataid_vector_pipe[26][7].ACLR
ctl_reset_n => dataid_vector_pipe[26][8].ACLR
ctl_reset_n => dataid_vector_pipe[26][9].ACLR
ctl_reset_n => dataid_vector_pipe[26][10].ACLR
ctl_reset_n => dataid_vector_pipe[26][11].ACLR
ctl_reset_n => dataid_vector_pipe[26][12].ACLR
ctl_reset_n => dataid_vector_pipe[26][13].ACLR
ctl_reset_n => dataid_vector_pipe[26][14].ACLR
ctl_reset_n => dataid_vector_pipe[26][15].ACLR
ctl_reset_n => dataid_vector_pipe[27][0].ACLR
ctl_reset_n => dataid_vector_pipe[27][1].ACLR
ctl_reset_n => dataid_vector_pipe[27][2].ACLR
ctl_reset_n => dataid_vector_pipe[27][3].ACLR
ctl_reset_n => dataid_vector_pipe[27][4].ACLR
ctl_reset_n => dataid_vector_pipe[27][5].ACLR
ctl_reset_n => dataid_vector_pipe[27][6].ACLR
ctl_reset_n => dataid_vector_pipe[27][7].ACLR
ctl_reset_n => dataid_vector_pipe[27][8].ACLR
ctl_reset_n => dataid_vector_pipe[27][9].ACLR
ctl_reset_n => dataid_vector_pipe[27][10].ACLR
ctl_reset_n => dataid_vector_pipe[27][11].ACLR
ctl_reset_n => dataid_vector_pipe[27][12].ACLR
ctl_reset_n => dataid_vector_pipe[27][13].ACLR
ctl_reset_n => dataid_vector_pipe[27][14].ACLR
ctl_reset_n => dataid_vector_pipe[27][15].ACLR
ctl_reset_n => dataid_vector_pipe[28][0].ACLR
ctl_reset_n => dataid_vector_pipe[28][1].ACLR
ctl_reset_n => dataid_vector_pipe[28][2].ACLR
ctl_reset_n => dataid_vector_pipe[28][3].ACLR
ctl_reset_n => dataid_vector_pipe[28][4].ACLR
ctl_reset_n => dataid_vector_pipe[28][5].ACLR
ctl_reset_n => dataid_vector_pipe[28][6].ACLR
ctl_reset_n => dataid_vector_pipe[28][7].ACLR
ctl_reset_n => dataid_vector_pipe[28][8].ACLR
ctl_reset_n => dataid_vector_pipe[28][9].ACLR
ctl_reset_n => dataid_vector_pipe[28][10].ACLR
ctl_reset_n => dataid_vector_pipe[28][11].ACLR
ctl_reset_n => dataid_vector_pipe[28][12].ACLR
ctl_reset_n => dataid_vector_pipe[28][13].ACLR
ctl_reset_n => dataid_vector_pipe[28][14].ACLR
ctl_reset_n => dataid_vector_pipe[28][15].ACLR
ctl_reset_n => dataid_vector_pipe[29][0].ACLR
ctl_reset_n => dataid_vector_pipe[29][1].ACLR
ctl_reset_n => dataid_vector_pipe[29][2].ACLR
ctl_reset_n => dataid_vector_pipe[29][3].ACLR
ctl_reset_n => dataid_vector_pipe[29][4].ACLR
ctl_reset_n => dataid_vector_pipe[29][5].ACLR
ctl_reset_n => dataid_vector_pipe[29][6].ACLR
ctl_reset_n => dataid_vector_pipe[29][7].ACLR
ctl_reset_n => dataid_vector_pipe[29][8].ACLR
ctl_reset_n => dataid_vector_pipe[29][9].ACLR
ctl_reset_n => dataid_vector_pipe[29][10].ACLR
ctl_reset_n => dataid_vector_pipe[29][11].ACLR
ctl_reset_n => dataid_vector_pipe[29][12].ACLR
ctl_reset_n => dataid_vector_pipe[29][13].ACLR
ctl_reset_n => dataid_vector_pipe[29][14].ACLR
ctl_reset_n => dataid_vector_pipe[29][15].ACLR
ctl_reset_n => dataid_vector_pipe[30][0].ACLR
ctl_reset_n => dataid_vector_pipe[30][1].ACLR
ctl_reset_n => dataid_vector_pipe[30][2].ACLR
ctl_reset_n => dataid_vector_pipe[30][3].ACLR
ctl_reset_n => dataid_vector_pipe[30][4].ACLR
ctl_reset_n => dataid_vector_pipe[30][5].ACLR
ctl_reset_n => dataid_vector_pipe[30][6].ACLR
ctl_reset_n => dataid_vector_pipe[30][7].ACLR
ctl_reset_n => dataid_vector_pipe[30][8].ACLR
ctl_reset_n => dataid_vector_pipe[30][9].ACLR
ctl_reset_n => dataid_vector_pipe[30][10].ACLR
ctl_reset_n => dataid_vector_pipe[30][11].ACLR
ctl_reset_n => dataid_vector_pipe[30][12].ACLR
ctl_reset_n => dataid_vector_pipe[30][13].ACLR
ctl_reset_n => dataid_vector_pipe[30][14].ACLR
ctl_reset_n => dataid_vector_pipe[30][15].ACLR
ctl_reset_n => dataid_vector_pipe[31][0].ACLR
ctl_reset_n => dataid_vector_pipe[31][1].ACLR
ctl_reset_n => dataid_vector_pipe[31][2].ACLR
ctl_reset_n => dataid_vector_pipe[31][3].ACLR
ctl_reset_n => dataid_vector_pipe[31][4].ACLR
ctl_reset_n => dataid_vector_pipe[31][5].ACLR
ctl_reset_n => dataid_vector_pipe[31][6].ACLR
ctl_reset_n => dataid_vector_pipe[31][7].ACLR
ctl_reset_n => dataid_vector_pipe[31][8].ACLR
ctl_reset_n => dataid_vector_pipe[31][9].ACLR
ctl_reset_n => dataid_vector_pipe[31][10].ACLR
ctl_reset_n => dataid_vector_pipe[31][11].ACLR
ctl_reset_n => dataid_vector_pipe[31][12].ACLR
ctl_reset_n => dataid_vector_pipe[31][13].ACLR
ctl_reset_n => dataid_vector_pipe[31][14].ACLR
ctl_reset_n => dataid_vector_pipe[31][15].ACLR
ctl_reset_n => dataid_pipe[0][0].ACLR
ctl_reset_n => dataid_pipe[0][1].ACLR
ctl_reset_n => dataid_pipe[0][2].ACLR
ctl_reset_n => dataid_pipe[0][3].ACLR
ctl_reset_n => dataid_pipe[1][0].ACLR
ctl_reset_n => dataid_pipe[1][1].ACLR
ctl_reset_n => dataid_pipe[1][2].ACLR
ctl_reset_n => dataid_pipe[1][3].ACLR
ctl_reset_n => dataid_pipe[2][0].ACLR
ctl_reset_n => dataid_pipe[2][1].ACLR
ctl_reset_n => dataid_pipe[2][2].ACLR
ctl_reset_n => dataid_pipe[2][3].ACLR
ctl_reset_n => dataid_pipe[3][0].ACLR
ctl_reset_n => dataid_pipe[3][1].ACLR
ctl_reset_n => dataid_pipe[3][2].ACLR
ctl_reset_n => dataid_pipe[3][3].ACLR
ctl_reset_n => dataid_pipe[4][0].ACLR
ctl_reset_n => dataid_pipe[4][1].ACLR
ctl_reset_n => dataid_pipe[4][2].ACLR
ctl_reset_n => dataid_pipe[4][3].ACLR
ctl_reset_n => dataid_pipe[5][0].ACLR
ctl_reset_n => dataid_pipe[5][1].ACLR
ctl_reset_n => dataid_pipe[5][2].ACLR
ctl_reset_n => dataid_pipe[5][3].ACLR
ctl_reset_n => dataid_pipe[6][0].ACLR
ctl_reset_n => dataid_pipe[6][1].ACLR
ctl_reset_n => dataid_pipe[6][2].ACLR
ctl_reset_n => dataid_pipe[6][3].ACLR
ctl_reset_n => dataid_pipe[7][0].ACLR
ctl_reset_n => dataid_pipe[7][1].ACLR
ctl_reset_n => dataid_pipe[7][2].ACLR
ctl_reset_n => dataid_pipe[7][3].ACLR
ctl_reset_n => dataid_pipe[8][0].ACLR
ctl_reset_n => dataid_pipe[8][1].ACLR
ctl_reset_n => dataid_pipe[8][2].ACLR
ctl_reset_n => dataid_pipe[8][3].ACLR
ctl_reset_n => dataid_pipe[9][0].ACLR
ctl_reset_n => dataid_pipe[9][1].ACLR
ctl_reset_n => dataid_pipe[9][2].ACLR
ctl_reset_n => dataid_pipe[9][3].ACLR
ctl_reset_n => dataid_pipe[10][0].ACLR
ctl_reset_n => dataid_pipe[10][1].ACLR
ctl_reset_n => dataid_pipe[10][2].ACLR
ctl_reset_n => dataid_pipe[10][3].ACLR
ctl_reset_n => dataid_pipe[11][0].ACLR
ctl_reset_n => dataid_pipe[11][1].ACLR
ctl_reset_n => dataid_pipe[11][2].ACLR
ctl_reset_n => dataid_pipe[11][3].ACLR
ctl_reset_n => dataid_pipe[12][0].ACLR
ctl_reset_n => dataid_pipe[12][1].ACLR
ctl_reset_n => dataid_pipe[12][2].ACLR
ctl_reset_n => dataid_pipe[12][3].ACLR
ctl_reset_n => dataid_pipe[13][0].ACLR
ctl_reset_n => dataid_pipe[13][1].ACLR
ctl_reset_n => dataid_pipe[13][2].ACLR
ctl_reset_n => dataid_pipe[13][3].ACLR
ctl_reset_n => dataid_pipe[14][0].ACLR
ctl_reset_n => dataid_pipe[14][1].ACLR
ctl_reset_n => dataid_pipe[14][2].ACLR
ctl_reset_n => dataid_pipe[14][3].ACLR
ctl_reset_n => dataid_pipe[15][0].ACLR
ctl_reset_n => dataid_pipe[15][1].ACLR
ctl_reset_n => dataid_pipe[15][2].ACLR
ctl_reset_n => dataid_pipe[15][3].ACLR
ctl_reset_n => dataid_pipe[16][0].ACLR
ctl_reset_n => dataid_pipe[16][1].ACLR
ctl_reset_n => dataid_pipe[16][2].ACLR
ctl_reset_n => dataid_pipe[16][3].ACLR
ctl_reset_n => dataid_pipe[17][0].ACLR
ctl_reset_n => dataid_pipe[17][1].ACLR
ctl_reset_n => dataid_pipe[17][2].ACLR
ctl_reset_n => dataid_pipe[17][3].ACLR
ctl_reset_n => dataid_pipe[18][0].ACLR
ctl_reset_n => dataid_pipe[18][1].ACLR
ctl_reset_n => dataid_pipe[18][2].ACLR
ctl_reset_n => dataid_pipe[18][3].ACLR
ctl_reset_n => dataid_pipe[19][0].ACLR
ctl_reset_n => dataid_pipe[19][1].ACLR
ctl_reset_n => dataid_pipe[19][2].ACLR
ctl_reset_n => dataid_pipe[19][3].ACLR
ctl_reset_n => dataid_pipe[20][0].ACLR
ctl_reset_n => dataid_pipe[20][1].ACLR
ctl_reset_n => dataid_pipe[20][2].ACLR
ctl_reset_n => dataid_pipe[20][3].ACLR
ctl_reset_n => dataid_pipe[21][0].ACLR
ctl_reset_n => dataid_pipe[21][1].ACLR
ctl_reset_n => dataid_pipe[21][2].ACLR
ctl_reset_n => dataid_pipe[21][3].ACLR
ctl_reset_n => dataid_pipe[22][0].ACLR
ctl_reset_n => dataid_pipe[22][1].ACLR
ctl_reset_n => dataid_pipe[22][2].ACLR
ctl_reset_n => dataid_pipe[22][3].ACLR
ctl_reset_n => dataid_pipe[23][0].ACLR
ctl_reset_n => dataid_pipe[23][1].ACLR
ctl_reset_n => dataid_pipe[23][2].ACLR
ctl_reset_n => dataid_pipe[23][3].ACLR
ctl_reset_n => dataid_pipe[24][0].ACLR
ctl_reset_n => dataid_pipe[24][1].ACLR
ctl_reset_n => dataid_pipe[24][2].ACLR
ctl_reset_n => dataid_pipe[24][3].ACLR
ctl_reset_n => dataid_pipe[25][0].ACLR
ctl_reset_n => dataid_pipe[25][1].ACLR
ctl_reset_n => dataid_pipe[25][2].ACLR
ctl_reset_n => dataid_pipe[25][3].ACLR
ctl_reset_n => dataid_pipe[26][0].ACLR
ctl_reset_n => dataid_pipe[26][1].ACLR
ctl_reset_n => dataid_pipe[26][2].ACLR
ctl_reset_n => dataid_pipe[26][3].ACLR
ctl_reset_n => dataid_pipe[27][0].ACLR
ctl_reset_n => dataid_pipe[27][1].ACLR
ctl_reset_n => dataid_pipe[27][2].ACLR
ctl_reset_n => dataid_pipe[27][3].ACLR
ctl_reset_n => dataid_pipe[28][0].ACLR
ctl_reset_n => dataid_pipe[28][1].ACLR
ctl_reset_n => dataid_pipe[28][2].ACLR
ctl_reset_n => dataid_pipe[28][3].ACLR
ctl_reset_n => dataid_pipe[29][0].ACLR
ctl_reset_n => dataid_pipe[29][1].ACLR
ctl_reset_n => dataid_pipe[29][2].ACLR
ctl_reset_n => dataid_pipe[29][3].ACLR
ctl_reset_n => dataid_pipe[30][0].ACLR
ctl_reset_n => dataid_pipe[30][1].ACLR
ctl_reset_n => dataid_pipe[30][2].ACLR
ctl_reset_n => dataid_pipe[30][3].ACLR
ctl_reset_n => dataid_pipe[31][0].ACLR
ctl_reset_n => dataid_pipe[31][1].ACLR
ctl_reset_n => dataid_pipe[31][2].ACLR
ctl_reset_n => dataid_pipe[31][3].ACLR
ctl_reset_n => doing_write_pipe[0].ACLR
ctl_reset_n => doing_write_pipe[1].ACLR
ctl_reset_n => doing_write_pipe[2].ACLR
ctl_reset_n => doing_write_pipe[3].ACLR
ctl_reset_n => doing_write_pipe[4].ACLR
ctl_reset_n => doing_write_pipe[5].ACLR
ctl_reset_n => doing_write_pipe[6].ACLR
ctl_reset_n => doing_write_pipe[7].ACLR
ctl_reset_n => doing_write_pipe[8].ACLR
ctl_reset_n => doing_write_pipe[9].ACLR
ctl_reset_n => doing_write_pipe[10].ACLR
ctl_reset_n => doing_write_pipe[11].ACLR
ctl_reset_n => doing_write_pipe[12].ACLR
ctl_reset_n => doing_write_pipe[13].ACLR
ctl_reset_n => doing_write_pipe[14].ACLR
ctl_reset_n => doing_write_pipe[15].ACLR
ctl_reset_n => doing_write_pipe[16].ACLR
ctl_reset_n => doing_write_pipe[17].ACLR
ctl_reset_n => doing_write_pipe[18].ACLR
ctl_reset_n => doing_write_pipe[19].ACLR
ctl_reset_n => doing_write_pipe[20].ACLR
ctl_reset_n => doing_write_pipe[21].ACLR
ctl_reset_n => doing_write_pipe[22].ACLR
ctl_reset_n => doing_write_pipe[23].ACLR
ctl_reset_n => doing_write_pipe[24].ACLR
ctl_reset_n => doing_write_pipe[25].ACLR
ctl_reset_n => doing_write_pipe[26].ACLR
ctl_reset_n => doing_write_pipe[27].ACLR
ctl_reset_n => doing_write_pipe[28].ACLR
ctl_reset_n => doing_write_pipe[29].ACLR
ctl_reset_n => doing_write_pipe[30].ACLR
ctl_reset_n => doing_write_pipe[31].ACLR
ctl_reset_n => cfg_output_regd_for_wdata_path[0].ACLR
ctl_reset_n => cfg_output_regd_for_wdata_path[1].ACLR
ctl_reset_n => cfg_output_regd_for_afi_output[0]~reg0.ACLR
ctl_reset_n => cfg_output_regd_for_afi_output[1]~reg0.ACLR
ctl_reset_n => ecc_wdata_fifo_first_vector[0]~reg0.ACLR
ctl_reset_n => doing_read_full_r.ACLR
ctl_reset_n => doing_read_r.ACLR
ctl_reset_n => int_afi_doing_read_full_r[0].ACLR
ctl_reset_n => int_afi_doing_read_full_r[1].ACLR
ctl_reset_n => int_afi_doing_read_r[0].ACLR
ctl_reset_n => int_afi_doing_read_r[1].ACLR
ctl_reset_n => rdwr_data_valid_pipe[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe[1].ACLR
ctl_reset_n => rdwr_data_valid_pipe[2].ACLR
ctl_reset_n => rdwr_data_valid_pipe[3].ACLR
ctl_reset_n => rdwr_data_valid_pipe[4].ACLR
ctl_reset_n => rdwr_data_valid_pipe[5].ACLR
ctl_reset_n => rdwr_data_valid_pipe[6].ACLR
ctl_reset_n => rdwr_data_valid_pipe[7].ACLR
ctl_reset_n => rdwr_data_valid_pipe[8].ACLR
ctl_reset_n => rdwr_data_valid_pipe[9].ACLR
ctl_reset_n => rdwr_data_valid_pipe[10].ACLR
ctl_reset_n => rdwr_data_valid_pipe[11].ACLR
ctl_reset_n => rdwr_data_valid_pipe[12].ACLR
ctl_reset_n => rdwr_data_valid_pipe[13].ACLR
ctl_reset_n => rdwr_data_valid_pipe[14].ACLR
ctl_reset_n => rdwr_data_valid_pipe[15].ACLR
ctl_reset_n => rdwr_data_valid_pipe[16].ACLR
ctl_reset_n => rdwr_data_valid_pipe[17].ACLR
ctl_reset_n => rdwr_data_valid_pipe[18].ACLR
ctl_reset_n => rdwr_data_valid_pipe[19].ACLR
ctl_reset_n => rdwr_data_valid_pipe[20].ACLR
ctl_reset_n => rdwr_data_valid_pipe[21].ACLR
ctl_reset_n => rdwr_data_valid_pipe[22].ACLR
ctl_reset_n => rdwr_data_valid_pipe[23].ACLR
ctl_reset_n => rdwr_data_valid_pipe[24].ACLR
ctl_reset_n => rdwr_data_valid_pipe[25].ACLR
ctl_reset_n => rdwr_data_valid_pipe[26].ACLR
ctl_reset_n => rdwr_data_valid_pipe[27].ACLR
ctl_reset_n => rdwr_data_valid_pipe[28].ACLR
ctl_reset_n => rdwr_data_valid_pipe[29].ACLR
ctl_reset_n => rdwr_data_valid_pipe[30].ACLR
ctl_reset_n => rdwr_data_valid_pipe[31].ACLR
ctl_reset_n => rmw_correct_pipe[0].ACLR
ctl_reset_n => rmw_correct_pipe[1].ACLR
ctl_reset_n => rmw_correct_pipe[2].ACLR
ctl_reset_n => rmw_correct_pipe[3].ACLR
ctl_reset_n => rmw_correct_pipe[4].ACLR
ctl_reset_n => rmw_correct_pipe[5].ACLR
ctl_reset_n => rmw_correct_pipe[6].ACLR
ctl_reset_n => rmw_correct_pipe[7].ACLR
ctl_reset_n => rmw_correct_pipe[8].ACLR
ctl_reset_n => rmw_correct_pipe[9].ACLR
ctl_reset_n => rmw_correct_pipe[10].ACLR
ctl_reset_n => rmw_correct_pipe[11].ACLR
ctl_reset_n => rmw_correct_pipe[12].ACLR
ctl_reset_n => rmw_correct_pipe[13].ACLR
ctl_reset_n => rmw_correct_pipe[14].ACLR
ctl_reset_n => rmw_correct_pipe[15].ACLR
ctl_reset_n => rmw_correct_pipe[16].ACLR
ctl_reset_n => rmw_correct_pipe[17].ACLR
ctl_reset_n => rmw_correct_pipe[18].ACLR
ctl_reset_n => rmw_correct_pipe[19].ACLR
ctl_reset_n => rmw_correct_pipe[20].ACLR
ctl_reset_n => rmw_correct_pipe[21].ACLR
ctl_reset_n => rmw_correct_pipe[22].ACLR
ctl_reset_n => rmw_correct_pipe[23].ACLR
ctl_reset_n => rmw_correct_pipe[24].ACLR
ctl_reset_n => rmw_correct_pipe[25].ACLR
ctl_reset_n => rmw_correct_pipe[26].ACLR
ctl_reset_n => rmw_correct_pipe[27].ACLR
ctl_reset_n => rmw_correct_pipe[28].ACLR
ctl_reset_n => rmw_correct_pipe[29].ACLR
ctl_reset_n => rmw_correct_pipe[30].ACLR
ctl_reset_n => rmw_correct_pipe[31].ACLR
ctl_reset_n => rmw_partial_pipe[0].ACLR
ctl_reset_n => rmw_partial_pipe[1].ACLR
ctl_reset_n => rmw_partial_pipe[2].ACLR
ctl_reset_n => rmw_partial_pipe[3].ACLR
ctl_reset_n => rmw_partial_pipe[4].ACLR
ctl_reset_n => rmw_partial_pipe[5].ACLR
ctl_reset_n => rmw_partial_pipe[6].ACLR
ctl_reset_n => rmw_partial_pipe[7].ACLR
ctl_reset_n => rmw_partial_pipe[8].ACLR
ctl_reset_n => rmw_partial_pipe[9].ACLR
ctl_reset_n => rmw_partial_pipe[10].ACLR
ctl_reset_n => rmw_partial_pipe[11].ACLR
ctl_reset_n => rmw_partial_pipe[12].ACLR
ctl_reset_n => rmw_partial_pipe[13].ACLR
ctl_reset_n => rmw_partial_pipe[14].ACLR
ctl_reset_n => rmw_partial_pipe[15].ACLR
ctl_reset_n => rmw_partial_pipe[16].ACLR
ctl_reset_n => rmw_partial_pipe[17].ACLR
ctl_reset_n => rmw_partial_pipe[18].ACLR
ctl_reset_n => rmw_partial_pipe[19].ACLR
ctl_reset_n => rmw_partial_pipe[20].ACLR
ctl_reset_n => rmw_partial_pipe[21].ACLR
ctl_reset_n => rmw_partial_pipe[22].ACLR
ctl_reset_n => rmw_partial_pipe[23].ACLR
ctl_reset_n => rmw_partial_pipe[24].ACLR
ctl_reset_n => rmw_partial_pipe[25].ACLR
ctl_reset_n => rmw_partial_pipe[26].ACLR
ctl_reset_n => rmw_partial_pipe[27].ACLR
ctl_reset_n => rmw_partial_pipe[28].ACLR
ctl_reset_n => rmw_partial_pipe[29].ACLR
ctl_reset_n => rmw_partial_pipe[30].ACLR
ctl_reset_n => rmw_partial_pipe[31].ACLR
ctl_reset_n => afi_wlat_minus_3[0][0].ACLR
ctl_reset_n => afi_wlat_minus_3[0][1].ACLR
ctl_reset_n => afi_wlat_minus_3[0][2].ACLR
ctl_reset_n => afi_wlat_minus_3[0][3].ACLR
ctl_reset_n => afi_wlat_minus_3[0][4].ACLR
ctl_reset_n => afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => afi_wlat_minus_2[0][4].ACLR
ctl_reset_n => afi_wlat_minus_1[0][0].ACLR
ctl_reset_n => afi_wlat_minus_1[0][1].ACLR
ctl_reset_n => afi_wlat_minus_1[0][2].ACLR
ctl_reset_n => afi_wlat_minus_1[0][3].ACLR
ctl_reset_n => afi_wlat_minus_1[0][4].ACLR
ctl_reset_n => afi_wlat_eq_0[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_1[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_0[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][4].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][5].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][6].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][7].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][8].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][9].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][10].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][11].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][12].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][13].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][14].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][15].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => rmw_partial_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => rmw_correct_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => smallest_afi_wlat[0][0].ACLR
ctl_reset_n => smallest_afi_wlat[0][1].ACLR
ctl_reset_n => smallest_afi_wlat[0][2].ACLR
ctl_reset_n => smallest_afi_wlat[0][3].ACLR
ctl_reset_n => smallest_afi_wlat[0][4].ACLR
ctl_reset_n => int_dqs_burst_r[0].ACLR
ctl_reset_n => int_afi_dqs_burst_r[0].ACLR
ctl_reset_n => int_afi_dqs_burst_r[1].ACLR
ctl_reset_n => int_wdata_valid_r[0].ACLR
ctl_reset_n => int_afi_wdata_valid_r[0].ACLR
ctl_reset_n => int_afi_wdata_valid_r[1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_read_r[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_rmw_partial_r[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_rmw_correct_r[0].ACLR
ctl_reset_n => ecc_wdata_fifo_read_r1[0].ACLR
ctl_reset_n => int_real_wdata_valid[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][2].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][3].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][4].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][5].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][6].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][7].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][8].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][9].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][10].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][11].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][12].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][13].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][14].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][15].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][2].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][3].ACLR
cfg_enable_ecc[0] => ~NO_FANOUT~
cfg_output_regd[0] => cfg_output_regd_for_afi_output_combi[0][0].DATAA
cfg_output_regd[0] => cfg_output_regd_for_wdata_path_combi[0][0].DATAA
cfg_output_regd[1] => cfg_output_regd_for_afi_output_combi[0][1].DATAA
cfg_output_regd[1] => cfg_output_regd_for_wdata_path_combi[0][1].DATAA
cfg_output_regd_for_afi_output[0] <= cfg_output_regd_for_afi_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_output_regd_for_afi_output[1] <= cfg_output_regd_for_afi_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => ~NO_FANOUT~
bg_do_read[1] => ~NO_FANOUT~
bg_do_write[0] => ~NO_FANOUT~
bg_do_write[1] => ~NO_FANOUT~
bg_doing_read => int_afi_doing_read_full[0].DATAA
bg_doing_read => int_afi_doing_read_full[1].DATAA
bg_doing_read => doing_read_full_r.DATAIN
bg_doing_read => always3.IN0
bg_doing_write => always34.IN1
bg_doing_write => always42.IN0
bg_doing_write => doing_write_pipe[0].DATAIN
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_1.DATAB
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_2.DATAB
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_2.DATAB
bg_rdwr_data_valid => always3.IN1
bg_rdwr_data_valid => always42.IN1
bg_rdwr_data_valid => rdwr_data_valid_pipe[0].DATAIN
bg_rdwr_data_valid => rdwr_data_valid_pipe_eq_afi_wlat_minus_2.DATAB
bg_rdwr_data_valid => rdwr_data_valid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => int_ecc_wdata_fifo_dataid.DATAB
dataid[0] => dataid_pipe[0][0].DATAIN
dataid[0] => Equal1.IN31
dataid[0] => Equal2.IN0
dataid[0] => Equal3.IN31
dataid[0] => Equal4.IN1
dataid[0] => Equal5.IN31
dataid[0] => Equal6.IN1
dataid[0] => Equal7.IN31
dataid[0] => Equal8.IN2
dataid[0] => Equal9.IN31
dataid[0] => Equal10.IN1
dataid[0] => Equal11.IN31
dataid[0] => Equal12.IN2
dataid[0] => Equal13.IN31
dataid[0] => Equal14.IN2
dataid[0] => Equal15.IN31
dataid[0] => Equal16.IN3
dataid[1] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[1] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[1] => int_ecc_wdata_fifo_dataid.DATAB
dataid[1] => dataid_pipe[0][1].DATAIN
dataid[1] => Equal1.IN30
dataid[1] => Equal2.IN31
dataid[1] => Equal3.IN0
dataid[1] => Equal4.IN0
dataid[1] => Equal5.IN30
dataid[1] => Equal6.IN31
dataid[1] => Equal7.IN1
dataid[1] => Equal8.IN1
dataid[1] => Equal9.IN30
dataid[1] => Equal10.IN31
dataid[1] => Equal11.IN1
dataid[1] => Equal12.IN1
dataid[1] => Equal13.IN30
dataid[1] => Equal14.IN31
dataid[1] => Equal15.IN2
dataid[1] => Equal16.IN2
dataid[2] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[2] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[2] => int_ecc_wdata_fifo_dataid.DATAB
dataid[2] => dataid_pipe[0][2].DATAIN
dataid[2] => Equal1.IN29
dataid[2] => Equal2.IN30
dataid[2] => Equal3.IN30
dataid[2] => Equal4.IN31
dataid[2] => Equal5.IN0
dataid[2] => Equal6.IN0
dataid[2] => Equal7.IN0
dataid[2] => Equal8.IN0
dataid[2] => Equal9.IN29
dataid[2] => Equal10.IN30
dataid[2] => Equal11.IN30
dataid[2] => Equal12.IN31
dataid[2] => Equal13.IN1
dataid[2] => Equal14.IN1
dataid[2] => Equal15.IN1
dataid[2] => Equal16.IN1
dataid[3] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[3] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[3] => int_ecc_wdata_fifo_dataid.DATAB
dataid[3] => dataid_pipe[0][3].DATAIN
dataid[3] => Equal1.IN28
dataid[3] => Equal2.IN29
dataid[3] => Equal3.IN29
dataid[3] => Equal4.IN30
dataid[3] => Equal5.IN29
dataid[3] => Equal6.IN30
dataid[3] => Equal7.IN30
dataid[3] => Equal8.IN31
dataid[3] => Equal9.IN0
dataid[3] => Equal10.IN0
dataid[3] => Equal11.IN0
dataid[3] => Equal12.IN0
dataid[3] => Equal13.IN0
dataid[3] => Equal14.IN0
dataid[3] => Equal15.IN0
dataid[3] => Equal16.IN0
bg_do_rmw_correct[0] => WideOr1.IN0
bg_do_rmw_correct[1] => WideOr1.IN1
bg_do_rmw_partial[0] => WideOr2.IN0
bg_do_rmw_partial[1] => WideOr2.IN1
bg_to_chip[0] => ~NO_FANOUT~
bg_to_chip[1] => ~NO_FANOUT~
ecc_wdata[0] => afi_wdata[0].DATAIN
ecc_wdata[1] => afi_wdata[1].DATAIN
ecc_wdata[2] => afi_wdata[2].DATAIN
ecc_wdata[3] => afi_wdata[3].DATAIN
ecc_wdata[4] => afi_wdata[4].DATAIN
ecc_wdata[5] => afi_wdata[5].DATAIN
ecc_wdata[6] => afi_wdata[6].DATAIN
ecc_wdata[7] => afi_wdata[7].DATAIN
ecc_wdata[8] => afi_wdata[8].DATAIN
ecc_wdata[9] => afi_wdata[9].DATAIN
ecc_wdata[10] => afi_wdata[10].DATAIN
ecc_wdata[11] => afi_wdata[11].DATAIN
ecc_wdata[12] => afi_wdata[12].DATAIN
ecc_wdata[13] => afi_wdata[13].DATAIN
ecc_wdata[14] => afi_wdata[14].DATAIN
ecc_wdata[15] => afi_wdata[15].DATAIN
ecc_wdata[16] => afi_wdata[16].DATAIN
ecc_wdata[17] => afi_wdata[17].DATAIN
ecc_wdata[18] => afi_wdata[18].DATAIN
ecc_wdata[19] => afi_wdata[19].DATAIN
ecc_wdata[20] => afi_wdata[20].DATAIN
ecc_wdata[21] => afi_wdata[21].DATAIN
ecc_wdata[22] => afi_wdata[22].DATAIN
ecc_wdata[23] => afi_wdata[23].DATAIN
ecc_wdata[24] => afi_wdata[24].DATAIN
ecc_wdata[25] => afi_wdata[25].DATAIN
ecc_wdata[26] => afi_wdata[26].DATAIN
ecc_wdata[27] => afi_wdata[27].DATAIN
ecc_wdata[28] => afi_wdata[28].DATAIN
ecc_wdata[29] => afi_wdata[29].DATAIN
ecc_wdata[30] => afi_wdata[30].DATAIN
ecc_wdata[31] => afi_wdata[31].DATAIN
ecc_dm[0] => afi_dm.IN1
ecc_dm[1] => afi_dm.IN1
ecc_dm[2] => afi_dm.IN1
ecc_dm[3] => afi_dm.IN1
afi_wlat[0] => Add0.IN10
afi_wlat[0] => Add2.IN10
afi_wlat[0] => Equal21.IN9
afi_wlat[0] => afi_wlat_minus_2[0][0].DATAIN
afi_wlat[0] => LessThan0.IN10
afi_wlat[0] => smallest_afi_wlat[0][0].DATAIN
afi_wlat[0] => Equal17.IN31
afi_wlat[0] => Equal18.IN0
afi_wlat[0] => Equal19.IN31
afi_wlat[0] => Equal20.IN1
afi_wlat[1] => Add0.IN9
afi_wlat[1] => Add1.IN8
afi_wlat[1] => Add2.IN9
afi_wlat[1] => Equal21.IN8
afi_wlat[1] => LessThan0.IN9
afi_wlat[1] => smallest_afi_wlat[0][1].DATAIN
afi_wlat[1] => Equal17.IN30
afi_wlat[1] => Equal18.IN31
afi_wlat[1] => Equal19.IN0
afi_wlat[1] => Equal20.IN0
afi_wlat[2] => Add0.IN8
afi_wlat[2] => Add1.IN7
afi_wlat[2] => Add2.IN8
afi_wlat[2] => Equal21.IN7
afi_wlat[2] => LessThan0.IN8
afi_wlat[2] => smallest_afi_wlat[0][2].DATAIN
afi_wlat[2] => Equal17.IN29
afi_wlat[2] => Equal18.IN30
afi_wlat[2] => Equal19.IN30
afi_wlat[2] => Equal20.IN31
afi_wlat[3] => Add0.IN7
afi_wlat[3] => Add1.IN6
afi_wlat[3] => Add2.IN7
afi_wlat[3] => Equal21.IN6
afi_wlat[3] => LessThan0.IN7
afi_wlat[3] => smallest_afi_wlat[0][3].DATAIN
afi_wlat[3] => Equal17.IN28
afi_wlat[3] => Equal18.IN29
afi_wlat[3] => Equal19.IN29
afi_wlat[3] => Equal20.IN30
afi_wlat[4] => Add0.IN6
afi_wlat[4] => Add1.IN5
afi_wlat[4] => Add2.IN6
afi_wlat[4] => Equal21.IN5
afi_wlat[4] => LessThan0.IN6
afi_wlat[4] => smallest_afi_wlat[0][4].DATAIN
afi_wlat[4] => Equal17.IN27
afi_wlat[4] => Equal18.IN28
afi_wlat[4] => Equal19.IN28
afi_wlat[4] => Equal20.IN29
afi_doing_read[0] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[1] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[0] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[1] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read[0] <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct[0] <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial[0] <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read_first <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct_first <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial_first <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_first_vector[0] <= ecc_wdata_fifo_first_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read_last <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct_last <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial_last <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[0] <= <GND>
afi_rrank[1] <= <GND>
afi_wrank[0] <= <GND>
afi_wrank[1] <= <GND>
afi_dqs_burst[0] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[1] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[0] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[1] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[0] <= ecc_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[1] <= ecc_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[2] <= ecc_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[3] <= ecc_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[4] <= ecc_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[5] <= ecc_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[6] <= ecc_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[7] <= ecc_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[8] <= ecc_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[9] <= ecc_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[10] <= ecc_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[11] <= ecc_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[12] <= ecc_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[13] <= ecc_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[14] <= ecc_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[15] <= ecc_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[16] <= ecc_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[17] <= ecc_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[18] <= ecc_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[19] <= ecc_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[20] <= ecc_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[21] <= ecc_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[22] <= ecc_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[23] <= ecc_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[24] <= ecc_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[25] <= ecc_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[26] <= ecc_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[27] <= ecc_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[28] <= ecc_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[29] <= ecc_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[30] <= ecc_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[31] <= ecc_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
afi_dm[0] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[1] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[2] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[3] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst
ctl_clk => ctl_clk.IN9
ctl_reset_n => ctl_reset_n.IN9
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN1
cfg_enable_auto_corr[0] => cfg_enable_auto_corr[0].IN1
cfg_enable_no_dm[0] => cfg_enable_no_dm[0].IN1
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_interface_width[0] => ~NO_FANOUT~
cfg_interface_width[1] => ~NO_FANOUT~
cfg_interface_width[2] => ~NO_FANOUT~
cfg_interface_width[3] => Add0.IN10
cfg_interface_width[3] => cfg_dram_data_width.DATAA
cfg_interface_width[4] => Add0.IN9
cfg_interface_width[4] => cfg_dram_data_width.DATAA
cfg_interface_width[5] => Add0.IN8
cfg_interface_width[5] => cfg_dram_data_width.DATAA
cfg_interface_width[6] => Add0.IN7
cfg_interface_width[6] => cfg_dram_data_width.DATAA
cfg_interface_width[7] => Add0.IN6
cfg_interface_width[7] => cfg_dram_data_width.DATAA
wdatap_free_id_valid <= wdatap_free_id_valid.DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[0] <= wdatap_free_id_dataid[0].DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[1] <= wdatap_free_id_dataid[1].DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[2] <= wdatap_free_id_dataid[2].DB_MAX_OUTPUT_PORT_TYPE
proc_busy => wdatap_cmdload_valid.IN0
proc_load => wdatap_cmdload_valid.IN1
proc_load_dataid => wdatap_cmdload_valid.IN1
proc_write => wdatap_cmdload_valid.IN1
tbp_load_index[0] => wdatap_cmdload_tbp_index[0].IN1
tbp_load_index[1] => wdatap_cmdload_tbp_index[1].IN1
tbp_load_index[2] => wdatap_cmdload_tbp_index[2].IN1
tbp_load_index[3] => wdatap_cmdload_tbp_index[3].IN1
proc_size[0] => wdatap_cmdload_burstcount[0].IN1
proc_size[1] => wdatap_cmdload_burstcount[1].IN1
proc_size[2] => wdatap_cmdload_burstcount[2].IN1
proc_size[3] => wdatap_cmdload_burstcount[3].IN1
wr_data_mem_full <= wdatap_datawrite_ready.DB_MAX_OUTPUT_PORT_TYPE
write_data_en => wdatap_datawrite_valid.IN2
write_data[0] => wdatap_datawrite_data[0].IN1
write_data[1] => wdatap_datawrite_data[1].IN1
write_data[2] => wdatap_datawrite_data[2].IN1
write_data[3] => wdatap_datawrite_data[3].IN1
write_data[4] => wdatap_datawrite_data[4].IN1
write_data[5] => wdatap_datawrite_data[5].IN1
write_data[6] => wdatap_datawrite_data[6].IN1
write_data[7] => wdatap_datawrite_data[7].IN1
write_data[8] => wdatap_datawrite_data[8].IN1
write_data[9] => wdatap_datawrite_data[9].IN1
write_data[10] => wdatap_datawrite_data[10].IN1
write_data[11] => wdatap_datawrite_data[11].IN1
write_data[12] => wdatap_datawrite_data[12].IN1
write_data[13] => wdatap_datawrite_data[13].IN1
write_data[14] => wdatap_datawrite_data[14].IN1
write_data[15] => wdatap_datawrite_data[15].IN1
write_data[16] => wdatap_datawrite_data[16].IN1
write_data[17] => wdatap_datawrite_data[17].IN1
write_data[18] => wdatap_datawrite_data[18].IN1
write_data[19] => wdatap_datawrite_data[19].IN1
write_data[20] => wdatap_datawrite_data[20].IN1
write_data[21] => wdatap_datawrite_data[21].IN1
write_data[22] => wdatap_datawrite_data[22].IN1
write_data[23] => wdatap_datawrite_data[23].IN1
write_data[24] => wdatap_datawrite_data[24].IN1
write_data[25] => wdatap_datawrite_data[25].IN1
write_data[26] => wdatap_datawrite_data[26].IN1
write_data[27] => wdatap_datawrite_data[27].IN1
write_data[28] => wdatap_datawrite_data[28].IN1
write_data[29] => wdatap_datawrite_data[29].IN1
write_data[30] => wdatap_datawrite_data[30].IN1
write_data[31] => wdatap_datawrite_data[31].IN1
byte_en[0] => int_datawrite_dm_unused1[0][0].DATAB
byte_en[0] => int_datawrite_dm_unused0[0][0].DATAB
byte_en[1] => int_datawrite_dm_unused1[0][1].DATAB
byte_en[1] => int_datawrite_dm_unused0[0][1].DATAB
byte_en[2] => int_datawrite_dm_unused1[1][0].DATAB
byte_en[2] => int_datawrite_dm_unused0[1][0].DATAB
byte_en[3] => int_datawrite_dm_unused1[1][1].DATAB
byte_en[3] => int_datawrite_dm_unused0[1][1].DATAB
data_complete[0] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[1] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[2] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[3] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_rmw_complete <= data_rmw_complete.DB_MAX_OUTPUT_PORT_TYPE
data_rmw_fetch => rmwfifo_output_valid_handshake.OUTPUTSELECT
data_partial_be <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_partial_be
doing_write[0] => wdatap_dataread_valid.IN0
dataid[0] => wdatap_dataread_dataid[0].IN1
dataid[1] => wdatap_dataread_dataid[1].IN1
dataid[2] => wdatap_dataread_dataid[2].IN1
dataid_vector[0] => wdatap_dataread_dataid_vector[0].IN1
dataid_vector[1] => wdatap_dataread_dataid_vector[1].IN1
dataid_vector[2] => wdatap_dataread_dataid_vector[2].IN1
dataid_vector[3] => wdatap_dataread_dataid_vector[3].IN1
dataid_vector[4] => wdatap_dataread_dataid_vector[4].IN1
dataid_vector[5] => wdatap_dataread_dataid_vector[5].IN1
dataid_vector[6] => wdatap_dataread_dataid_vector[6].IN1
dataid_vector[7] => wdatap_dataread_dataid_vector[7].IN1
rdwr_data_valid[0] => wdatap_dataread_valid.IN1
rmw_correct[0] => rmw_correct_r1.DATAIN
rmw_correct[0] => wdatap_dataread_valid.IN1
rmw_partial[0] => rmw_partial_r1.DATAIN
doing_write_first => wdatap_dataread_valid_first.IN0
dataid_first[0] => wdatap_dataread_dataid_first[0].IN1
dataid_first[1] => wdatap_dataread_dataid_first[1].IN1
dataid_first[2] => wdatap_dataread_dataid_first[2].IN1
dataid_vector_first[0] => wdatap_dataread_dataid_vector_first[0].IN1
dataid_vector_first[1] => wdatap_dataread_dataid_vector_first[1].IN1
dataid_vector_first[2] => wdatap_dataread_dataid_vector_first[2].IN1
dataid_vector_first[3] => wdatap_dataread_dataid_vector_first[3].IN1
dataid_vector_first[4] => wdatap_dataread_dataid_vector_first[4].IN1
dataid_vector_first[5] => wdatap_dataread_dataid_vector_first[5].IN1
dataid_vector_first[6] => wdatap_dataread_dataid_vector_first[6].IN1
dataid_vector_first[7] => wdatap_dataread_dataid_vector_first[7].IN1
rdwr_data_valid_first => wdatap_dataread_valid_first.IN1
rmw_correct_first => wdatap_dataread_valid_first.IN1
rmw_partial_first => ~NO_FANOUT~
doing_write_first_vector[0] => ~NO_FANOUT~
rdwr_data_valid_first_vector[0] => wdatap_dataread_valid_first_vector[0].IN1
doing_write_last => wdatap_dataread_valid_last.IN0
dataid_last[0] => wdatap_dataread_dataid_last[0].IN1
dataid_last[1] => wdatap_dataread_dataid_last[1].IN1
dataid_last[2] => wdatap_dataread_dataid_last[2].IN1
dataid_vector_last[0] => wdatap_dataread_dataid_vector_last[0].IN1
dataid_vector_last[1] => wdatap_dataread_dataid_vector_last[1].IN1
dataid_vector_last[2] => wdatap_dataread_dataid_vector_last[2].IN1
dataid_vector_last[3] => wdatap_dataread_dataid_vector_last[3].IN1
dataid_vector_last[4] => wdatap_dataread_dataid_vector_last[4].IN1
dataid_vector_last[5] => wdatap_dataread_dataid_vector_last[5].IN1
dataid_vector_last[6] => wdatap_dataread_dataid_vector_last[6].IN1
dataid_vector_last[7] => wdatap_dataread_dataid_vector_last[7].IN1
rdwr_data_valid_last => wdatap_dataread_valid_last.IN1
rmw_correct_last => wdatap_dataread_valid_last.IN1
rmw_partial_last => ~NO_FANOUT~
wdatap_data[0] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[1] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[2] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[3] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[4] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[5] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[6] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[7] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[8] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[9] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[10] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[11] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[12] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[13] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[14] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[15] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[16] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[17] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[18] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[19] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[20] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[21] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[22] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[23] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[24] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[25] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[26] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[27] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[28] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[29] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[30] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[31] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_rmw_partial_data[0] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[1] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[2] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[3] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[4] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[5] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[6] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[7] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[8] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[9] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[10] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[11] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[12] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[13] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[14] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[15] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[16] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[17] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[18] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[19] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[20] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[21] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[22] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[23] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[24] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[25] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[26] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[27] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[28] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[29] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[30] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[31] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[0] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[1] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[2] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[3] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[4] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[5] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[6] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[7] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[8] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[9] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[10] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[11] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[12] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[13] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[14] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[15] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[16] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[17] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[18] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[19] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[20] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[21] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[22] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[23] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[24] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[25] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[26] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[27] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[28] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[29] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[30] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[31] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial <= wdatap_dataread_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct <= wdatap_dataread_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[0] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[1] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[2] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[3] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code[0] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[1] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[2] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[3] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[4] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[5] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[6] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[7] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[8] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[9] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[10] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[11] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[12] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[13] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[14] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[15] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code_overwrite[0] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code_overwrite[1] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data_valid => rmwfifo_data_valid.IN1
rmwfifo_data[0] => rmwfifo_input[0].IN1
rmwfifo_data[1] => rmwfifo_input[1].IN1
rmwfifo_data[2] => rmwfifo_input[2].IN1
rmwfifo_data[3] => rmwfifo_input[3].IN1
rmwfifo_data[4] => rmwfifo_input[4].IN1
rmwfifo_data[5] => rmwfifo_input[5].IN1
rmwfifo_data[6] => rmwfifo_input[6].IN1
rmwfifo_data[7] => rmwfifo_input[7].IN1
rmwfifo_data[8] => rmwfifo_input[8].IN1
rmwfifo_data[9] => rmwfifo_input[9].IN1
rmwfifo_data[10] => rmwfifo_input[10].IN1
rmwfifo_data[11] => rmwfifo_input[11].IN1
rmwfifo_data[12] => rmwfifo_input[12].IN1
rmwfifo_data[13] => rmwfifo_input[13].IN1
rmwfifo_data[14] => rmwfifo_input[14].IN1
rmwfifo_data[15] => rmwfifo_input[15].IN1
rmwfifo_data[16] => rmwfifo_input[16].IN1
rmwfifo_data[17] => rmwfifo_input[17].IN1
rmwfifo_data[18] => rmwfifo_input[18].IN1
rmwfifo_data[19] => rmwfifo_input[19].IN1
rmwfifo_data[20] => rmwfifo_input[20].IN1
rmwfifo_data[21] => rmwfifo_input[21].IN1
rmwfifo_data[22] => rmwfifo_input[22].IN1
rmwfifo_data[23] => rmwfifo_input[23].IN1
rmwfifo_data[24] => rmwfifo_input[24].IN1
rmwfifo_data[25] => rmwfifo_input[25].IN1
rmwfifo_data[26] => rmwfifo_input[26].IN1
rmwfifo_data[27] => rmwfifo_input[27].IN1
rmwfifo_data[28] => rmwfifo_input[28].IN1
rmwfifo_data[29] => rmwfifo_input[29].IN1
rmwfifo_data[30] => rmwfifo_input[30].IN1
rmwfifo_data[31] => rmwfifo_input[31].IN1
rmwfifo_ecc_dbe[0] => rmwfifo_input[32].IN1
rmwfifo_ecc_dbe[1] => rmwfifo_input[33].IN1
rmwfifo_ecc_code[0] => rmwfifo_input[34].IN1
rmwfifo_ecc_code[1] => rmwfifo_input[35].IN1
rmwfifo_ecc_code[2] => rmwfifo_input[36].IN1
rmwfifo_ecc_code[3] => rmwfifo_input[37].IN1
rmwfifo_ecc_code[4] => rmwfifo_input[38].IN1
rmwfifo_ecc_code[5] => rmwfifo_input[39].IN1
rmwfifo_ecc_code[6] => rmwfifo_input[40].IN1
rmwfifo_ecc_code[7] => rmwfifo_input[41].IN1
rmwfifo_ecc_code[8] => rmwfifo_input[42].IN1
rmwfifo_ecc_code[9] => rmwfifo_input[43].IN1
rmwfifo_ecc_code[10] => rmwfifo_input[44].IN1
rmwfifo_ecc_code[11] => rmwfifo_input[45].IN1
rmwfifo_ecc_code[12] => rmwfifo_input[46].IN1
rmwfifo_ecc_code[13] => rmwfifo_input[47].IN1
rmwfifo_ecc_code[14] => rmwfifo_input[48].IN1
rmwfifo_ecc_code[15] => rmwfifo_input[49].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_v[0].PRESET
ctl_reset_n => list_v[1].PRESET
ctl_reset_n => list_v[2].PRESET
ctl_reset_n => list_v[3].PRESET
ctl_reset_n => list_v[4].PRESET
ctl_reset_n => list_v[5].PRESET
ctl_reset_n => list_v[6].PRESET
ctl_reset_n => list_v[7].PRESET
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[1][0].PRESET
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].PRESET
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[3][0].PRESET
ctl_reset_n => list[3][1].PRESET
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].PRESET
ctl_reset_n => list[5][0].PRESET
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].PRESET
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].PRESET
ctl_reset_n => list[6][2].PRESET
ctl_reset_n => list[7][0].PRESET
ctl_reset_n => list[7][1].PRESET
ctl_reset_n => list[7][2].PRESET
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst
ctl_clk => burst_counter[0].CLK
ctl_clk => burst_counter[1].CLK
ctl_clk => burst_counter[2].CLK
ctl_clk => burst_counter[3].CLK
ctl_clk => burst_counter[4].CLK
ctl_clk => burst_counter[5].CLK
ctl_clk => burst_counter[6].CLK
ctl_reset_n => burst_counter[0].ACLR
ctl_reset_n => burst_counter[1].ACLR
ctl_reset_n => burst_counter[2].ACLR
ctl_reset_n => burst_counter[3].ACLR
ctl_reset_n => burst_counter[4].ACLR
ctl_reset_n => burst_counter[5].ACLR
ctl_reset_n => burst_counter[6].ACLR
burst_ready => burst_accepted.IN0
burst_valid => burst_accepted.IN1
burst_pending_burstcount[0] <= burst_counter[0].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[1] <= burst_counter[1].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[2] <= burst_counter[2].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[3] <= burst_counter[3].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[4] <= burst_counter[4].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[5] <= burst_counter[5].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[6] <= burst_counter[6].DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[0] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[1] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[2] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[3] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[4] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[5] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[6] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_consumed_valid => always0.IN1
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_counsumed_burstcount[0] => Add2.IN7
burst_counsumed_burstcount[0] => Add0.IN16
burst_counsumed_burstcount[1] => Add2.IN6
burst_counsumed_burstcount[1] => Add0.IN15
burst_counsumed_burstcount[2] => Add2.IN5
burst_counsumed_burstcount[2] => Add0.IN14
burst_counsumed_burstcount[3] => Add2.IN4
burst_counsumed_burstcount[3] => Add0.IN13


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => Add19.IN12
cfg_burst_length[2] => Add19.IN11
cfg_burst_length[3] => Add19.IN10
cfg_burst_length[4] => Add19.IN9
cfg_enable_ecc => cfg_enable_partial_be_notification.IN0
cfg_enable_auto_corr => cfg_enable_partial_be_notification.IN1
cfg_enable_no_dm => cfg_enable_partial_be_notification.IN1
update_cmd_if_ready <= update_cmd_if_address_blocked.DB_MAX_OUTPUT_PORT_TYPE
update_cmd_if_valid => update_cmd_if_accepted.IN1
update_cmd_if_data_id[0] => Equal1.IN31
update_cmd_if_data_id[0] => Equal3.IN0
update_cmd_if_data_id[0] => Equal5.IN31
update_cmd_if_data_id[0] => Equal7.IN1
update_cmd_if_data_id[0] => Equal9.IN31
update_cmd_if_data_id[0] => Equal11.IN1
update_cmd_if_data_id[0] => Equal13.IN31
update_cmd_if_data_id[0] => Equal15.IN2
update_cmd_if_data_id[1] => Equal1.IN30
update_cmd_if_data_id[1] => Equal3.IN31
update_cmd_if_data_id[1] => Equal5.IN0
update_cmd_if_data_id[1] => Equal7.IN0
update_cmd_if_data_id[1] => Equal9.IN30
update_cmd_if_data_id[1] => Equal11.IN31
update_cmd_if_data_id[1] => Equal13.IN1
update_cmd_if_data_id[1] => Equal15.IN1
update_cmd_if_data_id[2] => Equal1.IN29
update_cmd_if_data_id[2] => Equal3.IN30
update_cmd_if_data_id[2] => Equal5.IN30
update_cmd_if_data_id[2] => Equal7.IN31
update_cmd_if_data_id[2] => Equal9.IN0
update_cmd_if_data_id[2] => Equal11.IN0
update_cmd_if_data_id[2] => Equal13.IN0
update_cmd_if_data_id[2] => Equal15.IN0
update_cmd_if_burstcount[0] => burstcount_list_write_data[0].IN1
update_cmd_if_burstcount[1] => burstcount_list_write_data[1].IN1
update_cmd_if_burstcount[2] => burstcount_list_write_data[2].IN1
update_cmd_if_burstcount[3] => burstcount_list_write_data[3].IN1
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[0][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[1][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[2][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[3][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[4][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[5][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[6][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[7][0].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[0][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[1][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[2][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[3][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[4][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[5][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[6][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[7][1].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[0][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[1][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[2][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[3][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[4][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[5][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[6][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[7][2].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[0][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[1][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[2][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[3][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[4][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[5][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[6][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[7][3].DATAIN
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => notify_tbp_data_partial_be.IN1
update_data_if_valid => always43.IN0
update_data_if_valid => always43.IN0
update_data_if_valid => update_data_bc_gt_update_cmd_unnotified_bc.IN1
update_data_if_data_id[0] => ~NO_FANOUT~
update_data_if_data_id[1] => ~NO_FANOUT~
update_data_if_data_id[2] => ~NO_FANOUT~
update_data_if_data_id_vector[0] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[1] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[2] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[3] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[4] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[5] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[6] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[7] => update_data_if_burstcount_greatereq.IN1
update_data_if_burstcount[0] => LessThan0.IN10
update_data_if_burstcount[0] => Equal0.IN9
update_data_if_burstcount[0] => LessThan34.IN7
update_data_if_burstcount[1] => LessThan0.IN9
update_data_if_burstcount[1] => Equal0.IN8
update_data_if_burstcount[1] => LessThan34.IN6
update_data_if_burstcount[2] => LessThan0.IN8
update_data_if_burstcount[2] => Equal0.IN7
update_data_if_burstcount[2] => LessThan34.IN5
update_data_if_burstcount[3] => LessThan0.IN7
update_data_if_burstcount[3] => Equal0.IN6
update_data_if_burstcount[3] => LessThan34.IN4
update_data_if_burstcount[4] => LessThan0.IN6
update_data_if_burstcount[4] => LessThan34.IN3
update_data_if_burstcount[4] => Equal0.IN2
update_data_if_burstcount[5] => LessThan0.IN5
update_data_if_burstcount[5] => LessThan34.IN2
update_data_if_burstcount[5] => Equal0.IN1
update_data_if_burstcount[6] => LessThan0.IN4
update_data_if_burstcount[6] => LessThan34.IN1
update_data_if_burstcount[6] => Equal0.IN0
update_data_if_next_burstcount[0] => ~NO_FANOUT~
update_data_if_next_burstcount[1] => ~NO_FANOUT~
update_data_if_next_burstcount[2] => ~NO_FANOUT~
update_data_if_next_burstcount[3] => ~NO_FANOUT~
update_data_if_next_burstcount[4] => ~NO_FANOUT~
update_data_if_next_burstcount[5] => ~NO_FANOUT~
update_data_if_next_burstcount[6] => ~NO_FANOUT~
notify_data_if_valid <= burstcount_list_read.DB_MAX_OUTPUT_PORT_TYPE
notify_data_if_burstcount[0] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[1] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[2] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[3] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_tbp_data_ready[0] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[1] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[2] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[3] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_partial_be <= notify_tbp_data_partial_be.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_ready <= write_data_if_ready.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_valid => write_data_if_accepted.IN1
write_data_if_accepted <= write_data_if_accepted.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[0] <= write_data_if_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[1] <= write_data_if_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[2] <= write_data_if_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[3] <= write_data_if_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[4] <= write_data_if_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[5] <= write_data_if_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_partial_be => partial_be_detected.IN1
write_data_if_allzeros_be => ~NO_FANOUT~
read_data_if_valid[0] => read_data_if_datavalid[0]~reg0.DATAIN
read_data_if_data_id[0] => ~NO_FANOUT~
read_data_if_data_id[1] => ~NO_FANOUT~
read_data_if_data_id[2] => ~NO_FANOUT~
read_data_if_data_id_vector[0] => ~NO_FANOUT~
read_data_if_data_id_vector[1] => ~NO_FANOUT~
read_data_if_data_id_vector[2] => ~NO_FANOUT~
read_data_if_data_id_vector[3] => ~NO_FANOUT~
read_data_if_data_id_vector[4] => ~NO_FANOUT~
read_data_if_data_id_vector[5] => ~NO_FANOUT~
read_data_if_data_id_vector[6] => ~NO_FANOUT~
read_data_if_data_id_vector[7] => ~NO_FANOUT~
read_data_if_valid_first => always3.IN0
read_data_if_valid_first => always5.IN0
read_data_if_valid_first => always7.IN0
read_data_if_valid_first => always9.IN0
read_data_if_valid_first => always11.IN0
read_data_if_valid_first => always13.IN0
read_data_if_valid_first => always15.IN0
read_data_if_valid_first => always17.IN0
read_data_if_data_id_first[0] => ~NO_FANOUT~
read_data_if_data_id_first[1] => ~NO_FANOUT~
read_data_if_data_id_first[2] => ~NO_FANOUT~
read_data_if_data_id_vector_first[0] => always3.IN1
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][5].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][4].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][3].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][2].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][1].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][0].OUTPUTSELECT
read_data_if_data_id_vector_first[1] => always5.IN1
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => always7.IN1
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => always9.IN1
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => always11.IN1
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => always13.IN1
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => always15.IN1
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => always17.IN1
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_valid_first_vector[0] => ~NO_FANOUT~
read_data_if_valid_last => always41.IN1
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter_full.OUTPUTSELECT
read_data_if_data_id_last[0] => ~NO_FANOUT~
read_data_if_data_id_last[1] => ~NO_FANOUT~
read_data_if_data_id_last[2] => ~NO_FANOUT~
read_data_if_data_id_vector_last[0] => ~NO_FANOUT~
read_data_if_data_id_vector_last[1] => ~NO_FANOUT~
read_data_if_data_id_vector_last[2] => ~NO_FANOUT~
read_data_if_data_id_vector_last[3] => ~NO_FANOUT~
read_data_if_data_id_vector_last[4] => ~NO_FANOUT~
read_data_if_data_id_vector_last[5] => ~NO_FANOUT~
read_data_if_data_id_vector_last[6] => ~NO_FANOUT~
read_data_if_data_id_vector_last[7] => ~NO_FANOUT~
read_data_if_address[0] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[1] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[2] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[3] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[4] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[5] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_datavalid[0] <= read_data_if_datavalid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_done <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
ctl_reset_n => list[7][3].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal8.IN60
list_put_entry_id[3] => Equal9.IN60
list_put_entry_id[3] => Equal10.IN60
list_put_entry_id[3] => Equal11.IN60
list_put_entry_id[3] => Equal12.IN60
list_put_entry_id[3] => Equal13.IN60
list_put_entry_id[3] => Equal14.IN60
list_put_entry_id[3] => Equal15.IN60


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_mkl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mkl1:auto_generated.data_a[0]
data_a[1] => altsyncram_mkl1:auto_generated.data_a[1]
data_a[2] => altsyncram_mkl1:auto_generated.data_a[2]
data_a[3] => altsyncram_mkl1:auto_generated.data_a[3]
data_a[4] => altsyncram_mkl1:auto_generated.data_a[4]
data_a[5] => altsyncram_mkl1:auto_generated.data_a[5]
data_a[6] => altsyncram_mkl1:auto_generated.data_a[6]
data_a[7] => altsyncram_mkl1:auto_generated.data_a[7]
data_a[8] => altsyncram_mkl1:auto_generated.data_a[8]
data_a[9] => altsyncram_mkl1:auto_generated.data_a[9]
data_a[10] => altsyncram_mkl1:auto_generated.data_a[10]
data_a[11] => altsyncram_mkl1:auto_generated.data_a[11]
data_a[12] => altsyncram_mkl1:auto_generated.data_a[12]
data_a[13] => altsyncram_mkl1:auto_generated.data_a[13]
data_a[14] => altsyncram_mkl1:auto_generated.data_a[14]
data_a[15] => altsyncram_mkl1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_mkl1:auto_generated.address_a[0]
address_a[1] => altsyncram_mkl1:auto_generated.address_a[1]
address_a[2] => altsyncram_mkl1:auto_generated.address_a[2]
address_a[3] => altsyncram_mkl1:auto_generated.address_a[3]
address_a[4] => altsyncram_mkl1:auto_generated.address_a[4]
address_a[5] => altsyncram_mkl1:auto_generated.address_a[5]
address_b[0] => altsyncram_mkl1:auto_generated.address_b[0]
address_b[1] => altsyncram_mkl1:auto_generated.address_b[1]
address_b[2] => altsyncram_mkl1:auto_generated.address_b[2]
address_b[3] => altsyncram_mkl1:auto_generated.address_b[3]
address_b[4] => altsyncram_mkl1:auto_generated.address_b[4]
address_b[5] => altsyncram_mkl1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_mkl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkl1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkl1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkl1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkl1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkl1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkl1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkl1:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkl1:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkl1:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkl1:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkl1:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkl1:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkl1:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkl1:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkl1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_chl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_chl1:auto_generated.data_a[0]
data_a[1] => altsyncram_chl1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_chl1:auto_generated.address_a[0]
address_a[1] => altsyncram_chl1:auto_generated.address_a[1]
address_a[2] => altsyncram_chl1:auto_generated.address_a[2]
address_a[3] => altsyncram_chl1:auto_generated.address_a[3]
address_a[4] => altsyncram_chl1:auto_generated.address_a[4]
address_a[5] => altsyncram_chl1:auto_generated.address_a[5]
address_b[0] => altsyncram_chl1:auto_generated.address_b[0]
address_b[1] => altsyncram_chl1:auto_generated.address_b[1]
address_b[2] => altsyncram_chl1:auto_generated.address_b[2]
address_b[3] => altsyncram_chl1:auto_generated.address_b[3]
address_b[4] => altsyncram_chl1:auto_generated.address_b[4]
address_b[5] => altsyncram_chl1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_chl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_chl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_chl1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_mkl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mkl1:auto_generated.data_a[0]
data_a[1] => altsyncram_mkl1:auto_generated.data_a[1]
data_a[2] => altsyncram_mkl1:auto_generated.data_a[2]
data_a[3] => altsyncram_mkl1:auto_generated.data_a[3]
data_a[4] => altsyncram_mkl1:auto_generated.data_a[4]
data_a[5] => altsyncram_mkl1:auto_generated.data_a[5]
data_a[6] => altsyncram_mkl1:auto_generated.data_a[6]
data_a[7] => altsyncram_mkl1:auto_generated.data_a[7]
data_a[8] => altsyncram_mkl1:auto_generated.data_a[8]
data_a[9] => altsyncram_mkl1:auto_generated.data_a[9]
data_a[10] => altsyncram_mkl1:auto_generated.data_a[10]
data_a[11] => altsyncram_mkl1:auto_generated.data_a[11]
data_a[12] => altsyncram_mkl1:auto_generated.data_a[12]
data_a[13] => altsyncram_mkl1:auto_generated.data_a[13]
data_a[14] => altsyncram_mkl1:auto_generated.data_a[14]
data_a[15] => altsyncram_mkl1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_mkl1:auto_generated.address_a[0]
address_a[1] => altsyncram_mkl1:auto_generated.address_a[1]
address_a[2] => altsyncram_mkl1:auto_generated.address_a[2]
address_a[3] => altsyncram_mkl1:auto_generated.address_a[3]
address_a[4] => altsyncram_mkl1:auto_generated.address_a[4]
address_a[5] => altsyncram_mkl1:auto_generated.address_a[5]
address_b[0] => altsyncram_mkl1:auto_generated.address_b[0]
address_b[1] => altsyncram_mkl1:auto_generated.address_b[1]
address_b[2] => altsyncram_mkl1:auto_generated.address_b[2]
address_b[3] => altsyncram_mkl1:auto_generated.address_b[3]
address_b[4] => altsyncram_mkl1:auto_generated.address_b[4]
address_b[5] => altsyncram_mkl1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_mkl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkl1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkl1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkl1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkl1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkl1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkl1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkl1:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkl1:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkl1:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkl1:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkl1:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkl1:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkl1:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkl1:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkl1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_mkl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_chl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_chl1:auto_generated.data_a[0]
data_a[1] => altsyncram_chl1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_chl1:auto_generated.address_a[0]
address_a[1] => altsyncram_chl1:auto_generated.address_a[1]
address_a[2] => altsyncram_chl1:auto_generated.address_a[2]
address_a[3] => altsyncram_chl1:auto_generated.address_a[3]
address_a[4] => altsyncram_chl1:auto_generated.address_a[4]
address_a[5] => altsyncram_chl1:auto_generated.address_a[5]
address_b[0] => altsyncram_chl1:auto_generated.address_b[0]
address_b[1] => altsyncram_chl1:auto_generated.address_b[1]
address_b[2] => altsyncram_chl1:auto_generated.address_b[2]
address_b[3] => altsyncram_chl1:auto_generated.address_b[3]
address_b[4] => altsyncram_chl1:auto_generated.address_b[4]
address_b[5] => altsyncram_chl1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_chl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_chl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_chl1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_chl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[40] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[41] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[42] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[43] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[44] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[45] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[46] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[47] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[48] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[49] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1
put_data[40] => put_data[40].IN1
put_data[41] => put_data[41].IN1
put_data[42] => put_data[42].IN1
put_data[43] => put_data[43].IN1
put_data[44] => put_data[44].IN1
put_data[45] => put_data[45].IN1
put_data[46] => put_data[46].IN1
put_data[47] => put_data[47].IN1
put_data[48] => put_data[48].IN1
put_data[49] => put_data[49].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_s641:auto_generated.data[0]
data[1] => scfifo_s641:auto_generated.data[1]
data[2] => scfifo_s641:auto_generated.data[2]
data[3] => scfifo_s641:auto_generated.data[3]
data[4] => scfifo_s641:auto_generated.data[4]
data[5] => scfifo_s641:auto_generated.data[5]
data[6] => scfifo_s641:auto_generated.data[6]
data[7] => scfifo_s641:auto_generated.data[7]
data[8] => scfifo_s641:auto_generated.data[8]
data[9] => scfifo_s641:auto_generated.data[9]
data[10] => scfifo_s641:auto_generated.data[10]
data[11] => scfifo_s641:auto_generated.data[11]
data[12] => scfifo_s641:auto_generated.data[12]
data[13] => scfifo_s641:auto_generated.data[13]
data[14] => scfifo_s641:auto_generated.data[14]
data[15] => scfifo_s641:auto_generated.data[15]
data[16] => scfifo_s641:auto_generated.data[16]
data[17] => scfifo_s641:auto_generated.data[17]
data[18] => scfifo_s641:auto_generated.data[18]
data[19] => scfifo_s641:auto_generated.data[19]
data[20] => scfifo_s641:auto_generated.data[20]
data[21] => scfifo_s641:auto_generated.data[21]
data[22] => scfifo_s641:auto_generated.data[22]
data[23] => scfifo_s641:auto_generated.data[23]
data[24] => scfifo_s641:auto_generated.data[24]
data[25] => scfifo_s641:auto_generated.data[25]
data[26] => scfifo_s641:auto_generated.data[26]
data[27] => scfifo_s641:auto_generated.data[27]
data[28] => scfifo_s641:auto_generated.data[28]
data[29] => scfifo_s641:auto_generated.data[29]
data[30] => scfifo_s641:auto_generated.data[30]
data[31] => scfifo_s641:auto_generated.data[31]
data[32] => scfifo_s641:auto_generated.data[32]
data[33] => scfifo_s641:auto_generated.data[33]
data[34] => scfifo_s641:auto_generated.data[34]
data[35] => scfifo_s641:auto_generated.data[35]
data[36] => scfifo_s641:auto_generated.data[36]
data[37] => scfifo_s641:auto_generated.data[37]
data[38] => scfifo_s641:auto_generated.data[38]
data[39] => scfifo_s641:auto_generated.data[39]
data[40] => scfifo_s641:auto_generated.data[40]
data[41] => scfifo_s641:auto_generated.data[41]
data[42] => scfifo_s641:auto_generated.data[42]
data[43] => scfifo_s641:auto_generated.data[43]
data[44] => scfifo_s641:auto_generated.data[44]
data[45] => scfifo_s641:auto_generated.data[45]
data[46] => scfifo_s641:auto_generated.data[46]
data[47] => scfifo_s641:auto_generated.data[47]
data[48] => scfifo_s641:auto_generated.data[48]
data[49] => scfifo_s641:auto_generated.data[49]
q[0] <= scfifo_s641:auto_generated.q[0]
q[1] <= scfifo_s641:auto_generated.q[1]
q[2] <= scfifo_s641:auto_generated.q[2]
q[3] <= scfifo_s641:auto_generated.q[3]
q[4] <= scfifo_s641:auto_generated.q[4]
q[5] <= scfifo_s641:auto_generated.q[5]
q[6] <= scfifo_s641:auto_generated.q[6]
q[7] <= scfifo_s641:auto_generated.q[7]
q[8] <= scfifo_s641:auto_generated.q[8]
q[9] <= scfifo_s641:auto_generated.q[9]
q[10] <= scfifo_s641:auto_generated.q[10]
q[11] <= scfifo_s641:auto_generated.q[11]
q[12] <= scfifo_s641:auto_generated.q[12]
q[13] <= scfifo_s641:auto_generated.q[13]
q[14] <= scfifo_s641:auto_generated.q[14]
q[15] <= scfifo_s641:auto_generated.q[15]
q[16] <= scfifo_s641:auto_generated.q[16]
q[17] <= scfifo_s641:auto_generated.q[17]
q[18] <= scfifo_s641:auto_generated.q[18]
q[19] <= scfifo_s641:auto_generated.q[19]
q[20] <= scfifo_s641:auto_generated.q[20]
q[21] <= scfifo_s641:auto_generated.q[21]
q[22] <= scfifo_s641:auto_generated.q[22]
q[23] <= scfifo_s641:auto_generated.q[23]
q[24] <= scfifo_s641:auto_generated.q[24]
q[25] <= scfifo_s641:auto_generated.q[25]
q[26] <= scfifo_s641:auto_generated.q[26]
q[27] <= scfifo_s641:auto_generated.q[27]
q[28] <= scfifo_s641:auto_generated.q[28]
q[29] <= scfifo_s641:auto_generated.q[29]
q[30] <= scfifo_s641:auto_generated.q[30]
q[31] <= scfifo_s641:auto_generated.q[31]
q[32] <= scfifo_s641:auto_generated.q[32]
q[33] <= scfifo_s641:auto_generated.q[33]
q[34] <= scfifo_s641:auto_generated.q[34]
q[35] <= scfifo_s641:auto_generated.q[35]
q[36] <= scfifo_s641:auto_generated.q[36]
q[37] <= scfifo_s641:auto_generated.q[37]
q[38] <= scfifo_s641:auto_generated.q[38]
q[39] <= scfifo_s641:auto_generated.q[39]
q[40] <= scfifo_s641:auto_generated.q[40]
q[41] <= scfifo_s641:auto_generated.q[41]
q[42] <= scfifo_s641:auto_generated.q[42]
q[43] <= scfifo_s641:auto_generated.q[43]
q[44] <= scfifo_s641:auto_generated.q[44]
q[45] <= scfifo_s641:auto_generated.q[45]
q[46] <= scfifo_s641:auto_generated.q[46]
q[47] <= scfifo_s641:auto_generated.q[47]
q[48] <= scfifo_s641:auto_generated.q[48]
q[49] <= scfifo_s641:auto_generated.q[49]
wrreq => scfifo_s641:auto_generated.wrreq
rdreq => scfifo_s641:auto_generated.rdreq
clock => scfifo_s641:auto_generated.clock
aclr => scfifo_s641:auto_generated.aclr
sclr => scfifo_s641:auto_generated.sclr
empty <= scfifo_s641:auto_generated.empty
full <= scfifo_s641:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_s641:auto_generated
aclr => a_dpfifo_5i31:dpfifo.aclr
clock => a_dpfifo_5i31:dpfifo.clock
data[0] => a_dpfifo_5i31:dpfifo.data[0]
data[1] => a_dpfifo_5i31:dpfifo.data[1]
data[2] => a_dpfifo_5i31:dpfifo.data[2]
data[3] => a_dpfifo_5i31:dpfifo.data[3]
data[4] => a_dpfifo_5i31:dpfifo.data[4]
data[5] => a_dpfifo_5i31:dpfifo.data[5]
data[6] => a_dpfifo_5i31:dpfifo.data[6]
data[7] => a_dpfifo_5i31:dpfifo.data[7]
data[8] => a_dpfifo_5i31:dpfifo.data[8]
data[9] => a_dpfifo_5i31:dpfifo.data[9]
data[10] => a_dpfifo_5i31:dpfifo.data[10]
data[11] => a_dpfifo_5i31:dpfifo.data[11]
data[12] => a_dpfifo_5i31:dpfifo.data[12]
data[13] => a_dpfifo_5i31:dpfifo.data[13]
data[14] => a_dpfifo_5i31:dpfifo.data[14]
data[15] => a_dpfifo_5i31:dpfifo.data[15]
data[16] => a_dpfifo_5i31:dpfifo.data[16]
data[17] => a_dpfifo_5i31:dpfifo.data[17]
data[18] => a_dpfifo_5i31:dpfifo.data[18]
data[19] => a_dpfifo_5i31:dpfifo.data[19]
data[20] => a_dpfifo_5i31:dpfifo.data[20]
data[21] => a_dpfifo_5i31:dpfifo.data[21]
data[22] => a_dpfifo_5i31:dpfifo.data[22]
data[23] => a_dpfifo_5i31:dpfifo.data[23]
data[24] => a_dpfifo_5i31:dpfifo.data[24]
data[25] => a_dpfifo_5i31:dpfifo.data[25]
data[26] => a_dpfifo_5i31:dpfifo.data[26]
data[27] => a_dpfifo_5i31:dpfifo.data[27]
data[28] => a_dpfifo_5i31:dpfifo.data[28]
data[29] => a_dpfifo_5i31:dpfifo.data[29]
data[30] => a_dpfifo_5i31:dpfifo.data[30]
data[31] => a_dpfifo_5i31:dpfifo.data[31]
data[32] => a_dpfifo_5i31:dpfifo.data[32]
data[33] => a_dpfifo_5i31:dpfifo.data[33]
data[34] => a_dpfifo_5i31:dpfifo.data[34]
data[35] => a_dpfifo_5i31:dpfifo.data[35]
data[36] => a_dpfifo_5i31:dpfifo.data[36]
data[37] => a_dpfifo_5i31:dpfifo.data[37]
data[38] => a_dpfifo_5i31:dpfifo.data[38]
data[39] => a_dpfifo_5i31:dpfifo.data[39]
data[40] => a_dpfifo_5i31:dpfifo.data[40]
data[41] => a_dpfifo_5i31:dpfifo.data[41]
data[42] => a_dpfifo_5i31:dpfifo.data[42]
data[43] => a_dpfifo_5i31:dpfifo.data[43]
data[44] => a_dpfifo_5i31:dpfifo.data[44]
data[45] => a_dpfifo_5i31:dpfifo.data[45]
data[46] => a_dpfifo_5i31:dpfifo.data[46]
data[47] => a_dpfifo_5i31:dpfifo.data[47]
data[48] => a_dpfifo_5i31:dpfifo.data[48]
data[49] => a_dpfifo_5i31:dpfifo.data[49]
empty <= a_dpfifo_5i31:dpfifo.empty
full <= a_dpfifo_5i31:dpfifo.full
q[0] <= a_dpfifo_5i31:dpfifo.q[0]
q[1] <= a_dpfifo_5i31:dpfifo.q[1]
q[2] <= a_dpfifo_5i31:dpfifo.q[2]
q[3] <= a_dpfifo_5i31:dpfifo.q[3]
q[4] <= a_dpfifo_5i31:dpfifo.q[4]
q[5] <= a_dpfifo_5i31:dpfifo.q[5]
q[6] <= a_dpfifo_5i31:dpfifo.q[6]
q[7] <= a_dpfifo_5i31:dpfifo.q[7]
q[8] <= a_dpfifo_5i31:dpfifo.q[8]
q[9] <= a_dpfifo_5i31:dpfifo.q[9]
q[10] <= a_dpfifo_5i31:dpfifo.q[10]
q[11] <= a_dpfifo_5i31:dpfifo.q[11]
q[12] <= a_dpfifo_5i31:dpfifo.q[12]
q[13] <= a_dpfifo_5i31:dpfifo.q[13]
q[14] <= a_dpfifo_5i31:dpfifo.q[14]
q[15] <= a_dpfifo_5i31:dpfifo.q[15]
q[16] <= a_dpfifo_5i31:dpfifo.q[16]
q[17] <= a_dpfifo_5i31:dpfifo.q[17]
q[18] <= a_dpfifo_5i31:dpfifo.q[18]
q[19] <= a_dpfifo_5i31:dpfifo.q[19]
q[20] <= a_dpfifo_5i31:dpfifo.q[20]
q[21] <= a_dpfifo_5i31:dpfifo.q[21]
q[22] <= a_dpfifo_5i31:dpfifo.q[22]
q[23] <= a_dpfifo_5i31:dpfifo.q[23]
q[24] <= a_dpfifo_5i31:dpfifo.q[24]
q[25] <= a_dpfifo_5i31:dpfifo.q[25]
q[26] <= a_dpfifo_5i31:dpfifo.q[26]
q[27] <= a_dpfifo_5i31:dpfifo.q[27]
q[28] <= a_dpfifo_5i31:dpfifo.q[28]
q[29] <= a_dpfifo_5i31:dpfifo.q[29]
q[30] <= a_dpfifo_5i31:dpfifo.q[30]
q[31] <= a_dpfifo_5i31:dpfifo.q[31]
q[32] <= a_dpfifo_5i31:dpfifo.q[32]
q[33] <= a_dpfifo_5i31:dpfifo.q[33]
q[34] <= a_dpfifo_5i31:dpfifo.q[34]
q[35] <= a_dpfifo_5i31:dpfifo.q[35]
q[36] <= a_dpfifo_5i31:dpfifo.q[36]
q[37] <= a_dpfifo_5i31:dpfifo.q[37]
q[38] <= a_dpfifo_5i31:dpfifo.q[38]
q[39] <= a_dpfifo_5i31:dpfifo.q[39]
q[40] <= a_dpfifo_5i31:dpfifo.q[40]
q[41] <= a_dpfifo_5i31:dpfifo.q[41]
q[42] <= a_dpfifo_5i31:dpfifo.q[42]
q[43] <= a_dpfifo_5i31:dpfifo.q[43]
q[44] <= a_dpfifo_5i31:dpfifo.q[44]
q[45] <= a_dpfifo_5i31:dpfifo.q[45]
q[46] <= a_dpfifo_5i31:dpfifo.q[46]
q[47] <= a_dpfifo_5i31:dpfifo.q[47]
q[48] <= a_dpfifo_5i31:dpfifo.q[48]
q[49] <= a_dpfifo_5i31:dpfifo.q[49]
rdreq => a_dpfifo_5i31:dpfifo.rreq
sclr => a_dpfifo_5i31:dpfifo.sclr
wrreq => a_dpfifo_5i31:dpfifo.wreq


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_s641:auto_generated|a_dpfifo_5i31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_kmb:rd_ptr_msb.aclr
aclr => cntr_1n7:usedw_counter.aclr
aclr => cntr_lmb:wr_ptr.aclr
clock => altsyncram_aqd1:FIFOram.clock0
clock => altsyncram_aqd1:FIFOram.clock1
clock => cntr_kmb:rd_ptr_msb.clock
clock => cntr_1n7:usedw_counter.clock
clock => cntr_lmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_aqd1:FIFOram.data_a[0]
data[1] => altsyncram_aqd1:FIFOram.data_a[1]
data[2] => altsyncram_aqd1:FIFOram.data_a[2]
data[3] => altsyncram_aqd1:FIFOram.data_a[3]
data[4] => altsyncram_aqd1:FIFOram.data_a[4]
data[5] => altsyncram_aqd1:FIFOram.data_a[5]
data[6] => altsyncram_aqd1:FIFOram.data_a[6]
data[7] => altsyncram_aqd1:FIFOram.data_a[7]
data[8] => altsyncram_aqd1:FIFOram.data_a[8]
data[9] => altsyncram_aqd1:FIFOram.data_a[9]
data[10] => altsyncram_aqd1:FIFOram.data_a[10]
data[11] => altsyncram_aqd1:FIFOram.data_a[11]
data[12] => altsyncram_aqd1:FIFOram.data_a[12]
data[13] => altsyncram_aqd1:FIFOram.data_a[13]
data[14] => altsyncram_aqd1:FIFOram.data_a[14]
data[15] => altsyncram_aqd1:FIFOram.data_a[15]
data[16] => altsyncram_aqd1:FIFOram.data_a[16]
data[17] => altsyncram_aqd1:FIFOram.data_a[17]
data[18] => altsyncram_aqd1:FIFOram.data_a[18]
data[19] => altsyncram_aqd1:FIFOram.data_a[19]
data[20] => altsyncram_aqd1:FIFOram.data_a[20]
data[21] => altsyncram_aqd1:FIFOram.data_a[21]
data[22] => altsyncram_aqd1:FIFOram.data_a[22]
data[23] => altsyncram_aqd1:FIFOram.data_a[23]
data[24] => altsyncram_aqd1:FIFOram.data_a[24]
data[25] => altsyncram_aqd1:FIFOram.data_a[25]
data[26] => altsyncram_aqd1:FIFOram.data_a[26]
data[27] => altsyncram_aqd1:FIFOram.data_a[27]
data[28] => altsyncram_aqd1:FIFOram.data_a[28]
data[29] => altsyncram_aqd1:FIFOram.data_a[29]
data[30] => altsyncram_aqd1:FIFOram.data_a[30]
data[31] => altsyncram_aqd1:FIFOram.data_a[31]
data[32] => altsyncram_aqd1:FIFOram.data_a[32]
data[33] => altsyncram_aqd1:FIFOram.data_a[33]
data[34] => altsyncram_aqd1:FIFOram.data_a[34]
data[35] => altsyncram_aqd1:FIFOram.data_a[35]
data[36] => altsyncram_aqd1:FIFOram.data_a[36]
data[37] => altsyncram_aqd1:FIFOram.data_a[37]
data[38] => altsyncram_aqd1:FIFOram.data_a[38]
data[39] => altsyncram_aqd1:FIFOram.data_a[39]
data[40] => altsyncram_aqd1:FIFOram.data_a[40]
data[41] => altsyncram_aqd1:FIFOram.data_a[41]
data[42] => altsyncram_aqd1:FIFOram.data_a[42]
data[43] => altsyncram_aqd1:FIFOram.data_a[43]
data[44] => altsyncram_aqd1:FIFOram.data_a[44]
data[45] => altsyncram_aqd1:FIFOram.data_a[45]
data[46] => altsyncram_aqd1:FIFOram.data_a[46]
data[47] => altsyncram_aqd1:FIFOram.data_a[47]
data[48] => altsyncram_aqd1:FIFOram.data_a[48]
data[49] => altsyncram_aqd1:FIFOram.data_a[49]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_aqd1:FIFOram.q_b[0]
q[1] <= altsyncram_aqd1:FIFOram.q_b[1]
q[2] <= altsyncram_aqd1:FIFOram.q_b[2]
q[3] <= altsyncram_aqd1:FIFOram.q_b[3]
q[4] <= altsyncram_aqd1:FIFOram.q_b[4]
q[5] <= altsyncram_aqd1:FIFOram.q_b[5]
q[6] <= altsyncram_aqd1:FIFOram.q_b[6]
q[7] <= altsyncram_aqd1:FIFOram.q_b[7]
q[8] <= altsyncram_aqd1:FIFOram.q_b[8]
q[9] <= altsyncram_aqd1:FIFOram.q_b[9]
q[10] <= altsyncram_aqd1:FIFOram.q_b[10]
q[11] <= altsyncram_aqd1:FIFOram.q_b[11]
q[12] <= altsyncram_aqd1:FIFOram.q_b[12]
q[13] <= altsyncram_aqd1:FIFOram.q_b[13]
q[14] <= altsyncram_aqd1:FIFOram.q_b[14]
q[15] <= altsyncram_aqd1:FIFOram.q_b[15]
q[16] <= altsyncram_aqd1:FIFOram.q_b[16]
q[17] <= altsyncram_aqd1:FIFOram.q_b[17]
q[18] <= altsyncram_aqd1:FIFOram.q_b[18]
q[19] <= altsyncram_aqd1:FIFOram.q_b[19]
q[20] <= altsyncram_aqd1:FIFOram.q_b[20]
q[21] <= altsyncram_aqd1:FIFOram.q_b[21]
q[22] <= altsyncram_aqd1:FIFOram.q_b[22]
q[23] <= altsyncram_aqd1:FIFOram.q_b[23]
q[24] <= altsyncram_aqd1:FIFOram.q_b[24]
q[25] <= altsyncram_aqd1:FIFOram.q_b[25]
q[26] <= altsyncram_aqd1:FIFOram.q_b[26]
q[27] <= altsyncram_aqd1:FIFOram.q_b[27]
q[28] <= altsyncram_aqd1:FIFOram.q_b[28]
q[29] <= altsyncram_aqd1:FIFOram.q_b[29]
q[30] <= altsyncram_aqd1:FIFOram.q_b[30]
q[31] <= altsyncram_aqd1:FIFOram.q_b[31]
q[32] <= altsyncram_aqd1:FIFOram.q_b[32]
q[33] <= altsyncram_aqd1:FIFOram.q_b[33]
q[34] <= altsyncram_aqd1:FIFOram.q_b[34]
q[35] <= altsyncram_aqd1:FIFOram.q_b[35]
q[36] <= altsyncram_aqd1:FIFOram.q_b[36]
q[37] <= altsyncram_aqd1:FIFOram.q_b[37]
q[38] <= altsyncram_aqd1:FIFOram.q_b[38]
q[39] <= altsyncram_aqd1:FIFOram.q_b[39]
q[40] <= altsyncram_aqd1:FIFOram.q_b[40]
q[41] <= altsyncram_aqd1:FIFOram.q_b[41]
q[42] <= altsyncram_aqd1:FIFOram.q_b[42]
q[43] <= altsyncram_aqd1:FIFOram.q_b[43]
q[44] <= altsyncram_aqd1:FIFOram.q_b[44]
q[45] <= altsyncram_aqd1:FIFOram.q_b[45]
q[46] <= altsyncram_aqd1:FIFOram.q_b[46]
q[47] <= altsyncram_aqd1:FIFOram.q_b[47]
q[48] <= altsyncram_aqd1:FIFOram.q_b[48]
q[49] <= altsyncram_aqd1:FIFOram.q_b[49]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_kmb:rd_ptr_msb.sclr
sclr => cntr_1n7:usedw_counter.sclr
sclr => cntr_lmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_aqd1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_1n7:usedw_counter.updown
wreq => cntr_lmb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_s641:auto_generated|a_dpfifo_5i31:dpfifo|altsyncram_aqd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_s641:auto_generated|a_dpfifo_5i31:dpfifo|cmpr_7r8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_s641:auto_generated|a_dpfifo_5i31:dpfifo|cmpr_7r8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_s641:auto_generated|a_dpfifo_5i31:dpfifo|cntr_kmb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_s641:auto_generated|a_dpfifo_5i31:dpfifo|cntr_1n7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_s641:auto_generated|a_dpfifo_5i31:dpfifo|cntr_lmb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => ctl_reset_n.IN2
cfg_type[0] => Equal2.IN2
cfg_type[1] => Equal2.IN0
cfg_type[2] => Equal2.IN1
cfg_enable_ecc[0] => always8.IN0
cfg_enable_auto_corr[0] => rout_sbecmd_valid.OUTPUTSELECT
cfg_enable_no_dm[0] => always8.IN1
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => errcmd_fifo_in[8].IN1
cfg_burst_length[2] => errcmd_fifo_in[9].IN1
cfg_burst_length[3] => errcmd_fifo_in[10].IN1
cfg_burst_length[4] => errcmd_fifo_in[11].IN1
cfg_addr_order[0] => Equal3.IN1
cfg_addr_order[0] => Equal4.IN0
cfg_addr_order[1] => Equal3.IN0
cfg_addr_order[1] => Equal4.IN1
cfg_col_addr_width[0] => LessThan0.IN10
cfg_col_addr_width[0] => Add18.IN10
cfg_col_addr_width[0] => Add20.IN10
cfg_col_addr_width[0] => Add21.IN7
cfg_col_addr_width[0] => Add23.IN5
cfg_col_addr_width[0] => Add26.IN12
cfg_col_addr_width[1] => LessThan0.IN9
cfg_col_addr_width[1] => Add18.IN9
cfg_col_addr_width[1] => Add20.IN9
cfg_col_addr_width[1] => Add21.IN6
cfg_col_addr_width[1] => Add23.IN4
cfg_col_addr_width[1] => Add26.IN11
cfg_col_addr_width[2] => LessThan0.IN8
cfg_col_addr_width[2] => Add18.IN8
cfg_col_addr_width[2] => Add20.IN8
cfg_col_addr_width[2] => Add21.IN5
cfg_col_addr_width[2] => Add23.IN3
cfg_col_addr_width[2] => Add26.IN10
cfg_col_addr_width[3] => LessThan0.IN7
cfg_col_addr_width[3] => Add18.IN7
cfg_col_addr_width[3] => Add20.IN7
cfg_col_addr_width[3] => Add21.IN4
cfg_col_addr_width[3] => Add23.IN2
cfg_col_addr_width[3] => Add26.IN9
cfg_col_addr_width[4] => LessThan0.IN6
cfg_col_addr_width[4] => Add18.IN6
cfg_col_addr_width[4] => Add20.IN6
cfg_col_addr_width[4] => Add21.IN3
cfg_col_addr_width[4] => Add23.IN1
cfg_col_addr_width[4] => Add26.IN8
cfg_row_addr_width[0] => LessThan12.IN10
cfg_row_addr_width[0] => Add23.IN10
cfg_row_addr_width[0] => Add25.IN7
cfg_row_addr_width[1] => LessThan12.IN9
cfg_row_addr_width[1] => Add23.IN9
cfg_row_addr_width[1] => Add25.IN6
cfg_row_addr_width[2] => LessThan12.IN8
cfg_row_addr_width[2] => Add23.IN8
cfg_row_addr_width[2] => Add25.IN5
cfg_row_addr_width[3] => LessThan12.IN7
cfg_row_addr_width[3] => Add23.IN7
cfg_row_addr_width[3] => Add25.IN4
cfg_row_addr_width[4] => LessThan12.IN6
cfg_row_addr_width[4] => Add23.IN6
cfg_row_addr_width[4] => Add25.IN3
cfg_bank_addr_width[0] => Add17.IN3
cfg_bank_addr_width[0] => Add21.IN10
cfg_bank_addr_width[0] => Add25.IN10
cfg_bank_addr_width[1] => Add17.IN2
cfg_bank_addr_width[1] => Add21.IN9
cfg_bank_addr_width[1] => Add25.IN9
cfg_bank_addr_width[2] => Add17.IN1
cfg_bank_addr_width[2] => Add21.IN8
cfg_bank_addr_width[2] => Add25.IN8
cfg_cs_addr_width[0] => LessThan15.IN6
cfg_cs_addr_width[0] => Add17.IN6
cfg_cs_addr_width[1] => LessThan15.IN5
cfg_cs_addr_width[1] => Add17.IN5
cfg_cs_addr_width[2] => LessThan15.IN4
cfg_cs_addr_width[2] => Add17.IN4
rdatap_free_id_valid <= cmd_counter_full.DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[0] <= <GND>
rdatap_free_id_dataid[1] <= <GND>
rdatap_free_id_dataid[2] <= <GND>
rdatap_free_id_dataid[3] <= <GND>
proc_busy => cmd_counter_load.IN0
proc_load => cmd_counter_load.IN1
proc_load_dataid => ~NO_FANOUT~
proc_read => cmd_counter_load.IN1
proc_size[0] => ~NO_FANOUT~
proc_size[1] => ~NO_FANOUT~
proc_size[2] => ~NO_FANOUT~
proc_size[3] => ~NO_FANOUT~
proc_localid[0] => ~NO_FANOUT~
proc_localid[1] => ~NO_FANOUT~
proc_localid[2] => ~NO_FANOUT~
proc_localid[3] => ~NO_FANOUT~
proc_localid[4] => ~NO_FANOUT~
proc_localid[5] => ~NO_FANOUT~
proc_localid[6] => ~NO_FANOUT~
proc_localid[7] => ~NO_FANOUT~
read_data_valid <= rout_data_valid.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] <= ecc_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= ecc_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= ecc_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= ecc_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= ecc_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= ecc_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= ecc_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= ecc_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= ecc_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= ecc_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= ecc_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= ecc_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= ecc_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= ecc_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= ecc_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= ecc_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= ecc_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= ecc_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= ecc_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= ecc_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= ecc_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= ecc_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= ecc_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= ecc_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= ecc_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= ecc_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= ecc_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= ecc_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= ecc_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= ecc_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= ecc_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= ecc_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
read_data_error <= rout_data_error.DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[0] <= errcmd_fifo_in[0].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[1] <= errcmd_fifo_in[1].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[2] <= errcmd_fifo_in[2].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[3] <= errcmd_fifo_in[3].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[4] <= errcmd_fifo_in[4].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[5] <= errcmd_fifo_in[5].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[6] <= errcmd_fifo_in[6].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[7] <= errcmd_fifo_in[7].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => mux_pfifo_input_rmw[0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_rmw_partial[0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_chipsel[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][12].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][11].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][10].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][9].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][8].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][7].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][6].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][5].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][4].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][3].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][8].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][7].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][6].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][5].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][4].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][3].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][0].OUTPUTSELECT
bg_do_read[0] => WideOr0.IN0
bg_do_read[1] => mux_pfifo_input_rmw.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_rmw_partial.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_chipsel.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => WideOr0.IN1
bg_to_chipsel[0] => mux_pfifo_input_chipsel[0][0].DATAB
bg_to_chipsel[1] => mux_pfifo_input_chipsel.DATAB
bg_to_bank[0] => mux_pfifo_input_bank[0][0].DATAB
bg_to_bank[1] => mux_pfifo_input_bank[0][1].DATAB
bg_to_bank[2] => mux_pfifo_input_bank.DATAB
bg_to_bank[3] => mux_pfifo_input_bank.DATAB
bg_to_row[0] => mux_pfifo_input_row[0][0].DATAB
bg_to_row[1] => mux_pfifo_input_row[0][1].DATAB
bg_to_row[2] => mux_pfifo_input_row[0][2].DATAB
bg_to_row[3] => mux_pfifo_input_row[0][3].DATAB
bg_to_row[4] => mux_pfifo_input_row[0][4].DATAB
bg_to_row[5] => mux_pfifo_input_row[0][5].DATAB
bg_to_row[6] => mux_pfifo_input_row[0][6].DATAB
bg_to_row[7] => mux_pfifo_input_row[0][7].DATAB
bg_to_row[8] => mux_pfifo_input_row[0][8].DATAB
bg_to_row[9] => mux_pfifo_input_row[0][9].DATAB
bg_to_row[10] => mux_pfifo_input_row[0][10].DATAB
bg_to_row[11] => mux_pfifo_input_row[0][11].DATAB
bg_to_row[12] => mux_pfifo_input_row[0][12].DATAB
bg_to_row[13] => mux_pfifo_input_row.DATAB
bg_to_row[14] => mux_pfifo_input_row.DATAB
bg_to_row[15] => mux_pfifo_input_row.DATAB
bg_to_row[16] => mux_pfifo_input_row.DATAB
bg_to_row[17] => mux_pfifo_input_row.DATAB
bg_to_row[18] => mux_pfifo_input_row.DATAB
bg_to_row[19] => mux_pfifo_input_row.DATAB
bg_to_row[20] => mux_pfifo_input_row.DATAB
bg_to_row[21] => mux_pfifo_input_row.DATAB
bg_to_row[22] => mux_pfifo_input_row.DATAB
bg_to_row[23] => mux_pfifo_input_row.DATAB
bg_to_row[24] => mux_pfifo_input_row.DATAB
bg_to_row[25] => mux_pfifo_input_row.DATAB
bg_to_column[0] => mux_pfifo_input_column[0][0].DATAB
bg_to_column[1] => mux_pfifo_input_column[0][1].DATAB
bg_to_column[2] => mux_pfifo_input_column[0][2].DATAB
bg_to_column[3] => mux_pfifo_input_column[0][3].DATAB
bg_to_column[4] => mux_pfifo_input_column[0][4].DATAB
bg_to_column[5] => mux_pfifo_input_column[0][5].DATAB
bg_to_column[6] => mux_pfifo_input_column[0][6].DATAB
bg_to_column[7] => mux_pfifo_input_column[0][7].DATAB
bg_to_column[8] => mux_pfifo_input_column[0][8].DATAB
bg_to_column[9] => mux_pfifo_input_column.DATAB
bg_to_column[10] => mux_pfifo_input_column.DATAB
bg_to_column[11] => mux_pfifo_input_column.DATAB
bg_to_column[12] => mux_pfifo_input_column.DATAB
bg_to_column[13] => mux_pfifo_input_column.DATAB
bg_to_column[14] => mux_pfifo_input_column.DATAB
bg_to_column[15] => mux_pfifo_input_column.DATAB
bg_to_column[16] => mux_pfifo_input_column.DATAB
bg_to_column[17] => mux_pfifo_input_column.DATAB
bg_dataid[0] => pfifo_input[0].IN1
bg_dataid[1] => pfifo_input[1].IN1
bg_dataid[2] => pfifo_input[2].IN1
bg_dataid[3] => pfifo_input[3].IN1
bg_localid[0] => pfifo_input[10].IN1
bg_localid[1] => pfifo_input[11].IN1
bg_localid[2] => pfifo_input[12].IN1
bg_localid[3] => pfifo_input[13].IN1
bg_localid[4] => pfifo_input[14].IN1
bg_localid[5] => pfifo_input[15].IN1
bg_localid[6] => pfifo_input[16].IN1
bg_localid[7] => pfifo_input[17].IN1
bg_size[0] => pfifo_input[6].IN1
bg_size[1] => pfifo_input[7].IN1
bg_size[2] => pfifo_input[8].IN1
bg_size[3] => pfifo_input[9].IN1
bg_do_rmw_correct[0] => mux_pfifo_input_rmw[0].DATAB
bg_do_rmw_correct[1] => mux_pfifo_input_rmw.DATAB
bg_do_rmw_partial[0] => mux_pfifo_input_rmw_partial[0].DATAB
bg_do_rmw_partial[1] => mux_pfifo_input_rmw_partial.DATAB
ecc_rdata[0] => rmwfifo_data[0].DATAIN
ecc_rdata[0] => read_data[0].DATAIN
ecc_rdata[1] => rmwfifo_data[1].DATAIN
ecc_rdata[1] => read_data[1].DATAIN
ecc_rdata[2] => rmwfifo_data[2].DATAIN
ecc_rdata[2] => read_data[2].DATAIN
ecc_rdata[3] => rmwfifo_data[3].DATAIN
ecc_rdata[3] => read_data[3].DATAIN
ecc_rdata[4] => rmwfifo_data[4].DATAIN
ecc_rdata[4] => read_data[4].DATAIN
ecc_rdata[5] => rmwfifo_data[5].DATAIN
ecc_rdata[5] => read_data[5].DATAIN
ecc_rdata[6] => rmwfifo_data[6].DATAIN
ecc_rdata[6] => read_data[6].DATAIN
ecc_rdata[7] => rmwfifo_data[7].DATAIN
ecc_rdata[7] => read_data[7].DATAIN
ecc_rdata[8] => rmwfifo_data[8].DATAIN
ecc_rdata[8] => read_data[8].DATAIN
ecc_rdata[9] => rmwfifo_data[9].DATAIN
ecc_rdata[9] => read_data[9].DATAIN
ecc_rdata[10] => rmwfifo_data[10].DATAIN
ecc_rdata[10] => read_data[10].DATAIN
ecc_rdata[11] => rmwfifo_data[11].DATAIN
ecc_rdata[11] => read_data[11].DATAIN
ecc_rdata[12] => rmwfifo_data[12].DATAIN
ecc_rdata[12] => read_data[12].DATAIN
ecc_rdata[13] => rmwfifo_data[13].DATAIN
ecc_rdata[13] => read_data[13].DATAIN
ecc_rdata[14] => rmwfifo_data[14].DATAIN
ecc_rdata[14] => read_data[14].DATAIN
ecc_rdata[15] => rmwfifo_data[15].DATAIN
ecc_rdata[15] => read_data[15].DATAIN
ecc_rdata[16] => rmwfifo_data[16].DATAIN
ecc_rdata[16] => read_data[16].DATAIN
ecc_rdata[17] => rmwfifo_data[17].DATAIN
ecc_rdata[17] => read_data[17].DATAIN
ecc_rdata[18] => rmwfifo_data[18].DATAIN
ecc_rdata[18] => read_data[18].DATAIN
ecc_rdata[19] => rmwfifo_data[19].DATAIN
ecc_rdata[19] => read_data[19].DATAIN
ecc_rdata[20] => rmwfifo_data[20].DATAIN
ecc_rdata[20] => read_data[20].DATAIN
ecc_rdata[21] => rmwfifo_data[21].DATAIN
ecc_rdata[21] => read_data[21].DATAIN
ecc_rdata[22] => rmwfifo_data[22].DATAIN
ecc_rdata[22] => read_data[22].DATAIN
ecc_rdata[23] => rmwfifo_data[23].DATAIN
ecc_rdata[23] => read_data[23].DATAIN
ecc_rdata[24] => rmwfifo_data[24].DATAIN
ecc_rdata[24] => read_data[24].DATAIN
ecc_rdata[25] => rmwfifo_data[25].DATAIN
ecc_rdata[25] => read_data[25].DATAIN
ecc_rdata[26] => rmwfifo_data[26].DATAIN
ecc_rdata[26] => read_data[26].DATAIN
ecc_rdata[27] => rmwfifo_data[27].DATAIN
ecc_rdata[27] => read_data[27].DATAIN
ecc_rdata[28] => rmwfifo_data[28].DATAIN
ecc_rdata[28] => read_data[28].DATAIN
ecc_rdata[29] => rmwfifo_data[29].DATAIN
ecc_rdata[29] => read_data[29].DATAIN
ecc_rdata[30] => rmwfifo_data[30].DATAIN
ecc_rdata[30] => read_data[30].DATAIN
ecc_rdata[31] => rmwfifo_data[31].DATAIN
ecc_rdata[31] => read_data[31].DATAIN
ecc_rdatav => rout_data_rmwfifo_valid.IN1
ecc_rdatav => rout_data_valid.IN1
ecc_rdatav => rout_data_valid.DATAB
ecc_rdatav => int_ecc_sbe.IN1
ecc_rdatav => int_ecc_dbe.IN1
ecc_rdatav => ecc_rdata_current_count[3].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[2].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[1].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[0].OUTPUTSELECT
ecc_sbe[0] => WideOr1.IN0
ecc_sbe[1] => WideOr1.IN1
ecc_dbe[0] => WideOr2.IN0
ecc_dbe[0] => rmwfifo_ecc_dbe[0].DATAIN
ecc_dbe[1] => WideOr2.IN1
ecc_dbe[1] => rmwfifo_ecc_dbe[1].DATAIN
ecc_code[0] => rmwfifo_ecc_code[0].DATAIN
ecc_code[1] => rmwfifo_ecc_code[1].DATAIN
ecc_code[2] => rmwfifo_ecc_code[2].DATAIN
ecc_code[3] => rmwfifo_ecc_code[3].DATAIN
ecc_code[4] => rmwfifo_ecc_code[4].DATAIN
ecc_code[5] => rmwfifo_ecc_code[5].DATAIN
ecc_code[6] => rmwfifo_ecc_code[6].DATAIN
ecc_code[7] => rmwfifo_ecc_code[7].DATAIN
ecc_code[8] => rmwfifo_ecc_code[8].DATAIN
ecc_code[9] => rmwfifo_ecc_code[9].DATAIN
ecc_code[10] => rmwfifo_ecc_code[10].DATAIN
ecc_code[11] => rmwfifo_ecc_code[11].DATAIN
ecc_code[12] => rmwfifo_ecc_code[12].DATAIN
ecc_code[13] => rmwfifo_ecc_code[13].DATAIN
ecc_code[14] => rmwfifo_ecc_code[14].DATAIN
ecc_code[15] => rmwfifo_ecc_code[15].DATAIN
errcmd_ready => errcmd_ready.IN1
errcmd_valid <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_valid
errcmd_chipsel[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[8] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[9] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[10] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[11] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[12] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[8] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
rdatap_rcvd_addr[0] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[1] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[2] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[3] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[4] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[5] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[6] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[7] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[8] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[9] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[10] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[11] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[12] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[13] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[14] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[15] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[16] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[17] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[18] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[19] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[20] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[21] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[22] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_cmd <= rdatap_rcvd_cmd~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_corr_dropped <= rdatap_rcvd_corr_dropped~reg0.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data_valid <= rout_data_rmwfifo_valid.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[0] <= ecc_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[1] <= ecc_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[2] <= ecc_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[3] <= ecc_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[4] <= ecc_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[5] <= ecc_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[6] <= ecc_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[7] <= ecc_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[8] <= ecc_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[9] <= ecc_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[10] <= ecc_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[11] <= ecc_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[12] <= ecc_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[13] <= ecc_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[14] <= ecc_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[15] <= ecc_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[16] <= ecc_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[17] <= ecc_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[18] <= ecc_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[19] <= ecc_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[20] <= ecc_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[21] <= ecc_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[22] <= ecc_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[23] <= ecc_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[24] <= ecc_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[25] <= ecc_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[26] <= ecc_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[27] <= ecc_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[28] <= ecc_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[29] <= ecc_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[30] <= ecc_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[31] <= ecc_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[0] <= ecc_dbe[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[1] <= ecc_dbe[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[0] <= ecc_code[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[1] <= ecc_code[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[2] <= ecc_code[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[3] <= ecc_code[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[4] <= ecc_code[4].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[5] <= ecc_code[5].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[6] <= ecc_code[6].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[7] <= ecc_code[7].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[8] <= ecc_code[8].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[9] <= ecc_code[9].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[10] <= ecc_code[10].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[11] <= ecc_code[11].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[12] <= ecc_code[12].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[13] <= ecc_code[13].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[14] <= ecc_code[14].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[15] <= ecc_code[15].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[40] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[41] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[42] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1
put_data[40] => put_data[40].IN1
put_data[41] => put_data[41].IN1
put_data[42] => put_data[42].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_e841:auto_generated.data[0]
data[1] => scfifo_e841:auto_generated.data[1]
data[2] => scfifo_e841:auto_generated.data[2]
data[3] => scfifo_e841:auto_generated.data[3]
data[4] => scfifo_e841:auto_generated.data[4]
data[5] => scfifo_e841:auto_generated.data[5]
data[6] => scfifo_e841:auto_generated.data[6]
data[7] => scfifo_e841:auto_generated.data[7]
data[8] => scfifo_e841:auto_generated.data[8]
data[9] => scfifo_e841:auto_generated.data[9]
data[10] => scfifo_e841:auto_generated.data[10]
data[11] => scfifo_e841:auto_generated.data[11]
data[12] => scfifo_e841:auto_generated.data[12]
data[13] => scfifo_e841:auto_generated.data[13]
data[14] => scfifo_e841:auto_generated.data[14]
data[15] => scfifo_e841:auto_generated.data[15]
data[16] => scfifo_e841:auto_generated.data[16]
data[17] => scfifo_e841:auto_generated.data[17]
data[18] => scfifo_e841:auto_generated.data[18]
data[19] => scfifo_e841:auto_generated.data[19]
data[20] => scfifo_e841:auto_generated.data[20]
data[21] => scfifo_e841:auto_generated.data[21]
data[22] => scfifo_e841:auto_generated.data[22]
data[23] => scfifo_e841:auto_generated.data[23]
data[24] => scfifo_e841:auto_generated.data[24]
data[25] => scfifo_e841:auto_generated.data[25]
data[26] => scfifo_e841:auto_generated.data[26]
data[27] => scfifo_e841:auto_generated.data[27]
data[28] => scfifo_e841:auto_generated.data[28]
data[29] => scfifo_e841:auto_generated.data[29]
data[30] => scfifo_e841:auto_generated.data[30]
data[31] => scfifo_e841:auto_generated.data[31]
data[32] => scfifo_e841:auto_generated.data[32]
data[33] => scfifo_e841:auto_generated.data[33]
data[34] => scfifo_e841:auto_generated.data[34]
data[35] => scfifo_e841:auto_generated.data[35]
data[36] => scfifo_e841:auto_generated.data[36]
data[37] => scfifo_e841:auto_generated.data[37]
data[38] => scfifo_e841:auto_generated.data[38]
data[39] => scfifo_e841:auto_generated.data[39]
data[40] => scfifo_e841:auto_generated.data[40]
data[41] => scfifo_e841:auto_generated.data[41]
data[42] => scfifo_e841:auto_generated.data[42]
q[0] <= scfifo_e841:auto_generated.q[0]
q[1] <= scfifo_e841:auto_generated.q[1]
q[2] <= scfifo_e841:auto_generated.q[2]
q[3] <= scfifo_e841:auto_generated.q[3]
q[4] <= scfifo_e841:auto_generated.q[4]
q[5] <= scfifo_e841:auto_generated.q[5]
q[6] <= scfifo_e841:auto_generated.q[6]
q[7] <= scfifo_e841:auto_generated.q[7]
q[8] <= scfifo_e841:auto_generated.q[8]
q[9] <= scfifo_e841:auto_generated.q[9]
q[10] <= scfifo_e841:auto_generated.q[10]
q[11] <= scfifo_e841:auto_generated.q[11]
q[12] <= scfifo_e841:auto_generated.q[12]
q[13] <= scfifo_e841:auto_generated.q[13]
q[14] <= scfifo_e841:auto_generated.q[14]
q[15] <= scfifo_e841:auto_generated.q[15]
q[16] <= scfifo_e841:auto_generated.q[16]
q[17] <= scfifo_e841:auto_generated.q[17]
q[18] <= scfifo_e841:auto_generated.q[18]
q[19] <= scfifo_e841:auto_generated.q[19]
q[20] <= scfifo_e841:auto_generated.q[20]
q[21] <= scfifo_e841:auto_generated.q[21]
q[22] <= scfifo_e841:auto_generated.q[22]
q[23] <= scfifo_e841:auto_generated.q[23]
q[24] <= scfifo_e841:auto_generated.q[24]
q[25] <= scfifo_e841:auto_generated.q[25]
q[26] <= scfifo_e841:auto_generated.q[26]
q[27] <= scfifo_e841:auto_generated.q[27]
q[28] <= scfifo_e841:auto_generated.q[28]
q[29] <= scfifo_e841:auto_generated.q[29]
q[30] <= scfifo_e841:auto_generated.q[30]
q[31] <= scfifo_e841:auto_generated.q[31]
q[32] <= scfifo_e841:auto_generated.q[32]
q[33] <= scfifo_e841:auto_generated.q[33]
q[34] <= scfifo_e841:auto_generated.q[34]
q[35] <= scfifo_e841:auto_generated.q[35]
q[36] <= scfifo_e841:auto_generated.q[36]
q[37] <= scfifo_e841:auto_generated.q[37]
q[38] <= scfifo_e841:auto_generated.q[38]
q[39] <= scfifo_e841:auto_generated.q[39]
q[40] <= scfifo_e841:auto_generated.q[40]
q[41] <= scfifo_e841:auto_generated.q[41]
q[42] <= scfifo_e841:auto_generated.q[42]
wrreq => scfifo_e841:auto_generated.wrreq
rdreq => scfifo_e841:auto_generated.rdreq
clock => scfifo_e841:auto_generated.clock
aclr => scfifo_e841:auto_generated.aclr
sclr => scfifo_e841:auto_generated.sclr
empty <= scfifo_e841:auto_generated.empty
full <= scfifo_e841:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated
aclr => a_dpfifo_nj31:dpfifo.aclr
clock => a_dpfifo_nj31:dpfifo.clock
data[0] => a_dpfifo_nj31:dpfifo.data[0]
data[1] => a_dpfifo_nj31:dpfifo.data[1]
data[2] => a_dpfifo_nj31:dpfifo.data[2]
data[3] => a_dpfifo_nj31:dpfifo.data[3]
data[4] => a_dpfifo_nj31:dpfifo.data[4]
data[5] => a_dpfifo_nj31:dpfifo.data[5]
data[6] => a_dpfifo_nj31:dpfifo.data[6]
data[7] => a_dpfifo_nj31:dpfifo.data[7]
data[8] => a_dpfifo_nj31:dpfifo.data[8]
data[9] => a_dpfifo_nj31:dpfifo.data[9]
data[10] => a_dpfifo_nj31:dpfifo.data[10]
data[11] => a_dpfifo_nj31:dpfifo.data[11]
data[12] => a_dpfifo_nj31:dpfifo.data[12]
data[13] => a_dpfifo_nj31:dpfifo.data[13]
data[14] => a_dpfifo_nj31:dpfifo.data[14]
data[15] => a_dpfifo_nj31:dpfifo.data[15]
data[16] => a_dpfifo_nj31:dpfifo.data[16]
data[17] => a_dpfifo_nj31:dpfifo.data[17]
data[18] => a_dpfifo_nj31:dpfifo.data[18]
data[19] => a_dpfifo_nj31:dpfifo.data[19]
data[20] => a_dpfifo_nj31:dpfifo.data[20]
data[21] => a_dpfifo_nj31:dpfifo.data[21]
data[22] => a_dpfifo_nj31:dpfifo.data[22]
data[23] => a_dpfifo_nj31:dpfifo.data[23]
data[24] => a_dpfifo_nj31:dpfifo.data[24]
data[25] => a_dpfifo_nj31:dpfifo.data[25]
data[26] => a_dpfifo_nj31:dpfifo.data[26]
data[27] => a_dpfifo_nj31:dpfifo.data[27]
data[28] => a_dpfifo_nj31:dpfifo.data[28]
data[29] => a_dpfifo_nj31:dpfifo.data[29]
data[30] => a_dpfifo_nj31:dpfifo.data[30]
data[31] => a_dpfifo_nj31:dpfifo.data[31]
data[32] => a_dpfifo_nj31:dpfifo.data[32]
data[33] => a_dpfifo_nj31:dpfifo.data[33]
data[34] => a_dpfifo_nj31:dpfifo.data[34]
data[35] => a_dpfifo_nj31:dpfifo.data[35]
data[36] => a_dpfifo_nj31:dpfifo.data[36]
data[37] => a_dpfifo_nj31:dpfifo.data[37]
data[38] => a_dpfifo_nj31:dpfifo.data[38]
data[39] => a_dpfifo_nj31:dpfifo.data[39]
data[40] => a_dpfifo_nj31:dpfifo.data[40]
data[41] => a_dpfifo_nj31:dpfifo.data[41]
data[42] => a_dpfifo_nj31:dpfifo.data[42]
empty <= a_dpfifo_nj31:dpfifo.empty
full <= a_dpfifo_nj31:dpfifo.full
q[0] <= a_dpfifo_nj31:dpfifo.q[0]
q[1] <= a_dpfifo_nj31:dpfifo.q[1]
q[2] <= a_dpfifo_nj31:dpfifo.q[2]
q[3] <= a_dpfifo_nj31:dpfifo.q[3]
q[4] <= a_dpfifo_nj31:dpfifo.q[4]
q[5] <= a_dpfifo_nj31:dpfifo.q[5]
q[6] <= a_dpfifo_nj31:dpfifo.q[6]
q[7] <= a_dpfifo_nj31:dpfifo.q[7]
q[8] <= a_dpfifo_nj31:dpfifo.q[8]
q[9] <= a_dpfifo_nj31:dpfifo.q[9]
q[10] <= a_dpfifo_nj31:dpfifo.q[10]
q[11] <= a_dpfifo_nj31:dpfifo.q[11]
q[12] <= a_dpfifo_nj31:dpfifo.q[12]
q[13] <= a_dpfifo_nj31:dpfifo.q[13]
q[14] <= a_dpfifo_nj31:dpfifo.q[14]
q[15] <= a_dpfifo_nj31:dpfifo.q[15]
q[16] <= a_dpfifo_nj31:dpfifo.q[16]
q[17] <= a_dpfifo_nj31:dpfifo.q[17]
q[18] <= a_dpfifo_nj31:dpfifo.q[18]
q[19] <= a_dpfifo_nj31:dpfifo.q[19]
q[20] <= a_dpfifo_nj31:dpfifo.q[20]
q[21] <= a_dpfifo_nj31:dpfifo.q[21]
q[22] <= a_dpfifo_nj31:dpfifo.q[22]
q[23] <= a_dpfifo_nj31:dpfifo.q[23]
q[24] <= a_dpfifo_nj31:dpfifo.q[24]
q[25] <= a_dpfifo_nj31:dpfifo.q[25]
q[26] <= a_dpfifo_nj31:dpfifo.q[26]
q[27] <= a_dpfifo_nj31:dpfifo.q[27]
q[28] <= a_dpfifo_nj31:dpfifo.q[28]
q[29] <= a_dpfifo_nj31:dpfifo.q[29]
q[30] <= a_dpfifo_nj31:dpfifo.q[30]
q[31] <= a_dpfifo_nj31:dpfifo.q[31]
q[32] <= a_dpfifo_nj31:dpfifo.q[32]
q[33] <= a_dpfifo_nj31:dpfifo.q[33]
q[34] <= a_dpfifo_nj31:dpfifo.q[34]
q[35] <= a_dpfifo_nj31:dpfifo.q[35]
q[36] <= a_dpfifo_nj31:dpfifo.q[36]
q[37] <= a_dpfifo_nj31:dpfifo.q[37]
q[38] <= a_dpfifo_nj31:dpfifo.q[38]
q[39] <= a_dpfifo_nj31:dpfifo.q[39]
q[40] <= a_dpfifo_nj31:dpfifo.q[40]
q[41] <= a_dpfifo_nj31:dpfifo.q[41]
q[42] <= a_dpfifo_nj31:dpfifo.q[42]
rdreq => a_dpfifo_nj31:dpfifo.rreq
sclr => a_dpfifo_nj31:dpfifo.sclr
wrreq => a_dpfifo_nj31:dpfifo.wreq


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_lmb:rd_ptr_msb.aclr
aclr => cntr_2n7:usedw_counter.aclr
aclr => cntr_mmb:wr_ptr.aclr
clock => altsyncram_etd1:FIFOram.clock0
clock => altsyncram_etd1:FIFOram.clock1
clock => cntr_lmb:rd_ptr_msb.clock
clock => cntr_2n7:usedw_counter.clock
clock => cntr_mmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_etd1:FIFOram.data_a[0]
data[1] => altsyncram_etd1:FIFOram.data_a[1]
data[2] => altsyncram_etd1:FIFOram.data_a[2]
data[3] => altsyncram_etd1:FIFOram.data_a[3]
data[4] => altsyncram_etd1:FIFOram.data_a[4]
data[5] => altsyncram_etd1:FIFOram.data_a[5]
data[6] => altsyncram_etd1:FIFOram.data_a[6]
data[7] => altsyncram_etd1:FIFOram.data_a[7]
data[8] => altsyncram_etd1:FIFOram.data_a[8]
data[9] => altsyncram_etd1:FIFOram.data_a[9]
data[10] => altsyncram_etd1:FIFOram.data_a[10]
data[11] => altsyncram_etd1:FIFOram.data_a[11]
data[12] => altsyncram_etd1:FIFOram.data_a[12]
data[13] => altsyncram_etd1:FIFOram.data_a[13]
data[14] => altsyncram_etd1:FIFOram.data_a[14]
data[15] => altsyncram_etd1:FIFOram.data_a[15]
data[16] => altsyncram_etd1:FIFOram.data_a[16]
data[17] => altsyncram_etd1:FIFOram.data_a[17]
data[18] => altsyncram_etd1:FIFOram.data_a[18]
data[19] => altsyncram_etd1:FIFOram.data_a[19]
data[20] => altsyncram_etd1:FIFOram.data_a[20]
data[21] => altsyncram_etd1:FIFOram.data_a[21]
data[22] => altsyncram_etd1:FIFOram.data_a[22]
data[23] => altsyncram_etd1:FIFOram.data_a[23]
data[24] => altsyncram_etd1:FIFOram.data_a[24]
data[25] => altsyncram_etd1:FIFOram.data_a[25]
data[26] => altsyncram_etd1:FIFOram.data_a[26]
data[27] => altsyncram_etd1:FIFOram.data_a[27]
data[28] => altsyncram_etd1:FIFOram.data_a[28]
data[29] => altsyncram_etd1:FIFOram.data_a[29]
data[30] => altsyncram_etd1:FIFOram.data_a[30]
data[31] => altsyncram_etd1:FIFOram.data_a[31]
data[32] => altsyncram_etd1:FIFOram.data_a[32]
data[33] => altsyncram_etd1:FIFOram.data_a[33]
data[34] => altsyncram_etd1:FIFOram.data_a[34]
data[35] => altsyncram_etd1:FIFOram.data_a[35]
data[36] => altsyncram_etd1:FIFOram.data_a[36]
data[37] => altsyncram_etd1:FIFOram.data_a[37]
data[38] => altsyncram_etd1:FIFOram.data_a[38]
data[39] => altsyncram_etd1:FIFOram.data_a[39]
data[40] => altsyncram_etd1:FIFOram.data_a[40]
data[41] => altsyncram_etd1:FIFOram.data_a[41]
data[42] => altsyncram_etd1:FIFOram.data_a[42]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_etd1:FIFOram.q_b[0]
q[1] <= altsyncram_etd1:FIFOram.q_b[1]
q[2] <= altsyncram_etd1:FIFOram.q_b[2]
q[3] <= altsyncram_etd1:FIFOram.q_b[3]
q[4] <= altsyncram_etd1:FIFOram.q_b[4]
q[5] <= altsyncram_etd1:FIFOram.q_b[5]
q[6] <= altsyncram_etd1:FIFOram.q_b[6]
q[7] <= altsyncram_etd1:FIFOram.q_b[7]
q[8] <= altsyncram_etd1:FIFOram.q_b[8]
q[9] <= altsyncram_etd1:FIFOram.q_b[9]
q[10] <= altsyncram_etd1:FIFOram.q_b[10]
q[11] <= altsyncram_etd1:FIFOram.q_b[11]
q[12] <= altsyncram_etd1:FIFOram.q_b[12]
q[13] <= altsyncram_etd1:FIFOram.q_b[13]
q[14] <= altsyncram_etd1:FIFOram.q_b[14]
q[15] <= altsyncram_etd1:FIFOram.q_b[15]
q[16] <= altsyncram_etd1:FIFOram.q_b[16]
q[17] <= altsyncram_etd1:FIFOram.q_b[17]
q[18] <= altsyncram_etd1:FIFOram.q_b[18]
q[19] <= altsyncram_etd1:FIFOram.q_b[19]
q[20] <= altsyncram_etd1:FIFOram.q_b[20]
q[21] <= altsyncram_etd1:FIFOram.q_b[21]
q[22] <= altsyncram_etd1:FIFOram.q_b[22]
q[23] <= altsyncram_etd1:FIFOram.q_b[23]
q[24] <= altsyncram_etd1:FIFOram.q_b[24]
q[25] <= altsyncram_etd1:FIFOram.q_b[25]
q[26] <= altsyncram_etd1:FIFOram.q_b[26]
q[27] <= altsyncram_etd1:FIFOram.q_b[27]
q[28] <= altsyncram_etd1:FIFOram.q_b[28]
q[29] <= altsyncram_etd1:FIFOram.q_b[29]
q[30] <= altsyncram_etd1:FIFOram.q_b[30]
q[31] <= altsyncram_etd1:FIFOram.q_b[31]
q[32] <= altsyncram_etd1:FIFOram.q_b[32]
q[33] <= altsyncram_etd1:FIFOram.q_b[33]
q[34] <= altsyncram_etd1:FIFOram.q_b[34]
q[35] <= altsyncram_etd1:FIFOram.q_b[35]
q[36] <= altsyncram_etd1:FIFOram.q_b[36]
q[37] <= altsyncram_etd1:FIFOram.q_b[37]
q[38] <= altsyncram_etd1:FIFOram.q_b[38]
q[39] <= altsyncram_etd1:FIFOram.q_b[39]
q[40] <= altsyncram_etd1:FIFOram.q_b[40]
q[41] <= altsyncram_etd1:FIFOram.q_b[41]
q[42] <= altsyncram_etd1:FIFOram.q_b[42]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_lmb:rd_ptr_msb.sclr
sclr => cntr_2n7:usedw_counter.sclr
sclr => cntr_mmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_etd1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_2n7:usedw_counter.updown
wreq => cntr_mmb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|altsyncram_etd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|cmpr_8r8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|cmpr_8r8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|cntr_lmb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|cntr_2n7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_e841:auto_generated|a_dpfifo_nj31:dpfifo|cntr_mmb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_1741:auto_generated.data[0]
data[1] => scfifo_1741:auto_generated.data[1]
data[2] => scfifo_1741:auto_generated.data[2]
data[3] => scfifo_1741:auto_generated.data[3]
data[4] => scfifo_1741:auto_generated.data[4]
data[5] => scfifo_1741:auto_generated.data[5]
data[6] => scfifo_1741:auto_generated.data[6]
data[7] => scfifo_1741:auto_generated.data[7]
data[8] => scfifo_1741:auto_generated.data[8]
data[9] => scfifo_1741:auto_generated.data[9]
data[10] => scfifo_1741:auto_generated.data[10]
data[11] => scfifo_1741:auto_generated.data[11]
data[12] => scfifo_1741:auto_generated.data[12]
data[13] => scfifo_1741:auto_generated.data[13]
data[14] => scfifo_1741:auto_generated.data[14]
data[15] => scfifo_1741:auto_generated.data[15]
data[16] => scfifo_1741:auto_generated.data[16]
data[17] => scfifo_1741:auto_generated.data[17]
data[18] => scfifo_1741:auto_generated.data[18]
data[19] => scfifo_1741:auto_generated.data[19]
data[20] => scfifo_1741:auto_generated.data[20]
data[21] => scfifo_1741:auto_generated.data[21]
data[22] => scfifo_1741:auto_generated.data[22]
data[23] => scfifo_1741:auto_generated.data[23]
data[24] => scfifo_1741:auto_generated.data[24]
data[25] => scfifo_1741:auto_generated.data[25]
data[26] => scfifo_1741:auto_generated.data[26]
data[27] => scfifo_1741:auto_generated.data[27]
data[28] => scfifo_1741:auto_generated.data[28]
data[29] => scfifo_1741:auto_generated.data[29]
data[30] => scfifo_1741:auto_generated.data[30]
data[31] => scfifo_1741:auto_generated.data[31]
data[32] => scfifo_1741:auto_generated.data[32]
data[33] => scfifo_1741:auto_generated.data[33]
data[34] => scfifo_1741:auto_generated.data[34]
data[35] => scfifo_1741:auto_generated.data[35]
data[36] => scfifo_1741:auto_generated.data[36]
q[0] <= scfifo_1741:auto_generated.q[0]
q[1] <= scfifo_1741:auto_generated.q[1]
q[2] <= scfifo_1741:auto_generated.q[2]
q[3] <= scfifo_1741:auto_generated.q[3]
q[4] <= scfifo_1741:auto_generated.q[4]
q[5] <= scfifo_1741:auto_generated.q[5]
q[6] <= scfifo_1741:auto_generated.q[6]
q[7] <= scfifo_1741:auto_generated.q[7]
q[8] <= scfifo_1741:auto_generated.q[8]
q[9] <= scfifo_1741:auto_generated.q[9]
q[10] <= scfifo_1741:auto_generated.q[10]
q[11] <= scfifo_1741:auto_generated.q[11]
q[12] <= scfifo_1741:auto_generated.q[12]
q[13] <= scfifo_1741:auto_generated.q[13]
q[14] <= scfifo_1741:auto_generated.q[14]
q[15] <= scfifo_1741:auto_generated.q[15]
q[16] <= scfifo_1741:auto_generated.q[16]
q[17] <= scfifo_1741:auto_generated.q[17]
q[18] <= scfifo_1741:auto_generated.q[18]
q[19] <= scfifo_1741:auto_generated.q[19]
q[20] <= scfifo_1741:auto_generated.q[20]
q[21] <= scfifo_1741:auto_generated.q[21]
q[22] <= scfifo_1741:auto_generated.q[22]
q[23] <= scfifo_1741:auto_generated.q[23]
q[24] <= scfifo_1741:auto_generated.q[24]
q[25] <= scfifo_1741:auto_generated.q[25]
q[26] <= scfifo_1741:auto_generated.q[26]
q[27] <= scfifo_1741:auto_generated.q[27]
q[28] <= scfifo_1741:auto_generated.q[28]
q[29] <= scfifo_1741:auto_generated.q[29]
q[30] <= scfifo_1741:auto_generated.q[30]
q[31] <= scfifo_1741:auto_generated.q[31]
q[32] <= scfifo_1741:auto_generated.q[32]
q[33] <= scfifo_1741:auto_generated.q[33]
q[34] <= scfifo_1741:auto_generated.q[34]
q[35] <= scfifo_1741:auto_generated.q[35]
q[36] <= scfifo_1741:auto_generated.q[36]
wrreq => scfifo_1741:auto_generated.wrreq
rdreq => scfifo_1741:auto_generated.rdreq
clock => scfifo_1741:auto_generated.clock
aclr => scfifo_1741:auto_generated.aclr
sclr => scfifo_1741:auto_generated.sclr
empty <= scfifo_1741:auto_generated.empty
full <= scfifo_1741:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1741:auto_generated
aclr => a_dpfifo_ai31:dpfifo.aclr
clock => a_dpfifo_ai31:dpfifo.clock
data[0] => a_dpfifo_ai31:dpfifo.data[0]
data[1] => a_dpfifo_ai31:dpfifo.data[1]
data[2] => a_dpfifo_ai31:dpfifo.data[2]
data[3] => a_dpfifo_ai31:dpfifo.data[3]
data[4] => a_dpfifo_ai31:dpfifo.data[4]
data[5] => a_dpfifo_ai31:dpfifo.data[5]
data[6] => a_dpfifo_ai31:dpfifo.data[6]
data[7] => a_dpfifo_ai31:dpfifo.data[7]
data[8] => a_dpfifo_ai31:dpfifo.data[8]
data[9] => a_dpfifo_ai31:dpfifo.data[9]
data[10] => a_dpfifo_ai31:dpfifo.data[10]
data[11] => a_dpfifo_ai31:dpfifo.data[11]
data[12] => a_dpfifo_ai31:dpfifo.data[12]
data[13] => a_dpfifo_ai31:dpfifo.data[13]
data[14] => a_dpfifo_ai31:dpfifo.data[14]
data[15] => a_dpfifo_ai31:dpfifo.data[15]
data[16] => a_dpfifo_ai31:dpfifo.data[16]
data[17] => a_dpfifo_ai31:dpfifo.data[17]
data[18] => a_dpfifo_ai31:dpfifo.data[18]
data[19] => a_dpfifo_ai31:dpfifo.data[19]
data[20] => a_dpfifo_ai31:dpfifo.data[20]
data[21] => a_dpfifo_ai31:dpfifo.data[21]
data[22] => a_dpfifo_ai31:dpfifo.data[22]
data[23] => a_dpfifo_ai31:dpfifo.data[23]
data[24] => a_dpfifo_ai31:dpfifo.data[24]
data[25] => a_dpfifo_ai31:dpfifo.data[25]
data[26] => a_dpfifo_ai31:dpfifo.data[26]
data[27] => a_dpfifo_ai31:dpfifo.data[27]
data[28] => a_dpfifo_ai31:dpfifo.data[28]
data[29] => a_dpfifo_ai31:dpfifo.data[29]
data[30] => a_dpfifo_ai31:dpfifo.data[30]
data[31] => a_dpfifo_ai31:dpfifo.data[31]
data[32] => a_dpfifo_ai31:dpfifo.data[32]
data[33] => a_dpfifo_ai31:dpfifo.data[33]
data[34] => a_dpfifo_ai31:dpfifo.data[34]
data[35] => a_dpfifo_ai31:dpfifo.data[35]
data[36] => a_dpfifo_ai31:dpfifo.data[36]
empty <= a_dpfifo_ai31:dpfifo.empty
full <= a_dpfifo_ai31:dpfifo.full
q[0] <= a_dpfifo_ai31:dpfifo.q[0]
q[1] <= a_dpfifo_ai31:dpfifo.q[1]
q[2] <= a_dpfifo_ai31:dpfifo.q[2]
q[3] <= a_dpfifo_ai31:dpfifo.q[3]
q[4] <= a_dpfifo_ai31:dpfifo.q[4]
q[5] <= a_dpfifo_ai31:dpfifo.q[5]
q[6] <= a_dpfifo_ai31:dpfifo.q[6]
q[7] <= a_dpfifo_ai31:dpfifo.q[7]
q[8] <= a_dpfifo_ai31:dpfifo.q[8]
q[9] <= a_dpfifo_ai31:dpfifo.q[9]
q[10] <= a_dpfifo_ai31:dpfifo.q[10]
q[11] <= a_dpfifo_ai31:dpfifo.q[11]
q[12] <= a_dpfifo_ai31:dpfifo.q[12]
q[13] <= a_dpfifo_ai31:dpfifo.q[13]
q[14] <= a_dpfifo_ai31:dpfifo.q[14]
q[15] <= a_dpfifo_ai31:dpfifo.q[15]
q[16] <= a_dpfifo_ai31:dpfifo.q[16]
q[17] <= a_dpfifo_ai31:dpfifo.q[17]
q[18] <= a_dpfifo_ai31:dpfifo.q[18]
q[19] <= a_dpfifo_ai31:dpfifo.q[19]
q[20] <= a_dpfifo_ai31:dpfifo.q[20]
q[21] <= a_dpfifo_ai31:dpfifo.q[21]
q[22] <= a_dpfifo_ai31:dpfifo.q[22]
q[23] <= a_dpfifo_ai31:dpfifo.q[23]
q[24] <= a_dpfifo_ai31:dpfifo.q[24]
q[25] <= a_dpfifo_ai31:dpfifo.q[25]
q[26] <= a_dpfifo_ai31:dpfifo.q[26]
q[27] <= a_dpfifo_ai31:dpfifo.q[27]
q[28] <= a_dpfifo_ai31:dpfifo.q[28]
q[29] <= a_dpfifo_ai31:dpfifo.q[29]
q[30] <= a_dpfifo_ai31:dpfifo.q[30]
q[31] <= a_dpfifo_ai31:dpfifo.q[31]
q[32] <= a_dpfifo_ai31:dpfifo.q[32]
q[33] <= a_dpfifo_ai31:dpfifo.q[33]
q[34] <= a_dpfifo_ai31:dpfifo.q[34]
q[35] <= a_dpfifo_ai31:dpfifo.q[35]
q[36] <= a_dpfifo_ai31:dpfifo.q[36]
rdreq => a_dpfifo_ai31:dpfifo.rreq
sclr => a_dpfifo_ai31:dpfifo.sclr
wrreq => a_dpfifo_ai31:dpfifo.wreq


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1741:auto_generated|a_dpfifo_ai31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_kmb:rd_ptr_msb.aclr
aclr => cntr_1n7:usedw_counter.aclr
aclr => cntr_lmb:wr_ptr.aclr
clock => altsyncram_kqd1:FIFOram.clock0
clock => altsyncram_kqd1:FIFOram.clock1
clock => cntr_kmb:rd_ptr_msb.clock
clock => cntr_1n7:usedw_counter.clock
clock => cntr_lmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_kqd1:FIFOram.data_a[0]
data[1] => altsyncram_kqd1:FIFOram.data_a[1]
data[2] => altsyncram_kqd1:FIFOram.data_a[2]
data[3] => altsyncram_kqd1:FIFOram.data_a[3]
data[4] => altsyncram_kqd1:FIFOram.data_a[4]
data[5] => altsyncram_kqd1:FIFOram.data_a[5]
data[6] => altsyncram_kqd1:FIFOram.data_a[6]
data[7] => altsyncram_kqd1:FIFOram.data_a[7]
data[8] => altsyncram_kqd1:FIFOram.data_a[8]
data[9] => altsyncram_kqd1:FIFOram.data_a[9]
data[10] => altsyncram_kqd1:FIFOram.data_a[10]
data[11] => altsyncram_kqd1:FIFOram.data_a[11]
data[12] => altsyncram_kqd1:FIFOram.data_a[12]
data[13] => altsyncram_kqd1:FIFOram.data_a[13]
data[14] => altsyncram_kqd1:FIFOram.data_a[14]
data[15] => altsyncram_kqd1:FIFOram.data_a[15]
data[16] => altsyncram_kqd1:FIFOram.data_a[16]
data[17] => altsyncram_kqd1:FIFOram.data_a[17]
data[18] => altsyncram_kqd1:FIFOram.data_a[18]
data[19] => altsyncram_kqd1:FIFOram.data_a[19]
data[20] => altsyncram_kqd1:FIFOram.data_a[20]
data[21] => altsyncram_kqd1:FIFOram.data_a[21]
data[22] => altsyncram_kqd1:FIFOram.data_a[22]
data[23] => altsyncram_kqd1:FIFOram.data_a[23]
data[24] => altsyncram_kqd1:FIFOram.data_a[24]
data[25] => altsyncram_kqd1:FIFOram.data_a[25]
data[26] => altsyncram_kqd1:FIFOram.data_a[26]
data[27] => altsyncram_kqd1:FIFOram.data_a[27]
data[28] => altsyncram_kqd1:FIFOram.data_a[28]
data[29] => altsyncram_kqd1:FIFOram.data_a[29]
data[30] => altsyncram_kqd1:FIFOram.data_a[30]
data[31] => altsyncram_kqd1:FIFOram.data_a[31]
data[32] => altsyncram_kqd1:FIFOram.data_a[32]
data[33] => altsyncram_kqd1:FIFOram.data_a[33]
data[34] => altsyncram_kqd1:FIFOram.data_a[34]
data[35] => altsyncram_kqd1:FIFOram.data_a[35]
data[36] => altsyncram_kqd1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_kqd1:FIFOram.q_b[0]
q[1] <= altsyncram_kqd1:FIFOram.q_b[1]
q[2] <= altsyncram_kqd1:FIFOram.q_b[2]
q[3] <= altsyncram_kqd1:FIFOram.q_b[3]
q[4] <= altsyncram_kqd1:FIFOram.q_b[4]
q[5] <= altsyncram_kqd1:FIFOram.q_b[5]
q[6] <= altsyncram_kqd1:FIFOram.q_b[6]
q[7] <= altsyncram_kqd1:FIFOram.q_b[7]
q[8] <= altsyncram_kqd1:FIFOram.q_b[8]
q[9] <= altsyncram_kqd1:FIFOram.q_b[9]
q[10] <= altsyncram_kqd1:FIFOram.q_b[10]
q[11] <= altsyncram_kqd1:FIFOram.q_b[11]
q[12] <= altsyncram_kqd1:FIFOram.q_b[12]
q[13] <= altsyncram_kqd1:FIFOram.q_b[13]
q[14] <= altsyncram_kqd1:FIFOram.q_b[14]
q[15] <= altsyncram_kqd1:FIFOram.q_b[15]
q[16] <= altsyncram_kqd1:FIFOram.q_b[16]
q[17] <= altsyncram_kqd1:FIFOram.q_b[17]
q[18] <= altsyncram_kqd1:FIFOram.q_b[18]
q[19] <= altsyncram_kqd1:FIFOram.q_b[19]
q[20] <= altsyncram_kqd1:FIFOram.q_b[20]
q[21] <= altsyncram_kqd1:FIFOram.q_b[21]
q[22] <= altsyncram_kqd1:FIFOram.q_b[22]
q[23] <= altsyncram_kqd1:FIFOram.q_b[23]
q[24] <= altsyncram_kqd1:FIFOram.q_b[24]
q[25] <= altsyncram_kqd1:FIFOram.q_b[25]
q[26] <= altsyncram_kqd1:FIFOram.q_b[26]
q[27] <= altsyncram_kqd1:FIFOram.q_b[27]
q[28] <= altsyncram_kqd1:FIFOram.q_b[28]
q[29] <= altsyncram_kqd1:FIFOram.q_b[29]
q[30] <= altsyncram_kqd1:FIFOram.q_b[30]
q[31] <= altsyncram_kqd1:FIFOram.q_b[31]
q[32] <= altsyncram_kqd1:FIFOram.q_b[32]
q[33] <= altsyncram_kqd1:FIFOram.q_b[33]
q[34] <= altsyncram_kqd1:FIFOram.q_b[34]
q[35] <= altsyncram_kqd1:FIFOram.q_b[35]
q[36] <= altsyncram_kqd1:FIFOram.q_b[36]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_kmb:rd_ptr_msb.sclr
sclr => cntr_1n7:usedw_counter.sclr
sclr => cntr_lmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_kqd1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_1n7:usedw_counter.updown
wreq => cntr_lmb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1741:auto_generated|a_dpfifo_ai31:dpfifo|altsyncram_kqd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1741:auto_generated|a_dpfifo_ai31:dpfifo|cmpr_7r8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1741:auto_generated|a_dpfifo_ai31:dpfifo|cmpr_7r8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1741:auto_generated|a_dpfifo_ai31:dpfifo|cntr_kmb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1741:auto_generated|a_dpfifo_ai31:dpfifo|cntr_1n7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1741:auto_generated|a_dpfifo_ai31:dpfifo|cntr_lmb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst
ctl_clk => ctl_clk.IN8
ctl_reset_n => ctl_reset_n.IN8
cfg_interface_width[0] => cfg_local_data_width[0].DATAIN
cfg_interface_width[0] => cfg_dram_data_width[0].DATAIN
cfg_interface_width[1] => cfg_local_data_width[1].DATAIN
cfg_interface_width[1] => cfg_dram_data_width[1].DATAIN
cfg_interface_width[2] => cfg_local_data_width[2].DATAIN
cfg_interface_width[2] => cfg_dram_data_width[2].DATAIN
cfg_interface_width[3] => Add0.IN10
cfg_interface_width[3] => cfg_local_data_width.DATAA
cfg_interface_width[3] => cfg_dram_data_width[3].DATAIN
cfg_interface_width[4] => Add0.IN9
cfg_interface_width[4] => cfg_local_data_width.DATAA
cfg_interface_width[4] => cfg_dram_data_width[4].DATAIN
cfg_interface_width[5] => Add0.IN8
cfg_interface_width[5] => cfg_local_data_width.DATAA
cfg_interface_width[5] => cfg_dram_data_width[5].DATAIN
cfg_interface_width[6] => Add0.IN7
cfg_interface_width[6] => cfg_local_data_width.DATAA
cfg_interface_width[6] => cfg_dram_data_width[6].DATAIN
cfg_interface_width[7] => Add0.IN6
cfg_interface_width[7] => cfg_local_data_width.DATAA
cfg_interface_width[7] => cfg_dram_data_width[7].DATAIN
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN8
cfg_gen_sbe[0] => inject_data_error.DATAA
cfg_gen_dbe[0] => inject_data_error.OUTPUTSELECT
cfg_gen_dbe[0] => inject_data_error[1].DATAIN
cfg_enable_intr[0] => always42.IN0
cfg_mask_sbe_intr[0] => int_interruptable_error_detected.IN1
cfg_mask_dbe_intr[0] => int_interruptable_error_detected.IN1
cfg_mask_corr_dropped_intr[0] => int_interruptable_error_detected.IN0
cfg_clr_intr[0] => int_sbe_error.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_error.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_ecc_interrupt.OUTPUTSELECT
wdatap_dm[0] => int_encoder_output_dm_r[0].DATAIN
wdatap_dm[1] => int_encoder_output_dm_r[1].DATAIN
wdatap_dm[2] => int_encoder_output_dm_r[2].DATAIN
wdatap_dm[3] => int_encoder_output_dm_r[3].DATAIN
wdatap_data[0] => encoder_inst_per_drate[0].input_data[0].IN1
wdatap_data[1] => encoder_inst_per_drate[0].input_data[1].IN1
wdatap_data[2] => encoder_inst_per_drate[0].input_data[2].IN1
wdatap_data[3] => encoder_inst_per_drate[0].input_data[3].IN1
wdatap_data[4] => encoder_inst_per_drate[0].input_data[4].IN1
wdatap_data[5] => encoder_inst_per_drate[0].input_data[5].IN1
wdatap_data[6] => encoder_inst_per_drate[0].input_data[6].IN1
wdatap_data[7] => encoder_inst_per_drate[0].input_data[7].IN1
wdatap_data[8] => encoder_inst_per_drate[0].input_data[8].IN1
wdatap_data[9] => encoder_inst_per_drate[0].input_data[9].IN1
wdatap_data[10] => encoder_inst_per_drate[0].input_data[10].IN1
wdatap_data[11] => encoder_inst_per_drate[0].input_data[11].IN1
wdatap_data[12] => encoder_inst_per_drate[0].input_data[12].IN1
wdatap_data[13] => encoder_inst_per_drate[0].input_data[13].IN1
wdatap_data[14] => encoder_inst_per_drate[0].input_data[14].IN1
wdatap_data[15] => encoder_inst_per_drate[0].input_data[15].IN1
wdatap_data[16] => encoder_inst_per_drate[1].input_data[0].IN1
wdatap_data[17] => encoder_inst_per_drate[1].input_data[1].IN1
wdatap_data[18] => encoder_inst_per_drate[1].input_data[2].IN1
wdatap_data[19] => encoder_inst_per_drate[1].input_data[3].IN1
wdatap_data[20] => encoder_inst_per_drate[1].input_data[4].IN1
wdatap_data[21] => encoder_inst_per_drate[1].input_data[5].IN1
wdatap_data[22] => encoder_inst_per_drate[1].input_data[6].IN1
wdatap_data[23] => encoder_inst_per_drate[1].input_data[7].IN1
wdatap_data[24] => encoder_inst_per_drate[1].input_data[8].IN1
wdatap_data[25] => encoder_inst_per_drate[1].input_data[9].IN1
wdatap_data[26] => encoder_inst_per_drate[1].input_data[10].IN1
wdatap_data[27] => encoder_inst_per_drate[1].input_data[11].IN1
wdatap_data[28] => encoder_inst_per_drate[1].input_data[12].IN1
wdatap_data[29] => encoder_inst_per_drate[1].input_data[13].IN1
wdatap_data[30] => encoder_inst_per_drate[1].input_data[14].IN1
wdatap_data[31] => encoder_inst_per_drate[1].input_data[15].IN1
wdatap_rmw_partial_data[0] => encoder_inst_per_drate[0].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[1] => encoder_inst_per_drate[0].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[2] => encoder_inst_per_drate[0].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[3] => encoder_inst_per_drate[0].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[4] => encoder_inst_per_drate[0].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[5] => encoder_inst_per_drate[0].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[6] => encoder_inst_per_drate[0].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[7] => encoder_inst_per_drate[0].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[8] => encoder_inst_per_drate[0].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[9] => encoder_inst_per_drate[0].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[10] => encoder_inst_per_drate[0].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[11] => encoder_inst_per_drate[0].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[12] => encoder_inst_per_drate[0].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[13] => encoder_inst_per_drate[0].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[14] => encoder_inst_per_drate[0].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[15] => encoder_inst_per_drate[0].input_rmw_partial_data[15].IN1
wdatap_rmw_partial_data[16] => encoder_inst_per_drate[1].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[17] => encoder_inst_per_drate[1].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[18] => encoder_inst_per_drate[1].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[19] => encoder_inst_per_drate[1].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[20] => encoder_inst_per_drate[1].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[21] => encoder_inst_per_drate[1].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[22] => encoder_inst_per_drate[1].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[23] => encoder_inst_per_drate[1].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[24] => encoder_inst_per_drate[1].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[25] => encoder_inst_per_drate[1].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[26] => encoder_inst_per_drate[1].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[27] => encoder_inst_per_drate[1].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[28] => encoder_inst_per_drate[1].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[29] => encoder_inst_per_drate[1].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[30] => encoder_inst_per_drate[1].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[31] => encoder_inst_per_drate[1].input_rmw_partial_data[15].IN1
wdatap_rmw_correct_data[0] => encoder_inst_per_drate[0].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[1] => encoder_inst_per_drate[0].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[2] => encoder_inst_per_drate[0].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[3] => encoder_inst_per_drate[0].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[4] => encoder_inst_per_drate[0].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[5] => encoder_inst_per_drate[0].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[6] => encoder_inst_per_drate[0].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[7] => encoder_inst_per_drate[0].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[8] => encoder_inst_per_drate[0].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[9] => encoder_inst_per_drate[0].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[10] => encoder_inst_per_drate[0].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[11] => encoder_inst_per_drate[0].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[12] => encoder_inst_per_drate[0].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[13] => encoder_inst_per_drate[0].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[14] => encoder_inst_per_drate[0].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[15] => encoder_inst_per_drate[0].input_rmw_correct_data[15].IN1
wdatap_rmw_correct_data[16] => encoder_inst_per_drate[1].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[17] => encoder_inst_per_drate[1].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[18] => encoder_inst_per_drate[1].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[19] => encoder_inst_per_drate[1].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[20] => encoder_inst_per_drate[1].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[21] => encoder_inst_per_drate[1].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[22] => encoder_inst_per_drate[1].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[23] => encoder_inst_per_drate[1].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[24] => encoder_inst_per_drate[1].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[25] => encoder_inst_per_drate[1].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[26] => encoder_inst_per_drate[1].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[27] => encoder_inst_per_drate[1].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[28] => encoder_inst_per_drate[1].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[29] => encoder_inst_per_drate[1].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[30] => encoder_inst_per_drate[1].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[31] => encoder_inst_per_drate[1].input_rmw_correct_data[15].IN1
wdatap_rmw_partial => wdatap_rmw_partial_r.DATAIN
wdatap_rmw_correct => wdatap_rmw_correct_r.DATAIN
wdatap_ecc_code[0] => encoder_inst_per_drate[0].input_ecc_code[0].IN3
wdatap_ecc_code[1] => encoder_inst_per_drate[0].input_ecc_code[1].IN3
wdatap_ecc_code[2] => encoder_inst_per_drate[0].input_ecc_code[2].IN3
wdatap_ecc_code[3] => encoder_inst_per_drate[0].input_ecc_code[3].IN3
wdatap_ecc_code[4] => encoder_inst_per_drate[0].input_ecc_code[4].IN3
wdatap_ecc_code[5] => encoder_inst_per_drate[0].input_ecc_code[5].IN3
wdatap_ecc_code[6] => encoder_inst_per_drate[0].input_ecc_code[6].IN3
wdatap_ecc_code[7] => encoder_inst_per_drate[0].input_ecc_code[7].IN3
wdatap_ecc_code[8] => encoder_inst_per_drate[1].input_ecc_code[0].IN3
wdatap_ecc_code[9] => encoder_inst_per_drate[1].input_ecc_code[1].IN3
wdatap_ecc_code[10] => encoder_inst_per_drate[1].input_ecc_code[2].IN3
wdatap_ecc_code[11] => encoder_inst_per_drate[1].input_ecc_code[3].IN3
wdatap_ecc_code[12] => encoder_inst_per_drate[1].input_ecc_code[4].IN3
wdatap_ecc_code[13] => encoder_inst_per_drate[1].input_ecc_code[5].IN3
wdatap_ecc_code[14] => encoder_inst_per_drate[1].input_ecc_code[6].IN3
wdatap_ecc_code[15] => encoder_inst_per_drate[1].input_ecc_code[7].IN3
wdatap_ecc_code_overwrite[0] => encoder_inst_per_drate[0].input_ecc_code_overwrite.IN1
wdatap_ecc_code_overwrite[1] => encoder_inst_per_drate[1].input_ecc_code_overwrite.IN1
rdatap_rcvd_addr[0] => int_err_addr.DATAB
rdatap_rcvd_addr[0] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[1] => int_err_addr.DATAB
rdatap_rcvd_addr[1] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[2] => int_err_addr.DATAB
rdatap_rcvd_addr[2] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[3] => int_err_addr.DATAB
rdatap_rcvd_addr[3] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[4] => int_err_addr.DATAB
rdatap_rcvd_addr[4] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[5] => int_err_addr.DATAB
rdatap_rcvd_addr[5] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[6] => int_err_addr.DATAB
rdatap_rcvd_addr[6] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[7] => int_err_addr.DATAB
rdatap_rcvd_addr[7] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[8] => int_err_addr.DATAB
rdatap_rcvd_addr[8] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[9] => int_err_addr.DATAB
rdatap_rcvd_addr[9] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[10] => int_err_addr.DATAB
rdatap_rcvd_addr[10] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[11] => int_err_addr.DATAB
rdatap_rcvd_addr[11] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[12] => int_err_addr.DATAB
rdatap_rcvd_addr[12] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[13] => int_err_addr.DATAB
rdatap_rcvd_addr[13] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[14] => int_err_addr.DATAB
rdatap_rcvd_addr[14] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[15] => int_err_addr.DATAB
rdatap_rcvd_addr[15] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[16] => int_err_addr.DATAB
rdatap_rcvd_addr[16] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[17] => int_err_addr.DATAB
rdatap_rcvd_addr[17] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[18] => int_err_addr.DATAB
rdatap_rcvd_addr[18] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[19] => int_err_addr.DATAB
rdatap_rcvd_addr[19] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[20] => int_err_addr.DATAB
rdatap_rcvd_addr[20] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[21] => int_err_addr.DATAB
rdatap_rcvd_addr[21] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[22] => int_err_addr.DATAB
rdatap_rcvd_addr[22] => int_corr_dropped_addr.DATAB
rdatap_rcvd_cmd => int_sbe_detected.IN1
rdatap_rcvd_cmd => int_dbe_detected.IN1
rdatap_rcvd_cmd => int_sbe_store.IN1
rdatap_rcvd_cmd => int_dbe_store.IN1
rdatap_rcvd_corr_dropped => int_corr_dropped.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_interruptable_error_detected.IN1
rdatap_rcvd_corr_dropped => int_corr_dropped_count.DATAB
afi_rdata[0] => decoder_inst_per_drate[0].input_data[0].IN1
afi_rdata[1] => decoder_inst_per_drate[0].input_data[1].IN1
afi_rdata[2] => decoder_inst_per_drate[0].input_data[2].IN1
afi_rdata[3] => decoder_inst_per_drate[0].input_data[3].IN1
afi_rdata[4] => decoder_inst_per_drate[0].input_data[4].IN1
afi_rdata[5] => decoder_inst_per_drate[0].input_data[5].IN1
afi_rdata[6] => decoder_inst_per_drate[0].input_data[6].IN1
afi_rdata[7] => decoder_inst_per_drate[0].input_data[7].IN1
afi_rdata[8] => decoder_inst_per_drate[0].input_data[8].IN1
afi_rdata[9] => decoder_inst_per_drate[0].input_data[9].IN1
afi_rdata[10] => decoder_inst_per_drate[0].input_data[10].IN1
afi_rdata[11] => decoder_inst_per_drate[0].input_data[11].IN1
afi_rdata[12] => decoder_inst_per_drate[0].input_data[12].IN1
afi_rdata[13] => decoder_inst_per_drate[0].input_data[13].IN1
afi_rdata[14] => decoder_inst_per_drate[0].input_data[14].IN1
afi_rdata[15] => decoder_inst_per_drate[0].input_data[15].IN1
afi_rdata[16] => decoder_inst_per_drate[1].input_data[0].IN1
afi_rdata[17] => decoder_inst_per_drate[1].input_data[1].IN1
afi_rdata[18] => decoder_inst_per_drate[1].input_data[2].IN1
afi_rdata[19] => decoder_inst_per_drate[1].input_data[3].IN1
afi_rdata[20] => decoder_inst_per_drate[1].input_data[4].IN1
afi_rdata[21] => decoder_inst_per_drate[1].input_data[5].IN1
afi_rdata[22] => decoder_inst_per_drate[1].input_data[6].IN1
afi_rdata[23] => decoder_inst_per_drate[1].input_data[7].IN1
afi_rdata[24] => decoder_inst_per_drate[1].input_data[8].IN1
afi_rdata[25] => decoder_inst_per_drate[1].input_data[9].IN1
afi_rdata[26] => decoder_inst_per_drate[1].input_data[10].IN1
afi_rdata[27] => decoder_inst_per_drate[1].input_data[11].IN1
afi_rdata[28] => decoder_inst_per_drate[1].input_data[12].IN1
afi_rdata[29] => decoder_inst_per_drate[1].input_data[13].IN1
afi_rdata[30] => decoder_inst_per_drate[1].input_data[14].IN1
afi_rdata[31] => decoder_inst_per_drate[1].input_data[15].IN1
afi_rdata_valid[0] => decoder_inst_per_drate[1].input_data_valid.IN2
ecc_rdata[0] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[1] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[2] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[3] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[4] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[5] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[6] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[7] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[8] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[9] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[10] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[11] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[12] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[13] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[14] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[15] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[16] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[17] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[18] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[19] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[20] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[21] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[22] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[23] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[24] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[25] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[26] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[27] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[28] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[29] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[30] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[31] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[0] <= int_encoder_output_dm_r[0].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[1] <= int_encoder_output_dm_r[1].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[2] <= int_encoder_output_dm_r[2].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[3] <= int_encoder_output_dm_r[3].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[0] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[1] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[2] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[3] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[4] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[5] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[6] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[7] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[8] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[9] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[10] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[11] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[12] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[13] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[14] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[15] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[16] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[17] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[18] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[19] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[20] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[21] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[22] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[23] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[24] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[25] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[26] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[27] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[28] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[29] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[30] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[31] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[0] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[1] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[0] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[1] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[0] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[1] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[2] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[3] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[4] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[5] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[6] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[7] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[8] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[9] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[10] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[11] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[12] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[13] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[14] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[15] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_interrupt <= int_ecc_interrupt.DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_error[0] <= int_sbe_error[0].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_error[0] <= int_dbe_error[0].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[0] <= int_sbe_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[1] <= int_sbe_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[2] <= int_sbe_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[3] <= int_sbe_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[4] <= int_sbe_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[5] <= int_sbe_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[6] <= int_sbe_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[7] <= int_sbe_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[0] <= int_dbe_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[1] <= int_dbe_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[2] <= int_dbe_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[3] <= int_dbe_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[4] <= int_dbe_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[5] <= int_dbe_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[6] <= int_dbe_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[7] <= int_dbe_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[0] <= int_err_addr[0].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[1] <= int_err_addr[1].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[2] <= int_err_addr[2].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[3] <= int_err_addr[3].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[4] <= int_err_addr[4].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[5] <= int_err_addr[5].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[6] <= int_err_addr[6].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[7] <= int_err_addr[7].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[8] <= int_err_addr[8].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[9] <= int_err_addr[9].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[10] <= int_err_addr[10].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[11] <= int_err_addr[11].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[12] <= int_err_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[13] <= int_err_addr[13].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[14] <= int_err_addr[14].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[15] <= int_err_addr[15].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[16] <= int_err_addr[16].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[17] <= int_err_addr[17].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[18] <= int_err_addr[18].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[19] <= int_err_addr[19].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[20] <= int_err_addr[20].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[21] <= int_err_addr[21].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[22] <= int_err_addr[22].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped[0] <= int_corr_dropped[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[0] <= int_corr_dropped_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[1] <= int_corr_dropped_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[2] <= int_corr_dropped_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[3] <= int_corr_dropped_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[4] <= int_corr_dropped_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[5] <= int_corr_dropped_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[6] <= int_corr_dropped_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[7] <= int_corr_dropped_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[0] <= int_corr_dropped_addr[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[1] <= int_corr_dropped_addr[1].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[2] <= int_corr_dropped_addr[2].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[3] <= int_corr_dropped_addr[3].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[4] <= int_corr_dropped_addr[4].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[5] <= int_corr_dropped_addr[5].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[6] <= int_corr_dropped_addr[6].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[7] <= int_corr_dropped_addr[7].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[8] <= int_corr_dropped_addr[8].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[9] <= int_corr_dropped_addr[9].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[10] <= int_corr_dropped_addr[10].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[11] <= int_corr_dropped_addr[11].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[12] <= int_corr_dropped_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[13] <= int_corr_dropped_addr[13].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[14] <= int_corr_dropped_addr[14].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[15] <= int_corr_dropped_addr[15].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[16] <= int_corr_dropped_addr[16].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[17] <= int_corr_dropped_addr[17].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[18] <= int_corr_dropped_addr[18].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[19] <= int_corr_dropped_addr[19].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[20] <= int_corr_dropped_addr[20].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[21] <= int_corr_dropped_addr[21].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[22] <= int_corr_dropped_addr[22].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst
ctl_clk => power_down_chip_req[0].CLK
ctl_clk => power_down_cnt[0].CLK
ctl_clk => power_down_cnt[1].CLK
ctl_clk => power_down_cnt[2].CLK
ctl_clk => power_down_cnt[3].CLK
ctl_clk => power_down_cnt[4].CLK
ctl_clk => power_down_cnt[5].CLK
ctl_clk => power_down_cnt[6].CLK
ctl_clk => power_down_cnt[7].CLK
ctl_clk => power_down_cnt[8].CLK
ctl_clk => power_down_cnt[9].CLK
ctl_clk => power_down_cnt[10].CLK
ctl_clk => power_down_cnt[11].CLK
ctl_clk => power_down_cnt[12].CLK
ctl_clk => power_down_cnt[13].CLK
ctl_clk => power_down_cnt[14].CLK
ctl_clk => power_down_cnt[15].CLK
ctl_clk => no_command_r1.CLK
ctl_clk => cs_refresh_req[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[1].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[2].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[3].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[4].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[5].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[6].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[7].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[8].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[9].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[10].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[11].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[12].CLK
ctl_clk => sideband_in_refresh[0]~reg0.CLK
ctl_clk => power_saving_logic_per_chip[0].int_zq_cal_req.CLK
ctl_clk => power_saving_logic_per_chip[0].int_enter_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[2].CLK
ctl_clk => disable_clk[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state_busy.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state[1].CLK
ctl_clk => trk_rfsh_cntr[0][0].CLK
ctl_clk => trk_rfsh_cntr[0][1].CLK
ctl_clk => trk_rfsh_cntr[0][2].CLK
ctl_clk => init_req[0].CLK
ctl_clk => dqstrk_exit[0].CLK
ctl_clk => afi_ctl_refresh_done[0]~reg0.CLK
ctl_clk => do_refresh_req[0].CLK
ctl_clk => do_pch_all_req[0].CLK
ctl_clk => doing_zqcal[0].CLK
ctl_clk => do_zqcal_req[0].CLK
ctl_clk => do_self_rfsh_req[0].CLK
ctl_clk => do_deep_pdown[0].CLK
ctl_clk => do_power_down[0].CLK
ctl_clk => stall_arbiter[0].CLK
ctl_clk => int_stall_chip[0].CLK
ctl_clk => power_saving_logic_per_chip[0].state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].state[2].CLK
ctl_clk => power_saving_logic_per_chip[0].state[3].CLK
ctl_clk => power_saving_logic_per_chip[0].state[4].CLK
ctl_clk => power_saving_logic_per_chip[0].state[5].CLK
ctl_clk => power_saving_logic_per_chip[0].state[6].CLK
ctl_clk => power_saving_logic_per_chip[0].state[7].CLK
ctl_clk => power_saving_logic_per_chip[0].state[8].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_exit.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_entry.CLK
ctl_clk => power_saving_logic_per_chip[0].int_exit_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state_busy_r.CLK
ctl_clk => power_saving_logic_per_chip[0].int_disable_clk_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_self_refresh_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_deep_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[5].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[6].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[7].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[8].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[9].CLK
ctl_clk => afi_seq_busy_r2[0].CLK
ctl_clk => afi_seq_busy_r[0].CLK
ctl_clk => do_self_rfsh_r[0].CLK
ctl_clk => self_rfsh_req_r.CLK
ctl_clk => deep_pdown_chip_req[0].CLK
ctl_clk => self_refresh_chip_req[0].CLK
ctl_clk => do_refresh_to_all_chip_r.CLK
ctl_clk => do_self_rfsh_req_r2[0].CLK
ctl_clk => do_self_rfsh_req_r1[0].CLK
ctl_clk => sb_tbp_precharge_all[3]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[2]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[1]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[0]~reg0.CLK
ctl_clk => sb_do_zq_cal[0]~reg0.CLK
ctl_clk => sb_do_deep_pdown[0]~reg0.CLK
ctl_clk => sb_do_power_down[0]~reg0.CLK
ctl_clk => sb_do_self_refresh[0]~reg0.CLK
ctl_clk => sb_do_refresh[0]~reg0.CLK
ctl_clk => sb_do_precharge_all[0]~reg0.CLK
ctl_clk => tcom_not_running_pipe[0][0].CLK
ctl_clk => tcom_not_running_pipe[0][1].CLK
ctl_clk => tcom_not_running_pipe[0][2].CLK
ctl_clk => tcom_not_running_pipe[0][3].CLK
ctl_clk => tcom_not_running_pipe[0][4].CLK
ctl_clk => tcom_not_running_pipe[0][5].CLK
ctl_clk => tcom_not_running_pipe[0][6].CLK
ctl_clk => tcom_not_running_pipe[0][7].CLK
ctl_clk => tcom_not_running_pipe[0][8].CLK
ctl_clk => tcom_not_running_pipe[0][9].CLK
ctl_clk => tcom_not_running_pipe[0][10].CLK
ctl_clk => tcom_not_running_pipe[0][11].CLK
ctl_clk => tcom_not_running_pipe[0][12].CLK
ctl_clk => tcom_not_running_pipe[0][13].CLK
ctl_clk => tcom_not_running_pipe[0][14].CLK
ctl_clk => tcom_not_running_pipe[0][15].CLK
ctl_reset_n => trk_rfsh_cntr[0][0].ACLR
ctl_reset_n => trk_rfsh_cntr[0][1].ACLR
ctl_reset_n => trk_rfsh_cntr[0][2].ACLR
ctl_reset_n => init_req[0].ACLR
ctl_reset_n => dqstrk_exit[0].ACLR
ctl_reset_n => afi_ctl_refresh_done[0]~reg0.ACLR
ctl_reset_n => do_refresh_req[0].ACLR
ctl_reset_n => do_pch_all_req[0].ACLR
ctl_reset_n => doing_zqcal[0].ACLR
ctl_reset_n => do_zqcal_req[0].ACLR
ctl_reset_n => do_self_rfsh_req[0].ACLR
ctl_reset_n => do_deep_pdown[0].ACLR
ctl_reset_n => do_power_down[0].ACLR
ctl_reset_n => stall_arbiter[0].ACLR
ctl_reset_n => int_stall_chip[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[0].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[8].ACLR
ctl_reset_n => sb_do_zq_cal[0]~reg0.ACLR
ctl_reset_n => sb_do_deep_pdown[0]~reg0.ACLR
ctl_reset_n => sb_do_power_down[0]~reg0.ACLR
ctl_reset_n => sb_do_self_refresh[0]~reg0.ACLR
ctl_reset_n => sb_do_refresh[0]~reg0.ACLR
ctl_reset_n => sb_do_precharge_all[0]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[3]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[2]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[1]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[0]~reg0.ACLR
ctl_reset_n => sideband_in_refresh[0]~reg0.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_zq_cal_req.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_enter_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[2].ACLR
ctl_reset_n => tcom_not_running_pipe[0][0].ACLR
ctl_reset_n => tcom_not_running_pipe[0][1].ACLR
ctl_reset_n => tcom_not_running_pipe[0][2].ACLR
ctl_reset_n => tcom_not_running_pipe[0][3].ACLR
ctl_reset_n => tcom_not_running_pipe[0][4].ACLR
ctl_reset_n => tcom_not_running_pipe[0][5].ACLR
ctl_reset_n => tcom_not_running_pipe[0][6].ACLR
ctl_reset_n => tcom_not_running_pipe[0][7].ACLR
ctl_reset_n => tcom_not_running_pipe[0][8].ACLR
ctl_reset_n => tcom_not_running_pipe[0][9].ACLR
ctl_reset_n => tcom_not_running_pipe[0][10].ACLR
ctl_reset_n => tcom_not_running_pipe[0][11].ACLR
ctl_reset_n => tcom_not_running_pipe[0][12].ACLR
ctl_reset_n => tcom_not_running_pipe[0][13].ACLR
ctl_reset_n => tcom_not_running_pipe[0][14].ACLR
ctl_reset_n => tcom_not_running_pipe[0][15].ACLR
ctl_reset_n => do_refresh_to_all_chip_r.ACLR
ctl_reset_n => do_self_rfsh_req_r2[0].ACLR
ctl_reset_n => do_self_rfsh_req_r1[0].ACLR
ctl_reset_n => do_self_rfsh_r[0].ACLR
ctl_reset_n => self_rfsh_req_r.ACLR
ctl_reset_n => deep_pdown_chip_req[0].ACLR
ctl_reset_n => self_refresh_chip_req[0].ACLR
ctl_reset_n => afi_seq_busy_r2[0].ACLR
ctl_reset_n => afi_seq_busy_r[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[8].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[9].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_deep_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_self_refresh_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_disable_clk_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state_busy_r.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_exit_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_exit.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_entry.ACLR
ctl_reset_n => disable_clk[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state_busy.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[0].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[2].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[3].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[4].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[5].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[6].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[7].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[8].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[9].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[10].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[11].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[12].ACLR
ctl_reset_n => cs_refresh_req[0].ACLR
ctl_reset_n => power_down_chip_req[0].ACLR
ctl_reset_n => no_command_r1.ACLR
ctl_reset_n => power_down_cnt[0].ACLR
ctl_reset_n => power_down_cnt[1].ACLR
ctl_reset_n => power_down_cnt[2].ACLR
ctl_reset_n => power_down_cnt[3].ACLR
ctl_reset_n => power_down_cnt[4].ACLR
ctl_reset_n => power_down_cnt[5].ACLR
ctl_reset_n => power_down_cnt[6].ACLR
ctl_reset_n => power_down_cnt[7].ACLR
ctl_reset_n => power_down_cnt[8].ACLR
ctl_reset_n => power_down_cnt[9].ACLR
ctl_reset_n => power_down_cnt[10].ACLR
ctl_reset_n => power_down_cnt[11].ACLR
ctl_reset_n => power_down_cnt[12].ACLR
ctl_reset_n => power_down_cnt[13].ACLR
ctl_reset_n => power_down_cnt[14].ACLR
ctl_reset_n => power_down_cnt[15].ACLR
rfsh_req => refresh_chip_req.OUTPUTSELECT
rfsh_req => refresh_req.DATAB
rfsh_chip[0] => refresh_chip_req.DATAB
rfsh_ack <= do_refresh.DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_req => self_refresh_chip_req.OUTPUTSELECT
self_rfsh_req => self_rfsh_req_r.IN0
self_rfsh_req => always39.IN1
self_rfsh_req => always42.IN1
self_rfsh_req => always43.IN0
self_rfsh_chip[0] => self_refresh_chip_req.DATAB
self_rfsh_chip[0] => self_rfsh_req_r.IN1
self_rfsh_chip[0] => always39.IN1
self_rfsh_ack <= power_saving_logic_per_chip[0].int_do_self_refresh.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_req => deep_pdown_chip_req.OUTPUTSELECT
deep_powerdn_chip[0] => deep_pdown_chip_req.DATAB
deep_powerdn_ack <= do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
power_down_ack <= do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
stall_row_arbiter <= stall_arbiter[0].DB_MAX_OUTPUT_PORT_TYPE
stall_col_arbiter <= stall_arbiter[0].DB_MAX_OUTPUT_PORT_TYPE
stall_chip[0] <= stall_chip.DB_MAX_OUTPUT_PORT_TYPE
sb_do_precharge_all[0] <= sb_do_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_refresh[0] <= sb_do_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_self_refresh[0] <= sb_do_self_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_power_down[0] <= sb_do_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_deep_pdown[0] <= sb_do_deep_pdown[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_zq_cal[0] <= sb_do_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[0] <= sb_tbp_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[1] <= sb_tbp_precharge_all[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[2] <= sb_tbp_precharge_all[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[3] <= sb_tbp_precharge_all[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_clk_disable[0] <= int_disable_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_req <= int_init_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_req <= <GND>
ctl_cal_success => always42.IN1
ctl_cal_success => init_req.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => Selector8.IN9
ctl_cal_success => Selector13.IN1
cmd_gen_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[1] => ~NO_FANOUT~
tbp_chipsel[2] => ~NO_FANOUT~
tbp_chipsel[3] => ~NO_FANOUT~
tbp_load[0] => ~NO_FANOUT~
tbp_load[1] => ~NO_FANOUT~
tbp_load[2] => ~NO_FANOUT~
tbp_load[3] => ~NO_FANOUT~
t_param_arf_to_valid[0] => LessThan4.IN10
t_param_arf_to_valid[1] => LessThan4.IN9
t_param_arf_to_valid[2] => LessThan4.IN8
t_param_arf_to_valid[3] => LessThan4.IN7
t_param_arf_to_valid[4] => LessThan4.IN6
t_param_arf_to_valid[5] => LessThan4.IN5
t_param_arf_to_valid[6] => LessThan4.IN4
t_param_arf_to_valid[7] => LessThan4.IN3
t_param_arf_to_valid[8] => LessThan4.IN2
t_param_arf_period[0] => LessThan7.IN13
t_param_arf_period[1] => LessThan7.IN12
t_param_arf_period[2] => LessThan7.IN11
t_param_arf_period[3] => LessThan7.IN10
t_param_arf_period[4] => LessThan7.IN9
t_param_arf_period[5] => LessThan7.IN8
t_param_arf_period[6] => LessThan7.IN7
t_param_arf_period[7] => LessThan7.IN6
t_param_arf_period[8] => LessThan7.IN5
t_param_arf_period[9] => LessThan7.IN4
t_param_arf_period[10] => LessThan7.IN3
t_param_arf_period[11] => LessThan7.IN2
t_param_arf_period[12] => LessThan7.IN1
t_param_pch_all_to_valid[0] => LessThan3.IN10
t_param_pch_all_to_valid[1] => LessThan3.IN9
t_param_pch_all_to_valid[2] => LessThan3.IN8
t_param_pch_all_to_valid[3] => LessThan3.IN7
t_param_srf_to_valid[0] => LessThan5.IN10
t_param_srf_to_valid[1] => LessThan5.IN9
t_param_srf_to_valid[2] => LessThan5.IN8
t_param_srf_to_valid[3] => LessThan5.IN7
t_param_srf_to_valid[4] => LessThan5.IN6
t_param_srf_to_valid[5] => LessThan5.IN5
t_param_srf_to_valid[6] => LessThan5.IN4
t_param_srf_to_valid[7] => LessThan5.IN3
t_param_srf_to_valid[8] => LessThan5.IN2
t_param_srf_to_valid[9] => LessThan5.IN1
t_param_srf_to_zq_cal[0] => Equal6.IN9
t_param_srf_to_zq_cal[1] => Equal6.IN8
t_param_srf_to_zq_cal[2] => Equal6.IN7
t_param_srf_to_zq_cal[3] => Equal6.IN6
t_param_srf_to_zq_cal[4] => Equal6.IN5
t_param_srf_to_zq_cal[5] => Equal6.IN4
t_param_srf_to_zq_cal[6] => Equal6.IN3
t_param_srf_to_zq_cal[7] => Equal6.IN2
t_param_srf_to_zq_cal[8] => Equal6.IN1
t_param_pdn_to_valid[0] => LessThan6.IN10
t_param_pdn_to_valid[1] => LessThan6.IN9
t_param_pdn_to_valid[2] => LessThan6.IN8
t_param_pdn_to_valid[3] => LessThan6.IN7
t_param_pdn_period[0] => LessThan8.IN16
t_param_pdn_period[0] => Equal9.IN31
t_param_pdn_period[1] => LessThan8.IN15
t_param_pdn_period[1] => Equal9.IN30
t_param_pdn_period[2] => LessThan8.IN14
t_param_pdn_period[2] => Equal9.IN29
t_param_pdn_period[3] => LessThan8.IN13
t_param_pdn_period[3] => Equal9.IN28
t_param_pdn_period[4] => LessThan8.IN12
t_param_pdn_period[4] => Equal9.IN27
t_param_pdn_period[5] => LessThan8.IN11
t_param_pdn_period[5] => Equal9.IN26
t_param_pdn_period[6] => LessThan8.IN10
t_param_pdn_period[6] => Equal9.IN25
t_param_pdn_period[7] => LessThan8.IN9
t_param_pdn_period[7] => Equal9.IN24
t_param_pdn_period[8] => LessThan8.IN8
t_param_pdn_period[8] => Equal9.IN23
t_param_pdn_period[9] => LessThan8.IN7
t_param_pdn_period[9] => Equal9.IN22
t_param_pdn_period[10] => LessThan8.IN6
t_param_pdn_period[10] => Equal9.IN21
t_param_pdn_period[11] => LessThan8.IN5
t_param_pdn_period[11] => Equal9.IN20
t_param_pdn_period[12] => LessThan8.IN4
t_param_pdn_period[12] => Equal9.IN19
t_param_pdn_period[13] => LessThan8.IN3
t_param_pdn_period[13] => Equal9.IN18
t_param_pdn_period[14] => LessThan8.IN2
t_param_pdn_period[14] => Equal9.IN17
t_param_pdn_period[15] => LessThan8.IN1
t_param_pdn_period[15] => Equal9.IN16
t_param_power_saving_exit[0] => LessThan1.IN3
t_param_power_saving_exit[1] => LessThan1.IN2
t_param_power_saving_exit[2] => LessThan1.IN1
t_param_mem_clk_entry_cycles[0] => LessThan2.IN4
t_param_mem_clk_entry_cycles[1] => LessThan2.IN3
t_param_mem_clk_entry_cycles[2] => LessThan2.IN2
t_param_mem_clk_entry_cycles[3] => LessThan2.IN1
tbp_empty => always42.IN1
tbp_empty => power_down_chip_req_combi.IN1
tbp_empty => no_command_r1.DATAIN
tbp_empty => always43.IN1
tbp_empty => always42.IN1
tbp_bank_closed[0] => can_deep_pdown.IN1
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_deep_pdown.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_self_rfsh_req.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => doing_zqcal.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_refresh_req.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => always36.IN0
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_timer_ready[0] => can_deep_pdown.IN1
tbp_timer_ready[0] => always36.IN1
tbp_timer_ready[0] => always36.IN1
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe[0][0].DATAIN
row_grant => grant.IN0
col_grant => grant.IN1
afi_ctl_refresh_done[0] <= afi_ctl_refresh_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
afi_seq_busy[0] => afi_seq_busy_r[0].DATAIN
afi_ctl_long_idle[0] <= <GND>
cfg_cs_addr_width[0] => ShiftLeft0.IN35
cfg_cs_addr_width[1] => ShiftLeft0.IN34
cfg_cs_addr_width[2] => ShiftLeft0.IN33
cfg_enable_dqs_tracking => always36.IN1
cfg_user_rfsh => refresh_req.OUTPUTSELECT
cfg_user_rfsh => refresh_chip_req[0].OUTPUTSELECT
cfg_type[0] => Equal5.IN2
cfg_type[1] => Equal5.IN0
cfg_type[2] => Equal5.IN1
cfg_tcl[0] => Mux0.IN3
cfg_tcl[1] => Mux0.IN2
cfg_tcl[2] => Mux0.IN1
cfg_tcl[3] => Mux0.IN0
cfg_regdimm_enable => ~NO_FANOUT~
zqcal_req => doing_zqcal.OUTPUTSELECT
zqcal_req => state.DATAA
zqcal_req => state.DATAA
sideband_in_refresh[0] <= sideband_in_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst
ctl_clk => rdwr_monitor_per_chip[0].int_write_ready.CLK
ctl_clk => rdwr_monitor_per_chip[0].int_read_ready.CLK
ctl_clk => rdwr_monitor_per_chip[0].rdwr_state[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].rdwr_state[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_effective_wr_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_effective_wr_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_effective_rd_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_effective_rd_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].doing_burst_terminate.CLK
ctl_clk => rdwr_monitor_per_chip[0].doing_burst_chop.CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[5].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[5].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[5].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[5].CLK
ctl_clk => effective_wr_to_rd_diff_chip[0].CLK
ctl_clk => effective_wr_to_rd_diff_chip[1].CLK
ctl_clk => effective_wr_to_rd_diff_chip[2].CLK
ctl_clk => effective_wr_to_rd_diff_chip[3].CLK
ctl_clk => effective_wr_to_rd_diff_chip[4].CLK
ctl_clk => effective_wr_to_rd_diff_chip[5].CLK
ctl_clk => effective_wr_to_rd[0].CLK
ctl_clk => effective_wr_to_rd[1].CLK
ctl_clk => effective_wr_to_rd[2].CLK
ctl_clk => effective_wr_to_rd[3].CLK
ctl_clk => effective_wr_to_rd[4].CLK
ctl_clk => effective_wr_to_rd[5].CLK
ctl_clk => effective_rd_to_wr_diff_chip[0].CLK
ctl_clk => effective_rd_to_wr_diff_chip[1].CLK
ctl_clk => effective_rd_to_wr_diff_chip[2].CLK
ctl_clk => effective_rd_to_wr_diff_chip[3].CLK
ctl_clk => effective_rd_to_wr_diff_chip[4].CLK
ctl_clk => effective_rd_to_wr_diff_chip[5].CLK
ctl_clk => effective_rd_to_wr[0].CLK
ctl_clk => effective_rd_to_wr[1].CLK
ctl_clk => effective_rd_to_wr[2].CLK
ctl_clk => effective_rd_to_wr[3].CLK
ctl_clk => effective_rd_to_wr[4].CLK
ctl_clk => effective_rd_to_wr[5].CLK
ctl_clk => max_local_burst_size[0].CLK
ctl_clk => max_local_burst_size[1].CLK
ctl_clk => max_local_burst_size[2].CLK
ctl_clk => max_local_burst_size[3].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[0].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[1].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[2].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[3].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[4].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[5].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[0].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[1].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[2].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[63].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[62].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[61].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[60].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[59].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[58].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[57].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[56].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[55].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[54].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[53].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[52].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[51].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[50].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[49].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[48].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[47].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[46].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[45].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[44].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[43].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[42].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[41].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[40].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[39].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[38].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[37].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[36].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[35].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[34].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[33].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[32].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[31].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[30].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[29].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[28].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[27].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[26].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[25].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[24].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[23].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[22].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[21].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[20].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[19].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[18].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[17].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[16].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[15].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[14].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[13].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[12].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[11].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[10].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[9].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[8].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[7].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[6].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[5].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[4].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[3].CLK
ctl_clk => sel_act_tfaw_shift_out_point[0].CLK
ctl_clk => sel_act_tfaw_shift_out_point[1].CLK
ctl_clk => sel_act_tfaw_shift_out_point[2].CLK
ctl_clk => sel_act_tfaw_shift_out_point[3].CLK
ctl_clk => sel_act_tfaw_shift_out_point[4].CLK
ctl_clk => sel_act_tfaw_shift_out_point[5].CLK
ctl_clk => more_than_3_wr_to_rd_bc.CLK
ctl_clk => more_than_3_rd_to_wr_bc.CLK
ctl_clk => more_than_3_wr_to_rd.CLK
ctl_clk => more_than_3_wr_to_wr.CLK
ctl_clk => more_than_3_rd_to_wr.CLK
ctl_clk => more_than_3_rd_to_rd.CLK
ctl_clk => less_than_4_wr_to_rd_diff_chip.CLK
ctl_clk => less_than_4_wr_to_wr_diff_chip.CLK
ctl_clk => less_than_4_rd_to_wr_diff_chip.CLK
ctl_clk => less_than_4_rd_to_rd_diff_chip.CLK
ctl_clk => less_than_4_wr_to_rd.CLK
ctl_clk => less_than_4_wr_to_wr.CLK
ctl_clk => less_than_4_rd_to_wr.CLK
ctl_clk => less_than_4_rd_to_rd.CLK
ctl_clk => less_than_3_wr_to_rd_diff_chip.CLK
ctl_clk => less_than_3_wr_to_wr_diff_chip.CLK
ctl_clk => less_than_3_rd_to_wr_diff_chip.CLK
ctl_clk => less_than_3_rd_to_rd_diff_chip.CLK
ctl_clk => less_than_3_wr_to_rd_bc.CLK
ctl_clk => less_than_3_rd_to_wr_bc.CLK
ctl_clk => less_than_3_wr_to_rd.CLK
ctl_clk => less_than_3_wr_to_wr.CLK
ctl_clk => less_than_3_rd_to_wr.CLK
ctl_clk => less_than_3_rd_to_rd.CLK
ctl_clk => less_than_4_four_act_to_act.CLK
ctl_clk => less_than_2_act_to_act_diff_bank.CLK
ctl_clk => int_can_write[3].CLK
ctl_clk => int_can_read[3].CLK
ctl_clk => int_can_precharge[3].CLK
ctl_clk => int_can_activate[3].CLK
ctl_clk => int_can_write[2].CLK
ctl_clk => int_can_read[2].CLK
ctl_clk => int_can_precharge[2].CLK
ctl_clk => int_can_activate[2].CLK
ctl_clk => int_can_write[1].CLK
ctl_clk => int_can_read[1].CLK
ctl_clk => int_can_precharge[1].CLK
ctl_clk => int_can_activate[1].CLK
ctl_clk => int_can_write[0].CLK
ctl_clk => int_can_read[0].CLK
ctl_clk => int_can_precharge[0].CLK
ctl_clk => int_can_activate[0].CLK
ctl_reset_n => int_can_activate[3].ACLR
ctl_reset_n => int_can_activate[2].ACLR
ctl_reset_n => int_can_activate[1].ACLR
ctl_reset_n => int_can_activate[0].ACLR
ctl_reset_n => int_can_precharge[3].ACLR
ctl_reset_n => int_can_precharge[2].ACLR
ctl_reset_n => int_can_precharge[1].ACLR
ctl_reset_n => int_can_precharge[0].ACLR
ctl_reset_n => int_can_read[0].ACLR
ctl_reset_n => int_can_write[0].ACLR
ctl_reset_n => int_can_read[1].ACLR
ctl_reset_n => int_can_write[1].ACLR
ctl_reset_n => int_can_read[2].ACLR
ctl_reset_n => int_can_write[2].ACLR
ctl_reset_n => int_can_read[3].ACLR
ctl_reset_n => int_can_write[3].ACLR
ctl_reset_n => less_than_2_act_to_act_diff_bank.ACLR
ctl_reset_n => less_than_4_four_act_to_act.ACLR
ctl_reset_n => less_than_3_rd_to_rd.ACLR
ctl_reset_n => less_than_3_rd_to_wr.ACLR
ctl_reset_n => less_than_3_wr_to_wr.ACLR
ctl_reset_n => less_than_3_wr_to_rd.ACLR
ctl_reset_n => less_than_3_rd_to_wr_bc.ACLR
ctl_reset_n => less_than_3_wr_to_rd_bc.ACLR
ctl_reset_n => less_than_3_rd_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_3_rd_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_3_wr_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_3_wr_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_4_rd_to_rd.ACLR
ctl_reset_n => less_than_4_rd_to_wr.ACLR
ctl_reset_n => less_than_4_wr_to_wr.ACLR
ctl_reset_n => less_than_4_wr_to_rd.ACLR
ctl_reset_n => less_than_4_rd_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_4_rd_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_4_wr_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_4_wr_to_rd_diff_chip.ACLR
ctl_reset_n => more_than_3_rd_to_rd.ACLR
ctl_reset_n => more_than_3_rd_to_wr.ACLR
ctl_reset_n => more_than_3_wr_to_wr.ACLR
ctl_reset_n => more_than_3_wr_to_rd.ACLR
ctl_reset_n => more_than_3_rd_to_wr_bc.ACLR
ctl_reset_n => more_than_3_wr_to_rd_bc.ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[0].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[1].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[2].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[3].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[4].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[5].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[3].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[4].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[5].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[6].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[7].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[8].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[9].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[10].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[11].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[12].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[13].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[14].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[15].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[16].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[17].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[18].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[19].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[20].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[21].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[22].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[23].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[24].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[25].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[26].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[27].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[28].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[29].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[30].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[31].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[32].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[33].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[34].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[35].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[36].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[37].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[38].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[39].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[40].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[41].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[42].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[43].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[44].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[45].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[46].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[47].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[48].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[49].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[50].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[51].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[52].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[53].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[54].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[55].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[56].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[57].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[58].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[59].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[60].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[61].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[62].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[63].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[0].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[1].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[2].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[0].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[1].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[2].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[3].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[4].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[5].ACLR
ctl_reset_n => max_local_burst_size[0].ACLR
ctl_reset_n => max_local_burst_size[1].ACLR
ctl_reset_n => max_local_burst_size[2].ACLR
ctl_reset_n => max_local_burst_size[3].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[0].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[1].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[2].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[3].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[4].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[5].ACLR
ctl_reset_n => effective_wr_to_rd[0].ACLR
ctl_reset_n => effective_wr_to_rd[1].ACLR
ctl_reset_n => effective_wr_to_rd[2].ACLR
ctl_reset_n => effective_wr_to_rd[3].ACLR
ctl_reset_n => effective_wr_to_rd[4].ACLR
ctl_reset_n => effective_wr_to_rd[5].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[0].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[1].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[2].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[3].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[4].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[5].ACLR
ctl_reset_n => effective_rd_to_wr[0].ACLR
ctl_reset_n => effective_rd_to_wr[1].ACLR
ctl_reset_n => effective_rd_to_wr[2].ACLR
ctl_reset_n => effective_rd_to_wr[3].ACLR
ctl_reset_n => effective_rd_to_wr[4].ACLR
ctl_reset_n => effective_rd_to_wr[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[5].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].doing_burst_chop.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].doing_burst_terminate.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].int_write_ready.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].int_read_ready.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].rdwr_state[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].rdwr_state[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_effective_wr_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_effective_wr_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_effective_rd_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_effective_rd_to_wr.ACLR
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => max_local_burst_size[0].DATAIN
cfg_burst_length[2] => max_local_burst_size[1].DATAIN
cfg_burst_length[3] => max_local_burst_size[2].DATAIN
cfg_burst_length[4] => max_local_burst_size[3].DATAIN
t_param_four_act_to_act[0] => LessThan1.IN12
t_param_four_act_to_act[0] => Add1.IN64
t_param_four_act_to_act[1] => LessThan1.IN11
t_param_four_act_to_act[1] => Add0.IN10
t_param_four_act_to_act[2] => LessThan1.IN10
t_param_four_act_to_act[2] => Add0.IN9
t_param_four_act_to_act[3] => LessThan1.IN9
t_param_four_act_to_act[3] => Add0.IN8
t_param_four_act_to_act[4] => LessThan1.IN8
t_param_four_act_to_act[4] => Add0.IN7
t_param_four_act_to_act[5] => LessThan1.IN7
t_param_four_act_to_act[5] => Add0.IN6
t_param_act_to_act_diff_bank[0] => LessThan0.IN12
t_param_act_to_act_diff_bank[0] => LessThan27.IN6
t_param_act_to_act_diff_bank[1] => LessThan0.IN11
t_param_act_to_act_diff_bank[1] => LessThan27.IN5
t_param_act_to_act_diff_bank[2] => LessThan0.IN10
t_param_act_to_act_diff_bank[2] => LessThan27.IN4
t_param_act_to_act_diff_bank[3] => LessThan0.IN9
t_param_act_to_act_diff_bank[3] => LessThan27.IN3
t_param_act_to_act_diff_bank[4] => LessThan0.IN8
t_param_act_to_act_diff_bank[4] => LessThan27.IN2
t_param_act_to_act_diff_bank[5] => LessThan0.IN7
t_param_act_to_act_diff_bank[5] => LessThan27.IN1
t_param_wr_to_wr[0] => LessThan4.IN12
t_param_wr_to_wr[0] => LessThan14.IN12
t_param_wr_to_wr[0] => LessThan22.IN12
t_param_wr_to_wr[0] => Add18.IN12
t_param_wr_to_wr[1] => LessThan4.IN11
t_param_wr_to_wr[1] => LessThan14.IN11
t_param_wr_to_wr[1] => LessThan22.IN11
t_param_wr_to_wr[1] => Add18.IN11
t_param_wr_to_wr[2] => LessThan4.IN10
t_param_wr_to_wr[2] => LessThan14.IN10
t_param_wr_to_wr[2] => LessThan22.IN10
t_param_wr_to_wr[2] => Add18.IN10
t_param_wr_to_wr[3] => LessThan4.IN9
t_param_wr_to_wr[3] => LessThan14.IN9
t_param_wr_to_wr[3] => LessThan22.IN9
t_param_wr_to_wr[3] => Add18.IN9
t_param_wr_to_wr[4] => LessThan4.IN8
t_param_wr_to_wr[4] => LessThan14.IN8
t_param_wr_to_wr[4] => LessThan22.IN8
t_param_wr_to_wr[4] => Add18.IN8
t_param_wr_to_wr[5] => LessThan4.IN7
t_param_wr_to_wr[5] => LessThan14.IN7
t_param_wr_to_wr[5] => LessThan22.IN7
t_param_wr_to_wr[5] => Add18.IN7
t_param_wr_to_wr_diff_chip[0] => LessThan10.IN8
t_param_wr_to_wr_diff_chip[0] => LessThan18.IN8
t_param_wr_to_wr_diff_chip[0] => Add20.IN8
t_param_wr_to_wr_diff_chip[1] => LessThan10.IN7
t_param_wr_to_wr_diff_chip[1] => LessThan18.IN7
t_param_wr_to_wr_diff_chip[1] => Add20.IN7
t_param_wr_to_wr_diff_chip[2] => LessThan10.IN6
t_param_wr_to_wr_diff_chip[2] => LessThan18.IN6
t_param_wr_to_wr_diff_chip[2] => Add20.IN6
t_param_wr_to_wr_diff_chip[3] => LessThan10.IN5
t_param_wr_to_wr_diff_chip[3] => LessThan18.IN5
t_param_wr_to_wr_diff_chip[3] => Add20.IN5
t_param_wr_to_rd[0] => LessThan5.IN12
t_param_wr_to_rd[0] => LessThan15.IN12
t_param_wr_to_rd[0] => LessThan23.IN12
t_param_wr_to_rd[0] => LessThan30.IN12
t_param_wr_to_rd[0] => Add8.IN12
t_param_wr_to_rd[0] => Add19.IN12
t_param_wr_to_rd[1] => LessThan5.IN11
t_param_wr_to_rd[1] => LessThan15.IN11
t_param_wr_to_rd[1] => LessThan23.IN11
t_param_wr_to_rd[1] => LessThan30.IN11
t_param_wr_to_rd[1] => Add8.IN11
t_param_wr_to_rd[1] => Add19.IN11
t_param_wr_to_rd[2] => LessThan5.IN10
t_param_wr_to_rd[2] => LessThan15.IN10
t_param_wr_to_rd[2] => LessThan23.IN10
t_param_wr_to_rd[2] => LessThan30.IN10
t_param_wr_to_rd[2] => Add8.IN10
t_param_wr_to_rd[2] => Add19.IN10
t_param_wr_to_rd[3] => LessThan5.IN9
t_param_wr_to_rd[3] => LessThan15.IN9
t_param_wr_to_rd[3] => LessThan23.IN9
t_param_wr_to_rd[3] => LessThan30.IN9
t_param_wr_to_rd[3] => Add8.IN9
t_param_wr_to_rd[3] => Add19.IN9
t_param_wr_to_rd[4] => LessThan5.IN8
t_param_wr_to_rd[4] => LessThan15.IN8
t_param_wr_to_rd[4] => LessThan23.IN8
t_param_wr_to_rd[4] => LessThan30.IN8
t_param_wr_to_rd[4] => Add8.IN8
t_param_wr_to_rd[4] => Add19.IN8
t_param_wr_to_rd[5] => LessThan5.IN7
t_param_wr_to_rd[5] => LessThan15.IN7
t_param_wr_to_rd[5] => LessThan23.IN7
t_param_wr_to_rd[5] => LessThan30.IN7
t_param_wr_to_rd[5] => Add8.IN7
t_param_wr_to_rd[5] => Add19.IN7
t_param_wr_to_rd_bc[0] => LessThan7.IN12
t_param_wr_to_rd_bc[0] => LessThan25.IN12
t_param_wr_to_rd_bc[0] => effective_wr_to_rd_combi[0].DATAB
t_param_wr_to_rd_bc[1] => LessThan7.IN11
t_param_wr_to_rd_bc[1] => LessThan25.IN11
t_param_wr_to_rd_bc[1] => effective_wr_to_rd_combi[1].DATAB
t_param_wr_to_rd_bc[2] => LessThan7.IN10
t_param_wr_to_rd_bc[2] => LessThan25.IN10
t_param_wr_to_rd_bc[2] => effective_wr_to_rd_combi[2].DATAB
t_param_wr_to_rd_bc[3] => LessThan7.IN9
t_param_wr_to_rd_bc[3] => LessThan25.IN9
t_param_wr_to_rd_bc[3] => effective_wr_to_rd_combi[3].DATAB
t_param_wr_to_rd_bc[4] => LessThan7.IN8
t_param_wr_to_rd_bc[4] => LessThan25.IN8
t_param_wr_to_rd_bc[4] => effective_wr_to_rd_combi[4].DATAB
t_param_wr_to_rd_bc[5] => LessThan7.IN7
t_param_wr_to_rd_bc[5] => LessThan25.IN7
t_param_wr_to_rd_bc[5] => effective_wr_to_rd_combi[5].DATAB
t_param_wr_to_rd_diff_chip[0] => LessThan11.IN12
t_param_wr_to_rd_diff_chip[0] => LessThan19.IN12
t_param_wr_to_rd_diff_chip[0] => LessThan31.IN12
t_param_wr_to_rd_diff_chip[0] => Add9.IN12
t_param_wr_to_rd_diff_chip[0] => effective_wr_to_rd_diff_chip_combi[0].DATAB
t_param_wr_to_rd_diff_chip[0] => Add21.IN12
t_param_wr_to_rd_diff_chip[1] => LessThan11.IN11
t_param_wr_to_rd_diff_chip[1] => LessThan19.IN11
t_param_wr_to_rd_diff_chip[1] => LessThan31.IN11
t_param_wr_to_rd_diff_chip[1] => Add9.IN11
t_param_wr_to_rd_diff_chip[1] => effective_wr_to_rd_diff_chip_combi[1].DATAB
t_param_wr_to_rd_diff_chip[1] => Add21.IN11
t_param_wr_to_rd_diff_chip[2] => LessThan11.IN10
t_param_wr_to_rd_diff_chip[2] => LessThan19.IN10
t_param_wr_to_rd_diff_chip[2] => LessThan31.IN10
t_param_wr_to_rd_diff_chip[2] => Add9.IN10
t_param_wr_to_rd_diff_chip[2] => effective_wr_to_rd_diff_chip_combi[2].DATAB
t_param_wr_to_rd_diff_chip[2] => Add21.IN10
t_param_wr_to_rd_diff_chip[3] => LessThan11.IN9
t_param_wr_to_rd_diff_chip[3] => LessThan19.IN9
t_param_wr_to_rd_diff_chip[3] => LessThan31.IN9
t_param_wr_to_rd_diff_chip[3] => Add9.IN9
t_param_wr_to_rd_diff_chip[3] => effective_wr_to_rd_diff_chip_combi[3].DATAB
t_param_wr_to_rd_diff_chip[3] => Add21.IN9
t_param_wr_to_rd_diff_chip[4] => LessThan11.IN8
t_param_wr_to_rd_diff_chip[4] => LessThan19.IN8
t_param_wr_to_rd_diff_chip[4] => LessThan31.IN8
t_param_wr_to_rd_diff_chip[4] => Add9.IN8
t_param_wr_to_rd_diff_chip[4] => effective_wr_to_rd_diff_chip_combi[4].DATAB
t_param_wr_to_rd_diff_chip[4] => Add21.IN8
t_param_wr_to_rd_diff_chip[5] => LessThan11.IN7
t_param_wr_to_rd_diff_chip[5] => LessThan19.IN7
t_param_wr_to_rd_diff_chip[5] => LessThan31.IN7
t_param_wr_to_rd_diff_chip[5] => Add9.IN7
t_param_wr_to_rd_diff_chip[5] => effective_wr_to_rd_diff_chip_combi[5].DATAB
t_param_wr_to_rd_diff_chip[5] => Add21.IN7
t_param_rd_to_rd[0] => LessThan2.IN12
t_param_rd_to_rd[0] => LessThan12.IN12
t_param_rd_to_rd[0] => LessThan20.IN12
t_param_rd_to_rd[0] => Add14.IN12
t_param_rd_to_rd[1] => LessThan2.IN11
t_param_rd_to_rd[1] => LessThan12.IN11
t_param_rd_to_rd[1] => LessThan20.IN11
t_param_rd_to_rd[1] => Add14.IN11
t_param_rd_to_rd[2] => LessThan2.IN10
t_param_rd_to_rd[2] => LessThan12.IN10
t_param_rd_to_rd[2] => LessThan20.IN10
t_param_rd_to_rd[2] => Add14.IN10
t_param_rd_to_rd[3] => LessThan2.IN9
t_param_rd_to_rd[3] => LessThan12.IN9
t_param_rd_to_rd[3] => LessThan20.IN9
t_param_rd_to_rd[3] => Add14.IN9
t_param_rd_to_rd[4] => LessThan2.IN8
t_param_rd_to_rd[4] => LessThan12.IN8
t_param_rd_to_rd[4] => LessThan20.IN8
t_param_rd_to_rd[4] => Add14.IN8
t_param_rd_to_rd[5] => LessThan2.IN7
t_param_rd_to_rd[5] => LessThan12.IN7
t_param_rd_to_rd[5] => LessThan20.IN7
t_param_rd_to_rd[5] => Add14.IN7
t_param_rd_to_rd_diff_chip[0] => LessThan8.IN8
t_param_rd_to_rd_diff_chip[0] => LessThan16.IN8
t_param_rd_to_rd_diff_chip[0] => Add16.IN8
t_param_rd_to_rd_diff_chip[1] => LessThan8.IN7
t_param_rd_to_rd_diff_chip[1] => LessThan16.IN7
t_param_rd_to_rd_diff_chip[1] => Add16.IN7
t_param_rd_to_rd_diff_chip[2] => LessThan8.IN6
t_param_rd_to_rd_diff_chip[2] => LessThan16.IN6
t_param_rd_to_rd_diff_chip[2] => Add16.IN6
t_param_rd_to_rd_diff_chip[3] => LessThan8.IN5
t_param_rd_to_rd_diff_chip[3] => LessThan16.IN5
t_param_rd_to_rd_diff_chip[3] => Add16.IN5
t_param_rd_to_wr[0] => LessThan3.IN12
t_param_rd_to_wr[0] => LessThan13.IN12
t_param_rd_to_wr[0] => LessThan21.IN12
t_param_rd_to_wr[0] => LessThan28.IN12
t_param_rd_to_wr[0] => Add6.IN12
t_param_rd_to_wr[0] => Add15.IN12
t_param_rd_to_wr[1] => LessThan3.IN11
t_param_rd_to_wr[1] => LessThan13.IN11
t_param_rd_to_wr[1] => LessThan21.IN11
t_param_rd_to_wr[1] => LessThan28.IN11
t_param_rd_to_wr[1] => Add6.IN11
t_param_rd_to_wr[1] => Add15.IN11
t_param_rd_to_wr[2] => LessThan3.IN10
t_param_rd_to_wr[2] => LessThan13.IN10
t_param_rd_to_wr[2] => LessThan21.IN10
t_param_rd_to_wr[2] => LessThan28.IN10
t_param_rd_to_wr[2] => Add6.IN10
t_param_rd_to_wr[2] => Add15.IN10
t_param_rd_to_wr[3] => LessThan3.IN9
t_param_rd_to_wr[3] => LessThan13.IN9
t_param_rd_to_wr[3] => LessThan21.IN9
t_param_rd_to_wr[3] => LessThan28.IN9
t_param_rd_to_wr[3] => Add6.IN9
t_param_rd_to_wr[3] => Add15.IN9
t_param_rd_to_wr[4] => LessThan3.IN8
t_param_rd_to_wr[4] => LessThan13.IN8
t_param_rd_to_wr[4] => LessThan21.IN8
t_param_rd_to_wr[4] => LessThan28.IN8
t_param_rd_to_wr[4] => Add6.IN8
t_param_rd_to_wr[4] => Add15.IN8
t_param_rd_to_wr[5] => LessThan3.IN7
t_param_rd_to_wr[5] => LessThan13.IN7
t_param_rd_to_wr[5] => LessThan21.IN7
t_param_rd_to_wr[5] => LessThan28.IN7
t_param_rd_to_wr[5] => Add6.IN7
t_param_rd_to_wr[5] => Add15.IN7
t_param_rd_to_wr_bc[0] => LessThan6.IN12
t_param_rd_to_wr_bc[0] => LessThan24.IN12
t_param_rd_to_wr_bc[0] => effective_rd_to_wr_combi[0].DATAB
t_param_rd_to_wr_bc[1] => LessThan6.IN11
t_param_rd_to_wr_bc[1] => LessThan24.IN11
t_param_rd_to_wr_bc[1] => effective_rd_to_wr_combi[1].DATAB
t_param_rd_to_wr_bc[2] => LessThan6.IN10
t_param_rd_to_wr_bc[2] => LessThan24.IN10
t_param_rd_to_wr_bc[2] => effective_rd_to_wr_combi[2].DATAB
t_param_rd_to_wr_bc[3] => LessThan6.IN9
t_param_rd_to_wr_bc[3] => LessThan24.IN9
t_param_rd_to_wr_bc[3] => effective_rd_to_wr_combi[3].DATAB
t_param_rd_to_wr_bc[4] => LessThan6.IN8
t_param_rd_to_wr_bc[4] => LessThan24.IN8
t_param_rd_to_wr_bc[4] => effective_rd_to_wr_combi[4].DATAB
t_param_rd_to_wr_bc[5] => LessThan6.IN7
t_param_rd_to_wr_bc[5] => LessThan24.IN7
t_param_rd_to_wr_bc[5] => effective_rd_to_wr_combi[5].DATAB
t_param_rd_to_wr_diff_chip[0] => LessThan9.IN12
t_param_rd_to_wr_diff_chip[0] => LessThan17.IN12
t_param_rd_to_wr_diff_chip[0] => LessThan29.IN12
t_param_rd_to_wr_diff_chip[0] => Add7.IN12
t_param_rd_to_wr_diff_chip[0] => effective_rd_to_wr_diff_chip_combi[0].DATAB
t_param_rd_to_wr_diff_chip[0] => Add17.IN12
t_param_rd_to_wr_diff_chip[1] => LessThan9.IN11
t_param_rd_to_wr_diff_chip[1] => LessThan17.IN11
t_param_rd_to_wr_diff_chip[1] => LessThan29.IN11
t_param_rd_to_wr_diff_chip[1] => Add7.IN11
t_param_rd_to_wr_diff_chip[1] => effective_rd_to_wr_diff_chip_combi[1].DATAB
t_param_rd_to_wr_diff_chip[1] => Add17.IN11
t_param_rd_to_wr_diff_chip[2] => LessThan9.IN10
t_param_rd_to_wr_diff_chip[2] => LessThan17.IN10
t_param_rd_to_wr_diff_chip[2] => LessThan29.IN10
t_param_rd_to_wr_diff_chip[2] => Add7.IN10
t_param_rd_to_wr_diff_chip[2] => effective_rd_to_wr_diff_chip_combi[2].DATAB
t_param_rd_to_wr_diff_chip[2] => Add17.IN10
t_param_rd_to_wr_diff_chip[3] => LessThan9.IN9
t_param_rd_to_wr_diff_chip[3] => LessThan17.IN9
t_param_rd_to_wr_diff_chip[3] => LessThan29.IN9
t_param_rd_to_wr_diff_chip[3] => Add7.IN9
t_param_rd_to_wr_diff_chip[3] => effective_rd_to_wr_diff_chip_combi[3].DATAB
t_param_rd_to_wr_diff_chip[3] => Add17.IN9
t_param_rd_to_wr_diff_chip[4] => LessThan9.IN8
t_param_rd_to_wr_diff_chip[4] => LessThan17.IN8
t_param_rd_to_wr_diff_chip[4] => LessThan29.IN8
t_param_rd_to_wr_diff_chip[4] => Add7.IN8
t_param_rd_to_wr_diff_chip[4] => effective_rd_to_wr_diff_chip_combi[4].DATAB
t_param_rd_to_wr_diff_chip[4] => Add17.IN8
t_param_rd_to_wr_diff_chip[5] => LessThan9.IN7
t_param_rd_to_wr_diff_chip[5] => LessThan17.IN7
t_param_rd_to_wr_diff_chip[5] => LessThan29.IN7
t_param_rd_to_wr_diff_chip[5] => Add7.IN7
t_param_rd_to_wr_diff_chip[5] => effective_rd_to_wr_diff_chip_combi[5].DATAB
t_param_rd_to_wr_diff_chip[5] => Add17.IN7
bg_do_write[0] => WideOr3.IN0
bg_do_write[1] => WideOr3.IN1
bg_do_read[0] => WideOr4.IN0
bg_do_read[1] => WideOr4.IN1
bg_do_burst_chop[0] => WideOr1.IN0
bg_do_burst_chop[1] => WideOr1.IN1
bg_do_burst_terminate[0] => WideOr2.IN0
bg_do_burst_terminate[1] => WideOr2.IN1
bg_do_activate[0] => WideOr0.IN0
bg_do_activate[1] => WideOr0.IN1
bg_do_precharge[0] => ~NO_FANOUT~
bg_do_precharge[1] => ~NO_FANOUT~
bg_to_chip[0] => always164.IN1
bg_to_chip[1] => int_can_read.OUTPUTSELECT
bg_to_chip[1] => int_can_read.OUTPUTSELECT
bg_to_chip[1] => int_can_write.OUTPUTSELECT
bg_to_chip[1] => int_can_write.OUTPUTSELECT
bg_to_chip[1] => always178.IN1
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_read_this_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_write_this_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_read_diff_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_write_diff_chip.DATAB
bg_effective_size[0] => Add5.IN4
bg_effective_size[1] => Add5.IN3
bg_effective_size[2] => Add5.IN2
bg_effective_size[3] => Add5.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
cmd_gen_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[1] => ~NO_FANOUT~
tbp_chipsel[2] => ~NO_FANOUT~
tbp_chipsel[3] => ~NO_FANOUT~
tbp_load[0] => ~NO_FANOUT~
tbp_load[1] => ~NO_FANOUT~
tbp_load[2] => ~NO_FANOUT~
tbp_load[3] => ~NO_FANOUT~
stall_chip[0] => int_can_read.OUTPUTSELECT
stall_chip[0] => int_can_write.OUTPUTSELECT
stall_chip[0] => int_can_activate.OUTPUTSELECT
stall_chip[0] => int_can_precharge[3].DATAIN
stall_chip[0] => int_can_precharge[2].DATAIN
stall_chip[0] => int_can_precharge[1].DATAIN
stall_chip[0] => int_can_precharge[0].DATAIN
can_activate[0] <= int_can_activate[0].DB_MAX_OUTPUT_PORT_TYPE
can_activate[1] <= int_can_activate[1].DB_MAX_OUTPUT_PORT_TYPE
can_activate[2] <= int_can_activate[2].DB_MAX_OUTPUT_PORT_TYPE
can_activate[3] <= int_can_activate[3].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[0] <= int_can_precharge[0].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[1] <= int_can_precharge[1].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[2] <= int_can_precharge[2].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[3] <= int_can_precharge[3].DB_MAX_OUTPUT_PORT_TYPE
can_read[0] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[1] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[2] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[3] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_write[0] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[1] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[2] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[3] <= can_write.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top:nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst
ctl_clk => temp_wr_to_rd_diff_chip[0].CLK
ctl_clk => temp_wr_to_rd_diff_chip[1].CLK
ctl_clk => temp_wr_to_rd_diff_chip[2].CLK
ctl_clk => temp_wr_to_rd_diff_chip[3].CLK
ctl_clk => temp_wr_to_rd_diff_chip[4].CLK
ctl_clk => temp_wr_to_rd_diff_chip[5].CLK
ctl_clk => t_param_srf_to_zq_cal[0]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[1]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[2]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[3]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[4]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[5]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[6]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[7]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[8]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[0]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[1]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[2]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[3]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[0]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[1]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[2]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[3]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[4]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[5]~reg0.CLK
ctl_clk => t_param_wr_to_pch[0]~reg0.CLK
ctl_clk => t_param_wr_to_pch[1]~reg0.CLK
ctl_clk => t_param_wr_to_pch[2]~reg0.CLK
ctl_clk => t_param_wr_to_pch[3]~reg0.CLK
ctl_clk => t_param_wr_to_pch[4]~reg0.CLK
ctl_clk => t_param_wr_to_pch[5]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[5]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[5]~reg0.CLK
ctl_clk => t_param_wr_to_rd[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd[5]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[0]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[1]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[2]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[3]~reg0.CLK
ctl_clk => t_param_wr_to_wr[0]~reg0.CLK
ctl_clk => t_param_wr_to_wr[1]~reg0.CLK
ctl_clk => t_param_wr_to_wr[2]~reg0.CLK
ctl_clk => t_param_wr_to_wr[3]~reg0.CLK
ctl_clk => t_param_wr_to_wr[4]~reg0.CLK
ctl_clk => t_param_wr_to_wr[5]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[0]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[1]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[2]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[3]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[4]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[5]~reg0.CLK
ctl_clk => t_param_rd_to_pch[0]~reg0.CLK
ctl_clk => t_param_rd_to_pch[1]~reg0.CLK
ctl_clk => t_param_rd_to_pch[2]~reg0.CLK
ctl_clk => t_param_rd_to_pch[3]~reg0.CLK
ctl_clk => t_param_rd_to_pch[4]~reg0.CLK
ctl_clk => t_param_rd_to_pch[5]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[5]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[5]~reg0.CLK
ctl_clk => t_param_rd_to_wr[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr[5]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[0]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[1]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[2]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[3]~reg0.CLK
ctl_clk => t_param_rd_to_rd[0]~reg0.CLK
ctl_clk => t_param_rd_to_rd[1]~reg0.CLK
ctl_clk => t_param_rd_to_rd[2]~reg0.CLK
ctl_clk => t_param_rd_to_rd[3]~reg0.CLK
ctl_clk => t_param_rd_to_rd[4]~reg0.CLK
ctl_clk => t_param_rd_to_rd[5]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[0]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[1]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[2]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[3]~reg0.CLK
ctl_clk => t_param_power_saving_exit[0]~reg0.CLK
ctl_clk => t_param_power_saving_exit[1]~reg0.CLK
ctl_clk => t_param_power_saving_exit[2]~reg0.CLK
ctl_clk => t_param_pdn_period[0]~reg0.CLK
ctl_clk => t_param_pdn_period[1]~reg0.CLK
ctl_clk => t_param_pdn_period[2]~reg0.CLK
ctl_clk => t_param_pdn_period[3]~reg0.CLK
ctl_clk => t_param_pdn_period[4]~reg0.CLK
ctl_clk => t_param_pdn_period[5]~reg0.CLK
ctl_clk => t_param_pdn_period[6]~reg0.CLK
ctl_clk => t_param_pdn_period[7]~reg0.CLK
ctl_clk => t_param_pdn_period[8]~reg0.CLK
ctl_clk => t_param_pdn_period[9]~reg0.CLK
ctl_clk => t_param_pdn_period[10]~reg0.CLK
ctl_clk => t_param_pdn_period[11]~reg0.CLK
ctl_clk => t_param_pdn_period[12]~reg0.CLK
ctl_clk => t_param_pdn_period[13]~reg0.CLK
ctl_clk => t_param_pdn_period[14]~reg0.CLK
ctl_clk => t_param_pdn_period[15]~reg0.CLK
ctl_clk => t_param_arf_period[0]~reg0.CLK
ctl_clk => t_param_arf_period[1]~reg0.CLK
ctl_clk => t_param_arf_period[2]~reg0.CLK
ctl_clk => t_param_arf_period[3]~reg0.CLK
ctl_clk => t_param_arf_period[4]~reg0.CLK
ctl_clk => t_param_arf_period[5]~reg0.CLK
ctl_clk => t_param_arf_period[6]~reg0.CLK
ctl_clk => t_param_arf_period[7]~reg0.CLK
ctl_clk => t_param_arf_period[8]~reg0.CLK
ctl_clk => t_param_arf_period[9]~reg0.CLK
ctl_clk => t_param_arf_period[10]~reg0.CLK
ctl_clk => t_param_arf_period[11]~reg0.CLK
ctl_clk => t_param_arf_period[12]~reg0.CLK
ctl_clk => t_param_srf_to_valid[0]~reg0.CLK
ctl_clk => t_param_srf_to_valid[1]~reg0.CLK
ctl_clk => t_param_srf_to_valid[2]~reg0.CLK
ctl_clk => t_param_srf_to_valid[3]~reg0.CLK
ctl_clk => t_param_srf_to_valid[4]~reg0.CLK
ctl_clk => t_param_srf_to_valid[5]~reg0.CLK
ctl_clk => t_param_srf_to_valid[6]~reg0.CLK
ctl_clk => t_param_srf_to_valid[7]~reg0.CLK
ctl_clk => t_param_srf_to_valid[8]~reg0.CLK
ctl_clk => t_param_srf_to_valid[9]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[0]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[1]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[2]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[3]~reg0.CLK
ctl_clk => t_param_arf_to_valid[0]~reg0.CLK
ctl_clk => t_param_arf_to_valid[1]~reg0.CLK
ctl_clk => t_param_arf_to_valid[2]~reg0.CLK
ctl_clk => t_param_arf_to_valid[3]~reg0.CLK
ctl_clk => t_param_arf_to_valid[4]~reg0.CLK
ctl_clk => t_param_arf_to_valid[5]~reg0.CLK
ctl_clk => t_param_arf_to_valid[6]~reg0.CLK
ctl_clk => t_param_arf_to_valid[7]~reg0.CLK
ctl_clk => t_param_arf_to_valid[8]~reg0.CLK
ctl_clk => t_param_four_act_to_act[0]~reg0.CLK
ctl_clk => t_param_four_act_to_act[1]~reg0.CLK
ctl_clk => t_param_four_act_to_act[2]~reg0.CLK
ctl_clk => t_param_four_act_to_act[3]~reg0.CLK
ctl_clk => t_param_four_act_to_act[4]~reg0.CLK
ctl_clk => t_param_four_act_to_act[5]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[0]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[1]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[2]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[3]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[4]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[5]~reg0.CLK
ctl_clk => t_param_pch_to_valid[0]~reg0.CLK
ctl_clk => t_param_pch_to_valid[1]~reg0.CLK
ctl_clk => t_param_pch_to_valid[2]~reg0.CLK
ctl_clk => t_param_pch_to_valid[3]~reg0.CLK
ctl_clk => t_param_act_to_act[0]~reg0.CLK
ctl_clk => t_param_act_to_act[1]~reg0.CLK
ctl_clk => t_param_act_to_act[2]~reg0.CLK
ctl_clk => t_param_act_to_act[3]~reg0.CLK
ctl_clk => t_param_act_to_act[4]~reg0.CLK
ctl_clk => t_param_act_to_act[5]~reg0.CLK
ctl_clk => t_param_act_to_pch[0]~reg0.CLK
ctl_clk => t_param_act_to_pch[1]~reg0.CLK
ctl_clk => t_param_act_to_pch[2]~reg0.CLK
ctl_clk => t_param_act_to_pch[3]~reg0.CLK
ctl_clk => t_param_act_to_pch[4]~reg0.CLK
ctl_clk => t_param_act_to_pch[5]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[0]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[1]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[2]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[3]~reg0.CLK
ctl_reset_n => temp_wr_to_rd_diff_chip[0].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[1].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[2].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[3].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[4].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[5].ACLR
ctl_reset_n => t_param_srf_to_zq_cal[0]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[1]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[2]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[3]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[4]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[5]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[6]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[7]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[8]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[5]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[5]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[5]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[5]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[0]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[1]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[2]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[3]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[0]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[1]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[2]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[0]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[2]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[3]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[4]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[5]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[6]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[7]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[8]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[9]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[10]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[11]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[12]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[13]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[14]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[15]~reg0.ACLR
ctl_reset_n => t_param_arf_period[0]~reg0.ACLR
ctl_reset_n => t_param_arf_period[1]~reg0.ACLR
ctl_reset_n => t_param_arf_period[2]~reg0.ACLR
ctl_reset_n => t_param_arf_period[3]~reg0.ACLR
ctl_reset_n => t_param_arf_period[4]~reg0.ACLR
ctl_reset_n => t_param_arf_period[5]~reg0.ACLR
ctl_reset_n => t_param_arf_period[6]~reg0.ACLR
ctl_reset_n => t_param_arf_period[7]~reg0.ACLR
ctl_reset_n => t_param_arf_period[8]~reg0.ACLR
ctl_reset_n => t_param_arf_period[9]~reg0.ACLR
ctl_reset_n => t_param_arf_period[10]~reg0.ACLR
ctl_reset_n => t_param_arf_period[11]~reg0.ACLR
ctl_reset_n => t_param_arf_period[12]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[6]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[7]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[8]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[9]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[6]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[7]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[8]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[0]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[1]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[2]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[3]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[4]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[5]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[5]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[5]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[5]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[3]~reg0.ACLR
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => Add13.IN6
cfg_burst_length[1] => Add21.IN64
cfg_burst_length[1] => Add27.IN64
cfg_burst_length[1] => Add30.IN64
cfg_burst_length[1] => Add35.IN4
cfg_burst_length[1] => Add36.IN64
cfg_burst_length[1] => Add42.IN64
cfg_burst_length[1] => Add49.IN4
cfg_burst_length[1] => Add60.IN4
cfg_burst_length[1] => Add62.IN6
cfg_burst_length[1] => Add63.IN4
cfg_burst_length[1] => Add64.IN4
cfg_burst_length[1] => Add69.IN8
cfg_burst_length[1] => Add79.IN6
cfg_burst_length[1] => Add81.IN64
cfg_burst_length[1] => Add84.IN64
cfg_burst_length[1] => Add87.IN4
cfg_burst_length[1] => Add95.IN6
cfg_burst_length[1] => Add96.IN4
cfg_burst_length[1] => Add100.IN6
cfg_burst_length[1] => Add103.IN10
cfg_burst_length[1] => Add66.IN0
cfg_burst_length[2] => Add21.IN63
cfg_burst_length[2] => Add27.IN63
cfg_burst_length[2] => Add30.IN63
cfg_burst_length[2] => Add35.IN3
cfg_burst_length[2] => Add36.IN63
cfg_burst_length[2] => Add39.IN64
cfg_burst_length[2] => Add42.IN63
cfg_burst_length[2] => Add49.IN3
cfg_burst_length[2] => Add60.IN3
cfg_burst_length[2] => Add63.IN3
cfg_burst_length[2] => Add64.IN3
cfg_burst_length[2] => Add69.IN7
cfg_burst_length[2] => Add78.IN6
cfg_burst_length[2] => Add81.IN63
cfg_burst_length[2] => Add84.IN63
cfg_burst_length[2] => Add87.IN3
cfg_burst_length[2] => Add96.IN3
cfg_burst_length[2] => Add100.IN5
cfg_burst_length[2] => Add103.IN9
cfg_burst_length[2] => Add66.IN4
cfg_burst_length[3] => Add21.IN62
cfg_burst_length[3] => Add27.IN62
cfg_burst_length[3] => Add30.IN62
cfg_burst_length[3] => Add35.IN2
cfg_burst_length[3] => Add36.IN62
cfg_burst_length[3] => Add39.IN63
cfg_burst_length[3] => Add42.IN62
cfg_burst_length[3] => Add49.IN2
cfg_burst_length[3] => Add60.IN2
cfg_burst_length[3] => Add63.IN2
cfg_burst_length[3] => Add64.IN2
cfg_burst_length[3] => Add69.IN6
cfg_burst_length[3] => Add78.IN5
cfg_burst_length[3] => Add81.IN62
cfg_burst_length[3] => Add84.IN62
cfg_burst_length[3] => Add87.IN2
cfg_burst_length[3] => Add96.IN2
cfg_burst_length[3] => Add100.IN4
cfg_burst_length[3] => Add103.IN8
cfg_burst_length[3] => Add66.IN3
cfg_burst_length[4] => Add21.IN61
cfg_burst_length[4] => Add27.IN61
cfg_burst_length[4] => Add30.IN61
cfg_burst_length[4] => Add35.IN1
cfg_burst_length[4] => Add36.IN61
cfg_burst_length[4] => Add39.IN62
cfg_burst_length[4] => Add42.IN61
cfg_burst_length[4] => Add49.IN1
cfg_burst_length[4] => Add60.IN1
cfg_burst_length[4] => Add63.IN1
cfg_burst_length[4] => Add64.IN1
cfg_burst_length[4] => Add69.IN5
cfg_burst_length[4] => Add78.IN4
cfg_burst_length[4] => Add81.IN61
cfg_burst_length[4] => Add84.IN61
cfg_burst_length[4] => Add87.IN1
cfg_burst_length[4] => Add96.IN1
cfg_burst_length[4] => Add100.IN3
cfg_burst_length[4] => Add103.IN7
cfg_burst_length[4] => Add66.IN2
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN0
cfg_type[0] => Equal2.IN2
cfg_type[0] => Equal3.IN1
cfg_type[0] => Equal4.IN2
cfg_type[1] => Equal0.IN1
cfg_type[1] => Equal1.IN2
cfg_type[1] => Equal2.IN0
cfg_type[1] => Equal3.IN0
cfg_type[1] => Equal4.IN1
cfg_type[2] => Equal0.IN0
cfg_type[2] => Equal1.IN1
cfg_type[2] => Equal2.IN1
cfg_type[2] => Equal3.IN2
cfg_type[2] => Equal4.IN0
cfg_cas_wr_lat[0] => Add76.IN10
cfg_cas_wr_lat[0] => Add96.IN8
cfg_cas_wr_lat[0] => Add102.IN4
cfg_cas_wr_lat[0] => Add80.IN4
cfg_cas_wr_lat[1] => Add75.IN6
cfg_cas_wr_lat[1] => Add96.IN7
cfg_cas_wr_lat[1] => Add102.IN3
cfg_cas_wr_lat[1] => Add80.IN3
cfg_cas_wr_lat[2] => Add75.IN5
cfg_cas_wr_lat[2] => Add96.IN6
cfg_cas_wr_lat[2] => Add102.IN2
cfg_cas_wr_lat[2] => Add80.IN2
cfg_cas_wr_lat[3] => Add75.IN4
cfg_cas_wr_lat[3] => Add96.IN5
cfg_cas_wr_lat[3] => Add102.IN1
cfg_cas_wr_lat[3] => Add80.IN1
cfg_add_lat[0] => LessThan0.IN64
cfg_add_lat[0] => Add25.IN4
cfg_add_lat[0] => Add45.IN8
cfg_add_lat[0] => Add87.IN8
cfg_add_lat[0] => Add102.IN8
cfg_add_lat[0] => Add1.IN4
cfg_add_lat[1] => LessThan0.IN63
cfg_add_lat[1] => Add25.IN3
cfg_add_lat[1] => Add45.IN7
cfg_add_lat[1] => Add87.IN7
cfg_add_lat[1] => Add102.IN7
cfg_add_lat[1] => Add1.IN3
cfg_add_lat[2] => LessThan0.IN62
cfg_add_lat[2] => Add25.IN2
cfg_add_lat[2] => Add45.IN6
cfg_add_lat[2] => Add87.IN6
cfg_add_lat[2] => Add102.IN6
cfg_add_lat[2] => Add1.IN2
cfg_add_lat[3] => LessThan0.IN61
cfg_add_lat[3] => Add25.IN1
cfg_add_lat[3] => Add45.IN5
cfg_add_lat[3] => Add87.IN5
cfg_add_lat[3] => Add102.IN5
cfg_add_lat[3] => Add1.IN1
cfg_tcl[0] => Add20.IN8
cfg_tcl[0] => Add25.IN8
cfg_tcl[0] => Add60.IN8
cfg_tcl[0] => Add80.IN8
cfg_tcl[0] => Add53.IN6
cfg_tcl[0] => Add76.IN5
cfg_tcl[1] => Add20.IN7
cfg_tcl[1] => Add25.IN7
cfg_tcl[1] => Add60.IN7
cfg_tcl[1] => Add80.IN7
cfg_tcl[1] => Add53.IN5
cfg_tcl[1] => Add76.IN4
cfg_tcl[2] => Add20.IN6
cfg_tcl[2] => Add25.IN6
cfg_tcl[2] => Add60.IN6
cfg_tcl[2] => Add80.IN6
cfg_tcl[2] => Add53.IN4
cfg_tcl[2] => Add76.IN3
cfg_tcl[3] => Add20.IN5
cfg_tcl[3] => Add25.IN5
cfg_tcl[3] => Add60.IN5
cfg_tcl[3] => Add80.IN5
cfg_tcl[3] => Add53.IN3
cfg_tcl[3] => Add76.IN2
cfg_trrd[0] => Add6.IN7
cfg_trrd[1] => Add6.IN6
cfg_trrd[2] => Add6.IN5
cfg_trrd[3] => Add6.IN4
cfg_tfaw[0] => Add7.IN11
cfg_tfaw[1] => Add7.IN10
cfg_tfaw[2] => Add7.IN9
cfg_tfaw[3] => Add7.IN8
cfg_tfaw[4] => Add7.IN7
cfg_tfaw[5] => Add7.IN6
cfg_trfc[0] => Add8.IN15
cfg_trfc[1] => Add8.IN14
cfg_trfc[2] => Add8.IN13
cfg_trfc[3] => Add8.IN12
cfg_trfc[4] => Add8.IN11
cfg_trfc[5] => Add8.IN10
cfg_trfc[6] => Add8.IN9
cfg_trfc[7] => Add8.IN8
cfg_trefi[0] => Add11.IN25
cfg_trefi[1] => Add11.IN24
cfg_trefi[2] => Add11.IN23
cfg_trefi[3] => Add11.IN22
cfg_trefi[4] => Add11.IN21
cfg_trefi[5] => Add11.IN20
cfg_trefi[6] => Add11.IN19
cfg_trefi[7] => Add11.IN18
cfg_trefi[8] => Add11.IN17
cfg_trefi[9] => Add11.IN16
cfg_trefi[10] => Add11.IN15
cfg_trefi[11] => Add11.IN14
cfg_trefi[12] => Add11.IN13
cfg_trcd[0] => Add0.IN8
cfg_trcd[0] => Add1.IN8
cfg_trcd[1] => Add0.IN7
cfg_trcd[1] => Add1.IN7
cfg_trcd[2] => Add0.IN6
cfg_trcd[2] => Add1.IN6
cfg_trcd[3] => Add0.IN5
cfg_trcd[3] => Add1.IN5
cfg_trp[0] => Add5.IN7
cfg_trp[0] => Add18.IN64
cfg_trp[0] => Add32.IN64
cfg_trp[0] => Add47.IN10
cfg_trp[0] => Add56.IN14
cfg_trp[0] => Add58.IN7
cfg_trp[0] => Add64.IN8
cfg_trp[0] => Add73.IN12
cfg_trp[0] => Add92.IN64
cfg_trp[0] => Add107.IN16
cfg_trp[0] => Add109.IN8
cfg_trp[1] => Add5.IN6
cfg_trp[1] => Add18.IN63
cfg_trp[1] => Add32.IN63
cfg_trp[1] => Add47.IN9
cfg_trp[1] => Add56.IN13
cfg_trp[1] => Add58.IN6
cfg_trp[1] => Add64.IN7
cfg_trp[1] => Add73.IN11
cfg_trp[1] => Add92.IN63
cfg_trp[1] => Add107.IN15
cfg_trp[1] => Add109.IN7
cfg_trp[2] => Add5.IN5
cfg_trp[2] => Add18.IN62
cfg_trp[2] => Add32.IN62
cfg_trp[2] => Add47.IN8
cfg_trp[2] => Add56.IN12
cfg_trp[2] => Add58.IN5
cfg_trp[2] => Add64.IN6
cfg_trp[2] => Add73.IN10
cfg_trp[2] => Add92.IN62
cfg_trp[2] => Add107.IN14
cfg_trp[2] => Add109.IN6
cfg_trp[3] => Add5.IN4
cfg_trp[3] => Add18.IN61
cfg_trp[3] => Add32.IN61
cfg_trp[3] => Add47.IN7
cfg_trp[3] => Add56.IN11
cfg_trp[3] => Add58.IN4
cfg_trp[3] => Add64.IN5
cfg_trp[3] => Add73.IN9
cfg_trp[3] => Add92.IN61
cfg_trp[3] => Add107.IN13
cfg_trp[3] => Add109.IN5
cfg_twr[0] => Add28.IN64
cfg_twr[0] => Add31.IN64
cfg_twr[0] => Add71.IN10
cfg_twr[0] => Add104.IN12
cfg_twr[1] => Add28.IN63
cfg_twr[1] => Add31.IN63
cfg_twr[1] => Add71.IN9
cfg_twr[1] => Add104.IN11
cfg_twr[2] => Add28.IN62
cfg_twr[2] => Add31.IN62
cfg_twr[2] => Add71.IN8
cfg_twr[2] => Add104.IN10
cfg_twr[3] => Add28.IN61
cfg_twr[3] => Add31.IN61
cfg_twr[3] => Add71.IN7
cfg_twr[3] => Add104.IN9
cfg_twtr[0] => Add22.IN64
cfg_twtr[0] => LessThan2.IN8
cfg_twtr[0] => max.DATAB
cfg_twtr[0] => Add67.IN10
cfg_twtr[0] => LessThan5.IN8
cfg_twtr[0] => max.DATAB
cfg_twtr[1] => Add22.IN63
cfg_twtr[1] => LessThan2.IN7
cfg_twtr[1] => max.DATAB
cfg_twtr[1] => Add67.IN9
cfg_twtr[1] => LessThan5.IN7
cfg_twtr[1] => max.DATAB
cfg_twtr[2] => Add22.IN62
cfg_twtr[2] => LessThan2.IN6
cfg_twtr[2] => max.DATAB
cfg_twtr[2] => Add67.IN8
cfg_twtr[2] => LessThan5.IN6
cfg_twtr[2] => max.DATAB
cfg_twtr[3] => Add22.IN61
cfg_twtr[3] => LessThan2.IN5
cfg_twtr[3] => max.DATAB
cfg_twtr[3] => Add67.IN7
cfg_twtr[3] => LessThan5.IN5
cfg_twtr[3] => max.DATAB
cfg_trtp[0] => LessThan1.IN8
cfg_trtp[0] => max.DATAB
cfg_trtp[0] => LessThan4.IN8
cfg_trtp[0] => max.DATAB
cfg_trtp[1] => LessThan1.IN7
cfg_trtp[1] => max.DATAB
cfg_trtp[1] => LessThan4.IN7
cfg_trtp[1] => max.DATAB
cfg_trtp[2] => LessThan1.IN6
cfg_trtp[2] => max.DATAB
cfg_trtp[2] => LessThan4.IN6
cfg_trtp[2] => max.DATAB
cfg_trtp[3] => LessThan1.IN5
cfg_trtp[3] => max.DATAB
cfg_trtp[3] => LessThan4.IN5
cfg_trtp[3] => max.DATAB
cfg_tras[0] => Add3.IN9
cfg_tras[1] => Add3.IN8
cfg_tras[2] => Add3.IN7
cfg_tras[3] => Add3.IN6
cfg_tras[4] => Add3.IN5
cfg_trc[0] => Add4.IN11
cfg_trc[1] => Add4.IN10
cfg_trc[2] => Add4.IN9
cfg_trc[3] => Add4.IN8
cfg_trc[4] => Add4.IN7
cfg_trc[5] => Add4.IN6
cfg_tccd[0] => Add77.IN4
cfg_tccd[0] => Add94.IN4
cfg_tccd[0] => Add88.IN10
cfg_tccd[1] => Add77.IN3
cfg_tccd[1] => Add94.IN3
cfg_tccd[1] => Add88.IN9
cfg_tccd[2] => Add77.IN2
cfg_tccd[2] => Add94.IN2
cfg_tccd[2] => Add88.IN8
cfg_tccd[3] => Add77.IN1
cfg_tccd[3] => Add94.IN1
cfg_tccd[3] => Add88.IN7
cfg_tmrd[0] => ~NO_FANOUT~
cfg_tmrd[1] => ~NO_FANOUT~
cfg_tmrd[2] => ~NO_FANOUT~
cfg_self_rfsh_exit_cycles[0] => Add10.IN19
cfg_self_rfsh_exit_cycles[1] => Add10.IN18
cfg_self_rfsh_exit_cycles[1] => Add59.IN17
cfg_self_rfsh_exit_cycles[2] => Add10.IN17
cfg_self_rfsh_exit_cycles[2] => Add59.IN16
cfg_self_rfsh_exit_cycles[3] => Add10.IN16
cfg_self_rfsh_exit_cycles[3] => Add59.IN15
cfg_self_rfsh_exit_cycles[4] => Add10.IN15
cfg_self_rfsh_exit_cycles[4] => Add59.IN14
cfg_self_rfsh_exit_cycles[5] => Add10.IN14
cfg_self_rfsh_exit_cycles[5] => Add59.IN13
cfg_self_rfsh_exit_cycles[6] => Add10.IN13
cfg_self_rfsh_exit_cycles[6] => Add59.IN12
cfg_self_rfsh_exit_cycles[7] => Add10.IN12
cfg_self_rfsh_exit_cycles[7] => Add59.IN11
cfg_self_rfsh_exit_cycles[8] => Add10.IN11
cfg_self_rfsh_exit_cycles[8] => Add59.IN10
cfg_self_rfsh_exit_cycles[9] => Add10.IN10
cfg_self_rfsh_exit_cycles[9] => Add59.IN9
cfg_pdn_exit_cycles[0] => Add9.IN7
cfg_pdn_exit_cycles[1] => Add9.IN6
cfg_pdn_exit_cycles[2] => Add9.IN5
cfg_pdn_exit_cycles[3] => Add9.IN4
cfg_auto_pd_cycles[0] => Add12.IN31
cfg_auto_pd_cycles[1] => Add12.IN30
cfg_auto_pd_cycles[2] => Add12.IN29
cfg_auto_pd_cycles[3] => Add12.IN28
cfg_auto_pd_cycles[4] => Add12.IN27
cfg_auto_pd_cycles[5] => Add12.IN26
cfg_auto_pd_cycles[6] => Add12.IN25
cfg_auto_pd_cycles[7] => Add12.IN24
cfg_auto_pd_cycles[8] => Add12.IN23
cfg_auto_pd_cycles[9] => Add12.IN22
cfg_auto_pd_cycles[10] => Add12.IN21
cfg_auto_pd_cycles[11] => Add12.IN20
cfg_auto_pd_cycles[12] => Add12.IN19
cfg_auto_pd_cycles[13] => Add12.IN18
cfg_auto_pd_cycles[14] => Add12.IN17
cfg_auto_pd_cycles[15] => Add12.IN16
cfg_power_saving_exit_cycles[0] => t_param_power_saving_exit[0]~reg0.DATAIN
cfg_power_saving_exit_cycles[1] => t_param_power_saving_exit[1]~reg0.DATAIN
cfg_power_saving_exit_cycles[2] => t_param_power_saving_exit[2]~reg0.DATAIN
cfg_power_saving_exit_cycles[3] => ~NO_FANOUT~
cfg_mem_clk_entry_cycles[0] => t_param_mem_clk_entry_cycles[0]~reg0.DATAIN
cfg_mem_clk_entry_cycles[1] => t_param_mem_clk_entry_cycles[1]~reg0.DATAIN
cfg_mem_clk_entry_cycles[2] => t_param_mem_clk_entry_cycles[2]~reg0.DATAIN
cfg_mem_clk_entry_cycles[3] => t_param_mem_clk_entry_cycles[3]~reg0.DATAIN
cfg_mem_clk_entry_cycles[4] => ~NO_FANOUT~
cfg_mem_clk_entry_cycles[5] => ~NO_FANOUT~
cfg_extra_ctl_clk_act_to_rdwr[0] => Add2.IN64
cfg_extra_ctl_clk_act_to_rdwr[0] => t_param_act_to_rdwr.DATAB
cfg_extra_ctl_clk_act_to_pch[0] => Add3.IN10
cfg_extra_ctl_clk_act_to_act[0] => Add4.IN12
cfg_extra_ctl_clk_rd_to_rd[0] => Add35.IN8
cfg_extra_ctl_clk_rd_to_rd[0] => Add77.IN8
cfg_extra_ctl_clk_rd_to_rd[1] => Add35.IN7
cfg_extra_ctl_clk_rd_to_rd[1] => Add77.IN7
cfg_extra_ctl_clk_rd_to_rd[2] => Add35.IN6
cfg_extra_ctl_clk_rd_to_rd[2] => Add77.IN6
cfg_extra_ctl_clk_rd_to_rd[3] => Add35.IN5
cfg_extra_ctl_clk_rd_to_rd[3] => Add77.IN5
cfg_extra_ctl_clk_rd_to_rd_diff_chip[0] => Add79.IN10
cfg_extra_ctl_clk_rd_to_rd_diff_chip[1] => Add79.IN9
cfg_extra_ctl_clk_rd_to_rd_diff_chip[2] => Add79.IN8
cfg_extra_ctl_clk_rd_to_rd_diff_chip[3] => Add79.IN7
cfg_extra_ctl_clk_rd_to_wr[0] => Add13.IN10
cfg_extra_ctl_clk_rd_to_wr[0] => Add38.IN64
cfg_extra_ctl_clk_rd_to_wr[0] => Add61.IN10
cfg_extra_ctl_clk_rd_to_wr[0] => Add83.IN64
cfg_extra_ctl_clk_rd_to_wr[1] => Add13.IN9
cfg_extra_ctl_clk_rd_to_wr[1] => Add38.IN63
cfg_extra_ctl_clk_rd_to_wr[1] => Add61.IN9
cfg_extra_ctl_clk_rd_to_wr[1] => Add83.IN63
cfg_extra_ctl_clk_rd_to_wr[2] => Add13.IN8
cfg_extra_ctl_clk_rd_to_wr[2] => Add38.IN62
cfg_extra_ctl_clk_rd_to_wr[2] => Add61.IN8
cfg_extra_ctl_clk_rd_to_wr[2] => Add83.IN62
cfg_extra_ctl_clk_rd_to_wr[3] => Add13.IN7
cfg_extra_ctl_clk_rd_to_wr[3] => Add38.IN61
cfg_extra_ctl_clk_rd_to_wr[3] => Add61.IN7
cfg_extra_ctl_clk_rd_to_wr[3] => Add83.IN61
cfg_extra_ctl_clk_rd_to_wr_bc[0] => Add41.IN64
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => Add41.IN63
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => Add41.IN62
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => Add41.IN61
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add44.IN64
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add62.IN10
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add86.IN64
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add44.IN63
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add62.IN9
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add86.IN63
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add44.IN62
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add62.IN8
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add86.IN62
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add44.IN61
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add62.IN7
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add86.IN61
cfg_extra_ctl_clk_rd_to_pch[0] => Add16.IN64
cfg_extra_ctl_clk_rd_to_pch[0] => Add46.IN10
cfg_extra_ctl_clk_rd_to_pch[0] => Add63.IN8
cfg_extra_ctl_clk_rd_to_pch[0] => Add90.IN64
cfg_extra_ctl_clk_rd_to_pch[1] => Add16.IN63
cfg_extra_ctl_clk_rd_to_pch[1] => Add46.IN9
cfg_extra_ctl_clk_rd_to_pch[1] => Add63.IN7
cfg_extra_ctl_clk_rd_to_pch[1] => Add90.IN63
cfg_extra_ctl_clk_rd_to_pch[2] => Add16.IN62
cfg_extra_ctl_clk_rd_to_pch[2] => Add46.IN8
cfg_extra_ctl_clk_rd_to_pch[2] => Add63.IN6
cfg_extra_ctl_clk_rd_to_pch[2] => Add90.IN62
cfg_extra_ctl_clk_rd_to_pch[3] => Add16.IN61
cfg_extra_ctl_clk_rd_to_pch[3] => Add46.IN7
cfg_extra_ctl_clk_rd_to_pch[3] => Add63.IN5
cfg_extra_ctl_clk_rd_to_pch[3] => Add90.IN61
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add19.IN64
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add48.IN12
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add65.IN10
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add93.IN64
cfg_extra_ctl_clk_wr_to_wr[0] => Add49.IN8
cfg_extra_ctl_clk_wr_to_wr[0] => Add94.IN8
cfg_extra_ctl_clk_wr_to_wr[1] => Add49.IN7
cfg_extra_ctl_clk_wr_to_wr[1] => Add94.IN7
cfg_extra_ctl_clk_wr_to_wr[2] => Add49.IN6
cfg_extra_ctl_clk_wr_to_wr[2] => Add94.IN6
cfg_extra_ctl_clk_wr_to_wr[3] => Add49.IN5
cfg_extra_ctl_clk_wr_to_wr[3] => Add94.IN5
cfg_extra_ctl_clk_wr_to_wr_diff_chip[0] => Add95.IN10
cfg_extra_ctl_clk_wr_to_wr_diff_chip[1] => Add95.IN9
cfg_extra_ctl_clk_wr_to_wr_diff_chip[2] => Add95.IN8
cfg_extra_ctl_clk_wr_to_wr_diff_chip[3] => Add95.IN7
cfg_extra_ctl_clk_wr_to_rd[0] => Add23.IN64
cfg_extra_ctl_clk_wr_to_rd[0] => Add51.IN12
cfg_extra_ctl_clk_wr_to_rd[0] => Add68.IN12
cfg_extra_ctl_clk_wr_to_rd[0] => Add99.IN14
cfg_extra_ctl_clk_wr_to_rd[1] => Add23.IN63
cfg_extra_ctl_clk_wr_to_rd[1] => Add51.IN11
cfg_extra_ctl_clk_wr_to_rd[1] => Add68.IN11
cfg_extra_ctl_clk_wr_to_rd[1] => Add99.IN13
cfg_extra_ctl_clk_wr_to_rd[2] => Add23.IN62
cfg_extra_ctl_clk_wr_to_rd[2] => Add51.IN10
cfg_extra_ctl_clk_wr_to_rd[2] => Add68.IN10
cfg_extra_ctl_clk_wr_to_rd[2] => Add99.IN12
cfg_extra_ctl_clk_wr_to_rd[3] => Add23.IN61
cfg_extra_ctl_clk_wr_to_rd[3] => Add51.IN9
cfg_extra_ctl_clk_wr_to_rd[3] => Add68.IN9
cfg_extra_ctl_clk_wr_to_rd[3] => Add99.IN11
cfg_extra_ctl_clk_wr_to_rd_bc[0] => Add52.IN12
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => Add52.IN11
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => Add52.IN10
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => Add52.IN9
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add24.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add54.IN64
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add70.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add101.IN14
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add24.IN9
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add54.IN63
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add70.IN9
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add101.IN13
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add24.IN8
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add54.IN62
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add70.IN8
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add101.IN12
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add24.IN7
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add54.IN61
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add70.IN7
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add101.IN11
cfg_extra_ctl_clk_wr_to_pch[0] => Add29.IN64
cfg_extra_ctl_clk_wr_to_pch[0] => Add55.IN14
cfg_extra_ctl_clk_wr_to_pch[0] => Add72.IN12
cfg_extra_ctl_clk_wr_to_pch[0] => Add106.IN16
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add33.IN64
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add57.IN16
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add74.IN14
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add108.IN18
cfg_extra_ctl_clk_pch_to_valid[0] => Add5.IN8
cfg_extra_ctl_clk_pch_all_to_valid[0] => Add58.IN8
cfg_extra_ctl_clk_pch_all_to_valid[0] => Add110.IN10
cfg_extra_ctl_clk_act_to_act_diff_bank[0] => Add6.IN8
cfg_extra_ctl_clk_four_act_to_act[0] => Add7.IN12
cfg_extra_ctl_clk_arf_to_valid[0] => Add8.IN16
cfg_extra_ctl_clk_pdn_to_valid[0] => Add9.IN8
cfg_extra_ctl_clk_srf_to_valid[0] => Add10.IN20
cfg_extra_ctl_clk_srf_to_zq_cal[0] => Add59.IN18
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_arf_period[0] => Add11.IN26
cfg_extra_ctl_clk_pdn_period[0] => Add12.IN32
t_param_act_to_rdwr[0] <= t_param_act_to_rdwr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[1] <= t_param_act_to_rdwr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[2] <= t_param_act_to_rdwr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[3] <= t_param_act_to_rdwr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[0] <= t_param_act_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[1] <= t_param_act_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[2] <= t_param_act_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[3] <= t_param_act_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[4] <= t_param_act_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[5] <= t_param_act_to_pch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[0] <= t_param_act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[1] <= t_param_act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[2] <= t_param_act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[3] <= t_param_act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[4] <= t_param_act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[5] <= t_param_act_to_act[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[0] <= t_param_rd_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[1] <= t_param_rd_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[2] <= t_param_rd_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[3] <= t_param_rd_to_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[4] <= t_param_rd_to_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[5] <= t_param_rd_to_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[0] <= t_param_rd_to_rd_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[1] <= t_param_rd_to_rd_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[2] <= t_param_rd_to_rd_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[3] <= t_param_rd_to_rd_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[0] <= t_param_rd_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[1] <= t_param_rd_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[2] <= t_param_rd_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[3] <= t_param_rd_to_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[4] <= t_param_rd_to_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[5] <= t_param_rd_to_wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[0] <= t_param_rd_to_wr_bc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[1] <= t_param_rd_to_wr_bc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[2] <= t_param_rd_to_wr_bc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[3] <= t_param_rd_to_wr_bc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[4] <= t_param_rd_to_wr_bc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[5] <= t_param_rd_to_wr_bc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[0] <= t_param_rd_to_wr_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[1] <= t_param_rd_to_wr_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[2] <= t_param_rd_to_wr_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[3] <= t_param_rd_to_wr_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[4] <= t_param_rd_to_wr_diff_chip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[5] <= t_param_rd_to_wr_diff_chip[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[0] <= t_param_rd_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[1] <= t_param_rd_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[2] <= t_param_rd_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[3] <= t_param_rd_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[4] <= t_param_rd_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[5] <= t_param_rd_to_pch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[0] <= t_param_rd_ap_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[1] <= t_param_rd_ap_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[2] <= t_param_rd_ap_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[3] <= t_param_rd_ap_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[4] <= t_param_rd_ap_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[5] <= t_param_rd_ap_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[0] <= t_param_wr_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[1] <= t_param_wr_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[2] <= t_param_wr_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[3] <= t_param_wr_to_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[4] <= t_param_wr_to_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[5] <= t_param_wr_to_wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[0] <= t_param_wr_to_wr_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[1] <= t_param_wr_to_wr_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[2] <= t_param_wr_to_wr_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[3] <= t_param_wr_to_wr_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[0] <= t_param_wr_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[1] <= t_param_wr_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[2] <= t_param_wr_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[3] <= t_param_wr_to_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[4] <= t_param_wr_to_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[5] <= t_param_wr_to_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[0] <= t_param_wr_to_rd_bc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[1] <= t_param_wr_to_rd_bc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[2] <= t_param_wr_to_rd_bc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[3] <= t_param_wr_to_rd_bc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[4] <= t_param_wr_to_rd_bc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[5] <= t_param_wr_to_rd_bc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[0] <= t_param_wr_to_rd_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[1] <= t_param_wr_to_rd_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[2] <= t_param_wr_to_rd_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[3] <= t_param_wr_to_rd_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[4] <= t_param_wr_to_rd_diff_chip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[5] <= t_param_wr_to_rd_diff_chip[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[0] <= t_param_wr_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[1] <= t_param_wr_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[2] <= t_param_wr_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[3] <= t_param_wr_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[4] <= t_param_wr_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[5] <= t_param_wr_to_pch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[0] <= t_param_wr_ap_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[1] <= t_param_wr_ap_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[2] <= t_param_wr_ap_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[3] <= t_param_wr_ap_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[4] <= t_param_wr_ap_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[5] <= t_param_wr_ap_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[0] <= t_param_pch_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[1] <= t_param_pch_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[2] <= t_param_pch_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[3] <= t_param_pch_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[0] <= t_param_pch_all_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[1] <= t_param_pch_all_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[2] <= t_param_pch_all_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[3] <= t_param_pch_all_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[0] <= t_param_act_to_act_diff_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[1] <= t_param_act_to_act_diff_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[2] <= t_param_act_to_act_diff_bank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[3] <= t_param_act_to_act_diff_bank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[4] <= t_param_act_to_act_diff_bank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[5] <= t_param_act_to_act_diff_bank[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[0] <= t_param_four_act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[1] <= t_param_four_act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[2] <= t_param_four_act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[3] <= t_param_four_act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[4] <= t_param_four_act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[5] <= t_param_four_act_to_act[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[0] <= t_param_arf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[1] <= t_param_arf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[2] <= t_param_arf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[3] <= t_param_arf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[4] <= t_param_arf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[5] <= t_param_arf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[6] <= t_param_arf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[7] <= t_param_arf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[8] <= t_param_arf_to_valid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[0] <= t_param_pdn_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[1] <= t_param_pdn_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[2] <= t_param_pdn_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[3] <= t_param_pdn_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[0] <= t_param_srf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[1] <= t_param_srf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[2] <= t_param_srf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[3] <= t_param_srf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[4] <= t_param_srf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[5] <= t_param_srf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[6] <= t_param_srf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[7] <= t_param_srf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[8] <= t_param_srf_to_valid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[9] <= t_param_srf_to_valid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[0] <= t_param_srf_to_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[1] <= t_param_srf_to_zq_cal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[2] <= t_param_srf_to_zq_cal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[3] <= t_param_srf_to_zq_cal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[4] <= t_param_srf_to_zq_cal[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[5] <= t_param_srf_to_zq_cal[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[6] <= t_param_srf_to_zq_cal[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[7] <= t_param_srf_to_zq_cal[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[8] <= t_param_srf_to_zq_cal[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[0] <= t_param_arf_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[1] <= t_param_arf_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[2] <= t_param_arf_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[3] <= t_param_arf_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[4] <= t_param_arf_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[5] <= t_param_arf_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[6] <= t_param_arf_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[7] <= t_param_arf_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[8] <= t_param_arf_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[9] <= t_param_arf_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[10] <= t_param_arf_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[11] <= t_param_arf_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[12] <= t_param_arf_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[0] <= t_param_pdn_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[1] <= t_param_pdn_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[2] <= t_param_pdn_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[3] <= t_param_pdn_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[4] <= t_param_pdn_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[5] <= t_param_pdn_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[6] <= t_param_pdn_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[7] <= t_param_pdn_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[8] <= t_param_pdn_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[9] <= t_param_pdn_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[10] <= t_param_pdn_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[11] <= t_param_pdn_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[12] <= t_param_pdn_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[13] <= t_param_pdn_period[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[14] <= t_param_pdn_period[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[15] <= t_param_pdn_period[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[0] <= t_param_power_saving_exit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[1] <= t_param_power_saving_exit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[2] <= t_param_power_saving_exit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[0] <= t_param_mem_clk_entry_cycles[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[1] <= t_param_mem_clk_entry_cycles[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[2] <= t_param_mem_clk_entry_cycles[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[3] <= t_param_mem_clk_entry_cycles[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
ctl_dqs_burst[0] => ctl_dqs_burst[0].IN1
ctl_dqs_burst[1] => ctl_dqs_burst[1].IN1
ctl_wdata_valid[0] => ctl_wdata_valid[0].IN1
ctl_wdata_valid[1] => ctl_wdata_valid[1].IN1
ctl_wdata[0] => ctl_wdata[0].IN1
ctl_wdata[1] => ctl_wdata[1].IN1
ctl_wdata[2] => ctl_wdata[2].IN1
ctl_wdata[3] => ctl_wdata[3].IN1
ctl_wdata[4] => ctl_wdata[4].IN1
ctl_wdata[5] => ctl_wdata[5].IN1
ctl_wdata[6] => ctl_wdata[6].IN1
ctl_wdata[7] => ctl_wdata[7].IN1
ctl_wdata[8] => ctl_wdata[8].IN1
ctl_wdata[9] => ctl_wdata[9].IN1
ctl_wdata[10] => ctl_wdata[10].IN1
ctl_wdata[11] => ctl_wdata[11].IN1
ctl_wdata[12] => ctl_wdata[12].IN1
ctl_wdata[13] => ctl_wdata[13].IN1
ctl_wdata[14] => ctl_wdata[14].IN1
ctl_wdata[15] => ctl_wdata[15].IN1
ctl_wdata[16] => ctl_wdata[16].IN1
ctl_wdata[17] => ctl_wdata[17].IN1
ctl_wdata[18] => ctl_wdata[18].IN1
ctl_wdata[19] => ctl_wdata[19].IN1
ctl_wdata[20] => ctl_wdata[20].IN1
ctl_wdata[21] => ctl_wdata[21].IN1
ctl_wdata[22] => ctl_wdata[22].IN1
ctl_wdata[23] => ctl_wdata[23].IN1
ctl_wdata[24] => ctl_wdata[24].IN1
ctl_wdata[25] => ctl_wdata[25].IN1
ctl_wdata[26] => ctl_wdata[26].IN1
ctl_wdata[27] => ctl_wdata[27].IN1
ctl_wdata[28] => ctl_wdata[28].IN1
ctl_wdata[29] => ctl_wdata[29].IN1
ctl_wdata[30] => ctl_wdata[30].IN1
ctl_wdata[31] => ctl_wdata[31].IN1
ctl_dm[0] => ctl_dm[0].IN1
ctl_dm[1] => ctl_dm[1].IN1
ctl_dm[2] => ctl_dm[2].IN1
ctl_dm[3] => ctl_dm[3].IN1
ctl_addr[0] => ctl_addr[0].IN1
ctl_addr[1] => ctl_addr[1].IN1
ctl_addr[2] => ctl_addr[2].IN1
ctl_addr[3] => ctl_addr[3].IN1
ctl_addr[4] => ctl_addr[4].IN1
ctl_addr[5] => ctl_addr[5].IN1
ctl_addr[6] => ctl_addr[6].IN1
ctl_addr[7] => ctl_addr[7].IN1
ctl_addr[8] => ctl_addr[8].IN1
ctl_addr[9] => ctl_addr[9].IN1
ctl_addr[10] => ctl_addr[10].IN1
ctl_addr[11] => ctl_addr[11].IN1
ctl_addr[12] => ctl_addr[12].IN1
ctl_ba[0] => ctl_ba[0].IN1
ctl_ba[1] => ctl_ba[1].IN1
ctl_cas_n[0] => ctl_cas_n[0].IN1
ctl_cke[0] => ctl_cke[0].IN1
ctl_cs_n[0] => ctl_cs_n[0].IN1
ctl_odt[0] => ctl_odt[0].IN1
ctl_ras_n[0] => ctl_ras_n[0].IN1
ctl_we_n[0] => ctl_we_n[0].IN1
ctl_rst_n[0] => ctl_rst_n[0].IN1
ctl_mem_clk_disable[0] => ctl_mem_clk_disable[0].IN1
ctl_doing_rd[0] => ctl_doing_rd[0].IN1
ctl_doing_rd[1] => ctl_doing_rd[1].IN1
ctl_cal_req => ctl_cal_req.IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
reset_request_n <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.reset_request_n
ctl_clk <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_clk
ctl_reset_n <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_reset_n
ctl_wlat[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_wlat
ctl_wlat[1] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_wlat
ctl_wlat[2] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_wlat
ctl_wlat[3] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_wlat
ctl_wlat[4] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_wlat
ctl_rdata[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[1] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[2] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[3] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[4] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[5] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[6] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[7] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[8] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[9] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[10] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[11] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[12] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[13] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[14] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[15] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[16] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[17] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[18] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[19] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[20] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[21] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[22] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[23] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[24] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[25] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[26] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[27] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[28] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[29] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[30] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[31] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata_valid[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rdata_valid
ctl_rlat[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rlat
ctl_rlat[1] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rlat
ctl_rlat[2] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rlat
ctl_rlat[3] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rlat
ctl_rlat[4] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_rlat
ctl_cal_success <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_cal_success
ctl_cal_fail <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_cal_fail
ctl_cal_warning <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.ctl_cal_warning
mem_addr[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[1] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[2] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[3] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[4] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[5] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[6] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[7] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[8] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[9] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[10] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[11] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[12] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_ba[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_ba
mem_ba[1] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_ba
mem_cas_n <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_cas_n
mem_cke[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_cke
mem_cs_n[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_cs_n
mem_dm[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dm
mem_dm[1] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dm
mem_odt[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_odt
mem_ras_n <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_ras_n
mem_we_n <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_we_n
mem_reset_n <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_reset_n
dbg_rd_data[0] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[1] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[2] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[3] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[4] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[5] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[6] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[7] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[8] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[9] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[10] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[11] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[12] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[13] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[14] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[15] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[16] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[17] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[18] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[19] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[20] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[21] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[22] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[23] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[24] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[25] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[26] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[27] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[28] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[29] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[30] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[31] <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_waitrequest <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.dbg_waitrequest
aux_half_rate_clk <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.aux_half_rate_clk
aux_full_rate_clk <= nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.aux_full_rate_clk
mem_clk[0] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_clk
mem_clk_n[0] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_clk_n
mem_dq[0] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[1] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[2] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[3] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[4] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[5] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[6] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[7] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[8] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[9] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[10] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[11] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[12] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[13] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[14] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[15] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dqs[0] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dqs
mem_dqs[1] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dqs
mem_dqs_n[0] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dqs_n
mem_dqs_n[1] <> nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst.mem_dqs_n


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
reset_request_n <= nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk.reset_request_n
ctl_clk <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
ctl_reset_n <= reset_phy_clk_1x_n.DB_MAX_OUTPUT_PORT_TYPE
ctl_dqs_burst[0] => ctl_dqs_burst[0].IN1
ctl_dqs_burst[1] => ctl_dqs_burst[1].IN1
ctl_wdata_valid[0] => ctl_wdata_valid[0].IN1
ctl_wdata_valid[1] => ctl_wdata_valid[1].IN1
ctl_wdata[0] => ctl_wdata[0].IN1
ctl_wdata[1] => ctl_wdata[1].IN1
ctl_wdata[2] => ctl_wdata[2].IN1
ctl_wdata[3] => ctl_wdata[3].IN1
ctl_wdata[4] => ctl_wdata[4].IN1
ctl_wdata[5] => ctl_wdata[5].IN1
ctl_wdata[6] => ctl_wdata[6].IN1
ctl_wdata[7] => ctl_wdata[7].IN1
ctl_wdata[8] => ctl_wdata[8].IN1
ctl_wdata[9] => ctl_wdata[9].IN1
ctl_wdata[10] => ctl_wdata[10].IN1
ctl_wdata[11] => ctl_wdata[11].IN1
ctl_wdata[12] => ctl_wdata[12].IN1
ctl_wdata[13] => ctl_wdata[13].IN1
ctl_wdata[14] => ctl_wdata[14].IN1
ctl_wdata[15] => ctl_wdata[15].IN1
ctl_wdata[16] => ctl_wdata[16].IN1
ctl_wdata[17] => ctl_wdata[17].IN1
ctl_wdata[18] => ctl_wdata[18].IN1
ctl_wdata[19] => ctl_wdata[19].IN1
ctl_wdata[20] => ctl_wdata[20].IN1
ctl_wdata[21] => ctl_wdata[21].IN1
ctl_wdata[22] => ctl_wdata[22].IN1
ctl_wdata[23] => ctl_wdata[23].IN1
ctl_wdata[24] => ctl_wdata[24].IN1
ctl_wdata[25] => ctl_wdata[25].IN1
ctl_wdata[26] => ctl_wdata[26].IN1
ctl_wdata[27] => ctl_wdata[27].IN1
ctl_wdata[28] => ctl_wdata[28].IN1
ctl_wdata[29] => ctl_wdata[29].IN1
ctl_wdata[30] => ctl_wdata[30].IN1
ctl_wdata[31] => ctl_wdata[31].IN1
ctl_dm[0] => ctl_dm[0].IN1
ctl_dm[1] => ctl_dm[1].IN1
ctl_dm[2] => ctl_dm[2].IN1
ctl_dm[3] => ctl_dm[3].IN1
ctl_wlat[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_addr[0] => ctl_addr[0].IN1
ctl_addr[1] => ctl_addr[1].IN1
ctl_addr[2] => ctl_addr[2].IN1
ctl_addr[3] => ctl_addr[3].IN1
ctl_addr[4] => ctl_addr[4].IN1
ctl_addr[5] => ctl_addr[5].IN1
ctl_addr[6] => ctl_addr[6].IN1
ctl_addr[7] => ctl_addr[7].IN1
ctl_addr[8] => ctl_addr[8].IN1
ctl_addr[9] => ctl_addr[9].IN1
ctl_addr[10] => ctl_addr[10].IN1
ctl_addr[11] => ctl_addr[11].IN1
ctl_addr[12] => ctl_addr[12].IN1
ctl_ba[0] => ctl_ba[0].IN1
ctl_ba[1] => ctl_ba[1].IN1
ctl_cas_n[0] => ctl_cas_n[0].IN1
ctl_cke[0] => ctl_cke[0].IN1
ctl_cs_n[0] => ctl_cs_n[0].IN1
ctl_odt[0] => ctl_odt[0].IN1
ctl_ras_n[0] => ctl_ras_n[0].IN1
ctl_we_n[0] => ctl_we_n[0].IN1
ctl_rst_n[0] => ~NO_FANOUT~
ctl_mem_clk_disable[0] => ctl_mem_clk_disable[0].IN1
ctl_doing_rd[0] => ctl_doing_rd[0].IN1
ctl_doing_rd[1] => ctl_doing_rd[1].IN1
ctl_rdata[0] <= ctl_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[1] <= ctl_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[2] <= ctl_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[3] <= ctl_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[4] <= ctl_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[5] <= ctl_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[6] <= ctl_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[7] <= ctl_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[8] <= ctl_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[9] <= ctl_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[10] <= ctl_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[11] <= ctl_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[12] <= ctl_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[13] <= ctl_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[14] <= ctl_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[15] <= ctl_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[16] <= ctl_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[17] <= ctl_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[18] <= ctl_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[19] <= ctl_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[20] <= ctl_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[21] <= ctl_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[22] <= ctl_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[23] <= ctl_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[24] <= ctl_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[25] <= ctl_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[26] <= ctl_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[27] <= ctl_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[28] <= ctl_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[29] <= ctl_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[30] <= ctl_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[31] <= ctl_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata_valid[0] <= nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe.ctl_rdata_valid
ctl_rlat[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_cal_req => ctl_cal_req.IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
ctl_cal_success <= ctl_cal_success.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_fail <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_cal_fail
ctl_cal_warning <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_cal_warning
mem_addr[0] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[1] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[2] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[3] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[4] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[5] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[6] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[7] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[8] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[9] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[10] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[11] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[12] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_ba[0] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ba
mem_ba[1] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ba
mem_cas_n <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_cas_n
mem_cke[0] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_cke
mem_cs_n[0] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_cs_n
mem_dm[0] <= nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dm
mem_dm[1] <= nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dm
mem_odt[0] <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_odt
mem_ras_n <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ras_n
mem_we_n <= nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_we_n
mem_clk[0] <> nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk.mem_clk
mem_clk_n[0] <> nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk.mem_clk_n
mem_reset_n <= nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk.mem_reset_n
mem_dq[0] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[1] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[2] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[3] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[4] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[5] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[6] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[7] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[8] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[9] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[10] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[11] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[12] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[13] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[14] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[15] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dqs[0] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqs[1] <> nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqs_n[0] <> <UNC>
mem_dqs_n[1] <> <UNC>
aux_half_rate_clk <= nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk.half_rate_clk
aux_full_rate_clk <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
dbg_rd_data[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[5] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[6] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[7] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[8] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[9] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[10] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[11] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[12] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[13] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[14] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[15] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[16] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[17] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[18] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[19] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[20] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[21] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[22] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[23] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[24] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[25] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[26] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[27] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[28] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[29] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[30] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[31] <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_waitrequest <= nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_waitrequest


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio
reset_resync_clk_2x_n => reset_resync_clk_2x.IN16
resync_clk_2x => dq_capture_clk[0].IN16
mem_clk_2x => dqs[0].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[0].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[0].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[0].dqsoe_ddio_oe.CLK
mem_clk_2x => dqs[1].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[1].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[1].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[1].dqsoe_ddio_oe.CLK
write_clk_2x => wdp_wdata_oe_2x_r[15].CLK
write_clk_2x => wdp_wdata_oe_2x_r[14].CLK
write_clk_2x => wdp_wdata_oe_2x_r[13].CLK
write_clk_2x => wdp_wdata_oe_2x_r[12].CLK
write_clk_2x => wdp_wdata_oe_2x_r[11].CLK
write_clk_2x => wdp_wdata_oe_2x_r[10].CLK
write_clk_2x => wdp_wdata_oe_2x_r[9].CLK
write_clk_2x => wdp_wdata_oe_2x_r[8].CLK
write_clk_2x => wdp_wdata_oe_2x_r[7].CLK
write_clk_2x => wdp_wdata_oe_2x_r[6].CLK
write_clk_2x => wdp_wdata_oe_2x_r[5].CLK
write_clk_2x => wdp_wdata_oe_2x_r[4].CLK
write_clk_2x => wdp_wdata_oe_2x_r[3].CLK
write_clk_2x => wdp_wdata_oe_2x_r[2].CLK
write_clk_2x => wdp_wdata_oe_2x_r[1].CLK
write_clk_2x => wdp_wdata_oe_2x_r[0].CLK
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dm[0].dm_ddio_out.CLKHI
write_clk_2x => dm[0].dm_ddio_out.CLKLO
write_clk_2x => dm[0].dm_ddio_out.MUXSEL
write_clk_2x => dm[1].dm_ddio_out.CLKHI
write_clk_2x => dm[1].dm_ddio_out.CLKLO
write_clk_2x => dm[1].dm_ddio_out.MUXSEL
mem_dm[0] <= dm[0].dm_obuf.OUT
mem_dm[1] <= dm[1].dm_obuf.OUT
mem_dq[0] <> dqs_group[0].dq[0].dq_obuf
mem_dq[1] <> dqs_group[0].dq[1].dq_obuf
mem_dq[2] <> dqs_group[0].dq[2].dq_obuf
mem_dq[3] <> dqs_group[0].dq[3].dq_obuf
mem_dq[4] <> dqs_group[0].dq[4].dq_obuf
mem_dq[5] <> dqs_group[0].dq[5].dq_obuf
mem_dq[6] <> dqs_group[0].dq[6].dq_obuf
mem_dq[7] <> dqs_group[0].dq[7].dq_obuf
mem_dq[8] <> dqs_group[1].dq[0].dq_obuf
mem_dq[9] <> dqs_group[1].dq[1].dq_obuf
mem_dq[10] <> dqs_group[1].dq[2].dq_obuf
mem_dq[11] <> dqs_group[1].dq[3].dq_obuf
mem_dq[12] <> dqs_group[1].dq[4].dq_obuf
mem_dq[13] <> dqs_group[1].dq[5].dq_obuf
mem_dq[14] <> dqs_group[1].dq[6].dq_obuf
mem_dq[15] <> dqs_group[1].dq[7].dq_obuf
mem_dqs[0] <> dqs[0].dqs_obuf
mem_dqs[1] <> dqs[1].dqs_obuf
dio_rdata_h_2x[0] <= dio_rdata_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[1] <= dio_rdata_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[2] <= dio_rdata_h_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[3] <= dio_rdata_h_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[4] <= dio_rdata_h_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[5] <= dio_rdata_h_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[6] <= dio_rdata_h_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[7] <= dio_rdata_h_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[8] <= dio_rdata_h_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[9] <= dio_rdata_h_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[10] <= dio_rdata_h_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[11] <= dio_rdata_h_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[12] <= dio_rdata_h_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[13] <= dio_rdata_h_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[14] <= dio_rdata_h_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[15] <= dio_rdata_h_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[0] <= dio_rdata_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[1] <= dio_rdata_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[2] <= dio_rdata_l_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[3] <= dio_rdata_l_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[4] <= dio_rdata_l_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[5] <= dio_rdata_l_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[6] <= dio_rdata_l_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[7] <= dio_rdata_l_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[8] <= dio_rdata_l_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[9] <= dio_rdata_l_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[10] <= dio_rdata_l_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[11] <= dio_rdata_l_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[12] <= dio_rdata_l_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[13] <= dio_rdata_l_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[14] <= dio_rdata_l_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[15] <= dio_rdata_l_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[0] => dm[0].dm_ddio_out.DATAINHI
wdp_dm_h_2x[1] => dm[1].dm_ddio_out.DATAINHI
wdp_dm_l_2x[0] => dm[0].dm_ddio_out.DATAINLO
wdp_dm_l_2x[1] => dm[1].dm_ddio_out.DATAINLO
wdp_wdata_h_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_l_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_oe_2x[0] => wdp_wdata_oe_2x_r[0].DATAIN
wdp_wdata_oe_2x[1] => wdp_wdata_oe_2x_r[1].DATAIN
wdp_wdata_oe_2x[2] => wdp_wdata_oe_2x_r[2].DATAIN
wdp_wdata_oe_2x[3] => wdp_wdata_oe_2x_r[3].DATAIN
wdp_wdata_oe_2x[4] => wdp_wdata_oe_2x_r[4].DATAIN
wdp_wdata_oe_2x[5] => wdp_wdata_oe_2x_r[5].DATAIN
wdp_wdata_oe_2x[6] => wdp_wdata_oe_2x_r[6].DATAIN
wdp_wdata_oe_2x[7] => wdp_wdata_oe_2x_r[7].DATAIN
wdp_wdata_oe_2x[8] => wdp_wdata_oe_2x_r[8].DATAIN
wdp_wdata_oe_2x[9] => wdp_wdata_oe_2x_r[9].DATAIN
wdp_wdata_oe_2x[10] => wdp_wdata_oe_2x_r[10].DATAIN
wdp_wdata_oe_2x[11] => wdp_wdata_oe_2x_r[11].DATAIN
wdp_wdata_oe_2x[12] => wdp_wdata_oe_2x_r[12].DATAIN
wdp_wdata_oe_2x[13] => wdp_wdata_oe_2x_r[13].DATAIN
wdp_wdata_oe_2x[14] => wdp_wdata_oe_2x_r[14].DATAIN
wdp_wdata_oe_2x[15] => wdp_wdata_oe_2x_r[15].DATAIN
wdp_wdqs_2x[0] => dqs[0].dqs_ddio_out.DATAINHI
wdp_wdqs_2x[1] => dqs[1].dqs_ddio_out.DATAINHI
wdp_wdqs_oe_2x[0] => dqs[0].dqsoe_ddio_oe.OE
wdp_wdqs_oe_2x[1] => dqs[1].dqsoe_ddio_oe.OE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp
phy_clk_1x => phy_clk_1x.IN1
resync_clk_2x => resync_clk_2x.IN1
reset_phy_clk_1x_n => rd_ram_rd_addr[0].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[1].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[2].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[3].ACLR
reset_phy_clk_1x_n => dec_read_lat_sync_r.ACLR
reset_phy_clk_1x_n => inc_read_lat_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync.ACLR
reset_resync_clk_2x_n => dmx_swap_ams.ACLR
reset_resync_clk_2x_n => state.ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[0].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[1].ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[2].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[3].ACLR
seq_rdp_dec_read_lat_1x => rd_addr_double_inc.IN1
seq_rdp_dec_read_lat_1x => dec_read_lat_sync_r.DATAIN
seq_rdp_dmx_swap => dmx_swap_ams.DATAIN
seq_rdp_inc_read_lat_1x => rd_addr_stall.IN1
seq_rdp_inc_read_lat_1x => inc_read_lat_sync_r.DATAIN
dio_rdata_h_2x[0] => rd_data_piped_2x[0].IN1
dio_rdata_h_2x[1] => rd_data_piped_2x[1].IN1
dio_rdata_h_2x[2] => rd_data_piped_2x[2].IN1
dio_rdata_h_2x[3] => rd_data_piped_2x[3].IN1
dio_rdata_h_2x[4] => rd_data_piped_2x[4].IN1
dio_rdata_h_2x[5] => rd_data_piped_2x[5].IN1
dio_rdata_h_2x[6] => rd_data_piped_2x[6].IN1
dio_rdata_h_2x[7] => rd_data_piped_2x[7].IN1
dio_rdata_h_2x[8] => rd_data_piped_2x[16].IN1
dio_rdata_h_2x[9] => rd_data_piped_2x[17].IN1
dio_rdata_h_2x[10] => rd_data_piped_2x[18].IN1
dio_rdata_h_2x[11] => rd_data_piped_2x[19].IN1
dio_rdata_h_2x[12] => rd_data_piped_2x[20].IN1
dio_rdata_h_2x[13] => rd_data_piped_2x[21].IN1
dio_rdata_h_2x[14] => rd_data_piped_2x[22].IN1
dio_rdata_h_2x[15] => rd_data_piped_2x[23].IN1
dio_rdata_l_2x[0] => rd_data_piped_2x[8].IN1
dio_rdata_l_2x[1] => rd_data_piped_2x[9].IN1
dio_rdata_l_2x[2] => rd_data_piped_2x[10].IN1
dio_rdata_l_2x[3] => rd_data_piped_2x[11].IN1
dio_rdata_l_2x[4] => rd_data_piped_2x[12].IN1
dio_rdata_l_2x[5] => rd_data_piped_2x[13].IN1
dio_rdata_l_2x[6] => rd_data_piped_2x[14].IN1
dio_rdata_l_2x[7] => rd_data_piped_2x[15].IN1
dio_rdata_l_2x[8] => rd_data_piped_2x[24].IN1
dio_rdata_l_2x[9] => rd_data_piped_2x[25].IN1
dio_rdata_l_2x[10] => rd_data_piped_2x[26].IN1
dio_rdata_l_2x[11] => rd_data_piped_2x[27].IN1
dio_rdata_l_2x[12] => rd_data_piped_2x[28].IN1
dio_rdata_l_2x[13] => rd_data_piped_2x[29].IN1
dio_rdata_l_2x[14] => rd_data_piped_2x[30].IN1
dio_rdata_l_2x[15] => rd_data_piped_2x[31].IN1
ctl_mem_rdata[0] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[1] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[2] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[3] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[4] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[5] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[6] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[7] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[8] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[9] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[10] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[11] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[12] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[13] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[14] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[15] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[16] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[17] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[18] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[19] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[20] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[21] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[22] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[23] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[24] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[25] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[26] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[27] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[28] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[29] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[30] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[31] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component
wren_a => altsyncram_idh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_idh1:auto_generated.data_a[0]
data_a[1] => altsyncram_idh1:auto_generated.data_a[1]
data_a[2] => altsyncram_idh1:auto_generated.data_a[2]
data_a[3] => altsyncram_idh1:auto_generated.data_a[3]
data_a[4] => altsyncram_idh1:auto_generated.data_a[4]
data_a[5] => altsyncram_idh1:auto_generated.data_a[5]
data_a[6] => altsyncram_idh1:auto_generated.data_a[6]
data_a[7] => altsyncram_idh1:auto_generated.data_a[7]
data_a[8] => altsyncram_idh1:auto_generated.data_a[8]
data_a[9] => altsyncram_idh1:auto_generated.data_a[9]
data_a[10] => altsyncram_idh1:auto_generated.data_a[10]
data_a[11] => altsyncram_idh1:auto_generated.data_a[11]
data_a[12] => altsyncram_idh1:auto_generated.data_a[12]
data_a[13] => altsyncram_idh1:auto_generated.data_a[13]
data_a[14] => altsyncram_idh1:auto_generated.data_a[14]
data_a[15] => altsyncram_idh1:auto_generated.data_a[15]
data_a[16] => altsyncram_idh1:auto_generated.data_a[16]
data_a[17] => altsyncram_idh1:auto_generated.data_a[17]
data_a[18] => altsyncram_idh1:auto_generated.data_a[18]
data_a[19] => altsyncram_idh1:auto_generated.data_a[19]
data_a[20] => altsyncram_idh1:auto_generated.data_a[20]
data_a[21] => altsyncram_idh1:auto_generated.data_a[21]
data_a[22] => altsyncram_idh1:auto_generated.data_a[22]
data_a[23] => altsyncram_idh1:auto_generated.data_a[23]
data_a[24] => altsyncram_idh1:auto_generated.data_a[24]
data_a[25] => altsyncram_idh1:auto_generated.data_a[25]
data_a[26] => altsyncram_idh1:auto_generated.data_a[26]
data_a[27] => altsyncram_idh1:auto_generated.data_a[27]
data_a[28] => altsyncram_idh1:auto_generated.data_a[28]
data_a[29] => altsyncram_idh1:auto_generated.data_a[29]
data_a[30] => altsyncram_idh1:auto_generated.data_a[30]
data_a[31] => altsyncram_idh1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_idh1:auto_generated.address_a[0]
address_a[1] => altsyncram_idh1:auto_generated.address_a[1]
address_a[2] => altsyncram_idh1:auto_generated.address_a[2]
address_a[3] => altsyncram_idh1:auto_generated.address_a[3]
address_b[0] => altsyncram_idh1:auto_generated.address_b[0]
address_b[1] => altsyncram_idh1:auto_generated.address_b[1]
address_b[2] => altsyncram_idh1:auto_generated.address_b[2]
address_b[3] => altsyncram_idh1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_idh1:auto_generated.clock0
clock1 => altsyncram_idh1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_idh1:auto_generated.q_b[0]
q_b[1] <= altsyncram_idh1:auto_generated.q_b[1]
q_b[2] <= altsyncram_idh1:auto_generated.q_b[2]
q_b[3] <= altsyncram_idh1:auto_generated.q_b[3]
q_b[4] <= altsyncram_idh1:auto_generated.q_b[4]
q_b[5] <= altsyncram_idh1:auto_generated.q_b[5]
q_b[6] <= altsyncram_idh1:auto_generated.q_b[6]
q_b[7] <= altsyncram_idh1:auto_generated.q_b[7]
q_b[8] <= altsyncram_idh1:auto_generated.q_b[8]
q_b[9] <= altsyncram_idh1:auto_generated.q_b[9]
q_b[10] <= altsyncram_idh1:auto_generated.q_b[10]
q_b[11] <= altsyncram_idh1:auto_generated.q_b[11]
q_b[12] <= altsyncram_idh1:auto_generated.q_b[12]
q_b[13] <= altsyncram_idh1:auto_generated.q_b[13]
q_b[14] <= altsyncram_idh1:auto_generated.q_b[14]
q_b[15] <= altsyncram_idh1:auto_generated.q_b[15]
q_b[16] <= altsyncram_idh1:auto_generated.q_b[16]
q_b[17] <= altsyncram_idh1:auto_generated.q_b[17]
q_b[18] <= altsyncram_idh1:auto_generated.q_b[18]
q_b[19] <= altsyncram_idh1:auto_generated.q_b[19]
q_b[20] <= altsyncram_idh1:auto_generated.q_b[20]
q_b[21] <= altsyncram_idh1:auto_generated.q_b[21]
q_b[22] <= altsyncram_idh1:auto_generated.q_b[22]
q_b[23] <= altsyncram_idh1:auto_generated.q_b[23]
q_b[24] <= altsyncram_idh1:auto_generated.q_b[24]
q_b[25] <= altsyncram_idh1:auto_generated.q_b[25]
q_b[26] <= altsyncram_idh1:auto_generated.q_b[26]
q_b[27] <= altsyncram_idh1:auto_generated.q_b[27]
q_b[28] <= altsyncram_idh1:auto_generated.q_b[28]
q_b[29] <= altsyncram_idh1:auto_generated.q_b[29]
q_b[30] <= altsyncram_idh1:auto_generated.q_b[30]
q_b[31] <= altsyncram_idh1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_idh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
phy_clk_1x => wdp_dm_h_2x[1]~reg0.CLK
phy_clk_1x => wdp_dm_l_2x[1]~reg0.CLK
phy_clk_1x => wdp_dm_h_2x[0]~reg0.CLK
phy_clk_1x => wdp_dm_l_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[15]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[15]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[14]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[14]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[13]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[13]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[12]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[12]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[11]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[11]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[10]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[10]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[9]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[9]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[8]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[8]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[7]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[7]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[6]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[6]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[5]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[5]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[4]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[4]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[3]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[3]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[2]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[2]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[0]~reg0.CLK
phy_clk_1x => dq_oe_2x[2].CLK
phy_clk_1x => dq_oe_2x[3].CLK
phy_clk_1x => dq_oe_2x[0].CLK
phy_clk_1x => dq_oe_2x[1].CLK
phy_clk_1x => wdp_wdqs_oe_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdqs_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdqs_oe_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdqs_2x[0]~reg0.CLK
mem_clk_2x => ~NO_FANOUT~
write_clk_2x => ~NO_FANOUT~
reset_phy_clk_1x_n => wdp_wdqs_oe_2x[1]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_2x[1]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_oe_2x[0]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_2x[0]~reg0.ACLR
reset_phy_clk_1x_n => dq_oe_2x[0].ACLR
reset_phy_clk_1x_n => dq_oe_2x[1].ACLR
reset_phy_clk_1x_n => dq_oe_2x[2].ACLR
reset_phy_clk_1x_n => dq_oe_2x[3].ACLR
reset_mem_clk_2x_n => ~NO_FANOUT~
reset_write_clk_2x_n => ~NO_FANOUT~
ctl_mem_be[0] => mem_be[0].DATAA
ctl_mem_be[1] => mem_be[1].DATAA
ctl_mem_be[2] => mem_be[2].DATAA
ctl_mem_be[3] => mem_be[3].DATAA
ctl_mem_dqs_burst[0] => mem_dqs_burst[0].DATAA
ctl_mem_dqs_burst[1] => ~NO_FANOUT~
ctl_mem_wdata[0] => mem_wdata[0].DATAA
ctl_mem_wdata[1] => mem_wdata[1].DATAA
ctl_mem_wdata[2] => mem_wdata[2].DATAA
ctl_mem_wdata[3] => mem_wdata[3].DATAA
ctl_mem_wdata[4] => mem_wdata[4].DATAA
ctl_mem_wdata[5] => mem_wdata[5].DATAA
ctl_mem_wdata[6] => mem_wdata[6].DATAA
ctl_mem_wdata[7] => mem_wdata[7].DATAA
ctl_mem_wdata[8] => mem_wdata[8].DATAA
ctl_mem_wdata[9] => mem_wdata[9].DATAA
ctl_mem_wdata[10] => mem_wdata[10].DATAA
ctl_mem_wdata[11] => mem_wdata[11].DATAA
ctl_mem_wdata[12] => mem_wdata[12].DATAA
ctl_mem_wdata[13] => mem_wdata[13].DATAA
ctl_mem_wdata[14] => mem_wdata[14].DATAA
ctl_mem_wdata[15] => mem_wdata[15].DATAA
ctl_mem_wdata[16] => mem_wdata[16].DATAA
ctl_mem_wdata[17] => mem_wdata[17].DATAA
ctl_mem_wdata[18] => mem_wdata[18].DATAA
ctl_mem_wdata[19] => mem_wdata[19].DATAA
ctl_mem_wdata[20] => mem_wdata[20].DATAA
ctl_mem_wdata[21] => mem_wdata[21].DATAA
ctl_mem_wdata[22] => mem_wdata[22].DATAA
ctl_mem_wdata[23] => mem_wdata[23].DATAA
ctl_mem_wdata[24] => mem_wdata[24].DATAA
ctl_mem_wdata[25] => mem_wdata[25].DATAA
ctl_mem_wdata[26] => mem_wdata[26].DATAA
ctl_mem_wdata[27] => mem_wdata[27].DATAA
ctl_mem_wdata[28] => mem_wdata[28].DATAA
ctl_mem_wdata[29] => mem_wdata[29].DATAA
ctl_mem_wdata[30] => mem_wdata[30].DATAA
ctl_mem_wdata[31] => mem_wdata[31].DATAA
ctl_mem_wdata_valid[0] => mem_wdata_valid[0].DATAA
ctl_mem_wdata_valid[1] => mem_wdata_valid[1].DATAA
seq_be[0] => mem_be[0].DATAB
seq_be[1] => mem_be[1].DATAB
seq_be[2] => mem_be[2].DATAB
seq_be[3] => mem_be[3].DATAB
seq_dqs_burst[0] => mem_dqs_burst[0].DATAB
seq_dqs_burst[1] => ~NO_FANOUT~
seq_wdata[0] => mem_wdata[0].DATAB
seq_wdata[1] => mem_wdata[1].DATAB
seq_wdata[2] => mem_wdata[2].DATAB
seq_wdata[3] => mem_wdata[3].DATAB
seq_wdata[4] => mem_wdata[4].DATAB
seq_wdata[5] => mem_wdata[5].DATAB
seq_wdata[6] => mem_wdata[6].DATAB
seq_wdata[7] => mem_wdata[7].DATAB
seq_wdata[8] => mem_wdata[8].DATAB
seq_wdata[9] => mem_wdata[9].DATAB
seq_wdata[10] => mem_wdata[10].DATAB
seq_wdata[11] => mem_wdata[11].DATAB
seq_wdata[12] => mem_wdata[12].DATAB
seq_wdata[13] => mem_wdata[13].DATAB
seq_wdata[14] => mem_wdata[14].DATAB
seq_wdata[15] => mem_wdata[15].DATAB
seq_wdata[16] => mem_wdata[16].DATAB
seq_wdata[17] => mem_wdata[17].DATAB
seq_wdata[18] => mem_wdata[18].DATAB
seq_wdata[19] => mem_wdata[19].DATAB
seq_wdata[20] => mem_wdata[20].DATAB
seq_wdata[21] => mem_wdata[21].DATAB
seq_wdata[22] => mem_wdata[22].DATAB
seq_wdata[23] => mem_wdata[23].DATAB
seq_wdata[24] => mem_wdata[24].DATAB
seq_wdata[25] => mem_wdata[25].DATAB
seq_wdata[26] => mem_wdata[26].DATAB
seq_wdata[27] => mem_wdata[27].DATAB
seq_wdata[28] => mem_wdata[28].DATAB
seq_wdata[29] => mem_wdata[29].DATAB
seq_wdata[30] => mem_wdata[30].DATAB
seq_wdata[31] => mem_wdata[31].DATAB
seq_wdata_valid[0] => mem_wdata_valid[0].DATAB
seq_wdata_valid[1] => mem_wdata_valid[1].DATAB
seq_ctl_sel => mem_be[3].OUTPUTSELECT
seq_ctl_sel => mem_be[2].OUTPUTSELECT
seq_ctl_sel => mem_be[1].OUTPUTSELECT
seq_ctl_sel => mem_be[0].OUTPUTSELECT
seq_ctl_sel => mem_wdata[31].OUTPUTSELECT
seq_ctl_sel => mem_wdata[30].OUTPUTSELECT
seq_ctl_sel => mem_wdata[29].OUTPUTSELECT
seq_ctl_sel => mem_wdata[28].OUTPUTSELECT
seq_ctl_sel => mem_wdata[27].OUTPUTSELECT
seq_ctl_sel => mem_wdata[26].OUTPUTSELECT
seq_ctl_sel => mem_wdata[25].OUTPUTSELECT
seq_ctl_sel => mem_wdata[24].OUTPUTSELECT
seq_ctl_sel => mem_wdata[23].OUTPUTSELECT
seq_ctl_sel => mem_wdata[22].OUTPUTSELECT
seq_ctl_sel => mem_wdata[21].OUTPUTSELECT
seq_ctl_sel => mem_wdata[20].OUTPUTSELECT
seq_ctl_sel => mem_wdata[19].OUTPUTSELECT
seq_ctl_sel => mem_wdata[18].OUTPUTSELECT
seq_ctl_sel => mem_wdata[17].OUTPUTSELECT
seq_ctl_sel => mem_wdata[16].OUTPUTSELECT
seq_ctl_sel => mem_wdata[15].OUTPUTSELECT
seq_ctl_sel => mem_wdata[14].OUTPUTSELECT
seq_ctl_sel => mem_wdata[13].OUTPUTSELECT
seq_ctl_sel => mem_wdata[12].OUTPUTSELECT
seq_ctl_sel => mem_wdata[11].OUTPUTSELECT
seq_ctl_sel => mem_wdata[10].OUTPUTSELECT
seq_ctl_sel => mem_wdata[9].OUTPUTSELECT
seq_ctl_sel => mem_wdata[8].OUTPUTSELECT
seq_ctl_sel => mem_wdata[7].OUTPUTSELECT
seq_ctl_sel => mem_wdata[6].OUTPUTSELECT
seq_ctl_sel => mem_wdata[5].OUTPUTSELECT
seq_ctl_sel => mem_wdata[4].OUTPUTSELECT
seq_ctl_sel => mem_wdata[3].OUTPUTSELECT
seq_ctl_sel => mem_wdata[2].OUTPUTSELECT
seq_ctl_sel => mem_wdata[1].OUTPUTSELECT
seq_ctl_sel => mem_wdata[0].OUTPUTSELECT
seq_ctl_sel => mem_wdata_valid[1].OUTPUTSELECT
seq_ctl_sel => mem_wdata_valid[0].OUTPUTSELECT
seq_ctl_sel => mem_dqs_burst[0].OUTPUTSELECT
wdp_wdata_h_2x[0] <= wdp_wdata_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[1] <= wdp_wdata_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[2] <= wdp_wdata_h_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[3] <= wdp_wdata_h_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[4] <= wdp_wdata_h_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[5] <= wdp_wdata_h_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[6] <= wdp_wdata_h_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[7] <= wdp_wdata_h_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[8] <= wdp_wdata_h_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[9] <= wdp_wdata_h_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[10] <= wdp_wdata_h_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[11] <= wdp_wdata_h_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[12] <= wdp_wdata_h_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[13] <= wdp_wdata_h_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[14] <= wdp_wdata_h_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[15] <= wdp_wdata_h_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[0] <= wdp_wdata_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[1] <= wdp_wdata_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[2] <= wdp_wdata_l_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[3] <= wdp_wdata_l_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[4] <= wdp_wdata_l_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[5] <= wdp_wdata_l_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[6] <= wdp_wdata_l_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[7] <= wdp_wdata_l_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[8] <= wdp_wdata_l_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[9] <= wdp_wdata_l_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[10] <= wdp_wdata_l_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[11] <= wdp_wdata_l_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[12] <= wdp_wdata_l_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[13] <= wdp_wdata_l_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[14] <= wdp_wdata_l_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[15] <= wdp_wdata_l_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[0] <= wdp_wdata_oe_2x_int[0].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[1] <= wdp_wdata_oe_2x_int[1].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[2] <= wdp_wdata_oe_2x_int[2].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[3] <= wdp_wdata_oe_2x_int[3].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[4] <= wdp_wdata_oe_2x_int[4].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[5] <= wdp_wdata_oe_2x_int[5].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[6] <= wdp_wdata_oe_2x_int[6].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[7] <= wdp_wdata_oe_2x_int[7].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[8] <= wdp_wdata_oe_2x_int[8].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[9] <= wdp_wdata_oe_2x_int[9].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[10] <= wdp_wdata_oe_2x_int[10].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[11] <= wdp_wdata_oe_2x_int[11].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[12] <= wdp_wdata_oe_2x_int[12].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[13] <= wdp_wdata_oe_2x_int[13].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[14] <= wdp_wdata_oe_2x_int[14].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[15] <= wdp_wdata_oe_2x_int[15].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_2x[0] <= wdp_wdqs_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_2x[1] <= wdp_wdqs_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_oe_2x[0] <= wdp_wdqs_oe_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_oe_2x[1] <= wdp_wdqs_oe_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[0] <= wdp_dm_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[1] <= wdp_dm_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_l_2x[0] <= wdp_dm_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_l_2x[1] <= wdp_dm_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc
ac_clk_2x => ac_clk_2x.IN19
cs_n_clk_2x => cs_n_clk_2x.IN1
phy_clk_1x => phy_clk_1x.IN20
reset_ac_clk_2x_n => reset_ac_clk_2x_n.IN2
reset_cs_n_clk_2x_n => ~NO_FANOUT~
ctl_add_1t_ac_lat => ctl_add_1t_ac_lat.IN20
ctl_add_1t_odt_lat => ~NO_FANOUT~
ctl_add_intermediate_regs => ctl_add_intermediate_regs.IN20
ctl_negedge_en => ctl_negedge_en.IN20
ctl_mem_addr_h[0] => ctl_mem_addr_h[0].IN1
ctl_mem_addr_h[1] => ctl_mem_addr_h[1].IN1
ctl_mem_addr_h[2] => ctl_mem_addr_h[2].IN1
ctl_mem_addr_h[3] => ctl_mem_addr_h[3].IN1
ctl_mem_addr_h[4] => ctl_mem_addr_h[4].IN1
ctl_mem_addr_h[5] => ctl_mem_addr_h[5].IN1
ctl_mem_addr_h[6] => ctl_mem_addr_h[6].IN1
ctl_mem_addr_h[7] => ctl_mem_addr_h[7].IN1
ctl_mem_addr_h[8] => ctl_mem_addr_h[8].IN1
ctl_mem_addr_h[9] => ctl_mem_addr_h[9].IN1
ctl_mem_addr_h[10] => ctl_mem_addr_h[10].IN1
ctl_mem_addr_h[11] => ctl_mem_addr_h[11].IN1
ctl_mem_addr_h[12] => ctl_mem_addr_h[12].IN1
ctl_mem_addr_l[0] => ctl_mem_addr_l[0].IN1
ctl_mem_addr_l[1] => ctl_mem_addr_l[1].IN1
ctl_mem_addr_l[2] => ctl_mem_addr_l[2].IN1
ctl_mem_addr_l[3] => ctl_mem_addr_l[3].IN1
ctl_mem_addr_l[4] => ctl_mem_addr_l[4].IN1
ctl_mem_addr_l[5] => ctl_mem_addr_l[5].IN1
ctl_mem_addr_l[6] => ctl_mem_addr_l[6].IN1
ctl_mem_addr_l[7] => ctl_mem_addr_l[7].IN1
ctl_mem_addr_l[8] => ctl_mem_addr_l[8].IN1
ctl_mem_addr_l[9] => ctl_mem_addr_l[9].IN1
ctl_mem_addr_l[10] => ctl_mem_addr_l[10].IN1
ctl_mem_addr_l[11] => ctl_mem_addr_l[11].IN1
ctl_mem_addr_l[12] => ctl_mem_addr_l[12].IN1
ctl_mem_ba_h[0] => ctl_mem_ba_h[0].IN1
ctl_mem_ba_h[1] => ctl_mem_ba_h[1].IN1
ctl_mem_ba_l[0] => ctl_mem_ba_l[0].IN1
ctl_mem_ba_l[1] => ctl_mem_ba_l[1].IN1
ctl_mem_cas_n_h => ctl_mem_cas_n_h.IN1
ctl_mem_cas_n_l => ctl_mem_cas_n_l.IN1
ctl_mem_cke_h[0] => ctl_mem_cke_h[0].IN1
ctl_mem_cke_l[0] => ctl_mem_cke_l[0].IN1
ctl_mem_cs_n_h[0] => ctl_mem_cs_n_h[0].IN1
ctl_mem_cs_n_l[0] => ctl_mem_cs_n_l[0].IN1
ctl_mem_odt_h[0] => ~NO_FANOUT~
ctl_mem_odt_l[0] => ~NO_FANOUT~
ctl_mem_ras_n_h => ctl_mem_ras_n_h.IN1
ctl_mem_ras_n_l => ctl_mem_ras_n_l.IN1
ctl_mem_we_n_h => ctl_mem_we_n_h.IN1
ctl_mem_we_n_l => ctl_mem_we_n_l.IN1
seq_addr_h[0] => seq_addr_h[0].IN1
seq_addr_h[1] => seq_addr_h[1].IN1
seq_addr_h[2] => seq_addr_h[2].IN1
seq_addr_h[3] => seq_addr_h[3].IN1
seq_addr_h[4] => seq_addr_h[4].IN1
seq_addr_h[5] => seq_addr_h[5].IN1
seq_addr_h[6] => seq_addr_h[6].IN1
seq_addr_h[7] => seq_addr_h[7].IN1
seq_addr_h[8] => seq_addr_h[8].IN1
seq_addr_h[9] => seq_addr_h[9].IN1
seq_addr_h[10] => seq_addr_h[10].IN1
seq_addr_h[11] => seq_addr_h[11].IN1
seq_addr_h[12] => seq_addr_h[12].IN1
seq_addr_l[0] => seq_addr_l[0].IN1
seq_addr_l[1] => seq_addr_l[1].IN1
seq_addr_l[2] => seq_addr_l[2].IN1
seq_addr_l[3] => seq_addr_l[3].IN1
seq_addr_l[4] => seq_addr_l[4].IN1
seq_addr_l[5] => seq_addr_l[5].IN1
seq_addr_l[6] => seq_addr_l[6].IN1
seq_addr_l[7] => seq_addr_l[7].IN1
seq_addr_l[8] => seq_addr_l[8].IN1
seq_addr_l[9] => seq_addr_l[9].IN1
seq_addr_l[10] => seq_addr_l[10].IN1
seq_addr_l[11] => seq_addr_l[11].IN1
seq_addr_l[12] => seq_addr_l[12].IN1
seq_ba_h[0] => seq_ba_h[0].IN1
seq_ba_h[1] => seq_ba_h[1].IN1
seq_ba_l[0] => seq_ba_l[0].IN1
seq_ba_l[1] => seq_ba_l[1].IN1
seq_cas_n_h => seq_cas_n_h.IN1
seq_cas_n_l => seq_cas_n_l.IN1
seq_cke_h[0] => seq_cke_h[0].IN1
seq_cke_l[0] => seq_cke_l[0].IN1
seq_cs_n_h[0] => seq_cs_n_h[0].IN1
seq_cs_n_l[0] => seq_cs_n_l[0].IN1
seq_odt_h[0] => ~NO_FANOUT~
seq_odt_l[0] => ~NO_FANOUT~
seq_ras_n_h => seq_ras_n_h.IN1
seq_ras_n_l => seq_ras_n_l.IN1
seq_we_n_h => seq_we_n_h.IN1
seq_we_n_l => seq_we_n_l.IN1
seq_ac_sel => seq_ac_sel.IN20
mem_addr[0] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct.mem_ac
mem_addr[1] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct.mem_ac
mem_addr[2] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct.mem_ac
mem_addr[3] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct.mem_ac
mem_addr[4] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct.mem_ac
mem_addr[5] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct.mem_ac
mem_addr[6] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct.mem_ac
mem_addr[7] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct.mem_ac
mem_addr[8] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct.mem_ac
mem_addr[9] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct.mem_ac
mem_addr[10] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct.mem_ac
mem_addr[11] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct.mem_ac
mem_addr[12] <= nios_ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct.mem_ac
mem_ba[0] <= nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct.mem_ac
mem_ba[1] <= nios_ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct.mem_ac
mem_cas_n <= nios_ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct.mem_ac
mem_cke[0] <= nios_ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct.mem_ac
mem_cs_n[0] <= nios_ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.mem_ac
mem_odt[0] <= <GND>
mem_ras_n <= nios_ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct.mem_ac
mem_we_n <= nios_ddr_sdram_phy_alt_mem_phy_ac:we_n_struct.mem_ac


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:we_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|nios_ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper
phy_clk_1x => phy_clk_1x.IN1
reset_phy_clk_1x_n => reset_phy_clk_1x_n.IN1
ctl_cal_success <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.ctl_init_success
ctl_cal_fail <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.ctl_init_fail
ctl_cal_warning <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.ctl_init_warning
ctl_cal_req => ctl_cal_req.IN1
int_RANK_HAS_ADDR_SWAP[0] => int_RANK_HAS_ADDR_SWAP[0].IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
seq_pll_inc_dec_n <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_pll_inc_dec_n
seq_pll_start_reconfig <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_pll_start_reconfig
seq_pll_select[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
seq_pll_select[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
seq_pll_select[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
phs_shft_busy => phs_shft_busy.IN1
pll_resync_clk_index[0] => pll_resync_clk_index[0].IN1
pll_resync_clk_index[1] => pll_resync_clk_index[1].IN1
pll_resync_clk_index[2] => pll_resync_clk_index[2].IN1
pll_measure_clk_index[0] => pll_measure_clk_index[0].IN1
pll_measure_clk_index[1] => pll_measure_clk_index[1].IN1
pll_measure_clk_index[2] => pll_measure_clk_index[2].IN1
sc_clk_dp[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_clk
sc_clk_dp[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_clk
scan_enable_dqs_config[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs_config
scan_enable_dqs_config[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs_config
scan_update[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_update
scan_update[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_update
scan_din[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_din
scan_din[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_din
scan_enable_ck[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_ck
scan_enable_dqs[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs
scan_enable_dqs[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs
scan_enable_dqsn[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqsn
scan_enable_dqsn[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqsn
scan_enable_dq[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[5] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[6] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[7] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[8] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[9] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[10] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[11] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[12] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[13] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[14] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[15] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dm[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dm
scan_enable_dm[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dm
hr_rsc_clk => hr_rsc_clk.IN1
seq_ac_addr[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[5] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[6] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[7] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[8] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[9] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[10] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[11] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[12] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_ba[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_ba
seq_ac_ba[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_ba
seq_ac_cas_n[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_cas_n
seq_ac_ras_n[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_ras_n
seq_ac_we_n[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_we_n
seq_ac_cke[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_cke
seq_ac_cs_n[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_cs_n
seq_ac_odt[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_odt
seq_ac_rst_n[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_rst_n
seq_ac_sel <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_sel
seq_mem_clk_disable <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_mem_clk_disable
ctl_add_1t_ac_lat_internal <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_1t_ac_lat_internal
ctl_add_1t_odt_lat_internal <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_1t_odt_lat_internal
ctl_add_intermediate_regs_internal <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_2t
seq_rdv_doing_rd[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_rdv_doing_rd
seq_rdv_doing_rd[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_rdv_doing_rd
seq_rdp_reset_req_n <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_reset_req_n
seq_rdp_inc_read_lat_1x[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_inc_read_lat_1x
seq_rdp_inc_read_lat_1x[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_inc_read_lat_1x
seq_rdp_dec_read_lat_1x[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_dec_read_lat_1x
seq_rdp_dec_read_lat_1x[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_dec_read_lat_1x
ctl_rdata[0] => ctl_rdata[0].IN1
ctl_rdata[1] => ctl_rdata[1].IN1
ctl_rdata[2] => ctl_rdata[2].IN1
ctl_rdata[3] => ctl_rdata[3].IN1
ctl_rdata[4] => ctl_rdata[4].IN1
ctl_rdata[5] => ctl_rdata[5].IN1
ctl_rdata[6] => ctl_rdata[6].IN1
ctl_rdata[7] => ctl_rdata[7].IN1
ctl_rdata[8] => ctl_rdata[8].IN1
ctl_rdata[9] => ctl_rdata[9].IN1
ctl_rdata[10] => ctl_rdata[10].IN1
ctl_rdata[11] => ctl_rdata[11].IN1
ctl_rdata[12] => ctl_rdata[12].IN1
ctl_rdata[13] => ctl_rdata[13].IN1
ctl_rdata[14] => ctl_rdata[14].IN1
ctl_rdata[15] => ctl_rdata[15].IN1
ctl_rdata[16] => ctl_rdata[16].IN1
ctl_rdata[17] => ctl_rdata[17].IN1
ctl_rdata[18] => ctl_rdata[18].IN1
ctl_rdata[19] => ctl_rdata[19].IN1
ctl_rdata[20] => ctl_rdata[20].IN1
ctl_rdata[21] => ctl_rdata[21].IN1
ctl_rdata[22] => ctl_rdata[22].IN1
ctl_rdata[23] => ctl_rdata[23].IN1
ctl_rdata[24] => ctl_rdata[24].IN1
ctl_rdata[25] => ctl_rdata[25].IN1
ctl_rdata[26] => ctl_rdata[26].IN1
ctl_rdata[27] => ctl_rdata[27].IN1
ctl_rdata[28] => ctl_rdata[28].IN1
ctl_rdata[29] => ctl_rdata[29].IN1
ctl_rdata[30] => ctl_rdata[30].IN1
ctl_rdata[31] => ctl_rdata[31].IN1
int_rdata_valid_1t[0] => int_rdata_valid_1t[0].IN1
seq_rdata_valid_lat_inc <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_rdata_valid_lat_inc
seq_rdata_valid_lat_dec <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_rdata_valid_lat_dec
ctl_rlat[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
seq_poa_lat_dec_1x[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_dec_1x
seq_poa_lat_dec_1x[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_dec_1x
seq_poa_lat_inc_1x[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_inc_1x
seq_poa_lat_inc_1x[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_inc_1x
seq_poa_protection_override_1x <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_poa_protection_override_1x
seq_oct_oct_delay[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_extend[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_val <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_oct_value
seq_wdp_dqs_burst[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs_burst
seq_wdp_dqs_burst[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs_burst
seq_wdp_wdata_valid[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata_valid
seq_wdp_wdata_valid[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata_valid
seq_wdp_wdata[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[5] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[6] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[7] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[8] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[9] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[10] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[11] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[12] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[13] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[14] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[15] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[16] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[17] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[18] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[19] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[20] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[21] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[22] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[23] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[24] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[25] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[26] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[27] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[28] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[29] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[30] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[31] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_dm[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dqs[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs
seq_wdp_dqs[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs
seq_wdp_ovride <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_ovride
seq_dqs_add_2t_delay[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dqs_add_2t_delay
seq_dqs_add_2t_delay[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dqs_add_2t_delay
ctl_wlat[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
seq_mmc_start <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_mmc_start
mmc_seq_done => mmc_seq_done.IN1
mmc_seq_value => mmc_seq_value.IN1
mem_err_out_n => mem_err_out_n.IN1
parity_error_n <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.parity_error_n
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
dbg_rd_data[0] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[1] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[2] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[3] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[4] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[5] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[6] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[7] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[8] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[9] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[10] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[11] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[12] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[13] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[14] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[15] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[16] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[17] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[18] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[19] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[20] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[21] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[22] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[23] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[24] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[25] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[26] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[27] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[28] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[29] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[30] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[31] <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_waitrequest <= nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_waitrequest


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst
clk => nios_ddr_sdram_phy_alt_mem_phy_admin:admin.clk
clk => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.CLK
clk => \pll_ctrl:mmi_pll_active.CLK
clk => mmi_pll_select[0].CLK
clk => mmi_pll_select[1].CLK
clk => mmi_pll_select[2].CLK
clk => mmi_pll_start_reconfig.CLK
clk => mmi_pll_inc_dec_n.CLK
clk => dgrb_phs_shft_busy.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => seq_pll_phs_shift_busy_ccd.CLK
clk => seq_pll_phs_shift_busy_r.CLK
clk => seq_ac_add_2t~reg0.CLK
clk => seq_ac_add_1t_odt_lat_internal~reg0.CLK
clk => seq_ac_add_1t_ac_lat_internal~reg0.CLK
clk => ctl_cal_byte_lanes_r[0].CLK
clk => ctl_cal_byte_lanes_r[1].CLK
clk => seq_rdp_reset_req_n~reg0.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => dgb_ac_access_gnt_r.CLK
clk => seq_ac_rst_n[0]~reg0.CLK
clk => seq_ac_odt[0]~reg0.CLK
clk => seq_ac_cs_n[0]~reg0.CLK
clk => seq_ac_cke[0]~reg0.CLK
clk => seq_ac_we_n[0]~reg0.CLK
clk => seq_ac_ras_n[0]~reg0.CLK
clk => seq_ac_cas_n[0]~reg0.CLK
clk => seq_ac_ba[0]~reg0.CLK
clk => seq_ac_ba[1]~reg0.CLK
clk => seq_ac_addr[0]~reg0.CLK
clk => seq_ac_addr[1]~reg0.CLK
clk => seq_ac_addr[2]~reg0.CLK
clk => seq_ac_addr[3]~reg0.CLK
clk => seq_ac_addr[4]~reg0.CLK
clk => seq_ac_addr[5]~reg0.CLK
clk => seq_ac_addr[6]~reg0.CLK
clk => seq_ac_addr[7]~reg0.CLK
clk => seq_ac_addr[8]~reg0.CLK
clk => seq_ac_addr[9]~reg0.CLK
clk => seq_ac_addr[10]~reg0.CLK
clk => seq_ac_addr[11]~reg0.CLK
clk => seq_ac_addr[12]~reg0.CLK
clk => \ac_mux:seen_phy_init_complete.CLK
clk => \ac_mux:mem_clk_disable[0].CLK
clk => \ac_mux:mem_clk_disable[1].CLK
clk => \ac_mux:mem_clk_disable[2].CLK
clk => seq_mem_clk_disable~reg0.CLK
clk => seq_rdv_doing_rd[0]~reg0.CLK
clk => seq_rdv_doing_rd[1]~reg0.CLK
clk => \ac_mux:ctrl_broadcast_r.command_req.CLK
clk => seq_poa_protection_override_1x~reg0.CLK
clk => seq_oct_oct_extend[0]~reg0.CLK
clk => seq_oct_oct_extend[1]~reg0.CLK
clk => seq_oct_oct_extend[2]~reg0.CLK
clk => seq_oct_oct_extend[3]~reg0.CLK
clk => seq_oct_oct_extend[4]~reg0.CLK
clk => seq_oct_oct_delay[0]~reg0.CLK
clk => seq_oct_oct_delay[1]~reg0.CLK
clk => seq_oct_oct_delay[2]~reg0.CLK
clk => seq_oct_oct_delay[3]~reg0.CLK
clk => seq_oct_oct_delay[4]~reg0.CLK
clk => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.clk
clk => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.clk
clk => nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl.clk
clk => \ac_mux:ctrl_broadcast_r.command~1.DATAIN
rst_n => nios_ddr_sdram_phy_alt_mem_phy_admin:admin.rst_n
rst_n => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rst_n
rst_n => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.rst_n
rst_n => nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl.rst_n
rst_n => seq_ac_rst_n[0]~reg0.ACLR
rst_n => seq_ac_odt[0]~reg0.ACLR
rst_n => seq_ac_cs_n[0]~reg0.PRESET
rst_n => seq_ac_cke[0]~reg0.ACLR
rst_n => seq_ac_we_n[0]~reg0.PRESET
rst_n => seq_ac_ras_n[0]~reg0.PRESET
rst_n => seq_ac_cas_n[0]~reg0.PRESET
rst_n => seq_ac_ba[0]~reg0.ACLR
rst_n => seq_ac_ba[1]~reg0.ACLR
rst_n => seq_ac_addr[0]~reg0.ACLR
rst_n => seq_ac_addr[1]~reg0.ACLR
rst_n => seq_ac_addr[2]~reg0.ACLR
rst_n => seq_ac_addr[3]~reg0.ACLR
rst_n => seq_ac_addr[4]~reg0.ACLR
rst_n => seq_ac_addr[5]~reg0.ACLR
rst_n => seq_ac_addr[6]~reg0.ACLR
rst_n => seq_ac_addr[7]~reg0.ACLR
rst_n => seq_ac_addr[8]~reg0.ACLR
rst_n => seq_ac_addr[9]~reg0.ACLR
rst_n => seq_ac_addr[10]~reg0.ACLR
rst_n => seq_ac_addr[11]~reg0.ACLR
rst_n => seq_ac_addr[12]~reg0.ACLR
rst_n => \ac_mux:seen_phy_init_complete.ACLR
rst_n => \ac_mux:mem_clk_disable[0].PRESET
rst_n => \ac_mux:mem_clk_disable[1].PRESET
rst_n => \ac_mux:mem_clk_disable[2].PRESET
rst_n => seq_mem_clk_disable~reg0.PRESET
rst_n => seq_rdv_doing_rd[0]~reg0.ACLR
rst_n => seq_rdv_doing_rd[1]~reg0.ACLR
rst_n => dgrb_phs_shft_busy.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => seq_ac_add_2t~reg0.ACLR
rst_n => seq_ac_add_1t_odt_lat_internal~reg0.ACLR
rst_n => seq_ac_add_1t_ac_lat_internal~reg0.ACLR
rst_n => ctl_cal_byte_lanes_r[0].PRESET
rst_n => ctl_cal_byte_lanes_r[1].PRESET
rst_n => seq_rdp_reset_req_n~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => seq_poa_protection_override_1x~reg0.ACLR
rst_n => seq_oct_oct_extend[0]~reg0.PRESET
rst_n => seq_oct_oct_extend[1]~reg0.PRESET
rst_n => seq_oct_oct_extend[2]~reg0.ACLR
rst_n => seq_oct_oct_extend[3]~reg0.ACLR
rst_n => seq_oct_oct_extend[4]~reg0.ACLR
rst_n => seq_oct_oct_delay[0]~reg0.ACLR
rst_n => seq_oct_oct_delay[1]~reg0.ACLR
rst_n => seq_oct_oct_delay[2]~reg0.ACLR
rst_n => seq_oct_oct_delay[3]~reg0.ACLR
rst_n => seq_oct_oct_delay[4]~reg0.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command_req.ACLR
rst_n => dgb_ac_access_gnt_r.ACLR
rst_n => seq_pll_phs_shift_busy_ccd.ACLR
rst_n => seq_pll_phs_shift_busy_r.ACLR
rst_n => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.ACLR
rst_n => \pll_ctrl:mmi_pll_active.ACLR
rst_n => mmi_pll_select[0].ACLR
rst_n => mmi_pll_select[1].ACLR
rst_n => mmi_pll_select[2].ACLR
rst_n => mmi_pll_start_reconfig.ACLR
rst_n => mmi_pll_inc_dec_n.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command~3.DATAIN
ctl_init_success <= ctl_init_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_fail <= ctl_init_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_warning <= <GND>
ctl_recalibrate_req => mem_clk_disable.OUTPUTSELECT
ctl_recalibrate_req => seen_phy_init_complete.OUTPUTSELECT
ctl_recalibrate_req => seq_rdp_reset_req_n.OUTPUTSELECT
ctl_recalibrate_req => nios_ddr_sdram_phy_alt_mem_phy_admin:admin.ctl_recalibrate_req
ctl_recalibrate_req => nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl.ctl_recalibrate_req
mem_ac_swapped_ranks[0] => nios_ddr_sdram_phy_alt_mem_phy_admin:admin.mem_ac_swapped_ranks[0]
ctl_cal_byte_lanes[0] => ctl_cal_byte_lanes_r[0].DATAIN
ctl_cal_byte_lanes[1] => ctl_cal_byte_lanes_r[1].DATAIN
seq_pll_inc_dec_n <= seq_pll_inc_dec_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_start_reconfig <= seq_pll_start_reconfig~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[0] <= seq_pll_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[1] <= seq_pll_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[2] <= seq_pll_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_phs_shift_busy => seq_pll_phs_shift_busy_r.DATAIN
pll_resync_clk_index[0] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[0]
pll_resync_clk_index[1] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[1]
pll_resync_clk_index[2] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[2]
pll_measure_clk_index[0] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[0]
pll_measure_clk_index[1] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[1]
pll_measure_clk_index[2] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[2]
seq_scan_clk[0] <= <GND>
seq_scan_clk[1] <= <GND>
seq_scan_enable_dqs_config[0] <= <GND>
seq_scan_enable_dqs_config[1] <= <GND>
seq_scan_update[0] <= <GND>
seq_scan_update[1] <= <GND>
seq_scan_din[0] <= <GND>
seq_scan_din[1] <= <GND>
seq_scan_enable_ck[0] <= <GND>
seq_scan_enable_dqs[0] <= <GND>
seq_scan_enable_dqs[1] <= <GND>
seq_scan_enable_dqsn[0] <= <GND>
seq_scan_enable_dqsn[1] <= <GND>
seq_scan_enable_dq[0] <= <GND>
seq_scan_enable_dq[1] <= <GND>
seq_scan_enable_dq[2] <= <GND>
seq_scan_enable_dq[3] <= <GND>
seq_scan_enable_dq[4] <= <GND>
seq_scan_enable_dq[5] <= <GND>
seq_scan_enable_dq[6] <= <GND>
seq_scan_enable_dq[7] <= <GND>
seq_scan_enable_dq[8] <= <GND>
seq_scan_enable_dq[9] <= <GND>
seq_scan_enable_dq[10] <= <GND>
seq_scan_enable_dq[11] <= <GND>
seq_scan_enable_dq[12] <= <GND>
seq_scan_enable_dq[13] <= <GND>
seq_scan_enable_dq[14] <= <GND>
seq_scan_enable_dq[15] <= <GND>
seq_scan_enable_dm[0] <= <GND>
seq_scan_enable_dm[1] <= <GND>
hr_rsc_clk => ~NO_FANOUT~
seq_ac_addr[0] <= seq_ac_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[1] <= seq_ac_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[2] <= seq_ac_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[3] <= seq_ac_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[4] <= seq_ac_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[5] <= seq_ac_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[6] <= seq_ac_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[7] <= seq_ac_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[8] <= seq_ac_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[9] <= seq_ac_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[10] <= seq_ac_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[11] <= seq_ac_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[12] <= seq_ac_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ba[0] <= seq_ac_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ba[1] <= seq_ac_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cas_n[0] <= seq_ac_cas_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ras_n[0] <= seq_ac_ras_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_we_n[0] <= seq_ac_we_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cke[0] <= seq_ac_cke[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cs_n[0] <= seq_ac_cs_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_odt[0] <= seq_ac_odt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_rst_n[0] <= seq_ac_rst_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_sel <= nios_ddr_sdram_phy_alt_mem_phy_admin:admin.seq_ac_sel
seq_mem_clk_disable <= seq_mem_clk_disable~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_1t_ac_lat_internal <= seq_ac_add_1t_ac_lat_internal~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_1t_odt_lat_internal <= seq_ac_add_1t_odt_lat_internal~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_2t <= seq_ac_add_2t~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdp_reset_req_n <= seq_rdp_reset_req_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdp_inc_read_lat_1x[0] <= <GND>
seq_rdp_inc_read_lat_1x[1] <= <GND>
seq_rdp_dec_read_lat_1x[0] <= <GND>
seq_rdp_dec_read_lat_1x[1] <= <GND>
rdata[0] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[0]
rdata[1] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[1]
rdata[2] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[2]
rdata[3] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[3]
rdata[4] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[4]
rdata[5] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[5]
rdata[6] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[6]
rdata[7] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[7]
rdata[8] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[8]
rdata[9] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[9]
rdata[10] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[10]
rdata[11] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[11]
rdata[12] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[12]
rdata[13] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[13]
rdata[14] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[14]
rdata[15] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[15]
rdata[16] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[16]
rdata[16] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[0]
rdata[17] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[17]
rdata[17] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[1]
rdata[18] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[18]
rdata[18] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[2]
rdata[19] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[19]
rdata[19] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[3]
rdata[20] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[20]
rdata[20] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[4]
rdata[21] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[21]
rdata[21] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[5]
rdata[22] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[22]
rdata[22] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[6]
rdata[23] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[23]
rdata[23] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[7]
rdata[24] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[24]
rdata[24] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[8]
rdata[25] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[25]
rdata[25] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[9]
rdata[26] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[26]
rdata[26] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[10]
rdata[27] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[27]
rdata[27] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[11]
rdata[28] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[28]
rdata[28] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[12]
rdata[29] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[29]
rdata[29] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[13]
rdata[30] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[30]
rdata[30] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[14]
rdata[31] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata[31]
rdata[31] => nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[15]
seq_rdv_doing_rd[0] <= seq_rdv_doing_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdv_doing_rd[1] <= seq_rdv_doing_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_valid[0] => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rdata_valid[0]
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ctl_rlat[0] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[0]
seq_ctl_rlat[1] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[1]
seq_ctl_rlat[2] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[2]
seq_ctl_rlat[3] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[3]
seq_ctl_rlat[4] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[4]
seq_poa_lat_dec_1x[0] <= seq_poa_lat_dec_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[1] <= seq_poa_lat_dec_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[0] <= seq_poa_lat_inc_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[1] <= seq_poa_lat_inc_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_protection_override_1x <= seq_poa_protection_override_1x~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[0] <= seq_oct_oct_delay[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[1] <= seq_oct_oct_delay[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[2] <= seq_oct_oct_delay[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[3] <= seq_oct_oct_delay[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[4] <= seq_oct_oct_delay[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[0] <= seq_oct_oct_extend[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[1] <= seq_oct_oct_extend[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[2] <= seq_oct_oct_extend[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[3] <= seq_oct_oct_extend[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[4] <= seq_oct_oct_extend[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_value <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.seq_oct_value
seq_wdp_dqs_burst[0] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs_burst[0]
seq_wdp_dqs_burst[1] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs_burst[1]
seq_wdp_wdata_valid[0] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata_valid[0]
seq_wdp_wdata_valid[1] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata_valid[1]
seq_wdp_wdata[0] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[0]
seq_wdp_wdata[1] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[1]
seq_wdp_wdata[2] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[2]
seq_wdp_wdata[3] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[3]
seq_wdp_wdata[4] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[4]
seq_wdp_wdata[5] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[5]
seq_wdp_wdata[6] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[6]
seq_wdp_wdata[7] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[7]
seq_wdp_wdata[8] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[8]
seq_wdp_wdata[9] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[9]
seq_wdp_wdata[10] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[10]
seq_wdp_wdata[11] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[11]
seq_wdp_wdata[12] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[12]
seq_wdp_wdata[13] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[13]
seq_wdp_wdata[14] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[14]
seq_wdp_wdata[15] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[15]
seq_wdp_wdata[16] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[16]
seq_wdp_wdata[17] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[17]
seq_wdp_wdata[18] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[18]
seq_wdp_wdata[19] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[19]
seq_wdp_wdata[20] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[20]
seq_wdp_wdata[21] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[21]
seq_wdp_wdata[22] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[22]
seq_wdp_wdata[23] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[23]
seq_wdp_wdata[24] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[24]
seq_wdp_wdata[25] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[25]
seq_wdp_wdata[26] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[26]
seq_wdp_wdata[27] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[27]
seq_wdp_wdata[28] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[28]
seq_wdp_wdata[29] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[29]
seq_wdp_wdata[30] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[30]
seq_wdp_wdata[31] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[31]
seq_wdp_dm[0] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[0]
seq_wdp_dm[1] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[1]
seq_wdp_dm[2] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[2]
seq_wdp_dm[3] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[3]
seq_wdp_dqs[0] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs[0]
seq_wdp_dqs[1] <= nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs[1]
seq_wdp_ovride <= seq_wdp_ovride.DB_MAX_OUTPUT_PORT_TYPE
seq_dqs_add_2t_delay[0] <= <GND>
seq_dqs_add_2t_delay[1] <= <GND>
seq_ctl_wlat[0] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[0]
seq_ctl_wlat[1] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[1]
seq_ctl_wlat[2] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[2]
seq_ctl_wlat[3] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[3]
seq_ctl_wlat[4] <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[4]
seq_mmc_start <= nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.seq_mmc_start
mmc_seq_done => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_done
mmc_seq_value => nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_value
mem_err_out_n => ~NO_FANOUT~
parity_error_n <= <VCC>
dbg_seq_clk => ~NO_FANOUT~
dbg_seq_rst_n => ~NO_FANOUT~
dbg_seq_addr[0] => ~NO_FANOUT~
dbg_seq_addr[1] => ~NO_FANOUT~
dbg_seq_addr[2] => ~NO_FANOUT~
dbg_seq_addr[3] => ~NO_FANOUT~
dbg_seq_addr[4] => ~NO_FANOUT~
dbg_seq_addr[5] => ~NO_FANOUT~
dbg_seq_addr[6] => ~NO_FANOUT~
dbg_seq_addr[7] => ~NO_FANOUT~
dbg_seq_addr[8] => ~NO_FANOUT~
dbg_seq_addr[9] => ~NO_FANOUT~
dbg_seq_addr[10] => ~NO_FANOUT~
dbg_seq_addr[11] => ~NO_FANOUT~
dbg_seq_addr[12] => ~NO_FANOUT~
dbg_seq_wr => ~NO_FANOUT~
dbg_seq_rd => ~NO_FANOUT~
dbg_seq_cs => ~NO_FANOUT~
dbg_seq_wr_data[0] => ~NO_FANOUT~
dbg_seq_wr_data[1] => ~NO_FANOUT~
dbg_seq_wr_data[2] => ~NO_FANOUT~
dbg_seq_wr_data[3] => ~NO_FANOUT~
dbg_seq_wr_data[4] => ~NO_FANOUT~
dbg_seq_wr_data[5] => ~NO_FANOUT~
dbg_seq_wr_data[6] => ~NO_FANOUT~
dbg_seq_wr_data[7] => ~NO_FANOUT~
dbg_seq_wr_data[8] => ~NO_FANOUT~
dbg_seq_wr_data[9] => ~NO_FANOUT~
dbg_seq_wr_data[10] => ~NO_FANOUT~
dbg_seq_wr_data[11] => ~NO_FANOUT~
dbg_seq_wr_data[12] => ~NO_FANOUT~
dbg_seq_wr_data[13] => ~NO_FANOUT~
dbg_seq_wr_data[14] => ~NO_FANOUT~
dbg_seq_wr_data[15] => ~NO_FANOUT~
dbg_seq_wr_data[16] => ~NO_FANOUT~
dbg_seq_wr_data[17] => ~NO_FANOUT~
dbg_seq_wr_data[18] => ~NO_FANOUT~
dbg_seq_wr_data[19] => ~NO_FANOUT~
dbg_seq_wr_data[20] => ~NO_FANOUT~
dbg_seq_wr_data[21] => ~NO_FANOUT~
dbg_seq_wr_data[22] => ~NO_FANOUT~
dbg_seq_wr_data[23] => ~NO_FANOUT~
dbg_seq_wr_data[24] => ~NO_FANOUT~
dbg_seq_wr_data[25] => ~NO_FANOUT~
dbg_seq_wr_data[26] => ~NO_FANOUT~
dbg_seq_wr_data[27] => ~NO_FANOUT~
dbg_seq_wr_data[28] => ~NO_FANOUT~
dbg_seq_wr_data[29] => ~NO_FANOUT~
dbg_seq_wr_data[30] => ~NO_FANOUT~
dbg_seq_wr_data[31] => ~NO_FANOUT~
seq_dbg_rd_data[0] <= <GND>
seq_dbg_rd_data[1] <= <GND>
seq_dbg_rd_data[2] <= <GND>
seq_dbg_rd_data[3] <= <GND>
seq_dbg_rd_data[4] <= <GND>
seq_dbg_rd_data[5] <= <GND>
seq_dbg_rd_data[6] <= <GND>
seq_dbg_rd_data[7] <= <GND>
seq_dbg_rd_data[8] <= <GND>
seq_dbg_rd_data[9] <= <GND>
seq_dbg_rd_data[10] <= <GND>
seq_dbg_rd_data[11] <= <GND>
seq_dbg_rd_data[12] <= <GND>
seq_dbg_rd_data[13] <= <GND>
seq_dbg_rd_data[14] <= <GND>
seq_dbg_rd_data[15] <= <GND>
seq_dbg_rd_data[16] <= <GND>
seq_dbg_rd_data[17] <= <GND>
seq_dbg_rd_data[18] <= <GND>
seq_dbg_rd_data[19] <= <GND>
seq_dbg_rd_data[20] <= <GND>
seq_dbg_rd_data[21] <= <GND>
seq_dbg_rd_data[22] <= <GND>
seq_dbg_rd_data[23] <= <GND>
seq_dbg_rd_data[24] <= <GND>
seq_dbg_rd_data[25] <= <GND>
seq_dbg_rd_data[26] <= <GND>
seq_dbg_rd_data[27] <= <GND>
seq_dbg_rd_data[28] <= <GND>
seq_dbg_rd_data[29] <= <GND>
seq_dbg_rd_data[30] <= <GND>
seq_dbg_rd_data[31] <= <GND>
seq_dbg_waitrequest <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_admin:admin
clk => ac_access_gnt~reg0.CLK
clk => admin_ctrl.command_err~reg0.CLK
clk => admin_ctrl.command_result[0]~reg0.CLK
clk => admin_ctrl.command_result[1]~reg0.CLK
clk => admin_ctrl.command_result[2]~reg0.CLK
clk => admin_ctrl.command_result[3]~reg0.CLK
clk => admin_ctrl.command_result[4]~reg0.CLK
clk => admin_ctrl.command_result[5]~reg0.CLK
clk => admin_ctrl.command_result[6]~reg0.CLK
clk => admin_ctrl.command_result[7]~reg0.CLK
clk => admin_ctrl.command_done~reg0.CLK
clk => admin_ctrl.command_ack~reg0.CLK
clk => nop_toggle_pin[0].CLK
clk => nop_toggle_pin[1].CLK
clk => nop_toggle_pin[2].CLK
clk => nop_toggle_pin[3].CLK
clk => nop_toggle_value.CLK
clk => addr_cmd[0].rst_n.CLK
clk => addr_cmd[0].odt[0].CLK
clk => addr_cmd[0].odt[1].CLK
clk => addr_cmd[0].odt[2].CLK
clk => addr_cmd[0].odt[3].CLK
clk => addr_cmd[0].odt[4].CLK
clk => addr_cmd[0].odt[5].CLK
clk => addr_cmd[0].odt[6].CLK
clk => addr_cmd[0].odt[7].CLK
clk => addr_cmd[0].odt[8].CLK
clk => addr_cmd[0].odt[9].CLK
clk => addr_cmd[0].odt[10].CLK
clk => addr_cmd[0].odt[11].CLK
clk => addr_cmd[0].odt[12].CLK
clk => addr_cmd[0].odt[13].CLK
clk => addr_cmd[0].odt[14].CLK
clk => addr_cmd[0].odt[15].CLK
clk => addr_cmd[0].cs_n[0].CLK
clk => addr_cmd[0].cs_n[1].CLK
clk => addr_cmd[0].cs_n[2].CLK
clk => addr_cmd[0].cs_n[3].CLK
clk => addr_cmd[0].cs_n[4].CLK
clk => addr_cmd[0].cs_n[5].CLK
clk => addr_cmd[0].cs_n[6].CLK
clk => addr_cmd[0].cs_n[7].CLK
clk => addr_cmd[0].cs_n[8].CLK
clk => addr_cmd[0].cs_n[9].CLK
clk => addr_cmd[0].cs_n[10].CLK
clk => addr_cmd[0].cs_n[11].CLK
clk => addr_cmd[0].cs_n[12].CLK
clk => addr_cmd[0].cs_n[13].CLK
clk => addr_cmd[0].cs_n[14].CLK
clk => addr_cmd[0].cs_n[15].CLK
clk => addr_cmd[0].cke[0].CLK
clk => addr_cmd[0].cke[1].CLK
clk => addr_cmd[0].cke[2].CLK
clk => addr_cmd[0].cke[3].CLK
clk => addr_cmd[0].cke[4].CLK
clk => addr_cmd[0].cke[5].CLK
clk => addr_cmd[0].cke[6].CLK
clk => addr_cmd[0].cke[7].CLK
clk => addr_cmd[0].cke[8].CLK
clk => addr_cmd[0].cke[9].CLK
clk => addr_cmd[0].cke[10].CLK
clk => addr_cmd[0].cke[11].CLK
clk => addr_cmd[0].cke[12].CLK
clk => addr_cmd[0].cke[13].CLK
clk => addr_cmd[0].cke[14].CLK
clk => addr_cmd[0].cke[15].CLK
clk => addr_cmd[0].we_n.CLK
clk => addr_cmd[0].ras_n.CLK
clk => addr_cmd[0].cas_n.CLK
clk => addr_cmd[0].ba[0].CLK
clk => addr_cmd[0].ba[1].CLK
clk => addr_cmd[0].ba[2].CLK
clk => addr_cmd[0].addr[0].CLK
clk => addr_cmd[0].addr[1].CLK
clk => addr_cmd[0].addr[2].CLK
clk => addr_cmd[0].addr[3].CLK
clk => addr_cmd[0].addr[4].CLK
clk => addr_cmd[0].addr[5].CLK
clk => addr_cmd[0].addr[6].CLK
clk => addr_cmd[0].addr[7].CLK
clk => addr_cmd[0].addr[8].CLK
clk => addr_cmd[0].addr[9].CLK
clk => addr_cmd[0].addr[10].CLK
clk => addr_cmd[0].addr[11].CLK
clk => addr_cmd[0].addr[12].CLK
clk => addr_cmd[0].addr[13].CLK
clk => addr_cmd[0].addr[14].CLK
clk => per_cs_init_seen[0].CLK
clk => refresh_done.CLK
clk => seq_ac_sel~reg0.CLK
clk => finished_state.CLK
clk => stage_counter_zero.CLK
clk => stage_counter[0].CLK
clk => stage_counter[1].CLK
clk => stage_counter[2].CLK
clk => stage_counter[3].CLK
clk => stage_counter[4].CLK
clk => stage_counter[5].CLK
clk => stage_counter[6].CLK
clk => stage_counter[7].CLK
clk => stage_counter[8].CLK
clk => stage_counter[9].CLK
clk => stage_counter[10].CLK
clk => stage_counter[11].CLK
clk => stage_counter[12].CLK
clk => stage_counter[13].CLK
clk => stage_counter[14].CLK
clk => stage_counter[15].CLK
clk => stage_counter[16].CLK
clk => stage_counter[17].CLK
clk => mem_init_complete.CLK
clk => command_started.CLK
clk => command_done.CLK
clk => refreshes_maxed.CLK
clk => trefi_failure~reg0.CLK
clk => num_stacked_refreshes[0].CLK
clk => num_stacked_refreshes[1].CLK
clk => num_stacked_refreshes[2].CLK
clk => refresh_due.CLK
clk => refresh_count[0].CLK
clk => refresh_count[1].CLK
clk => refresh_count[2].CLK
clk => refresh_count[3].CLK
clk => refresh_count[4].CLK
clk => refresh_count[5].CLK
clk => refresh_count[6].CLK
clk => refresh_count[7].CLK
clk => refresh_count[8].CLK
clk => initial_refresh_issued.CLK
clk => current_cs.CLK
clk => admin_req_extended.CLK
clk => ctrl_rec.command_req.CLK
clk => ctrl_rec.command_op.current_cs[0].CLK
clk => nop_toggle_signal~10.DATAIN
clk => ac_state~1.DATAIN
clk => state~13.DATAIN
clk => ctrl_rec.command~1.DATAIN
rst_n => nop_toggle_signal.rst_n.OUTPUTSELECT
rst_n => nop_toggle_signal.odt.OUTPUTSELECT
rst_n => nop_toggle_signal.cs_n.OUTPUTSELECT
rst_n => nop_toggle_signal.cke.OUTPUTSELECT
rst_n => nop_toggle_signal.we_n.OUTPUTSELECT
rst_n => nop_toggle_signal.ras_n.OUTPUTSELECT
rst_n => nop_toggle_signal.cas_n.OUTPUTSELECT
rst_n => nop_toggle_signal.ba.OUTPUTSELECT
rst_n => nop_toggle_signal.addr.OUTPUTSELECT
rst_n => addr_cmd[0].rst_n.ACLR
rst_n => addr_cmd[0].odt[0].ACLR
rst_n => addr_cmd[0].odt[1].ACLR
rst_n => addr_cmd[0].odt[2].ACLR
rst_n => addr_cmd[0].odt[3].ACLR
rst_n => addr_cmd[0].odt[4].ACLR
rst_n => addr_cmd[0].odt[5].ACLR
rst_n => addr_cmd[0].odt[6].ACLR
rst_n => addr_cmd[0].odt[7].ACLR
rst_n => addr_cmd[0].odt[8].ACLR
rst_n => addr_cmd[0].odt[9].ACLR
rst_n => addr_cmd[0].odt[10].ACLR
rst_n => addr_cmd[0].odt[11].ACLR
rst_n => addr_cmd[0].odt[12].ACLR
rst_n => addr_cmd[0].odt[13].ACLR
rst_n => addr_cmd[0].odt[14].ACLR
rst_n => addr_cmd[0].odt[15].ACLR
rst_n => addr_cmd[0].cs_n[0].PRESET
rst_n => addr_cmd[0].cs_n[1].ACLR
rst_n => addr_cmd[0].cs_n[2].ACLR
rst_n => addr_cmd[0].cs_n[3].ACLR
rst_n => addr_cmd[0].cs_n[4].ACLR
rst_n => addr_cmd[0].cs_n[5].ACLR
rst_n => addr_cmd[0].cs_n[6].ACLR
rst_n => addr_cmd[0].cs_n[7].ACLR
rst_n => addr_cmd[0].cs_n[8].ACLR
rst_n => addr_cmd[0].cs_n[9].ACLR
rst_n => addr_cmd[0].cs_n[10].ACLR
rst_n => addr_cmd[0].cs_n[11].ACLR
rst_n => addr_cmd[0].cs_n[12].ACLR
rst_n => addr_cmd[0].cs_n[13].ACLR
rst_n => addr_cmd[0].cs_n[14].ACLR
rst_n => addr_cmd[0].cs_n[15].ACLR
rst_n => addr_cmd[0].cke[0].ACLR
rst_n => addr_cmd[0].cke[1].ACLR
rst_n => addr_cmd[0].cke[2].ACLR
rst_n => addr_cmd[0].cke[3].ACLR
rst_n => addr_cmd[0].cke[4].ACLR
rst_n => addr_cmd[0].cke[5].ACLR
rst_n => addr_cmd[0].cke[6].ACLR
rst_n => addr_cmd[0].cke[7].ACLR
rst_n => addr_cmd[0].cke[8].ACLR
rst_n => addr_cmd[0].cke[9].ACLR
rst_n => addr_cmd[0].cke[10].ACLR
rst_n => addr_cmd[0].cke[11].ACLR
rst_n => addr_cmd[0].cke[12].ACLR
rst_n => addr_cmd[0].cke[13].ACLR
rst_n => addr_cmd[0].cke[14].ACLR
rst_n => addr_cmd[0].cke[15].ACLR
rst_n => addr_cmd[0].we_n.ACLR
rst_n => addr_cmd[0].ras_n.ACLR
rst_n => addr_cmd[0].cas_n.ACLR
rst_n => addr_cmd[0].ba[0].ACLR
rst_n => addr_cmd[0].ba[1].ACLR
rst_n => addr_cmd[0].ba[2].ACLR
rst_n => addr_cmd[0].addr[0].ACLR
rst_n => addr_cmd[0].addr[1].ACLR
rst_n => addr_cmd[0].addr[2].ACLR
rst_n => addr_cmd[0].addr[3].ACLR
rst_n => addr_cmd[0].addr[4].ACLR
rst_n => addr_cmd[0].addr[5].ACLR
rst_n => addr_cmd[0].addr[6].ACLR
rst_n => addr_cmd[0].addr[7].ACLR
rst_n => addr_cmd[0].addr[8].ACLR
rst_n => addr_cmd[0].addr[9].ACLR
rst_n => addr_cmd[0].addr[10].ACLR
rst_n => addr_cmd[0].addr[11].ACLR
rst_n => addr_cmd[0].addr[12].ACLR
rst_n => addr_cmd[0].addr[13].ACLR
rst_n => addr_cmd[0].addr[14].ACLR
rst_n => per_cs_init_seen[0].ACLR
rst_n => refresh_done.ACLR
rst_n => seq_ac_sel~reg0.PRESET
rst_n => finished_state.ACLR
rst_n => stage_counter_zero.PRESET
rst_n => stage_counter[0].ACLR
rst_n => stage_counter[1].ACLR
rst_n => stage_counter[2].ACLR
rst_n => stage_counter[3].ACLR
rst_n => stage_counter[4].ACLR
rst_n => stage_counter[5].ACLR
rst_n => stage_counter[6].ACLR
rst_n => stage_counter[7].ACLR
rst_n => stage_counter[8].ACLR
rst_n => stage_counter[9].ACLR
rst_n => stage_counter[10].ACLR
rst_n => stage_counter[11].ACLR
rst_n => stage_counter[12].ACLR
rst_n => stage_counter[13].ACLR
rst_n => stage_counter[14].ACLR
rst_n => stage_counter[15].ACLR
rst_n => stage_counter[16].ACLR
rst_n => stage_counter[17].ACLR
rst_n => mem_init_complete.ACLR
rst_n => trefi_failure~reg0.ACLR
rst_n => num_stacked_refreshes[0].ACLR
rst_n => num_stacked_refreshes[1].ACLR
rst_n => num_stacked_refreshes[2].ACLR
rst_n => ac_access_gnt~reg0.ACLR
rst_n => admin_ctrl.command_err~reg0.ACLR
rst_n => admin_ctrl.command_result[0]~reg0.ACLR
rst_n => admin_ctrl.command_result[1]~reg0.ACLR
rst_n => admin_ctrl.command_result[2]~reg0.ACLR
rst_n => admin_ctrl.command_result[3]~reg0.ACLR
rst_n => admin_ctrl.command_result[4]~reg0.ACLR
rst_n => admin_ctrl.command_result[5]~reg0.ACLR
rst_n => admin_ctrl.command_result[6]~reg0.ACLR
rst_n => admin_ctrl.command_result[7]~reg0.ACLR
rst_n => admin_ctrl.command_done~reg0.ACLR
rst_n => admin_ctrl.command_ack~reg0.ACLR
rst_n => ctrl_rec.command_req.ACLR
rst_n => ctrl_rec.command_op.current_cs[0].ACLR
rst_n => admin_req_extended.ACLR
rst_n => current_cs.ACLR
rst_n => initial_refresh_issued.ACLR
rst_n => refresh_count[0].ACLR
rst_n => refresh_count[1].ACLR
rst_n => refresh_count[2].PRESET
rst_n => refresh_count[3].ACLR
rst_n => refresh_count[4].ACLR
rst_n => refresh_count[5].ACLR
rst_n => refresh_count[6].ACLR
rst_n => refresh_count[7].PRESET
rst_n => refresh_count[8].PRESET
rst_n => refresh_due.ACLR
rst_n => refreshes_maxed.ACLR
rst_n => command_started.ACLR
rst_n => command_done.ACLR
rst_n => ac_state~3.DATAIN
rst_n => state~15.DATAIN
rst_n => ctrl_rec.command~3.DATAIN
rst_n => nop_toggle_value.ENA
rst_n => nop_toggle_pin[3].ENA
rst_n => nop_toggle_pin[2].ENA
rst_n => nop_toggle_pin[1].ENA
rst_n => nop_toggle_pin[0].ENA
mem_ac_swapped_ranks[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[1] => ~NO_FANOUT~
seq_ac[0].rst_n <= addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[0] <= addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[1] <= addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[2] <= addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[3] <= addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[4] <= addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[5] <= addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[6] <= addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[7] <= addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[8] <= addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[9] <= addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[10] <= addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[11] <= addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[12] <= addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[13] <= addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[14] <= addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[15] <= addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[0] <= addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[1] <= addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[2] <= addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[3] <= addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[4] <= addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[5] <= addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[6] <= addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[7] <= addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[8] <= addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[9] <= addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[10] <= addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[11] <= addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[12] <= addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[13] <= addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[14] <= addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[15] <= addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[0] <= addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[1] <= addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[2] <= addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[3] <= addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[4] <= addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[5] <= addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[6] <= addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[7] <= addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[8] <= addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[9] <= addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[10] <= addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[11] <= addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[12] <= addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[13] <= addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[14] <= addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[15] <= addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].we_n <= addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ras_n <= addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cas_n <= addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[0] <= addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[1] <= addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[2] <= addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[0] <= addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[1] <= addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[2] <= addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[3] <= addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[4] <= addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[5] <= addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[6] <= addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[7] <= addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[8] <= addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[9] <= addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[10] <= addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[11] <= addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[12] <= addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[13] <= addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[14] <= addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac_sel <= seq_ac_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_odt <= enable_odt.DB_MAX_OUTPUT_PORT_TYPE
regs_admin_ctrl_rec.mr3[0] => Selector114.IN13
regs_admin_ctrl_rec.mr3[0] => admin_regs_status_rec.mr3[0].DATAIN
regs_admin_ctrl_rec.mr3[1] => Selector113.IN13
regs_admin_ctrl_rec.mr3[1] => admin_regs_status_rec.mr3[1].DATAIN
regs_admin_ctrl_rec.mr3[2] => Selector112.IN13
regs_admin_ctrl_rec.mr3[2] => admin_regs_status_rec.mr3[2].DATAIN
regs_admin_ctrl_rec.mr3[3] => Selector111.IN13
regs_admin_ctrl_rec.mr3[3] => admin_regs_status_rec.mr3[3].DATAIN
regs_admin_ctrl_rec.mr3[4] => Selector110.IN13
regs_admin_ctrl_rec.mr3[4] => admin_regs_status_rec.mr3[4].DATAIN
regs_admin_ctrl_rec.mr3[5] => Selector109.IN13
regs_admin_ctrl_rec.mr3[5] => admin_regs_status_rec.mr3[5].DATAIN
regs_admin_ctrl_rec.mr3[6] => Selector108.IN13
regs_admin_ctrl_rec.mr3[6] => admin_regs_status_rec.mr3[6].DATAIN
regs_admin_ctrl_rec.mr3[7] => Selector107.IN13
regs_admin_ctrl_rec.mr3[7] => admin_regs_status_rec.mr3[7].DATAIN
regs_admin_ctrl_rec.mr3[8] => Selector106.IN13
regs_admin_ctrl_rec.mr3[8] => admin_regs_status_rec.mr3[8].DATAIN
regs_admin_ctrl_rec.mr3[9] => Selector105.IN13
regs_admin_ctrl_rec.mr3[9] => admin_regs_status_rec.mr3[9].DATAIN
regs_admin_ctrl_rec.mr3[10] => Selector104.IN13
regs_admin_ctrl_rec.mr3[10] => admin_regs_status_rec.mr3[10].DATAIN
regs_admin_ctrl_rec.mr3[11] => Selector103.IN13
regs_admin_ctrl_rec.mr3[11] => admin_regs_status_rec.mr3[11].DATAIN
regs_admin_ctrl_rec.mr3[12] => Selector102.IN13
regs_admin_ctrl_rec.mr3[12] => admin_regs_status_rec.mr3[12].DATAIN
regs_admin_ctrl_rec.mr2[0] => Selector114.IN12
regs_admin_ctrl_rec.mr2[0] => admin_regs_status_rec.mr2[0].DATAIN
regs_admin_ctrl_rec.mr2[1] => Selector113.IN12
regs_admin_ctrl_rec.mr2[1] => admin_regs_status_rec.mr2[1].DATAIN
regs_admin_ctrl_rec.mr2[2] => Selector112.IN12
regs_admin_ctrl_rec.mr2[2] => admin_regs_status_rec.mr2[2].DATAIN
regs_admin_ctrl_rec.mr2[3] => Selector111.IN12
regs_admin_ctrl_rec.mr2[3] => admin_regs_status_rec.mr2[3].DATAIN
regs_admin_ctrl_rec.mr2[4] => Selector110.IN12
regs_admin_ctrl_rec.mr2[4] => admin_regs_status_rec.mr2[4].DATAIN
regs_admin_ctrl_rec.mr2[5] => Selector109.IN12
regs_admin_ctrl_rec.mr2[5] => admin_regs_status_rec.mr2[5].DATAIN
regs_admin_ctrl_rec.mr2[6] => Selector108.IN12
regs_admin_ctrl_rec.mr2[6] => admin_regs_status_rec.mr2[6].DATAIN
regs_admin_ctrl_rec.mr2[7] => Selector107.IN12
regs_admin_ctrl_rec.mr2[7] => admin_regs_status_rec.mr2[7].DATAIN
regs_admin_ctrl_rec.mr2[8] => Selector106.IN12
regs_admin_ctrl_rec.mr2[8] => admin_regs_status_rec.mr2[8].DATAIN
regs_admin_ctrl_rec.mr2[9] => Selector105.IN12
regs_admin_ctrl_rec.mr2[9] => admin_regs_status_rec.mr2[9].DATAIN
regs_admin_ctrl_rec.mr2[10] => Selector104.IN12
regs_admin_ctrl_rec.mr2[10] => admin_regs_status_rec.mr2[10].DATAIN
regs_admin_ctrl_rec.mr2[11] => Selector103.IN12
regs_admin_ctrl_rec.mr2[11] => admin_regs_status_rec.mr2[11].DATAIN
regs_admin_ctrl_rec.mr2[12] => Selector102.IN12
regs_admin_ctrl_rec.mr2[12] => admin_regs_status_rec.mr2[12].DATAIN
regs_admin_ctrl_rec.mr1[0] => Selector114.IN11
regs_admin_ctrl_rec.mr1[0] => admin_regs_status_rec.mr1[0].DATAIN
regs_admin_ctrl_rec.mr1[1] => Selector57.IN11
regs_admin_ctrl_rec.mr1[1] => Selector113.IN11
regs_admin_ctrl_rec.mr1[1] => admin_regs_status_rec.mr1[1].DATAIN
regs_admin_ctrl_rec.mr1[2] => Selector56.IN9
regs_admin_ctrl_rec.mr1[2] => Selector112.IN11
regs_admin_ctrl_rec.mr1[2] => enable_odt.IN0
regs_admin_ctrl_rec.mr1[2] => admin_regs_status_rec.mr1[2].DATAIN
regs_admin_ctrl_rec.mr1[3] => Selector55.IN9
regs_admin_ctrl_rec.mr1[3] => Selector111.IN11
regs_admin_ctrl_rec.mr1[3] => admin_regs_status_rec.mr1[3].DATAIN
regs_admin_ctrl_rec.mr1[4] => Selector54.IN9
regs_admin_ctrl_rec.mr1[4] => Selector110.IN11
regs_admin_ctrl_rec.mr1[4] => admin_regs_status_rec.mr1[4].DATAIN
regs_admin_ctrl_rec.mr1[5] => Selector53.IN9
regs_admin_ctrl_rec.mr1[5] => Selector109.IN11
regs_admin_ctrl_rec.mr1[5] => admin_regs_status_rec.mr1[5].DATAIN
regs_admin_ctrl_rec.mr1[6] => Selector52.IN9
regs_admin_ctrl_rec.mr1[6] => Selector108.IN11
regs_admin_ctrl_rec.mr1[6] => enable_odt.IN1
regs_admin_ctrl_rec.mr1[6] => admin_regs_status_rec.mr1[6].DATAIN
regs_admin_ctrl_rec.mr1[7] => Selector51.IN9
regs_admin_ctrl_rec.mr1[7] => Selector107.IN11
regs_admin_ctrl_rec.mr1[7] => admin_regs_status_rec.mr1[7].DATAIN
regs_admin_ctrl_rec.mr1[8] => Selector50.IN11
regs_admin_ctrl_rec.mr1[8] => Selector106.IN11
regs_admin_ctrl_rec.mr1[8] => admin_regs_status_rec.mr1[8].DATAIN
regs_admin_ctrl_rec.mr1[9] => Selector49.IN9
regs_admin_ctrl_rec.mr1[9] => Selector105.IN11
regs_admin_ctrl_rec.mr1[9] => admin_regs_status_rec.mr1[9].DATAIN
regs_admin_ctrl_rec.mr1[10] => Selector48.IN9
regs_admin_ctrl_rec.mr1[10] => Selector104.IN11
regs_admin_ctrl_rec.mr1[10] => admin_regs_status_rec.mr1[10].DATAIN
regs_admin_ctrl_rec.mr1[11] => Selector47.IN9
regs_admin_ctrl_rec.mr1[11] => Selector103.IN11
regs_admin_ctrl_rec.mr1[11] => admin_regs_status_rec.mr1[11].DATAIN
regs_admin_ctrl_rec.mr1[12] => Selector46.IN9
regs_admin_ctrl_rec.mr1[12] => Selector102.IN11
regs_admin_ctrl_rec.mr1[12] => admin_regs_status_rec.mr1[12].DATAIN
regs_admin_ctrl_rec.mr0[0] => Selector58.IN7
regs_admin_ctrl_rec.mr0[0] => Selector114.IN10
regs_admin_ctrl_rec.mr0[0] => admin_regs_status_rec.mr0[0].DATAIN
regs_admin_ctrl_rec.mr0[1] => Selector57.IN10
regs_admin_ctrl_rec.mr0[1] => Selector113.IN10
regs_admin_ctrl_rec.mr0[1] => admin_regs_status_rec.mr0[1].DATAIN
regs_admin_ctrl_rec.mr0[2] => Selector56.IN8
regs_admin_ctrl_rec.mr0[2] => Selector112.IN10
regs_admin_ctrl_rec.mr0[2] => admin_regs_status_rec.mr0[2].DATAIN
regs_admin_ctrl_rec.mr0[3] => Selector55.IN8
regs_admin_ctrl_rec.mr0[3] => Selector111.IN10
regs_admin_ctrl_rec.mr0[3] => admin_regs_status_rec.mr0[3].DATAIN
regs_admin_ctrl_rec.mr0[4] => Selector54.IN8
regs_admin_ctrl_rec.mr0[4] => Selector110.IN10
regs_admin_ctrl_rec.mr0[4] => admin_regs_status_rec.mr0[4].DATAIN
regs_admin_ctrl_rec.mr0[5] => Selector53.IN8
regs_admin_ctrl_rec.mr0[5] => Selector109.IN10
regs_admin_ctrl_rec.mr0[5] => admin_regs_status_rec.mr0[5].DATAIN
regs_admin_ctrl_rec.mr0[6] => Selector52.IN8
regs_admin_ctrl_rec.mr0[6] => Selector108.IN10
regs_admin_ctrl_rec.mr0[6] => admin_regs_status_rec.mr0[6].DATAIN
regs_admin_ctrl_rec.mr0[7] => Selector51.IN8
regs_admin_ctrl_rec.mr0[7] => Selector107.IN10
regs_admin_ctrl_rec.mr0[7] => admin_regs_status_rec.mr0[7].DATAIN
regs_admin_ctrl_rec.mr0[8] => Selector50.IN10
regs_admin_ctrl_rec.mr0[8] => Selector106.IN10
regs_admin_ctrl_rec.mr0[8] => admin_regs_status_rec.mr0[8].DATAIN
regs_admin_ctrl_rec.mr0[9] => Selector49.IN8
regs_admin_ctrl_rec.mr0[9] => Selector105.IN10
regs_admin_ctrl_rec.mr0[9] => admin_regs_status_rec.mr0[9].DATAIN
regs_admin_ctrl_rec.mr0[10] => Selector48.IN8
regs_admin_ctrl_rec.mr0[10] => Selector104.IN10
regs_admin_ctrl_rec.mr0[10] => admin_regs_status_rec.mr0[10].DATAIN
regs_admin_ctrl_rec.mr0[11] => Selector47.IN8
regs_admin_ctrl_rec.mr0[11] => Selector103.IN10
regs_admin_ctrl_rec.mr0[11] => admin_regs_status_rec.mr0[11].DATAIN
regs_admin_ctrl_rec.mr0[12] => Selector46.IN8
regs_admin_ctrl_rec.mr0[12] => Selector102.IN10
regs_admin_ctrl_rec.mr0[12] => admin_regs_status_rec.mr0[12].DATAIN
admin_regs_status_rec.init_done <= mem_init_complete.DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[0] <= regs_admin_ctrl_rec.mr3[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[1] <= regs_admin_ctrl_rec.mr3[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[2] <= regs_admin_ctrl_rec.mr3[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[3] <= regs_admin_ctrl_rec.mr3[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[4] <= regs_admin_ctrl_rec.mr3[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[5] <= regs_admin_ctrl_rec.mr3[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[6] <= regs_admin_ctrl_rec.mr3[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[7] <= regs_admin_ctrl_rec.mr3[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[8] <= regs_admin_ctrl_rec.mr3[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[9] <= regs_admin_ctrl_rec.mr3[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[10] <= regs_admin_ctrl_rec.mr3[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[11] <= regs_admin_ctrl_rec.mr3[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[12] <= regs_admin_ctrl_rec.mr3[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[0] <= regs_admin_ctrl_rec.mr2[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[1] <= regs_admin_ctrl_rec.mr2[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[2] <= regs_admin_ctrl_rec.mr2[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[3] <= regs_admin_ctrl_rec.mr2[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[4] <= regs_admin_ctrl_rec.mr2[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[5] <= regs_admin_ctrl_rec.mr2[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[6] <= regs_admin_ctrl_rec.mr2[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[7] <= regs_admin_ctrl_rec.mr2[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[8] <= regs_admin_ctrl_rec.mr2[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[9] <= regs_admin_ctrl_rec.mr2[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[10] <= regs_admin_ctrl_rec.mr2[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[11] <= regs_admin_ctrl_rec.mr2[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[12] <= regs_admin_ctrl_rec.mr2[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[0] <= regs_admin_ctrl_rec.mr1[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[1] <= regs_admin_ctrl_rec.mr1[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[2] <= regs_admin_ctrl_rec.mr1[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[3] <= regs_admin_ctrl_rec.mr1[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[4] <= regs_admin_ctrl_rec.mr1[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[5] <= regs_admin_ctrl_rec.mr1[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[6] <= regs_admin_ctrl_rec.mr1[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[7] <= regs_admin_ctrl_rec.mr1[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[8] <= regs_admin_ctrl_rec.mr1[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[9] <= regs_admin_ctrl_rec.mr1[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[10] <= regs_admin_ctrl_rec.mr1[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[11] <= regs_admin_ctrl_rec.mr1[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[12] <= regs_admin_ctrl_rec.mr1[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[0] <= regs_admin_ctrl_rec.mr0[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[1] <= regs_admin_ctrl_rec.mr0[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[2] <= regs_admin_ctrl_rec.mr0[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[3] <= regs_admin_ctrl_rec.mr0[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[4] <= regs_admin_ctrl_rec.mr0[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[5] <= regs_admin_ctrl_rec.mr0[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[6] <= regs_admin_ctrl_rec.mr0[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[7] <= regs_admin_ctrl_rec.mr0[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[8] <= regs_admin_ctrl_rec.mr0[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[9] <= regs_admin_ctrl_rec.mr0[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[10] <= regs_admin_ctrl_rec.mr0[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[11] <= regs_admin_ctrl_rec.mr0[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[12] <= regs_admin_ctrl_rec.mr0[12].DB_MAX_OUTPUT_PORT_TYPE
trefi_failure <= trefi_failure~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_admin.command_req => ctrl_rec.command_req.DATAIN
ctrl_admin.command_op.mtp_almt => ~NO_FANOUT~
ctrl_admin.command_op.single_bit => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[0] => ctrl_rec.command_op.current_cs[0].DATAIN
ctrl_admin.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_admin.command.cmd_tr_due => ctrl_rec.command.cmd_tr_due.DATAIN
ctrl_admin.command.cmd_prep_customer_mr_setup => ctrl_rec.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_admin.command.cmd_prep_adv_wr_lat => ctrl_rec.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_admin.command.cmd_prep_adv_rd_lat => ctrl_rec.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_admin.command.cmd_was => ctrl_rec.command.cmd_was.DATAIN
ctrl_admin.command.cmd_poa => ctrl_rec.command.cmd_poa.DATAIN
ctrl_admin.command.cmd_rdv => ctrl_rec.command.cmd_rdv.DATAIN
ctrl_admin.command.cmd_rrp_seek => ctrl_rec.command.cmd_rrp_seek.DATAIN
ctrl_admin.command.cmd_rrp_sweep => ctrl_rec.command.cmd_rrp_sweep.DATAIN
ctrl_admin.command.cmd_rrp_reset => ctrl_rec.command.cmd_rrp_reset.DATAIN
ctrl_admin.command.cmd_read_mtp => ctrl_rec.command.cmd_read_mtp.DATAIN
ctrl_admin.command.cmd_write_mtp => ctrl_rec.command.cmd_write_mtp.DATAIN
ctrl_admin.command.cmd_write_btp => ctrl_rec.command.cmd_write_btp.DATAIN
ctrl_admin.command.cmd_write_ihi => ctrl_rec.command.cmd_write_ihi.DATAIN
ctrl_admin.command.cmd_prog_cal_mr => ctrl_rec.command.cmd_prog_cal_mr.DATAIN
ctrl_admin.command.cmd_init_dram => ctrl_rec.command.cmd_init_dram.DATAIN
ctrl_admin.command.cmd_phy_initialise => ctrl_rec.command.cmd_phy_initialise.DATAIN
ctrl_admin.command.cmd_idle => ctrl_rec.command.cmd_idle.DATAIN
admin_ctrl.command_err <= admin_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[0] <= admin_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[1] <= admin_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[2] <= admin_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[3] <= admin_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[4] <= admin_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[5] <= admin_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[6] <= admin_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[7] <= admin_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_done <= admin_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_ack <= admin_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => command_started.OUTPUTSELECT
ac_access_req => state.DATAA
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.DATAA
ac_access_gnt <= ac_access_gnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
cal_fail => cal_complete.IN0
cal_success => cal_complete.IN1
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => seq_ac_sel.OUTPUTSELECT


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb
clk => sig_doing_rd[0].CLK
clk => sig_doing_rd[1].CLK
clk => \ac_block:btp_addr_array[3][0].CLK
clk => \ac_block:btp_addr_array[3][1].CLK
clk => \ac_block:btp_addr_array[3][2].CLK
clk => \ac_block:btp_addr_array[3][3].CLK
clk => \ac_block:btp_addr_array[3][4].CLK
clk => \ac_block:btp_addr_array[3][5].CLK
clk => \ac_block:btp_addr_array[3][6].CLK
clk => \ac_block:btp_addr_array[3][7].CLK
clk => \ac_block:btp_addr_array[3][8].CLK
clk => \ac_block:btp_addr_array[3][9].CLK
clk => \ac_block:btp_addr_array[3][10].CLK
clk => \ac_block:btp_addr_array[2][0].CLK
clk => \ac_block:btp_addr_array[2][1].CLK
clk => \ac_block:btp_addr_array[2][2].CLK
clk => \ac_block:btp_addr_array[2][3].CLK
clk => \ac_block:btp_addr_array[2][4].CLK
clk => \ac_block:btp_addr_array[2][5].CLK
clk => \ac_block:btp_addr_array[2][6].CLK
clk => \ac_block:btp_addr_array[2][7].CLK
clk => \ac_block:btp_addr_array[2][8].CLK
clk => \ac_block:btp_addr_array[2][9].CLK
clk => \ac_block:btp_addr_array[2][10].CLK
clk => \ac_block:btp_addr_array[1][0].CLK
clk => \ac_block:btp_addr_array[1][1].CLK
clk => \ac_block:btp_addr_array[1][2].CLK
clk => \ac_block:btp_addr_array[1][3].CLK
clk => \ac_block:btp_addr_array[1][4].CLK
clk => \ac_block:btp_addr_array[1][5].CLK
clk => \ac_block:btp_addr_array[1][6].CLK
clk => \ac_block:btp_addr_array[1][7].CLK
clk => \ac_block:btp_addr_array[1][8].CLK
clk => \ac_block:btp_addr_array[1][9].CLK
clk => \ac_block:btp_addr_array[1][10].CLK
clk => \ac_block:btp_addr_array[0][0].CLK
clk => \ac_block:btp_addr_array[0][1].CLK
clk => \ac_block:btp_addr_array[0][2].CLK
clk => \ac_block:btp_addr_array[0][3].CLK
clk => \ac_block:btp_addr_array[0][4].CLK
clk => \ac_block:btp_addr_array[0][5].CLK
clk => \ac_block:btp_addr_array[0][6].CLK
clk => \ac_block:btp_addr_array[0][7].CLK
clk => \ac_block:btp_addr_array[0][8].CLK
clk => \ac_block:btp_addr_array[0][9].CLK
clk => \ac_block:btp_addr_array[0][10].CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_block:sig_doing_rd_count.CLK
clk => \ac_block:sig_count[0].CLK
clk => \ac_block:sig_count[1].CLK
clk => \ac_block:sig_count[2].CLK
clk => \ac_block:sig_count[3].CLK
clk => \ac_block:sig_count[4].CLK
clk => \ac_block:sig_count[5].CLK
clk => \ac_block:sig_count[6].CLK
clk => \ac_block:sig_count[7].CLK
clk => dgrb_ac_access_req~reg0.CLK
clk => \ac_block:sig_burst_count[0].CLK
clk => \ac_block:sig_burst_count[1].CLK
clk => \ac_block:sig_setup[0].CLK
clk => \ac_block:sig_setup[1].CLK
clk => \ac_block:sig_setup[2].CLK
clk => \ac_block:sig_setup[3].CLK
clk => \ac_block:sig_setup[4].CLK
clk => sig_dimm_driving_dq.CLK
clk => dgrb_ctrl.command_err~reg0.CLK
clk => dgrb_ctrl.command_result[0]~reg0.CLK
clk => dgrb_ctrl.command_result[1]~reg0.CLK
clk => dgrb_ctrl.command_result[2]~reg0.CLK
clk => dgrb_ctrl.command_result[3]~reg0.CLK
clk => dgrb_ctrl.command_result[4]~reg0.CLK
clk => dgrb_ctrl.command_result[5]~reg0.CLK
clk => dgrb_ctrl.command_result[6]~reg0.CLK
clk => dgrb_ctrl.command_result[7]~reg0.CLK
clk => dgrb_ctrl.command_done~reg0.CLK
clk => dgrb_ctrl.command_ack~reg0.CLK
clk => dgrb_wdp_ovride~reg0.CLK
clk => seq_oct_value~reg0.CLK
clk => sig_trk_ack.CLK
clk => sig_trk_pll_inc_dec_n.CLK
clk => sig_trk_pll_start_reconfig.CLK
clk => \trk_block:sig_remaining_samples[0].CLK
clk => \trk_block:sig_remaining_samples[1].CLK
clk => \trk_block:sig_remaining_samples[2].CLK
clk => \trk_block:sig_remaining_samples[3].CLK
clk => \trk_block:sig_remaining_samples[4].CLK
clk => \trk_block:sig_remaining_samples[5].CLK
clk => \trk_block:sig_remaining_samples[6].CLK
clk => \trk_block:sig_remaining_samples[7].CLK
clk => sig_trk_cdvw_calc.CLK
clk => \trk_block:sig_large_drift_seen.CLK
clk => \trk_block:sig_mimic_cdv[0].CLK
clk => \trk_block:sig_mimic_cdv[1].CLK
clk => \trk_block:sig_mimic_cdv[2].CLK
clk => \trk_block:sig_mimic_cdv[3].CLK
clk => \trk_block:sig_mimic_cdv[4].CLK
clk => \trk_block:sig_mimic_cdv[5].CLK
clk => \trk_block:sig_mimic_cdv[6].CLK
clk => \trk_block:sig_mimic_cdv_found.CLK
clk => \trk_block:sig_mimic_delta[0].CLK
clk => \trk_block:sig_mimic_delta[1].CLK
clk => \trk_block:sig_mimic_delta[2].CLK
clk => \trk_block:sig_mimic_delta[3].CLK
clk => \trk_block:sig_mimic_delta[4].CLK
clk => \trk_block:sig_mimic_delta[5].CLK
clk => \trk_block:sig_mimic_delta[6].CLK
clk => \trk_block:sig_mimic_delta[7].CLK
clk => \trk_block:sig_rsc_drift[0].CLK
clk => \trk_block:sig_rsc_drift[1].CLK
clk => \trk_block:sig_rsc_drift[2].CLK
clk => \trk_block:sig_rsc_drift[3].CLK
clk => \trk_block:sig_rsc_drift[4].CLK
clk => \trk_block:sig_rsc_drift[5].CLK
clk => \trk_block:sig_rsc_drift[6].CLK
clk => \trk_block:sig_rsc_drift[7].CLK
clk => \trk_block:sig_req_rsc_shift[0].CLK
clk => \trk_block:sig_req_rsc_shift[1].CLK
clk => \trk_block:sig_req_rsc_shift[2].CLK
clk => \trk_block:sig_req_rsc_shift[3].CLK
clk => \trk_block:sig_req_rsc_shift[4].CLK
clk => \trk_block:sig_req_rsc_shift[5].CLK
clk => \trk_block:sig_req_rsc_shift[6].CLK
clk => \trk_block:sig_req_rsc_shift[7].CLK
clk => sig_trk_pll_select[0].CLK
clk => sig_trk_pll_select[1].CLK
clk => sig_trk_pll_select[2].CLK
clk => \trk_block:sig_mmc_start.CLK
clk => sig_trk_err.CLK
clk => sig_trk_result[0].CLK
clk => sig_trk_result[1].CLK
clk => sig_trk_result[2].CLK
clk => sig_trk_result[3].CLK
clk => sig_trk_result[4].CLK
clk => sig_trk_result[5].CLK
clk => sig_trk_result[6].CLK
clk => sig_trk_result[7].CLK
clk => sig_trk_cdvw_phase.CLK
clk => sig_trk_cdvw_shift_in.CLK
clk => \trk_block:mmc_seq_value_r.CLK
clk => \trk_block:sig_mmc_seq_done_1t.CLK
clk => \trk_block:sig_mmc_seq_done.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.CLK
clk => seq_mmc_start~reg0.CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[0].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[1].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[2].CLK
clk => codvw_trk_shift[0].CLK
clk => codvw_trk_shift[1].CLK
clk => codvw_trk_shift[2].CLK
clk => codvw_trk_shift[3].CLK
clk => codvw_trk_shift[4].CLK
clk => codvw_trk_shift[5].CLK
clk => codvw_trk_shift[6].CLK
clk => codvw_trk_shift[7].CLK
clk => codvw_trk_shift[8].CLK
clk => codvw_trk_shift[9].CLK
clk => codvw_trk_shift[10].CLK
clk => codvw_trk_shift[11].CLK
clk => \poa_block:sig_poa_state.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => sig_poa_ack.CLK
clk => sig_poa_match.CLK
clk => sig_poa_match_en.CLK
clk => sig_mtp_match.CLK
clk => \tp_match_block:sig_rdata_current_pin[0].CLK
clk => \tp_match_block:sig_rdata_current_pin[1].CLK
clk => \tp_match_block:sig_rdata_current_pin[2].CLK
clk => \tp_match_block:sig_rdata_current_pin[3].CLK
clk => \tp_match_block:sig_rdata_current_pin[4].CLK
clk => \tp_match_block:sig_rdata_current_pin[5].CLK
clk => \tp_match_block:sig_rdata_current_pin[6].CLK
clk => \tp_match_block:sig_rdata_current_pin[7].CLK
clk => \tp_match_block:sig_rdata_current_pin[8].CLK
clk => \tp_match_block:sig_rdata_current_pin[9].CLK
clk => \tp_match_block:sig_rdata_current_pin[10].CLK
clk => \tp_match_block:sig_rdata_current_pin[11].CLK
clk => \tp_match_block:sig_rdata_current_pin[12].CLK
clk => \tp_match_block:sig_rdata_current_pin[13].CLK
clk => \tp_match_block:sig_rdata_current_pin[14].CLK
clk => \tp_match_block:sig_rdata_current_pin[15].CLK
clk => \tp_match_block:sig_rdata_valid_2t.CLK
clk => \tp_match_block:sig_rdata_valid_1t.CLK
clk => \rsc_block:sig_iram_idle.CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[9].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[10].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[11].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[12].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[13].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[14].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[15].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[16].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[17].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[18].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[19].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[20].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[21].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[22].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[23].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[24].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[25].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[26].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[27].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[28].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[29].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[30].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[31].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_write.CLK
clk => \rsc_block:sig_dgrb_iram.iram_done.CLK
clk => codvw_grt_one_dvw.CLK
clk => cal_codvw_size[0].CLK
clk => cal_codvw_size[1].CLK
clk => cal_codvw_size[2].CLK
clk => cal_codvw_size[3].CLK
clk => cal_codvw_size[4].CLK
clk => cal_codvw_size[5].CLK
clk => cal_codvw_size[6].CLK
clk => cal_codvw_size[7].CLK
clk => cal_codvw_phase[0].CLK
clk => cal_codvw_phase[1].CLK
clk => cal_codvw_phase[2].CLK
clk => cal_codvw_phase[3].CLK
clk => cal_codvw_phase[4].CLK
clk => cal_codvw_phase[5].CLK
clk => cal_codvw_phase[6].CLK
clk => cal_codvw_phase[7].CLK
clk => sig_rsc_ac_access_req.CLK
clk => \rsc_block:sig_rewind_direction.CLK
clk => sig_rsc_pll_inc_dec_n.CLK
clk => sig_rsc_pll_start_reconfig.CLK
clk => sig_rsc_cdvw_calc.CLK
clk => sig_rsc_cdvw_shift_in.CLK
clk => sig_rsc_cdvw_phase.CLK
clk => sig_rsc_result[0].CLK
clk => sig_rsc_result[1].CLK
clk => sig_rsc_result[2].CLK
clk => sig_rsc_result[3].CLK
clk => sig_rsc_result[4].CLK
clk => sig_rsc_result[5].CLK
clk => sig_rsc_result[6].CLK
clk => sig_rsc_result[7].CLK
clk => sig_rsc_err.CLK
clk => sig_rsc_ack.CLK
clk => \rsc_block:sig_test_dq_expired.CLK
clk => \rsc_block:sig_count[0].CLK
clk => \rsc_block:sig_count[1].CLK
clk => \rsc_block:sig_count[2].CLK
clk => \rsc_block:sig_count[3].CLK
clk => \rsc_block:sig_count[4].CLK
clk => \rsc_block:sig_count[5].CLK
clk => \rsc_block:sig_count[6].CLK
clk => \rsc_block:sig_count[7].CLK
clk => \rsc_block:sig_num_phase_shifts[0].CLK
clk => \rsc_block:sig_num_phase_shifts[1].CLK
clk => \rsc_block:sig_num_phase_shifts[2].CLK
clk => \rsc_block:sig_num_phase_shifts[3].CLK
clk => \rsc_block:sig_num_phase_shifts[4].CLK
clk => \rsc_block:sig_num_phase_shifts[5].CLK
clk => \rsc_block:sig_num_phase_shifts[6].CLK
clk => sig_dq_pin_ctr[0].CLK
clk => sig_dq_pin_ctr[1].CLK
clk => sig_dq_pin_ctr[2].CLK
clk => sig_dq_pin_ctr[3].CLK
clk => \rsc_block:rsc_proc:v_phase_works.CLK
clk => \rsc_block:sig_chkd_all_dq_pins.CLK
clk => \rsc_block:sig_curr_byte_ln_dis.CLK
clk => \cdvw_block:sig_cdvw_calc_1t.CLK
clk => sig_cdvw_state.windows_seen[0].CLK
clk => sig_cdvw_state.windows_seen[1].CLK
clk => sig_cdvw_state.windows_seen[2].CLK
clk => sig_cdvw_state.windows_seen[3].CLK
clk => sig_cdvw_state.windows_seen[4].CLK
clk => sig_cdvw_state.windows_seen[5].CLK
clk => sig_cdvw_state.found_a_good_edge.CLK
clk => sig_cdvw_state.multiple_eq_windows.CLK
clk => sig_cdvw_state.first_cycle.CLK
clk => sig_cdvw_state.invalid_phase_seen.CLK
clk => sig_cdvw_state.valid_phase_seen.CLK
clk => sig_cdvw_state.last_bit_value.CLK
clk => sig_cdvw_state.window_centre_update.CLK
clk => sig_cdvw_state.current_bit[0].CLK
clk => sig_cdvw_state.current_bit[1].CLK
clk => sig_cdvw_state.current_bit[2].CLK
clk => sig_cdvw_state.current_bit[3].CLK
clk => sig_cdvw_state.current_bit[4].CLK
clk => sig_cdvw_state.current_bit[5].CLK
clk => sig_cdvw_state.current_bit[6].CLK
clk => sig_cdvw_state.largest_window_centre[0].CLK
clk => sig_cdvw_state.largest_window_centre[1].CLK
clk => sig_cdvw_state.largest_window_centre[2].CLK
clk => sig_cdvw_state.largest_window_centre[3].CLK
clk => sig_cdvw_state.largest_window_centre[4].CLK
clk => sig_cdvw_state.largest_window_centre[5].CLK
clk => sig_cdvw_state.largest_window_centre[6].CLK
clk => sig_cdvw_state.largest_window_size[0].CLK
clk => sig_cdvw_state.largest_window_size[1].CLK
clk => sig_cdvw_state.largest_window_size[2].CLK
clk => sig_cdvw_state.largest_window_size[3].CLK
clk => sig_cdvw_state.largest_window_size[4].CLK
clk => sig_cdvw_state.largest_window_size[5].CLK
clk => sig_cdvw_state.largest_window_size[6].CLK
clk => sig_cdvw_state.current_window_centre[0].CLK
clk => sig_cdvw_state.current_window_centre[1].CLK
clk => sig_cdvw_state.current_window_centre[2].CLK
clk => sig_cdvw_state.current_window_centre[3].CLK
clk => sig_cdvw_state.current_window_centre[4].CLK
clk => sig_cdvw_state.current_window_centre[5].CLK
clk => sig_cdvw_state.current_window_centre[6].CLK
clk => sig_cdvw_state.current_window_size[0].CLK
clk => sig_cdvw_state.current_window_size[1].CLK
clk => sig_cdvw_state.current_window_size[2].CLK
clk => sig_cdvw_state.current_window_size[3].CLK
clk => sig_cdvw_state.current_window_size[4].CLK
clk => sig_cdvw_state.current_window_size[5].CLK
clk => sig_cdvw_state.current_window_size[6].CLK
clk => sig_cdvw_state.first_good_edge[0].CLK
clk => sig_cdvw_state.first_good_edge[1].CLK
clk => sig_cdvw_state.first_good_edge[2].CLK
clk => sig_cdvw_state.first_good_edge[3].CLK
clk => sig_cdvw_state.first_good_edge[4].CLK
clk => sig_cdvw_state.first_good_edge[5].CLK
clk => sig_cdvw_state.first_good_edge[6].CLK
clk => sig_cdvw_state.working_window[0].CLK
clk => sig_cdvw_state.working_window[1].CLK
clk => sig_cdvw_state.working_window[2].CLK
clk => sig_cdvw_state.working_window[3].CLK
clk => sig_cdvw_state.working_window[4].CLK
clk => sig_cdvw_state.working_window[5].CLK
clk => sig_cdvw_state.working_window[6].CLK
clk => sig_cdvw_state.working_window[7].CLK
clk => sig_cdvw_state.working_window[8].CLK
clk => sig_cdvw_state.working_window[9].CLK
clk => sig_cdvw_state.working_window[10].CLK
clk => sig_cdvw_state.working_window[11].CLK
clk => sig_cdvw_state.working_window[12].CLK
clk => sig_cdvw_state.working_window[13].CLK
clk => sig_cdvw_state.working_window[14].CLK
clk => sig_cdvw_state.working_window[15].CLK
clk => sig_cdvw_state.working_window[16].CLK
clk => sig_cdvw_state.working_window[17].CLK
clk => sig_cdvw_state.working_window[18].CLK
clk => sig_cdvw_state.working_window[19].CLK
clk => sig_cdvw_state.working_window[20].CLK
clk => sig_cdvw_state.working_window[21].CLK
clk => sig_cdvw_state.working_window[22].CLK
clk => sig_cdvw_state.working_window[23].CLK
clk => sig_cdvw_state.working_window[24].CLK
clk => sig_cdvw_state.working_window[25].CLK
clk => sig_cdvw_state.working_window[26].CLK
clk => sig_cdvw_state.working_window[27].CLK
clk => sig_cdvw_state.working_window[28].CLK
clk => sig_cdvw_state.working_window[29].CLK
clk => sig_cdvw_state.working_window[30].CLK
clk => sig_cdvw_state.working_window[31].CLK
clk => sig_cdvw_state.working_window[32].CLK
clk => sig_cdvw_state.working_window[33].CLK
clk => sig_cdvw_state.working_window[34].CLK
clk => sig_cdvw_state.working_window[35].CLK
clk => sig_cdvw_state.working_window[36].CLK
clk => sig_cdvw_state.working_window[37].CLK
clk => sig_cdvw_state.working_window[38].CLK
clk => sig_cdvw_state.working_window[39].CLK
clk => sig_cdvw_state.working_window[40].CLK
clk => sig_cdvw_state.working_window[41].CLK
clk => sig_cdvw_state.working_window[42].CLK
clk => sig_cdvw_state.working_window[43].CLK
clk => sig_cdvw_state.working_window[44].CLK
clk => sig_cdvw_state.working_window[45].CLK
clk => sig_cdvw_state.working_window[46].CLK
clk => sig_cdvw_state.working_window[47].CLK
clk => sig_cdvw_state.working_window[48].CLK
clk => sig_cdvw_state.working_window[49].CLK
clk => sig_cdvw_state.working_window[50].CLK
clk => sig_cdvw_state.working_window[51].CLK
clk => sig_cdvw_state.working_window[52].CLK
clk => sig_cdvw_state.working_window[53].CLK
clk => sig_cdvw_state.working_window[54].CLK
clk => sig_cdvw_state.working_window[55].CLK
clk => sig_cdvw_state.working_window[56].CLK
clk => sig_cdvw_state.working_window[57].CLK
clk => sig_cdvw_state.working_window[58].CLK
clk => sig_cdvw_state.working_window[59].CLK
clk => sig_cdvw_state.working_window[60].CLK
clk => sig_cdvw_state.working_window[61].CLK
clk => sig_cdvw_state.working_window[62].CLK
clk => sig_cdvw_state.working_window[63].CLK
clk => sig_cdvw_state.working_window[64].CLK
clk => sig_cdvw_state.working_window[65].CLK
clk => sig_cdvw_state.working_window[66].CLK
clk => sig_cdvw_state.working_window[67].CLK
clk => sig_cdvw_state.working_window[68].CLK
clk => sig_cdvw_state.working_window[69].CLK
clk => sig_cdvw_state.working_window[70].CLK
clk => sig_cdvw_state.working_window[71].CLK
clk => sig_cdvw_state.working_window[72].CLK
clk => sig_cdvw_state.working_window[73].CLK
clk => sig_cdvw_state.working_window[74].CLK
clk => sig_cdvw_state.working_window[75].CLK
clk => sig_cdvw_state.working_window[76].CLK
clk => sig_cdvw_state.working_window[77].CLK
clk => sig_cdvw_state.working_window[78].CLK
clk => sig_cdvw_state.working_window[79].CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => sig_phs_shft_end.CLK
clk => sig_phs_shft_start.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_3r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_2r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_1r.CLK
clk => sig_phs_shft_busy_1t.CLK
clk => sig_phs_shft_busy.CLK
clk => dgrb_ctrl_ac_nt_good~reg0.CLK
clk => \dgrb_main_block:sig_wd_lat[0].CLK
clk => \dgrb_main_block:sig_wd_lat[1].CLK
clk => \dgrb_main_block:sig_wd_lat[2].CLK
clk => \dgrb_main_block:sig_wd_lat[3].CLK
clk => \dgrb_main_block:sig_wd_lat[4].CLK
clk => sig_cmd_result[0].CLK
clk => sig_cmd_result[1].CLK
clk => sig_cmd_result[2].CLK
clk => sig_cmd_result[3].CLK
clk => sig_cmd_result[4].CLK
clk => sig_cmd_result[5].CLK
clk => sig_cmd_result[6].CLK
clk => sig_cmd_result[7].CLK
clk => sig_cmd_err.CLK
clk => \dgrb_main_block:sig_count[0].CLK
clk => \dgrb_main_block:sig_count[1].CLK
clk => \dgrb_main_block:sig_count[2].CLK
clk => \dgrb_main_block:sig_count[3].CLK
clk => \dgrb_main_block:sig_count[4].CLK
clk => \dgrb_main_block:sig_count[5].CLK
clk => \dgrb_main_block:sig_count[6].CLK
clk => \dgrb_main_block:sig_count[7].CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => wd_lat[0]~reg0.CLK
clk => wd_lat[1]~reg0.CLK
clk => wd_lat[2]~reg0.CLK
clk => wd_lat[3]~reg0.CLK
clk => wd_lat[4]~reg0.CLK
clk => rd_lat[0]~reg0.CLK
clk => rd_lat[1]~reg0.CLK
clk => rd_lat[2]~reg0.CLK
clk => rd_lat[3]~reg0.CLK
clk => rd_lat[4]~reg0.CLK
clk => cal_byte_lanes[0].CLK
clk => cal_byte_lanes[1].CLK
clk => single_bit_cal.CLK
clk => current_mtp_almt.CLK
clk => current_cs.CLK
clk => ctrl_dgrb_r.command_req.CLK
clk => ctrl_dgrb_r.command_op.mtp_almt.CLK
clk => ctrl_dgrb_r.command_op.single_bit.CLK
clk => ctrl_dgrb_r.command_op.current_cs[0].CLK
clk => \ac_block:sig_addr_cmd_last_state~1.DATAIN
clk => \ac_block:sig_addr_cmd_state~1.DATAIN
clk => \trk_block:sig_trk_last_state~1.DATAIN
clk => \trk_block:sig_trk_state~1.DATAIN
clk => \rsc_block:sig_rsc_last_state~1.DATAIN
clk => \rsc_block:sig_rsc_state~1.DATAIN
clk => sig_cdvw_state.status~1.DATAIN
clk => \cdvw_block:cdvw_proc:v_cdvw_state.status~1.DATAIN
clk => sig_rsc_req~1.DATAIN
clk => sig_ac_req~7.DATAIN
clk => sig_dgrb_last_state~1.DATAIN
clk => sig_dgrb_state~14.DATAIN
clk => ctrl_dgrb_r.command~1.DATAIN
rst_n => sig_doing_rd[0].ACLR
rst_n => sig_doing_rd[1].ACLR
rst_n => \ac_block:btp_addr_array[3][0].ACLR
rst_n => \ac_block:btp_addr_array[3][1].ACLR
rst_n => \ac_block:btp_addr_array[3][2].ACLR
rst_n => \ac_block:btp_addr_array[3][3].ACLR
rst_n => \ac_block:btp_addr_array[3][4].ACLR
rst_n => \ac_block:btp_addr_array[3][5].ACLR
rst_n => \ac_block:btp_addr_array[3][6].ACLR
rst_n => \ac_block:btp_addr_array[3][7].ACLR
rst_n => \ac_block:btp_addr_array[3][8].ACLR
rst_n => \ac_block:btp_addr_array[3][9].ACLR
rst_n => \ac_block:btp_addr_array[3][10].ACLR
rst_n => \ac_block:btp_addr_array[2][0].ACLR
rst_n => \ac_block:btp_addr_array[2][1].ACLR
rst_n => \ac_block:btp_addr_array[2][2].ACLR
rst_n => \ac_block:btp_addr_array[2][3].ACLR
rst_n => \ac_block:btp_addr_array[2][4].ACLR
rst_n => \ac_block:btp_addr_array[2][5].ACLR
rst_n => \ac_block:btp_addr_array[2][6].ACLR
rst_n => \ac_block:btp_addr_array[2][7].ACLR
rst_n => \ac_block:btp_addr_array[2][8].ACLR
rst_n => \ac_block:btp_addr_array[2][9].ACLR
rst_n => \ac_block:btp_addr_array[2][10].ACLR
rst_n => \ac_block:btp_addr_array[1][0].ACLR
rst_n => \ac_block:btp_addr_array[1][1].ACLR
rst_n => \ac_block:btp_addr_array[1][2].ACLR
rst_n => \ac_block:btp_addr_array[1][3].ACLR
rst_n => \ac_block:btp_addr_array[1][4].ACLR
rst_n => \ac_block:btp_addr_array[1][5].ACLR
rst_n => \ac_block:btp_addr_array[1][6].ACLR
rst_n => \ac_block:btp_addr_array[1][7].ACLR
rst_n => \ac_block:btp_addr_array[1][8].ACLR
rst_n => \ac_block:btp_addr_array[1][9].ACLR
rst_n => \ac_block:btp_addr_array[1][10].ACLR
rst_n => \ac_block:btp_addr_array[0][0].ACLR
rst_n => \ac_block:btp_addr_array[0][1].ACLR
rst_n => \ac_block:btp_addr_array[0][2].ACLR
rst_n => \ac_block:btp_addr_array[0][3].ACLR
rst_n => \ac_block:btp_addr_array[0][4].ACLR
rst_n => \ac_block:btp_addr_array[0][5].ACLR
rst_n => \ac_block:btp_addr_array[0][6].ACLR
rst_n => \ac_block:btp_addr_array[0][7].ACLR
rst_n => \ac_block:btp_addr_array[0][8].ACLR
rst_n => \ac_block:btp_addr_array[0][9].ACLR
rst_n => \ac_block:btp_addr_array[0][10].ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_block:sig_doing_rd_count.ACLR
rst_n => \ac_block:sig_count[0].ACLR
rst_n => \ac_block:sig_count[1].ACLR
rst_n => \ac_block:sig_count[2].ACLR
rst_n => \ac_block:sig_count[3].ACLR
rst_n => \ac_block:sig_count[4].ACLR
rst_n => \ac_block:sig_count[5].ACLR
rst_n => \ac_block:sig_count[6].ACLR
rst_n => \ac_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_iram_idle.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[9].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[10].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[11].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[12].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[13].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[14].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[15].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[16].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[17].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[18].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[19].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[20].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[21].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[22].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[23].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[24].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[25].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[26].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[27].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[28].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[29].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[30].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[31].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_write.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_done.ACLR
rst_n => dgrb_ctrl.command_err~reg0.ACLR
rst_n => dgrb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgrb_ctrl.command_done~reg0.ACLR
rst_n => dgrb_ctrl.command_ack~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => dgrb_ac_access_req~reg0.ACLR
rst_n => \ac_block:sig_burst_count[0].ACLR
rst_n => \ac_block:sig_burst_count[1].ACLR
rst_n => \ac_block:sig_setup[0].PRESET
rst_n => \ac_block:sig_setup[1].PRESET
rst_n => \ac_block:sig_setup[2].PRESET
rst_n => \ac_block:sig_setup[3].PRESET
rst_n => \ac_block:sig_setup[4].PRESET
rst_n => sig_dimm_driving_dq.PRESET
rst_n => dgrb_ctrl_ac_nt_good~reg0.PRESET
rst_n => \dgrb_main_block:sig_wd_lat[0].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[1].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[2].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[3].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[4].ACLR
rst_n => sig_cmd_result[0].ACLR
rst_n => sig_cmd_result[1].ACLR
rst_n => sig_cmd_result[2].ACLR
rst_n => sig_cmd_result[3].ACLR
rst_n => sig_cmd_result[4].ACLR
rst_n => sig_cmd_result[5].ACLR
rst_n => sig_cmd_result[6].ACLR
rst_n => sig_cmd_result[7].ACLR
rst_n => sig_cmd_err.ACLR
rst_n => \dgrb_main_block:sig_count[0].ACLR
rst_n => \dgrb_main_block:sig_count[1].ACLR
rst_n => \dgrb_main_block:sig_count[2].ACLR
rst_n => \dgrb_main_block:sig_count[3].ACLR
rst_n => \dgrb_main_block:sig_count[4].ACLR
rst_n => \dgrb_main_block:sig_count[5].ACLR
rst_n => \dgrb_main_block:sig_count[6].ACLR
rst_n => \dgrb_main_block:sig_count[7].ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => wd_lat[0]~reg0.PRESET
rst_n => wd_lat[1]~reg0.ACLR
rst_n => wd_lat[2]~reg0.PRESET
rst_n => wd_lat[3]~reg0.ACLR
rst_n => wd_lat[4]~reg0.ACLR
rst_n => rd_lat[0]~reg0.ACLR
rst_n => rd_lat[1]~reg0.ACLR
rst_n => rd_lat[2]~reg0.PRESET
rst_n => rd_lat[3]~reg0.ACLR
rst_n => rd_lat[4]~reg0.PRESET
rst_n => \poa_block:sig_poa_state.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => sig_poa_ack.ACLR
rst_n => dgrb_wdp_ovride~reg0.ACLR
rst_n => seq_oct_value~reg0.ACLR
rst_n => seq_mmc_start~reg0.ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[0].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[1].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[2].ACLR
rst_n => codvw_grt_one_dvw.ACLR
rst_n => cal_codvw_size[0].ACLR
rst_n => cal_codvw_size[1].ACLR
rst_n => cal_codvw_size[2].ACLR
rst_n => cal_codvw_size[3].ACLR
rst_n => cal_codvw_size[4].ACLR
rst_n => cal_codvw_size[5].ACLR
rst_n => cal_codvw_size[6].ACLR
rst_n => cal_codvw_size[7].ACLR
rst_n => cal_codvw_phase[0].ACLR
rst_n => cal_codvw_phase[1].ACLR
rst_n => cal_codvw_phase[2].ACLR
rst_n => cal_codvw_phase[3].ACLR
rst_n => cal_codvw_phase[4].ACLR
rst_n => cal_codvw_phase[5].ACLR
rst_n => cal_codvw_phase[6].ACLR
rst_n => cal_codvw_phase[7].ACLR
rst_n => sig_rsc_ac_access_req.ACLR
rst_n => \rsc_block:sig_rewind_direction.ACLR
rst_n => sig_rsc_pll_inc_dec_n.PRESET
rst_n => sig_rsc_pll_start_reconfig.ACLR
rst_n => sig_rsc_cdvw_calc.ACLR
rst_n => sig_rsc_cdvw_shift_in.ACLR
rst_n => sig_rsc_cdvw_phase.ACLR
rst_n => sig_rsc_result[0].ACLR
rst_n => sig_rsc_result[1].ACLR
rst_n => sig_rsc_result[2].ACLR
rst_n => sig_rsc_result[3].ACLR
rst_n => sig_rsc_result[4].ACLR
rst_n => sig_rsc_result[5].ACLR
rst_n => sig_rsc_result[6].ACLR
rst_n => sig_rsc_result[7].ACLR
rst_n => sig_rsc_err.ACLR
rst_n => sig_rsc_ack.ACLR
rst_n => \rsc_block:sig_test_dq_expired.ACLR
rst_n => \rsc_block:sig_count[0].ACLR
rst_n => \rsc_block:sig_count[1].ACLR
rst_n => \rsc_block:sig_count[2].ACLR
rst_n => \rsc_block:sig_count[3].ACLR
rst_n => \rsc_block:sig_count[4].ACLR
rst_n => \rsc_block:sig_count[5].ACLR
rst_n => \rsc_block:sig_count[6].ACLR
rst_n => \rsc_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[0].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[1].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[2].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[3].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[4].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[5].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[6].PRESET
rst_n => sig_dq_pin_ctr[0].ACLR
rst_n => sig_dq_pin_ctr[1].ACLR
rst_n => sig_dq_pin_ctr[2].ACLR
rst_n => sig_dq_pin_ctr[3].ACLR
rst_n => \rsc_block:rsc_proc:v_phase_works.ACLR
rst_n => codvw_trk_shift[0].ACLR
rst_n => codvw_trk_shift[1].ACLR
rst_n => codvw_trk_shift[2].ACLR
rst_n => codvw_trk_shift[3].ACLR
rst_n => codvw_trk_shift[4].ACLR
rst_n => codvw_trk_shift[5].ACLR
rst_n => codvw_trk_shift[6].ACLR
rst_n => codvw_trk_shift[7].ACLR
rst_n => codvw_trk_shift[8].ACLR
rst_n => codvw_trk_shift[9].ACLR
rst_n => codvw_trk_shift[10].ACLR
rst_n => codvw_trk_shift[11].ACLR
rst_n => ctrl_dgrb_r.command_req.ACLR
rst_n => ctrl_dgrb_r.command_op.mtp_almt.ACLR
rst_n => ctrl_dgrb_r.command_op.single_bit.ACLR
rst_n => ctrl_dgrb_r.command_op.current_cs[0].ACLR
rst_n => cal_byte_lanes[0].ACLR
rst_n => cal_byte_lanes[1].ACLR
rst_n => single_bit_cal.ACLR
rst_n => current_mtp_almt.ACLR
rst_n => current_cs.ACLR
rst_n => sig_phs_shft_end.ACLR
rst_n => sig_phs_shft_start.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_3r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_2r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_1r.ACLR
rst_n => sig_phs_shft_busy_1t.ACLR
rst_n => sig_phs_shft_busy.ACLR
rst_n => \cdvw_block:sig_cdvw_calc_1t.ACLR
rst_n => sig_cdvw_state.windows_seen[0].ACLR
rst_n => sig_cdvw_state.windows_seen[1].ACLR
rst_n => sig_cdvw_state.windows_seen[2].ACLR
rst_n => sig_cdvw_state.windows_seen[3].ACLR
rst_n => sig_cdvw_state.windows_seen[4].ACLR
rst_n => sig_cdvw_state.windows_seen[5].ACLR
rst_n => sig_cdvw_state.found_a_good_edge.ACLR
rst_n => sig_cdvw_state.multiple_eq_windows.ACLR
rst_n => sig_cdvw_state.first_cycle.ACLR
rst_n => sig_cdvw_state.invalid_phase_seen.ACLR
rst_n => sig_cdvw_state.valid_phase_seen.ACLR
rst_n => sig_cdvw_state.last_bit_value.PRESET
rst_n => sig_cdvw_state.window_centre_update.PRESET
rst_n => sig_cdvw_state.current_bit[0].ACLR
rst_n => sig_cdvw_state.current_bit[1].ACLR
rst_n => sig_cdvw_state.current_bit[2].ACLR
rst_n => sig_cdvw_state.current_bit[3].ACLR
rst_n => sig_cdvw_state.current_bit[4].ACLR
rst_n => sig_cdvw_state.current_bit[5].ACLR
rst_n => sig_cdvw_state.current_bit[6].ACLR
rst_n => sig_cdvw_state.largest_window_centre[0].ACLR
rst_n => sig_cdvw_state.largest_window_centre[1].ACLR
rst_n => sig_cdvw_state.largest_window_centre[2].ACLR
rst_n => sig_cdvw_state.largest_window_centre[3].ACLR
rst_n => sig_cdvw_state.largest_window_centre[4].ACLR
rst_n => sig_cdvw_state.largest_window_centre[5].ACLR
rst_n => sig_cdvw_state.largest_window_centre[6].ACLR
rst_n => sig_cdvw_state.largest_window_size[0].ACLR
rst_n => sig_cdvw_state.largest_window_size[1].ACLR
rst_n => sig_cdvw_state.largest_window_size[2].ACLR
rst_n => sig_cdvw_state.largest_window_size[3].ACLR
rst_n => sig_cdvw_state.largest_window_size[4].ACLR
rst_n => sig_cdvw_state.largest_window_size[5].ACLR
rst_n => sig_cdvw_state.largest_window_size[6].ACLR
rst_n => sig_cdvw_state.current_window_centre[0].ACLR
rst_n => sig_cdvw_state.current_window_centre[1].ACLR
rst_n => sig_cdvw_state.current_window_centre[2].ACLR
rst_n => sig_cdvw_state.current_window_centre[3].ACLR
rst_n => sig_cdvw_state.current_window_centre[4].ACLR
rst_n => sig_cdvw_state.current_window_centre[5].ACLR
rst_n => sig_cdvw_state.current_window_centre[6].ACLR
rst_n => sig_cdvw_state.current_window_size[0].ACLR
rst_n => sig_cdvw_state.current_window_size[1].ACLR
rst_n => sig_cdvw_state.current_window_size[2].ACLR
rst_n => sig_cdvw_state.current_window_size[3].ACLR
rst_n => sig_cdvw_state.current_window_size[4].ACLR
rst_n => sig_cdvw_state.current_window_size[5].ACLR
rst_n => sig_cdvw_state.current_window_size[6].ACLR
rst_n => sig_cdvw_state.first_good_edge[0].ACLR
rst_n => sig_cdvw_state.first_good_edge[1].ACLR
rst_n => sig_cdvw_state.first_good_edge[2].ACLR
rst_n => sig_cdvw_state.first_good_edge[3].ACLR
rst_n => sig_cdvw_state.first_good_edge[4].ACLR
rst_n => sig_cdvw_state.first_good_edge[5].ACLR
rst_n => sig_cdvw_state.first_good_edge[6].ACLR
rst_n => sig_cdvw_state.working_window[0].PRESET
rst_n => sig_cdvw_state.working_window[1].PRESET
rst_n => sig_cdvw_state.working_window[2].PRESET
rst_n => sig_cdvw_state.working_window[3].PRESET
rst_n => sig_cdvw_state.working_window[4].PRESET
rst_n => sig_cdvw_state.working_window[5].PRESET
rst_n => sig_cdvw_state.working_window[6].PRESET
rst_n => sig_cdvw_state.working_window[7].PRESET
rst_n => sig_cdvw_state.working_window[8].PRESET
rst_n => sig_cdvw_state.working_window[9].PRESET
rst_n => sig_cdvw_state.working_window[10].PRESET
rst_n => sig_cdvw_state.working_window[11].PRESET
rst_n => sig_cdvw_state.working_window[12].PRESET
rst_n => sig_cdvw_state.working_window[13].PRESET
rst_n => sig_cdvw_state.working_window[14].PRESET
rst_n => sig_cdvw_state.working_window[15].PRESET
rst_n => sig_cdvw_state.working_window[16].PRESET
rst_n => sig_cdvw_state.working_window[17].PRESET
rst_n => sig_cdvw_state.working_window[18].PRESET
rst_n => sig_cdvw_state.working_window[19].PRESET
rst_n => sig_cdvw_state.working_window[20].PRESET
rst_n => sig_cdvw_state.working_window[21].PRESET
rst_n => sig_cdvw_state.working_window[22].PRESET
rst_n => sig_cdvw_state.working_window[23].PRESET
rst_n => sig_cdvw_state.working_window[24].PRESET
rst_n => sig_cdvw_state.working_window[25].PRESET
rst_n => sig_cdvw_state.working_window[26].PRESET
rst_n => sig_cdvw_state.working_window[27].PRESET
rst_n => sig_cdvw_state.working_window[28].PRESET
rst_n => sig_cdvw_state.working_window[29].PRESET
rst_n => sig_cdvw_state.working_window[30].PRESET
rst_n => sig_cdvw_state.working_window[31].PRESET
rst_n => sig_cdvw_state.working_window[32].PRESET
rst_n => sig_cdvw_state.working_window[33].PRESET
rst_n => sig_cdvw_state.working_window[34].PRESET
rst_n => sig_cdvw_state.working_window[35].PRESET
rst_n => sig_cdvw_state.working_window[36].PRESET
rst_n => sig_cdvw_state.working_window[37].PRESET
rst_n => sig_cdvw_state.working_window[38].PRESET
rst_n => sig_cdvw_state.working_window[39].PRESET
rst_n => sig_cdvw_state.working_window[40].PRESET
rst_n => sig_cdvw_state.working_window[41].PRESET
rst_n => sig_cdvw_state.working_window[42].PRESET
rst_n => sig_cdvw_state.working_window[43].PRESET
rst_n => sig_cdvw_state.working_window[44].PRESET
rst_n => sig_cdvw_state.working_window[45].PRESET
rst_n => sig_cdvw_state.working_window[46].PRESET
rst_n => sig_cdvw_state.working_window[47].PRESET
rst_n => sig_cdvw_state.working_window[48].PRESET
rst_n => sig_cdvw_state.working_window[49].PRESET
rst_n => sig_cdvw_state.working_window[50].PRESET
rst_n => sig_cdvw_state.working_window[51].PRESET
rst_n => sig_cdvw_state.working_window[52].PRESET
rst_n => sig_cdvw_state.working_window[53].PRESET
rst_n => sig_cdvw_state.working_window[54].PRESET
rst_n => sig_cdvw_state.working_window[55].PRESET
rst_n => sig_cdvw_state.working_window[56].PRESET
rst_n => sig_cdvw_state.working_window[57].PRESET
rst_n => sig_cdvw_state.working_window[58].PRESET
rst_n => sig_cdvw_state.working_window[59].PRESET
rst_n => sig_cdvw_state.working_window[60].PRESET
rst_n => sig_cdvw_state.working_window[61].PRESET
rst_n => sig_cdvw_state.working_window[62].PRESET
rst_n => sig_cdvw_state.working_window[63].PRESET
rst_n => sig_cdvw_state.working_window[64].PRESET
rst_n => sig_cdvw_state.working_window[65].PRESET
rst_n => sig_cdvw_state.working_window[66].PRESET
rst_n => sig_cdvw_state.working_window[67].PRESET
rst_n => sig_cdvw_state.working_window[68].PRESET
rst_n => sig_cdvw_state.working_window[69].PRESET
rst_n => sig_cdvw_state.working_window[70].PRESET
rst_n => sig_cdvw_state.working_window[71].PRESET
rst_n => sig_cdvw_state.working_window[72].PRESET
rst_n => sig_cdvw_state.working_window[73].PRESET
rst_n => sig_cdvw_state.working_window[74].PRESET
rst_n => sig_cdvw_state.working_window[75].PRESET
rst_n => sig_cdvw_state.working_window[76].PRESET
rst_n => sig_cdvw_state.working_window[77].PRESET
rst_n => sig_cdvw_state.working_window[78].PRESET
rst_n => sig_cdvw_state.working_window[79].PRESET
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating.OUTPUTSELECT
rst_n => \rsc_block:sig_curr_byte_ln_dis.ACLR
rst_n => \rsc_block:sig_chkd_all_dq_pins.ACLR
rst_n => \tp_match_block:sig_rdata_valid_2t.ACLR
rst_n => \tp_match_block:sig_rdata_valid_1t.ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[0].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[1].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[2].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[3].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[4].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[5].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[6].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[7].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[8].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[9].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[10].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[11].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[12].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[13].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[14].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[15].ACLR
rst_n => sig_mtp_match.ACLR
rst_n => sig_poa_match.ACLR
rst_n => sig_poa_match_en.ACLR
rst_n => \trk_block:sig_mmc_seq_done_1t.ACLR
rst_n => \trk_block:sig_mmc_seq_done.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.ACLR
rst_n => sig_trk_cdvw_phase.ACLR
rst_n => sig_trk_cdvw_shift_in.ACLR
rst_n => sig_trk_ack.ACLR
rst_n => sig_trk_pll_inc_dec_n.PRESET
rst_n => sig_trk_pll_start_reconfig.ACLR
rst_n => \trk_block:sig_remaining_samples[0].ACLR
rst_n => \trk_block:sig_remaining_samples[1].ACLR
rst_n => \trk_block:sig_remaining_samples[2].ACLR
rst_n => \trk_block:sig_remaining_samples[3].ACLR
rst_n => \trk_block:sig_remaining_samples[4].ACLR
rst_n => \trk_block:sig_remaining_samples[5].ACLR
rst_n => \trk_block:sig_remaining_samples[6].ACLR
rst_n => \trk_block:sig_remaining_samples[7].ACLR
rst_n => sig_trk_cdvw_calc.ACLR
rst_n => \trk_block:sig_large_drift_seen.ACLR
rst_n => \trk_block:sig_mimic_cdv[0].ACLR
rst_n => \trk_block:sig_mimic_cdv[1].ACLR
rst_n => \trk_block:sig_mimic_cdv[2].ACLR
rst_n => \trk_block:sig_mimic_cdv[3].ACLR
rst_n => \trk_block:sig_mimic_cdv[4].ACLR
rst_n => \trk_block:sig_mimic_cdv[5].ACLR
rst_n => \trk_block:sig_mimic_cdv[6].ACLR
rst_n => \trk_block:sig_mimic_cdv_found.ACLR
rst_n => \trk_block:sig_mimic_delta[0].ACLR
rst_n => \trk_block:sig_mimic_delta[1].ACLR
rst_n => \trk_block:sig_mimic_delta[2].ACLR
rst_n => \trk_block:sig_mimic_delta[3].ACLR
rst_n => \trk_block:sig_mimic_delta[4].PRESET
rst_n => \trk_block:sig_mimic_delta[5].PRESET
rst_n => \trk_block:sig_mimic_delta[6].ACLR
rst_n => \trk_block:sig_mimic_delta[7].PRESET
rst_n => \trk_block:sig_rsc_drift[0].PRESET
rst_n => \trk_block:sig_rsc_drift[1].ACLR
rst_n => \trk_block:sig_rsc_drift[2].ACLR
rst_n => \trk_block:sig_rsc_drift[3].ACLR
rst_n => \trk_block:sig_rsc_drift[4].ACLR
rst_n => \trk_block:sig_rsc_drift[5].ACLR
rst_n => \trk_block:sig_rsc_drift[6].ACLR
rst_n => \trk_block:sig_rsc_drift[7].PRESET
rst_n => \trk_block:sig_req_rsc_shift[0].PRESET
rst_n => \trk_block:sig_req_rsc_shift[1].ACLR
rst_n => \trk_block:sig_req_rsc_shift[2].ACLR
rst_n => \trk_block:sig_req_rsc_shift[3].ACLR
rst_n => \trk_block:sig_req_rsc_shift[4].ACLR
rst_n => \trk_block:sig_req_rsc_shift[5].ACLR
rst_n => \trk_block:sig_req_rsc_shift[6].ACLR
rst_n => \trk_block:sig_req_rsc_shift[7].PRESET
rst_n => sig_trk_pll_select[0].ACLR
rst_n => sig_trk_pll_select[1].ACLR
rst_n => sig_trk_pll_select[2].ACLR
rst_n => \trk_block:sig_mmc_start.ACLR
rst_n => sig_trk_err.ACLR
rst_n => sig_trk_result[0].ACLR
rst_n => sig_trk_result[1].ACLR
rst_n => sig_trk_result[2].ACLR
rst_n => sig_trk_result[3].ACLR
rst_n => sig_trk_result[4].ACLR
rst_n => sig_trk_result[5].ACLR
rst_n => sig_trk_result[6].ACLR
rst_n => sig_trk_result[7].ACLR
rst_n => \ac_block:sig_addr_cmd_last_state~3.DATAIN
rst_n => \ac_block:sig_addr_cmd_state~3.DATAIN
rst_n => \trk_block:sig_trk_last_state~3.DATAIN
rst_n => \trk_block:sig_trk_state~3.DATAIN
rst_n => \rsc_block:sig_rsc_last_state~3.DATAIN
rst_n => \rsc_block:sig_rsc_state~3.DATAIN
rst_n => sig_cdvw_state.status~3.DATAIN
rst_n => sig_rsc_req~3.DATAIN
rst_n => sig_ac_req~9.DATAIN
rst_n => sig_dgrb_last_state~3.DATAIN
rst_n => sig_dgrb_state~16.DATAIN
rst_n => ctrl_dgrb_r.command~3.DATAIN
rst_n => \trk_block:mmc_seq_value_r.ENA
dgrb_ctrl.command_err <= dgrb_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[0] <= dgrb_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[1] <= dgrb_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[2] <= dgrb_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[3] <= dgrb_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[4] <= dgrb_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[5] <= dgrb_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[6] <= dgrb_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[7] <= dgrb_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_done <= dgrb_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_ack <= dgrb_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dgrb.command_req => ctrl_dgrb_r.command_req.DATAIN
ctrl_dgrb.command_op.mtp_almt => ctrl_dgrb_r.command_op.mtp_almt.DATAIN
ctrl_dgrb.command_op.single_bit => ctrl_dgrb_r.command_op.single_bit.DATAIN
ctrl_dgrb.command_op.current_cs[0] => ctrl_dgrb_r.command_op.current_cs[0].DATAIN
ctrl_dgrb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgrb.command.cmd_tr_due => ctrl_dgrb_r.command.cmd_tr_due.DATAIN
ctrl_dgrb.command.cmd_prep_customer_mr_setup => ctrl_dgrb_r.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgrb.command.cmd_prep_adv_wr_lat => ctrl_dgrb_r.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgrb.command.cmd_prep_adv_rd_lat => ctrl_dgrb_r.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgrb.command.cmd_was => ctrl_dgrb_r.command.cmd_was.DATAIN
ctrl_dgrb.command.cmd_poa => ctrl_dgrb_r.command.cmd_poa.DATAIN
ctrl_dgrb.command.cmd_rdv => ctrl_dgrb_r.command.cmd_rdv.DATAIN
ctrl_dgrb.command.cmd_rrp_seek => ctrl_dgrb_r.command.cmd_rrp_seek.DATAIN
ctrl_dgrb.command.cmd_rrp_sweep => ctrl_dgrb_r.command.cmd_rrp_sweep.DATAIN
ctrl_dgrb.command.cmd_rrp_reset => ctrl_dgrb_r.command.cmd_rrp_reset.DATAIN
ctrl_dgrb.command.cmd_read_mtp => ctrl_dgrb_r.command.cmd_read_mtp.DATAIN
ctrl_dgrb.command.cmd_write_mtp => ctrl_dgrb_r.command.cmd_write_mtp.DATAIN
ctrl_dgrb.command.cmd_write_btp => ctrl_dgrb_r.command.cmd_write_btp.DATAIN
ctrl_dgrb.command.cmd_write_ihi => ctrl_dgrb_r.command.cmd_write_ihi.DATAIN
ctrl_dgrb.command.cmd_prog_cal_mr => ctrl_dgrb_r.command.cmd_prog_cal_mr.DATAIN
ctrl_dgrb.command.cmd_init_dram => ctrl_dgrb_r.command.cmd_init_dram.DATAIN
ctrl_dgrb.command.cmd_phy_initialise => ctrl_dgrb_r.command.cmd_phy_initialise.DATAIN
ctrl_dgrb.command.cmd_idle => ctrl_dgrb_r.command.cmd_idle.DATAIN
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
phs_shft_busy => \phs_shft_busy_reg:phs_shft_busy_1r.DATAIN
seq_pll_inc_dec_n <= seq_pll_inc_dec_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[0] <= seq_pll_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[1] <= seq_pll_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[2] <= seq_pll_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_start_reconfig <= seq_pll_start_reconfig~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_resync_clk_index[0] => seq_pll_select.DATAB
pll_resync_clk_index[0] => sig_trk_pll_select.DATAB
pll_resync_clk_index[1] => seq_pll_select.DATAB
pll_resync_clk_index[1] => sig_trk_pll_select.DATAB
pll_resync_clk_index[2] => seq_pll_select.DATAB
pll_resync_clk_index[2] => sig_trk_pll_select.DATAB
pll_measure_clk_index[0] => seq_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => seq_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => seq_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
dgrb_iram.iram_pushdata[0] <= \rsc_block:sig_dgrb_iram.iram_pushdata[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[1] <= \rsc_block:sig_dgrb_iram.iram_pushdata[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[2] <= \rsc_block:sig_dgrb_iram.iram_pushdata[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[3] <= \rsc_block:sig_dgrb_iram.iram_pushdata[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[4] <= \rsc_block:sig_dgrb_iram.iram_pushdata[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[5] <= \rsc_block:sig_dgrb_iram.iram_pushdata[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[6] <= \rsc_block:sig_dgrb_iram.iram_pushdata[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[7] <= \rsc_block:sig_dgrb_iram.iram_pushdata[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[8] <= \rsc_block:sig_dgrb_iram.iram_pushdata[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[9] <= \rsc_block:sig_dgrb_iram.iram_pushdata[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[10] <= \rsc_block:sig_dgrb_iram.iram_pushdata[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[11] <= \rsc_block:sig_dgrb_iram.iram_pushdata[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[12] <= \rsc_block:sig_dgrb_iram.iram_pushdata[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[13] <= \rsc_block:sig_dgrb_iram.iram_pushdata[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[14] <= \rsc_block:sig_dgrb_iram.iram_pushdata[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[15] <= \rsc_block:sig_dgrb_iram.iram_pushdata[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[16] <= \rsc_block:sig_dgrb_iram.iram_pushdata[16].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[17] <= \rsc_block:sig_dgrb_iram.iram_pushdata[17].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[18] <= \rsc_block:sig_dgrb_iram.iram_pushdata[18].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[19] <= \rsc_block:sig_dgrb_iram.iram_pushdata[19].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[20] <= \rsc_block:sig_dgrb_iram.iram_pushdata[20].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[21] <= \rsc_block:sig_dgrb_iram.iram_pushdata[21].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[22] <= \rsc_block:sig_dgrb_iram.iram_pushdata[22].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[23] <= \rsc_block:sig_dgrb_iram.iram_pushdata[23].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[24] <= \rsc_block:sig_dgrb_iram.iram_pushdata[24].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[25] <= \rsc_block:sig_dgrb_iram.iram_pushdata[25].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[26] <= \rsc_block:sig_dgrb_iram.iram_pushdata[26].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[27] <= \rsc_block:sig_dgrb_iram.iram_pushdata[27].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[28] <= \rsc_block:sig_dgrb_iram.iram_pushdata[28].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[29] <= \rsc_block:sig_dgrb_iram.iram_pushdata[29].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[30] <= \rsc_block:sig_dgrb_iram.iram_pushdata[30].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[31] <= \rsc_block:sig_dgrb_iram.iram_pushdata[31].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[0] <= \rsc_block:sig_dgrb_iram.iram_bitnum[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[1] <= \rsc_block:sig_dgrb_iram.iram_bitnum[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[2] <= \rsc_block:sig_dgrb_iram.iram_bitnum[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[3] <= \rsc_block:sig_dgrb_iram.iram_bitnum[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[4] <= \rsc_block:sig_dgrb_iram.iram_bitnum[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[0] <= \rsc_block:sig_dgrb_iram.iram_wordnum[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[1] <= \rsc_block:sig_dgrb_iram.iram_wordnum[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[2] <= \rsc_block:sig_dgrb_iram.iram_wordnum[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[3] <= \rsc_block:sig_dgrb_iram.iram_wordnum[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[4] <= \rsc_block:sig_dgrb_iram.iram_wordnum[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[5] <= \rsc_block:sig_dgrb_iram.iram_wordnum[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[6] <= \rsc_block:sig_dgrb_iram.iram_wordnum[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[7] <= \rsc_block:sig_dgrb_iram.iram_wordnum[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[8] <= \rsc_block:sig_dgrb_iram.iram_wordnum[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_write <= \rsc_block:sig_dgrb_iram.iram_write.DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_done <= \rsc_block:sig_dgrb_iram.iram_done.DB_MAX_OUTPUT_PORT_TYPE
iram_push_done => ~NO_FANOUT~
dgrb_ac[0].rst_n <= sig_addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[0] <= sig_addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[1] <= sig_addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[2] <= sig_addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[3] <= sig_addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[4] <= sig_addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[5] <= sig_addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[6] <= sig_addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[7] <= sig_addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[8] <= sig_addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[9] <= sig_addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[10] <= sig_addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[11] <= sig_addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[12] <= sig_addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[13] <= sig_addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[14] <= sig_addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[15] <= sig_addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[0] <= sig_addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[1] <= sig_addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[2] <= sig_addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[3] <= sig_addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[4] <= sig_addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[5] <= sig_addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[6] <= sig_addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[7] <= sig_addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[8] <= sig_addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[9] <= sig_addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[10] <= sig_addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[11] <= sig_addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[12] <= sig_addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[13] <= sig_addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[14] <= sig_addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[15] <= sig_addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[0] <= sig_addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[1] <= sig_addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[2] <= sig_addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[3] <= sig_addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[4] <= sig_addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[5] <= sig_addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[6] <= sig_addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[7] <= sig_addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[8] <= sig_addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[9] <= sig_addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[10] <= sig_addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[11] <= sig_addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[12] <= sig_addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[13] <= sig_addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[14] <= sig_addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[15] <= sig_addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].we_n <= sig_addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ras_n <= sig_addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cas_n <= sig_addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[0] <= sig_addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[1] <= sig_addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[2] <= sig_addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[0] <= sig_addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[1] <= sig_addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[2] <= sig_addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[3] <= sig_addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[4] <= sig_addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[5] <= sig_addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[6] <= sig_addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[7] <= sig_addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[8] <= sig_addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[9] <= sig_addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[10] <= sig_addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[11] <= sig_addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[12] <= sig_addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[13] <= sig_addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[14] <= sig_addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac_access_req <= dgrb_ac_access_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_dimm_driving_dq.OUTPUTSELECT
dgrb_ac_access_gnt => dgrb_state_proc.IN1
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[0] <= seq_poa_lat_dec_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[1] <= seq_poa_lat_dec_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[0] <= seq_poa_lat_inc_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[1] <= seq_poa_lat_inc_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_valid[0] => v_aligned.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => seq_rdata_valid_lat_dec.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => dgrb_state_proc.IN1
rdata_valid[0] => \tp_match_block:sig_rdata_valid_1t.DATAIN
rdata[0] => Equal1.IN15
rdata[0] => sig_wd_lat.DATAB
rdata[0] => Equal0.IN1
rdata[0] => Mux0.IN16
rdata[1] => Equal1.IN14
rdata[1] => sig_wd_lat.DATAB
rdata[1] => Mux0.IN15
rdata[2] => Equal1.IN13
rdata[2] => sig_wd_lat.DATAB
rdata[2] => Mux0.IN14
rdata[3] => Equal1.IN12
rdata[3] => sig_wd_lat.DATAB
rdata[3] => Mux0.IN13
rdata[4] => Equal1.IN11
rdata[4] => sig_wd_lat.DATAB
rdata[4] => Mux0.IN12
rdata[5] => Equal1.IN10
rdata[5] => Mux0.IN11
rdata[6] => Equal1.IN9
rdata[6] => Mux0.IN10
rdata[7] => Equal1.IN8
rdata[7] => Mux0.IN9
rdata[8] => Equal1.IN7
rdata[8] => Mux0.IN8
rdata[9] => Equal1.IN6
rdata[9] => Mux0.IN7
rdata[10] => Equal1.IN5
rdata[10] => Mux0.IN6
rdata[11] => Equal1.IN4
rdata[11] => Mux0.IN5
rdata[12] => Equal1.IN3
rdata[12] => Mux0.IN4
rdata[13] => Equal1.IN2
rdata[13] => Mux0.IN3
rdata[14] => Equal1.IN1
rdata[14] => Mux0.IN2
rdata[15] => Equal1.IN0
rdata[15] => Mux0.IN1
rdata[16] => Mux1.IN16
rdata[16] => Equal0.IN0
rdata[17] => Mux1.IN15
rdata[18] => Mux1.IN14
rdata[19] => Mux1.IN13
rdata[20] => Mux1.IN12
rdata[21] => Mux1.IN11
rdata[22] => Mux1.IN10
rdata[23] => Mux1.IN9
rdata[24] => Mux1.IN8
rdata[25] => Mux1.IN7
rdata[26] => Mux1.IN6
rdata[27] => Mux1.IN5
rdata[28] => Mux1.IN4
rdata[29] => Mux1.IN3
rdata[30] => Mux1.IN2
rdata[31] => Mux1.IN1
doing_rd[0] <= sig_doing_rd[0].DB_MAX_OUTPUT_PORT_TYPE
doing_rd[1] <= sig_doing_rd[1].DB_MAX_OUTPUT_PORT_TYPE
rd_lat[0] <= rd_lat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[1] <= rd_lat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[2] <= rd_lat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[3] <= rd_lat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[4] <= rd_lat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[0] <= wd_lat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[1] <= wd_lat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[2] <= wd_lat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[3] <= wd_lat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[4] <= wd_lat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_value <= seq_oct_value~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_wdp_ovride <= dgrb_wdp_ovride~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_mmc_start <= seq_mmc_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmc_seq_done => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.DATAIN
mmc_seq_value => \trk_block:mmc_seq_value_r.DATAIN
ctl_cal_byte_lanes[0] => cal_byte_lanes[0].DATAIN
ctl_cal_byte_lanes[1] => cal_byte_lanes[1].DATAIN
odt_settings[0].read[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].read[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].read[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].read[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].read[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].read[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].read[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].read[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].read[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].read[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].read[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].read[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].read[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].read[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].read[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].read[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => ~NO_FANOUT~
odt_settings[0].write[1] => ~NO_FANOUT~
odt_settings[0].write[2] => ~NO_FANOUT~
odt_settings[0].write[3] => ~NO_FANOUT~
odt_settings[0].write[4] => ~NO_FANOUT~
odt_settings[0].write[5] => ~NO_FANOUT~
odt_settings[0].write[6] => ~NO_FANOUT~
odt_settings[0].write[7] => ~NO_FANOUT~
odt_settings[0].write[8] => ~NO_FANOUT~
odt_settings[0].write[9] => ~NO_FANOUT~
odt_settings[0].write[10] => ~NO_FANOUT~
odt_settings[0].write[11] => ~NO_FANOUT~
odt_settings[0].write[12] => ~NO_FANOUT~
odt_settings[0].write[13] => ~NO_FANOUT~
odt_settings[0].write[14] => ~NO_FANOUT~
odt_settings[0].write[15] => ~NO_FANOUT~
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~
dgrb_ctrl_ac_nt_good <= dgrb_ctrl_ac_nt_good~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_grt_one_dvw <= codvw_grt_one_dvw.DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[0] <= codvw_trk_shift[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[1] <= codvw_trk_shift[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[2] <= codvw_trk_shift[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[3] <= codvw_trk_shift[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[4] <= codvw_trk_shift[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[5] <= codvw_trk_shift[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[6] <= codvw_trk_shift[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[7] <= codvw_trk_shift[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[8] <= codvw_trk_shift[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[9] <= codvw_trk_shift[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[10] <= codvw_trk_shift[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[11] <= codvw_trk_shift[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[0] <= cal_codvw_size[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[1] <= cal_codvw_size[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[2] <= cal_codvw_size[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[3] <= cal_codvw_size[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[4] <= cal_codvw_size[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[5] <= cal_codvw_size[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[6] <= cal_codvw_size[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[7] <= cal_codvw_size[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[0] <= cal_codvw_phase[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[1] <= cal_codvw_phase[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[2] <= cal_codvw_phase[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[3] <= cal_codvw_phase[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[4] <= cal_codvw_phase[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[5] <= cal_codvw_phase[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[6] <= cal_codvw_phase[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[7] <= cal_codvw_phase[7].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgwb:dgwb
clk => dgwb_ac_access_req~reg0.CLK
clk => dgwb_ctrl.command_err~reg0.CLK
clk => dgwb_ctrl.command_result[0]~reg0.CLK
clk => dgwb_ctrl.command_result[1]~reg0.CLK
clk => dgwb_ctrl.command_result[2]~reg0.CLK
clk => dgwb_ctrl.command_result[3]~reg0.CLK
clk => dgwb_ctrl.command_result[4]~reg0.CLK
clk => dgwb_ctrl.command_result[5]~reg0.CLK
clk => dgwb_ctrl.command_result[6]~reg0.CLK
clk => dgwb_ctrl.command_result[7]~reg0.CLK
clk => dgwb_ctrl.command_done~reg0.CLK
clk => dgwb_ctrl.command_ack~reg0.CLK
clk => access_complete.CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_write_block:sig_count[0].CLK
clk => \ac_write_block:sig_count[1].CLK
clk => \ac_write_block:sig_count[2].CLK
clk => \ac_write_block:sig_count[3].CLK
clk => \ac_write_block:sig_count[4].CLK
clk => \ac_write_block:sig_count[5].CLK
clk => \ac_write_block:sig_count[6].CLK
clk => \ac_write_block:sig_count[7].CLK
clk => generate_wdata.CLK
clk => dgwb_wdata_valid[0]~reg0.CLK
clk => dgwb_wdata_valid[1]~reg0.CLK
clk => dgwb_dqs_burst[0]~reg0.CLK
clk => dgwb_dqs_burst[1]~reg0.CLK
clk => dgwb_wdata[0]~reg0.CLK
clk => dgwb_wdata[1]~reg0.CLK
clk => dgwb_wdata[2]~reg0.CLK
clk => dgwb_wdata[3]~reg0.CLK
clk => dgwb_wdata[4]~reg0.CLK
clk => dgwb_wdata[5]~reg0.CLK
clk => dgwb_wdata[6]~reg0.CLK
clk => dgwb_wdata[7]~reg0.CLK
clk => dgwb_wdata[8]~reg0.CLK
clk => dgwb_wdata[9]~reg0.CLK
clk => dgwb_wdata[10]~reg0.CLK
clk => dgwb_wdata[11]~reg0.CLK
clk => dgwb_wdata[12]~reg0.CLK
clk => dgwb_wdata[13]~reg0.CLK
clk => dgwb_wdata[14]~reg0.CLK
clk => dgwb_wdata[15]~reg0.CLK
clk => dgwb_wdata[16]~reg0.CLK
clk => dgwb_wdata[17]~reg0.CLK
clk => dgwb_wdata[18]~reg0.CLK
clk => dgwb_wdata[19]~reg0.CLK
clk => dgwb_wdata[20]~reg0.CLK
clk => dgwb_wdata[21]~reg0.CLK
clk => dgwb_wdata[22]~reg0.CLK
clk => dgwb_wdata[23]~reg0.CLK
clk => dgwb_wdata[24]~reg0.CLK
clk => dgwb_wdata[25]~reg0.CLK
clk => dgwb_wdata[26]~reg0.CLK
clk => dgwb_wdata[27]~reg0.CLK
clk => dgwb_wdata[28]~reg0.CLK
clk => dgwb_wdata[29]~reg0.CLK
clk => dgwb_wdata[30]~reg0.CLK
clk => dgwb_wdata[31]~reg0.CLK
clk => dgwb_dm[0]~reg0.CLK
clk => dgwb_dm[1]~reg0.CLK
clk => dgwb_dm[2]~reg0.CLK
clk => dgwb_dm[3]~reg0.CLK
clk => dgwb_dqs[0]~reg0.CLK
clk => dgwb_dqs[1]~reg0.CLK
clk => dgwb_wdp_ovride~reg0.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].CLK
clk => current_cs.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command~1.DATAIN
clk => sig_dgwb_last_state~1.DATAIN
clk => sig_dgwb_state~12.DATAIN
rst_n => access_complete.ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_write_block:sig_count[0].ACLR
rst_n => \ac_write_block:sig_count[1].ACLR
rst_n => \ac_write_block:sig_count[2].ACLR
rst_n => \ac_write_block:sig_count[3].ACLR
rst_n => \ac_write_block:sig_count[4].ACLR
rst_n => \ac_write_block:sig_count[5].ACLR
rst_n => \ac_write_block:sig_count[6].ACLR
rst_n => \ac_write_block:sig_count[7].ACLR
rst_n => generate_wdata.ACLR
rst_n => dgwb_wdata_valid[0]~reg0.ACLR
rst_n => dgwb_wdata_valid[1]~reg0.ACLR
rst_n => dgwb_dqs_burst[0]~reg0.ACLR
rst_n => dgwb_dqs_burst[1]~reg0.ACLR
rst_n => dgwb_wdata[0]~reg0.ACLR
rst_n => dgwb_wdata[1]~reg0.ACLR
rst_n => dgwb_wdata[2]~reg0.ACLR
rst_n => dgwb_wdata[3]~reg0.ACLR
rst_n => dgwb_wdata[4]~reg0.ACLR
rst_n => dgwb_wdata[5]~reg0.ACLR
rst_n => dgwb_wdata[6]~reg0.ACLR
rst_n => dgwb_wdata[7]~reg0.ACLR
rst_n => dgwb_wdata[8]~reg0.ACLR
rst_n => dgwb_wdata[9]~reg0.ACLR
rst_n => dgwb_wdata[10]~reg0.ACLR
rst_n => dgwb_wdata[11]~reg0.ACLR
rst_n => dgwb_wdata[12]~reg0.ACLR
rst_n => dgwb_wdata[13]~reg0.ACLR
rst_n => dgwb_wdata[14]~reg0.ACLR
rst_n => dgwb_wdata[15]~reg0.ACLR
rst_n => dgwb_wdata[16]~reg0.ACLR
rst_n => dgwb_wdata[17]~reg0.ACLR
rst_n => dgwb_wdata[18]~reg0.ACLR
rst_n => dgwb_wdata[19]~reg0.ACLR
rst_n => dgwb_wdata[20]~reg0.ACLR
rst_n => dgwb_wdata[21]~reg0.ACLR
rst_n => dgwb_wdata[22]~reg0.ACLR
rst_n => dgwb_wdata[23]~reg0.ACLR
rst_n => dgwb_wdata[24]~reg0.ACLR
rst_n => dgwb_wdata[25]~reg0.ACLR
rst_n => dgwb_wdata[26]~reg0.ACLR
rst_n => dgwb_wdata[27]~reg0.ACLR
rst_n => dgwb_wdata[28]~reg0.ACLR
rst_n => dgwb_wdata[29]~reg0.ACLR
rst_n => dgwb_wdata[30]~reg0.ACLR
rst_n => dgwb_wdata[31]~reg0.ACLR
rst_n => dgwb_dm[0]~reg0.PRESET
rst_n => dgwb_dm[1]~reg0.PRESET
rst_n => dgwb_dm[2]~reg0.PRESET
rst_n => dgwb_dm[3]~reg0.PRESET
rst_n => dgwb_dqs[0]~reg0.ACLR
rst_n => dgwb_dqs[1]~reg0.ACLR
rst_n => dgwb_wdp_ovride~reg0.ACLR
rst_n => dgwb_ac_access_req~reg0.ACLR
rst_n => dgwb_ctrl.command_err~reg0.ACLR
rst_n => dgwb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgwb_ctrl.command_done~reg0.ACLR
rst_n => dgwb_ctrl.command_ack~reg0.ACLR
rst_n => current_cs.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command~3.DATAIN
rst_n => sig_dgwb_last_state~3.DATAIN
rst_n => sig_dgwb_state~14.DATAIN
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
dgwb_ctrl.command_err <= dgwb_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[0] <= dgwb_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[1] <= dgwb_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[2] <= dgwb_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[3] <= dgwb_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[4] <= dgwb_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[5] <= dgwb_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[6] <= dgwb_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[7] <= dgwb_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_done <= dgwb_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_ack <= dgwb_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dgwb.command_req => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.DATAIN
ctrl_dgwb.command_op.mtp_almt => ~NO_FANOUT~
ctrl_dgwb.command_op.single_bit => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[0] => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].DATAIN
ctrl_dgwb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgwb.command.cmd_tr_due => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due.DATAIN
ctrl_dgwb.command.cmd_prep_customer_mr_setup => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgwb.command.cmd_prep_adv_wr_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgwb.command.cmd_prep_adv_rd_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgwb.command.cmd_was => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was.DATAIN
ctrl_dgwb.command.cmd_poa => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa.DATAIN
ctrl_dgwb.command.cmd_rdv => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv.DATAIN
ctrl_dgwb.command.cmd_rrp_seek => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek.DATAIN
ctrl_dgwb.command.cmd_rrp_sweep => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep.DATAIN
ctrl_dgwb.command.cmd_rrp_reset => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset.DATAIN
ctrl_dgwb.command.cmd_read_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp.DATAIN
ctrl_dgwb.command.cmd_write_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp.DATAIN
ctrl_dgwb.command.cmd_write_btp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp.DATAIN
ctrl_dgwb.command.cmd_write_ihi => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi.DATAIN
ctrl_dgwb.command.cmd_prog_cal_mr => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr.DATAIN
ctrl_dgwb.command.cmd_init_dram => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram.DATAIN
ctrl_dgwb.command.cmd_phy_initialise => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise.DATAIN
ctrl_dgwb.command.cmd_idle => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle.DATAIN
dgwb_iram.iram_pushdata[0] <= <GND>
dgwb_iram.iram_pushdata[1] <= <GND>
dgwb_iram.iram_pushdata[2] <= <GND>
dgwb_iram.iram_pushdata[3] <= <GND>
dgwb_iram.iram_pushdata[4] <= <GND>
dgwb_iram.iram_pushdata[5] <= <GND>
dgwb_iram.iram_pushdata[6] <= <GND>
dgwb_iram.iram_pushdata[7] <= <GND>
dgwb_iram.iram_pushdata[8] <= <GND>
dgwb_iram.iram_pushdata[9] <= <GND>
dgwb_iram.iram_pushdata[10] <= <GND>
dgwb_iram.iram_pushdata[11] <= <GND>
dgwb_iram.iram_pushdata[12] <= <GND>
dgwb_iram.iram_pushdata[13] <= <GND>
dgwb_iram.iram_pushdata[14] <= <GND>
dgwb_iram.iram_pushdata[15] <= <GND>
dgwb_iram.iram_pushdata[16] <= <GND>
dgwb_iram.iram_pushdata[17] <= <GND>
dgwb_iram.iram_pushdata[18] <= <GND>
dgwb_iram.iram_pushdata[19] <= <GND>
dgwb_iram.iram_pushdata[20] <= <GND>
dgwb_iram.iram_pushdata[21] <= <GND>
dgwb_iram.iram_pushdata[22] <= <GND>
dgwb_iram.iram_pushdata[23] <= <GND>
dgwb_iram.iram_pushdata[24] <= <GND>
dgwb_iram.iram_pushdata[25] <= <GND>
dgwb_iram.iram_pushdata[26] <= <GND>
dgwb_iram.iram_pushdata[27] <= <GND>
dgwb_iram.iram_pushdata[28] <= <GND>
dgwb_iram.iram_pushdata[29] <= <GND>
dgwb_iram.iram_pushdata[30] <= <GND>
dgwb_iram.iram_pushdata[31] <= <GND>
dgwb_iram.iram_bitnum[0] <= <GND>
dgwb_iram.iram_bitnum[1] <= <GND>
dgwb_iram.iram_bitnum[2] <= <GND>
dgwb_iram.iram_bitnum[3] <= <GND>
dgwb_iram.iram_bitnum[4] <= <GND>
dgwb_iram.iram_wordnum[0] <= <GND>
dgwb_iram.iram_wordnum[1] <= <GND>
dgwb_iram.iram_wordnum[2] <= <GND>
dgwb_iram.iram_wordnum[3] <= <GND>
dgwb_iram.iram_wordnum[4] <= <GND>
dgwb_iram.iram_wordnum[5] <= <GND>
dgwb_iram.iram_wordnum[6] <= <GND>
dgwb_iram.iram_wordnum[7] <= <GND>
dgwb_iram.iram_wordnum[8] <= <GND>
dgwb_iram.iram_write <= <GND>
dgwb_iram.iram_done <= <GND>
iram_push_done => ~NO_FANOUT~
dgwb_ac_access_req <= dgwb_ac_access_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_dqs_burst[0] <= dgwb_dqs_burst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs_burst[1] <= dgwb_dqs_burst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata_valid[0] <= dgwb_wdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata_valid[1] <= dgwb_wdata_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[0] <= dgwb_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[1] <= dgwb_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[2] <= dgwb_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[3] <= dgwb_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[4] <= dgwb_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[5] <= dgwb_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[6] <= dgwb_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[7] <= dgwb_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[8] <= dgwb_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[9] <= dgwb_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[10] <= dgwb_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[11] <= dgwb_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[12] <= dgwb_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[13] <= dgwb_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[14] <= dgwb_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[15] <= dgwb_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[16] <= dgwb_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[17] <= dgwb_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[18] <= dgwb_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[19] <= dgwb_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[20] <= dgwb_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[21] <= dgwb_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[22] <= dgwb_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[23] <= dgwb_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[24] <= dgwb_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[25] <= dgwb_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[26] <= dgwb_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[27] <= dgwb_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[28] <= dgwb_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[29] <= dgwb_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[30] <= dgwb_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[31] <= dgwb_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[0] <= dgwb_dm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[1] <= dgwb_dm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[2] <= dgwb_dm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[3] <= dgwb_dm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs[0] <= dgwb_dqs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs[1] <= dgwb_dqs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdp_ovride <= dgwb_wdp_ovride~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].rst_n <= sig_addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[0] <= sig_addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[1] <= sig_addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[2] <= sig_addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[3] <= sig_addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[4] <= sig_addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[5] <= sig_addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[6] <= sig_addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[7] <= sig_addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[8] <= sig_addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[9] <= sig_addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[10] <= sig_addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[11] <= sig_addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[12] <= sig_addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[13] <= sig_addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[14] <= sig_addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[15] <= sig_addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[0] <= sig_addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[1] <= sig_addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[2] <= sig_addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[3] <= sig_addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[4] <= sig_addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[5] <= sig_addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[6] <= sig_addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[7] <= sig_addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[8] <= sig_addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[9] <= sig_addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[10] <= sig_addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[11] <= sig_addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[12] <= sig_addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[13] <= sig_addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[14] <= sig_addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[15] <= sig_addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[0] <= sig_addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[1] <= sig_addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[2] <= sig_addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[3] <= sig_addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[4] <= sig_addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[5] <= sig_addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[6] <= sig_addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[7] <= sig_addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[8] <= sig_addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[9] <= sig_addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[10] <= sig_addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[11] <= sig_addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[12] <= sig_addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[13] <= sig_addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[14] <= sig_addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[15] <= sig_addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].we_n <= sig_addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ras_n <= sig_addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cas_n <= sig_addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[0] <= sig_addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[1] <= sig_addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[2] <= sig_addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[0] <= sig_addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[1] <= sig_addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[2] <= sig_addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[3] <= sig_addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[4] <= sig_addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[5] <= sig_addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[6] <= sig_addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[7] <= sig_addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[8] <= sig_addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[9] <= sig_addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[10] <= sig_addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[11] <= sig_addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[12] <= sig_addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[13] <= sig_addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[14] <= sig_addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
bypassed_rdata[0] => ~NO_FANOUT~
bypassed_rdata[1] => ~NO_FANOUT~
bypassed_rdata[2] => ~NO_FANOUT~
bypassed_rdata[3] => ~NO_FANOUT~
bypassed_rdata[4] => ~NO_FANOUT~
bypassed_rdata[5] => ~NO_FANOUT~
bypassed_rdata[6] => ~NO_FANOUT~
bypassed_rdata[7] => ~NO_FANOUT~
bypassed_rdata[8] => ~NO_FANOUT~
bypassed_rdata[9] => ~NO_FANOUT~
bypassed_rdata[10] => ~NO_FANOUT~
bypassed_rdata[11] => ~NO_FANOUT~
bypassed_rdata[12] => ~NO_FANOUT~
bypassed_rdata[13] => ~NO_FANOUT~
bypassed_rdata[14] => ~NO_FANOUT~
bypassed_rdata[15] => ~NO_FANOUT~
odt_settings[0].read[0] => ~NO_FANOUT~
odt_settings[0].read[1] => ~NO_FANOUT~
odt_settings[0].read[2] => ~NO_FANOUT~
odt_settings[0].read[3] => ~NO_FANOUT~
odt_settings[0].read[4] => ~NO_FANOUT~
odt_settings[0].read[5] => ~NO_FANOUT~
odt_settings[0].read[6] => ~NO_FANOUT~
odt_settings[0].read[7] => ~NO_FANOUT~
odt_settings[0].read[8] => ~NO_FANOUT~
odt_settings[0].read[9] => ~NO_FANOUT~
odt_settings[0].read[10] => ~NO_FANOUT~
odt_settings[0].read[11] => ~NO_FANOUT~
odt_settings[0].read[12] => ~NO_FANOUT~
odt_settings[0].read[13] => ~NO_FANOUT~
odt_settings[0].read[14] => ~NO_FANOUT~
odt_settings[0].read[15] => ~NO_FANOUT~
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].write[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].write[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].write[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].write[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].write[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].write[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].write[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].write[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].write[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].write[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].write[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].write[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].write[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].write[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].write[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_ctrl:ctrl
clk => tracking_update_due.CLK
clk => tracking_ms_counter[0].CLK
clk => tracking_ms_counter[1].CLK
clk => tracking_ms_counter[2].CLK
clk => tracking_ms_counter[3].CLK
clk => tracking_ms_counter[4].CLK
clk => tracking_ms_counter[5].CLK
clk => tracking_ms_counter[6].CLK
clk => tracking_ms_counter[7].CLK
clk => milisecond_tick_gen_count[0].CLK
clk => milisecond_tick_gen_count[1].CLK
clk => milisecond_tick_gen_count[2].CLK
clk => milisecond_tick_gen_count[3].CLK
clk => milisecond_tick_gen_count[4].CLK
clk => milisecond_tick_gen_count[5].CLK
clk => milisecond_tick_gen_count[6].CLK
clk => milisecond_tick_gen_count[7].CLK
clk => milisecond_tick_gen_count[8].CLK
clk => milisecond_tick_gen_count[9].CLK
clk => milisecond_tick_gen_count[10].CLK
clk => milisecond_tick_gen_count[11].CLK
clk => milisecond_tick_gen_count[12].CLK
clk => milisecond_tick_gen_count[13].CLK
clk => milisecond_tick_gen_count[14].CLK
clk => milisecond_tick_gen_count[15].CLK
clk => milisecond_tick_gen_count[16].CLK
clk => mtp_err.CLK
clk => mtp_both_valid_almt.CLK
clk => mtp_no_valid_almt.CLK
clk => \mtp_almt:dvw_size_a1[0].CLK
clk => \mtp_almt:dvw_size_a1[1].CLK
clk => \mtp_almt:dvw_size_a1[2].CLK
clk => \mtp_almt:dvw_size_a1[3].CLK
clk => \mtp_almt:dvw_size_a1[4].CLK
clk => \mtp_almt:dvw_size_a1[5].CLK
clk => \mtp_almt:dvw_size_a1[6].CLK
clk => \mtp_almt:dvw_size_a1[7].CLK
clk => \mtp_almt:dvw_size_a0[0].CLK
clk => \mtp_almt:dvw_size_a0[1].CLK
clk => \mtp_almt:dvw_size_a0[2].CLK
clk => \mtp_almt:dvw_size_a0[3].CLK
clk => \mtp_almt:dvw_size_a0[4].CLK
clk => \mtp_almt:dvw_size_a0[5].CLK
clk => \mtp_almt:dvw_size_a0[6].CLK
clk => \mtp_almt:dvw_size_a0[7].CLK
clk => mtp_correct_almt.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => dis_state.CLK
clk => reissue_cmd_req.CLK
clk => ac_nt_almts_checked.CLK
clk => ac_nt[0].CLK
clk => mtp_almts_checked[0].CLK
clk => mtp_almts_checked[1].CLK
clk => cs_counter.CLK
clk => hold_state.CLK
clk => int_ctl_init_fail.CLK
clk => int_ctl_init_success.CLK
clk => ctrl_mmi.ctrl_err_code[0]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[1]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[2]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[3]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[4]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[5]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[6]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[7]~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage_done~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_fail~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_success~reg0.CLK
clk => v_ctrl_mmi.ctrl_err_code[0].CLK
clk => v_ctrl_mmi.ctrl_err_code[1].CLK
clk => v_ctrl_mmi.ctrl_err_code[2].CLK
clk => v_ctrl_mmi.ctrl_err_code[3].CLK
clk => v_ctrl_mmi.ctrl_err_code[4].CLK
clk => v_ctrl_mmi.ctrl_err_code[5].CLK
clk => v_ctrl_mmi.ctrl_err_code[6].CLK
clk => v_ctrl_mmi.ctrl_err_code[7].CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.CLK
clk => v_ctrl_mmi.ctrl_current_stage_done.CLK
clk => v_ctrl_mmi.ctrl_calibration_fail.CLK
clk => v_ctrl_mmi.ctrl_calibration_success.CLK
clk => timeout_counter_clear.CLK
clk => timeout_counter_enable.CLK
clk => flag_done_timeout.CLK
clk => flag_ack_timeout.CLK
clk => waiting_for_ack.CLK
clk => curr_ctrl.command_err.CLK
clk => curr_ctrl.command_result[0].CLK
clk => curr_ctrl.command_result[1].CLK
clk => curr_ctrl.command_result[2].CLK
clk => curr_ctrl.command_result[3].CLK
clk => curr_ctrl.command_result[4].CLK
clk => curr_ctrl.command_result[5].CLK
clk => curr_ctrl.command_result[6].CLK
clk => curr_ctrl.command_result[7].CLK
clk => curr_ctrl.command_done.CLK
clk => curr_ctrl.command_ack.CLK
clk => timeout_counter[0].CLK
clk => timeout_counter[1].CLK
clk => timeout_counter[2].CLK
clk => timeout_counter[3].CLK
clk => timeout_counter[4].CLK
clk => timeout_counter[5].CLK
clk => timeout_counter[6].CLK
clk => timeout_counter[7].CLK
clk => timeout_counter[8].CLK
clk => timeout_counter[9].CLK
clk => timeout_counter[10].CLK
clk => timeout_counter[11].CLK
clk => timeout_counter[12].CLK
clk => timeout_counter[13].CLK
clk => timeout_counter[14].CLK
clk => dll_lock_counter[0].CLK
clk => dll_lock_counter[1].CLK
clk => dll_lock_counter[2].CLK
clk => dll_lock_counter[3].CLK
clk => dll_lock_counter[4].CLK
clk => dll_lock_counter[5].CLK
clk => dll_lock_counter[6].CLK
clk => dll_lock_counter[7].CLK
clk => dll_lock_counter[8].CLK
clk => dll_lock_counter[9].CLK
clk => dll_lock_counter[10].CLK
clk => last_state~1.DATAIN
clk => state~4.DATAIN
clk => int_ctrl_current_stage~1.DATAIN
clk => int_ctrl_prev_stage~1.DATAIN
clk => ctrl_mmi.ctrl_current_active_block~1.DATAIN
clk => ctrl_mmi.ctrl_current_stage~1.DATAIN
clk => ctrl_mmi.master_state_r~1.DATAIN
clk => v_ctrl_mmi.ctrl_current_active_block~1.DATAIN
clk => v_ctrl_mmi.ctrl_current_stage~1.DATAIN
clk => v_ctrl_mmi.master_state_r~1.DATAIN
clk => curr_cmd~1.DATAIN
rst_n => ctrl_mmi.ctrl_err_code[0]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[1]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[2]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[3]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[4]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[5]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[6]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[7]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage_done~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_fail~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_success~reg0.ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[0].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[1].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[2].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[3].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[4].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[5].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[6].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[7].ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage_done.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_fail.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_success.ACLR
rst_n => dis_state.ACLR
rst_n => reissue_cmd_req.ACLR
rst_n => ac_nt_almts_checked.ACLR
rst_n => ac_nt[0].PRESET
rst_n => mtp_almts_checked[0].ACLR
rst_n => mtp_almts_checked[1].ACLR
rst_n => cs_counter.ACLR
rst_n => hold_state.ACLR
rst_n => int_ctl_init_fail.ACLR
rst_n => int_ctl_init_success.ACLR
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => dll_lock_counter[0].PRESET
rst_n => dll_lock_counter[1].PRESET
rst_n => dll_lock_counter[2].PRESET
rst_n => dll_lock_counter[3].PRESET
rst_n => dll_lock_counter[4].PRESET
rst_n => dll_lock_counter[5].PRESET
rst_n => dll_lock_counter[6].PRESET
rst_n => dll_lock_counter[7].PRESET
rst_n => dll_lock_counter[8].ACLR
rst_n => dll_lock_counter[9].ACLR
rst_n => dll_lock_counter[10].PRESET
rst_n => timeout_counter[0].PRESET
rst_n => timeout_counter[1].PRESET
rst_n => timeout_counter[2].PRESET
rst_n => timeout_counter[3].PRESET
rst_n => timeout_counter[4].PRESET
rst_n => timeout_counter[5].PRESET
rst_n => timeout_counter[6].PRESET
rst_n => timeout_counter[7].PRESET
rst_n => timeout_counter[8].PRESET
rst_n => timeout_counter[9].PRESET
rst_n => timeout_counter[10].PRESET
rst_n => timeout_counter[11].PRESET
rst_n => timeout_counter[12].PRESET
rst_n => timeout_counter[13].PRESET
rst_n => timeout_counter[14].PRESET
rst_n => curr_ctrl.command_err.ACLR
rst_n => curr_ctrl.command_result[0].ACLR
rst_n => curr_ctrl.command_result[1].ACLR
rst_n => curr_ctrl.command_result[2].ACLR
rst_n => curr_ctrl.command_result[3].ACLR
rst_n => curr_ctrl.command_result[4].ACLR
rst_n => curr_ctrl.command_result[5].ACLR
rst_n => curr_ctrl.command_result[6].ACLR
rst_n => curr_ctrl.command_result[7].ACLR
rst_n => curr_ctrl.command_done.ACLR
rst_n => curr_ctrl.command_ack.ACLR
rst_n => waiting_for_ack.ACLR
rst_n => flag_done_timeout.ACLR
rst_n => flag_ack_timeout.ACLR
rst_n => timeout_counter_clear.ACLR
rst_n => timeout_counter_enable.ACLR
rst_n => mtp_err.ACLR
rst_n => mtp_both_valid_almt.ACLR
rst_n => mtp_no_valid_almt.ACLR
rst_n => \mtp_almt:dvw_size_a1[0].ACLR
rst_n => \mtp_almt:dvw_size_a1[1].ACLR
rst_n => \mtp_almt:dvw_size_a1[2].ACLR
rst_n => \mtp_almt:dvw_size_a1[3].ACLR
rst_n => \mtp_almt:dvw_size_a1[4].ACLR
rst_n => \mtp_almt:dvw_size_a1[5].ACLR
rst_n => \mtp_almt:dvw_size_a1[6].ACLR
rst_n => \mtp_almt:dvw_size_a1[7].ACLR
rst_n => \mtp_almt:dvw_size_a0[0].ACLR
rst_n => \mtp_almt:dvw_size_a0[1].ACLR
rst_n => \mtp_almt:dvw_size_a0[2].ACLR
rst_n => \mtp_almt:dvw_size_a0[3].ACLR
rst_n => \mtp_almt:dvw_size_a0[4].ACLR
rst_n => \mtp_almt:dvw_size_a0[5].ACLR
rst_n => \mtp_almt:dvw_size_a0[6].ACLR
rst_n => \mtp_almt:dvw_size_a0[7].ACLR
rst_n => mtp_correct_almt.ACLR
rst_n => tracking_update_due.ACLR
rst_n => tracking_ms_counter[0].ACLR
rst_n => tracking_ms_counter[1].ACLR
rst_n => tracking_ms_counter[2].ACLR
rst_n => tracking_ms_counter[3].ACLR
rst_n => tracking_ms_counter[4].ACLR
rst_n => tracking_ms_counter[5].ACLR
rst_n => tracking_ms_counter[6].ACLR
rst_n => tracking_ms_counter[7].ACLR
rst_n => milisecond_tick_gen_count[0].PRESET
rst_n => milisecond_tick_gen_count[1].PRESET
rst_n => milisecond_tick_gen_count[2].PRESET
rst_n => milisecond_tick_gen_count[3].PRESET
rst_n => milisecond_tick_gen_count[4].PRESET
rst_n => milisecond_tick_gen_count[5].ACLR
rst_n => milisecond_tick_gen_count[6].ACLR
rst_n => milisecond_tick_gen_count[7].PRESET
rst_n => milisecond_tick_gen_count[8].ACLR
rst_n => milisecond_tick_gen_count[9].PRESET
rst_n => milisecond_tick_gen_count[10].PRESET
rst_n => milisecond_tick_gen_count[11].ACLR
rst_n => milisecond_tick_gen_count[12].ACLR
rst_n => milisecond_tick_gen_count[13].ACLR
rst_n => milisecond_tick_gen_count[14].ACLR
rst_n => milisecond_tick_gen_count[15].PRESET
rst_n => milisecond_tick_gen_count[16].PRESET
rst_n => last_state~3.DATAIN
rst_n => state~6.DATAIN
rst_n => int_ctrl_current_stage~3.DATAIN
rst_n => int_ctrl_prev_stage~3.DATAIN
rst_n => ctrl_mmi.ctrl_current_active_block~3.DATAIN
rst_n => ctrl_mmi.ctrl_current_stage~3.DATAIN
rst_n => ctrl_mmi.master_state_r~3.DATAIN
rst_n => v_ctrl_mmi.ctrl_current_active_block~3.DATAIN
rst_n => v_ctrl_mmi.ctrl_current_stage~3.DATAIN
rst_n => v_ctrl_mmi.master_state_r~3.DATAIN
rst_n => curr_cmd~3.DATAIN
ctl_init_success <= ctl_init_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_fail <= ctl_init_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => process_8.IN0
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
iram_status.contested_access => ~NO_FANOUT~
iram_status.out_of_mem => ~NO_FANOUT~
iram_status.init_done => process_8.IN1
iram_status.err_code[0] => ~NO_FANOUT~
iram_status.err_code[1] => ~NO_FANOUT~
iram_status.err_code[2] => ~NO_FANOUT~
iram_status.err_code[3] => ~NO_FANOUT~
iram_status.err => ~NO_FANOUT~
iram_status.done => ~NO_FANOUT~
iram_status.rdata[0] => ~NO_FANOUT~
iram_status.rdata[1] => ~NO_FANOUT~
iram_status.rdata[2] => ~NO_FANOUT~
iram_status.rdata[3] => ~NO_FANOUT~
iram_status.rdata[4] => ~NO_FANOUT~
iram_status.rdata[5] => ~NO_FANOUT~
iram_status.rdata[6] => ~NO_FANOUT~
iram_status.rdata[7] => ~NO_FANOUT~
iram_status.rdata[8] => ~NO_FANOUT~
iram_status.rdata[9] => ~NO_FANOUT~
iram_status.rdata[10] => ~NO_FANOUT~
iram_status.rdata[11] => ~NO_FANOUT~
iram_status.rdata[12] => ~NO_FANOUT~
iram_status.rdata[13] => ~NO_FANOUT~
iram_status.rdata[14] => ~NO_FANOUT~
iram_status.rdata[15] => ~NO_FANOUT~
iram_status.rdata[16] => ~NO_FANOUT~
iram_status.rdata[17] => ~NO_FANOUT~
iram_status.rdata[18] => ~NO_FANOUT~
iram_status.rdata[19] => ~NO_FANOUT~
iram_status.rdata[20] => ~NO_FANOUT~
iram_status.rdata[21] => ~NO_FANOUT~
iram_status.rdata[22] => ~NO_FANOUT~
iram_status.rdata[23] => ~NO_FANOUT~
iram_status.rdata[24] => ~NO_FANOUT~
iram_status.rdata[25] => ~NO_FANOUT~
iram_status.rdata[26] => ~NO_FANOUT~
iram_status.rdata[27] => ~NO_FANOUT~
iram_status.rdata[28] => ~NO_FANOUT~
iram_status.rdata[29] => ~NO_FANOUT~
iram_status.rdata[30] => ~NO_FANOUT~
iram_status.rdata[31] => ~NO_FANOUT~
iram_push_done => v_ctrl_mmi.OUTPUTSELECT
iram_push_done => process_10.IN0
ctrl_op_rec.command_req <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.mtp_almt <= master_ctrl_op_rec.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.single_bit <= master_ctrl_op_rec.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.current_cs[0] <= cs_counter.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.current_cs[1] <= <GND>
ctrl_op_rec.command_op.current_cs[2] <= <GND>
ctrl_op_rec.command_op.current_cs[3] <= <GND>
ctrl_op_rec.command.cmd_tr_due <= ctrl_op_rec.command.cmd_tr_due.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_customer_mr_setup <= ctrl_op_rec.command.cmd_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_adv_wr_lat <= ctrl_op_rec.command.cmd_prep_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_adv_rd_lat <= ctrl_op_rec.command.cmd_prep_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_was <= ctrl_op_rec.command.cmd_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_poa <= ctrl_op_rec.command.cmd_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rdv <= ctrl_op_rec.command.cmd_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_seek <= ctrl_op_rec.command.cmd_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_sweep <= ctrl_op_rec.command.cmd_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_reset <= ctrl_op_rec.command.cmd_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_read_mtp <= ctrl_op_rec.command.cmd_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_mtp <= ctrl_op_rec.command.cmd_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_btp <= ctrl_op_rec.command.cmd_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_ihi <= ctrl_op_rec.command.cmd_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prog_cal_mr <= ctrl_op_rec.command.cmd_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_init_dram <= ctrl_op_rec.command.cmd_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_phy_initialise <= ctrl_op_rec.command.cmd_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_idle <= ctrl_op_rec.command.cmd_idle.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_err => Selector10.IN5
admin_ctrl.command_result[0] => Selector9.IN5
admin_ctrl.command_result[1] => Selector8.IN5
admin_ctrl.command_result[2] => Selector7.IN5
admin_ctrl.command_result[3] => Selector6.IN5
admin_ctrl.command_result[4] => Selector5.IN5
admin_ctrl.command_result[5] => Selector4.IN5
admin_ctrl.command_result[6] => Selector3.IN5
admin_ctrl.command_result[7] => Selector2.IN5
admin_ctrl.command_done => Selector1.IN5
admin_ctrl.command_ack => Selector0.IN5
dgrb_ctrl.command_err => Selector10.IN6
dgrb_ctrl.command_result[0] => Selector9.IN6
dgrb_ctrl.command_result[1] => Selector8.IN6
dgrb_ctrl.command_result[2] => Selector7.IN6
dgrb_ctrl.command_result[3] => Selector6.IN6
dgrb_ctrl.command_result[4] => Selector5.IN6
dgrb_ctrl.command_result[5] => Selector4.IN6
dgrb_ctrl.command_result[6] => Selector3.IN6
dgrb_ctrl.command_result[7] => Selector2.IN6
dgrb_ctrl.command_done => Selector1.IN6
dgrb_ctrl.command_ack => Selector0.IN6
dgwb_ctrl.command_err => Selector10.IN7
dgwb_ctrl.command_result[0] => Selector9.IN7
dgwb_ctrl.command_result[1] => Selector8.IN7
dgwb_ctrl.command_result[2] => Selector7.IN7
dgwb_ctrl.command_result[3] => Selector6.IN7
dgwb_ctrl.command_result[4] => Selector5.IN7
dgwb_ctrl.command_result[5] => Selector4.IN7
dgwb_ctrl.command_result[6] => Selector3.IN7
dgwb_ctrl.command_result[7] => Selector2.IN7
dgwb_ctrl.command_done => Selector1.IN7
dgwb_ctrl.command_ack => Selector0.IN7
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_period_ms[0] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[1] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[2] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[3] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[4] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[5] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[6] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[7] => tracking_ms_counter.DATAB
mmi_ctrl.calibration_start => process_8.IN1
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.hl_css.tracking_dis => Selector42.IN20
mmi_ctrl.hl_css.tracking_dis => process_10.IN1
mmi_ctrl.hl_css.prep_customer_mr_setup_dis => Selector42.IN19
mmi_ctrl.hl_css.adv_wr_lat_dis => Selector42.IN18
mmi_ctrl.hl_css.adv_rd_lat_dis => Selector42.IN17
mmi_ctrl.hl_css.was_dis => Selector42.IN16
mmi_ctrl.hl_css.poa_dis => Selector42.IN15
mmi_ctrl.hl_css.rdv_dis => Selector42.IN14
mmi_ctrl.hl_css.rrp_seek_dis => Selector42.IN13
mmi_ctrl.hl_css.rrp_sweep_dis => Selector42.IN12
mmi_ctrl.hl_css.rrp_reset_dis => Selector42.IN11
mmi_ctrl.hl_css.read_mtp_dis => Selector42.IN10
mmi_ctrl.hl_css.write_mtp_dis => Selector42.IN9
mmi_ctrl.hl_css.write_btp_dis => Selector42.IN8
mmi_ctrl.hl_css.cal_dis => Selector28.IN9
mmi_ctrl.hl_css.cal_dis => Selector42.IN7
mmi_ctrl.hl_css.cal_dis => Selector17.IN5
mmi_ctrl.hl_css.write_ihi_dis => process_10.IN1
mmi_ctrl.hl_css.write_ihi_dis => Selector42.IN6
mmi_ctrl.hl_css.write_ihi_dis => Selector43.IN6
mmi_ctrl.hl_css.write_ihi_dis => master_ctrl_op_rec.OUTPUTSELECT
mmi_ctrl.hl_css.write_ihi_dis => Selector47.IN1
mmi_ctrl.hl_css.init_dram_dis => Selector42.IN5
mmi_ctrl.hl_css.phy_initialise_dis => process_10.IN1
mmi_ctrl.hl_css.phy_initialise_dis => Selector42.IN4
ctrl_mmi.ctrl_err_code[0] <= ctrl_mmi.ctrl_err_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[1] <= ctrl_mmi.ctrl_err_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[2] <= ctrl_mmi.ctrl_err_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[3] <= ctrl_mmi.ctrl_err_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[4] <= ctrl_mmi.ctrl_err_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[5] <= ctrl_mmi.ctrl_err_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[6] <= ctrl_mmi.ctrl_err_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[7] <= ctrl_mmi.ctrl_err_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup <= ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup <= ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat <= ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat <= ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.was <= ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.poa <= ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rdv <= ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp <= ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram <= ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise <= ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.cal <= ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.iram <= ctrl_mmi.ctrl_current_active_block.iram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.setup <= ctrl_mmi.ctrl_current_active_block.setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.proc <= ctrl_mmi.ctrl_current_active_block.proc.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.dgrb <= ctrl_mmi.ctrl_current_active_block.dgrb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.dgwb <= ctrl_mmi.ctrl_current_active_block.dgwb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.admin <= ctrl_mmi.ctrl_current_active_block.admin.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.idle <= ctrl_mmi.ctrl_current_active_block.idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_tr_due <= ctrl_mmi.ctrl_current_stage.cmd_tr_due.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup <= ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat <= ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat <= ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_was <= ctrl_mmi.ctrl_current_stage.cmd_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_poa <= ctrl_mmi.ctrl_current_stage.cmd_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rdv <= ctrl_mmi.ctrl_current_stage.cmd_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_seek <= ctrl_mmi.ctrl_current_stage.cmd_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep <= ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_reset <= ctrl_mmi.ctrl_current_stage.cmd_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_read_mtp <= ctrl_mmi.ctrl_current_stage.cmd_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_mtp <= ctrl_mmi.ctrl_current_stage.cmd_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_btp <= ctrl_mmi.ctrl_current_stage.cmd_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_ihi <= ctrl_mmi.ctrl_current_stage.cmd_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr <= ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_init_dram <= ctrl_mmi.ctrl_current_stage.cmd_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_phy_initialise <= ctrl_mmi.ctrl_current_stage.cmd_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_idle <= ctrl_mmi.ctrl_current_stage.cmd_idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage_done <= ctrl_mmi.ctrl_current_stage_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_calibration_fail <= ctrl_mmi.ctrl_calibration_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_calibration_success <= ctrl_mmi.ctrl_calibration_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_non_operational <= ctrl_mmi.master_state_r.s_non_operational.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_operational <= ctrl_mmi.master_state_r.s_operational.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_tracking <= ctrl_mmi.master_state_r.s_tracking.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_prep_customer_mr_setup <= ctrl_mmi.master_state_r.s_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_tracking_setup <= ctrl_mmi.master_state_r.s_tracking_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_poa <= ctrl_mmi.master_state_r.s_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_adv_wr_lat <= ctrl_mmi.master_state_r.s_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_adv_rd_lat <= ctrl_mmi.master_state_r.s_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_was <= ctrl_mmi.master_state_r.s_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rdv <= ctrl_mmi.master_state_r.s_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_seek <= ctrl_mmi.master_state_r.s_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_sweep <= ctrl_mmi.master_state_r.s_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_reset <= ctrl_mmi.master_state_r.s_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_read_mtp <= ctrl_mmi.master_state_r.s_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_mtp <= ctrl_mmi.master_state_r.s_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_btp <= ctrl_mmi.master_state_r.s_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_cal <= ctrl_mmi.master_state_r.s_cal.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_ihi <= ctrl_mmi.master_state_r.s_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_prog_cal_mr <= ctrl_mmi.master_state_r.s_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_init_dram <= ctrl_mmi.master_state_r.s_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_phy_initialise <= ctrl_mmi.master_state_r.s_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_reset <= ctrl_mmi.master_state_r.s_reset.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_byte_lanes[0] => v_cs_enabled.IN0
ctl_cal_byte_lanes[1] => v_cs_enabled.IN1
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => Selector27.IN8
int_ac_nt[0] <= ac_nt[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.iram <= ctrl_iram_push.active_block.iram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.setup <= ctrl_iram_push.active_block.setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.proc <= ctrl_iram_push.active_block.proc.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.dgrb <= ctrl_iram_push.active_block.dgrb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.dgwb <= ctrl_iram_push.active_block.dgwb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.admin <= ctrl_iram_push.active_block.admin.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.idle <= ctrl_iram_push.active_block.idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.and_into_ram <= ctrl_iram_push.write_mode.and_into_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.or_into_ram <= ctrl_iram_push.write_mode.or_into_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.overwrite_ram <= ctrl_iram_push.write_mode.overwrite_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.packing_mode <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe
phy_clk_1x => phy_clk_1x.IN1
reset_phy_clk_1x_n => seq_rdata_valid[0]~reg0.ACLR
reset_phy_clk_1x_n => ctl_rdata_valid[0]~reg0.ACLR
reset_phy_clk_1x_n => seq_rdata_valid_lat_inc_1t.ACLR
reset_phy_clk_1x_n => seq_rdata_valid_lat_dec_1t.ACLR
reset_phy_clk_1x_n => wr_addr[0].PRESET
reset_phy_clk_1x_n => wr_addr[1].PRESET
reset_phy_clk_1x_n => wr_addr[2].PRESET
reset_phy_clk_1x_n => wr_addr[3].ACLR
reset_phy_clk_1x_n => wr_addr[4].PRESET
reset_phy_clk_1x_n => rd_addr[0].ACLR
reset_phy_clk_1x_n => rd_addr[1].ACLR
reset_phy_clk_1x_n => rd_addr[2].ACLR
reset_phy_clk_1x_n => rd_addr[3].ACLR
reset_phy_clk_1x_n => rd_addr[4].ACLR
seq_rdata_valid_lat_dec => always3.IN1
seq_rdata_valid_lat_dec => seq_rdata_valid_lat_dec_1t.DATAIN
seq_rdata_valid_lat_inc => always3.IN1
seq_rdata_valid_lat_inc => seq_rdata_valid_lat_inc_1t.DATAIN
seq_doing_rd[0] => merged_doing_rd[0].IN1
seq_doing_rd[1] => merged_doing_rd[1].IN1
ctl_doing_rd[0] => merged_doing_rd.IN0
ctl_doing_rd[1] => merged_doing_rd.IN0
ctl_cal_success => merged_doing_rd.IN1
ctl_cal_success => merged_doing_rd.IN1
ctl_cal_success => ctl_rdata_valid.IN1
ctl_rdata_valid[0] <= ctl_rdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid[0] <= seq_rdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
wren_a => altsyncram_2ni1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ni1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ni1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ni1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ni1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ni1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ni1:auto_generated.address_a[4]
address_b[0] => altsyncram_2ni1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ni1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ni1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ni1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ni1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ni1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_2ni1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_2ni1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => pll_reconfig_reset_n.IN1
global_reset_n => global_or_soft_reset_n.IN0
global_reset_n => pll_reset.IN1
soft_reset_n => global_or_soft_reset_n.IN1
seq_rdp_reset_req_n => comb.IN0
seq_rdp_reset_req_n => comb.IN0
ac_clk_2x <= ac_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
measure_clk_2x <= measure_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
mem_clk_2x <= mem_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
mem_clk[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p.padio
mem_clk_n[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n.padio
phy_clk_1x <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
resync_clk_2x <= resync_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
cs_n_clk_2x <= cs_n_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
write_clk_2x <= write_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
half_rate_clk <= nios_ddr_sdram_phy_alt_mem_phy_pll:pll.c0
reset_ac_clk_2x_n <= nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x.reset_out
reset_measure_clk_2x_n <= nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe.reset_out
reset_mem_clk_2x_n <= nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe.reset_out
reset_phy_clk_1x_n <= reset_phy_clk_1x_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_resync_clk_2x_n <= nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe.reset_out
reset_write_clk_2x_n <= nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe.reset_out
reset_cs_n_clk_2x_n <= nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x.reset_out
reset_rdp_phy_clk_1x_n <= nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe.reset_out
mem_reset_n <= nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe.reset_out
reset_request_n <= nios_ddr_sdram_phy_alt_mem_phy_pll:pll.locked
phs_shft_busy <= phs_shft_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_inc_dec_n => seq_pll_inc_dec_ccd.DATAIN
seq_pll_select[0] => seq_pll_select_ccd[0].DATAIN
seq_pll_select[1] => seq_pll_select_ccd[1].DATAIN
seq_pll_select[2] => seq_pll_select_ccd[2].DATAIN
seq_pll_start_reconfig => always3.IN1
seq_pll_start_reconfig => seq_pll_start_reconfig_ccd_pipe[0].DATAIN
mimic_data_2x <= altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p.dataout_h
seq_clk_disable => comb.IN0
seq_clk_disable => comb.IN0
ctrl_clk_disable[0] => comb.IN1
ctrl_clk_disable[0] => comb.IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll
areset => areset.IN1
inclk0 => sub_wire9[0].IN1
phasecounterselect[0] => phasecounterselect[0].IN1
phasecounterselect[1] => phasecounterselect[1].IN1
phasecounterselect[2] => phasecounterselect[2].IN1
phasestep => phasestep.IN1
phaseupdown => phaseupdown.IN1
scanclk => scanclk.IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked
phasedone <= altpll:altpll_component.phasedone


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component
inclk[0] => altpll_65k3:auto_generated.inclk[0]
inclk[1] => altpll_65k3:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_65k3:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => altpll_65k3:auto_generated.scanclk
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => altpll_65k3:auto_generated.phasecounterselect[0]
phasecounterselect[1] => altpll_65k3:auto_generated.phasecounterselect[1]
phasecounterselect[2] => altpll_65k3:auto_generated.phasecounterselect[2]
phaseupdown => altpll_65k3:auto_generated.phaseupdown
phasestep => altpll_65k3:auto_generated.phasestep
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_65k3:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= altpll_65k3:auto_generated.phasedone
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated
areset => internal_phasestep.IN0
areset => phasedone_state.IN0
areset => pll_lock_sync.IN0
areset => _.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => remap_decoy_le3a[0].DATAIN
phasecounterselect[1] => remap_decoy_le3a[1].DATAIN
phasecounterselect[2] => remap_decoy_le3a[2].DATAIN
phasedone <= phasedone.DB_MAX_OUTPUT_PORT_TYPE
phasestep => pll1.IN0
phaseupdown => pll1.PHASEUPDOWN
scanclk => cntr_p0e:phasestep_counter.clock
scanclk => cntr_vee:pll_internal_phasestep.clock
scanclk => pll1.SCANCLK
scanclk => internal_phasestep.CLK
scanclk => phasedone_state.CLK
scanclk => pll_internal_phasestep_reg.CLK


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2
combout <= le_comb8.COMBOUT
dataa => le_comb8.DATAA
datab => le_comb8.DATAB
datac => le_comb8.DATAC
datad => ~NO_FANOUT~


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4
combout <= le_comb9.COMBOUT
dataa => le_comb9.DATAA
datab => le_comb9.DATAB
datac => le_comb9.DATAC
datad => ~NO_FANOUT~


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5
combout <= le_comb10.COMBOUT
dataa => le_comb10.DATAA
datab => le_comb10.DATAB
datac => le_comb10.DATAC
datad => ~NO_FANOUT~


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|cntr_p0e:phasestep_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[1].IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|cntr_p0e:phasestep_counter|cmpr_ffc:cmpr12
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|cntr_vee:pll_internal_phasestep
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[2].IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|cntr_vee:pll_internal_phasestep|cmpr_gfc:cmpr14
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
datain_h[0] => ddio_bidir_e4h:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_e4h:auto_generated.datain_l[0]
inclock => ddio_bidir_e4h:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_e4h:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_bidir_e4h:auto_generated.aclr
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= ddio_bidir_e4h:auto_generated.dataout_h[0]
dataout_l[0] <= <GND>
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_e4h:auto_generated.padio[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
datain_h[0] => ddio_bidir_idf:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_idf:auto_generated.datain_l[0]
inclock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_idf:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_bidir_idf:auto_generated.aclr
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= <GND>
dataout_l[0] <= <GND>
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_idf:auto_generated.padio[0]
oe_out[0] <= <GND>


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_mimic:mmc
measure_clk => shift_reg_s_clr.CLK
measure_clk => shift_reg_enable.CLK
measure_clk => shift_reg_counter[0].CLK
measure_clk => shift_reg_counter[1].CLK
measure_clk => shift_reg_counter[2].CLK
measure_clk => shift_reg_counter[3].CLK
measure_clk => mimic_value_captured.CLK
measure_clk => mimic_done_out.CLK
measure_clk => mimic_data_in_metastable[0].CLK
measure_clk => mimic_data_in_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[0].CLK
measure_clk => seq_mmc_start_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[2].CLK
measure_clk => shift_reg_data_out[0].CLK
measure_clk => shift_reg_data_out[1].CLK
measure_clk => shift_reg_data_out[2].CLK
measure_clk => shift_reg_data_out[3].CLK
measure_clk => shift_reg_data_out[4].CLK
measure_clk => shift_reg_data_out[5].CLK
measure_clk => mimic_state~6.DATAIN
mimic_data_in => mimic_data_in_metastable[0].DATAIN
reset_measure_clk_n => shift_reg_data_out[0].ACLR
reset_measure_clk_n => shift_reg_data_out[1].ACLR
reset_measure_clk_n => shift_reg_data_out[2].ACLR
reset_measure_clk_n => shift_reg_data_out[3].ACLR
reset_measure_clk_n => shift_reg_data_out[4].ACLR
reset_measure_clk_n => shift_reg_data_out[5].ACLR
reset_measure_clk_n => shift_reg_s_clr.ACLR
reset_measure_clk_n => shift_reg_enable.ACLR
reset_measure_clk_n => shift_reg_counter[0].ACLR
reset_measure_clk_n => shift_reg_counter[1].ACLR
reset_measure_clk_n => shift_reg_counter[2].ACLR
reset_measure_clk_n => shift_reg_counter[3].ACLR
reset_measure_clk_n => mimic_value_captured.ACLR
reset_measure_clk_n => mimic_done_out.ACLR
reset_measure_clk_n => seq_mmc_start_metastable[0].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[1].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[2].ACLR
reset_measure_clk_n => mimic_data_in_metastable[0].ACLR
reset_measure_clk_n => mimic_data_in_metastable[1].ACLR
reset_measure_clk_n => mimic_state~8.DATAIN
seq_mmc_start => seq_mmc_start_metastable[0].DATAIN
mmc_seq_done <= mimic_done_out.DB_MAX_OUTPUT_PORT_TYPE
mmc_seq_value <= mimic_value_captured.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_jtag_uart:jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_aq21:auto_generated.data[0]
data[1] => scfifo_aq21:auto_generated.data[1]
data[2] => scfifo_aq21:auto_generated.data[2]
data[3] => scfifo_aq21:auto_generated.data[3]
data[4] => scfifo_aq21:auto_generated.data[4]
data[5] => scfifo_aq21:auto_generated.data[5]
data[6] => scfifo_aq21:auto_generated.data[6]
data[7] => scfifo_aq21:auto_generated.data[7]
q[0] <= scfifo_aq21:auto_generated.q[0]
q[1] <= scfifo_aq21:auto_generated.q[1]
q[2] <= scfifo_aq21:auto_generated.q[2]
q[3] <= scfifo_aq21:auto_generated.q[3]
q[4] <= scfifo_aq21:auto_generated.q[4]
q[5] <= scfifo_aq21:auto_generated.q[5]
q[6] <= scfifo_aq21:auto_generated.q[6]
q[7] <= scfifo_aq21:auto_generated.q[7]
wrreq => scfifo_aq21:auto_generated.wrreq
rdreq => scfifo_aq21:auto_generated.rdreq
clock => scfifo_aq21:auto_generated.clock
aclr => scfifo_aq21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_aq21:auto_generated.empty
full <= scfifo_aq21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_aq21:auto_generated.usedw[0]
usedw[1] <= scfifo_aq21:auto_generated.usedw[1]
usedw[2] <= scfifo_aq21:auto_generated.usedw[2]
usedw[3] <= scfifo_aq21:auto_generated.usedw[3]
usedw[4] <= scfifo_aq21:auto_generated.usedw[4]
usedw[5] <= scfifo_aq21:auto_generated.usedw[5]


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated
aclr => a_dpfifo_h031:dpfifo.aclr
clock => a_dpfifo_h031:dpfifo.clock
data[0] => a_dpfifo_h031:dpfifo.data[0]
data[1] => a_dpfifo_h031:dpfifo.data[1]
data[2] => a_dpfifo_h031:dpfifo.data[2]
data[3] => a_dpfifo_h031:dpfifo.data[3]
data[4] => a_dpfifo_h031:dpfifo.data[4]
data[5] => a_dpfifo_h031:dpfifo.data[5]
data[6] => a_dpfifo_h031:dpfifo.data[6]
data[7] => a_dpfifo_h031:dpfifo.data[7]
empty <= a_dpfifo_h031:dpfifo.empty
full <= a_dpfifo_h031:dpfifo.full
q[0] <= a_dpfifo_h031:dpfifo.q[0]
q[1] <= a_dpfifo_h031:dpfifo.q[1]
q[2] <= a_dpfifo_h031:dpfifo.q[2]
q[3] <= a_dpfifo_h031:dpfifo.q[3]
q[4] <= a_dpfifo_h031:dpfifo.q[4]
q[5] <= a_dpfifo_h031:dpfifo.q[5]
q[6] <= a_dpfifo_h031:dpfifo.q[6]
q[7] <= a_dpfifo_h031:dpfifo.q[7]
rdreq => a_dpfifo_h031:dpfifo.rreq
usedw[0] <= a_dpfifo_h031:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_h031:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_h031:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_h031:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_h031:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_h031:dpfifo.usedw[5]
wrreq => a_dpfifo_h031:dpfifo.wreq


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_omb:rd_ptr_count.aclr
aclr => cntr_omb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ek21:FIFOram.inclock
clock => dpram_ek21:FIFOram.outclock
clock => cntr_omb:rd_ptr_count.clock
clock => cntr_omb:wr_ptr.clock
data[0] => dpram_ek21:FIFOram.data[0]
data[1] => dpram_ek21:FIFOram.data[1]
data[2] => dpram_ek21:FIFOram.data[2]
data[3] => dpram_ek21:FIFOram.data[3]
data[4] => dpram_ek21:FIFOram.data[4]
data[5] => dpram_ek21:FIFOram.data[5]
data[6] => dpram_ek21:FIFOram.data[6]
data[7] => dpram_ek21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_ek21:FIFOram.q[0]
q[1] <= dpram_ek21:FIFOram.q[1]
q[2] <= dpram_ek21:FIFOram.q[2]
q[3] <= dpram_ek21:FIFOram.q[3]
q[4] <= dpram_ek21:FIFOram.q[4]
q[5] <= dpram_ek21:FIFOram.q[5]
q[6] <= dpram_ek21:FIFOram.q[6]
q[7] <= dpram_ek21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_omb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_omb:rd_ptr_count.sclr
sclr => cntr_omb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ek21:FIFOram.wren
wreq => cntr_omb:wr_ptr.cnt_en


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_4n7:count_usedw.aclr
clock => cntr_4n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_4n7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_4n7:count_usedw.updown


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
data[0] => altsyncram_i0m1:altsyncram1.data_a[0]
data[1] => altsyncram_i0m1:altsyncram1.data_a[1]
data[2] => altsyncram_i0m1:altsyncram1.data_a[2]
data[3] => altsyncram_i0m1:altsyncram1.data_a[3]
data[4] => altsyncram_i0m1:altsyncram1.data_a[4]
data[5] => altsyncram_i0m1:altsyncram1.data_a[5]
data[6] => altsyncram_i0m1:altsyncram1.data_a[6]
data[7] => altsyncram_i0m1:altsyncram1.data_a[7]
inclock => altsyncram_i0m1:altsyncram1.clock0
outclock => altsyncram_i0m1:altsyncram1.clock1
outclocken => altsyncram_i0m1:altsyncram1.clocken1
q[0] <= altsyncram_i0m1:altsyncram1.q_b[0]
q[1] <= altsyncram_i0m1:altsyncram1.q_b[1]
q[2] <= altsyncram_i0m1:altsyncram1.q_b[2]
q[3] <= altsyncram_i0m1:altsyncram1.q_b[3]
q[4] <= altsyncram_i0m1:altsyncram1.q_b[4]
q[5] <= altsyncram_i0m1:altsyncram1.q_b[5]
q[6] <= altsyncram_i0m1:altsyncram1.q_b[6]
q[7] <= altsyncram_i0m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i0m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i0m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i0m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i0m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i0m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i0m1:altsyncram1.address_a[5]
wren => altsyncram_i0m1:altsyncram1.wren_a


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_aq21:auto_generated.data[0]
data[1] => scfifo_aq21:auto_generated.data[1]
data[2] => scfifo_aq21:auto_generated.data[2]
data[3] => scfifo_aq21:auto_generated.data[3]
data[4] => scfifo_aq21:auto_generated.data[4]
data[5] => scfifo_aq21:auto_generated.data[5]
data[6] => scfifo_aq21:auto_generated.data[6]
data[7] => scfifo_aq21:auto_generated.data[7]
q[0] <= scfifo_aq21:auto_generated.q[0]
q[1] <= scfifo_aq21:auto_generated.q[1]
q[2] <= scfifo_aq21:auto_generated.q[2]
q[3] <= scfifo_aq21:auto_generated.q[3]
q[4] <= scfifo_aq21:auto_generated.q[4]
q[5] <= scfifo_aq21:auto_generated.q[5]
q[6] <= scfifo_aq21:auto_generated.q[6]
q[7] <= scfifo_aq21:auto_generated.q[7]
wrreq => scfifo_aq21:auto_generated.wrreq
rdreq => scfifo_aq21:auto_generated.rdreq
clock => scfifo_aq21:auto_generated.clock
aclr => scfifo_aq21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_aq21:auto_generated.empty
full <= scfifo_aq21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_aq21:auto_generated.usedw[0]
usedw[1] <= scfifo_aq21:auto_generated.usedw[1]
usedw[2] <= scfifo_aq21:auto_generated.usedw[2]
usedw[3] <= scfifo_aq21:auto_generated.usedw[3]
usedw[4] <= scfifo_aq21:auto_generated.usedw[4]
usedw[5] <= scfifo_aq21:auto_generated.usedw[5]


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated
aclr => a_dpfifo_h031:dpfifo.aclr
clock => a_dpfifo_h031:dpfifo.clock
data[0] => a_dpfifo_h031:dpfifo.data[0]
data[1] => a_dpfifo_h031:dpfifo.data[1]
data[2] => a_dpfifo_h031:dpfifo.data[2]
data[3] => a_dpfifo_h031:dpfifo.data[3]
data[4] => a_dpfifo_h031:dpfifo.data[4]
data[5] => a_dpfifo_h031:dpfifo.data[5]
data[6] => a_dpfifo_h031:dpfifo.data[6]
data[7] => a_dpfifo_h031:dpfifo.data[7]
empty <= a_dpfifo_h031:dpfifo.empty
full <= a_dpfifo_h031:dpfifo.full
q[0] <= a_dpfifo_h031:dpfifo.q[0]
q[1] <= a_dpfifo_h031:dpfifo.q[1]
q[2] <= a_dpfifo_h031:dpfifo.q[2]
q[3] <= a_dpfifo_h031:dpfifo.q[3]
q[4] <= a_dpfifo_h031:dpfifo.q[4]
q[5] <= a_dpfifo_h031:dpfifo.q[5]
q[6] <= a_dpfifo_h031:dpfifo.q[6]
q[7] <= a_dpfifo_h031:dpfifo.q[7]
rdreq => a_dpfifo_h031:dpfifo.rreq
usedw[0] <= a_dpfifo_h031:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_h031:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_h031:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_h031:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_h031:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_h031:dpfifo.usedw[5]
wrreq => a_dpfifo_h031:dpfifo.wreq


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_omb:rd_ptr_count.aclr
aclr => cntr_omb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ek21:FIFOram.inclock
clock => dpram_ek21:FIFOram.outclock
clock => cntr_omb:rd_ptr_count.clock
clock => cntr_omb:wr_ptr.clock
data[0] => dpram_ek21:FIFOram.data[0]
data[1] => dpram_ek21:FIFOram.data[1]
data[2] => dpram_ek21:FIFOram.data[2]
data[3] => dpram_ek21:FIFOram.data[3]
data[4] => dpram_ek21:FIFOram.data[4]
data[5] => dpram_ek21:FIFOram.data[5]
data[6] => dpram_ek21:FIFOram.data[6]
data[7] => dpram_ek21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_ek21:FIFOram.q[0]
q[1] <= dpram_ek21:FIFOram.q[1]
q[2] <= dpram_ek21:FIFOram.q[2]
q[3] <= dpram_ek21:FIFOram.q[3]
q[4] <= dpram_ek21:FIFOram.q[4]
q[5] <= dpram_ek21:FIFOram.q[5]
q[6] <= dpram_ek21:FIFOram.q[6]
q[7] <= dpram_ek21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_omb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_omb:rd_ptr_count.sclr
sclr => cntr_omb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ek21:FIFOram.wren
wreq => cntr_omb:wr_ptr.cnt_en


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_4n7:count_usedw.aclr
clock => cntr_4n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_4n7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_4n7:count_usedw.updown


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
data[0] => altsyncram_i0m1:altsyncram1.data_a[0]
data[1] => altsyncram_i0m1:altsyncram1.data_a[1]
data[2] => altsyncram_i0m1:altsyncram1.data_a[2]
data[3] => altsyncram_i0m1:altsyncram1.data_a[3]
data[4] => altsyncram_i0m1:altsyncram1.data_a[4]
data[5] => altsyncram_i0m1:altsyncram1.data_a[5]
data[6] => altsyncram_i0m1:altsyncram1.data_a[6]
data[7] => altsyncram_i0m1:altsyncram1.data_a[7]
inclock => altsyncram_i0m1:altsyncram1.clock0
outclock => altsyncram_i0m1:altsyncram1.clock1
outclocken => altsyncram_i0m1:altsyncram1.clocken1
q[0] <= altsyncram_i0m1:altsyncram1.q_b[0]
q[1] <= altsyncram_i0m1:altsyncram1.q_b[1]
q[2] <= altsyncram_i0m1:altsyncram1.q_b[2]
q[3] <= altsyncram_i0m1:altsyncram1.q_b[3]
q[4] <= altsyncram_i0m1:altsyncram1.q_b[4]
q[5] <= altsyncram_i0m1:altsyncram1.q_b[5]
q[6] <= altsyncram_i0m1:altsyncram1.q_b[6]
q[7] <= altsyncram_i0m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i0m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i0m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i0m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i0m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i0m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i0m1:altsyncram1.address_a[5]
wren => altsyncram_i0m1:altsyncram1.wren_a


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|nios|nios_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_jtag_uart_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => write.CLK
raw_tck => read.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => tck_t_dav.CLK
raw_tck => jupdate.CLK
raw_tck => tdo~reg0.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => tdo~reg0.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => write.ACLR
clr => read.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
clr => tck_t_dav.ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => read.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_key:key
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in.CLK
clk => d1_data_in.CLK
clk => edge_capture.CLK
clk => irq_mask.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port => read_mux_out.IN1
in_port => d1_data_in.DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => d2_data_in.ACLR
reset_n => d1_data_in.ACLR
reset_n => irq_mask.ACLR
reset_n => edge_capture.ACLR
write_n => always1.IN1
writedata[0] => irq_mask.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_led:led
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0
ddr_sdram_sysclk_clk => ddr_sdram_sysclk_clk.IN46
cpu_reset_n_reset_bridge_in_reset_reset => cpu_reset_n_reset_bridge_in_reset_reset.IN40
ddr_sdram_s1_translator_reset_reset_bridge_in_reset_reset => ddr_sdram_s1_translator_reset_reset_bridge_in_reset_reset.IN6
cpu_data_master_address[0] => cpu_data_master_address[0].IN1
cpu_data_master_address[1] => cpu_data_master_address[1].IN1
cpu_data_master_address[2] => cpu_data_master_address[2].IN1
cpu_data_master_address[3] => cpu_data_master_address[3].IN1
cpu_data_master_address[4] => cpu_data_master_address[4].IN1
cpu_data_master_address[5] => cpu_data_master_address[5].IN1
cpu_data_master_address[6] => cpu_data_master_address[6].IN1
cpu_data_master_address[7] => cpu_data_master_address[7].IN1
cpu_data_master_address[8] => cpu_data_master_address[8].IN1
cpu_data_master_address[9] => cpu_data_master_address[9].IN1
cpu_data_master_address[10] => cpu_data_master_address[10].IN1
cpu_data_master_address[11] => cpu_data_master_address[11].IN1
cpu_data_master_address[12] => cpu_data_master_address[12].IN1
cpu_data_master_address[13] => cpu_data_master_address[13].IN1
cpu_data_master_address[14] => cpu_data_master_address[14].IN1
cpu_data_master_address[15] => cpu_data_master_address[15].IN1
cpu_data_master_address[16] => cpu_data_master_address[16].IN1
cpu_data_master_address[17] => cpu_data_master_address[17].IN1
cpu_data_master_address[18] => cpu_data_master_address[18].IN1
cpu_data_master_address[19] => cpu_data_master_address[19].IN1
cpu_data_master_address[20] => cpu_data_master_address[20].IN1
cpu_data_master_address[21] => cpu_data_master_address[21].IN1
cpu_data_master_address[22] => cpu_data_master_address[22].IN1
cpu_data_master_address[23] => cpu_data_master_address[23].IN1
cpu_data_master_address[24] => cpu_data_master_address[24].IN1
cpu_data_master_address[25] => cpu_data_master_address[25].IN1
cpu_data_master_address[26] => cpu_data_master_address[26].IN1
cpu_data_master_waitrequest <= altera_merlin_master_translator:cpu_data_master_translator.av_waitrequest
cpu_data_master_byteenable[0] => cpu_data_master_byteenable[0].IN1
cpu_data_master_byteenable[1] => cpu_data_master_byteenable[1].IN1
cpu_data_master_byteenable[2] => cpu_data_master_byteenable[2].IN1
cpu_data_master_byteenable[3] => cpu_data_master_byteenable[3].IN1
cpu_data_master_read => cpu_data_master_read.IN1
cpu_data_master_readdata[0] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[1] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[2] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[3] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[4] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[5] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[6] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[7] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[8] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[9] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[10] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[11] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[12] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[13] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[14] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[15] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[16] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[17] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[18] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[19] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[20] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[21] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[22] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[23] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[24] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[25] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[26] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[27] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[28] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[29] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[30] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_readdata[31] <= altera_merlin_master_translator:cpu_data_master_translator.av_readdata
cpu_data_master_write => cpu_data_master_write.IN1
cpu_data_master_writedata[0] => cpu_data_master_writedata[0].IN1
cpu_data_master_writedata[1] => cpu_data_master_writedata[1].IN1
cpu_data_master_writedata[2] => cpu_data_master_writedata[2].IN1
cpu_data_master_writedata[3] => cpu_data_master_writedata[3].IN1
cpu_data_master_writedata[4] => cpu_data_master_writedata[4].IN1
cpu_data_master_writedata[5] => cpu_data_master_writedata[5].IN1
cpu_data_master_writedata[6] => cpu_data_master_writedata[6].IN1
cpu_data_master_writedata[7] => cpu_data_master_writedata[7].IN1
cpu_data_master_writedata[8] => cpu_data_master_writedata[8].IN1
cpu_data_master_writedata[9] => cpu_data_master_writedata[9].IN1
cpu_data_master_writedata[10] => cpu_data_master_writedata[10].IN1
cpu_data_master_writedata[11] => cpu_data_master_writedata[11].IN1
cpu_data_master_writedata[12] => cpu_data_master_writedata[12].IN1
cpu_data_master_writedata[13] => cpu_data_master_writedata[13].IN1
cpu_data_master_writedata[14] => cpu_data_master_writedata[14].IN1
cpu_data_master_writedata[15] => cpu_data_master_writedata[15].IN1
cpu_data_master_writedata[16] => cpu_data_master_writedata[16].IN1
cpu_data_master_writedata[17] => cpu_data_master_writedata[17].IN1
cpu_data_master_writedata[18] => cpu_data_master_writedata[18].IN1
cpu_data_master_writedata[19] => cpu_data_master_writedata[19].IN1
cpu_data_master_writedata[20] => cpu_data_master_writedata[20].IN1
cpu_data_master_writedata[21] => cpu_data_master_writedata[21].IN1
cpu_data_master_writedata[22] => cpu_data_master_writedata[22].IN1
cpu_data_master_writedata[23] => cpu_data_master_writedata[23].IN1
cpu_data_master_writedata[24] => cpu_data_master_writedata[24].IN1
cpu_data_master_writedata[25] => cpu_data_master_writedata[25].IN1
cpu_data_master_writedata[26] => cpu_data_master_writedata[26].IN1
cpu_data_master_writedata[27] => cpu_data_master_writedata[27].IN1
cpu_data_master_writedata[28] => cpu_data_master_writedata[28].IN1
cpu_data_master_writedata[29] => cpu_data_master_writedata[29].IN1
cpu_data_master_writedata[30] => cpu_data_master_writedata[30].IN1
cpu_data_master_writedata[31] => cpu_data_master_writedata[31].IN1
cpu_data_master_debugaccess => cpu_data_master_debugaccess.IN1
cpu_instruction_master_address[0] => cpu_instruction_master_address[0].IN1
cpu_instruction_master_address[1] => cpu_instruction_master_address[1].IN1
cpu_instruction_master_address[2] => cpu_instruction_master_address[2].IN1
cpu_instruction_master_address[3] => cpu_instruction_master_address[3].IN1
cpu_instruction_master_address[4] => cpu_instruction_master_address[4].IN1
cpu_instruction_master_address[5] => cpu_instruction_master_address[5].IN1
cpu_instruction_master_address[6] => cpu_instruction_master_address[6].IN1
cpu_instruction_master_address[7] => cpu_instruction_master_address[7].IN1
cpu_instruction_master_address[8] => cpu_instruction_master_address[8].IN1
cpu_instruction_master_address[9] => cpu_instruction_master_address[9].IN1
cpu_instruction_master_address[10] => cpu_instruction_master_address[10].IN1
cpu_instruction_master_address[11] => cpu_instruction_master_address[11].IN1
cpu_instruction_master_address[12] => cpu_instruction_master_address[12].IN1
cpu_instruction_master_address[13] => cpu_instruction_master_address[13].IN1
cpu_instruction_master_address[14] => cpu_instruction_master_address[14].IN1
cpu_instruction_master_address[15] => cpu_instruction_master_address[15].IN1
cpu_instruction_master_address[16] => cpu_instruction_master_address[16].IN1
cpu_instruction_master_address[17] => cpu_instruction_master_address[17].IN1
cpu_instruction_master_address[18] => cpu_instruction_master_address[18].IN1
cpu_instruction_master_address[19] => cpu_instruction_master_address[19].IN1
cpu_instruction_master_address[20] => cpu_instruction_master_address[20].IN1
cpu_instruction_master_address[21] => cpu_instruction_master_address[21].IN1
cpu_instruction_master_address[22] => cpu_instruction_master_address[22].IN1
cpu_instruction_master_address[23] => cpu_instruction_master_address[23].IN1
cpu_instruction_master_address[24] => cpu_instruction_master_address[24].IN1
cpu_instruction_master_address[25] => cpu_instruction_master_address[25].IN1
cpu_instruction_master_address[26] => cpu_instruction_master_address[26].IN1
cpu_instruction_master_waitrequest <= altera_merlin_master_translator:cpu_instruction_master_translator.av_waitrequest
cpu_instruction_master_read => cpu_instruction_master_read.IN1
cpu_instruction_master_readdata[0] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[1] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[2] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[3] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[4] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[5] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[6] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[7] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[8] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[9] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[10] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[11] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[12] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[13] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[14] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[15] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[16] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[17] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[18] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[19] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[20] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[21] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[22] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[23] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[24] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[25] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[26] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[27] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[28] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[29] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[30] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_instruction_master_readdata[31] <= altera_merlin_master_translator:cpu_instruction_master_translator.av_readdata
cpu_jtag_debug_module_address[0] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_address
cpu_jtag_debug_module_address[1] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_address
cpu_jtag_debug_module_address[2] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_address
cpu_jtag_debug_module_address[3] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_address
cpu_jtag_debug_module_address[4] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_address
cpu_jtag_debug_module_address[5] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_address
cpu_jtag_debug_module_address[6] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_address
cpu_jtag_debug_module_address[7] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_address
cpu_jtag_debug_module_address[8] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_address
cpu_jtag_debug_module_write <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_write
cpu_jtag_debug_module_read <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_read
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata[0].IN1
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata[1].IN1
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata[2].IN1
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata[3].IN1
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata[4].IN1
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata[5].IN1
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata[6].IN1
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata[7].IN1
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata[8].IN1
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata[9].IN1
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata[10].IN1
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata[11].IN1
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata[12].IN1
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata[13].IN1
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata[14].IN1
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata[15].IN1
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata[16].IN1
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata[17].IN1
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata[18].IN1
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata[19].IN1
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata[20].IN1
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata[21].IN1
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata[22].IN1
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata[23].IN1
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata[24].IN1
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata[25].IN1
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata[26].IN1
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata[27].IN1
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata[28].IN1
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata[29].IN1
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata[30].IN1
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata[31].IN1
cpu_jtag_debug_module_writedata[0] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[1] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[2] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[3] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[4] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[5] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[6] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[7] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[8] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[9] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[10] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[11] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[12] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[13] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[14] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[15] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[16] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[17] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[18] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[19] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[20] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[21] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[22] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[23] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[24] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[25] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[26] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[27] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[28] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[29] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[30] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_writedata[31] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_writedata
cpu_jtag_debug_module_byteenable[0] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_byteenable
cpu_jtag_debug_module_byteenable[1] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_byteenable
cpu_jtag_debug_module_byteenable[2] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_byteenable
cpu_jtag_debug_module_byteenable[3] <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_byteenable
cpu_jtag_debug_module_waitrequest => cpu_jtag_debug_module_waitrequest.IN1
cpu_jtag_debug_module_debugaccess <= altera_merlin_slave_translator:cpu_jtag_debug_module_translator.av_debugaccess
ddr_sdram_s1_address[0] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[1] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[2] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[3] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[4] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[5] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[6] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[7] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[8] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[9] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[10] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[11] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[12] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[13] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[14] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[15] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[16] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[17] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[18] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[19] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[20] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[21] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_address[22] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_address
ddr_sdram_s1_write <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_write
ddr_sdram_s1_read <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_read
ddr_sdram_s1_readdata[0] => ddr_sdram_s1_readdata[0].IN1
ddr_sdram_s1_readdata[1] => ddr_sdram_s1_readdata[1].IN1
ddr_sdram_s1_readdata[2] => ddr_sdram_s1_readdata[2].IN1
ddr_sdram_s1_readdata[3] => ddr_sdram_s1_readdata[3].IN1
ddr_sdram_s1_readdata[4] => ddr_sdram_s1_readdata[4].IN1
ddr_sdram_s1_readdata[5] => ddr_sdram_s1_readdata[5].IN1
ddr_sdram_s1_readdata[6] => ddr_sdram_s1_readdata[6].IN1
ddr_sdram_s1_readdata[7] => ddr_sdram_s1_readdata[7].IN1
ddr_sdram_s1_readdata[8] => ddr_sdram_s1_readdata[8].IN1
ddr_sdram_s1_readdata[9] => ddr_sdram_s1_readdata[9].IN1
ddr_sdram_s1_readdata[10] => ddr_sdram_s1_readdata[10].IN1
ddr_sdram_s1_readdata[11] => ddr_sdram_s1_readdata[11].IN1
ddr_sdram_s1_readdata[12] => ddr_sdram_s1_readdata[12].IN1
ddr_sdram_s1_readdata[13] => ddr_sdram_s1_readdata[13].IN1
ddr_sdram_s1_readdata[14] => ddr_sdram_s1_readdata[14].IN1
ddr_sdram_s1_readdata[15] => ddr_sdram_s1_readdata[15].IN1
ddr_sdram_s1_readdata[16] => ddr_sdram_s1_readdata[16].IN1
ddr_sdram_s1_readdata[17] => ddr_sdram_s1_readdata[17].IN1
ddr_sdram_s1_readdata[18] => ddr_sdram_s1_readdata[18].IN1
ddr_sdram_s1_readdata[19] => ddr_sdram_s1_readdata[19].IN1
ddr_sdram_s1_readdata[20] => ddr_sdram_s1_readdata[20].IN1
ddr_sdram_s1_readdata[21] => ddr_sdram_s1_readdata[21].IN1
ddr_sdram_s1_readdata[22] => ddr_sdram_s1_readdata[22].IN1
ddr_sdram_s1_readdata[23] => ddr_sdram_s1_readdata[23].IN1
ddr_sdram_s1_readdata[24] => ddr_sdram_s1_readdata[24].IN1
ddr_sdram_s1_readdata[25] => ddr_sdram_s1_readdata[25].IN1
ddr_sdram_s1_readdata[26] => ddr_sdram_s1_readdata[26].IN1
ddr_sdram_s1_readdata[27] => ddr_sdram_s1_readdata[27].IN1
ddr_sdram_s1_readdata[28] => ddr_sdram_s1_readdata[28].IN1
ddr_sdram_s1_readdata[29] => ddr_sdram_s1_readdata[29].IN1
ddr_sdram_s1_readdata[30] => ddr_sdram_s1_readdata[30].IN1
ddr_sdram_s1_readdata[31] => ddr_sdram_s1_readdata[31].IN1
ddr_sdram_s1_writedata[0] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[1] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[2] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[3] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[4] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[5] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[6] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[7] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[8] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[9] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[10] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[11] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[12] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[13] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[14] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[15] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[16] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[17] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[18] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[19] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[20] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[21] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[22] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[23] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[24] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[25] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[26] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[27] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[28] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[29] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[30] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_writedata[31] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_writedata
ddr_sdram_s1_beginbursttransfer <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_beginbursttransfer
ddr_sdram_s1_burstcount[0] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_burstcount
ddr_sdram_s1_byteenable[0] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_byteenable
ddr_sdram_s1_byteenable[1] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_byteenable
ddr_sdram_s1_byteenable[2] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_byteenable
ddr_sdram_s1_byteenable[3] <= altera_merlin_slave_translator:ddr_sdram_s1_translator.av_byteenable
ddr_sdram_s1_readdatavalid => ddr_sdram_s1_readdatavalid.IN1
ddr_sdram_s1_waitrequest => ddr_sdram_s1_waitrequest.IN1
jtag_uart_avalon_jtag_slave_address[0] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_address
jtag_uart_avalon_jtag_slave_write <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_write
jtag_uart_avalon_jtag_slave_read <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_read
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata[0].IN1
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata[1].IN1
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata[2].IN1
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata[3].IN1
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata[4].IN1
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata[5].IN1
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata[6].IN1
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata[7].IN1
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata[8].IN1
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata[9].IN1
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata[10].IN1
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata[11].IN1
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata[12].IN1
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata[13].IN1
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata[14].IN1
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata[15].IN1
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata[16].IN1
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata[17].IN1
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata[18].IN1
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata[19].IN1
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata[20].IN1
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata[21].IN1
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata[22].IN1
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata[23].IN1
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata[24].IN1
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata[25].IN1
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata[26].IN1
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata[27].IN1
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata[28].IN1
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata[29].IN1
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata[30].IN1
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata[31].IN1
jtag_uart_avalon_jtag_slave_writedata[0] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[1] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[2] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[3] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[4] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[5] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[6] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[7] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[8] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[9] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[10] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[11] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[12] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[13] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[14] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[15] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[16] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[17] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[18] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[19] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[20] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[21] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[22] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[23] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[24] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[25] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[26] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[27] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[28] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[29] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[30] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_writedata[31] <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_writedata
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest.IN1
jtag_uart_avalon_jtag_slave_chipselect <= altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator.av_chipselect
key_s1_address[0] <= altera_merlin_slave_translator:key_s1_translator.av_address
key_s1_address[1] <= altera_merlin_slave_translator:key_s1_translator.av_address
key_s1_write <= altera_merlin_slave_translator:key_s1_translator.av_write
key_s1_readdata[0] => key_s1_readdata[0].IN1
key_s1_readdata[1] => key_s1_readdata[1].IN1
key_s1_readdata[2] => key_s1_readdata[2].IN1
key_s1_readdata[3] => key_s1_readdata[3].IN1
key_s1_readdata[4] => key_s1_readdata[4].IN1
key_s1_readdata[5] => key_s1_readdata[5].IN1
key_s1_readdata[6] => key_s1_readdata[6].IN1
key_s1_readdata[7] => key_s1_readdata[7].IN1
key_s1_readdata[8] => key_s1_readdata[8].IN1
key_s1_readdata[9] => key_s1_readdata[9].IN1
key_s1_readdata[10] => key_s1_readdata[10].IN1
key_s1_readdata[11] => key_s1_readdata[11].IN1
key_s1_readdata[12] => key_s1_readdata[12].IN1
key_s1_readdata[13] => key_s1_readdata[13].IN1
key_s1_readdata[14] => key_s1_readdata[14].IN1
key_s1_readdata[15] => key_s1_readdata[15].IN1
key_s1_readdata[16] => key_s1_readdata[16].IN1
key_s1_readdata[17] => key_s1_readdata[17].IN1
key_s1_readdata[18] => key_s1_readdata[18].IN1
key_s1_readdata[19] => key_s1_readdata[19].IN1
key_s1_readdata[20] => key_s1_readdata[20].IN1
key_s1_readdata[21] => key_s1_readdata[21].IN1
key_s1_readdata[22] => key_s1_readdata[22].IN1
key_s1_readdata[23] => key_s1_readdata[23].IN1
key_s1_readdata[24] => key_s1_readdata[24].IN1
key_s1_readdata[25] => key_s1_readdata[25].IN1
key_s1_readdata[26] => key_s1_readdata[26].IN1
key_s1_readdata[27] => key_s1_readdata[27].IN1
key_s1_readdata[28] => key_s1_readdata[28].IN1
key_s1_readdata[29] => key_s1_readdata[29].IN1
key_s1_readdata[30] => key_s1_readdata[30].IN1
key_s1_readdata[31] => key_s1_readdata[31].IN1
key_s1_writedata[0] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[1] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[2] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[3] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[4] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[5] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[6] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[7] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[8] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[9] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[10] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[11] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[12] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[13] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[14] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[15] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[16] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[17] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[18] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[19] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[20] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[21] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[22] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[23] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[24] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[25] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[26] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[27] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[28] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[29] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[30] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_writedata[31] <= altera_merlin_slave_translator:key_s1_translator.av_writedata
key_s1_chipselect <= altera_merlin_slave_translator:key_s1_translator.av_chipselect
led_s1_address[0] <= altera_merlin_slave_translator:led_s1_translator.av_address
led_s1_address[1] <= altera_merlin_slave_translator:led_s1_translator.av_address
led_s1_write <= altera_merlin_slave_translator:led_s1_translator.av_write
led_s1_readdata[0] => led_s1_readdata[0].IN1
led_s1_readdata[1] => led_s1_readdata[1].IN1
led_s1_readdata[2] => led_s1_readdata[2].IN1
led_s1_readdata[3] => led_s1_readdata[3].IN1
led_s1_readdata[4] => led_s1_readdata[4].IN1
led_s1_readdata[5] => led_s1_readdata[5].IN1
led_s1_readdata[6] => led_s1_readdata[6].IN1
led_s1_readdata[7] => led_s1_readdata[7].IN1
led_s1_readdata[8] => led_s1_readdata[8].IN1
led_s1_readdata[9] => led_s1_readdata[9].IN1
led_s1_readdata[10] => led_s1_readdata[10].IN1
led_s1_readdata[11] => led_s1_readdata[11].IN1
led_s1_readdata[12] => led_s1_readdata[12].IN1
led_s1_readdata[13] => led_s1_readdata[13].IN1
led_s1_readdata[14] => led_s1_readdata[14].IN1
led_s1_readdata[15] => led_s1_readdata[15].IN1
led_s1_readdata[16] => led_s1_readdata[16].IN1
led_s1_readdata[17] => led_s1_readdata[17].IN1
led_s1_readdata[18] => led_s1_readdata[18].IN1
led_s1_readdata[19] => led_s1_readdata[19].IN1
led_s1_readdata[20] => led_s1_readdata[20].IN1
led_s1_readdata[21] => led_s1_readdata[21].IN1
led_s1_readdata[22] => led_s1_readdata[22].IN1
led_s1_readdata[23] => led_s1_readdata[23].IN1
led_s1_readdata[24] => led_s1_readdata[24].IN1
led_s1_readdata[25] => led_s1_readdata[25].IN1
led_s1_readdata[26] => led_s1_readdata[26].IN1
led_s1_readdata[27] => led_s1_readdata[27].IN1
led_s1_readdata[28] => led_s1_readdata[28].IN1
led_s1_readdata[29] => led_s1_readdata[29].IN1
led_s1_readdata[30] => led_s1_readdata[30].IN1
led_s1_readdata[31] => led_s1_readdata[31].IN1
led_s1_writedata[0] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[1] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[2] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[3] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[4] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[5] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[6] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[7] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[8] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[9] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[10] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[11] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[12] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[13] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[14] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[15] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[16] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[17] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[18] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[19] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[20] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[21] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[22] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[23] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[24] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[25] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[26] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[27] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[28] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[29] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[30] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_writedata[31] <= altera_merlin_slave_translator:led_s1_translator.av_writedata
led_s1_chipselect <= altera_merlin_slave_translator:led_s1_translator.av_chipselect
onchip_ram_s1_address[0] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[1] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[2] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[3] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[4] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[5] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[6] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[7] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[8] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[9] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[10] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[11] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_address[12] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_address
onchip_ram_s1_write <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_write
onchip_ram_s1_readdata[0] => onchip_ram_s1_readdata[0].IN1
onchip_ram_s1_readdata[1] => onchip_ram_s1_readdata[1].IN1
onchip_ram_s1_readdata[2] => onchip_ram_s1_readdata[2].IN1
onchip_ram_s1_readdata[3] => onchip_ram_s1_readdata[3].IN1
onchip_ram_s1_readdata[4] => onchip_ram_s1_readdata[4].IN1
onchip_ram_s1_readdata[5] => onchip_ram_s1_readdata[5].IN1
onchip_ram_s1_readdata[6] => onchip_ram_s1_readdata[6].IN1
onchip_ram_s1_readdata[7] => onchip_ram_s1_readdata[7].IN1
onchip_ram_s1_readdata[8] => onchip_ram_s1_readdata[8].IN1
onchip_ram_s1_readdata[9] => onchip_ram_s1_readdata[9].IN1
onchip_ram_s1_readdata[10] => onchip_ram_s1_readdata[10].IN1
onchip_ram_s1_readdata[11] => onchip_ram_s1_readdata[11].IN1
onchip_ram_s1_readdata[12] => onchip_ram_s1_readdata[12].IN1
onchip_ram_s1_readdata[13] => onchip_ram_s1_readdata[13].IN1
onchip_ram_s1_readdata[14] => onchip_ram_s1_readdata[14].IN1
onchip_ram_s1_readdata[15] => onchip_ram_s1_readdata[15].IN1
onchip_ram_s1_readdata[16] => onchip_ram_s1_readdata[16].IN1
onchip_ram_s1_readdata[17] => onchip_ram_s1_readdata[17].IN1
onchip_ram_s1_readdata[18] => onchip_ram_s1_readdata[18].IN1
onchip_ram_s1_readdata[19] => onchip_ram_s1_readdata[19].IN1
onchip_ram_s1_readdata[20] => onchip_ram_s1_readdata[20].IN1
onchip_ram_s1_readdata[21] => onchip_ram_s1_readdata[21].IN1
onchip_ram_s1_readdata[22] => onchip_ram_s1_readdata[22].IN1
onchip_ram_s1_readdata[23] => onchip_ram_s1_readdata[23].IN1
onchip_ram_s1_readdata[24] => onchip_ram_s1_readdata[24].IN1
onchip_ram_s1_readdata[25] => onchip_ram_s1_readdata[25].IN1
onchip_ram_s1_readdata[26] => onchip_ram_s1_readdata[26].IN1
onchip_ram_s1_readdata[27] => onchip_ram_s1_readdata[27].IN1
onchip_ram_s1_readdata[28] => onchip_ram_s1_readdata[28].IN1
onchip_ram_s1_readdata[29] => onchip_ram_s1_readdata[29].IN1
onchip_ram_s1_readdata[30] => onchip_ram_s1_readdata[30].IN1
onchip_ram_s1_readdata[31] => onchip_ram_s1_readdata[31].IN1
onchip_ram_s1_writedata[0] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[1] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[2] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[3] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[4] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[5] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[6] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[7] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[8] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[9] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[10] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[11] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[12] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[13] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[14] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[15] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[16] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[17] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[18] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[19] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[20] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[21] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[22] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[23] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[24] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[25] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[26] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[27] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[28] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[29] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[30] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_writedata[31] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_writedata
onchip_ram_s1_byteenable[0] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_byteenable
onchip_ram_s1_byteenable[1] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_byteenable
onchip_ram_s1_byteenable[2] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_byteenable
onchip_ram_s1_byteenable[3] <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_byteenable
onchip_ram_s1_chipselect <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_chipselect
onchip_ram_s1_clken <= altera_merlin_slave_translator:onchip_ram_s1_translator.av_clken


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
clk => end_begintransfer.CLK
clk => write_accepted.CLK
clk => read_accepted.CLK
reset => end_begintransfer.ACLR
reset => write_accepted.ACLR
reset => read_accepted.ACLR
uav_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always5.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.IN1
uav_waitrequest => always10.IN1
uav_waitrequest => end_begintransfer.OUTPUTSELECT
uav_waitrequest => read_accepted.IN0
uav_waitrequest => write_accepted.IN1
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => av_waitrequest.OUTPUTSELECT
av_write => uav_write.IN1
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= <GND>
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always5.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => ~NO_FANOUT~
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr_sdram_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => av_address[13].DATAIN
uav_address[16] => av_address[14].DATAIN
uav_address[17] => av_address[15].DATAIN
uav_address[18] => av_address[16].DATAIN
uav_address[19] => av_address[17].DATAIN
uav_address[20] => av_address[18].DATAIN
uav_address[21] => av_address[19].DATAIN
uav_address[22] => av_address[20].DATAIN
uav_address[23] => av_address[21].DATAIN
uav_address[24] => av_address[22].DATAIN
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= uav_address[21].DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= uav_address[22].DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= uav_address[23].DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= uav_address[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => ~NO_FANOUT~
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[65].DATAIN
av_read => always1.IN1
av_read => cp_data[66].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[69].DATAIN
av_burstcount[1] => cp_data[70].DATAIN
av_burstcount[2] => cp_data[71].DATAIN
av_debugaccess => cp_data[91].DATAIN
av_lock => cp_data[67].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= <GND>
cp_data[64] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= <GND>
cp_data[69] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= <VCC>
cp_data[73] <= <VCC>
cp_data[74] <= <VCC>
cp_data[75] <= <GND>
cp_data[76] <= <VCC>
cp_data[77] <= <GND>
cp_data[78] <= <VCC>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[92] <= <VCC>
cp_data[93] <= <GND>
cp_data[94] <= <GND>
cp_data[95] <= <GND>
cp_data[96] <= <GND>
cp_data[97] <= <GND>
cp_data[98] <= <GND>
cp_data[99] <= <GND>
cp_data[100] <= <GND>
cp_data[101] <= <VCC>
cp_data[102] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => av_writeresponsevalid.OUTPUTSELECT
rp_data[65] => av_readdatavalid.OUTPUTSELECT
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_data[96] => ~NO_FANOUT~
rp_data[97] => ~NO_FANOUT~
rp_data[98] => ~NO_FANOUT~
rp_data[99] => ~NO_FANOUT~
rp_data[100] => ~NO_FANOUT~
rp_data[101] => ~NO_FANOUT~
rp_data[102] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[65].DATAIN
av_read => always1.IN1
av_read => cp_data[66].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[69].DATAIN
av_burstcount[1] => cp_data[70].DATAIN
av_burstcount[2] => cp_data[71].DATAIN
av_debugaccess => cp_data[91].DATAIN
av_lock => cp_data[67].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= <GND>
cp_data[64] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= <GND>
cp_data[69] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= <VCC>
cp_data[73] <= <VCC>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <VCC>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <VCC>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= <VCC>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[92] <= <VCC>
cp_data[93] <= <GND>
cp_data[94] <= <GND>
cp_data[95] <= <GND>
cp_data[96] <= <GND>
cp_data[97] <= <GND>
cp_data[98] <= <GND>
cp_data[99] <= <GND>
cp_data[100] <= <GND>
cp_data[101] <= <VCC>
cp_data[102] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => av_writeresponsevalid.OUTPUTSELECT
rp_data[65] => av_readdatavalid.OUTPUTSELECT
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_data[96] => ~NO_FANOUT~
rp_data[97] => ~NO_FANOUT~
rp_data[98] => ~NO_FANOUT~
rp_data[99] => ~NO_FANOUT~
rp_data[100] => ~NO_FANOUT~
rp_data[101] => ~NO_FANOUT~
rp_data[102] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= <GND>
rf_source_data[93] <= <GND>
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_compressed.IN1
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => comb.OUTPUTSELECT
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data.IN0
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rf_sink_byte_cnt[0].IN1
rf_sink_data[70] => rf_sink_byte_cnt[1].IN1
rf_sink_data[71] => rf_sink_byte_cnt[2].IN1
rf_sink_data[72] => rf_sink_burstwrap[0].IN1
rf_sink_data[73] => rf_sink_burstwrap[1].IN1
rf_sink_data[74] => rf_sink_burstwrap[2].IN1
rf_sink_data[75] => rf_sink_burstsize[0].IN1
rf_sink_data[76] => rf_sink_burstsize[1].IN1
rf_sink_data[77] => rf_sink_burstsize[2].IN1
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[87].DATAIN
rf_sink_data[85] => rp_data[88].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[84].DATAIN
rf_sink_data[88] => rp_data[85].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => ~NO_FANOUT~
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => rdata_fifo_sink_ready.IN0
rf_sink_data[103] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => local_compressed_read.IN1
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_writeresponserequest.IN1
cp_data[64] => comb.IN1
cp_data[65] => local_write.IN1
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => local_read.IN1
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => local_lock.IN1
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => m0_burstcount.DATAA
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => m0_burstcount.DATAA
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => m0_burstcount.DATAA
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[91] => m0_debugaccess.DATAIN
cp_data[92] => ~NO_FANOUT~
cp_data[93] => ~NO_FANOUT~
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr_sdram_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= <GND>
rf_source_data[93] <= <GND>
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_compressed.IN1
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => comb.OUTPUTSELECT
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data.IN0
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rf_sink_byte_cnt[0].IN1
rf_sink_data[70] => rf_sink_byte_cnt[1].IN1
rf_sink_data[71] => rf_sink_byte_cnt[2].IN1
rf_sink_data[72] => rf_sink_burstwrap[0].IN1
rf_sink_data[73] => rf_sink_burstwrap[1].IN1
rf_sink_data[74] => rf_sink_burstwrap[2].IN1
rf_sink_data[75] => rf_sink_burstsize[0].IN1
rf_sink_data[76] => rf_sink_burstsize[1].IN1
rf_sink_data[77] => rf_sink_burstsize[2].IN1
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[87].DATAIN
rf_sink_data[85] => rp_data[88].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[84].DATAIN
rf_sink_data[88] => rp_data[85].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => ~NO_FANOUT~
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => rdata_fifo_sink_ready.IN0
rf_sink_data[103] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => local_compressed_read.IN1
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_writeresponserequest.IN1
cp_data[64] => comb.IN1
cp_data[65] => local_write.IN1
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => local_read.IN1
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => local_lock.IN1
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => m0_burstcount.DATAA
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => m0_burstcount.DATAA
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => m0_burstcount.DATAA
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[91] => m0_debugaccess.DATAIN
cp_data[92] => ~NO_FANOUT~
cp_data[93] => ~NO_FANOUT~
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr_sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[31].CLK
clk => mem_used[30].CLK
clk => mem_used[29].CLK
clk => mem_used[28].CLK
clk => mem_used[27].CLK
clk => mem_used[26].CLK
clk => mem_used[25].CLK
clk => mem_used[24].CLK
clk => mem_used[23].CLK
clk => mem_used[22].CLK
clk => mem_used[21].CLK
clk => mem_used[20].CLK
clk => mem_used[19].CLK
clk => mem_used[18].CLK
clk => mem_used[17].CLK
clk => mem_used[16].CLK
clk => mem_used[15].CLK
clk => mem_used[14].CLK
clk => mem_used[13].CLK
clk => mem_used[12].CLK
clk => mem_used[11].CLK
clk => mem_used[10].CLK
clk => mem_used[9].CLK
clk => mem_used[8].CLK
clk => mem_used[7].CLK
clk => mem_used[6].CLK
clk => mem_used[5].CLK
clk => mem_used[4].CLK
clk => mem_used[3].CLK
clk => mem_used[2].CLK
clk => mem_used[1].CLK
clk => mem_used[32].CLK
clk => mem_used[0].CLK
clk => mem[32][0].CLK
clk => mem[32][1].CLK
clk => mem[32][2].CLK
clk => mem[32][3].CLK
clk => mem[32][4].CLK
clk => mem[32][5].CLK
clk => mem[32][6].CLK
clk => mem[32][7].CLK
clk => mem[32][8].CLK
clk => mem[32][9].CLK
clk => mem[32][10].CLK
clk => mem[32][11].CLK
clk => mem[32][12].CLK
clk => mem[32][13].CLK
clk => mem[32][14].CLK
clk => mem[32][15].CLK
clk => mem[32][16].CLK
clk => mem[32][17].CLK
clk => mem[32][18].CLK
clk => mem[32][19].CLK
clk => mem[32][20].CLK
clk => mem[32][21].CLK
clk => mem[32][22].CLK
clk => mem[32][23].CLK
clk => mem[32][24].CLK
clk => mem[32][25].CLK
clk => mem[32][26].CLK
clk => mem[32][27].CLK
clk => mem[32][28].CLK
clk => mem[32][29].CLK
clk => mem[32][30].CLK
clk => mem[32][31].CLK
clk => mem[32][32].CLK
clk => mem[32][33].CLK
clk => mem[32][34].CLK
clk => mem[32][35].CLK
clk => mem[32][36].CLK
clk => mem[32][37].CLK
clk => mem[32][38].CLK
clk => mem[32][39].CLK
clk => mem[32][40].CLK
clk => mem[32][41].CLK
clk => mem[32][42].CLK
clk => mem[32][43].CLK
clk => mem[32][44].CLK
clk => mem[32][45].CLK
clk => mem[32][46].CLK
clk => mem[32][47].CLK
clk => mem[32][48].CLK
clk => mem[32][49].CLK
clk => mem[32][50].CLK
clk => mem[32][51].CLK
clk => mem[32][52].CLK
clk => mem[32][53].CLK
clk => mem[32][54].CLK
clk => mem[32][55].CLK
clk => mem[32][56].CLK
clk => mem[32][57].CLK
clk => mem[32][58].CLK
clk => mem[32][59].CLK
clk => mem[32][60].CLK
clk => mem[32][61].CLK
clk => mem[32][62].CLK
clk => mem[32][63].CLK
clk => mem[32][64].CLK
clk => mem[32][65].CLK
clk => mem[32][66].CLK
clk => mem[32][67].CLK
clk => mem[32][68].CLK
clk => mem[32][69].CLK
clk => mem[32][70].CLK
clk => mem[32][71].CLK
clk => mem[32][72].CLK
clk => mem[32][73].CLK
clk => mem[32][74].CLK
clk => mem[32][75].CLK
clk => mem[32][76].CLK
clk => mem[32][77].CLK
clk => mem[32][78].CLK
clk => mem[32][79].CLK
clk => mem[32][80].CLK
clk => mem[32][81].CLK
clk => mem[32][82].CLK
clk => mem[32][83].CLK
clk => mem[32][84].CLK
clk => mem[32][85].CLK
clk => mem[32][86].CLK
clk => mem[32][87].CLK
clk => mem[32][88].CLK
clk => mem[32][89].CLK
clk => mem[32][90].CLK
clk => mem[32][91].CLK
clk => mem[32][92].CLK
clk => mem[32][93].CLK
clk => mem[32][94].CLK
clk => mem[32][95].CLK
clk => mem[32][96].CLK
clk => mem[32][97].CLK
clk => mem[32][98].CLK
clk => mem[32][99].CLK
clk => mem[32][100].CLK
clk => mem[32][101].CLK
clk => mem[32][102].CLK
clk => mem[32][103].CLK
clk => mem[32][104].CLK
clk => mem[32][105].CLK
clk => mem[31][0].CLK
clk => mem[31][1].CLK
clk => mem[31][2].CLK
clk => mem[31][3].CLK
clk => mem[31][4].CLK
clk => mem[31][5].CLK
clk => mem[31][6].CLK
clk => mem[31][7].CLK
clk => mem[31][8].CLK
clk => mem[31][9].CLK
clk => mem[31][10].CLK
clk => mem[31][11].CLK
clk => mem[31][12].CLK
clk => mem[31][13].CLK
clk => mem[31][14].CLK
clk => mem[31][15].CLK
clk => mem[31][16].CLK
clk => mem[31][17].CLK
clk => mem[31][18].CLK
clk => mem[31][19].CLK
clk => mem[31][20].CLK
clk => mem[31][21].CLK
clk => mem[31][22].CLK
clk => mem[31][23].CLK
clk => mem[31][24].CLK
clk => mem[31][25].CLK
clk => mem[31][26].CLK
clk => mem[31][27].CLK
clk => mem[31][28].CLK
clk => mem[31][29].CLK
clk => mem[31][30].CLK
clk => mem[31][31].CLK
clk => mem[31][32].CLK
clk => mem[31][33].CLK
clk => mem[31][34].CLK
clk => mem[31][35].CLK
clk => mem[31][36].CLK
clk => mem[31][37].CLK
clk => mem[31][38].CLK
clk => mem[31][39].CLK
clk => mem[31][40].CLK
clk => mem[31][41].CLK
clk => mem[31][42].CLK
clk => mem[31][43].CLK
clk => mem[31][44].CLK
clk => mem[31][45].CLK
clk => mem[31][46].CLK
clk => mem[31][47].CLK
clk => mem[31][48].CLK
clk => mem[31][49].CLK
clk => mem[31][50].CLK
clk => mem[31][51].CLK
clk => mem[31][52].CLK
clk => mem[31][53].CLK
clk => mem[31][54].CLK
clk => mem[31][55].CLK
clk => mem[31][56].CLK
clk => mem[31][57].CLK
clk => mem[31][58].CLK
clk => mem[31][59].CLK
clk => mem[31][60].CLK
clk => mem[31][61].CLK
clk => mem[31][62].CLK
clk => mem[31][63].CLK
clk => mem[31][64].CLK
clk => mem[31][65].CLK
clk => mem[31][66].CLK
clk => mem[31][67].CLK
clk => mem[31][68].CLK
clk => mem[31][69].CLK
clk => mem[31][70].CLK
clk => mem[31][71].CLK
clk => mem[31][72].CLK
clk => mem[31][73].CLK
clk => mem[31][74].CLK
clk => mem[31][75].CLK
clk => mem[31][76].CLK
clk => mem[31][77].CLK
clk => mem[31][78].CLK
clk => mem[31][79].CLK
clk => mem[31][80].CLK
clk => mem[31][81].CLK
clk => mem[31][82].CLK
clk => mem[31][83].CLK
clk => mem[31][84].CLK
clk => mem[31][85].CLK
clk => mem[31][86].CLK
clk => mem[31][87].CLK
clk => mem[31][88].CLK
clk => mem[31][89].CLK
clk => mem[31][90].CLK
clk => mem[31][91].CLK
clk => mem[31][92].CLK
clk => mem[31][93].CLK
clk => mem[31][94].CLK
clk => mem[31][95].CLK
clk => mem[31][96].CLK
clk => mem[31][97].CLK
clk => mem[31][98].CLK
clk => mem[31][99].CLK
clk => mem[31][100].CLK
clk => mem[31][101].CLK
clk => mem[31][102].CLK
clk => mem[31][103].CLK
clk => mem[31][104].CLK
clk => mem[31][105].CLK
clk => mem[30][0].CLK
clk => mem[30][1].CLK
clk => mem[30][2].CLK
clk => mem[30][3].CLK
clk => mem[30][4].CLK
clk => mem[30][5].CLK
clk => mem[30][6].CLK
clk => mem[30][7].CLK
clk => mem[30][8].CLK
clk => mem[30][9].CLK
clk => mem[30][10].CLK
clk => mem[30][11].CLK
clk => mem[30][12].CLK
clk => mem[30][13].CLK
clk => mem[30][14].CLK
clk => mem[30][15].CLK
clk => mem[30][16].CLK
clk => mem[30][17].CLK
clk => mem[30][18].CLK
clk => mem[30][19].CLK
clk => mem[30][20].CLK
clk => mem[30][21].CLK
clk => mem[30][22].CLK
clk => mem[30][23].CLK
clk => mem[30][24].CLK
clk => mem[30][25].CLK
clk => mem[30][26].CLK
clk => mem[30][27].CLK
clk => mem[30][28].CLK
clk => mem[30][29].CLK
clk => mem[30][30].CLK
clk => mem[30][31].CLK
clk => mem[30][32].CLK
clk => mem[30][33].CLK
clk => mem[30][34].CLK
clk => mem[30][35].CLK
clk => mem[30][36].CLK
clk => mem[30][37].CLK
clk => mem[30][38].CLK
clk => mem[30][39].CLK
clk => mem[30][40].CLK
clk => mem[30][41].CLK
clk => mem[30][42].CLK
clk => mem[30][43].CLK
clk => mem[30][44].CLK
clk => mem[30][45].CLK
clk => mem[30][46].CLK
clk => mem[30][47].CLK
clk => mem[30][48].CLK
clk => mem[30][49].CLK
clk => mem[30][50].CLK
clk => mem[30][51].CLK
clk => mem[30][52].CLK
clk => mem[30][53].CLK
clk => mem[30][54].CLK
clk => mem[30][55].CLK
clk => mem[30][56].CLK
clk => mem[30][57].CLK
clk => mem[30][58].CLK
clk => mem[30][59].CLK
clk => mem[30][60].CLK
clk => mem[30][61].CLK
clk => mem[30][62].CLK
clk => mem[30][63].CLK
clk => mem[30][64].CLK
clk => mem[30][65].CLK
clk => mem[30][66].CLK
clk => mem[30][67].CLK
clk => mem[30][68].CLK
clk => mem[30][69].CLK
clk => mem[30][70].CLK
clk => mem[30][71].CLK
clk => mem[30][72].CLK
clk => mem[30][73].CLK
clk => mem[30][74].CLK
clk => mem[30][75].CLK
clk => mem[30][76].CLK
clk => mem[30][77].CLK
clk => mem[30][78].CLK
clk => mem[30][79].CLK
clk => mem[30][80].CLK
clk => mem[30][81].CLK
clk => mem[30][82].CLK
clk => mem[30][83].CLK
clk => mem[30][84].CLK
clk => mem[30][85].CLK
clk => mem[30][86].CLK
clk => mem[30][87].CLK
clk => mem[30][88].CLK
clk => mem[30][89].CLK
clk => mem[30][90].CLK
clk => mem[30][91].CLK
clk => mem[30][92].CLK
clk => mem[30][93].CLK
clk => mem[30][94].CLK
clk => mem[30][95].CLK
clk => mem[30][96].CLK
clk => mem[30][97].CLK
clk => mem[30][98].CLK
clk => mem[30][99].CLK
clk => mem[30][100].CLK
clk => mem[30][101].CLK
clk => mem[30][102].CLK
clk => mem[30][103].CLK
clk => mem[30][104].CLK
clk => mem[30][105].CLK
clk => mem[29][0].CLK
clk => mem[29][1].CLK
clk => mem[29][2].CLK
clk => mem[29][3].CLK
clk => mem[29][4].CLK
clk => mem[29][5].CLK
clk => mem[29][6].CLK
clk => mem[29][7].CLK
clk => mem[29][8].CLK
clk => mem[29][9].CLK
clk => mem[29][10].CLK
clk => mem[29][11].CLK
clk => mem[29][12].CLK
clk => mem[29][13].CLK
clk => mem[29][14].CLK
clk => mem[29][15].CLK
clk => mem[29][16].CLK
clk => mem[29][17].CLK
clk => mem[29][18].CLK
clk => mem[29][19].CLK
clk => mem[29][20].CLK
clk => mem[29][21].CLK
clk => mem[29][22].CLK
clk => mem[29][23].CLK
clk => mem[29][24].CLK
clk => mem[29][25].CLK
clk => mem[29][26].CLK
clk => mem[29][27].CLK
clk => mem[29][28].CLK
clk => mem[29][29].CLK
clk => mem[29][30].CLK
clk => mem[29][31].CLK
clk => mem[29][32].CLK
clk => mem[29][33].CLK
clk => mem[29][34].CLK
clk => mem[29][35].CLK
clk => mem[29][36].CLK
clk => mem[29][37].CLK
clk => mem[29][38].CLK
clk => mem[29][39].CLK
clk => mem[29][40].CLK
clk => mem[29][41].CLK
clk => mem[29][42].CLK
clk => mem[29][43].CLK
clk => mem[29][44].CLK
clk => mem[29][45].CLK
clk => mem[29][46].CLK
clk => mem[29][47].CLK
clk => mem[29][48].CLK
clk => mem[29][49].CLK
clk => mem[29][50].CLK
clk => mem[29][51].CLK
clk => mem[29][52].CLK
clk => mem[29][53].CLK
clk => mem[29][54].CLK
clk => mem[29][55].CLK
clk => mem[29][56].CLK
clk => mem[29][57].CLK
clk => mem[29][58].CLK
clk => mem[29][59].CLK
clk => mem[29][60].CLK
clk => mem[29][61].CLK
clk => mem[29][62].CLK
clk => mem[29][63].CLK
clk => mem[29][64].CLK
clk => mem[29][65].CLK
clk => mem[29][66].CLK
clk => mem[29][67].CLK
clk => mem[29][68].CLK
clk => mem[29][69].CLK
clk => mem[29][70].CLK
clk => mem[29][71].CLK
clk => mem[29][72].CLK
clk => mem[29][73].CLK
clk => mem[29][74].CLK
clk => mem[29][75].CLK
clk => mem[29][76].CLK
clk => mem[29][77].CLK
clk => mem[29][78].CLK
clk => mem[29][79].CLK
clk => mem[29][80].CLK
clk => mem[29][81].CLK
clk => mem[29][82].CLK
clk => mem[29][83].CLK
clk => mem[29][84].CLK
clk => mem[29][85].CLK
clk => mem[29][86].CLK
clk => mem[29][87].CLK
clk => mem[29][88].CLK
clk => mem[29][89].CLK
clk => mem[29][90].CLK
clk => mem[29][91].CLK
clk => mem[29][92].CLK
clk => mem[29][93].CLK
clk => mem[29][94].CLK
clk => mem[29][95].CLK
clk => mem[29][96].CLK
clk => mem[29][97].CLK
clk => mem[29][98].CLK
clk => mem[29][99].CLK
clk => mem[29][100].CLK
clk => mem[29][101].CLK
clk => mem[29][102].CLK
clk => mem[29][103].CLK
clk => mem[29][104].CLK
clk => mem[29][105].CLK
clk => mem[28][0].CLK
clk => mem[28][1].CLK
clk => mem[28][2].CLK
clk => mem[28][3].CLK
clk => mem[28][4].CLK
clk => mem[28][5].CLK
clk => mem[28][6].CLK
clk => mem[28][7].CLK
clk => mem[28][8].CLK
clk => mem[28][9].CLK
clk => mem[28][10].CLK
clk => mem[28][11].CLK
clk => mem[28][12].CLK
clk => mem[28][13].CLK
clk => mem[28][14].CLK
clk => mem[28][15].CLK
clk => mem[28][16].CLK
clk => mem[28][17].CLK
clk => mem[28][18].CLK
clk => mem[28][19].CLK
clk => mem[28][20].CLK
clk => mem[28][21].CLK
clk => mem[28][22].CLK
clk => mem[28][23].CLK
clk => mem[28][24].CLK
clk => mem[28][25].CLK
clk => mem[28][26].CLK
clk => mem[28][27].CLK
clk => mem[28][28].CLK
clk => mem[28][29].CLK
clk => mem[28][30].CLK
clk => mem[28][31].CLK
clk => mem[28][32].CLK
clk => mem[28][33].CLK
clk => mem[28][34].CLK
clk => mem[28][35].CLK
clk => mem[28][36].CLK
clk => mem[28][37].CLK
clk => mem[28][38].CLK
clk => mem[28][39].CLK
clk => mem[28][40].CLK
clk => mem[28][41].CLK
clk => mem[28][42].CLK
clk => mem[28][43].CLK
clk => mem[28][44].CLK
clk => mem[28][45].CLK
clk => mem[28][46].CLK
clk => mem[28][47].CLK
clk => mem[28][48].CLK
clk => mem[28][49].CLK
clk => mem[28][50].CLK
clk => mem[28][51].CLK
clk => mem[28][52].CLK
clk => mem[28][53].CLK
clk => mem[28][54].CLK
clk => mem[28][55].CLK
clk => mem[28][56].CLK
clk => mem[28][57].CLK
clk => mem[28][58].CLK
clk => mem[28][59].CLK
clk => mem[28][60].CLK
clk => mem[28][61].CLK
clk => mem[28][62].CLK
clk => mem[28][63].CLK
clk => mem[28][64].CLK
clk => mem[28][65].CLK
clk => mem[28][66].CLK
clk => mem[28][67].CLK
clk => mem[28][68].CLK
clk => mem[28][69].CLK
clk => mem[28][70].CLK
clk => mem[28][71].CLK
clk => mem[28][72].CLK
clk => mem[28][73].CLK
clk => mem[28][74].CLK
clk => mem[28][75].CLK
clk => mem[28][76].CLK
clk => mem[28][77].CLK
clk => mem[28][78].CLK
clk => mem[28][79].CLK
clk => mem[28][80].CLK
clk => mem[28][81].CLK
clk => mem[28][82].CLK
clk => mem[28][83].CLK
clk => mem[28][84].CLK
clk => mem[28][85].CLK
clk => mem[28][86].CLK
clk => mem[28][87].CLK
clk => mem[28][88].CLK
clk => mem[28][89].CLK
clk => mem[28][90].CLK
clk => mem[28][91].CLK
clk => mem[28][92].CLK
clk => mem[28][93].CLK
clk => mem[28][94].CLK
clk => mem[28][95].CLK
clk => mem[28][96].CLK
clk => mem[28][97].CLK
clk => mem[28][98].CLK
clk => mem[28][99].CLK
clk => mem[28][100].CLK
clk => mem[28][101].CLK
clk => mem[28][102].CLK
clk => mem[28][103].CLK
clk => mem[28][104].CLK
clk => mem[28][105].CLK
clk => mem[27][0].CLK
clk => mem[27][1].CLK
clk => mem[27][2].CLK
clk => mem[27][3].CLK
clk => mem[27][4].CLK
clk => mem[27][5].CLK
clk => mem[27][6].CLK
clk => mem[27][7].CLK
clk => mem[27][8].CLK
clk => mem[27][9].CLK
clk => mem[27][10].CLK
clk => mem[27][11].CLK
clk => mem[27][12].CLK
clk => mem[27][13].CLK
clk => mem[27][14].CLK
clk => mem[27][15].CLK
clk => mem[27][16].CLK
clk => mem[27][17].CLK
clk => mem[27][18].CLK
clk => mem[27][19].CLK
clk => mem[27][20].CLK
clk => mem[27][21].CLK
clk => mem[27][22].CLK
clk => mem[27][23].CLK
clk => mem[27][24].CLK
clk => mem[27][25].CLK
clk => mem[27][26].CLK
clk => mem[27][27].CLK
clk => mem[27][28].CLK
clk => mem[27][29].CLK
clk => mem[27][30].CLK
clk => mem[27][31].CLK
clk => mem[27][32].CLK
clk => mem[27][33].CLK
clk => mem[27][34].CLK
clk => mem[27][35].CLK
clk => mem[27][36].CLK
clk => mem[27][37].CLK
clk => mem[27][38].CLK
clk => mem[27][39].CLK
clk => mem[27][40].CLK
clk => mem[27][41].CLK
clk => mem[27][42].CLK
clk => mem[27][43].CLK
clk => mem[27][44].CLK
clk => mem[27][45].CLK
clk => mem[27][46].CLK
clk => mem[27][47].CLK
clk => mem[27][48].CLK
clk => mem[27][49].CLK
clk => mem[27][50].CLK
clk => mem[27][51].CLK
clk => mem[27][52].CLK
clk => mem[27][53].CLK
clk => mem[27][54].CLK
clk => mem[27][55].CLK
clk => mem[27][56].CLK
clk => mem[27][57].CLK
clk => mem[27][58].CLK
clk => mem[27][59].CLK
clk => mem[27][60].CLK
clk => mem[27][61].CLK
clk => mem[27][62].CLK
clk => mem[27][63].CLK
clk => mem[27][64].CLK
clk => mem[27][65].CLK
clk => mem[27][66].CLK
clk => mem[27][67].CLK
clk => mem[27][68].CLK
clk => mem[27][69].CLK
clk => mem[27][70].CLK
clk => mem[27][71].CLK
clk => mem[27][72].CLK
clk => mem[27][73].CLK
clk => mem[27][74].CLK
clk => mem[27][75].CLK
clk => mem[27][76].CLK
clk => mem[27][77].CLK
clk => mem[27][78].CLK
clk => mem[27][79].CLK
clk => mem[27][80].CLK
clk => mem[27][81].CLK
clk => mem[27][82].CLK
clk => mem[27][83].CLK
clk => mem[27][84].CLK
clk => mem[27][85].CLK
clk => mem[27][86].CLK
clk => mem[27][87].CLK
clk => mem[27][88].CLK
clk => mem[27][89].CLK
clk => mem[27][90].CLK
clk => mem[27][91].CLK
clk => mem[27][92].CLK
clk => mem[27][93].CLK
clk => mem[27][94].CLK
clk => mem[27][95].CLK
clk => mem[27][96].CLK
clk => mem[27][97].CLK
clk => mem[27][98].CLK
clk => mem[27][99].CLK
clk => mem[27][100].CLK
clk => mem[27][101].CLK
clk => mem[27][102].CLK
clk => mem[27][103].CLK
clk => mem[27][104].CLK
clk => mem[27][105].CLK
clk => mem[26][0].CLK
clk => mem[26][1].CLK
clk => mem[26][2].CLK
clk => mem[26][3].CLK
clk => mem[26][4].CLK
clk => mem[26][5].CLK
clk => mem[26][6].CLK
clk => mem[26][7].CLK
clk => mem[26][8].CLK
clk => mem[26][9].CLK
clk => mem[26][10].CLK
clk => mem[26][11].CLK
clk => mem[26][12].CLK
clk => mem[26][13].CLK
clk => mem[26][14].CLK
clk => mem[26][15].CLK
clk => mem[26][16].CLK
clk => mem[26][17].CLK
clk => mem[26][18].CLK
clk => mem[26][19].CLK
clk => mem[26][20].CLK
clk => mem[26][21].CLK
clk => mem[26][22].CLK
clk => mem[26][23].CLK
clk => mem[26][24].CLK
clk => mem[26][25].CLK
clk => mem[26][26].CLK
clk => mem[26][27].CLK
clk => mem[26][28].CLK
clk => mem[26][29].CLK
clk => mem[26][30].CLK
clk => mem[26][31].CLK
clk => mem[26][32].CLK
clk => mem[26][33].CLK
clk => mem[26][34].CLK
clk => mem[26][35].CLK
clk => mem[26][36].CLK
clk => mem[26][37].CLK
clk => mem[26][38].CLK
clk => mem[26][39].CLK
clk => mem[26][40].CLK
clk => mem[26][41].CLK
clk => mem[26][42].CLK
clk => mem[26][43].CLK
clk => mem[26][44].CLK
clk => mem[26][45].CLK
clk => mem[26][46].CLK
clk => mem[26][47].CLK
clk => mem[26][48].CLK
clk => mem[26][49].CLK
clk => mem[26][50].CLK
clk => mem[26][51].CLK
clk => mem[26][52].CLK
clk => mem[26][53].CLK
clk => mem[26][54].CLK
clk => mem[26][55].CLK
clk => mem[26][56].CLK
clk => mem[26][57].CLK
clk => mem[26][58].CLK
clk => mem[26][59].CLK
clk => mem[26][60].CLK
clk => mem[26][61].CLK
clk => mem[26][62].CLK
clk => mem[26][63].CLK
clk => mem[26][64].CLK
clk => mem[26][65].CLK
clk => mem[26][66].CLK
clk => mem[26][67].CLK
clk => mem[26][68].CLK
clk => mem[26][69].CLK
clk => mem[26][70].CLK
clk => mem[26][71].CLK
clk => mem[26][72].CLK
clk => mem[26][73].CLK
clk => mem[26][74].CLK
clk => mem[26][75].CLK
clk => mem[26][76].CLK
clk => mem[26][77].CLK
clk => mem[26][78].CLK
clk => mem[26][79].CLK
clk => mem[26][80].CLK
clk => mem[26][81].CLK
clk => mem[26][82].CLK
clk => mem[26][83].CLK
clk => mem[26][84].CLK
clk => mem[26][85].CLK
clk => mem[26][86].CLK
clk => mem[26][87].CLK
clk => mem[26][88].CLK
clk => mem[26][89].CLK
clk => mem[26][90].CLK
clk => mem[26][91].CLK
clk => mem[26][92].CLK
clk => mem[26][93].CLK
clk => mem[26][94].CLK
clk => mem[26][95].CLK
clk => mem[26][96].CLK
clk => mem[26][97].CLK
clk => mem[26][98].CLK
clk => mem[26][99].CLK
clk => mem[26][100].CLK
clk => mem[26][101].CLK
clk => mem[26][102].CLK
clk => mem[26][103].CLK
clk => mem[26][104].CLK
clk => mem[26][105].CLK
clk => mem[25][0].CLK
clk => mem[25][1].CLK
clk => mem[25][2].CLK
clk => mem[25][3].CLK
clk => mem[25][4].CLK
clk => mem[25][5].CLK
clk => mem[25][6].CLK
clk => mem[25][7].CLK
clk => mem[25][8].CLK
clk => mem[25][9].CLK
clk => mem[25][10].CLK
clk => mem[25][11].CLK
clk => mem[25][12].CLK
clk => mem[25][13].CLK
clk => mem[25][14].CLK
clk => mem[25][15].CLK
clk => mem[25][16].CLK
clk => mem[25][17].CLK
clk => mem[25][18].CLK
clk => mem[25][19].CLK
clk => mem[25][20].CLK
clk => mem[25][21].CLK
clk => mem[25][22].CLK
clk => mem[25][23].CLK
clk => mem[25][24].CLK
clk => mem[25][25].CLK
clk => mem[25][26].CLK
clk => mem[25][27].CLK
clk => mem[25][28].CLK
clk => mem[25][29].CLK
clk => mem[25][30].CLK
clk => mem[25][31].CLK
clk => mem[25][32].CLK
clk => mem[25][33].CLK
clk => mem[25][34].CLK
clk => mem[25][35].CLK
clk => mem[25][36].CLK
clk => mem[25][37].CLK
clk => mem[25][38].CLK
clk => mem[25][39].CLK
clk => mem[25][40].CLK
clk => mem[25][41].CLK
clk => mem[25][42].CLK
clk => mem[25][43].CLK
clk => mem[25][44].CLK
clk => mem[25][45].CLK
clk => mem[25][46].CLK
clk => mem[25][47].CLK
clk => mem[25][48].CLK
clk => mem[25][49].CLK
clk => mem[25][50].CLK
clk => mem[25][51].CLK
clk => mem[25][52].CLK
clk => mem[25][53].CLK
clk => mem[25][54].CLK
clk => mem[25][55].CLK
clk => mem[25][56].CLK
clk => mem[25][57].CLK
clk => mem[25][58].CLK
clk => mem[25][59].CLK
clk => mem[25][60].CLK
clk => mem[25][61].CLK
clk => mem[25][62].CLK
clk => mem[25][63].CLK
clk => mem[25][64].CLK
clk => mem[25][65].CLK
clk => mem[25][66].CLK
clk => mem[25][67].CLK
clk => mem[25][68].CLK
clk => mem[25][69].CLK
clk => mem[25][70].CLK
clk => mem[25][71].CLK
clk => mem[25][72].CLK
clk => mem[25][73].CLK
clk => mem[25][74].CLK
clk => mem[25][75].CLK
clk => mem[25][76].CLK
clk => mem[25][77].CLK
clk => mem[25][78].CLK
clk => mem[25][79].CLK
clk => mem[25][80].CLK
clk => mem[25][81].CLK
clk => mem[25][82].CLK
clk => mem[25][83].CLK
clk => mem[25][84].CLK
clk => mem[25][85].CLK
clk => mem[25][86].CLK
clk => mem[25][87].CLK
clk => mem[25][88].CLK
clk => mem[25][89].CLK
clk => mem[25][90].CLK
clk => mem[25][91].CLK
clk => mem[25][92].CLK
clk => mem[25][93].CLK
clk => mem[25][94].CLK
clk => mem[25][95].CLK
clk => mem[25][96].CLK
clk => mem[25][97].CLK
clk => mem[25][98].CLK
clk => mem[25][99].CLK
clk => mem[25][100].CLK
clk => mem[25][101].CLK
clk => mem[25][102].CLK
clk => mem[25][103].CLK
clk => mem[25][104].CLK
clk => mem[25][105].CLK
clk => mem[24][0].CLK
clk => mem[24][1].CLK
clk => mem[24][2].CLK
clk => mem[24][3].CLK
clk => mem[24][4].CLK
clk => mem[24][5].CLK
clk => mem[24][6].CLK
clk => mem[24][7].CLK
clk => mem[24][8].CLK
clk => mem[24][9].CLK
clk => mem[24][10].CLK
clk => mem[24][11].CLK
clk => mem[24][12].CLK
clk => mem[24][13].CLK
clk => mem[24][14].CLK
clk => mem[24][15].CLK
clk => mem[24][16].CLK
clk => mem[24][17].CLK
clk => mem[24][18].CLK
clk => mem[24][19].CLK
clk => mem[24][20].CLK
clk => mem[24][21].CLK
clk => mem[24][22].CLK
clk => mem[24][23].CLK
clk => mem[24][24].CLK
clk => mem[24][25].CLK
clk => mem[24][26].CLK
clk => mem[24][27].CLK
clk => mem[24][28].CLK
clk => mem[24][29].CLK
clk => mem[24][30].CLK
clk => mem[24][31].CLK
clk => mem[24][32].CLK
clk => mem[24][33].CLK
clk => mem[24][34].CLK
clk => mem[24][35].CLK
clk => mem[24][36].CLK
clk => mem[24][37].CLK
clk => mem[24][38].CLK
clk => mem[24][39].CLK
clk => mem[24][40].CLK
clk => mem[24][41].CLK
clk => mem[24][42].CLK
clk => mem[24][43].CLK
clk => mem[24][44].CLK
clk => mem[24][45].CLK
clk => mem[24][46].CLK
clk => mem[24][47].CLK
clk => mem[24][48].CLK
clk => mem[24][49].CLK
clk => mem[24][50].CLK
clk => mem[24][51].CLK
clk => mem[24][52].CLK
clk => mem[24][53].CLK
clk => mem[24][54].CLK
clk => mem[24][55].CLK
clk => mem[24][56].CLK
clk => mem[24][57].CLK
clk => mem[24][58].CLK
clk => mem[24][59].CLK
clk => mem[24][60].CLK
clk => mem[24][61].CLK
clk => mem[24][62].CLK
clk => mem[24][63].CLK
clk => mem[24][64].CLK
clk => mem[24][65].CLK
clk => mem[24][66].CLK
clk => mem[24][67].CLK
clk => mem[24][68].CLK
clk => mem[24][69].CLK
clk => mem[24][70].CLK
clk => mem[24][71].CLK
clk => mem[24][72].CLK
clk => mem[24][73].CLK
clk => mem[24][74].CLK
clk => mem[24][75].CLK
clk => mem[24][76].CLK
clk => mem[24][77].CLK
clk => mem[24][78].CLK
clk => mem[24][79].CLK
clk => mem[24][80].CLK
clk => mem[24][81].CLK
clk => mem[24][82].CLK
clk => mem[24][83].CLK
clk => mem[24][84].CLK
clk => mem[24][85].CLK
clk => mem[24][86].CLK
clk => mem[24][87].CLK
clk => mem[24][88].CLK
clk => mem[24][89].CLK
clk => mem[24][90].CLK
clk => mem[24][91].CLK
clk => mem[24][92].CLK
clk => mem[24][93].CLK
clk => mem[24][94].CLK
clk => mem[24][95].CLK
clk => mem[24][96].CLK
clk => mem[24][97].CLK
clk => mem[24][98].CLK
clk => mem[24][99].CLK
clk => mem[24][100].CLK
clk => mem[24][101].CLK
clk => mem[24][102].CLK
clk => mem[24][103].CLK
clk => mem[24][104].CLK
clk => mem[24][105].CLK
clk => mem[23][0].CLK
clk => mem[23][1].CLK
clk => mem[23][2].CLK
clk => mem[23][3].CLK
clk => mem[23][4].CLK
clk => mem[23][5].CLK
clk => mem[23][6].CLK
clk => mem[23][7].CLK
clk => mem[23][8].CLK
clk => mem[23][9].CLK
clk => mem[23][10].CLK
clk => mem[23][11].CLK
clk => mem[23][12].CLK
clk => mem[23][13].CLK
clk => mem[23][14].CLK
clk => mem[23][15].CLK
clk => mem[23][16].CLK
clk => mem[23][17].CLK
clk => mem[23][18].CLK
clk => mem[23][19].CLK
clk => mem[23][20].CLK
clk => mem[23][21].CLK
clk => mem[23][22].CLK
clk => mem[23][23].CLK
clk => mem[23][24].CLK
clk => mem[23][25].CLK
clk => mem[23][26].CLK
clk => mem[23][27].CLK
clk => mem[23][28].CLK
clk => mem[23][29].CLK
clk => mem[23][30].CLK
clk => mem[23][31].CLK
clk => mem[23][32].CLK
clk => mem[23][33].CLK
clk => mem[23][34].CLK
clk => mem[23][35].CLK
clk => mem[23][36].CLK
clk => mem[23][37].CLK
clk => mem[23][38].CLK
clk => mem[23][39].CLK
clk => mem[23][40].CLK
clk => mem[23][41].CLK
clk => mem[23][42].CLK
clk => mem[23][43].CLK
clk => mem[23][44].CLK
clk => mem[23][45].CLK
clk => mem[23][46].CLK
clk => mem[23][47].CLK
clk => mem[23][48].CLK
clk => mem[23][49].CLK
clk => mem[23][50].CLK
clk => mem[23][51].CLK
clk => mem[23][52].CLK
clk => mem[23][53].CLK
clk => mem[23][54].CLK
clk => mem[23][55].CLK
clk => mem[23][56].CLK
clk => mem[23][57].CLK
clk => mem[23][58].CLK
clk => mem[23][59].CLK
clk => mem[23][60].CLK
clk => mem[23][61].CLK
clk => mem[23][62].CLK
clk => mem[23][63].CLK
clk => mem[23][64].CLK
clk => mem[23][65].CLK
clk => mem[23][66].CLK
clk => mem[23][67].CLK
clk => mem[23][68].CLK
clk => mem[23][69].CLK
clk => mem[23][70].CLK
clk => mem[23][71].CLK
clk => mem[23][72].CLK
clk => mem[23][73].CLK
clk => mem[23][74].CLK
clk => mem[23][75].CLK
clk => mem[23][76].CLK
clk => mem[23][77].CLK
clk => mem[23][78].CLK
clk => mem[23][79].CLK
clk => mem[23][80].CLK
clk => mem[23][81].CLK
clk => mem[23][82].CLK
clk => mem[23][83].CLK
clk => mem[23][84].CLK
clk => mem[23][85].CLK
clk => mem[23][86].CLK
clk => mem[23][87].CLK
clk => mem[23][88].CLK
clk => mem[23][89].CLK
clk => mem[23][90].CLK
clk => mem[23][91].CLK
clk => mem[23][92].CLK
clk => mem[23][93].CLK
clk => mem[23][94].CLK
clk => mem[23][95].CLK
clk => mem[23][96].CLK
clk => mem[23][97].CLK
clk => mem[23][98].CLK
clk => mem[23][99].CLK
clk => mem[23][100].CLK
clk => mem[23][101].CLK
clk => mem[23][102].CLK
clk => mem[23][103].CLK
clk => mem[23][104].CLK
clk => mem[23][105].CLK
clk => mem[22][0].CLK
clk => mem[22][1].CLK
clk => mem[22][2].CLK
clk => mem[22][3].CLK
clk => mem[22][4].CLK
clk => mem[22][5].CLK
clk => mem[22][6].CLK
clk => mem[22][7].CLK
clk => mem[22][8].CLK
clk => mem[22][9].CLK
clk => mem[22][10].CLK
clk => mem[22][11].CLK
clk => mem[22][12].CLK
clk => mem[22][13].CLK
clk => mem[22][14].CLK
clk => mem[22][15].CLK
clk => mem[22][16].CLK
clk => mem[22][17].CLK
clk => mem[22][18].CLK
clk => mem[22][19].CLK
clk => mem[22][20].CLK
clk => mem[22][21].CLK
clk => mem[22][22].CLK
clk => mem[22][23].CLK
clk => mem[22][24].CLK
clk => mem[22][25].CLK
clk => mem[22][26].CLK
clk => mem[22][27].CLK
clk => mem[22][28].CLK
clk => mem[22][29].CLK
clk => mem[22][30].CLK
clk => mem[22][31].CLK
clk => mem[22][32].CLK
clk => mem[22][33].CLK
clk => mem[22][34].CLK
clk => mem[22][35].CLK
clk => mem[22][36].CLK
clk => mem[22][37].CLK
clk => mem[22][38].CLK
clk => mem[22][39].CLK
clk => mem[22][40].CLK
clk => mem[22][41].CLK
clk => mem[22][42].CLK
clk => mem[22][43].CLK
clk => mem[22][44].CLK
clk => mem[22][45].CLK
clk => mem[22][46].CLK
clk => mem[22][47].CLK
clk => mem[22][48].CLK
clk => mem[22][49].CLK
clk => mem[22][50].CLK
clk => mem[22][51].CLK
clk => mem[22][52].CLK
clk => mem[22][53].CLK
clk => mem[22][54].CLK
clk => mem[22][55].CLK
clk => mem[22][56].CLK
clk => mem[22][57].CLK
clk => mem[22][58].CLK
clk => mem[22][59].CLK
clk => mem[22][60].CLK
clk => mem[22][61].CLK
clk => mem[22][62].CLK
clk => mem[22][63].CLK
clk => mem[22][64].CLK
clk => mem[22][65].CLK
clk => mem[22][66].CLK
clk => mem[22][67].CLK
clk => mem[22][68].CLK
clk => mem[22][69].CLK
clk => mem[22][70].CLK
clk => mem[22][71].CLK
clk => mem[22][72].CLK
clk => mem[22][73].CLK
clk => mem[22][74].CLK
clk => mem[22][75].CLK
clk => mem[22][76].CLK
clk => mem[22][77].CLK
clk => mem[22][78].CLK
clk => mem[22][79].CLK
clk => mem[22][80].CLK
clk => mem[22][81].CLK
clk => mem[22][82].CLK
clk => mem[22][83].CLK
clk => mem[22][84].CLK
clk => mem[22][85].CLK
clk => mem[22][86].CLK
clk => mem[22][87].CLK
clk => mem[22][88].CLK
clk => mem[22][89].CLK
clk => mem[22][90].CLK
clk => mem[22][91].CLK
clk => mem[22][92].CLK
clk => mem[22][93].CLK
clk => mem[22][94].CLK
clk => mem[22][95].CLK
clk => mem[22][96].CLK
clk => mem[22][97].CLK
clk => mem[22][98].CLK
clk => mem[22][99].CLK
clk => mem[22][100].CLK
clk => mem[22][101].CLK
clk => mem[22][102].CLK
clk => mem[22][103].CLK
clk => mem[22][104].CLK
clk => mem[22][105].CLK
clk => mem[21][0].CLK
clk => mem[21][1].CLK
clk => mem[21][2].CLK
clk => mem[21][3].CLK
clk => mem[21][4].CLK
clk => mem[21][5].CLK
clk => mem[21][6].CLK
clk => mem[21][7].CLK
clk => mem[21][8].CLK
clk => mem[21][9].CLK
clk => mem[21][10].CLK
clk => mem[21][11].CLK
clk => mem[21][12].CLK
clk => mem[21][13].CLK
clk => mem[21][14].CLK
clk => mem[21][15].CLK
clk => mem[21][16].CLK
clk => mem[21][17].CLK
clk => mem[21][18].CLK
clk => mem[21][19].CLK
clk => mem[21][20].CLK
clk => mem[21][21].CLK
clk => mem[21][22].CLK
clk => mem[21][23].CLK
clk => mem[21][24].CLK
clk => mem[21][25].CLK
clk => mem[21][26].CLK
clk => mem[21][27].CLK
clk => mem[21][28].CLK
clk => mem[21][29].CLK
clk => mem[21][30].CLK
clk => mem[21][31].CLK
clk => mem[21][32].CLK
clk => mem[21][33].CLK
clk => mem[21][34].CLK
clk => mem[21][35].CLK
clk => mem[21][36].CLK
clk => mem[21][37].CLK
clk => mem[21][38].CLK
clk => mem[21][39].CLK
clk => mem[21][40].CLK
clk => mem[21][41].CLK
clk => mem[21][42].CLK
clk => mem[21][43].CLK
clk => mem[21][44].CLK
clk => mem[21][45].CLK
clk => mem[21][46].CLK
clk => mem[21][47].CLK
clk => mem[21][48].CLK
clk => mem[21][49].CLK
clk => mem[21][50].CLK
clk => mem[21][51].CLK
clk => mem[21][52].CLK
clk => mem[21][53].CLK
clk => mem[21][54].CLK
clk => mem[21][55].CLK
clk => mem[21][56].CLK
clk => mem[21][57].CLK
clk => mem[21][58].CLK
clk => mem[21][59].CLK
clk => mem[21][60].CLK
clk => mem[21][61].CLK
clk => mem[21][62].CLK
clk => mem[21][63].CLK
clk => mem[21][64].CLK
clk => mem[21][65].CLK
clk => mem[21][66].CLK
clk => mem[21][67].CLK
clk => mem[21][68].CLK
clk => mem[21][69].CLK
clk => mem[21][70].CLK
clk => mem[21][71].CLK
clk => mem[21][72].CLK
clk => mem[21][73].CLK
clk => mem[21][74].CLK
clk => mem[21][75].CLK
clk => mem[21][76].CLK
clk => mem[21][77].CLK
clk => mem[21][78].CLK
clk => mem[21][79].CLK
clk => mem[21][80].CLK
clk => mem[21][81].CLK
clk => mem[21][82].CLK
clk => mem[21][83].CLK
clk => mem[21][84].CLK
clk => mem[21][85].CLK
clk => mem[21][86].CLK
clk => mem[21][87].CLK
clk => mem[21][88].CLK
clk => mem[21][89].CLK
clk => mem[21][90].CLK
clk => mem[21][91].CLK
clk => mem[21][92].CLK
clk => mem[21][93].CLK
clk => mem[21][94].CLK
clk => mem[21][95].CLK
clk => mem[21][96].CLK
clk => mem[21][97].CLK
clk => mem[21][98].CLK
clk => mem[21][99].CLK
clk => mem[21][100].CLK
clk => mem[21][101].CLK
clk => mem[21][102].CLK
clk => mem[21][103].CLK
clk => mem[21][104].CLK
clk => mem[21][105].CLK
clk => mem[20][0].CLK
clk => mem[20][1].CLK
clk => mem[20][2].CLK
clk => mem[20][3].CLK
clk => mem[20][4].CLK
clk => mem[20][5].CLK
clk => mem[20][6].CLK
clk => mem[20][7].CLK
clk => mem[20][8].CLK
clk => mem[20][9].CLK
clk => mem[20][10].CLK
clk => mem[20][11].CLK
clk => mem[20][12].CLK
clk => mem[20][13].CLK
clk => mem[20][14].CLK
clk => mem[20][15].CLK
clk => mem[20][16].CLK
clk => mem[20][17].CLK
clk => mem[20][18].CLK
clk => mem[20][19].CLK
clk => mem[20][20].CLK
clk => mem[20][21].CLK
clk => mem[20][22].CLK
clk => mem[20][23].CLK
clk => mem[20][24].CLK
clk => mem[20][25].CLK
clk => mem[20][26].CLK
clk => mem[20][27].CLK
clk => mem[20][28].CLK
clk => mem[20][29].CLK
clk => mem[20][30].CLK
clk => mem[20][31].CLK
clk => mem[20][32].CLK
clk => mem[20][33].CLK
clk => mem[20][34].CLK
clk => mem[20][35].CLK
clk => mem[20][36].CLK
clk => mem[20][37].CLK
clk => mem[20][38].CLK
clk => mem[20][39].CLK
clk => mem[20][40].CLK
clk => mem[20][41].CLK
clk => mem[20][42].CLK
clk => mem[20][43].CLK
clk => mem[20][44].CLK
clk => mem[20][45].CLK
clk => mem[20][46].CLK
clk => mem[20][47].CLK
clk => mem[20][48].CLK
clk => mem[20][49].CLK
clk => mem[20][50].CLK
clk => mem[20][51].CLK
clk => mem[20][52].CLK
clk => mem[20][53].CLK
clk => mem[20][54].CLK
clk => mem[20][55].CLK
clk => mem[20][56].CLK
clk => mem[20][57].CLK
clk => mem[20][58].CLK
clk => mem[20][59].CLK
clk => mem[20][60].CLK
clk => mem[20][61].CLK
clk => mem[20][62].CLK
clk => mem[20][63].CLK
clk => mem[20][64].CLK
clk => mem[20][65].CLK
clk => mem[20][66].CLK
clk => mem[20][67].CLK
clk => mem[20][68].CLK
clk => mem[20][69].CLK
clk => mem[20][70].CLK
clk => mem[20][71].CLK
clk => mem[20][72].CLK
clk => mem[20][73].CLK
clk => mem[20][74].CLK
clk => mem[20][75].CLK
clk => mem[20][76].CLK
clk => mem[20][77].CLK
clk => mem[20][78].CLK
clk => mem[20][79].CLK
clk => mem[20][80].CLK
clk => mem[20][81].CLK
clk => mem[20][82].CLK
clk => mem[20][83].CLK
clk => mem[20][84].CLK
clk => mem[20][85].CLK
clk => mem[20][86].CLK
clk => mem[20][87].CLK
clk => mem[20][88].CLK
clk => mem[20][89].CLK
clk => mem[20][90].CLK
clk => mem[20][91].CLK
clk => mem[20][92].CLK
clk => mem[20][93].CLK
clk => mem[20][94].CLK
clk => mem[20][95].CLK
clk => mem[20][96].CLK
clk => mem[20][97].CLK
clk => mem[20][98].CLK
clk => mem[20][99].CLK
clk => mem[20][100].CLK
clk => mem[20][101].CLK
clk => mem[20][102].CLK
clk => mem[20][103].CLK
clk => mem[20][104].CLK
clk => mem[20][105].CLK
clk => mem[19][0].CLK
clk => mem[19][1].CLK
clk => mem[19][2].CLK
clk => mem[19][3].CLK
clk => mem[19][4].CLK
clk => mem[19][5].CLK
clk => mem[19][6].CLK
clk => mem[19][7].CLK
clk => mem[19][8].CLK
clk => mem[19][9].CLK
clk => mem[19][10].CLK
clk => mem[19][11].CLK
clk => mem[19][12].CLK
clk => mem[19][13].CLK
clk => mem[19][14].CLK
clk => mem[19][15].CLK
clk => mem[19][16].CLK
clk => mem[19][17].CLK
clk => mem[19][18].CLK
clk => mem[19][19].CLK
clk => mem[19][20].CLK
clk => mem[19][21].CLK
clk => mem[19][22].CLK
clk => mem[19][23].CLK
clk => mem[19][24].CLK
clk => mem[19][25].CLK
clk => mem[19][26].CLK
clk => mem[19][27].CLK
clk => mem[19][28].CLK
clk => mem[19][29].CLK
clk => mem[19][30].CLK
clk => mem[19][31].CLK
clk => mem[19][32].CLK
clk => mem[19][33].CLK
clk => mem[19][34].CLK
clk => mem[19][35].CLK
clk => mem[19][36].CLK
clk => mem[19][37].CLK
clk => mem[19][38].CLK
clk => mem[19][39].CLK
clk => mem[19][40].CLK
clk => mem[19][41].CLK
clk => mem[19][42].CLK
clk => mem[19][43].CLK
clk => mem[19][44].CLK
clk => mem[19][45].CLK
clk => mem[19][46].CLK
clk => mem[19][47].CLK
clk => mem[19][48].CLK
clk => mem[19][49].CLK
clk => mem[19][50].CLK
clk => mem[19][51].CLK
clk => mem[19][52].CLK
clk => mem[19][53].CLK
clk => mem[19][54].CLK
clk => mem[19][55].CLK
clk => mem[19][56].CLK
clk => mem[19][57].CLK
clk => mem[19][58].CLK
clk => mem[19][59].CLK
clk => mem[19][60].CLK
clk => mem[19][61].CLK
clk => mem[19][62].CLK
clk => mem[19][63].CLK
clk => mem[19][64].CLK
clk => mem[19][65].CLK
clk => mem[19][66].CLK
clk => mem[19][67].CLK
clk => mem[19][68].CLK
clk => mem[19][69].CLK
clk => mem[19][70].CLK
clk => mem[19][71].CLK
clk => mem[19][72].CLK
clk => mem[19][73].CLK
clk => mem[19][74].CLK
clk => mem[19][75].CLK
clk => mem[19][76].CLK
clk => mem[19][77].CLK
clk => mem[19][78].CLK
clk => mem[19][79].CLK
clk => mem[19][80].CLK
clk => mem[19][81].CLK
clk => mem[19][82].CLK
clk => mem[19][83].CLK
clk => mem[19][84].CLK
clk => mem[19][85].CLK
clk => mem[19][86].CLK
clk => mem[19][87].CLK
clk => mem[19][88].CLK
clk => mem[19][89].CLK
clk => mem[19][90].CLK
clk => mem[19][91].CLK
clk => mem[19][92].CLK
clk => mem[19][93].CLK
clk => mem[19][94].CLK
clk => mem[19][95].CLK
clk => mem[19][96].CLK
clk => mem[19][97].CLK
clk => mem[19][98].CLK
clk => mem[19][99].CLK
clk => mem[19][100].CLK
clk => mem[19][101].CLK
clk => mem[19][102].CLK
clk => mem[19][103].CLK
clk => mem[19][104].CLK
clk => mem[19][105].CLK
clk => mem[18][0].CLK
clk => mem[18][1].CLK
clk => mem[18][2].CLK
clk => mem[18][3].CLK
clk => mem[18][4].CLK
clk => mem[18][5].CLK
clk => mem[18][6].CLK
clk => mem[18][7].CLK
clk => mem[18][8].CLK
clk => mem[18][9].CLK
clk => mem[18][10].CLK
clk => mem[18][11].CLK
clk => mem[18][12].CLK
clk => mem[18][13].CLK
clk => mem[18][14].CLK
clk => mem[18][15].CLK
clk => mem[18][16].CLK
clk => mem[18][17].CLK
clk => mem[18][18].CLK
clk => mem[18][19].CLK
clk => mem[18][20].CLK
clk => mem[18][21].CLK
clk => mem[18][22].CLK
clk => mem[18][23].CLK
clk => mem[18][24].CLK
clk => mem[18][25].CLK
clk => mem[18][26].CLK
clk => mem[18][27].CLK
clk => mem[18][28].CLK
clk => mem[18][29].CLK
clk => mem[18][30].CLK
clk => mem[18][31].CLK
clk => mem[18][32].CLK
clk => mem[18][33].CLK
clk => mem[18][34].CLK
clk => mem[18][35].CLK
clk => mem[18][36].CLK
clk => mem[18][37].CLK
clk => mem[18][38].CLK
clk => mem[18][39].CLK
clk => mem[18][40].CLK
clk => mem[18][41].CLK
clk => mem[18][42].CLK
clk => mem[18][43].CLK
clk => mem[18][44].CLK
clk => mem[18][45].CLK
clk => mem[18][46].CLK
clk => mem[18][47].CLK
clk => mem[18][48].CLK
clk => mem[18][49].CLK
clk => mem[18][50].CLK
clk => mem[18][51].CLK
clk => mem[18][52].CLK
clk => mem[18][53].CLK
clk => mem[18][54].CLK
clk => mem[18][55].CLK
clk => mem[18][56].CLK
clk => mem[18][57].CLK
clk => mem[18][58].CLK
clk => mem[18][59].CLK
clk => mem[18][60].CLK
clk => mem[18][61].CLK
clk => mem[18][62].CLK
clk => mem[18][63].CLK
clk => mem[18][64].CLK
clk => mem[18][65].CLK
clk => mem[18][66].CLK
clk => mem[18][67].CLK
clk => mem[18][68].CLK
clk => mem[18][69].CLK
clk => mem[18][70].CLK
clk => mem[18][71].CLK
clk => mem[18][72].CLK
clk => mem[18][73].CLK
clk => mem[18][74].CLK
clk => mem[18][75].CLK
clk => mem[18][76].CLK
clk => mem[18][77].CLK
clk => mem[18][78].CLK
clk => mem[18][79].CLK
clk => mem[18][80].CLK
clk => mem[18][81].CLK
clk => mem[18][82].CLK
clk => mem[18][83].CLK
clk => mem[18][84].CLK
clk => mem[18][85].CLK
clk => mem[18][86].CLK
clk => mem[18][87].CLK
clk => mem[18][88].CLK
clk => mem[18][89].CLK
clk => mem[18][90].CLK
clk => mem[18][91].CLK
clk => mem[18][92].CLK
clk => mem[18][93].CLK
clk => mem[18][94].CLK
clk => mem[18][95].CLK
clk => mem[18][96].CLK
clk => mem[18][97].CLK
clk => mem[18][98].CLK
clk => mem[18][99].CLK
clk => mem[18][100].CLK
clk => mem[18][101].CLK
clk => mem[18][102].CLK
clk => mem[18][103].CLK
clk => mem[18][104].CLK
clk => mem[18][105].CLK
clk => mem[17][0].CLK
clk => mem[17][1].CLK
clk => mem[17][2].CLK
clk => mem[17][3].CLK
clk => mem[17][4].CLK
clk => mem[17][5].CLK
clk => mem[17][6].CLK
clk => mem[17][7].CLK
clk => mem[17][8].CLK
clk => mem[17][9].CLK
clk => mem[17][10].CLK
clk => mem[17][11].CLK
clk => mem[17][12].CLK
clk => mem[17][13].CLK
clk => mem[17][14].CLK
clk => mem[17][15].CLK
clk => mem[17][16].CLK
clk => mem[17][17].CLK
clk => mem[17][18].CLK
clk => mem[17][19].CLK
clk => mem[17][20].CLK
clk => mem[17][21].CLK
clk => mem[17][22].CLK
clk => mem[17][23].CLK
clk => mem[17][24].CLK
clk => mem[17][25].CLK
clk => mem[17][26].CLK
clk => mem[17][27].CLK
clk => mem[17][28].CLK
clk => mem[17][29].CLK
clk => mem[17][30].CLK
clk => mem[17][31].CLK
clk => mem[17][32].CLK
clk => mem[17][33].CLK
clk => mem[17][34].CLK
clk => mem[17][35].CLK
clk => mem[17][36].CLK
clk => mem[17][37].CLK
clk => mem[17][38].CLK
clk => mem[17][39].CLK
clk => mem[17][40].CLK
clk => mem[17][41].CLK
clk => mem[17][42].CLK
clk => mem[17][43].CLK
clk => mem[17][44].CLK
clk => mem[17][45].CLK
clk => mem[17][46].CLK
clk => mem[17][47].CLK
clk => mem[17][48].CLK
clk => mem[17][49].CLK
clk => mem[17][50].CLK
clk => mem[17][51].CLK
clk => mem[17][52].CLK
clk => mem[17][53].CLK
clk => mem[17][54].CLK
clk => mem[17][55].CLK
clk => mem[17][56].CLK
clk => mem[17][57].CLK
clk => mem[17][58].CLK
clk => mem[17][59].CLK
clk => mem[17][60].CLK
clk => mem[17][61].CLK
clk => mem[17][62].CLK
clk => mem[17][63].CLK
clk => mem[17][64].CLK
clk => mem[17][65].CLK
clk => mem[17][66].CLK
clk => mem[17][67].CLK
clk => mem[17][68].CLK
clk => mem[17][69].CLK
clk => mem[17][70].CLK
clk => mem[17][71].CLK
clk => mem[17][72].CLK
clk => mem[17][73].CLK
clk => mem[17][74].CLK
clk => mem[17][75].CLK
clk => mem[17][76].CLK
clk => mem[17][77].CLK
clk => mem[17][78].CLK
clk => mem[17][79].CLK
clk => mem[17][80].CLK
clk => mem[17][81].CLK
clk => mem[17][82].CLK
clk => mem[17][83].CLK
clk => mem[17][84].CLK
clk => mem[17][85].CLK
clk => mem[17][86].CLK
clk => mem[17][87].CLK
clk => mem[17][88].CLK
clk => mem[17][89].CLK
clk => mem[17][90].CLK
clk => mem[17][91].CLK
clk => mem[17][92].CLK
clk => mem[17][93].CLK
clk => mem[17][94].CLK
clk => mem[17][95].CLK
clk => mem[17][96].CLK
clk => mem[17][97].CLK
clk => mem[17][98].CLK
clk => mem[17][99].CLK
clk => mem[17][100].CLK
clk => mem[17][101].CLK
clk => mem[17][102].CLK
clk => mem[17][103].CLK
clk => mem[17][104].CLK
clk => mem[17][105].CLK
clk => mem[16][0].CLK
clk => mem[16][1].CLK
clk => mem[16][2].CLK
clk => mem[16][3].CLK
clk => mem[16][4].CLK
clk => mem[16][5].CLK
clk => mem[16][6].CLK
clk => mem[16][7].CLK
clk => mem[16][8].CLK
clk => mem[16][9].CLK
clk => mem[16][10].CLK
clk => mem[16][11].CLK
clk => mem[16][12].CLK
clk => mem[16][13].CLK
clk => mem[16][14].CLK
clk => mem[16][15].CLK
clk => mem[16][16].CLK
clk => mem[16][17].CLK
clk => mem[16][18].CLK
clk => mem[16][19].CLK
clk => mem[16][20].CLK
clk => mem[16][21].CLK
clk => mem[16][22].CLK
clk => mem[16][23].CLK
clk => mem[16][24].CLK
clk => mem[16][25].CLK
clk => mem[16][26].CLK
clk => mem[16][27].CLK
clk => mem[16][28].CLK
clk => mem[16][29].CLK
clk => mem[16][30].CLK
clk => mem[16][31].CLK
clk => mem[16][32].CLK
clk => mem[16][33].CLK
clk => mem[16][34].CLK
clk => mem[16][35].CLK
clk => mem[16][36].CLK
clk => mem[16][37].CLK
clk => mem[16][38].CLK
clk => mem[16][39].CLK
clk => mem[16][40].CLK
clk => mem[16][41].CLK
clk => mem[16][42].CLK
clk => mem[16][43].CLK
clk => mem[16][44].CLK
clk => mem[16][45].CLK
clk => mem[16][46].CLK
clk => mem[16][47].CLK
clk => mem[16][48].CLK
clk => mem[16][49].CLK
clk => mem[16][50].CLK
clk => mem[16][51].CLK
clk => mem[16][52].CLK
clk => mem[16][53].CLK
clk => mem[16][54].CLK
clk => mem[16][55].CLK
clk => mem[16][56].CLK
clk => mem[16][57].CLK
clk => mem[16][58].CLK
clk => mem[16][59].CLK
clk => mem[16][60].CLK
clk => mem[16][61].CLK
clk => mem[16][62].CLK
clk => mem[16][63].CLK
clk => mem[16][64].CLK
clk => mem[16][65].CLK
clk => mem[16][66].CLK
clk => mem[16][67].CLK
clk => mem[16][68].CLK
clk => mem[16][69].CLK
clk => mem[16][70].CLK
clk => mem[16][71].CLK
clk => mem[16][72].CLK
clk => mem[16][73].CLK
clk => mem[16][74].CLK
clk => mem[16][75].CLK
clk => mem[16][76].CLK
clk => mem[16][77].CLK
clk => mem[16][78].CLK
clk => mem[16][79].CLK
clk => mem[16][80].CLK
clk => mem[16][81].CLK
clk => mem[16][82].CLK
clk => mem[16][83].CLK
clk => mem[16][84].CLK
clk => mem[16][85].CLK
clk => mem[16][86].CLK
clk => mem[16][87].CLK
clk => mem[16][88].CLK
clk => mem[16][89].CLK
clk => mem[16][90].CLK
clk => mem[16][91].CLK
clk => mem[16][92].CLK
clk => mem[16][93].CLK
clk => mem[16][94].CLK
clk => mem[16][95].CLK
clk => mem[16][96].CLK
clk => mem[16][97].CLK
clk => mem[16][98].CLK
clk => mem[16][99].CLK
clk => mem[16][100].CLK
clk => mem[16][101].CLK
clk => mem[16][102].CLK
clk => mem[16][103].CLK
clk => mem[16][104].CLK
clk => mem[16][105].CLK
clk => mem[15][0].CLK
clk => mem[15][1].CLK
clk => mem[15][2].CLK
clk => mem[15][3].CLK
clk => mem[15][4].CLK
clk => mem[15][5].CLK
clk => mem[15][6].CLK
clk => mem[15][7].CLK
clk => mem[15][8].CLK
clk => mem[15][9].CLK
clk => mem[15][10].CLK
clk => mem[15][11].CLK
clk => mem[15][12].CLK
clk => mem[15][13].CLK
clk => mem[15][14].CLK
clk => mem[15][15].CLK
clk => mem[15][16].CLK
clk => mem[15][17].CLK
clk => mem[15][18].CLK
clk => mem[15][19].CLK
clk => mem[15][20].CLK
clk => mem[15][21].CLK
clk => mem[15][22].CLK
clk => mem[15][23].CLK
clk => mem[15][24].CLK
clk => mem[15][25].CLK
clk => mem[15][26].CLK
clk => mem[15][27].CLK
clk => mem[15][28].CLK
clk => mem[15][29].CLK
clk => mem[15][30].CLK
clk => mem[15][31].CLK
clk => mem[15][32].CLK
clk => mem[15][33].CLK
clk => mem[15][34].CLK
clk => mem[15][35].CLK
clk => mem[15][36].CLK
clk => mem[15][37].CLK
clk => mem[15][38].CLK
clk => mem[15][39].CLK
clk => mem[15][40].CLK
clk => mem[15][41].CLK
clk => mem[15][42].CLK
clk => mem[15][43].CLK
clk => mem[15][44].CLK
clk => mem[15][45].CLK
clk => mem[15][46].CLK
clk => mem[15][47].CLK
clk => mem[15][48].CLK
clk => mem[15][49].CLK
clk => mem[15][50].CLK
clk => mem[15][51].CLK
clk => mem[15][52].CLK
clk => mem[15][53].CLK
clk => mem[15][54].CLK
clk => mem[15][55].CLK
clk => mem[15][56].CLK
clk => mem[15][57].CLK
clk => mem[15][58].CLK
clk => mem[15][59].CLK
clk => mem[15][60].CLK
clk => mem[15][61].CLK
clk => mem[15][62].CLK
clk => mem[15][63].CLK
clk => mem[15][64].CLK
clk => mem[15][65].CLK
clk => mem[15][66].CLK
clk => mem[15][67].CLK
clk => mem[15][68].CLK
clk => mem[15][69].CLK
clk => mem[15][70].CLK
clk => mem[15][71].CLK
clk => mem[15][72].CLK
clk => mem[15][73].CLK
clk => mem[15][74].CLK
clk => mem[15][75].CLK
clk => mem[15][76].CLK
clk => mem[15][77].CLK
clk => mem[15][78].CLK
clk => mem[15][79].CLK
clk => mem[15][80].CLK
clk => mem[15][81].CLK
clk => mem[15][82].CLK
clk => mem[15][83].CLK
clk => mem[15][84].CLK
clk => mem[15][85].CLK
clk => mem[15][86].CLK
clk => mem[15][87].CLK
clk => mem[15][88].CLK
clk => mem[15][89].CLK
clk => mem[15][90].CLK
clk => mem[15][91].CLK
clk => mem[15][92].CLK
clk => mem[15][93].CLK
clk => mem[15][94].CLK
clk => mem[15][95].CLK
clk => mem[15][96].CLK
clk => mem[15][97].CLK
clk => mem[15][98].CLK
clk => mem[15][99].CLK
clk => mem[15][100].CLK
clk => mem[15][101].CLK
clk => mem[15][102].CLK
clk => mem[15][103].CLK
clk => mem[15][104].CLK
clk => mem[15][105].CLK
clk => mem[14][0].CLK
clk => mem[14][1].CLK
clk => mem[14][2].CLK
clk => mem[14][3].CLK
clk => mem[14][4].CLK
clk => mem[14][5].CLK
clk => mem[14][6].CLK
clk => mem[14][7].CLK
clk => mem[14][8].CLK
clk => mem[14][9].CLK
clk => mem[14][10].CLK
clk => mem[14][11].CLK
clk => mem[14][12].CLK
clk => mem[14][13].CLK
clk => mem[14][14].CLK
clk => mem[14][15].CLK
clk => mem[14][16].CLK
clk => mem[14][17].CLK
clk => mem[14][18].CLK
clk => mem[14][19].CLK
clk => mem[14][20].CLK
clk => mem[14][21].CLK
clk => mem[14][22].CLK
clk => mem[14][23].CLK
clk => mem[14][24].CLK
clk => mem[14][25].CLK
clk => mem[14][26].CLK
clk => mem[14][27].CLK
clk => mem[14][28].CLK
clk => mem[14][29].CLK
clk => mem[14][30].CLK
clk => mem[14][31].CLK
clk => mem[14][32].CLK
clk => mem[14][33].CLK
clk => mem[14][34].CLK
clk => mem[14][35].CLK
clk => mem[14][36].CLK
clk => mem[14][37].CLK
clk => mem[14][38].CLK
clk => mem[14][39].CLK
clk => mem[14][40].CLK
clk => mem[14][41].CLK
clk => mem[14][42].CLK
clk => mem[14][43].CLK
clk => mem[14][44].CLK
clk => mem[14][45].CLK
clk => mem[14][46].CLK
clk => mem[14][47].CLK
clk => mem[14][48].CLK
clk => mem[14][49].CLK
clk => mem[14][50].CLK
clk => mem[14][51].CLK
clk => mem[14][52].CLK
clk => mem[14][53].CLK
clk => mem[14][54].CLK
clk => mem[14][55].CLK
clk => mem[14][56].CLK
clk => mem[14][57].CLK
clk => mem[14][58].CLK
clk => mem[14][59].CLK
clk => mem[14][60].CLK
clk => mem[14][61].CLK
clk => mem[14][62].CLK
clk => mem[14][63].CLK
clk => mem[14][64].CLK
clk => mem[14][65].CLK
clk => mem[14][66].CLK
clk => mem[14][67].CLK
clk => mem[14][68].CLK
clk => mem[14][69].CLK
clk => mem[14][70].CLK
clk => mem[14][71].CLK
clk => mem[14][72].CLK
clk => mem[14][73].CLK
clk => mem[14][74].CLK
clk => mem[14][75].CLK
clk => mem[14][76].CLK
clk => mem[14][77].CLK
clk => mem[14][78].CLK
clk => mem[14][79].CLK
clk => mem[14][80].CLK
clk => mem[14][81].CLK
clk => mem[14][82].CLK
clk => mem[14][83].CLK
clk => mem[14][84].CLK
clk => mem[14][85].CLK
clk => mem[14][86].CLK
clk => mem[14][87].CLK
clk => mem[14][88].CLK
clk => mem[14][89].CLK
clk => mem[14][90].CLK
clk => mem[14][91].CLK
clk => mem[14][92].CLK
clk => mem[14][93].CLK
clk => mem[14][94].CLK
clk => mem[14][95].CLK
clk => mem[14][96].CLK
clk => mem[14][97].CLK
clk => mem[14][98].CLK
clk => mem[14][99].CLK
clk => mem[14][100].CLK
clk => mem[14][101].CLK
clk => mem[14][102].CLK
clk => mem[14][103].CLK
clk => mem[14][104].CLK
clk => mem[14][105].CLK
clk => mem[13][0].CLK
clk => mem[13][1].CLK
clk => mem[13][2].CLK
clk => mem[13][3].CLK
clk => mem[13][4].CLK
clk => mem[13][5].CLK
clk => mem[13][6].CLK
clk => mem[13][7].CLK
clk => mem[13][8].CLK
clk => mem[13][9].CLK
clk => mem[13][10].CLK
clk => mem[13][11].CLK
clk => mem[13][12].CLK
clk => mem[13][13].CLK
clk => mem[13][14].CLK
clk => mem[13][15].CLK
clk => mem[13][16].CLK
clk => mem[13][17].CLK
clk => mem[13][18].CLK
clk => mem[13][19].CLK
clk => mem[13][20].CLK
clk => mem[13][21].CLK
clk => mem[13][22].CLK
clk => mem[13][23].CLK
clk => mem[13][24].CLK
clk => mem[13][25].CLK
clk => mem[13][26].CLK
clk => mem[13][27].CLK
clk => mem[13][28].CLK
clk => mem[13][29].CLK
clk => mem[13][30].CLK
clk => mem[13][31].CLK
clk => mem[13][32].CLK
clk => mem[13][33].CLK
clk => mem[13][34].CLK
clk => mem[13][35].CLK
clk => mem[13][36].CLK
clk => mem[13][37].CLK
clk => mem[13][38].CLK
clk => mem[13][39].CLK
clk => mem[13][40].CLK
clk => mem[13][41].CLK
clk => mem[13][42].CLK
clk => mem[13][43].CLK
clk => mem[13][44].CLK
clk => mem[13][45].CLK
clk => mem[13][46].CLK
clk => mem[13][47].CLK
clk => mem[13][48].CLK
clk => mem[13][49].CLK
clk => mem[13][50].CLK
clk => mem[13][51].CLK
clk => mem[13][52].CLK
clk => mem[13][53].CLK
clk => mem[13][54].CLK
clk => mem[13][55].CLK
clk => mem[13][56].CLK
clk => mem[13][57].CLK
clk => mem[13][58].CLK
clk => mem[13][59].CLK
clk => mem[13][60].CLK
clk => mem[13][61].CLK
clk => mem[13][62].CLK
clk => mem[13][63].CLK
clk => mem[13][64].CLK
clk => mem[13][65].CLK
clk => mem[13][66].CLK
clk => mem[13][67].CLK
clk => mem[13][68].CLK
clk => mem[13][69].CLK
clk => mem[13][70].CLK
clk => mem[13][71].CLK
clk => mem[13][72].CLK
clk => mem[13][73].CLK
clk => mem[13][74].CLK
clk => mem[13][75].CLK
clk => mem[13][76].CLK
clk => mem[13][77].CLK
clk => mem[13][78].CLK
clk => mem[13][79].CLK
clk => mem[13][80].CLK
clk => mem[13][81].CLK
clk => mem[13][82].CLK
clk => mem[13][83].CLK
clk => mem[13][84].CLK
clk => mem[13][85].CLK
clk => mem[13][86].CLK
clk => mem[13][87].CLK
clk => mem[13][88].CLK
clk => mem[13][89].CLK
clk => mem[13][90].CLK
clk => mem[13][91].CLK
clk => mem[13][92].CLK
clk => mem[13][93].CLK
clk => mem[13][94].CLK
clk => mem[13][95].CLK
clk => mem[13][96].CLK
clk => mem[13][97].CLK
clk => mem[13][98].CLK
clk => mem[13][99].CLK
clk => mem[13][100].CLK
clk => mem[13][101].CLK
clk => mem[13][102].CLK
clk => mem[13][103].CLK
clk => mem[13][104].CLK
clk => mem[13][105].CLK
clk => mem[12][0].CLK
clk => mem[12][1].CLK
clk => mem[12][2].CLK
clk => mem[12][3].CLK
clk => mem[12][4].CLK
clk => mem[12][5].CLK
clk => mem[12][6].CLK
clk => mem[12][7].CLK
clk => mem[12][8].CLK
clk => mem[12][9].CLK
clk => mem[12][10].CLK
clk => mem[12][11].CLK
clk => mem[12][12].CLK
clk => mem[12][13].CLK
clk => mem[12][14].CLK
clk => mem[12][15].CLK
clk => mem[12][16].CLK
clk => mem[12][17].CLK
clk => mem[12][18].CLK
clk => mem[12][19].CLK
clk => mem[12][20].CLK
clk => mem[12][21].CLK
clk => mem[12][22].CLK
clk => mem[12][23].CLK
clk => mem[12][24].CLK
clk => mem[12][25].CLK
clk => mem[12][26].CLK
clk => mem[12][27].CLK
clk => mem[12][28].CLK
clk => mem[12][29].CLK
clk => mem[12][30].CLK
clk => mem[12][31].CLK
clk => mem[12][32].CLK
clk => mem[12][33].CLK
clk => mem[12][34].CLK
clk => mem[12][35].CLK
clk => mem[12][36].CLK
clk => mem[12][37].CLK
clk => mem[12][38].CLK
clk => mem[12][39].CLK
clk => mem[12][40].CLK
clk => mem[12][41].CLK
clk => mem[12][42].CLK
clk => mem[12][43].CLK
clk => mem[12][44].CLK
clk => mem[12][45].CLK
clk => mem[12][46].CLK
clk => mem[12][47].CLK
clk => mem[12][48].CLK
clk => mem[12][49].CLK
clk => mem[12][50].CLK
clk => mem[12][51].CLK
clk => mem[12][52].CLK
clk => mem[12][53].CLK
clk => mem[12][54].CLK
clk => mem[12][55].CLK
clk => mem[12][56].CLK
clk => mem[12][57].CLK
clk => mem[12][58].CLK
clk => mem[12][59].CLK
clk => mem[12][60].CLK
clk => mem[12][61].CLK
clk => mem[12][62].CLK
clk => mem[12][63].CLK
clk => mem[12][64].CLK
clk => mem[12][65].CLK
clk => mem[12][66].CLK
clk => mem[12][67].CLK
clk => mem[12][68].CLK
clk => mem[12][69].CLK
clk => mem[12][70].CLK
clk => mem[12][71].CLK
clk => mem[12][72].CLK
clk => mem[12][73].CLK
clk => mem[12][74].CLK
clk => mem[12][75].CLK
clk => mem[12][76].CLK
clk => mem[12][77].CLK
clk => mem[12][78].CLK
clk => mem[12][79].CLK
clk => mem[12][80].CLK
clk => mem[12][81].CLK
clk => mem[12][82].CLK
clk => mem[12][83].CLK
clk => mem[12][84].CLK
clk => mem[12][85].CLK
clk => mem[12][86].CLK
clk => mem[12][87].CLK
clk => mem[12][88].CLK
clk => mem[12][89].CLK
clk => mem[12][90].CLK
clk => mem[12][91].CLK
clk => mem[12][92].CLK
clk => mem[12][93].CLK
clk => mem[12][94].CLK
clk => mem[12][95].CLK
clk => mem[12][96].CLK
clk => mem[12][97].CLK
clk => mem[12][98].CLK
clk => mem[12][99].CLK
clk => mem[12][100].CLK
clk => mem[12][101].CLK
clk => mem[12][102].CLK
clk => mem[12][103].CLK
clk => mem[12][104].CLK
clk => mem[12][105].CLK
clk => mem[11][0].CLK
clk => mem[11][1].CLK
clk => mem[11][2].CLK
clk => mem[11][3].CLK
clk => mem[11][4].CLK
clk => mem[11][5].CLK
clk => mem[11][6].CLK
clk => mem[11][7].CLK
clk => mem[11][8].CLK
clk => mem[11][9].CLK
clk => mem[11][10].CLK
clk => mem[11][11].CLK
clk => mem[11][12].CLK
clk => mem[11][13].CLK
clk => mem[11][14].CLK
clk => mem[11][15].CLK
clk => mem[11][16].CLK
clk => mem[11][17].CLK
clk => mem[11][18].CLK
clk => mem[11][19].CLK
clk => mem[11][20].CLK
clk => mem[11][21].CLK
clk => mem[11][22].CLK
clk => mem[11][23].CLK
clk => mem[11][24].CLK
clk => mem[11][25].CLK
clk => mem[11][26].CLK
clk => mem[11][27].CLK
clk => mem[11][28].CLK
clk => mem[11][29].CLK
clk => mem[11][30].CLK
clk => mem[11][31].CLK
clk => mem[11][32].CLK
clk => mem[11][33].CLK
clk => mem[11][34].CLK
clk => mem[11][35].CLK
clk => mem[11][36].CLK
clk => mem[11][37].CLK
clk => mem[11][38].CLK
clk => mem[11][39].CLK
clk => mem[11][40].CLK
clk => mem[11][41].CLK
clk => mem[11][42].CLK
clk => mem[11][43].CLK
clk => mem[11][44].CLK
clk => mem[11][45].CLK
clk => mem[11][46].CLK
clk => mem[11][47].CLK
clk => mem[11][48].CLK
clk => mem[11][49].CLK
clk => mem[11][50].CLK
clk => mem[11][51].CLK
clk => mem[11][52].CLK
clk => mem[11][53].CLK
clk => mem[11][54].CLK
clk => mem[11][55].CLK
clk => mem[11][56].CLK
clk => mem[11][57].CLK
clk => mem[11][58].CLK
clk => mem[11][59].CLK
clk => mem[11][60].CLK
clk => mem[11][61].CLK
clk => mem[11][62].CLK
clk => mem[11][63].CLK
clk => mem[11][64].CLK
clk => mem[11][65].CLK
clk => mem[11][66].CLK
clk => mem[11][67].CLK
clk => mem[11][68].CLK
clk => mem[11][69].CLK
clk => mem[11][70].CLK
clk => mem[11][71].CLK
clk => mem[11][72].CLK
clk => mem[11][73].CLK
clk => mem[11][74].CLK
clk => mem[11][75].CLK
clk => mem[11][76].CLK
clk => mem[11][77].CLK
clk => mem[11][78].CLK
clk => mem[11][79].CLK
clk => mem[11][80].CLK
clk => mem[11][81].CLK
clk => mem[11][82].CLK
clk => mem[11][83].CLK
clk => mem[11][84].CLK
clk => mem[11][85].CLK
clk => mem[11][86].CLK
clk => mem[11][87].CLK
clk => mem[11][88].CLK
clk => mem[11][89].CLK
clk => mem[11][90].CLK
clk => mem[11][91].CLK
clk => mem[11][92].CLK
clk => mem[11][93].CLK
clk => mem[11][94].CLK
clk => mem[11][95].CLK
clk => mem[11][96].CLK
clk => mem[11][97].CLK
clk => mem[11][98].CLK
clk => mem[11][99].CLK
clk => mem[11][100].CLK
clk => mem[11][101].CLK
clk => mem[11][102].CLK
clk => mem[11][103].CLK
clk => mem[11][104].CLK
clk => mem[11][105].CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[10][8].CLK
clk => mem[10][9].CLK
clk => mem[10][10].CLK
clk => mem[10][11].CLK
clk => mem[10][12].CLK
clk => mem[10][13].CLK
clk => mem[10][14].CLK
clk => mem[10][15].CLK
clk => mem[10][16].CLK
clk => mem[10][17].CLK
clk => mem[10][18].CLK
clk => mem[10][19].CLK
clk => mem[10][20].CLK
clk => mem[10][21].CLK
clk => mem[10][22].CLK
clk => mem[10][23].CLK
clk => mem[10][24].CLK
clk => mem[10][25].CLK
clk => mem[10][26].CLK
clk => mem[10][27].CLK
clk => mem[10][28].CLK
clk => mem[10][29].CLK
clk => mem[10][30].CLK
clk => mem[10][31].CLK
clk => mem[10][32].CLK
clk => mem[10][33].CLK
clk => mem[10][34].CLK
clk => mem[10][35].CLK
clk => mem[10][36].CLK
clk => mem[10][37].CLK
clk => mem[10][38].CLK
clk => mem[10][39].CLK
clk => mem[10][40].CLK
clk => mem[10][41].CLK
clk => mem[10][42].CLK
clk => mem[10][43].CLK
clk => mem[10][44].CLK
clk => mem[10][45].CLK
clk => mem[10][46].CLK
clk => mem[10][47].CLK
clk => mem[10][48].CLK
clk => mem[10][49].CLK
clk => mem[10][50].CLK
clk => mem[10][51].CLK
clk => mem[10][52].CLK
clk => mem[10][53].CLK
clk => mem[10][54].CLK
clk => mem[10][55].CLK
clk => mem[10][56].CLK
clk => mem[10][57].CLK
clk => mem[10][58].CLK
clk => mem[10][59].CLK
clk => mem[10][60].CLK
clk => mem[10][61].CLK
clk => mem[10][62].CLK
clk => mem[10][63].CLK
clk => mem[10][64].CLK
clk => mem[10][65].CLK
clk => mem[10][66].CLK
clk => mem[10][67].CLK
clk => mem[10][68].CLK
clk => mem[10][69].CLK
clk => mem[10][70].CLK
clk => mem[10][71].CLK
clk => mem[10][72].CLK
clk => mem[10][73].CLK
clk => mem[10][74].CLK
clk => mem[10][75].CLK
clk => mem[10][76].CLK
clk => mem[10][77].CLK
clk => mem[10][78].CLK
clk => mem[10][79].CLK
clk => mem[10][80].CLK
clk => mem[10][81].CLK
clk => mem[10][82].CLK
clk => mem[10][83].CLK
clk => mem[10][84].CLK
clk => mem[10][85].CLK
clk => mem[10][86].CLK
clk => mem[10][87].CLK
clk => mem[10][88].CLK
clk => mem[10][89].CLK
clk => mem[10][90].CLK
clk => mem[10][91].CLK
clk => mem[10][92].CLK
clk => mem[10][93].CLK
clk => mem[10][94].CLK
clk => mem[10][95].CLK
clk => mem[10][96].CLK
clk => mem[10][97].CLK
clk => mem[10][98].CLK
clk => mem[10][99].CLK
clk => mem[10][100].CLK
clk => mem[10][101].CLK
clk => mem[10][102].CLK
clk => mem[10][103].CLK
clk => mem[10][104].CLK
clk => mem[10][105].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[9][8].CLK
clk => mem[9][9].CLK
clk => mem[9][10].CLK
clk => mem[9][11].CLK
clk => mem[9][12].CLK
clk => mem[9][13].CLK
clk => mem[9][14].CLK
clk => mem[9][15].CLK
clk => mem[9][16].CLK
clk => mem[9][17].CLK
clk => mem[9][18].CLK
clk => mem[9][19].CLK
clk => mem[9][20].CLK
clk => mem[9][21].CLK
clk => mem[9][22].CLK
clk => mem[9][23].CLK
clk => mem[9][24].CLK
clk => mem[9][25].CLK
clk => mem[9][26].CLK
clk => mem[9][27].CLK
clk => mem[9][28].CLK
clk => mem[9][29].CLK
clk => mem[9][30].CLK
clk => mem[9][31].CLK
clk => mem[9][32].CLK
clk => mem[9][33].CLK
clk => mem[9][34].CLK
clk => mem[9][35].CLK
clk => mem[9][36].CLK
clk => mem[9][37].CLK
clk => mem[9][38].CLK
clk => mem[9][39].CLK
clk => mem[9][40].CLK
clk => mem[9][41].CLK
clk => mem[9][42].CLK
clk => mem[9][43].CLK
clk => mem[9][44].CLK
clk => mem[9][45].CLK
clk => mem[9][46].CLK
clk => mem[9][47].CLK
clk => mem[9][48].CLK
clk => mem[9][49].CLK
clk => mem[9][50].CLK
clk => mem[9][51].CLK
clk => mem[9][52].CLK
clk => mem[9][53].CLK
clk => mem[9][54].CLK
clk => mem[9][55].CLK
clk => mem[9][56].CLK
clk => mem[9][57].CLK
clk => mem[9][58].CLK
clk => mem[9][59].CLK
clk => mem[9][60].CLK
clk => mem[9][61].CLK
clk => mem[9][62].CLK
clk => mem[9][63].CLK
clk => mem[9][64].CLK
clk => mem[9][65].CLK
clk => mem[9][66].CLK
clk => mem[9][67].CLK
clk => mem[9][68].CLK
clk => mem[9][69].CLK
clk => mem[9][70].CLK
clk => mem[9][71].CLK
clk => mem[9][72].CLK
clk => mem[9][73].CLK
clk => mem[9][74].CLK
clk => mem[9][75].CLK
clk => mem[9][76].CLK
clk => mem[9][77].CLK
clk => mem[9][78].CLK
clk => mem[9][79].CLK
clk => mem[9][80].CLK
clk => mem[9][81].CLK
clk => mem[9][82].CLK
clk => mem[9][83].CLK
clk => mem[9][84].CLK
clk => mem[9][85].CLK
clk => mem[9][86].CLK
clk => mem[9][87].CLK
clk => mem[9][88].CLK
clk => mem[9][89].CLK
clk => mem[9][90].CLK
clk => mem[9][91].CLK
clk => mem[9][92].CLK
clk => mem[9][93].CLK
clk => mem[9][94].CLK
clk => mem[9][95].CLK
clk => mem[9][96].CLK
clk => mem[9][97].CLK
clk => mem[9][98].CLK
clk => mem[9][99].CLK
clk => mem[9][100].CLK
clk => mem[9][101].CLK
clk => mem[9][102].CLK
clk => mem[9][103].CLK
clk => mem[9][104].CLK
clk => mem[9][105].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[8][8].CLK
clk => mem[8][9].CLK
clk => mem[8][10].CLK
clk => mem[8][11].CLK
clk => mem[8][12].CLK
clk => mem[8][13].CLK
clk => mem[8][14].CLK
clk => mem[8][15].CLK
clk => mem[8][16].CLK
clk => mem[8][17].CLK
clk => mem[8][18].CLK
clk => mem[8][19].CLK
clk => mem[8][20].CLK
clk => mem[8][21].CLK
clk => mem[8][22].CLK
clk => mem[8][23].CLK
clk => mem[8][24].CLK
clk => mem[8][25].CLK
clk => mem[8][26].CLK
clk => mem[8][27].CLK
clk => mem[8][28].CLK
clk => mem[8][29].CLK
clk => mem[8][30].CLK
clk => mem[8][31].CLK
clk => mem[8][32].CLK
clk => mem[8][33].CLK
clk => mem[8][34].CLK
clk => mem[8][35].CLK
clk => mem[8][36].CLK
clk => mem[8][37].CLK
clk => mem[8][38].CLK
clk => mem[8][39].CLK
clk => mem[8][40].CLK
clk => mem[8][41].CLK
clk => mem[8][42].CLK
clk => mem[8][43].CLK
clk => mem[8][44].CLK
clk => mem[8][45].CLK
clk => mem[8][46].CLK
clk => mem[8][47].CLK
clk => mem[8][48].CLK
clk => mem[8][49].CLK
clk => mem[8][50].CLK
clk => mem[8][51].CLK
clk => mem[8][52].CLK
clk => mem[8][53].CLK
clk => mem[8][54].CLK
clk => mem[8][55].CLK
clk => mem[8][56].CLK
clk => mem[8][57].CLK
clk => mem[8][58].CLK
clk => mem[8][59].CLK
clk => mem[8][60].CLK
clk => mem[8][61].CLK
clk => mem[8][62].CLK
clk => mem[8][63].CLK
clk => mem[8][64].CLK
clk => mem[8][65].CLK
clk => mem[8][66].CLK
clk => mem[8][67].CLK
clk => mem[8][68].CLK
clk => mem[8][69].CLK
clk => mem[8][70].CLK
clk => mem[8][71].CLK
clk => mem[8][72].CLK
clk => mem[8][73].CLK
clk => mem[8][74].CLK
clk => mem[8][75].CLK
clk => mem[8][76].CLK
clk => mem[8][77].CLK
clk => mem[8][78].CLK
clk => mem[8][79].CLK
clk => mem[8][80].CLK
clk => mem[8][81].CLK
clk => mem[8][82].CLK
clk => mem[8][83].CLK
clk => mem[8][84].CLK
clk => mem[8][85].CLK
clk => mem[8][86].CLK
clk => mem[8][87].CLK
clk => mem[8][88].CLK
clk => mem[8][89].CLK
clk => mem[8][90].CLK
clk => mem[8][91].CLK
clk => mem[8][92].CLK
clk => mem[8][93].CLK
clk => mem[8][94].CLK
clk => mem[8][95].CLK
clk => mem[8][96].CLK
clk => mem[8][97].CLK
clk => mem[8][98].CLK
clk => mem[8][99].CLK
clk => mem[8][100].CLK
clk => mem[8][101].CLK
clk => mem[8][102].CLK
clk => mem[8][103].CLK
clk => mem[8][104].CLK
clk => mem[8][105].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[7][8].CLK
clk => mem[7][9].CLK
clk => mem[7][10].CLK
clk => mem[7][11].CLK
clk => mem[7][12].CLK
clk => mem[7][13].CLK
clk => mem[7][14].CLK
clk => mem[7][15].CLK
clk => mem[7][16].CLK
clk => mem[7][17].CLK
clk => mem[7][18].CLK
clk => mem[7][19].CLK
clk => mem[7][20].CLK
clk => mem[7][21].CLK
clk => mem[7][22].CLK
clk => mem[7][23].CLK
clk => mem[7][24].CLK
clk => mem[7][25].CLK
clk => mem[7][26].CLK
clk => mem[7][27].CLK
clk => mem[7][28].CLK
clk => mem[7][29].CLK
clk => mem[7][30].CLK
clk => mem[7][31].CLK
clk => mem[7][32].CLK
clk => mem[7][33].CLK
clk => mem[7][34].CLK
clk => mem[7][35].CLK
clk => mem[7][36].CLK
clk => mem[7][37].CLK
clk => mem[7][38].CLK
clk => mem[7][39].CLK
clk => mem[7][40].CLK
clk => mem[7][41].CLK
clk => mem[7][42].CLK
clk => mem[7][43].CLK
clk => mem[7][44].CLK
clk => mem[7][45].CLK
clk => mem[7][46].CLK
clk => mem[7][47].CLK
clk => mem[7][48].CLK
clk => mem[7][49].CLK
clk => mem[7][50].CLK
clk => mem[7][51].CLK
clk => mem[7][52].CLK
clk => mem[7][53].CLK
clk => mem[7][54].CLK
clk => mem[7][55].CLK
clk => mem[7][56].CLK
clk => mem[7][57].CLK
clk => mem[7][58].CLK
clk => mem[7][59].CLK
clk => mem[7][60].CLK
clk => mem[7][61].CLK
clk => mem[7][62].CLK
clk => mem[7][63].CLK
clk => mem[7][64].CLK
clk => mem[7][65].CLK
clk => mem[7][66].CLK
clk => mem[7][67].CLK
clk => mem[7][68].CLK
clk => mem[7][69].CLK
clk => mem[7][70].CLK
clk => mem[7][71].CLK
clk => mem[7][72].CLK
clk => mem[7][73].CLK
clk => mem[7][74].CLK
clk => mem[7][75].CLK
clk => mem[7][76].CLK
clk => mem[7][77].CLK
clk => mem[7][78].CLK
clk => mem[7][79].CLK
clk => mem[7][80].CLK
clk => mem[7][81].CLK
clk => mem[7][82].CLK
clk => mem[7][83].CLK
clk => mem[7][84].CLK
clk => mem[7][85].CLK
clk => mem[7][86].CLK
clk => mem[7][87].CLK
clk => mem[7][88].CLK
clk => mem[7][89].CLK
clk => mem[7][90].CLK
clk => mem[7][91].CLK
clk => mem[7][92].CLK
clk => mem[7][93].CLK
clk => mem[7][94].CLK
clk => mem[7][95].CLK
clk => mem[7][96].CLK
clk => mem[7][97].CLK
clk => mem[7][98].CLK
clk => mem[7][99].CLK
clk => mem[7][100].CLK
clk => mem[7][101].CLK
clk => mem[7][102].CLK
clk => mem[7][103].CLK
clk => mem[7][104].CLK
clk => mem[7][105].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[6][19].CLK
clk => mem[6][20].CLK
clk => mem[6][21].CLK
clk => mem[6][22].CLK
clk => mem[6][23].CLK
clk => mem[6][24].CLK
clk => mem[6][25].CLK
clk => mem[6][26].CLK
clk => mem[6][27].CLK
clk => mem[6][28].CLK
clk => mem[6][29].CLK
clk => mem[6][30].CLK
clk => mem[6][31].CLK
clk => mem[6][32].CLK
clk => mem[6][33].CLK
clk => mem[6][34].CLK
clk => mem[6][35].CLK
clk => mem[6][36].CLK
clk => mem[6][37].CLK
clk => mem[6][38].CLK
clk => mem[6][39].CLK
clk => mem[6][40].CLK
clk => mem[6][41].CLK
clk => mem[6][42].CLK
clk => mem[6][43].CLK
clk => mem[6][44].CLK
clk => mem[6][45].CLK
clk => mem[6][46].CLK
clk => mem[6][47].CLK
clk => mem[6][48].CLK
clk => mem[6][49].CLK
clk => mem[6][50].CLK
clk => mem[6][51].CLK
clk => mem[6][52].CLK
clk => mem[6][53].CLK
clk => mem[6][54].CLK
clk => mem[6][55].CLK
clk => mem[6][56].CLK
clk => mem[6][57].CLK
clk => mem[6][58].CLK
clk => mem[6][59].CLK
clk => mem[6][60].CLK
clk => mem[6][61].CLK
clk => mem[6][62].CLK
clk => mem[6][63].CLK
clk => mem[6][64].CLK
clk => mem[6][65].CLK
clk => mem[6][66].CLK
clk => mem[6][67].CLK
clk => mem[6][68].CLK
clk => mem[6][69].CLK
clk => mem[6][70].CLK
clk => mem[6][71].CLK
clk => mem[6][72].CLK
clk => mem[6][73].CLK
clk => mem[6][74].CLK
clk => mem[6][75].CLK
clk => mem[6][76].CLK
clk => mem[6][77].CLK
clk => mem[6][78].CLK
clk => mem[6][79].CLK
clk => mem[6][80].CLK
clk => mem[6][81].CLK
clk => mem[6][82].CLK
clk => mem[6][83].CLK
clk => mem[6][84].CLK
clk => mem[6][85].CLK
clk => mem[6][86].CLK
clk => mem[6][87].CLK
clk => mem[6][88].CLK
clk => mem[6][89].CLK
clk => mem[6][90].CLK
clk => mem[6][91].CLK
clk => mem[6][92].CLK
clk => mem[6][93].CLK
clk => mem[6][94].CLK
clk => mem[6][95].CLK
clk => mem[6][96].CLK
clk => mem[6][97].CLK
clk => mem[6][98].CLK
clk => mem[6][99].CLK
clk => mem[6][100].CLK
clk => mem[6][101].CLK
clk => mem[6][102].CLK
clk => mem[6][103].CLK
clk => mem[6][104].CLK
clk => mem[6][105].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[5][19].CLK
clk => mem[5][20].CLK
clk => mem[5][21].CLK
clk => mem[5][22].CLK
clk => mem[5][23].CLK
clk => mem[5][24].CLK
clk => mem[5][25].CLK
clk => mem[5][26].CLK
clk => mem[5][27].CLK
clk => mem[5][28].CLK
clk => mem[5][29].CLK
clk => mem[5][30].CLK
clk => mem[5][31].CLK
clk => mem[5][32].CLK
clk => mem[5][33].CLK
clk => mem[5][34].CLK
clk => mem[5][35].CLK
clk => mem[5][36].CLK
clk => mem[5][37].CLK
clk => mem[5][38].CLK
clk => mem[5][39].CLK
clk => mem[5][40].CLK
clk => mem[5][41].CLK
clk => mem[5][42].CLK
clk => mem[5][43].CLK
clk => mem[5][44].CLK
clk => mem[5][45].CLK
clk => mem[5][46].CLK
clk => mem[5][47].CLK
clk => mem[5][48].CLK
clk => mem[5][49].CLK
clk => mem[5][50].CLK
clk => mem[5][51].CLK
clk => mem[5][52].CLK
clk => mem[5][53].CLK
clk => mem[5][54].CLK
clk => mem[5][55].CLK
clk => mem[5][56].CLK
clk => mem[5][57].CLK
clk => mem[5][58].CLK
clk => mem[5][59].CLK
clk => mem[5][60].CLK
clk => mem[5][61].CLK
clk => mem[5][62].CLK
clk => mem[5][63].CLK
clk => mem[5][64].CLK
clk => mem[5][65].CLK
clk => mem[5][66].CLK
clk => mem[5][67].CLK
clk => mem[5][68].CLK
clk => mem[5][69].CLK
clk => mem[5][70].CLK
clk => mem[5][71].CLK
clk => mem[5][72].CLK
clk => mem[5][73].CLK
clk => mem[5][74].CLK
clk => mem[5][75].CLK
clk => mem[5][76].CLK
clk => mem[5][77].CLK
clk => mem[5][78].CLK
clk => mem[5][79].CLK
clk => mem[5][80].CLK
clk => mem[5][81].CLK
clk => mem[5][82].CLK
clk => mem[5][83].CLK
clk => mem[5][84].CLK
clk => mem[5][85].CLK
clk => mem[5][86].CLK
clk => mem[5][87].CLK
clk => mem[5][88].CLK
clk => mem[5][89].CLK
clk => mem[5][90].CLK
clk => mem[5][91].CLK
clk => mem[5][92].CLK
clk => mem[5][93].CLK
clk => mem[5][94].CLK
clk => mem[5][95].CLK
clk => mem[5][96].CLK
clk => mem[5][97].CLK
clk => mem[5][98].CLK
clk => mem[5][99].CLK
clk => mem[5][100].CLK
clk => mem[5][101].CLK
clk => mem[5][102].CLK
clk => mem[5][103].CLK
clk => mem[5][104].CLK
clk => mem[5][105].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[4][32].CLK
clk => mem[4][33].CLK
clk => mem[4][34].CLK
clk => mem[4][35].CLK
clk => mem[4][36].CLK
clk => mem[4][37].CLK
clk => mem[4][38].CLK
clk => mem[4][39].CLK
clk => mem[4][40].CLK
clk => mem[4][41].CLK
clk => mem[4][42].CLK
clk => mem[4][43].CLK
clk => mem[4][44].CLK
clk => mem[4][45].CLK
clk => mem[4][46].CLK
clk => mem[4][47].CLK
clk => mem[4][48].CLK
clk => mem[4][49].CLK
clk => mem[4][50].CLK
clk => mem[4][51].CLK
clk => mem[4][52].CLK
clk => mem[4][53].CLK
clk => mem[4][54].CLK
clk => mem[4][55].CLK
clk => mem[4][56].CLK
clk => mem[4][57].CLK
clk => mem[4][58].CLK
clk => mem[4][59].CLK
clk => mem[4][60].CLK
clk => mem[4][61].CLK
clk => mem[4][62].CLK
clk => mem[4][63].CLK
clk => mem[4][64].CLK
clk => mem[4][65].CLK
clk => mem[4][66].CLK
clk => mem[4][67].CLK
clk => mem[4][68].CLK
clk => mem[4][69].CLK
clk => mem[4][70].CLK
clk => mem[4][71].CLK
clk => mem[4][72].CLK
clk => mem[4][73].CLK
clk => mem[4][74].CLK
clk => mem[4][75].CLK
clk => mem[4][76].CLK
clk => mem[4][77].CLK
clk => mem[4][78].CLK
clk => mem[4][79].CLK
clk => mem[4][80].CLK
clk => mem[4][81].CLK
clk => mem[4][82].CLK
clk => mem[4][83].CLK
clk => mem[4][84].CLK
clk => mem[4][85].CLK
clk => mem[4][86].CLK
clk => mem[4][87].CLK
clk => mem[4][88].CLK
clk => mem[4][89].CLK
clk => mem[4][90].CLK
clk => mem[4][91].CLK
clk => mem[4][92].CLK
clk => mem[4][93].CLK
clk => mem[4][94].CLK
clk => mem[4][95].CLK
clk => mem[4][96].CLK
clk => mem[4][97].CLK
clk => mem[4][98].CLK
clk => mem[4][99].CLK
clk => mem[4][100].CLK
clk => mem[4][101].CLK
clk => mem[4][102].CLK
clk => mem[4][103].CLK
clk => mem[4][104].CLK
clk => mem[4][105].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[3][32].CLK
clk => mem[3][33].CLK
clk => mem[3][34].CLK
clk => mem[3][35].CLK
clk => mem[3][36].CLK
clk => mem[3][37].CLK
clk => mem[3][38].CLK
clk => mem[3][39].CLK
clk => mem[3][40].CLK
clk => mem[3][41].CLK
clk => mem[3][42].CLK
clk => mem[3][43].CLK
clk => mem[3][44].CLK
clk => mem[3][45].CLK
clk => mem[3][46].CLK
clk => mem[3][47].CLK
clk => mem[3][48].CLK
clk => mem[3][49].CLK
clk => mem[3][50].CLK
clk => mem[3][51].CLK
clk => mem[3][52].CLK
clk => mem[3][53].CLK
clk => mem[3][54].CLK
clk => mem[3][55].CLK
clk => mem[3][56].CLK
clk => mem[3][57].CLK
clk => mem[3][58].CLK
clk => mem[3][59].CLK
clk => mem[3][60].CLK
clk => mem[3][61].CLK
clk => mem[3][62].CLK
clk => mem[3][63].CLK
clk => mem[3][64].CLK
clk => mem[3][65].CLK
clk => mem[3][66].CLK
clk => mem[3][67].CLK
clk => mem[3][68].CLK
clk => mem[3][69].CLK
clk => mem[3][70].CLK
clk => mem[3][71].CLK
clk => mem[3][72].CLK
clk => mem[3][73].CLK
clk => mem[3][74].CLK
clk => mem[3][75].CLK
clk => mem[3][76].CLK
clk => mem[3][77].CLK
clk => mem[3][78].CLK
clk => mem[3][79].CLK
clk => mem[3][80].CLK
clk => mem[3][81].CLK
clk => mem[3][82].CLK
clk => mem[3][83].CLK
clk => mem[3][84].CLK
clk => mem[3][85].CLK
clk => mem[3][86].CLK
clk => mem[3][87].CLK
clk => mem[3][88].CLK
clk => mem[3][89].CLK
clk => mem[3][90].CLK
clk => mem[3][91].CLK
clk => mem[3][92].CLK
clk => mem[3][93].CLK
clk => mem[3][94].CLK
clk => mem[3][95].CLK
clk => mem[3][96].CLK
clk => mem[3][97].CLK
clk => mem[3][98].CLK
clk => mem[3][99].CLK
clk => mem[3][100].CLK
clk => mem[3][101].CLK
clk => mem[3][102].CLK
clk => mem[3][103].CLK
clk => mem[3][104].CLK
clk => mem[3][105].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[2][74].CLK
clk => mem[2][75].CLK
clk => mem[2][76].CLK
clk => mem[2][77].CLK
clk => mem[2][78].CLK
clk => mem[2][79].CLK
clk => mem[2][80].CLK
clk => mem[2][81].CLK
clk => mem[2][82].CLK
clk => mem[2][83].CLK
clk => mem[2][84].CLK
clk => mem[2][85].CLK
clk => mem[2][86].CLK
clk => mem[2][87].CLK
clk => mem[2][88].CLK
clk => mem[2][89].CLK
clk => mem[2][90].CLK
clk => mem[2][91].CLK
clk => mem[2][92].CLK
clk => mem[2][93].CLK
clk => mem[2][94].CLK
clk => mem[2][95].CLK
clk => mem[2][96].CLK
clk => mem[2][97].CLK
clk => mem[2][98].CLK
clk => mem[2][99].CLK
clk => mem[2][100].CLK
clk => mem[2][101].CLK
clk => mem[2][102].CLK
clk => mem[2][103].CLK
clk => mem[2][104].CLK
clk => mem[2][105].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[31].ACLR
reset => mem_used[30].ACLR
reset => mem_used[29].ACLR
reset => mem_used[28].ACLR
reset => mem_used[27].ACLR
reset => mem_used[26].ACLR
reset => mem_used[25].ACLR
reset => mem_used[24].ACLR
reset => mem_used[23].ACLR
reset => mem_used[22].ACLR
reset => mem_used[21].ACLR
reset => mem_used[20].ACLR
reset => mem_used[19].ACLR
reset => mem_used[18].ACLR
reset => mem_used[17].ACLR
reset => mem_used[16].ACLR
reset => mem_used[15].ACLR
reset => mem_used[14].ACLR
reset => mem_used[13].ACLR
reset => mem_used[12].ACLR
reset => mem_used[11].ACLR
reset => mem_used[10].ACLR
reset => mem_used[9].ACLR
reset => mem_used[8].ACLR
reset => mem_used[7].ACLR
reset => mem_used[6].ACLR
reset => mem_used[5].ACLR
reset => mem_used[4].ACLR
reset => mem_used[3].ACLR
reset => mem_used[2].ACLR
reset => mem_used[1].ACLR
reset => mem_used[32].ACLR
reset => mem_used[0].ACLR
reset => mem[32][0].ACLR
reset => mem[32][1].ACLR
reset => mem[32][2].ACLR
reset => mem[32][3].ACLR
reset => mem[32][4].ACLR
reset => mem[32][5].ACLR
reset => mem[32][6].ACLR
reset => mem[32][7].ACLR
reset => mem[32][8].ACLR
reset => mem[32][9].ACLR
reset => mem[32][10].ACLR
reset => mem[32][11].ACLR
reset => mem[32][12].ACLR
reset => mem[32][13].ACLR
reset => mem[32][14].ACLR
reset => mem[32][15].ACLR
reset => mem[32][16].ACLR
reset => mem[32][17].ACLR
reset => mem[32][18].ACLR
reset => mem[32][19].ACLR
reset => mem[32][20].ACLR
reset => mem[32][21].ACLR
reset => mem[32][22].ACLR
reset => mem[32][23].ACLR
reset => mem[32][24].ACLR
reset => mem[32][25].ACLR
reset => mem[32][26].ACLR
reset => mem[32][27].ACLR
reset => mem[32][28].ACLR
reset => mem[32][29].ACLR
reset => mem[32][30].ACLR
reset => mem[32][31].ACLR
reset => mem[32][32].ACLR
reset => mem[32][33].ACLR
reset => mem[32][34].ACLR
reset => mem[32][35].ACLR
reset => mem[32][36].ACLR
reset => mem[32][37].ACLR
reset => mem[32][38].ACLR
reset => mem[32][39].ACLR
reset => mem[32][40].ACLR
reset => mem[32][41].ACLR
reset => mem[32][42].ACLR
reset => mem[32][43].ACLR
reset => mem[32][44].ACLR
reset => mem[32][45].ACLR
reset => mem[32][46].ACLR
reset => mem[32][47].ACLR
reset => mem[32][48].ACLR
reset => mem[32][49].ACLR
reset => mem[32][50].ACLR
reset => mem[32][51].ACLR
reset => mem[32][52].ACLR
reset => mem[32][53].ACLR
reset => mem[32][54].ACLR
reset => mem[32][55].ACLR
reset => mem[32][56].ACLR
reset => mem[32][57].ACLR
reset => mem[32][58].ACLR
reset => mem[32][59].ACLR
reset => mem[32][60].ACLR
reset => mem[32][61].ACLR
reset => mem[32][62].ACLR
reset => mem[32][63].ACLR
reset => mem[32][64].ACLR
reset => mem[32][65].ACLR
reset => mem[32][66].ACLR
reset => mem[32][67].ACLR
reset => mem[32][68].ACLR
reset => mem[32][69].ACLR
reset => mem[32][70].ACLR
reset => mem[32][71].ACLR
reset => mem[32][72].ACLR
reset => mem[32][73].ACLR
reset => mem[32][74].ACLR
reset => mem[32][75].ACLR
reset => mem[32][76].ACLR
reset => mem[32][77].ACLR
reset => mem[32][78].ACLR
reset => mem[32][79].ACLR
reset => mem[32][80].ACLR
reset => mem[32][81].ACLR
reset => mem[32][82].ACLR
reset => mem[32][83].ACLR
reset => mem[32][84].ACLR
reset => mem[32][85].ACLR
reset => mem[32][86].ACLR
reset => mem[32][87].ACLR
reset => mem[32][88].ACLR
reset => mem[32][89].ACLR
reset => mem[32][90].ACLR
reset => mem[32][91].ACLR
reset => mem[32][92].ACLR
reset => mem[32][93].ACLR
reset => mem[32][94].ACLR
reset => mem[32][95].ACLR
reset => mem[32][96].ACLR
reset => mem[32][97].ACLR
reset => mem[32][98].ACLR
reset => mem[32][99].ACLR
reset => mem[32][100].ACLR
reset => mem[32][101].ACLR
reset => mem[32][102].ACLR
reset => mem[32][103].ACLR
reset => mem[32][104].ACLR
reset => mem[32][105].ACLR
reset => mem[31][0].ACLR
reset => mem[31][1].ACLR
reset => mem[31][2].ACLR
reset => mem[31][3].ACLR
reset => mem[31][4].ACLR
reset => mem[31][5].ACLR
reset => mem[31][6].ACLR
reset => mem[31][7].ACLR
reset => mem[31][8].ACLR
reset => mem[31][9].ACLR
reset => mem[31][10].ACLR
reset => mem[31][11].ACLR
reset => mem[31][12].ACLR
reset => mem[31][13].ACLR
reset => mem[31][14].ACLR
reset => mem[31][15].ACLR
reset => mem[31][16].ACLR
reset => mem[31][17].ACLR
reset => mem[31][18].ACLR
reset => mem[31][19].ACLR
reset => mem[31][20].ACLR
reset => mem[31][21].ACLR
reset => mem[31][22].ACLR
reset => mem[31][23].ACLR
reset => mem[31][24].ACLR
reset => mem[31][25].ACLR
reset => mem[31][26].ACLR
reset => mem[31][27].ACLR
reset => mem[31][28].ACLR
reset => mem[31][29].ACLR
reset => mem[31][30].ACLR
reset => mem[31][31].ACLR
reset => mem[31][32].ACLR
reset => mem[31][33].ACLR
reset => mem[31][34].ACLR
reset => mem[31][35].ACLR
reset => mem[31][36].ACLR
reset => mem[31][37].ACLR
reset => mem[31][38].ACLR
reset => mem[31][39].ACLR
reset => mem[31][40].ACLR
reset => mem[31][41].ACLR
reset => mem[31][42].ACLR
reset => mem[31][43].ACLR
reset => mem[31][44].ACLR
reset => mem[31][45].ACLR
reset => mem[31][46].ACLR
reset => mem[31][47].ACLR
reset => mem[31][48].ACLR
reset => mem[31][49].ACLR
reset => mem[31][50].ACLR
reset => mem[31][51].ACLR
reset => mem[31][52].ACLR
reset => mem[31][53].ACLR
reset => mem[31][54].ACLR
reset => mem[31][55].ACLR
reset => mem[31][56].ACLR
reset => mem[31][57].ACLR
reset => mem[31][58].ACLR
reset => mem[31][59].ACLR
reset => mem[31][60].ACLR
reset => mem[31][61].ACLR
reset => mem[31][62].ACLR
reset => mem[31][63].ACLR
reset => mem[31][64].ACLR
reset => mem[31][65].ACLR
reset => mem[31][66].ACLR
reset => mem[31][67].ACLR
reset => mem[31][68].ACLR
reset => mem[31][69].ACLR
reset => mem[31][70].ACLR
reset => mem[31][71].ACLR
reset => mem[31][72].ACLR
reset => mem[31][73].ACLR
reset => mem[31][74].ACLR
reset => mem[31][75].ACLR
reset => mem[31][76].ACLR
reset => mem[31][77].ACLR
reset => mem[31][78].ACLR
reset => mem[31][79].ACLR
reset => mem[31][80].ACLR
reset => mem[31][81].ACLR
reset => mem[31][82].ACLR
reset => mem[31][83].ACLR
reset => mem[31][84].ACLR
reset => mem[31][85].ACLR
reset => mem[31][86].ACLR
reset => mem[31][87].ACLR
reset => mem[31][88].ACLR
reset => mem[31][89].ACLR
reset => mem[31][90].ACLR
reset => mem[31][91].ACLR
reset => mem[31][92].ACLR
reset => mem[31][93].ACLR
reset => mem[31][94].ACLR
reset => mem[31][95].ACLR
reset => mem[31][96].ACLR
reset => mem[31][97].ACLR
reset => mem[31][98].ACLR
reset => mem[31][99].ACLR
reset => mem[31][100].ACLR
reset => mem[31][101].ACLR
reset => mem[31][102].ACLR
reset => mem[31][103].ACLR
reset => mem[31][104].ACLR
reset => mem[31][105].ACLR
reset => mem[30][0].ACLR
reset => mem[30][1].ACLR
reset => mem[30][2].ACLR
reset => mem[30][3].ACLR
reset => mem[30][4].ACLR
reset => mem[30][5].ACLR
reset => mem[30][6].ACLR
reset => mem[30][7].ACLR
reset => mem[30][8].ACLR
reset => mem[30][9].ACLR
reset => mem[30][10].ACLR
reset => mem[30][11].ACLR
reset => mem[30][12].ACLR
reset => mem[30][13].ACLR
reset => mem[30][14].ACLR
reset => mem[30][15].ACLR
reset => mem[30][16].ACLR
reset => mem[30][17].ACLR
reset => mem[30][18].ACLR
reset => mem[30][19].ACLR
reset => mem[30][20].ACLR
reset => mem[30][21].ACLR
reset => mem[30][22].ACLR
reset => mem[30][23].ACLR
reset => mem[30][24].ACLR
reset => mem[30][25].ACLR
reset => mem[30][26].ACLR
reset => mem[30][27].ACLR
reset => mem[30][28].ACLR
reset => mem[30][29].ACLR
reset => mem[30][30].ACLR
reset => mem[30][31].ACLR
reset => mem[30][32].ACLR
reset => mem[30][33].ACLR
reset => mem[30][34].ACLR
reset => mem[30][35].ACLR
reset => mem[30][36].ACLR
reset => mem[30][37].ACLR
reset => mem[30][38].ACLR
reset => mem[30][39].ACLR
reset => mem[30][40].ACLR
reset => mem[30][41].ACLR
reset => mem[30][42].ACLR
reset => mem[30][43].ACLR
reset => mem[30][44].ACLR
reset => mem[30][45].ACLR
reset => mem[30][46].ACLR
reset => mem[30][47].ACLR
reset => mem[30][48].ACLR
reset => mem[30][49].ACLR
reset => mem[30][50].ACLR
reset => mem[30][51].ACLR
reset => mem[30][52].ACLR
reset => mem[30][53].ACLR
reset => mem[30][54].ACLR
reset => mem[30][55].ACLR
reset => mem[30][56].ACLR
reset => mem[30][57].ACLR
reset => mem[30][58].ACLR
reset => mem[30][59].ACLR
reset => mem[30][60].ACLR
reset => mem[30][61].ACLR
reset => mem[30][62].ACLR
reset => mem[30][63].ACLR
reset => mem[30][64].ACLR
reset => mem[30][65].ACLR
reset => mem[30][66].ACLR
reset => mem[30][67].ACLR
reset => mem[30][68].ACLR
reset => mem[30][69].ACLR
reset => mem[30][70].ACLR
reset => mem[30][71].ACLR
reset => mem[30][72].ACLR
reset => mem[30][73].ACLR
reset => mem[30][74].ACLR
reset => mem[30][75].ACLR
reset => mem[30][76].ACLR
reset => mem[30][77].ACLR
reset => mem[30][78].ACLR
reset => mem[30][79].ACLR
reset => mem[30][80].ACLR
reset => mem[30][81].ACLR
reset => mem[30][82].ACLR
reset => mem[30][83].ACLR
reset => mem[30][84].ACLR
reset => mem[30][85].ACLR
reset => mem[30][86].ACLR
reset => mem[30][87].ACLR
reset => mem[30][88].ACLR
reset => mem[30][89].ACLR
reset => mem[30][90].ACLR
reset => mem[30][91].ACLR
reset => mem[30][92].ACLR
reset => mem[30][93].ACLR
reset => mem[30][94].ACLR
reset => mem[30][95].ACLR
reset => mem[30][96].ACLR
reset => mem[30][97].ACLR
reset => mem[30][98].ACLR
reset => mem[30][99].ACLR
reset => mem[30][100].ACLR
reset => mem[30][101].ACLR
reset => mem[30][102].ACLR
reset => mem[30][103].ACLR
reset => mem[30][104].ACLR
reset => mem[30][105].ACLR
reset => mem[29][0].ACLR
reset => mem[29][1].ACLR
reset => mem[29][2].ACLR
reset => mem[29][3].ACLR
reset => mem[29][4].ACLR
reset => mem[29][5].ACLR
reset => mem[29][6].ACLR
reset => mem[29][7].ACLR
reset => mem[29][8].ACLR
reset => mem[29][9].ACLR
reset => mem[29][10].ACLR
reset => mem[29][11].ACLR
reset => mem[29][12].ACLR
reset => mem[29][13].ACLR
reset => mem[29][14].ACLR
reset => mem[29][15].ACLR
reset => mem[29][16].ACLR
reset => mem[29][17].ACLR
reset => mem[29][18].ACLR
reset => mem[29][19].ACLR
reset => mem[29][20].ACLR
reset => mem[29][21].ACLR
reset => mem[29][22].ACLR
reset => mem[29][23].ACLR
reset => mem[29][24].ACLR
reset => mem[29][25].ACLR
reset => mem[29][26].ACLR
reset => mem[29][27].ACLR
reset => mem[29][28].ACLR
reset => mem[29][29].ACLR
reset => mem[29][30].ACLR
reset => mem[29][31].ACLR
reset => mem[29][32].ACLR
reset => mem[29][33].ACLR
reset => mem[29][34].ACLR
reset => mem[29][35].ACLR
reset => mem[29][36].ACLR
reset => mem[29][37].ACLR
reset => mem[29][38].ACLR
reset => mem[29][39].ACLR
reset => mem[29][40].ACLR
reset => mem[29][41].ACLR
reset => mem[29][42].ACLR
reset => mem[29][43].ACLR
reset => mem[29][44].ACLR
reset => mem[29][45].ACLR
reset => mem[29][46].ACLR
reset => mem[29][47].ACLR
reset => mem[29][48].ACLR
reset => mem[29][49].ACLR
reset => mem[29][50].ACLR
reset => mem[29][51].ACLR
reset => mem[29][52].ACLR
reset => mem[29][53].ACLR
reset => mem[29][54].ACLR
reset => mem[29][55].ACLR
reset => mem[29][56].ACLR
reset => mem[29][57].ACLR
reset => mem[29][58].ACLR
reset => mem[29][59].ACLR
reset => mem[29][60].ACLR
reset => mem[29][61].ACLR
reset => mem[29][62].ACLR
reset => mem[29][63].ACLR
reset => mem[29][64].ACLR
reset => mem[29][65].ACLR
reset => mem[29][66].ACLR
reset => mem[29][67].ACLR
reset => mem[29][68].ACLR
reset => mem[29][69].ACLR
reset => mem[29][70].ACLR
reset => mem[29][71].ACLR
reset => mem[29][72].ACLR
reset => mem[29][73].ACLR
reset => mem[29][74].ACLR
reset => mem[29][75].ACLR
reset => mem[29][76].ACLR
reset => mem[29][77].ACLR
reset => mem[29][78].ACLR
reset => mem[29][79].ACLR
reset => mem[29][80].ACLR
reset => mem[29][81].ACLR
reset => mem[29][82].ACLR
reset => mem[29][83].ACLR
reset => mem[29][84].ACLR
reset => mem[29][85].ACLR
reset => mem[29][86].ACLR
reset => mem[29][87].ACLR
reset => mem[29][88].ACLR
reset => mem[29][89].ACLR
reset => mem[29][90].ACLR
reset => mem[29][91].ACLR
reset => mem[29][92].ACLR
reset => mem[29][93].ACLR
reset => mem[29][94].ACLR
reset => mem[29][95].ACLR
reset => mem[29][96].ACLR
reset => mem[29][97].ACLR
reset => mem[29][98].ACLR
reset => mem[29][99].ACLR
reset => mem[29][100].ACLR
reset => mem[29][101].ACLR
reset => mem[29][102].ACLR
reset => mem[29][103].ACLR
reset => mem[29][104].ACLR
reset => mem[29][105].ACLR
reset => mem[28][0].ACLR
reset => mem[28][1].ACLR
reset => mem[28][2].ACLR
reset => mem[28][3].ACLR
reset => mem[28][4].ACLR
reset => mem[28][5].ACLR
reset => mem[28][6].ACLR
reset => mem[28][7].ACLR
reset => mem[28][8].ACLR
reset => mem[28][9].ACLR
reset => mem[28][10].ACLR
reset => mem[28][11].ACLR
reset => mem[28][12].ACLR
reset => mem[28][13].ACLR
reset => mem[28][14].ACLR
reset => mem[28][15].ACLR
reset => mem[28][16].ACLR
reset => mem[28][17].ACLR
reset => mem[28][18].ACLR
reset => mem[28][19].ACLR
reset => mem[28][20].ACLR
reset => mem[28][21].ACLR
reset => mem[28][22].ACLR
reset => mem[28][23].ACLR
reset => mem[28][24].ACLR
reset => mem[28][25].ACLR
reset => mem[28][26].ACLR
reset => mem[28][27].ACLR
reset => mem[28][28].ACLR
reset => mem[28][29].ACLR
reset => mem[28][30].ACLR
reset => mem[28][31].ACLR
reset => mem[28][32].ACLR
reset => mem[28][33].ACLR
reset => mem[28][34].ACLR
reset => mem[28][35].ACLR
reset => mem[28][36].ACLR
reset => mem[28][37].ACLR
reset => mem[28][38].ACLR
reset => mem[28][39].ACLR
reset => mem[28][40].ACLR
reset => mem[28][41].ACLR
reset => mem[28][42].ACLR
reset => mem[28][43].ACLR
reset => mem[28][44].ACLR
reset => mem[28][45].ACLR
reset => mem[28][46].ACLR
reset => mem[28][47].ACLR
reset => mem[28][48].ACLR
reset => mem[28][49].ACLR
reset => mem[28][50].ACLR
reset => mem[28][51].ACLR
reset => mem[28][52].ACLR
reset => mem[28][53].ACLR
reset => mem[28][54].ACLR
reset => mem[28][55].ACLR
reset => mem[28][56].ACLR
reset => mem[28][57].ACLR
reset => mem[28][58].ACLR
reset => mem[28][59].ACLR
reset => mem[28][60].ACLR
reset => mem[28][61].ACLR
reset => mem[28][62].ACLR
reset => mem[28][63].ACLR
reset => mem[28][64].ACLR
reset => mem[28][65].ACLR
reset => mem[28][66].ACLR
reset => mem[28][67].ACLR
reset => mem[28][68].ACLR
reset => mem[28][69].ACLR
reset => mem[28][70].ACLR
reset => mem[28][71].ACLR
reset => mem[28][72].ACLR
reset => mem[28][73].ACLR
reset => mem[28][74].ACLR
reset => mem[28][75].ACLR
reset => mem[28][76].ACLR
reset => mem[28][77].ACLR
reset => mem[28][78].ACLR
reset => mem[28][79].ACLR
reset => mem[28][80].ACLR
reset => mem[28][81].ACLR
reset => mem[28][82].ACLR
reset => mem[28][83].ACLR
reset => mem[28][84].ACLR
reset => mem[28][85].ACLR
reset => mem[28][86].ACLR
reset => mem[28][87].ACLR
reset => mem[28][88].ACLR
reset => mem[28][89].ACLR
reset => mem[28][90].ACLR
reset => mem[28][91].ACLR
reset => mem[28][92].ACLR
reset => mem[28][93].ACLR
reset => mem[28][94].ACLR
reset => mem[28][95].ACLR
reset => mem[28][96].ACLR
reset => mem[28][97].ACLR
reset => mem[28][98].ACLR
reset => mem[28][99].ACLR
reset => mem[28][100].ACLR
reset => mem[28][101].ACLR
reset => mem[28][102].ACLR
reset => mem[28][103].ACLR
reset => mem[28][104].ACLR
reset => mem[28][105].ACLR
reset => mem[27][0].ACLR
reset => mem[27][1].ACLR
reset => mem[27][2].ACLR
reset => mem[27][3].ACLR
reset => mem[27][4].ACLR
reset => mem[27][5].ACLR
reset => mem[27][6].ACLR
reset => mem[27][7].ACLR
reset => mem[27][8].ACLR
reset => mem[27][9].ACLR
reset => mem[27][10].ACLR
reset => mem[27][11].ACLR
reset => mem[27][12].ACLR
reset => mem[27][13].ACLR
reset => mem[27][14].ACLR
reset => mem[27][15].ACLR
reset => mem[27][16].ACLR
reset => mem[27][17].ACLR
reset => mem[27][18].ACLR
reset => mem[27][19].ACLR
reset => mem[27][20].ACLR
reset => mem[27][21].ACLR
reset => mem[27][22].ACLR
reset => mem[27][23].ACLR
reset => mem[27][24].ACLR
reset => mem[27][25].ACLR
reset => mem[27][26].ACLR
reset => mem[27][27].ACLR
reset => mem[27][28].ACLR
reset => mem[27][29].ACLR
reset => mem[27][30].ACLR
reset => mem[27][31].ACLR
reset => mem[27][32].ACLR
reset => mem[27][33].ACLR
reset => mem[27][34].ACLR
reset => mem[27][35].ACLR
reset => mem[27][36].ACLR
reset => mem[27][37].ACLR
reset => mem[27][38].ACLR
reset => mem[27][39].ACLR
reset => mem[27][40].ACLR
reset => mem[27][41].ACLR
reset => mem[27][42].ACLR
reset => mem[27][43].ACLR
reset => mem[27][44].ACLR
reset => mem[27][45].ACLR
reset => mem[27][46].ACLR
reset => mem[27][47].ACLR
reset => mem[27][48].ACLR
reset => mem[27][49].ACLR
reset => mem[27][50].ACLR
reset => mem[27][51].ACLR
reset => mem[27][52].ACLR
reset => mem[27][53].ACLR
reset => mem[27][54].ACLR
reset => mem[27][55].ACLR
reset => mem[27][56].ACLR
reset => mem[27][57].ACLR
reset => mem[27][58].ACLR
reset => mem[27][59].ACLR
reset => mem[27][60].ACLR
reset => mem[27][61].ACLR
reset => mem[27][62].ACLR
reset => mem[27][63].ACLR
reset => mem[27][64].ACLR
reset => mem[27][65].ACLR
reset => mem[27][66].ACLR
reset => mem[27][67].ACLR
reset => mem[27][68].ACLR
reset => mem[27][69].ACLR
reset => mem[27][70].ACLR
reset => mem[27][71].ACLR
reset => mem[27][72].ACLR
reset => mem[27][73].ACLR
reset => mem[27][74].ACLR
reset => mem[27][75].ACLR
reset => mem[27][76].ACLR
reset => mem[27][77].ACLR
reset => mem[27][78].ACLR
reset => mem[27][79].ACLR
reset => mem[27][80].ACLR
reset => mem[27][81].ACLR
reset => mem[27][82].ACLR
reset => mem[27][83].ACLR
reset => mem[27][84].ACLR
reset => mem[27][85].ACLR
reset => mem[27][86].ACLR
reset => mem[27][87].ACLR
reset => mem[27][88].ACLR
reset => mem[27][89].ACLR
reset => mem[27][90].ACLR
reset => mem[27][91].ACLR
reset => mem[27][92].ACLR
reset => mem[27][93].ACLR
reset => mem[27][94].ACLR
reset => mem[27][95].ACLR
reset => mem[27][96].ACLR
reset => mem[27][97].ACLR
reset => mem[27][98].ACLR
reset => mem[27][99].ACLR
reset => mem[27][100].ACLR
reset => mem[27][101].ACLR
reset => mem[27][102].ACLR
reset => mem[27][103].ACLR
reset => mem[27][104].ACLR
reset => mem[27][105].ACLR
reset => mem[26][0].ACLR
reset => mem[26][1].ACLR
reset => mem[26][2].ACLR
reset => mem[26][3].ACLR
reset => mem[26][4].ACLR
reset => mem[26][5].ACLR
reset => mem[26][6].ACLR
reset => mem[26][7].ACLR
reset => mem[26][8].ACLR
reset => mem[26][9].ACLR
reset => mem[26][10].ACLR
reset => mem[26][11].ACLR
reset => mem[26][12].ACLR
reset => mem[26][13].ACLR
reset => mem[26][14].ACLR
reset => mem[26][15].ACLR
reset => mem[26][16].ACLR
reset => mem[26][17].ACLR
reset => mem[26][18].ACLR
reset => mem[26][19].ACLR
reset => mem[26][20].ACLR
reset => mem[26][21].ACLR
reset => mem[26][22].ACLR
reset => mem[26][23].ACLR
reset => mem[26][24].ACLR
reset => mem[26][25].ACLR
reset => mem[26][26].ACLR
reset => mem[26][27].ACLR
reset => mem[26][28].ACLR
reset => mem[26][29].ACLR
reset => mem[26][30].ACLR
reset => mem[26][31].ACLR
reset => mem[26][32].ACLR
reset => mem[26][33].ACLR
reset => mem[26][34].ACLR
reset => mem[26][35].ACLR
reset => mem[26][36].ACLR
reset => mem[26][37].ACLR
reset => mem[26][38].ACLR
reset => mem[26][39].ACLR
reset => mem[26][40].ACLR
reset => mem[26][41].ACLR
reset => mem[26][42].ACLR
reset => mem[26][43].ACLR
reset => mem[26][44].ACLR
reset => mem[26][45].ACLR
reset => mem[26][46].ACLR
reset => mem[26][47].ACLR
reset => mem[26][48].ACLR
reset => mem[26][49].ACLR
reset => mem[26][50].ACLR
reset => mem[26][51].ACLR
reset => mem[26][52].ACLR
reset => mem[26][53].ACLR
reset => mem[26][54].ACLR
reset => mem[26][55].ACLR
reset => mem[26][56].ACLR
reset => mem[26][57].ACLR
reset => mem[26][58].ACLR
reset => mem[26][59].ACLR
reset => mem[26][60].ACLR
reset => mem[26][61].ACLR
reset => mem[26][62].ACLR
reset => mem[26][63].ACLR
reset => mem[26][64].ACLR
reset => mem[26][65].ACLR
reset => mem[26][66].ACLR
reset => mem[26][67].ACLR
reset => mem[26][68].ACLR
reset => mem[26][69].ACLR
reset => mem[26][70].ACLR
reset => mem[26][71].ACLR
reset => mem[26][72].ACLR
reset => mem[26][73].ACLR
reset => mem[26][74].ACLR
reset => mem[26][75].ACLR
reset => mem[26][76].ACLR
reset => mem[26][77].ACLR
reset => mem[26][78].ACLR
reset => mem[26][79].ACLR
reset => mem[26][80].ACLR
reset => mem[26][81].ACLR
reset => mem[26][82].ACLR
reset => mem[26][83].ACLR
reset => mem[26][84].ACLR
reset => mem[26][85].ACLR
reset => mem[26][86].ACLR
reset => mem[26][87].ACLR
reset => mem[26][88].ACLR
reset => mem[26][89].ACLR
reset => mem[26][90].ACLR
reset => mem[26][91].ACLR
reset => mem[26][92].ACLR
reset => mem[26][93].ACLR
reset => mem[26][94].ACLR
reset => mem[26][95].ACLR
reset => mem[26][96].ACLR
reset => mem[26][97].ACLR
reset => mem[26][98].ACLR
reset => mem[26][99].ACLR
reset => mem[26][100].ACLR
reset => mem[26][101].ACLR
reset => mem[26][102].ACLR
reset => mem[26][103].ACLR
reset => mem[26][104].ACLR
reset => mem[26][105].ACLR
reset => mem[25][0].ACLR
reset => mem[25][1].ACLR
reset => mem[25][2].ACLR
reset => mem[25][3].ACLR
reset => mem[25][4].ACLR
reset => mem[25][5].ACLR
reset => mem[25][6].ACLR
reset => mem[25][7].ACLR
reset => mem[25][8].ACLR
reset => mem[25][9].ACLR
reset => mem[25][10].ACLR
reset => mem[25][11].ACLR
reset => mem[25][12].ACLR
reset => mem[25][13].ACLR
reset => mem[25][14].ACLR
reset => mem[25][15].ACLR
reset => mem[25][16].ACLR
reset => mem[25][17].ACLR
reset => mem[25][18].ACLR
reset => mem[25][19].ACLR
reset => mem[25][20].ACLR
reset => mem[25][21].ACLR
reset => mem[25][22].ACLR
reset => mem[25][23].ACLR
reset => mem[25][24].ACLR
reset => mem[25][25].ACLR
reset => mem[25][26].ACLR
reset => mem[25][27].ACLR
reset => mem[25][28].ACLR
reset => mem[25][29].ACLR
reset => mem[25][30].ACLR
reset => mem[25][31].ACLR
reset => mem[25][32].ACLR
reset => mem[25][33].ACLR
reset => mem[25][34].ACLR
reset => mem[25][35].ACLR
reset => mem[25][36].ACLR
reset => mem[25][37].ACLR
reset => mem[25][38].ACLR
reset => mem[25][39].ACLR
reset => mem[25][40].ACLR
reset => mem[25][41].ACLR
reset => mem[25][42].ACLR
reset => mem[25][43].ACLR
reset => mem[25][44].ACLR
reset => mem[25][45].ACLR
reset => mem[25][46].ACLR
reset => mem[25][47].ACLR
reset => mem[25][48].ACLR
reset => mem[25][49].ACLR
reset => mem[25][50].ACLR
reset => mem[25][51].ACLR
reset => mem[25][52].ACLR
reset => mem[25][53].ACLR
reset => mem[25][54].ACLR
reset => mem[25][55].ACLR
reset => mem[25][56].ACLR
reset => mem[25][57].ACLR
reset => mem[25][58].ACLR
reset => mem[25][59].ACLR
reset => mem[25][60].ACLR
reset => mem[25][61].ACLR
reset => mem[25][62].ACLR
reset => mem[25][63].ACLR
reset => mem[25][64].ACLR
reset => mem[25][65].ACLR
reset => mem[25][66].ACLR
reset => mem[25][67].ACLR
reset => mem[25][68].ACLR
reset => mem[25][69].ACLR
reset => mem[25][70].ACLR
reset => mem[25][71].ACLR
reset => mem[25][72].ACLR
reset => mem[25][73].ACLR
reset => mem[25][74].ACLR
reset => mem[25][75].ACLR
reset => mem[25][76].ACLR
reset => mem[25][77].ACLR
reset => mem[25][78].ACLR
reset => mem[25][79].ACLR
reset => mem[25][80].ACLR
reset => mem[25][81].ACLR
reset => mem[25][82].ACLR
reset => mem[25][83].ACLR
reset => mem[25][84].ACLR
reset => mem[25][85].ACLR
reset => mem[25][86].ACLR
reset => mem[25][87].ACLR
reset => mem[25][88].ACLR
reset => mem[25][89].ACLR
reset => mem[25][90].ACLR
reset => mem[25][91].ACLR
reset => mem[25][92].ACLR
reset => mem[25][93].ACLR
reset => mem[25][94].ACLR
reset => mem[25][95].ACLR
reset => mem[25][96].ACLR
reset => mem[25][97].ACLR
reset => mem[25][98].ACLR
reset => mem[25][99].ACLR
reset => mem[25][100].ACLR
reset => mem[25][101].ACLR
reset => mem[25][102].ACLR
reset => mem[25][103].ACLR
reset => mem[25][104].ACLR
reset => mem[25][105].ACLR
reset => mem[24][0].ACLR
reset => mem[24][1].ACLR
reset => mem[24][2].ACLR
reset => mem[24][3].ACLR
reset => mem[24][4].ACLR
reset => mem[24][5].ACLR
reset => mem[24][6].ACLR
reset => mem[24][7].ACLR
reset => mem[24][8].ACLR
reset => mem[24][9].ACLR
reset => mem[24][10].ACLR
reset => mem[24][11].ACLR
reset => mem[24][12].ACLR
reset => mem[24][13].ACLR
reset => mem[24][14].ACLR
reset => mem[24][15].ACLR
reset => mem[24][16].ACLR
reset => mem[24][17].ACLR
reset => mem[24][18].ACLR
reset => mem[24][19].ACLR
reset => mem[24][20].ACLR
reset => mem[24][21].ACLR
reset => mem[24][22].ACLR
reset => mem[24][23].ACLR
reset => mem[24][24].ACLR
reset => mem[24][25].ACLR
reset => mem[24][26].ACLR
reset => mem[24][27].ACLR
reset => mem[24][28].ACLR
reset => mem[24][29].ACLR
reset => mem[24][30].ACLR
reset => mem[24][31].ACLR
reset => mem[24][32].ACLR
reset => mem[24][33].ACLR
reset => mem[24][34].ACLR
reset => mem[24][35].ACLR
reset => mem[24][36].ACLR
reset => mem[24][37].ACLR
reset => mem[24][38].ACLR
reset => mem[24][39].ACLR
reset => mem[24][40].ACLR
reset => mem[24][41].ACLR
reset => mem[24][42].ACLR
reset => mem[24][43].ACLR
reset => mem[24][44].ACLR
reset => mem[24][45].ACLR
reset => mem[24][46].ACLR
reset => mem[24][47].ACLR
reset => mem[24][48].ACLR
reset => mem[24][49].ACLR
reset => mem[24][50].ACLR
reset => mem[24][51].ACLR
reset => mem[24][52].ACLR
reset => mem[24][53].ACLR
reset => mem[24][54].ACLR
reset => mem[24][55].ACLR
reset => mem[24][56].ACLR
reset => mem[24][57].ACLR
reset => mem[24][58].ACLR
reset => mem[24][59].ACLR
reset => mem[24][60].ACLR
reset => mem[24][61].ACLR
reset => mem[24][62].ACLR
reset => mem[24][63].ACLR
reset => mem[24][64].ACLR
reset => mem[24][65].ACLR
reset => mem[24][66].ACLR
reset => mem[24][67].ACLR
reset => mem[24][68].ACLR
reset => mem[24][69].ACLR
reset => mem[24][70].ACLR
reset => mem[24][71].ACLR
reset => mem[24][72].ACLR
reset => mem[24][73].ACLR
reset => mem[24][74].ACLR
reset => mem[24][75].ACLR
reset => mem[24][76].ACLR
reset => mem[24][77].ACLR
reset => mem[24][78].ACLR
reset => mem[24][79].ACLR
reset => mem[24][80].ACLR
reset => mem[24][81].ACLR
reset => mem[24][82].ACLR
reset => mem[24][83].ACLR
reset => mem[24][84].ACLR
reset => mem[24][85].ACLR
reset => mem[24][86].ACLR
reset => mem[24][87].ACLR
reset => mem[24][88].ACLR
reset => mem[24][89].ACLR
reset => mem[24][90].ACLR
reset => mem[24][91].ACLR
reset => mem[24][92].ACLR
reset => mem[24][93].ACLR
reset => mem[24][94].ACLR
reset => mem[24][95].ACLR
reset => mem[24][96].ACLR
reset => mem[24][97].ACLR
reset => mem[24][98].ACLR
reset => mem[24][99].ACLR
reset => mem[24][100].ACLR
reset => mem[24][101].ACLR
reset => mem[24][102].ACLR
reset => mem[24][103].ACLR
reset => mem[24][104].ACLR
reset => mem[24][105].ACLR
reset => mem[23][0].ACLR
reset => mem[23][1].ACLR
reset => mem[23][2].ACLR
reset => mem[23][3].ACLR
reset => mem[23][4].ACLR
reset => mem[23][5].ACLR
reset => mem[23][6].ACLR
reset => mem[23][7].ACLR
reset => mem[23][8].ACLR
reset => mem[23][9].ACLR
reset => mem[23][10].ACLR
reset => mem[23][11].ACLR
reset => mem[23][12].ACLR
reset => mem[23][13].ACLR
reset => mem[23][14].ACLR
reset => mem[23][15].ACLR
reset => mem[23][16].ACLR
reset => mem[23][17].ACLR
reset => mem[23][18].ACLR
reset => mem[23][19].ACLR
reset => mem[23][20].ACLR
reset => mem[23][21].ACLR
reset => mem[23][22].ACLR
reset => mem[23][23].ACLR
reset => mem[23][24].ACLR
reset => mem[23][25].ACLR
reset => mem[23][26].ACLR
reset => mem[23][27].ACLR
reset => mem[23][28].ACLR
reset => mem[23][29].ACLR
reset => mem[23][30].ACLR
reset => mem[23][31].ACLR
reset => mem[23][32].ACLR
reset => mem[23][33].ACLR
reset => mem[23][34].ACLR
reset => mem[23][35].ACLR
reset => mem[23][36].ACLR
reset => mem[23][37].ACLR
reset => mem[23][38].ACLR
reset => mem[23][39].ACLR
reset => mem[23][40].ACLR
reset => mem[23][41].ACLR
reset => mem[23][42].ACLR
reset => mem[23][43].ACLR
reset => mem[23][44].ACLR
reset => mem[23][45].ACLR
reset => mem[23][46].ACLR
reset => mem[23][47].ACLR
reset => mem[23][48].ACLR
reset => mem[23][49].ACLR
reset => mem[23][50].ACLR
reset => mem[23][51].ACLR
reset => mem[23][52].ACLR
reset => mem[23][53].ACLR
reset => mem[23][54].ACLR
reset => mem[23][55].ACLR
reset => mem[23][56].ACLR
reset => mem[23][57].ACLR
reset => mem[23][58].ACLR
reset => mem[23][59].ACLR
reset => mem[23][60].ACLR
reset => mem[23][61].ACLR
reset => mem[23][62].ACLR
reset => mem[23][63].ACLR
reset => mem[23][64].ACLR
reset => mem[23][65].ACLR
reset => mem[23][66].ACLR
reset => mem[23][67].ACLR
reset => mem[23][68].ACLR
reset => mem[23][69].ACLR
reset => mem[23][70].ACLR
reset => mem[23][71].ACLR
reset => mem[23][72].ACLR
reset => mem[23][73].ACLR
reset => mem[23][74].ACLR
reset => mem[23][75].ACLR
reset => mem[23][76].ACLR
reset => mem[23][77].ACLR
reset => mem[23][78].ACLR
reset => mem[23][79].ACLR
reset => mem[23][80].ACLR
reset => mem[23][81].ACLR
reset => mem[23][82].ACLR
reset => mem[23][83].ACLR
reset => mem[23][84].ACLR
reset => mem[23][85].ACLR
reset => mem[23][86].ACLR
reset => mem[23][87].ACLR
reset => mem[23][88].ACLR
reset => mem[23][89].ACLR
reset => mem[23][90].ACLR
reset => mem[23][91].ACLR
reset => mem[23][92].ACLR
reset => mem[23][93].ACLR
reset => mem[23][94].ACLR
reset => mem[23][95].ACLR
reset => mem[23][96].ACLR
reset => mem[23][97].ACLR
reset => mem[23][98].ACLR
reset => mem[23][99].ACLR
reset => mem[23][100].ACLR
reset => mem[23][101].ACLR
reset => mem[23][102].ACLR
reset => mem[23][103].ACLR
reset => mem[23][104].ACLR
reset => mem[23][105].ACLR
reset => mem[22][0].ACLR
reset => mem[22][1].ACLR
reset => mem[22][2].ACLR
reset => mem[22][3].ACLR
reset => mem[22][4].ACLR
reset => mem[22][5].ACLR
reset => mem[22][6].ACLR
reset => mem[22][7].ACLR
reset => mem[22][8].ACLR
reset => mem[22][9].ACLR
reset => mem[22][10].ACLR
reset => mem[22][11].ACLR
reset => mem[22][12].ACLR
reset => mem[22][13].ACLR
reset => mem[22][14].ACLR
reset => mem[22][15].ACLR
reset => mem[22][16].ACLR
reset => mem[22][17].ACLR
reset => mem[22][18].ACLR
reset => mem[22][19].ACLR
reset => mem[22][20].ACLR
reset => mem[22][21].ACLR
reset => mem[22][22].ACLR
reset => mem[22][23].ACLR
reset => mem[22][24].ACLR
reset => mem[22][25].ACLR
reset => mem[22][26].ACLR
reset => mem[22][27].ACLR
reset => mem[22][28].ACLR
reset => mem[22][29].ACLR
reset => mem[22][30].ACLR
reset => mem[22][31].ACLR
reset => mem[22][32].ACLR
reset => mem[22][33].ACLR
reset => mem[22][34].ACLR
reset => mem[22][35].ACLR
reset => mem[22][36].ACLR
reset => mem[22][37].ACLR
reset => mem[22][38].ACLR
reset => mem[22][39].ACLR
reset => mem[22][40].ACLR
reset => mem[22][41].ACLR
reset => mem[22][42].ACLR
reset => mem[22][43].ACLR
reset => mem[22][44].ACLR
reset => mem[22][45].ACLR
reset => mem[22][46].ACLR
reset => mem[22][47].ACLR
reset => mem[22][48].ACLR
reset => mem[22][49].ACLR
reset => mem[22][50].ACLR
reset => mem[22][51].ACLR
reset => mem[22][52].ACLR
reset => mem[22][53].ACLR
reset => mem[22][54].ACLR
reset => mem[22][55].ACLR
reset => mem[22][56].ACLR
reset => mem[22][57].ACLR
reset => mem[22][58].ACLR
reset => mem[22][59].ACLR
reset => mem[22][60].ACLR
reset => mem[22][61].ACLR
reset => mem[22][62].ACLR
reset => mem[22][63].ACLR
reset => mem[22][64].ACLR
reset => mem[22][65].ACLR
reset => mem[22][66].ACLR
reset => mem[22][67].ACLR
reset => mem[22][68].ACLR
reset => mem[22][69].ACLR
reset => mem[22][70].ACLR
reset => mem[22][71].ACLR
reset => mem[22][72].ACLR
reset => mem[22][73].ACLR
reset => mem[22][74].ACLR
reset => mem[22][75].ACLR
reset => mem[22][76].ACLR
reset => mem[22][77].ACLR
reset => mem[22][78].ACLR
reset => mem[22][79].ACLR
reset => mem[22][80].ACLR
reset => mem[22][81].ACLR
reset => mem[22][82].ACLR
reset => mem[22][83].ACLR
reset => mem[22][84].ACLR
reset => mem[22][85].ACLR
reset => mem[22][86].ACLR
reset => mem[22][87].ACLR
reset => mem[22][88].ACLR
reset => mem[22][89].ACLR
reset => mem[22][90].ACLR
reset => mem[22][91].ACLR
reset => mem[22][92].ACLR
reset => mem[22][93].ACLR
reset => mem[22][94].ACLR
reset => mem[22][95].ACLR
reset => mem[22][96].ACLR
reset => mem[22][97].ACLR
reset => mem[22][98].ACLR
reset => mem[22][99].ACLR
reset => mem[22][100].ACLR
reset => mem[22][101].ACLR
reset => mem[22][102].ACLR
reset => mem[22][103].ACLR
reset => mem[22][104].ACLR
reset => mem[22][105].ACLR
reset => mem[21][0].ACLR
reset => mem[21][1].ACLR
reset => mem[21][2].ACLR
reset => mem[21][3].ACLR
reset => mem[21][4].ACLR
reset => mem[21][5].ACLR
reset => mem[21][6].ACLR
reset => mem[21][7].ACLR
reset => mem[21][8].ACLR
reset => mem[21][9].ACLR
reset => mem[21][10].ACLR
reset => mem[21][11].ACLR
reset => mem[21][12].ACLR
reset => mem[21][13].ACLR
reset => mem[21][14].ACLR
reset => mem[21][15].ACLR
reset => mem[21][16].ACLR
reset => mem[21][17].ACLR
reset => mem[21][18].ACLR
reset => mem[21][19].ACLR
reset => mem[21][20].ACLR
reset => mem[21][21].ACLR
reset => mem[21][22].ACLR
reset => mem[21][23].ACLR
reset => mem[21][24].ACLR
reset => mem[21][25].ACLR
reset => mem[21][26].ACLR
reset => mem[21][27].ACLR
reset => mem[21][28].ACLR
reset => mem[21][29].ACLR
reset => mem[21][30].ACLR
reset => mem[21][31].ACLR
reset => mem[21][32].ACLR
reset => mem[21][33].ACLR
reset => mem[21][34].ACLR
reset => mem[21][35].ACLR
reset => mem[21][36].ACLR
reset => mem[21][37].ACLR
reset => mem[21][38].ACLR
reset => mem[21][39].ACLR
reset => mem[21][40].ACLR
reset => mem[21][41].ACLR
reset => mem[21][42].ACLR
reset => mem[21][43].ACLR
reset => mem[21][44].ACLR
reset => mem[21][45].ACLR
reset => mem[21][46].ACLR
reset => mem[21][47].ACLR
reset => mem[21][48].ACLR
reset => mem[21][49].ACLR
reset => mem[21][50].ACLR
reset => mem[21][51].ACLR
reset => mem[21][52].ACLR
reset => mem[21][53].ACLR
reset => mem[21][54].ACLR
reset => mem[21][55].ACLR
reset => mem[21][56].ACLR
reset => mem[21][57].ACLR
reset => mem[21][58].ACLR
reset => mem[21][59].ACLR
reset => mem[21][60].ACLR
reset => mem[21][61].ACLR
reset => mem[21][62].ACLR
reset => mem[21][63].ACLR
reset => mem[21][64].ACLR
reset => mem[21][65].ACLR
reset => mem[21][66].ACLR
reset => mem[21][67].ACLR
reset => mem[21][68].ACLR
reset => mem[21][69].ACLR
reset => mem[21][70].ACLR
reset => mem[21][71].ACLR
reset => mem[21][72].ACLR
reset => mem[21][73].ACLR
reset => mem[21][74].ACLR
reset => mem[21][75].ACLR
reset => mem[21][76].ACLR
reset => mem[21][77].ACLR
reset => mem[21][78].ACLR
reset => mem[21][79].ACLR
reset => mem[21][80].ACLR
reset => mem[21][81].ACLR
reset => mem[21][82].ACLR
reset => mem[21][83].ACLR
reset => mem[21][84].ACLR
reset => mem[21][85].ACLR
reset => mem[21][86].ACLR
reset => mem[21][87].ACLR
reset => mem[21][88].ACLR
reset => mem[21][89].ACLR
reset => mem[21][90].ACLR
reset => mem[21][91].ACLR
reset => mem[21][92].ACLR
reset => mem[21][93].ACLR
reset => mem[21][94].ACLR
reset => mem[21][95].ACLR
reset => mem[21][96].ACLR
reset => mem[21][97].ACLR
reset => mem[21][98].ACLR
reset => mem[21][99].ACLR
reset => mem[21][100].ACLR
reset => mem[21][101].ACLR
reset => mem[21][102].ACLR
reset => mem[21][103].ACLR
reset => mem[21][104].ACLR
reset => mem[21][105].ACLR
reset => mem[20][0].ACLR
reset => mem[20][1].ACLR
reset => mem[20][2].ACLR
reset => mem[20][3].ACLR
reset => mem[20][4].ACLR
reset => mem[20][5].ACLR
reset => mem[20][6].ACLR
reset => mem[20][7].ACLR
reset => mem[20][8].ACLR
reset => mem[20][9].ACLR
reset => mem[20][10].ACLR
reset => mem[20][11].ACLR
reset => mem[20][12].ACLR
reset => mem[20][13].ACLR
reset => mem[20][14].ACLR
reset => mem[20][15].ACLR
reset => mem[20][16].ACLR
reset => mem[20][17].ACLR
reset => mem[20][18].ACLR
reset => mem[20][19].ACLR
reset => mem[20][20].ACLR
reset => mem[20][21].ACLR
reset => mem[20][22].ACLR
reset => mem[20][23].ACLR
reset => mem[20][24].ACLR
reset => mem[20][25].ACLR
reset => mem[20][26].ACLR
reset => mem[20][27].ACLR
reset => mem[20][28].ACLR
reset => mem[20][29].ACLR
reset => mem[20][30].ACLR
reset => mem[20][31].ACLR
reset => mem[20][32].ACLR
reset => mem[20][33].ACLR
reset => mem[20][34].ACLR
reset => mem[20][35].ACLR
reset => mem[20][36].ACLR
reset => mem[20][37].ACLR
reset => mem[20][38].ACLR
reset => mem[20][39].ACLR
reset => mem[20][40].ACLR
reset => mem[20][41].ACLR
reset => mem[20][42].ACLR
reset => mem[20][43].ACLR
reset => mem[20][44].ACLR
reset => mem[20][45].ACLR
reset => mem[20][46].ACLR
reset => mem[20][47].ACLR
reset => mem[20][48].ACLR
reset => mem[20][49].ACLR
reset => mem[20][50].ACLR
reset => mem[20][51].ACLR
reset => mem[20][52].ACLR
reset => mem[20][53].ACLR
reset => mem[20][54].ACLR
reset => mem[20][55].ACLR
reset => mem[20][56].ACLR
reset => mem[20][57].ACLR
reset => mem[20][58].ACLR
reset => mem[20][59].ACLR
reset => mem[20][60].ACLR
reset => mem[20][61].ACLR
reset => mem[20][62].ACLR
reset => mem[20][63].ACLR
reset => mem[20][64].ACLR
reset => mem[20][65].ACLR
reset => mem[20][66].ACLR
reset => mem[20][67].ACLR
reset => mem[20][68].ACLR
reset => mem[20][69].ACLR
reset => mem[20][70].ACLR
reset => mem[20][71].ACLR
reset => mem[20][72].ACLR
reset => mem[20][73].ACLR
reset => mem[20][74].ACLR
reset => mem[20][75].ACLR
reset => mem[20][76].ACLR
reset => mem[20][77].ACLR
reset => mem[20][78].ACLR
reset => mem[20][79].ACLR
reset => mem[20][80].ACLR
reset => mem[20][81].ACLR
reset => mem[20][82].ACLR
reset => mem[20][83].ACLR
reset => mem[20][84].ACLR
reset => mem[20][85].ACLR
reset => mem[20][86].ACLR
reset => mem[20][87].ACLR
reset => mem[20][88].ACLR
reset => mem[20][89].ACLR
reset => mem[20][90].ACLR
reset => mem[20][91].ACLR
reset => mem[20][92].ACLR
reset => mem[20][93].ACLR
reset => mem[20][94].ACLR
reset => mem[20][95].ACLR
reset => mem[20][96].ACLR
reset => mem[20][97].ACLR
reset => mem[20][98].ACLR
reset => mem[20][99].ACLR
reset => mem[20][100].ACLR
reset => mem[20][101].ACLR
reset => mem[20][102].ACLR
reset => mem[20][103].ACLR
reset => mem[20][104].ACLR
reset => mem[20][105].ACLR
reset => mem[19][0].ACLR
reset => mem[19][1].ACLR
reset => mem[19][2].ACLR
reset => mem[19][3].ACLR
reset => mem[19][4].ACLR
reset => mem[19][5].ACLR
reset => mem[19][6].ACLR
reset => mem[19][7].ACLR
reset => mem[19][8].ACLR
reset => mem[19][9].ACLR
reset => mem[19][10].ACLR
reset => mem[19][11].ACLR
reset => mem[19][12].ACLR
reset => mem[19][13].ACLR
reset => mem[19][14].ACLR
reset => mem[19][15].ACLR
reset => mem[19][16].ACLR
reset => mem[19][17].ACLR
reset => mem[19][18].ACLR
reset => mem[19][19].ACLR
reset => mem[19][20].ACLR
reset => mem[19][21].ACLR
reset => mem[19][22].ACLR
reset => mem[19][23].ACLR
reset => mem[19][24].ACLR
reset => mem[19][25].ACLR
reset => mem[19][26].ACLR
reset => mem[19][27].ACLR
reset => mem[19][28].ACLR
reset => mem[19][29].ACLR
reset => mem[19][30].ACLR
reset => mem[19][31].ACLR
reset => mem[19][32].ACLR
reset => mem[19][33].ACLR
reset => mem[19][34].ACLR
reset => mem[19][35].ACLR
reset => mem[19][36].ACLR
reset => mem[19][37].ACLR
reset => mem[19][38].ACLR
reset => mem[19][39].ACLR
reset => mem[19][40].ACLR
reset => mem[19][41].ACLR
reset => mem[19][42].ACLR
reset => mem[19][43].ACLR
reset => mem[19][44].ACLR
reset => mem[19][45].ACLR
reset => mem[19][46].ACLR
reset => mem[19][47].ACLR
reset => mem[19][48].ACLR
reset => mem[19][49].ACLR
reset => mem[19][50].ACLR
reset => mem[19][51].ACLR
reset => mem[19][52].ACLR
reset => mem[19][53].ACLR
reset => mem[19][54].ACLR
reset => mem[19][55].ACLR
reset => mem[19][56].ACLR
reset => mem[19][57].ACLR
reset => mem[19][58].ACLR
reset => mem[19][59].ACLR
reset => mem[19][60].ACLR
reset => mem[19][61].ACLR
reset => mem[19][62].ACLR
reset => mem[19][63].ACLR
reset => mem[19][64].ACLR
reset => mem[19][65].ACLR
reset => mem[19][66].ACLR
reset => mem[19][67].ACLR
reset => mem[19][68].ACLR
reset => mem[19][69].ACLR
reset => mem[19][70].ACLR
reset => mem[19][71].ACLR
reset => mem[19][72].ACLR
reset => mem[19][73].ACLR
reset => mem[19][74].ACLR
reset => mem[19][75].ACLR
reset => mem[19][76].ACLR
reset => mem[19][77].ACLR
reset => mem[19][78].ACLR
reset => mem[19][79].ACLR
reset => mem[19][80].ACLR
reset => mem[19][81].ACLR
reset => mem[19][82].ACLR
reset => mem[19][83].ACLR
reset => mem[19][84].ACLR
reset => mem[19][85].ACLR
reset => mem[19][86].ACLR
reset => mem[19][87].ACLR
reset => mem[19][88].ACLR
reset => mem[19][89].ACLR
reset => mem[19][90].ACLR
reset => mem[19][91].ACLR
reset => mem[19][92].ACLR
reset => mem[19][93].ACLR
reset => mem[19][94].ACLR
reset => mem[19][95].ACLR
reset => mem[19][96].ACLR
reset => mem[19][97].ACLR
reset => mem[19][98].ACLR
reset => mem[19][99].ACLR
reset => mem[19][100].ACLR
reset => mem[19][101].ACLR
reset => mem[19][102].ACLR
reset => mem[19][103].ACLR
reset => mem[19][104].ACLR
reset => mem[19][105].ACLR
reset => mem[18][0].ACLR
reset => mem[18][1].ACLR
reset => mem[18][2].ACLR
reset => mem[18][3].ACLR
reset => mem[18][4].ACLR
reset => mem[18][5].ACLR
reset => mem[18][6].ACLR
reset => mem[18][7].ACLR
reset => mem[18][8].ACLR
reset => mem[18][9].ACLR
reset => mem[18][10].ACLR
reset => mem[18][11].ACLR
reset => mem[18][12].ACLR
reset => mem[18][13].ACLR
reset => mem[18][14].ACLR
reset => mem[18][15].ACLR
reset => mem[18][16].ACLR
reset => mem[18][17].ACLR
reset => mem[18][18].ACLR
reset => mem[18][19].ACLR
reset => mem[18][20].ACLR
reset => mem[18][21].ACLR
reset => mem[18][22].ACLR
reset => mem[18][23].ACLR
reset => mem[18][24].ACLR
reset => mem[18][25].ACLR
reset => mem[18][26].ACLR
reset => mem[18][27].ACLR
reset => mem[18][28].ACLR
reset => mem[18][29].ACLR
reset => mem[18][30].ACLR
reset => mem[18][31].ACLR
reset => mem[18][32].ACLR
reset => mem[18][33].ACLR
reset => mem[18][34].ACLR
reset => mem[18][35].ACLR
reset => mem[18][36].ACLR
reset => mem[18][37].ACLR
reset => mem[18][38].ACLR
reset => mem[18][39].ACLR
reset => mem[18][40].ACLR
reset => mem[18][41].ACLR
reset => mem[18][42].ACLR
reset => mem[18][43].ACLR
reset => mem[18][44].ACLR
reset => mem[18][45].ACLR
reset => mem[18][46].ACLR
reset => mem[18][47].ACLR
reset => mem[18][48].ACLR
reset => mem[18][49].ACLR
reset => mem[18][50].ACLR
reset => mem[18][51].ACLR
reset => mem[18][52].ACLR
reset => mem[18][53].ACLR
reset => mem[18][54].ACLR
reset => mem[18][55].ACLR
reset => mem[18][56].ACLR
reset => mem[18][57].ACLR
reset => mem[18][58].ACLR
reset => mem[18][59].ACLR
reset => mem[18][60].ACLR
reset => mem[18][61].ACLR
reset => mem[18][62].ACLR
reset => mem[18][63].ACLR
reset => mem[18][64].ACLR
reset => mem[18][65].ACLR
reset => mem[18][66].ACLR
reset => mem[18][67].ACLR
reset => mem[18][68].ACLR
reset => mem[18][69].ACLR
reset => mem[18][70].ACLR
reset => mem[18][71].ACLR
reset => mem[18][72].ACLR
reset => mem[18][73].ACLR
reset => mem[18][74].ACLR
reset => mem[18][75].ACLR
reset => mem[18][76].ACLR
reset => mem[18][77].ACLR
reset => mem[18][78].ACLR
reset => mem[18][79].ACLR
reset => mem[18][80].ACLR
reset => mem[18][81].ACLR
reset => mem[18][82].ACLR
reset => mem[18][83].ACLR
reset => mem[18][84].ACLR
reset => mem[18][85].ACLR
reset => mem[18][86].ACLR
reset => mem[18][87].ACLR
reset => mem[18][88].ACLR
reset => mem[18][89].ACLR
reset => mem[18][90].ACLR
reset => mem[18][91].ACLR
reset => mem[18][92].ACLR
reset => mem[18][93].ACLR
reset => mem[18][94].ACLR
reset => mem[18][95].ACLR
reset => mem[18][96].ACLR
reset => mem[18][97].ACLR
reset => mem[18][98].ACLR
reset => mem[18][99].ACLR
reset => mem[18][100].ACLR
reset => mem[18][101].ACLR
reset => mem[18][102].ACLR
reset => mem[18][103].ACLR
reset => mem[18][104].ACLR
reset => mem[18][105].ACLR
reset => mem[17][0].ACLR
reset => mem[17][1].ACLR
reset => mem[17][2].ACLR
reset => mem[17][3].ACLR
reset => mem[17][4].ACLR
reset => mem[17][5].ACLR
reset => mem[17][6].ACLR
reset => mem[17][7].ACLR
reset => mem[17][8].ACLR
reset => mem[17][9].ACLR
reset => mem[17][10].ACLR
reset => mem[17][11].ACLR
reset => mem[17][12].ACLR
reset => mem[17][13].ACLR
reset => mem[17][14].ACLR
reset => mem[17][15].ACLR
reset => mem[17][16].ACLR
reset => mem[17][17].ACLR
reset => mem[17][18].ACLR
reset => mem[17][19].ACLR
reset => mem[17][20].ACLR
reset => mem[17][21].ACLR
reset => mem[17][22].ACLR
reset => mem[17][23].ACLR
reset => mem[17][24].ACLR
reset => mem[17][25].ACLR
reset => mem[17][26].ACLR
reset => mem[17][27].ACLR
reset => mem[17][28].ACLR
reset => mem[17][29].ACLR
reset => mem[17][30].ACLR
reset => mem[17][31].ACLR
reset => mem[17][32].ACLR
reset => mem[17][33].ACLR
reset => mem[17][34].ACLR
reset => mem[17][35].ACLR
reset => mem[17][36].ACLR
reset => mem[17][37].ACLR
reset => mem[17][38].ACLR
reset => mem[17][39].ACLR
reset => mem[17][40].ACLR
reset => mem[17][41].ACLR
reset => mem[17][42].ACLR
reset => mem[17][43].ACLR
reset => mem[17][44].ACLR
reset => mem[17][45].ACLR
reset => mem[17][46].ACLR
reset => mem[17][47].ACLR
reset => mem[17][48].ACLR
reset => mem[17][49].ACLR
reset => mem[17][50].ACLR
reset => mem[17][51].ACLR
reset => mem[17][52].ACLR
reset => mem[17][53].ACLR
reset => mem[17][54].ACLR
reset => mem[17][55].ACLR
reset => mem[17][56].ACLR
reset => mem[17][57].ACLR
reset => mem[17][58].ACLR
reset => mem[17][59].ACLR
reset => mem[17][60].ACLR
reset => mem[17][61].ACLR
reset => mem[17][62].ACLR
reset => mem[17][63].ACLR
reset => mem[17][64].ACLR
reset => mem[17][65].ACLR
reset => mem[17][66].ACLR
reset => mem[17][67].ACLR
reset => mem[17][68].ACLR
reset => mem[17][69].ACLR
reset => mem[17][70].ACLR
reset => mem[17][71].ACLR
reset => mem[17][72].ACLR
reset => mem[17][73].ACLR
reset => mem[17][74].ACLR
reset => mem[17][75].ACLR
reset => mem[17][76].ACLR
reset => mem[17][77].ACLR
reset => mem[17][78].ACLR
reset => mem[17][79].ACLR
reset => mem[17][80].ACLR
reset => mem[17][81].ACLR
reset => mem[17][82].ACLR
reset => mem[17][83].ACLR
reset => mem[17][84].ACLR
reset => mem[17][85].ACLR
reset => mem[17][86].ACLR
reset => mem[17][87].ACLR
reset => mem[17][88].ACLR
reset => mem[17][89].ACLR
reset => mem[17][90].ACLR
reset => mem[17][91].ACLR
reset => mem[17][92].ACLR
reset => mem[17][93].ACLR
reset => mem[17][94].ACLR
reset => mem[17][95].ACLR
reset => mem[17][96].ACLR
reset => mem[17][97].ACLR
reset => mem[17][98].ACLR
reset => mem[17][99].ACLR
reset => mem[17][100].ACLR
reset => mem[17][101].ACLR
reset => mem[17][102].ACLR
reset => mem[17][103].ACLR
reset => mem[17][104].ACLR
reset => mem[17][105].ACLR
reset => mem[16][0].ACLR
reset => mem[16][1].ACLR
reset => mem[16][2].ACLR
reset => mem[16][3].ACLR
reset => mem[16][4].ACLR
reset => mem[16][5].ACLR
reset => mem[16][6].ACLR
reset => mem[16][7].ACLR
reset => mem[16][8].ACLR
reset => mem[16][9].ACLR
reset => mem[16][10].ACLR
reset => mem[16][11].ACLR
reset => mem[16][12].ACLR
reset => mem[16][13].ACLR
reset => mem[16][14].ACLR
reset => mem[16][15].ACLR
reset => mem[16][16].ACLR
reset => mem[16][17].ACLR
reset => mem[16][18].ACLR
reset => mem[16][19].ACLR
reset => mem[16][20].ACLR
reset => mem[16][21].ACLR
reset => mem[16][22].ACLR
reset => mem[16][23].ACLR
reset => mem[16][24].ACLR
reset => mem[16][25].ACLR
reset => mem[16][26].ACLR
reset => mem[16][27].ACLR
reset => mem[16][28].ACLR
reset => mem[16][29].ACLR
reset => mem[16][30].ACLR
reset => mem[16][31].ACLR
reset => mem[16][32].ACLR
reset => mem[16][33].ACLR
reset => mem[16][34].ACLR
reset => mem[16][35].ACLR
reset => mem[16][36].ACLR
reset => mem[16][37].ACLR
reset => mem[16][38].ACLR
reset => mem[16][39].ACLR
reset => mem[16][40].ACLR
reset => mem[16][41].ACLR
reset => mem[16][42].ACLR
reset => mem[16][43].ACLR
reset => mem[16][44].ACLR
reset => mem[16][45].ACLR
reset => mem[16][46].ACLR
reset => mem[16][47].ACLR
reset => mem[16][48].ACLR
reset => mem[16][49].ACLR
reset => mem[16][50].ACLR
reset => mem[16][51].ACLR
reset => mem[16][52].ACLR
reset => mem[16][53].ACLR
reset => mem[16][54].ACLR
reset => mem[16][55].ACLR
reset => mem[16][56].ACLR
reset => mem[16][57].ACLR
reset => mem[16][58].ACLR
reset => mem[16][59].ACLR
reset => mem[16][60].ACLR
reset => mem[16][61].ACLR
reset => mem[16][62].ACLR
reset => mem[16][63].ACLR
reset => mem[16][64].ACLR
reset => mem[16][65].ACLR
reset => mem[16][66].ACLR
reset => mem[16][67].ACLR
reset => mem[16][68].ACLR
reset => mem[16][69].ACLR
reset => mem[16][70].ACLR
reset => mem[16][71].ACLR
reset => mem[16][72].ACLR
reset => mem[16][73].ACLR
reset => mem[16][74].ACLR
reset => mem[16][75].ACLR
reset => mem[16][76].ACLR
reset => mem[16][77].ACLR
reset => mem[16][78].ACLR
reset => mem[16][79].ACLR
reset => mem[16][80].ACLR
reset => mem[16][81].ACLR
reset => mem[16][82].ACLR
reset => mem[16][83].ACLR
reset => mem[16][84].ACLR
reset => mem[16][85].ACLR
reset => mem[16][86].ACLR
reset => mem[16][87].ACLR
reset => mem[16][88].ACLR
reset => mem[16][89].ACLR
reset => mem[16][90].ACLR
reset => mem[16][91].ACLR
reset => mem[16][92].ACLR
reset => mem[16][93].ACLR
reset => mem[16][94].ACLR
reset => mem[16][95].ACLR
reset => mem[16][96].ACLR
reset => mem[16][97].ACLR
reset => mem[16][98].ACLR
reset => mem[16][99].ACLR
reset => mem[16][100].ACLR
reset => mem[16][101].ACLR
reset => mem[16][102].ACLR
reset => mem[16][103].ACLR
reset => mem[16][104].ACLR
reset => mem[16][105].ACLR
reset => mem[15][0].ACLR
reset => mem[15][1].ACLR
reset => mem[15][2].ACLR
reset => mem[15][3].ACLR
reset => mem[15][4].ACLR
reset => mem[15][5].ACLR
reset => mem[15][6].ACLR
reset => mem[15][7].ACLR
reset => mem[15][8].ACLR
reset => mem[15][9].ACLR
reset => mem[15][10].ACLR
reset => mem[15][11].ACLR
reset => mem[15][12].ACLR
reset => mem[15][13].ACLR
reset => mem[15][14].ACLR
reset => mem[15][15].ACLR
reset => mem[15][16].ACLR
reset => mem[15][17].ACLR
reset => mem[15][18].ACLR
reset => mem[15][19].ACLR
reset => mem[15][20].ACLR
reset => mem[15][21].ACLR
reset => mem[15][22].ACLR
reset => mem[15][23].ACLR
reset => mem[15][24].ACLR
reset => mem[15][25].ACLR
reset => mem[15][26].ACLR
reset => mem[15][27].ACLR
reset => mem[15][28].ACLR
reset => mem[15][29].ACLR
reset => mem[15][30].ACLR
reset => mem[15][31].ACLR
reset => mem[15][32].ACLR
reset => mem[15][33].ACLR
reset => mem[15][34].ACLR
reset => mem[15][35].ACLR
reset => mem[15][36].ACLR
reset => mem[15][37].ACLR
reset => mem[15][38].ACLR
reset => mem[15][39].ACLR
reset => mem[15][40].ACLR
reset => mem[15][41].ACLR
reset => mem[15][42].ACLR
reset => mem[15][43].ACLR
reset => mem[15][44].ACLR
reset => mem[15][45].ACLR
reset => mem[15][46].ACLR
reset => mem[15][47].ACLR
reset => mem[15][48].ACLR
reset => mem[15][49].ACLR
reset => mem[15][50].ACLR
reset => mem[15][51].ACLR
reset => mem[15][52].ACLR
reset => mem[15][53].ACLR
reset => mem[15][54].ACLR
reset => mem[15][55].ACLR
reset => mem[15][56].ACLR
reset => mem[15][57].ACLR
reset => mem[15][58].ACLR
reset => mem[15][59].ACLR
reset => mem[15][60].ACLR
reset => mem[15][61].ACLR
reset => mem[15][62].ACLR
reset => mem[15][63].ACLR
reset => mem[15][64].ACLR
reset => mem[15][65].ACLR
reset => mem[15][66].ACLR
reset => mem[15][67].ACLR
reset => mem[15][68].ACLR
reset => mem[15][69].ACLR
reset => mem[15][70].ACLR
reset => mem[15][71].ACLR
reset => mem[15][72].ACLR
reset => mem[15][73].ACLR
reset => mem[15][74].ACLR
reset => mem[15][75].ACLR
reset => mem[15][76].ACLR
reset => mem[15][77].ACLR
reset => mem[15][78].ACLR
reset => mem[15][79].ACLR
reset => mem[15][80].ACLR
reset => mem[15][81].ACLR
reset => mem[15][82].ACLR
reset => mem[15][83].ACLR
reset => mem[15][84].ACLR
reset => mem[15][85].ACLR
reset => mem[15][86].ACLR
reset => mem[15][87].ACLR
reset => mem[15][88].ACLR
reset => mem[15][89].ACLR
reset => mem[15][90].ACLR
reset => mem[15][91].ACLR
reset => mem[15][92].ACLR
reset => mem[15][93].ACLR
reset => mem[15][94].ACLR
reset => mem[15][95].ACLR
reset => mem[15][96].ACLR
reset => mem[15][97].ACLR
reset => mem[15][98].ACLR
reset => mem[15][99].ACLR
reset => mem[15][100].ACLR
reset => mem[15][101].ACLR
reset => mem[15][102].ACLR
reset => mem[15][103].ACLR
reset => mem[15][104].ACLR
reset => mem[15][105].ACLR
reset => mem[14][0].ACLR
reset => mem[14][1].ACLR
reset => mem[14][2].ACLR
reset => mem[14][3].ACLR
reset => mem[14][4].ACLR
reset => mem[14][5].ACLR
reset => mem[14][6].ACLR
reset => mem[14][7].ACLR
reset => mem[14][8].ACLR
reset => mem[14][9].ACLR
reset => mem[14][10].ACLR
reset => mem[14][11].ACLR
reset => mem[14][12].ACLR
reset => mem[14][13].ACLR
reset => mem[14][14].ACLR
reset => mem[14][15].ACLR
reset => mem[14][16].ACLR
reset => mem[14][17].ACLR
reset => mem[14][18].ACLR
reset => mem[14][19].ACLR
reset => mem[14][20].ACLR
reset => mem[14][21].ACLR
reset => mem[14][22].ACLR
reset => mem[14][23].ACLR
reset => mem[14][24].ACLR
reset => mem[14][25].ACLR
reset => mem[14][26].ACLR
reset => mem[14][27].ACLR
reset => mem[14][28].ACLR
reset => mem[14][29].ACLR
reset => mem[14][30].ACLR
reset => mem[14][31].ACLR
reset => mem[14][32].ACLR
reset => mem[14][33].ACLR
reset => mem[14][34].ACLR
reset => mem[14][35].ACLR
reset => mem[14][36].ACLR
reset => mem[14][37].ACLR
reset => mem[14][38].ACLR
reset => mem[14][39].ACLR
reset => mem[14][40].ACLR
reset => mem[14][41].ACLR
reset => mem[14][42].ACLR
reset => mem[14][43].ACLR
reset => mem[14][44].ACLR
reset => mem[14][45].ACLR
reset => mem[14][46].ACLR
reset => mem[14][47].ACLR
reset => mem[14][48].ACLR
reset => mem[14][49].ACLR
reset => mem[14][50].ACLR
reset => mem[14][51].ACLR
reset => mem[14][52].ACLR
reset => mem[14][53].ACLR
reset => mem[14][54].ACLR
reset => mem[14][55].ACLR
reset => mem[14][56].ACLR
reset => mem[14][57].ACLR
reset => mem[14][58].ACLR
reset => mem[14][59].ACLR
reset => mem[14][60].ACLR
reset => mem[14][61].ACLR
reset => mem[14][62].ACLR
reset => mem[14][63].ACLR
reset => mem[14][64].ACLR
reset => mem[14][65].ACLR
reset => mem[14][66].ACLR
reset => mem[14][67].ACLR
reset => mem[14][68].ACLR
reset => mem[14][69].ACLR
reset => mem[14][70].ACLR
reset => mem[14][71].ACLR
reset => mem[14][72].ACLR
reset => mem[14][73].ACLR
reset => mem[14][74].ACLR
reset => mem[14][75].ACLR
reset => mem[14][76].ACLR
reset => mem[14][77].ACLR
reset => mem[14][78].ACLR
reset => mem[14][79].ACLR
reset => mem[14][80].ACLR
reset => mem[14][81].ACLR
reset => mem[14][82].ACLR
reset => mem[14][83].ACLR
reset => mem[14][84].ACLR
reset => mem[14][85].ACLR
reset => mem[14][86].ACLR
reset => mem[14][87].ACLR
reset => mem[14][88].ACLR
reset => mem[14][89].ACLR
reset => mem[14][90].ACLR
reset => mem[14][91].ACLR
reset => mem[14][92].ACLR
reset => mem[14][93].ACLR
reset => mem[14][94].ACLR
reset => mem[14][95].ACLR
reset => mem[14][96].ACLR
reset => mem[14][97].ACLR
reset => mem[14][98].ACLR
reset => mem[14][99].ACLR
reset => mem[14][100].ACLR
reset => mem[14][101].ACLR
reset => mem[14][102].ACLR
reset => mem[14][103].ACLR
reset => mem[14][104].ACLR
reset => mem[14][105].ACLR
reset => mem[13][0].ACLR
reset => mem[13][1].ACLR
reset => mem[13][2].ACLR
reset => mem[13][3].ACLR
reset => mem[13][4].ACLR
reset => mem[13][5].ACLR
reset => mem[13][6].ACLR
reset => mem[13][7].ACLR
reset => mem[13][8].ACLR
reset => mem[13][9].ACLR
reset => mem[13][10].ACLR
reset => mem[13][11].ACLR
reset => mem[13][12].ACLR
reset => mem[13][13].ACLR
reset => mem[13][14].ACLR
reset => mem[13][15].ACLR
reset => mem[13][16].ACLR
reset => mem[13][17].ACLR
reset => mem[13][18].ACLR
reset => mem[13][19].ACLR
reset => mem[13][20].ACLR
reset => mem[13][21].ACLR
reset => mem[13][22].ACLR
reset => mem[13][23].ACLR
reset => mem[13][24].ACLR
reset => mem[13][25].ACLR
reset => mem[13][26].ACLR
reset => mem[13][27].ACLR
reset => mem[13][28].ACLR
reset => mem[13][29].ACLR
reset => mem[13][30].ACLR
reset => mem[13][31].ACLR
reset => mem[13][32].ACLR
reset => mem[13][33].ACLR
reset => mem[13][34].ACLR
reset => mem[13][35].ACLR
reset => mem[13][36].ACLR
reset => mem[13][37].ACLR
reset => mem[13][38].ACLR
reset => mem[13][39].ACLR
reset => mem[13][40].ACLR
reset => mem[13][41].ACLR
reset => mem[13][42].ACLR
reset => mem[13][43].ACLR
reset => mem[13][44].ACLR
reset => mem[13][45].ACLR
reset => mem[13][46].ACLR
reset => mem[13][47].ACLR
reset => mem[13][48].ACLR
reset => mem[13][49].ACLR
reset => mem[13][50].ACLR
reset => mem[13][51].ACLR
reset => mem[13][52].ACLR
reset => mem[13][53].ACLR
reset => mem[13][54].ACLR
reset => mem[13][55].ACLR
reset => mem[13][56].ACLR
reset => mem[13][57].ACLR
reset => mem[13][58].ACLR
reset => mem[13][59].ACLR
reset => mem[13][60].ACLR
reset => mem[13][61].ACLR
reset => mem[13][62].ACLR
reset => mem[13][63].ACLR
reset => mem[13][64].ACLR
reset => mem[13][65].ACLR
reset => mem[13][66].ACLR
reset => mem[13][67].ACLR
reset => mem[13][68].ACLR
reset => mem[13][69].ACLR
reset => mem[13][70].ACLR
reset => mem[13][71].ACLR
reset => mem[13][72].ACLR
reset => mem[13][73].ACLR
reset => mem[13][74].ACLR
reset => mem[13][75].ACLR
reset => mem[13][76].ACLR
reset => mem[13][77].ACLR
reset => mem[13][78].ACLR
reset => mem[13][79].ACLR
reset => mem[13][80].ACLR
reset => mem[13][81].ACLR
reset => mem[13][82].ACLR
reset => mem[13][83].ACLR
reset => mem[13][84].ACLR
reset => mem[13][85].ACLR
reset => mem[13][86].ACLR
reset => mem[13][87].ACLR
reset => mem[13][88].ACLR
reset => mem[13][89].ACLR
reset => mem[13][90].ACLR
reset => mem[13][91].ACLR
reset => mem[13][92].ACLR
reset => mem[13][93].ACLR
reset => mem[13][94].ACLR
reset => mem[13][95].ACLR
reset => mem[13][96].ACLR
reset => mem[13][97].ACLR
reset => mem[13][98].ACLR
reset => mem[13][99].ACLR
reset => mem[13][100].ACLR
reset => mem[13][101].ACLR
reset => mem[13][102].ACLR
reset => mem[13][103].ACLR
reset => mem[13][104].ACLR
reset => mem[13][105].ACLR
reset => mem[12][0].ACLR
reset => mem[12][1].ACLR
reset => mem[12][2].ACLR
reset => mem[12][3].ACLR
reset => mem[12][4].ACLR
reset => mem[12][5].ACLR
reset => mem[12][6].ACLR
reset => mem[12][7].ACLR
reset => mem[12][8].ACLR
reset => mem[12][9].ACLR
reset => mem[12][10].ACLR
reset => mem[12][11].ACLR
reset => mem[12][12].ACLR
reset => mem[12][13].ACLR
reset => mem[12][14].ACLR
reset => mem[12][15].ACLR
reset => mem[12][16].ACLR
reset => mem[12][17].ACLR
reset => mem[12][18].ACLR
reset => mem[12][19].ACLR
reset => mem[12][20].ACLR
reset => mem[12][21].ACLR
reset => mem[12][22].ACLR
reset => mem[12][23].ACLR
reset => mem[12][24].ACLR
reset => mem[12][25].ACLR
reset => mem[12][26].ACLR
reset => mem[12][27].ACLR
reset => mem[12][28].ACLR
reset => mem[12][29].ACLR
reset => mem[12][30].ACLR
reset => mem[12][31].ACLR
reset => mem[12][32].ACLR
reset => mem[12][33].ACLR
reset => mem[12][34].ACLR
reset => mem[12][35].ACLR
reset => mem[12][36].ACLR
reset => mem[12][37].ACLR
reset => mem[12][38].ACLR
reset => mem[12][39].ACLR
reset => mem[12][40].ACLR
reset => mem[12][41].ACLR
reset => mem[12][42].ACLR
reset => mem[12][43].ACLR
reset => mem[12][44].ACLR
reset => mem[12][45].ACLR
reset => mem[12][46].ACLR
reset => mem[12][47].ACLR
reset => mem[12][48].ACLR
reset => mem[12][49].ACLR
reset => mem[12][50].ACLR
reset => mem[12][51].ACLR
reset => mem[12][52].ACLR
reset => mem[12][53].ACLR
reset => mem[12][54].ACLR
reset => mem[12][55].ACLR
reset => mem[12][56].ACLR
reset => mem[12][57].ACLR
reset => mem[12][58].ACLR
reset => mem[12][59].ACLR
reset => mem[12][60].ACLR
reset => mem[12][61].ACLR
reset => mem[12][62].ACLR
reset => mem[12][63].ACLR
reset => mem[12][64].ACLR
reset => mem[12][65].ACLR
reset => mem[12][66].ACLR
reset => mem[12][67].ACLR
reset => mem[12][68].ACLR
reset => mem[12][69].ACLR
reset => mem[12][70].ACLR
reset => mem[12][71].ACLR
reset => mem[12][72].ACLR
reset => mem[12][73].ACLR
reset => mem[12][74].ACLR
reset => mem[12][75].ACLR
reset => mem[12][76].ACLR
reset => mem[12][77].ACLR
reset => mem[12][78].ACLR
reset => mem[12][79].ACLR
reset => mem[12][80].ACLR
reset => mem[12][81].ACLR
reset => mem[12][82].ACLR
reset => mem[12][83].ACLR
reset => mem[12][84].ACLR
reset => mem[12][85].ACLR
reset => mem[12][86].ACLR
reset => mem[12][87].ACLR
reset => mem[12][88].ACLR
reset => mem[12][89].ACLR
reset => mem[12][90].ACLR
reset => mem[12][91].ACLR
reset => mem[12][92].ACLR
reset => mem[12][93].ACLR
reset => mem[12][94].ACLR
reset => mem[12][95].ACLR
reset => mem[12][96].ACLR
reset => mem[12][97].ACLR
reset => mem[12][98].ACLR
reset => mem[12][99].ACLR
reset => mem[12][100].ACLR
reset => mem[12][101].ACLR
reset => mem[12][102].ACLR
reset => mem[12][103].ACLR
reset => mem[12][104].ACLR
reset => mem[12][105].ACLR
reset => mem[11][0].ACLR
reset => mem[11][1].ACLR
reset => mem[11][2].ACLR
reset => mem[11][3].ACLR
reset => mem[11][4].ACLR
reset => mem[11][5].ACLR
reset => mem[11][6].ACLR
reset => mem[11][7].ACLR
reset => mem[11][8].ACLR
reset => mem[11][9].ACLR
reset => mem[11][10].ACLR
reset => mem[11][11].ACLR
reset => mem[11][12].ACLR
reset => mem[11][13].ACLR
reset => mem[11][14].ACLR
reset => mem[11][15].ACLR
reset => mem[11][16].ACLR
reset => mem[11][17].ACLR
reset => mem[11][18].ACLR
reset => mem[11][19].ACLR
reset => mem[11][20].ACLR
reset => mem[11][21].ACLR
reset => mem[11][22].ACLR
reset => mem[11][23].ACLR
reset => mem[11][24].ACLR
reset => mem[11][25].ACLR
reset => mem[11][26].ACLR
reset => mem[11][27].ACLR
reset => mem[11][28].ACLR
reset => mem[11][29].ACLR
reset => mem[11][30].ACLR
reset => mem[11][31].ACLR
reset => mem[11][32].ACLR
reset => mem[11][33].ACLR
reset => mem[11][34].ACLR
reset => mem[11][35].ACLR
reset => mem[11][36].ACLR
reset => mem[11][37].ACLR
reset => mem[11][38].ACLR
reset => mem[11][39].ACLR
reset => mem[11][40].ACLR
reset => mem[11][41].ACLR
reset => mem[11][42].ACLR
reset => mem[11][43].ACLR
reset => mem[11][44].ACLR
reset => mem[11][45].ACLR
reset => mem[11][46].ACLR
reset => mem[11][47].ACLR
reset => mem[11][48].ACLR
reset => mem[11][49].ACLR
reset => mem[11][50].ACLR
reset => mem[11][51].ACLR
reset => mem[11][52].ACLR
reset => mem[11][53].ACLR
reset => mem[11][54].ACLR
reset => mem[11][55].ACLR
reset => mem[11][56].ACLR
reset => mem[11][57].ACLR
reset => mem[11][58].ACLR
reset => mem[11][59].ACLR
reset => mem[11][60].ACLR
reset => mem[11][61].ACLR
reset => mem[11][62].ACLR
reset => mem[11][63].ACLR
reset => mem[11][64].ACLR
reset => mem[11][65].ACLR
reset => mem[11][66].ACLR
reset => mem[11][67].ACLR
reset => mem[11][68].ACLR
reset => mem[11][69].ACLR
reset => mem[11][70].ACLR
reset => mem[11][71].ACLR
reset => mem[11][72].ACLR
reset => mem[11][73].ACLR
reset => mem[11][74].ACLR
reset => mem[11][75].ACLR
reset => mem[11][76].ACLR
reset => mem[11][77].ACLR
reset => mem[11][78].ACLR
reset => mem[11][79].ACLR
reset => mem[11][80].ACLR
reset => mem[11][81].ACLR
reset => mem[11][82].ACLR
reset => mem[11][83].ACLR
reset => mem[11][84].ACLR
reset => mem[11][85].ACLR
reset => mem[11][86].ACLR
reset => mem[11][87].ACLR
reset => mem[11][88].ACLR
reset => mem[11][89].ACLR
reset => mem[11][90].ACLR
reset => mem[11][91].ACLR
reset => mem[11][92].ACLR
reset => mem[11][93].ACLR
reset => mem[11][94].ACLR
reset => mem[11][95].ACLR
reset => mem[11][96].ACLR
reset => mem[11][97].ACLR
reset => mem[11][98].ACLR
reset => mem[11][99].ACLR
reset => mem[11][100].ACLR
reset => mem[11][101].ACLR
reset => mem[11][102].ACLR
reset => mem[11][103].ACLR
reset => mem[11][104].ACLR
reset => mem[11][105].ACLR
reset => mem[10][0].ACLR
reset => mem[10][1].ACLR
reset => mem[10][2].ACLR
reset => mem[10][3].ACLR
reset => mem[10][4].ACLR
reset => mem[10][5].ACLR
reset => mem[10][6].ACLR
reset => mem[10][7].ACLR
reset => mem[10][8].ACLR
reset => mem[10][9].ACLR
reset => mem[10][10].ACLR
reset => mem[10][11].ACLR
reset => mem[10][12].ACLR
reset => mem[10][13].ACLR
reset => mem[10][14].ACLR
reset => mem[10][15].ACLR
reset => mem[10][16].ACLR
reset => mem[10][17].ACLR
reset => mem[10][18].ACLR
reset => mem[10][19].ACLR
reset => mem[10][20].ACLR
reset => mem[10][21].ACLR
reset => mem[10][22].ACLR
reset => mem[10][23].ACLR
reset => mem[10][24].ACLR
reset => mem[10][25].ACLR
reset => mem[10][26].ACLR
reset => mem[10][27].ACLR
reset => mem[10][28].ACLR
reset => mem[10][29].ACLR
reset => mem[10][30].ACLR
reset => mem[10][31].ACLR
reset => mem[10][32].ACLR
reset => mem[10][33].ACLR
reset => mem[10][34].ACLR
reset => mem[10][35].ACLR
reset => mem[10][36].ACLR
reset => mem[10][37].ACLR
reset => mem[10][38].ACLR
reset => mem[10][39].ACLR
reset => mem[10][40].ACLR
reset => mem[10][41].ACLR
reset => mem[10][42].ACLR
reset => mem[10][43].ACLR
reset => mem[10][44].ACLR
reset => mem[10][45].ACLR
reset => mem[10][46].ACLR
reset => mem[10][47].ACLR
reset => mem[10][48].ACLR
reset => mem[10][49].ACLR
reset => mem[10][50].ACLR
reset => mem[10][51].ACLR
reset => mem[10][52].ACLR
reset => mem[10][53].ACLR
reset => mem[10][54].ACLR
reset => mem[10][55].ACLR
reset => mem[10][56].ACLR
reset => mem[10][57].ACLR
reset => mem[10][58].ACLR
reset => mem[10][59].ACLR
reset => mem[10][60].ACLR
reset => mem[10][61].ACLR
reset => mem[10][62].ACLR
reset => mem[10][63].ACLR
reset => mem[10][64].ACLR
reset => mem[10][65].ACLR
reset => mem[10][66].ACLR
reset => mem[10][67].ACLR
reset => mem[10][68].ACLR
reset => mem[10][69].ACLR
reset => mem[10][70].ACLR
reset => mem[10][71].ACLR
reset => mem[10][72].ACLR
reset => mem[10][73].ACLR
reset => mem[10][74].ACLR
reset => mem[10][75].ACLR
reset => mem[10][76].ACLR
reset => mem[10][77].ACLR
reset => mem[10][78].ACLR
reset => mem[10][79].ACLR
reset => mem[10][80].ACLR
reset => mem[10][81].ACLR
reset => mem[10][82].ACLR
reset => mem[10][83].ACLR
reset => mem[10][84].ACLR
reset => mem[10][85].ACLR
reset => mem[10][86].ACLR
reset => mem[10][87].ACLR
reset => mem[10][88].ACLR
reset => mem[10][89].ACLR
reset => mem[10][90].ACLR
reset => mem[10][91].ACLR
reset => mem[10][92].ACLR
reset => mem[10][93].ACLR
reset => mem[10][94].ACLR
reset => mem[10][95].ACLR
reset => mem[10][96].ACLR
reset => mem[10][97].ACLR
reset => mem[10][98].ACLR
reset => mem[10][99].ACLR
reset => mem[10][100].ACLR
reset => mem[10][101].ACLR
reset => mem[10][102].ACLR
reset => mem[10][103].ACLR
reset => mem[10][104].ACLR
reset => mem[10][105].ACLR
reset => mem[9][0].ACLR
reset => mem[9][1].ACLR
reset => mem[9][2].ACLR
reset => mem[9][3].ACLR
reset => mem[9][4].ACLR
reset => mem[9][5].ACLR
reset => mem[9][6].ACLR
reset => mem[9][7].ACLR
reset => mem[9][8].ACLR
reset => mem[9][9].ACLR
reset => mem[9][10].ACLR
reset => mem[9][11].ACLR
reset => mem[9][12].ACLR
reset => mem[9][13].ACLR
reset => mem[9][14].ACLR
reset => mem[9][15].ACLR
reset => mem[9][16].ACLR
reset => mem[9][17].ACLR
reset => mem[9][18].ACLR
reset => mem[9][19].ACLR
reset => mem[9][20].ACLR
reset => mem[9][21].ACLR
reset => mem[9][22].ACLR
reset => mem[9][23].ACLR
reset => mem[9][24].ACLR
reset => mem[9][25].ACLR
reset => mem[9][26].ACLR
reset => mem[9][27].ACLR
reset => mem[9][28].ACLR
reset => mem[9][29].ACLR
reset => mem[9][30].ACLR
reset => mem[9][31].ACLR
reset => mem[9][32].ACLR
reset => mem[9][33].ACLR
reset => mem[9][34].ACLR
reset => mem[9][35].ACLR
reset => mem[9][36].ACLR
reset => mem[9][37].ACLR
reset => mem[9][38].ACLR
reset => mem[9][39].ACLR
reset => mem[9][40].ACLR
reset => mem[9][41].ACLR
reset => mem[9][42].ACLR
reset => mem[9][43].ACLR
reset => mem[9][44].ACLR
reset => mem[9][45].ACLR
reset => mem[9][46].ACLR
reset => mem[9][47].ACLR
reset => mem[9][48].ACLR
reset => mem[9][49].ACLR
reset => mem[9][50].ACLR
reset => mem[9][51].ACLR
reset => mem[9][52].ACLR
reset => mem[9][53].ACLR
reset => mem[9][54].ACLR
reset => mem[9][55].ACLR
reset => mem[9][56].ACLR
reset => mem[9][57].ACLR
reset => mem[9][58].ACLR
reset => mem[9][59].ACLR
reset => mem[9][60].ACLR
reset => mem[9][61].ACLR
reset => mem[9][62].ACLR
reset => mem[9][63].ACLR
reset => mem[9][64].ACLR
reset => mem[9][65].ACLR
reset => mem[9][66].ACLR
reset => mem[9][67].ACLR
reset => mem[9][68].ACLR
reset => mem[9][69].ACLR
reset => mem[9][70].ACLR
reset => mem[9][71].ACLR
reset => mem[9][72].ACLR
reset => mem[9][73].ACLR
reset => mem[9][74].ACLR
reset => mem[9][75].ACLR
reset => mem[9][76].ACLR
reset => mem[9][77].ACLR
reset => mem[9][78].ACLR
reset => mem[9][79].ACLR
reset => mem[9][80].ACLR
reset => mem[9][81].ACLR
reset => mem[9][82].ACLR
reset => mem[9][83].ACLR
reset => mem[9][84].ACLR
reset => mem[9][85].ACLR
reset => mem[9][86].ACLR
reset => mem[9][87].ACLR
reset => mem[9][88].ACLR
reset => mem[9][89].ACLR
reset => mem[9][90].ACLR
reset => mem[9][91].ACLR
reset => mem[9][92].ACLR
reset => mem[9][93].ACLR
reset => mem[9][94].ACLR
reset => mem[9][95].ACLR
reset => mem[9][96].ACLR
reset => mem[9][97].ACLR
reset => mem[9][98].ACLR
reset => mem[9][99].ACLR
reset => mem[9][100].ACLR
reset => mem[9][101].ACLR
reset => mem[9][102].ACLR
reset => mem[9][103].ACLR
reset => mem[9][104].ACLR
reset => mem[9][105].ACLR
reset => mem[8][0].ACLR
reset => mem[8][1].ACLR
reset => mem[8][2].ACLR
reset => mem[8][3].ACLR
reset => mem[8][4].ACLR
reset => mem[8][5].ACLR
reset => mem[8][6].ACLR
reset => mem[8][7].ACLR
reset => mem[8][8].ACLR
reset => mem[8][9].ACLR
reset => mem[8][10].ACLR
reset => mem[8][11].ACLR
reset => mem[8][12].ACLR
reset => mem[8][13].ACLR
reset => mem[8][14].ACLR
reset => mem[8][15].ACLR
reset => mem[8][16].ACLR
reset => mem[8][17].ACLR
reset => mem[8][18].ACLR
reset => mem[8][19].ACLR
reset => mem[8][20].ACLR
reset => mem[8][21].ACLR
reset => mem[8][22].ACLR
reset => mem[8][23].ACLR
reset => mem[8][24].ACLR
reset => mem[8][25].ACLR
reset => mem[8][26].ACLR
reset => mem[8][27].ACLR
reset => mem[8][28].ACLR
reset => mem[8][29].ACLR
reset => mem[8][30].ACLR
reset => mem[8][31].ACLR
reset => mem[8][32].ACLR
reset => mem[8][33].ACLR
reset => mem[8][34].ACLR
reset => mem[8][35].ACLR
reset => mem[8][36].ACLR
reset => mem[8][37].ACLR
reset => mem[8][38].ACLR
reset => mem[8][39].ACLR
reset => mem[8][40].ACLR
reset => mem[8][41].ACLR
reset => mem[8][42].ACLR
reset => mem[8][43].ACLR
reset => mem[8][44].ACLR
reset => mem[8][45].ACLR
reset => mem[8][46].ACLR
reset => mem[8][47].ACLR
reset => mem[8][48].ACLR
reset => mem[8][49].ACLR
reset => mem[8][50].ACLR
reset => mem[8][51].ACLR
reset => mem[8][52].ACLR
reset => mem[8][53].ACLR
reset => mem[8][54].ACLR
reset => mem[8][55].ACLR
reset => mem[8][56].ACLR
reset => mem[8][57].ACLR
reset => mem[8][58].ACLR
reset => mem[8][59].ACLR
reset => mem[8][60].ACLR
reset => mem[8][61].ACLR
reset => mem[8][62].ACLR
reset => mem[8][63].ACLR
reset => mem[8][64].ACLR
reset => mem[8][65].ACLR
reset => mem[8][66].ACLR
reset => mem[8][67].ACLR
reset => mem[8][68].ACLR
reset => mem[8][69].ACLR
reset => mem[8][70].ACLR
reset => mem[8][71].ACLR
reset => mem[8][72].ACLR
reset => mem[8][73].ACLR
reset => mem[8][74].ACLR
reset => mem[8][75].ACLR
reset => mem[8][76].ACLR
reset => mem[8][77].ACLR
reset => mem[8][78].ACLR
reset => mem[8][79].ACLR
reset => mem[8][80].ACLR
reset => mem[8][81].ACLR
reset => mem[8][82].ACLR
reset => mem[8][83].ACLR
reset => mem[8][84].ACLR
reset => mem[8][85].ACLR
reset => mem[8][86].ACLR
reset => mem[8][87].ACLR
reset => mem[8][88].ACLR
reset => mem[8][89].ACLR
reset => mem[8][90].ACLR
reset => mem[8][91].ACLR
reset => mem[8][92].ACLR
reset => mem[8][93].ACLR
reset => mem[8][94].ACLR
reset => mem[8][95].ACLR
reset => mem[8][96].ACLR
reset => mem[8][97].ACLR
reset => mem[8][98].ACLR
reset => mem[8][99].ACLR
reset => mem[8][100].ACLR
reset => mem[8][101].ACLR
reset => mem[8][102].ACLR
reset => mem[8][103].ACLR
reset => mem[8][104].ACLR
reset => mem[8][105].ACLR
reset => mem[7][0].ACLR
reset => mem[7][1].ACLR
reset => mem[7][2].ACLR
reset => mem[7][3].ACLR
reset => mem[7][4].ACLR
reset => mem[7][5].ACLR
reset => mem[7][6].ACLR
reset => mem[7][7].ACLR
reset => mem[7][8].ACLR
reset => mem[7][9].ACLR
reset => mem[7][10].ACLR
reset => mem[7][11].ACLR
reset => mem[7][12].ACLR
reset => mem[7][13].ACLR
reset => mem[7][14].ACLR
reset => mem[7][15].ACLR
reset => mem[7][16].ACLR
reset => mem[7][17].ACLR
reset => mem[7][18].ACLR
reset => mem[7][19].ACLR
reset => mem[7][20].ACLR
reset => mem[7][21].ACLR
reset => mem[7][22].ACLR
reset => mem[7][23].ACLR
reset => mem[7][24].ACLR
reset => mem[7][25].ACLR
reset => mem[7][26].ACLR
reset => mem[7][27].ACLR
reset => mem[7][28].ACLR
reset => mem[7][29].ACLR
reset => mem[7][30].ACLR
reset => mem[7][31].ACLR
reset => mem[7][32].ACLR
reset => mem[7][33].ACLR
reset => mem[7][34].ACLR
reset => mem[7][35].ACLR
reset => mem[7][36].ACLR
reset => mem[7][37].ACLR
reset => mem[7][38].ACLR
reset => mem[7][39].ACLR
reset => mem[7][40].ACLR
reset => mem[7][41].ACLR
reset => mem[7][42].ACLR
reset => mem[7][43].ACLR
reset => mem[7][44].ACLR
reset => mem[7][45].ACLR
reset => mem[7][46].ACLR
reset => mem[7][47].ACLR
reset => mem[7][48].ACLR
reset => mem[7][49].ACLR
reset => mem[7][50].ACLR
reset => mem[7][51].ACLR
reset => mem[7][52].ACLR
reset => mem[7][53].ACLR
reset => mem[7][54].ACLR
reset => mem[7][55].ACLR
reset => mem[7][56].ACLR
reset => mem[7][57].ACLR
reset => mem[7][58].ACLR
reset => mem[7][59].ACLR
reset => mem[7][60].ACLR
reset => mem[7][61].ACLR
reset => mem[7][62].ACLR
reset => mem[7][63].ACLR
reset => mem[7][64].ACLR
reset => mem[7][65].ACLR
reset => mem[7][66].ACLR
reset => mem[7][67].ACLR
reset => mem[7][68].ACLR
reset => mem[7][69].ACLR
reset => mem[7][70].ACLR
reset => mem[7][71].ACLR
reset => mem[7][72].ACLR
reset => mem[7][73].ACLR
reset => mem[7][74].ACLR
reset => mem[7][75].ACLR
reset => mem[7][76].ACLR
reset => mem[7][77].ACLR
reset => mem[7][78].ACLR
reset => mem[7][79].ACLR
reset => mem[7][80].ACLR
reset => mem[7][81].ACLR
reset => mem[7][82].ACLR
reset => mem[7][83].ACLR
reset => mem[7][84].ACLR
reset => mem[7][85].ACLR
reset => mem[7][86].ACLR
reset => mem[7][87].ACLR
reset => mem[7][88].ACLR
reset => mem[7][89].ACLR
reset => mem[7][90].ACLR
reset => mem[7][91].ACLR
reset => mem[7][92].ACLR
reset => mem[7][93].ACLR
reset => mem[7][94].ACLR
reset => mem[7][95].ACLR
reset => mem[7][96].ACLR
reset => mem[7][97].ACLR
reset => mem[7][98].ACLR
reset => mem[7][99].ACLR
reset => mem[7][100].ACLR
reset => mem[7][101].ACLR
reset => mem[7][102].ACLR
reset => mem[7][103].ACLR
reset => mem[7][104].ACLR
reset => mem[7][105].ACLR
reset => mem[6][0].ACLR
reset => mem[6][1].ACLR
reset => mem[6][2].ACLR
reset => mem[6][3].ACLR
reset => mem[6][4].ACLR
reset => mem[6][5].ACLR
reset => mem[6][6].ACLR
reset => mem[6][7].ACLR
reset => mem[6][8].ACLR
reset => mem[6][9].ACLR
reset => mem[6][10].ACLR
reset => mem[6][11].ACLR
reset => mem[6][12].ACLR
reset => mem[6][13].ACLR
reset => mem[6][14].ACLR
reset => mem[6][15].ACLR
reset => mem[6][16].ACLR
reset => mem[6][17].ACLR
reset => mem[6][18].ACLR
reset => mem[6][19].ACLR
reset => mem[6][20].ACLR
reset => mem[6][21].ACLR
reset => mem[6][22].ACLR
reset => mem[6][23].ACLR
reset => mem[6][24].ACLR
reset => mem[6][25].ACLR
reset => mem[6][26].ACLR
reset => mem[6][27].ACLR
reset => mem[6][28].ACLR
reset => mem[6][29].ACLR
reset => mem[6][30].ACLR
reset => mem[6][31].ACLR
reset => mem[6][32].ACLR
reset => mem[6][33].ACLR
reset => mem[6][34].ACLR
reset => mem[6][35].ACLR
reset => mem[6][36].ACLR
reset => mem[6][37].ACLR
reset => mem[6][38].ACLR
reset => mem[6][39].ACLR
reset => mem[6][40].ACLR
reset => mem[6][41].ACLR
reset => mem[6][42].ACLR
reset => mem[6][43].ACLR
reset => mem[6][44].ACLR
reset => mem[6][45].ACLR
reset => mem[6][46].ACLR
reset => mem[6][47].ACLR
reset => mem[6][48].ACLR
reset => mem[6][49].ACLR
reset => mem[6][50].ACLR
reset => mem[6][51].ACLR
reset => mem[6][52].ACLR
reset => mem[6][53].ACLR
reset => mem[6][54].ACLR
reset => mem[6][55].ACLR
reset => mem[6][56].ACLR
reset => mem[6][57].ACLR
reset => mem[6][58].ACLR
reset => mem[6][59].ACLR
reset => mem[6][60].ACLR
reset => mem[6][61].ACLR
reset => mem[6][62].ACLR
reset => mem[6][63].ACLR
reset => mem[6][64].ACLR
reset => mem[6][65].ACLR
reset => mem[6][66].ACLR
reset => mem[6][67].ACLR
reset => mem[6][68].ACLR
reset => mem[6][69].ACLR
reset => mem[6][70].ACLR
reset => mem[6][71].ACLR
reset => mem[6][72].ACLR
reset => mem[6][73].ACLR
reset => mem[6][74].ACLR
reset => mem[6][75].ACLR
reset => mem[6][76].ACLR
reset => mem[6][77].ACLR
reset => mem[6][78].ACLR
reset => mem[6][79].ACLR
reset => mem[6][80].ACLR
reset => mem[6][81].ACLR
reset => mem[6][82].ACLR
reset => mem[6][83].ACLR
reset => mem[6][84].ACLR
reset => mem[6][85].ACLR
reset => mem[6][86].ACLR
reset => mem[6][87].ACLR
reset => mem[6][88].ACLR
reset => mem[6][89].ACLR
reset => mem[6][90].ACLR
reset => mem[6][91].ACLR
reset => mem[6][92].ACLR
reset => mem[6][93].ACLR
reset => mem[6][94].ACLR
reset => mem[6][95].ACLR
reset => mem[6][96].ACLR
reset => mem[6][97].ACLR
reset => mem[6][98].ACLR
reset => mem[6][99].ACLR
reset => mem[6][100].ACLR
reset => mem[6][101].ACLR
reset => mem[6][102].ACLR
reset => mem[6][103].ACLR
reset => mem[6][104].ACLR
reset => mem[6][105].ACLR
reset => mem[5][0].ACLR
reset => mem[5][1].ACLR
reset => mem[5][2].ACLR
reset => mem[5][3].ACLR
reset => mem[5][4].ACLR
reset => mem[5][5].ACLR
reset => mem[5][6].ACLR
reset => mem[5][7].ACLR
reset => mem[5][8].ACLR
reset => mem[5][9].ACLR
reset => mem[5][10].ACLR
reset => mem[5][11].ACLR
reset => mem[5][12].ACLR
reset => mem[5][13].ACLR
reset => mem[5][14].ACLR
reset => mem[5][15].ACLR
reset => mem[5][16].ACLR
reset => mem[5][17].ACLR
reset => mem[5][18].ACLR
reset => mem[5][19].ACLR
reset => mem[5][20].ACLR
reset => mem[5][21].ACLR
reset => mem[5][22].ACLR
reset => mem[5][23].ACLR
reset => mem[5][24].ACLR
reset => mem[5][25].ACLR
reset => mem[5][26].ACLR
reset => mem[5][27].ACLR
reset => mem[5][28].ACLR
reset => mem[5][29].ACLR
reset => mem[5][30].ACLR
reset => mem[5][31].ACLR
reset => mem[5][32].ACLR
reset => mem[5][33].ACLR
reset => mem[5][34].ACLR
reset => mem[5][35].ACLR
reset => mem[5][36].ACLR
reset => mem[5][37].ACLR
reset => mem[5][38].ACLR
reset => mem[5][39].ACLR
reset => mem[5][40].ACLR
reset => mem[5][41].ACLR
reset => mem[5][42].ACLR
reset => mem[5][43].ACLR
reset => mem[5][44].ACLR
reset => mem[5][45].ACLR
reset => mem[5][46].ACLR
reset => mem[5][47].ACLR
reset => mem[5][48].ACLR
reset => mem[5][49].ACLR
reset => mem[5][50].ACLR
reset => mem[5][51].ACLR
reset => mem[5][52].ACLR
reset => mem[5][53].ACLR
reset => mem[5][54].ACLR
reset => mem[5][55].ACLR
reset => mem[5][56].ACLR
reset => mem[5][57].ACLR
reset => mem[5][58].ACLR
reset => mem[5][59].ACLR
reset => mem[5][60].ACLR
reset => mem[5][61].ACLR
reset => mem[5][62].ACLR
reset => mem[5][63].ACLR
reset => mem[5][64].ACLR
reset => mem[5][65].ACLR
reset => mem[5][66].ACLR
reset => mem[5][67].ACLR
reset => mem[5][68].ACLR
reset => mem[5][69].ACLR
reset => mem[5][70].ACLR
reset => mem[5][71].ACLR
reset => mem[5][72].ACLR
reset => mem[5][73].ACLR
reset => mem[5][74].ACLR
reset => mem[5][75].ACLR
reset => mem[5][76].ACLR
reset => mem[5][77].ACLR
reset => mem[5][78].ACLR
reset => mem[5][79].ACLR
reset => mem[5][80].ACLR
reset => mem[5][81].ACLR
reset => mem[5][82].ACLR
reset => mem[5][83].ACLR
reset => mem[5][84].ACLR
reset => mem[5][85].ACLR
reset => mem[5][86].ACLR
reset => mem[5][87].ACLR
reset => mem[5][88].ACLR
reset => mem[5][89].ACLR
reset => mem[5][90].ACLR
reset => mem[5][91].ACLR
reset => mem[5][92].ACLR
reset => mem[5][93].ACLR
reset => mem[5][94].ACLR
reset => mem[5][95].ACLR
reset => mem[5][96].ACLR
reset => mem[5][97].ACLR
reset => mem[5][98].ACLR
reset => mem[5][99].ACLR
reset => mem[5][100].ACLR
reset => mem[5][101].ACLR
reset => mem[5][102].ACLR
reset => mem[5][103].ACLR
reset => mem[5][104].ACLR
reset => mem[5][105].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[4][16].ACLR
reset => mem[4][17].ACLR
reset => mem[4][18].ACLR
reset => mem[4][19].ACLR
reset => mem[4][20].ACLR
reset => mem[4][21].ACLR
reset => mem[4][22].ACLR
reset => mem[4][23].ACLR
reset => mem[4][24].ACLR
reset => mem[4][25].ACLR
reset => mem[4][26].ACLR
reset => mem[4][27].ACLR
reset => mem[4][28].ACLR
reset => mem[4][29].ACLR
reset => mem[4][30].ACLR
reset => mem[4][31].ACLR
reset => mem[4][32].ACLR
reset => mem[4][33].ACLR
reset => mem[4][34].ACLR
reset => mem[4][35].ACLR
reset => mem[4][36].ACLR
reset => mem[4][37].ACLR
reset => mem[4][38].ACLR
reset => mem[4][39].ACLR
reset => mem[4][40].ACLR
reset => mem[4][41].ACLR
reset => mem[4][42].ACLR
reset => mem[4][43].ACLR
reset => mem[4][44].ACLR
reset => mem[4][45].ACLR
reset => mem[4][46].ACLR
reset => mem[4][47].ACLR
reset => mem[4][48].ACLR
reset => mem[4][49].ACLR
reset => mem[4][50].ACLR
reset => mem[4][51].ACLR
reset => mem[4][52].ACLR
reset => mem[4][53].ACLR
reset => mem[4][54].ACLR
reset => mem[4][55].ACLR
reset => mem[4][56].ACLR
reset => mem[4][57].ACLR
reset => mem[4][58].ACLR
reset => mem[4][59].ACLR
reset => mem[4][60].ACLR
reset => mem[4][61].ACLR
reset => mem[4][62].ACLR
reset => mem[4][63].ACLR
reset => mem[4][64].ACLR
reset => mem[4][65].ACLR
reset => mem[4][66].ACLR
reset => mem[4][67].ACLR
reset => mem[4][68].ACLR
reset => mem[4][69].ACLR
reset => mem[4][70].ACLR
reset => mem[4][71].ACLR
reset => mem[4][72].ACLR
reset => mem[4][73].ACLR
reset => mem[4][74].ACLR
reset => mem[4][75].ACLR
reset => mem[4][76].ACLR
reset => mem[4][77].ACLR
reset => mem[4][78].ACLR
reset => mem[4][79].ACLR
reset => mem[4][80].ACLR
reset => mem[4][81].ACLR
reset => mem[4][82].ACLR
reset => mem[4][83].ACLR
reset => mem[4][84].ACLR
reset => mem[4][85].ACLR
reset => mem[4][86].ACLR
reset => mem[4][87].ACLR
reset => mem[4][88].ACLR
reset => mem[4][89].ACLR
reset => mem[4][90].ACLR
reset => mem[4][91].ACLR
reset => mem[4][92].ACLR
reset => mem[4][93].ACLR
reset => mem[4][94].ACLR
reset => mem[4][95].ACLR
reset => mem[4][96].ACLR
reset => mem[4][97].ACLR
reset => mem[4][98].ACLR
reset => mem[4][99].ACLR
reset => mem[4][100].ACLR
reset => mem[4][101].ACLR
reset => mem[4][102].ACLR
reset => mem[4][103].ACLR
reset => mem[4][104].ACLR
reset => mem[4][105].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[3][16].ACLR
reset => mem[3][17].ACLR
reset => mem[3][18].ACLR
reset => mem[3][19].ACLR
reset => mem[3][20].ACLR
reset => mem[3][21].ACLR
reset => mem[3][22].ACLR
reset => mem[3][23].ACLR
reset => mem[3][24].ACLR
reset => mem[3][25].ACLR
reset => mem[3][26].ACLR
reset => mem[3][27].ACLR
reset => mem[3][28].ACLR
reset => mem[3][29].ACLR
reset => mem[3][30].ACLR
reset => mem[3][31].ACLR
reset => mem[3][32].ACLR
reset => mem[3][33].ACLR
reset => mem[3][34].ACLR
reset => mem[3][35].ACLR
reset => mem[3][36].ACLR
reset => mem[3][37].ACLR
reset => mem[3][38].ACLR
reset => mem[3][39].ACLR
reset => mem[3][40].ACLR
reset => mem[3][41].ACLR
reset => mem[3][42].ACLR
reset => mem[3][43].ACLR
reset => mem[3][44].ACLR
reset => mem[3][45].ACLR
reset => mem[3][46].ACLR
reset => mem[3][47].ACLR
reset => mem[3][48].ACLR
reset => mem[3][49].ACLR
reset => mem[3][50].ACLR
reset => mem[3][51].ACLR
reset => mem[3][52].ACLR
reset => mem[3][53].ACLR
reset => mem[3][54].ACLR
reset => mem[3][55].ACLR
reset => mem[3][56].ACLR
reset => mem[3][57].ACLR
reset => mem[3][58].ACLR
reset => mem[3][59].ACLR
reset => mem[3][60].ACLR
reset => mem[3][61].ACLR
reset => mem[3][62].ACLR
reset => mem[3][63].ACLR
reset => mem[3][64].ACLR
reset => mem[3][65].ACLR
reset => mem[3][66].ACLR
reset => mem[3][67].ACLR
reset => mem[3][68].ACLR
reset => mem[3][69].ACLR
reset => mem[3][70].ACLR
reset => mem[3][71].ACLR
reset => mem[3][72].ACLR
reset => mem[3][73].ACLR
reset => mem[3][74].ACLR
reset => mem[3][75].ACLR
reset => mem[3][76].ACLR
reset => mem[3][77].ACLR
reset => mem[3][78].ACLR
reset => mem[3][79].ACLR
reset => mem[3][80].ACLR
reset => mem[3][81].ACLR
reset => mem[3][82].ACLR
reset => mem[3][83].ACLR
reset => mem[3][84].ACLR
reset => mem[3][85].ACLR
reset => mem[3][86].ACLR
reset => mem[3][87].ACLR
reset => mem[3][88].ACLR
reset => mem[3][89].ACLR
reset => mem[3][90].ACLR
reset => mem[3][91].ACLR
reset => mem[3][92].ACLR
reset => mem[3][93].ACLR
reset => mem[3][94].ACLR
reset => mem[3][95].ACLR
reset => mem[3][96].ACLR
reset => mem[3][97].ACLR
reset => mem[3][98].ACLR
reset => mem[3][99].ACLR
reset => mem[3][100].ACLR
reset => mem[3][101].ACLR
reset => mem[3][102].ACLR
reset => mem[3][103].ACLR
reset => mem[3][104].ACLR
reset => mem[3][105].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[2][74].ACLR
reset => mem[2][75].ACLR
reset => mem[2][76].ACLR
reset => mem[2][77].ACLR
reset => mem[2][78].ACLR
reset => mem[2][79].ACLR
reset => mem[2][80].ACLR
reset => mem[2][81].ACLR
reset => mem[2][82].ACLR
reset => mem[2][83].ACLR
reset => mem[2][84].ACLR
reset => mem[2][85].ACLR
reset => mem[2][86].ACLR
reset => mem[2][87].ACLR
reset => mem[2][88].ACLR
reset => mem[2][89].ACLR
reset => mem[2][90].ACLR
reset => mem[2][91].ACLR
reset => mem[2][92].ACLR
reset => mem[2][93].ACLR
reset => mem[2][94].ACLR
reset => mem[2][95].ACLR
reset => mem[2][96].ACLR
reset => mem[2][97].ACLR
reset => mem[2][98].ACLR
reset => mem[2][99].ACLR
reset => mem[2][100].ACLR
reset => mem[2][101].ACLR
reset => mem[2][102].ACLR
reset => mem[2][103].ACLR
reset => mem[2][104].ACLR
reset => mem[2][105].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= <GND>
rf_source_data[93] <= <GND>
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_compressed.IN1
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => comb.OUTPUTSELECT
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data.IN0
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rf_sink_byte_cnt[0].IN1
rf_sink_data[70] => rf_sink_byte_cnt[1].IN1
rf_sink_data[71] => rf_sink_byte_cnt[2].IN1
rf_sink_data[72] => rf_sink_burstwrap[0].IN1
rf_sink_data[73] => rf_sink_burstwrap[1].IN1
rf_sink_data[74] => rf_sink_burstwrap[2].IN1
rf_sink_data[75] => rf_sink_burstsize[0].IN1
rf_sink_data[76] => rf_sink_burstsize[1].IN1
rf_sink_data[77] => rf_sink_burstsize[2].IN1
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[87].DATAIN
rf_sink_data[85] => rp_data[88].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[84].DATAIN
rf_sink_data[88] => rp_data[85].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => ~NO_FANOUT~
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => rdata_fifo_sink_ready.IN0
rf_sink_data[103] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => local_compressed_read.IN1
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_writeresponserequest.IN1
cp_data[64] => comb.IN1
cp_data[65] => local_write.IN1
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => local_read.IN1
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => local_lock.IN1
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => m0_burstcount.DATAA
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => m0_burstcount.DATAA
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => m0_burstcount.DATAA
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[91] => m0_debugaccess.DATAIN
cp_data[92] => ~NO_FANOUT~
cp_data[93] => ~NO_FANOUT~
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= <GND>
rf_source_data[93] <= <GND>
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_compressed.IN1
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => comb.OUTPUTSELECT
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data.IN0
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rf_sink_byte_cnt[0].IN1
rf_sink_data[70] => rf_sink_byte_cnt[1].IN1
rf_sink_data[71] => rf_sink_byte_cnt[2].IN1
rf_sink_data[72] => rf_sink_burstwrap[0].IN1
rf_sink_data[73] => rf_sink_burstwrap[1].IN1
rf_sink_data[74] => rf_sink_burstwrap[2].IN1
rf_sink_data[75] => rf_sink_burstsize[0].IN1
rf_sink_data[76] => rf_sink_burstsize[1].IN1
rf_sink_data[77] => rf_sink_burstsize[2].IN1
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[87].DATAIN
rf_sink_data[85] => rp_data[88].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[84].DATAIN
rf_sink_data[88] => rp_data[85].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => ~NO_FANOUT~
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => rdata_fifo_sink_ready.IN0
rf_sink_data[103] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => local_compressed_read.IN1
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_writeresponserequest.IN1
cp_data[64] => comb.IN1
cp_data[65] => local_write.IN1
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => local_read.IN1
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => local_lock.IN1
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => m0_burstcount.DATAA
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => m0_burstcount.DATAA
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => m0_burstcount.DATAA
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[91] => m0_debugaccess.DATAIN
cp_data[92] => ~NO_FANOUT~
cp_data[93] => ~NO_FANOUT~
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= <GND>
rf_source_data[93] <= <GND>
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_compressed.IN1
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => comb.OUTPUTSELECT
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data.IN0
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rf_sink_byte_cnt[0].IN1
rf_sink_data[70] => rf_sink_byte_cnt[1].IN1
rf_sink_data[71] => rf_sink_byte_cnt[2].IN1
rf_sink_data[72] => rf_sink_burstwrap[0].IN1
rf_sink_data[73] => rf_sink_burstwrap[1].IN1
rf_sink_data[74] => rf_sink_burstwrap[2].IN1
rf_sink_data[75] => rf_sink_burstsize[0].IN1
rf_sink_data[76] => rf_sink_burstsize[1].IN1
rf_sink_data[77] => rf_sink_burstsize[2].IN1
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[87].DATAIN
rf_sink_data[85] => rp_data[88].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[84].DATAIN
rf_sink_data[88] => rp_data[85].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => ~NO_FANOUT~
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => rdata_fifo_sink_ready.IN0
rf_sink_data[103] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => local_compressed_read.IN1
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_writeresponserequest.IN1
cp_data[64] => comb.IN1
cp_data[65] => local_write.IN1
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => local_read.IN1
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => local_lock.IN1
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => m0_burstcount.DATAA
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => m0_burstcount.DATAA
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => m0_burstcount.DATAA
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[91] => m0_debugaccess.DATAIN
cp_data[92] => ~NO_FANOUT~
cp_data[93] => ~NO_FANOUT~
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= <GND>
rf_source_data[93] <= <GND>
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_compressed.IN1
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => comb.OUTPUTSELECT
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data.IN0
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rf_sink_byte_cnt[0].IN1
rf_sink_data[70] => rf_sink_byte_cnt[1].IN1
rf_sink_data[71] => rf_sink_byte_cnt[2].IN1
rf_sink_data[72] => rf_sink_burstwrap[0].IN1
rf_sink_data[73] => rf_sink_burstwrap[1].IN1
rf_sink_data[74] => rf_sink_burstwrap[2].IN1
rf_sink_data[75] => rf_sink_burstsize[0].IN1
rf_sink_data[76] => rf_sink_burstsize[1].IN1
rf_sink_data[77] => rf_sink_burstsize[2].IN1
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[87].DATAIN
rf_sink_data[85] => rp_data[88].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[84].DATAIN
rf_sink_data[88] => rp_data[85].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => ~NO_FANOUT~
rf_sink_data[99] => ~NO_FANOUT~
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => current_response.OUTPUTSELECT
rf_sink_data[103] => rdata_fifo_sink_ready.IN0
rf_sink_data[103] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => local_compressed_read.IN1
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_writeresponserequest.IN1
cp_data[64] => comb.IN1
cp_data[65] => local_write.IN1
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => local_read.IN1
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => local_lock.IN1
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => m0_burstcount.DATAA
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => m0_burstcount.DATAA
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => m0_burstcount.DATAA
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[91] => m0_debugaccess.DATAIN
cp_data[92] => ~NO_FANOUT~
cp_data[93] => ~NO_FANOUT~
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router:addr_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[39] => Equal5.IN23
sink_data[40] => src_data[40].DATAIN
sink_data[40] => Equal0.IN22
sink_data[40] => Equal1.IN0
sink_data[40] => Equal5.IN4
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal0.IN21
sink_data[41] => Equal1.IN22
sink_data[41] => Equal5.IN3
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal0.IN20
sink_data[42] => Equal1.IN21
sink_data[42] => Equal5.IN22
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal0.IN19
sink_data[43] => Equal1.IN20
sink_data[43] => Equal5.IN21
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal0.IN18
sink_data[44] => Equal1.IN19
sink_data[44] => Equal5.IN20
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal0.IN17
sink_data[45] => Equal1.IN18
sink_data[45] => Equal5.IN19
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal0.IN16
sink_data[46] => Equal1.IN17
sink_data[46] => Equal5.IN18
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal0.IN15
sink_data[47] => Equal1.IN16
sink_data[47] => Equal4.IN2
sink_data[47] => Equal5.IN17
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal0.IN14
sink_data[48] => Equal1.IN15
sink_data[48] => Equal4.IN15
sink_data[48] => Equal5.IN2
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal0.IN13
sink_data[49] => Equal1.IN14
sink_data[49] => Equal4.IN14
sink_data[49] => Equal5.IN16
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN12
sink_data[50] => Equal1.IN13
sink_data[50] => Equal4.IN13
sink_data[50] => Equal5.IN15
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN11
sink_data[51] => Equal1.IN12
sink_data[51] => Equal3.IN1
sink_data[51] => Equal4.IN12
sink_data[51] => Equal5.IN14
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN10
sink_data[52] => Equal1.IN11
sink_data[52] => Equal3.IN11
sink_data[52] => Equal4.IN1
sink_data[52] => Equal5.IN1
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN9
sink_data[53] => Equal1.IN10
sink_data[53] => Equal3.IN10
sink_data[53] => Equal4.IN11
sink_data[53] => Equal5.IN13
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal0.IN8
sink_data[54] => Equal1.IN9
sink_data[54] => Equal3.IN9
sink_data[54] => Equal4.IN10
sink_data[54] => Equal5.IN12
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal0.IN7
sink_data[55] => Equal1.IN8
sink_data[55] => Equal3.IN8
sink_data[55] => Equal4.IN9
sink_data[55] => Equal5.IN11
sink_data[56] => src_data[56].DATAIN
sink_data[56] => Equal0.IN6
sink_data[56] => Equal1.IN7
sink_data[56] => Equal3.IN7
sink_data[56] => Equal4.IN8
sink_data[56] => Equal5.IN10
sink_data[57] => src_data[57].DATAIN
sink_data[57] => Equal0.IN5
sink_data[57] => Equal1.IN6
sink_data[57] => Equal3.IN6
sink_data[57] => Equal4.IN7
sink_data[57] => Equal5.IN9
sink_data[58] => src_data[58].DATAIN
sink_data[58] => Equal0.IN4
sink_data[58] => Equal1.IN5
sink_data[58] => Equal3.IN5
sink_data[58] => Equal4.IN6
sink_data[58] => Equal5.IN8
sink_data[59] => src_data[59].DATAIN
sink_data[59] => Equal0.IN3
sink_data[59] => Equal1.IN4
sink_data[59] => Equal3.IN4
sink_data[59] => Equal4.IN5
sink_data[59] => Equal5.IN7
sink_data[60] => src_data[60].DATAIN
sink_data[60] => Equal0.IN2
sink_data[60] => Equal1.IN3
sink_data[60] => Equal3.IN3
sink_data[60] => Equal4.IN4
sink_data[60] => Equal5.IN6
sink_data[61] => src_data[61].DATAIN
sink_data[61] => Equal0.IN1
sink_data[61] => Equal1.IN2
sink_data[61] => Equal2.IN0
sink_data[61] => Equal3.IN2
sink_data[61] => Equal4.IN3
sink_data[61] => Equal5.IN5
sink_data[62] => src_data[62].DATAIN
sink_data[62] => Equal0.IN0
sink_data[62] => Equal1.IN1
sink_data[62] => Equal2.IN1
sink_data[62] => Equal3.IN0
sink_data[62] => Equal4.IN0
sink_data[62] => Equal5.IN0
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => ~NO_FANOUT~
sink_data[88] => ~NO_FANOUT~
sink_data[89] => ~NO_FANOUT~
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router:addr_router|nios_mm_interconnect_0_addr_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <VCC>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router_001:addr_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal2.IN2
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal2.IN15
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal2.IN14
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal2.IN13
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal1.IN1
sink_data[51] => Equal2.IN12
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal1.IN11
sink_data[52] => Equal2.IN1
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal1.IN10
sink_data[53] => Equal2.IN11
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal1.IN9
sink_data[54] => Equal2.IN10
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal1.IN8
sink_data[55] => Equal2.IN9
sink_data[56] => src_data[56].DATAIN
sink_data[56] => Equal1.IN7
sink_data[56] => Equal2.IN8
sink_data[57] => src_data[57].DATAIN
sink_data[57] => Equal1.IN6
sink_data[57] => Equal2.IN7
sink_data[58] => src_data[58].DATAIN
sink_data[58] => Equal1.IN5
sink_data[58] => Equal2.IN6
sink_data[59] => src_data[59].DATAIN
sink_data[59] => Equal1.IN4
sink_data[59] => Equal2.IN5
sink_data[60] => src_data[60].DATAIN
sink_data[60] => Equal1.IN3
sink_data[60] => Equal2.IN4
sink_data[61] => src_data[61].DATAIN
sink_data[61] => Equal0.IN0
sink_data[61] => Equal1.IN2
sink_data[61] => Equal2.IN3
sink_data[62] => src_data[62].DATAIN
sink_data[62] => Equal0.IN1
sink_data[62] => Equal1.IN0
sink_data[62] => Equal2.IN0
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => ~NO_FANOUT~
sink_data[88] => ~NO_FANOUT~
sink_data[89] => ~NO_FANOUT~
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_addr_router_001:addr_router_001|nios_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <VCC>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router:id_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => always0.IN1
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN31
sink_data[87] => Equal1.IN0
sink_data[88] => src_data[88].DATAIN
sink_data[88] => Equal0.IN30
sink_data[88] => Equal1.IN31
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN29
sink_data[89] => Equal1.IN30
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router:id_router|nios_mm_interconnect_0_id_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router:id_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => always0.IN1
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN31
sink_data[87] => Equal1.IN0
sink_data[88] => src_data[88].DATAIN
sink_data[88] => Equal0.IN30
sink_data[88] => Equal1.IN31
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN29
sink_data[89] => Equal1.IN30
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router:id_router_001|nios_mm_interconnect_0_id_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router_002:id_router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN31
sink_data[88] => src_data[88].DATAIN
sink_data[88] => Equal0.IN30
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN29
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router_002:id_router_002|nios_mm_interconnect_0_id_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router_002:id_router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN31
sink_data[88] => src_data[88].DATAIN
sink_data[88] => Equal0.IN30
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN29
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router_002:id_router_003|nios_mm_interconnect_0_id_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router:id_router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => always0.IN1
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN31
sink_data[87] => Equal1.IN0
sink_data[88] => src_data[88].DATAIN
sink_data[88] => Equal0.IN30
sink_data[88] => Equal1.IN31
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN29
sink_data[89] => Equal1.IN30
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router:id_router_004|nios_mm_interconnect_0_id_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router_002:id_router_005
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[87] => Equal0.IN31
sink_data[88] => src_data[88].DATAIN
sink_data[88] => Equal0.IN30
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN29
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_id_router_002:id_router_005|nios_mm_interconnect_0_id_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_valid[0] => src2_valid.IN0
sink_valid[0] => src3_valid.IN0
sink_valid[0] => src4_valid.IN0
sink_valid[0] => src5_valid.IN0
sink_data[0] => src5_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src3_data[0].DATAIN
sink_data[0] => src4_data[0].DATAIN
sink_data[1] => src5_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[1] => src4_data[1].DATAIN
sink_data[2] => src5_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[2] => src4_data[2].DATAIN
sink_data[3] => src5_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[3] => src4_data[3].DATAIN
sink_data[4] => src5_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[4] => src4_data[4].DATAIN
sink_data[5] => src5_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[5] => src4_data[5].DATAIN
sink_data[6] => src5_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[6] => src4_data[6].DATAIN
sink_data[7] => src5_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[7] => src4_data[7].DATAIN
sink_data[8] => src5_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[8] => src4_data[8].DATAIN
sink_data[9] => src5_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[9] => src4_data[9].DATAIN
sink_data[10] => src5_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[10] => src4_data[10].DATAIN
sink_data[11] => src5_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[11] => src4_data[11].DATAIN
sink_data[12] => src5_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[12] => src4_data[12].DATAIN
sink_data[13] => src5_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[13] => src4_data[13].DATAIN
sink_data[14] => src5_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[14] => src4_data[14].DATAIN
sink_data[15] => src5_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[15] => src4_data[15].DATAIN
sink_data[16] => src5_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[16] => src4_data[16].DATAIN
sink_data[17] => src5_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[17] => src4_data[17].DATAIN
sink_data[18] => src5_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[18] => src4_data[18].DATAIN
sink_data[19] => src5_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[19] => src4_data[19].DATAIN
sink_data[20] => src5_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[20] => src4_data[20].DATAIN
sink_data[21] => src5_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[21] => src4_data[21].DATAIN
sink_data[22] => src5_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[22] => src4_data[22].DATAIN
sink_data[23] => src5_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[23] => src4_data[23].DATAIN
sink_data[24] => src5_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[24] => src4_data[24].DATAIN
sink_data[25] => src5_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[25] => src4_data[25].DATAIN
sink_data[26] => src5_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[26] => src4_data[26].DATAIN
sink_data[27] => src5_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[27] => src4_data[27].DATAIN
sink_data[28] => src5_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[28] => src4_data[28].DATAIN
sink_data[29] => src5_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[29] => src4_data[29].DATAIN
sink_data[30] => src5_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[30] => src4_data[30].DATAIN
sink_data[31] => src5_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[31] => src4_data[31].DATAIN
sink_data[32] => src5_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[32] => src4_data[32].DATAIN
sink_data[33] => src5_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[33] => src4_data[33].DATAIN
sink_data[34] => src5_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[34] => src4_data[34].DATAIN
sink_data[35] => src5_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[35] => src4_data[35].DATAIN
sink_data[36] => src5_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[36] => src4_data[36].DATAIN
sink_data[37] => src5_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[37] => src4_data[37].DATAIN
sink_data[38] => src5_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[38] => src4_data[38].DATAIN
sink_data[39] => src5_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[39] => src4_data[39].DATAIN
sink_data[40] => src5_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[40] => src4_data[40].DATAIN
sink_data[41] => src5_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[41] => src4_data[41].DATAIN
sink_data[42] => src5_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[42] => src4_data[42].DATAIN
sink_data[43] => src5_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[43] => src4_data[43].DATAIN
sink_data[44] => src5_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[44] => src4_data[44].DATAIN
sink_data[45] => src5_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[45] => src4_data[45].DATAIN
sink_data[46] => src5_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[46] => src4_data[46].DATAIN
sink_data[47] => src5_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[47] => src4_data[47].DATAIN
sink_data[48] => src5_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[48] => src4_data[48].DATAIN
sink_data[49] => src5_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[49] => src4_data[49].DATAIN
sink_data[50] => src5_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[50] => src4_data[50].DATAIN
sink_data[51] => src5_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[51] => src4_data[51].DATAIN
sink_data[52] => src5_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[52] => src4_data[52].DATAIN
sink_data[53] => src5_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[53] => src4_data[53].DATAIN
sink_data[54] => src5_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[54] => src4_data[54].DATAIN
sink_data[55] => src5_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[55] => src4_data[55].DATAIN
sink_data[56] => src5_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[56] => src4_data[56].DATAIN
sink_data[57] => src5_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[57] => src4_data[57].DATAIN
sink_data[58] => src5_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[58] => src4_data[58].DATAIN
sink_data[59] => src5_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[59] => src4_data[59].DATAIN
sink_data[60] => src5_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[60] => src4_data[60].DATAIN
sink_data[61] => src5_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[61] => src4_data[61].DATAIN
sink_data[62] => src5_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[62] => src4_data[62].DATAIN
sink_data[63] => src5_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[63] => src4_data[63].DATAIN
sink_data[64] => src5_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[64] => src4_data[64].DATAIN
sink_data[65] => src5_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[65] => src4_data[65].DATAIN
sink_data[66] => src5_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[66] => src4_data[66].DATAIN
sink_data[67] => src5_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[67] => src4_data[67].DATAIN
sink_data[68] => src5_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[68] => src4_data[68].DATAIN
sink_data[69] => src5_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[69] => src4_data[69].DATAIN
sink_data[70] => src5_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[70] => src4_data[70].DATAIN
sink_data[71] => src5_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[71] => src4_data[71].DATAIN
sink_data[72] => src5_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[72] => src4_data[72].DATAIN
sink_data[73] => src5_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[73] => src4_data[73].DATAIN
sink_data[74] => src5_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[74] => src4_data[74].DATAIN
sink_data[75] => src5_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[75] => src4_data[75].DATAIN
sink_data[76] => src5_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[76] => src4_data[76].DATAIN
sink_data[77] => src5_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[77] => src4_data[77].DATAIN
sink_data[78] => src5_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[78] => src4_data[78].DATAIN
sink_data[79] => src5_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[79] => src4_data[79].DATAIN
sink_data[80] => src5_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[80] => src4_data[80].DATAIN
sink_data[81] => src5_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[81] => src4_data[81].DATAIN
sink_data[82] => src5_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[82] => src4_data[82].DATAIN
sink_data[83] => src5_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[83] => src4_data[83].DATAIN
sink_data[84] => src5_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[84] => src4_data[84].DATAIN
sink_data[85] => src5_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[85] => src4_data[85].DATAIN
sink_data[86] => src5_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[86] => src4_data[86].DATAIN
sink_data[87] => src5_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[87] => src4_data[87].DATAIN
sink_data[88] => src5_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[88] => src4_data[88].DATAIN
sink_data[89] => src5_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[89] => src4_data[89].DATAIN
sink_data[90] => src5_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[90] => src4_data[90].DATAIN
sink_data[91] => src5_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[91] => src4_data[91].DATAIN
sink_data[92] => src5_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[92] => src4_data[92].DATAIN
sink_data[93] => src5_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_data[93] => src3_data[93].DATAIN
sink_data[93] => src4_data[93].DATAIN
sink_data[94] => src5_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src2_data[94].DATAIN
sink_data[94] => src3_data[94].DATAIN
sink_data[94] => src4_data[94].DATAIN
sink_data[95] => src5_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src2_data[95].DATAIN
sink_data[95] => src3_data[95].DATAIN
sink_data[95] => src4_data[95].DATAIN
sink_data[96] => src5_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src2_data[96].DATAIN
sink_data[96] => src3_data[96].DATAIN
sink_data[96] => src4_data[96].DATAIN
sink_data[97] => src5_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src2_data[97].DATAIN
sink_data[97] => src3_data[97].DATAIN
sink_data[97] => src4_data[97].DATAIN
sink_data[98] => src5_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src2_data[98].DATAIN
sink_data[98] => src3_data[98].DATAIN
sink_data[98] => src4_data[98].DATAIN
sink_data[99] => src5_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src2_data[99].DATAIN
sink_data[99] => src3_data[99].DATAIN
sink_data[99] => src4_data[99].DATAIN
sink_data[100] => src5_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src2_data[100].DATAIN
sink_data[100] => src3_data[100].DATAIN
sink_data[100] => src4_data[100].DATAIN
sink_data[101] => src5_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src2_data[101].DATAIN
sink_data[101] => src3_data[101].DATAIN
sink_data[101] => src4_data[101].DATAIN
sink_data[102] => src5_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src2_data[102].DATAIN
sink_data[102] => src3_data[102].DATAIN
sink_data[102] => src4_data[102].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_channel[4] => src4_valid.IN1
sink_channel[4] => sink_ready.IN0
sink_channel[5] => src5_valid.IN1
sink_channel[5] => sink_ready.IN0
sink_startofpacket => src5_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src3_startofpacket.DATAIN
sink_startofpacket => src4_startofpacket.DATAIN
sink_endofpacket => src5_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_endofpacket => src4_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_channel[5] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src2_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src2_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src2_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src2_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src2_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src2_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src2_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src2_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_channel[4] <= <GND>
src2_channel[5] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src3_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src3_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src3_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src3_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src3_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src3_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src3_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src3_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src3_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_channel[4] <= <GND>
src3_channel[5] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
src4_valid <= src4_valid.DB_MAX_OUTPUT_PORT_TYPE
src4_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src4_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src4_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src4_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src4_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src4_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src4_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src4_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src4_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src4_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src4_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src4_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src4_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src4_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src4_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src4_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src4_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src4_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src4_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src4_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src4_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src4_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src4_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src4_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src4_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src4_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src4_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src4_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src4_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src4_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src4_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src4_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src4_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src4_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src4_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src4_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src4_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src4_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src4_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src4_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src4_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src4_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src4_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src4_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src4_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src4_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src4_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src4_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src4_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src4_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src4_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src4_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src4_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src4_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src4_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src4_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src4_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src4_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src4_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src4_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src4_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src4_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src4_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src4_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src4_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src4_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src4_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src4_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src4_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src4_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src4_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src4_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src4_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src4_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src4_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src4_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src4_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src4_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src4_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src4_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src4_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src4_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src4_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src4_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src4_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src4_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src4_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src4_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src4_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src4_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src4_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src4_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src4_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src4_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src4_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src4_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src4_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src4_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src4_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src4_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src4_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src4_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src4_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src4_channel[0] <= <GND>
src4_channel[1] <= <GND>
src4_channel[2] <= <GND>
src4_channel[3] <= <GND>
src4_channel[4] <= <GND>
src4_channel[5] <= <GND>
src4_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_ready => sink_ready.IN1
src5_valid <= src5_valid.DB_MAX_OUTPUT_PORT_TYPE
src5_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src5_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src5_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src5_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src5_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src5_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src5_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src5_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src5_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src5_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src5_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src5_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src5_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src5_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src5_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src5_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src5_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src5_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src5_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src5_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src5_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src5_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src5_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src5_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src5_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src5_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src5_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src5_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src5_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src5_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src5_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src5_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src5_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src5_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src5_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src5_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src5_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src5_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src5_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src5_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src5_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src5_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src5_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src5_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src5_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src5_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src5_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src5_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src5_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src5_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src5_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src5_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src5_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src5_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src5_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src5_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src5_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src5_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src5_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src5_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src5_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src5_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src5_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src5_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src5_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src5_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src5_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src5_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src5_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src5_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src5_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src5_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src5_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src5_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src5_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src5_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src5_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src5_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src5_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src5_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src5_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src5_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src5_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src5_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src5_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src5_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src5_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src5_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src5_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src5_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src5_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src5_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src5_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src5_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src5_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src5_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src5_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src5_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src5_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src5_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src5_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src5_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src5_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src5_channel[0] <= <GND>
src5_channel[1] <= <GND>
src5_channel[2] <= <GND>
src5_channel[3] <= <GND>
src5_channel[4] <= <GND>
src5_channel[5] <= <GND>
src5_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src5_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src5_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_valid[0] => src2_valid.IN0
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[94] => src2_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[95] => src2_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[96] => src2_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[97] => src2_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[98] => src2_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[99] => src2_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[100] => src2_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[101] => src2_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[102] => src2_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src2_channel[0].DATAIN
sink_channel[3] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[0].DATAIN
sink_channel[4] => src2_channel[1].DATAIN
sink_channel[4] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[1].DATAIN
sink_channel[5] => src2_channel[2].DATAIN
sink_channel[5] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[2].DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_channel[5] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src2_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src2_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src2_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src2_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src2_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src2_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src2_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src2_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[1] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[2] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[3] <= <GND>
src2_channel[4] <= <GND>
src2_channel[5] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => locked.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => locked.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => locked.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => locked.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_003
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => locked.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => locked.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_005
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= <GND>
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[4] <= <GND>
src1_channel[5] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= <GND>
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[4] <= <GND>
src1_channel[5] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_004
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= <GND>
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[4] <= <GND>
src1_channel[5] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[67] => last_cycle.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[67] => last_cycle.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[67] => last_cycle.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_data[94] => src_payload.IN1
sink2_data[95] => src_payload.IN1
sink2_data[96] => src_payload.IN1
sink2_data[97] => src_payload.IN1
sink2_data[98] => src_payload.IN1
sink2_data[99] => src_payload.IN1
sink2_data[100] => src_payload.IN1
sink2_data[101] => src_payload.IN1
sink2_data[102] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_channel[4] => src_payload.IN1
sink2_channel[5] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[67] => last_cycle.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_data[93] => src_payload.IN1
sink3_data[94] => src_payload.IN1
sink3_data[95] => src_payload.IN1
sink3_data[96] => src_payload.IN1
sink3_data[97] => src_payload.IN1
sink3_data[98] => src_payload.IN1
sink3_data[99] => src_payload.IN1
sink3_data[100] => src_payload.IN1
sink3_data[101] => src_payload.IN1
sink3_data[102] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_channel[4] => src_payload.IN1
sink3_channel[5] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
sink4_valid => request[4].IN1
sink4_data[0] => src_payload.IN1
sink4_data[1] => src_payload.IN1
sink4_data[2] => src_payload.IN1
sink4_data[3] => src_payload.IN1
sink4_data[4] => src_payload.IN1
sink4_data[5] => src_payload.IN1
sink4_data[6] => src_payload.IN1
sink4_data[7] => src_payload.IN1
sink4_data[8] => src_payload.IN1
sink4_data[9] => src_payload.IN1
sink4_data[10] => src_payload.IN1
sink4_data[11] => src_payload.IN1
sink4_data[12] => src_payload.IN1
sink4_data[13] => src_payload.IN1
sink4_data[14] => src_payload.IN1
sink4_data[15] => src_payload.IN1
sink4_data[16] => src_payload.IN1
sink4_data[17] => src_payload.IN1
sink4_data[18] => src_payload.IN1
sink4_data[19] => src_payload.IN1
sink4_data[20] => src_payload.IN1
sink4_data[21] => src_payload.IN1
sink4_data[22] => src_payload.IN1
sink4_data[23] => src_payload.IN1
sink4_data[24] => src_payload.IN1
sink4_data[25] => src_payload.IN1
sink4_data[26] => src_payload.IN1
sink4_data[27] => src_payload.IN1
sink4_data[28] => src_payload.IN1
sink4_data[29] => src_payload.IN1
sink4_data[30] => src_payload.IN1
sink4_data[31] => src_payload.IN1
sink4_data[32] => src_payload.IN1
sink4_data[33] => src_payload.IN1
sink4_data[34] => src_payload.IN1
sink4_data[35] => src_payload.IN1
sink4_data[36] => src_payload.IN1
sink4_data[37] => src_payload.IN1
sink4_data[38] => src_payload.IN1
sink4_data[39] => src_payload.IN1
sink4_data[40] => src_payload.IN1
sink4_data[41] => src_payload.IN1
sink4_data[42] => src_payload.IN1
sink4_data[43] => src_payload.IN1
sink4_data[44] => src_payload.IN1
sink4_data[45] => src_payload.IN1
sink4_data[46] => src_payload.IN1
sink4_data[47] => src_payload.IN1
sink4_data[48] => src_payload.IN1
sink4_data[49] => src_payload.IN1
sink4_data[50] => src_payload.IN1
sink4_data[51] => src_payload.IN1
sink4_data[52] => src_payload.IN1
sink4_data[53] => src_payload.IN1
sink4_data[54] => src_payload.IN1
sink4_data[55] => src_payload.IN1
sink4_data[56] => src_payload.IN1
sink4_data[57] => src_payload.IN1
sink4_data[58] => src_payload.IN1
sink4_data[59] => src_payload.IN1
sink4_data[60] => src_payload.IN1
sink4_data[61] => src_payload.IN1
sink4_data[62] => src_payload.IN1
sink4_data[63] => src_payload.IN1
sink4_data[64] => src_payload.IN1
sink4_data[65] => src_payload.IN1
sink4_data[66] => src_payload.IN1
sink4_data[67] => src_payload.IN1
sink4_data[67] => last_cycle.IN1
sink4_data[68] => src_payload.IN1
sink4_data[69] => src_payload.IN1
sink4_data[70] => src_payload.IN1
sink4_data[71] => src_payload.IN1
sink4_data[72] => src_payload.IN1
sink4_data[73] => src_payload.IN1
sink4_data[74] => src_payload.IN1
sink4_data[75] => src_payload.IN1
sink4_data[76] => src_payload.IN1
sink4_data[77] => src_payload.IN1
sink4_data[78] => src_payload.IN1
sink4_data[79] => src_payload.IN1
sink4_data[80] => src_payload.IN1
sink4_data[81] => src_payload.IN1
sink4_data[82] => src_payload.IN1
sink4_data[83] => src_payload.IN1
sink4_data[84] => src_payload.IN1
sink4_data[85] => src_payload.IN1
sink4_data[86] => src_payload.IN1
sink4_data[87] => src_payload.IN1
sink4_data[88] => src_payload.IN1
sink4_data[89] => src_payload.IN1
sink4_data[90] => src_payload.IN1
sink4_data[91] => src_payload.IN1
sink4_data[92] => src_payload.IN1
sink4_data[93] => src_payload.IN1
sink4_data[94] => src_payload.IN1
sink4_data[95] => src_payload.IN1
sink4_data[96] => src_payload.IN1
sink4_data[97] => src_payload.IN1
sink4_data[98] => src_payload.IN1
sink4_data[99] => src_payload.IN1
sink4_data[100] => src_payload.IN1
sink4_data[101] => src_payload.IN1
sink4_data[102] => src_payload.IN1
sink4_channel[0] => src_payload.IN1
sink4_channel[1] => src_payload.IN1
sink4_channel[2] => src_payload.IN1
sink4_channel[3] => src_payload.IN1
sink4_channel[4] => src_payload.IN1
sink4_channel[5] => src_payload.IN1
sink4_startofpacket => src_payload.IN1
sink4_endofpacket => src_payload.IN1
sink4_ready <= sink4_ready.DB_MAX_OUTPUT_PORT_TYPE
sink5_valid => request[5].IN1
sink5_data[0] => src_payload.IN1
sink5_data[1] => src_payload.IN1
sink5_data[2] => src_payload.IN1
sink5_data[3] => src_payload.IN1
sink5_data[4] => src_payload.IN1
sink5_data[5] => src_payload.IN1
sink5_data[6] => src_payload.IN1
sink5_data[7] => src_payload.IN1
sink5_data[8] => src_payload.IN1
sink5_data[9] => src_payload.IN1
sink5_data[10] => src_payload.IN1
sink5_data[11] => src_payload.IN1
sink5_data[12] => src_payload.IN1
sink5_data[13] => src_payload.IN1
sink5_data[14] => src_payload.IN1
sink5_data[15] => src_payload.IN1
sink5_data[16] => src_payload.IN1
sink5_data[17] => src_payload.IN1
sink5_data[18] => src_payload.IN1
sink5_data[19] => src_payload.IN1
sink5_data[20] => src_payload.IN1
sink5_data[21] => src_payload.IN1
sink5_data[22] => src_payload.IN1
sink5_data[23] => src_payload.IN1
sink5_data[24] => src_payload.IN1
sink5_data[25] => src_payload.IN1
sink5_data[26] => src_payload.IN1
sink5_data[27] => src_payload.IN1
sink5_data[28] => src_payload.IN1
sink5_data[29] => src_payload.IN1
sink5_data[30] => src_payload.IN1
sink5_data[31] => src_payload.IN1
sink5_data[32] => src_payload.IN1
sink5_data[33] => src_payload.IN1
sink5_data[34] => src_payload.IN1
sink5_data[35] => src_payload.IN1
sink5_data[36] => src_payload.IN1
sink5_data[37] => src_payload.IN1
sink5_data[38] => src_payload.IN1
sink5_data[39] => src_payload.IN1
sink5_data[40] => src_payload.IN1
sink5_data[41] => src_payload.IN1
sink5_data[42] => src_payload.IN1
sink5_data[43] => src_payload.IN1
sink5_data[44] => src_payload.IN1
sink5_data[45] => src_payload.IN1
sink5_data[46] => src_payload.IN1
sink5_data[47] => src_payload.IN1
sink5_data[48] => src_payload.IN1
sink5_data[49] => src_payload.IN1
sink5_data[50] => src_payload.IN1
sink5_data[51] => src_payload.IN1
sink5_data[52] => src_payload.IN1
sink5_data[53] => src_payload.IN1
sink5_data[54] => src_payload.IN1
sink5_data[55] => src_payload.IN1
sink5_data[56] => src_payload.IN1
sink5_data[57] => src_payload.IN1
sink5_data[58] => src_payload.IN1
sink5_data[59] => src_payload.IN1
sink5_data[60] => src_payload.IN1
sink5_data[61] => src_payload.IN1
sink5_data[62] => src_payload.IN1
sink5_data[63] => src_payload.IN1
sink5_data[64] => src_payload.IN1
sink5_data[65] => src_payload.IN1
sink5_data[66] => src_payload.IN1
sink5_data[67] => src_payload.IN1
sink5_data[67] => last_cycle.IN1
sink5_data[68] => src_payload.IN1
sink5_data[69] => src_payload.IN1
sink5_data[70] => src_payload.IN1
sink5_data[71] => src_payload.IN1
sink5_data[72] => src_payload.IN1
sink5_data[73] => src_payload.IN1
sink5_data[74] => src_payload.IN1
sink5_data[75] => src_payload.IN1
sink5_data[76] => src_payload.IN1
sink5_data[77] => src_payload.IN1
sink5_data[78] => src_payload.IN1
sink5_data[79] => src_payload.IN1
sink5_data[80] => src_payload.IN1
sink5_data[81] => src_payload.IN1
sink5_data[82] => src_payload.IN1
sink5_data[83] => src_payload.IN1
sink5_data[84] => src_payload.IN1
sink5_data[85] => src_payload.IN1
sink5_data[86] => src_payload.IN1
sink5_data[87] => src_payload.IN1
sink5_data[88] => src_payload.IN1
sink5_data[89] => src_payload.IN1
sink5_data[90] => src_payload.IN1
sink5_data[91] => src_payload.IN1
sink5_data[92] => src_payload.IN1
sink5_data[93] => src_payload.IN1
sink5_data[94] => src_payload.IN1
sink5_data[95] => src_payload.IN1
sink5_data[96] => src_payload.IN1
sink5_data[97] => src_payload.IN1
sink5_data[98] => src_payload.IN1
sink5_data[99] => src_payload.IN1
sink5_data[100] => src_payload.IN1
sink5_data[101] => src_payload.IN1
sink5_data[102] => src_payload.IN1
sink5_channel[0] => src_payload.IN1
sink5_channel[1] => src_payload.IN1
sink5_channel[2] => src_payload.IN1
sink5_channel[3] => src_payload.IN1
sink5_channel[4] => src_payload.IN1
sink5_channel[5] => src_payload.IN1
sink5_startofpacket => src_payload.IN1
sink5_endofpacket => src_payload.IN1
sink5_ready <= sink5_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
src_ready => sink4_ready.IN1
src_ready => sink5_ready.IN1
clk => clk.IN1
reset => reset.IN1


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
request[4] => grant[4].DATAIN
request[4] => _.IN1
request[4] => _.IN1
request[5] => grant[5].DATAIN
request[5] => _.IN1
request[5] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
grant[4] <= request[4].DB_MAX_OUTPUT_PORT_TYPE
grant[5] <= request[5].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => Add0.IN12
a[1] => Add0.IN11
a[2] => Add0.IN10
a[3] => Add0.IN9
a[4] => Add0.IN8
a[5] => Add0.IN7
a[6] => Add0.IN6
a[7] => Add0.IN5
a[8] => Add0.IN4
a[9] => Add0.IN3
a[10] => Add0.IN2
a[11] => Add0.IN1
b[0] => Add0.IN24
b[1] => Add0.IN23
b[2] => Add0.IN22
b[3] => Add0.IN21
b[4] => Add0.IN20
b[5] => Add0.IN19
b[6] => Add0.IN18
b[7] => Add0.IN17
b[8] => Add0.IN16
b[9] => Add0.IN15
b[10] => Add0.IN14
b[11] => Add0.IN13
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[67] => last_cycle.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[67] => last_cycle.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[67] => last_cycle.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_data[94] => src_payload.IN1
sink2_data[95] => src_payload.IN1
sink2_data[96] => src_payload.IN1
sink2_data[97] => src_payload.IN1
sink2_data[98] => src_payload.IN1
sink2_data[99] => src_payload.IN1
sink2_data[100] => src_payload.IN1
sink2_data[101] => src_payload.IN1
sink2_data[102] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_channel[4] => src_payload.IN1
sink2_channel[5] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
clk => clk.IN1
reset => reset.IN1


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|nios|nios_mm_interconnect_0:mm_interconnect_0|nios_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => cout.IN0
a[3] => cout.IN0
a[4] => cout.IN0
a[4] => cout.IN0
a[5] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => cout.IN1
b[3] => cout.IN1
b[4] => cout.IN1
b[4] => cout.IN1
b[5] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
receiver0_irq => sender_irq[0].DATAIN
receiver1_irq => sender_irq[2].DATAIN
sender_irq[0] <= receiver0_irq.DB_MAX_OUTPUT_PORT_TYPE
sender_irq[1] <= <GND>
sender_irq[2] <= receiver1_irq.DB_MAX_OUTPUT_PORT_TYPE
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|nios|nios_rst_controller:rst_controller
reset_in0 => altera_reset_controller:rst_controller.reset_in0
clk => altera_reset_controller:rst_controller.clk
reset_out <= altera_reset_controller:rst_controller.reset_out
reset_req <= altera_reset_controller:rst_controller.reset_req
reset_in1 => ~NO_FANOUT~
reset_in10 => ~NO_FANOUT~
reset_in11 => ~NO_FANOUT~
reset_in12 => ~NO_FANOUT~
reset_in13 => ~NO_FANOUT~
reset_in14 => ~NO_FANOUT~
reset_in15 => ~NO_FANOUT~
reset_in2 => ~NO_FANOUT~
reset_in3 => ~NO_FANOUT~
reset_in4 => ~NO_FANOUT~
reset_in5 => ~NO_FANOUT~
reset_in6 => ~NO_FANOUT~
reset_in7 => ~NO_FANOUT~
reset_in8 => ~NO_FANOUT~
reset_in9 => ~NO_FANOUT~
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~


|nios|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= r_sync_rst.DB_MAX_OUTPUT_PORT_TYPE
reset_req <= r_early_rst.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_rst_controller_001:rst_controller_001
reset_in0 => altera_reset_controller:rst_controller_001.reset_in0
clk => altera_reset_controller:rst_controller_001.clk
reset_out <= altera_reset_controller:rst_controller_001.reset_out
reset_in1 => ~NO_FANOUT~
reset_in10 => ~NO_FANOUT~
reset_in11 => ~NO_FANOUT~
reset_in12 => ~NO_FANOUT~
reset_in13 => ~NO_FANOUT~
reset_in14 => ~NO_FANOUT~
reset_in15 => ~NO_FANOUT~
reset_in2 => ~NO_FANOUT~
reset_in3 => ~NO_FANOUT~
reset_in4 => ~NO_FANOUT~
reset_in5 => ~NO_FANOUT~
reset_in6 => ~NO_FANOUT~
reset_in7 => ~NO_FANOUT~
reset_in8 => ~NO_FANOUT~
reset_in9 => ~NO_FANOUT~
reset_req <= comb.DB_MAX_OUTPUT_PORT_TYPE
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~


|nios|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|nios|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|nios|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


