

================================================================
== Vivado HLS Report for 'k2c_relu_func'
================================================================
* Date:           Mon Apr 15 13:14:22 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.081|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%size_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %size)"   --->   Operation 5 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %1" [vlsiModel.c:48]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_3, %._crit_edge ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %i, %size_read" [vlsiModel.c:48]   --->   Operation 8 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (2.99ns)   --->   "%i_3 = add i64 %i, 1" [vlsiModel.c:48]   --->   Operation 9 'add' 'i_3' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %2" [vlsiModel.c:48]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [80000 x float]* %x, i64 0, i64 %i" [vlsiModel.c:50]   --->   Operation 11 'getelementptr' 'x_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (2.77ns)   --->   "%x_load = load float* %x_addr, align 4" [vlsiModel.c:50]   --->   Operation 12 'load' 'x_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void" [vlsiModel.c:55]   --->   Operation 13 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.08>
ST_3 : Operation 14 [1/2] (2.77ns)   --->   "%x_load = load float* %x_addr, align 4" [vlsiModel.c:50]   --->   Operation 14 'load' 'x_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%x_load_to_int = bitcast float %x_load to i32" [vlsiModel.c:50]   --->   Operation 15 'bitcast' 'x_load_to_int' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_load_to_int, i32 23, i32 30)" [vlsiModel.c:50]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i32 %x_load_to_int to i23" [vlsiModel.c:50]   --->   Operation 17 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [vlsiModel.c:50]   --->   Operation 18 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_6, 0" [vlsiModel.c:50]   --->   Operation 19 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (5.30ns)   --->   "%tmp_11 = fcmp ole float %x_load, 0.000000e+00" [vlsiModel.c:50]   --->   Operation 20 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_s = or i1 %notrhs, %notlhs" [vlsiModel.c:50]   --->   Operation 21 'or' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_12 = and i1 %tmp_s, %tmp_11" [vlsiModel.c:50]   --->   Operation 22 'and' 'tmp_12' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %3, label %._crit_edge" [vlsiModel.c:50]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %x_addr, align 4" [vlsiModel.c:52]   --->   Operation 24 'store' <Predicate = (tmp_12)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br label %._crit_edge" [vlsiModel.c:53]   --->   Operation 25 'br' <Predicate = (tmp_12)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [vlsiModel.c:48]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read     (read         ) [ 00111]
StgValue_6    (br           ) [ 01111]
i             (phi          ) [ 00100]
exitcond      (icmp         ) [ 00111]
i_3           (add          ) [ 01111]
StgValue_10   (br           ) [ 00000]
x_addr        (getelementptr) [ 00011]
StgValue_13   (ret          ) [ 00000]
x_load        (load         ) [ 00000]
x_load_to_int (bitcast      ) [ 00000]
tmp           (partselect   ) [ 00000]
tmp_6         (trunc        ) [ 00000]
notlhs        (icmp         ) [ 00001]
notrhs        (icmp         ) [ 00001]
tmp_11        (fcmp         ) [ 00001]
tmp_s         (or           ) [ 00000]
tmp_12        (and          ) [ 00111]
StgValue_23   (br           ) [ 00000]
StgValue_24   (store        ) [ 00000]
StgValue_25   (br           ) [ 00000]
StgValue_26   (br           ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="size_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="64" slack="0"/>
<pin id="24" dir="0" index="1" bw="64" slack="0"/>
<pin id="25" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="x_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="64" slack="0"/>
<pin id="32" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="17" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="0"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_load/2 StgValue_24/4 "/>
</bind>
</comp>

<comp id="42" class="1005" name="i_reg_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="1"/>
<pin id="44" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_phi_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="1"/>
<pin id="48" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="64" slack="0"/>
<pin id="50" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_11_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="exitcond_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="1"/>
<pin id="63" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="i_3_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="64" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="x_load_to_int_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_load_to_int/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="0" index="3" bw="6" slack="0"/>
<pin id="80" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_6_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="notlhs_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="notrhs_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="23" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_s_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="1" slack="1"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_12_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="1"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="size_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_3_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="x_addr_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="17" slack="1"/>
<pin id="125" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="128" class="1005" name="notlhs_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="133" class="1005" name="notrhs_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="138" class="1005" name="tmp_11_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="41"><net_src comp="20" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="46" pin="4"/><net_sink comp="28" pin=2"/></net>

<net id="58"><net_src comp="35" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="46" pin="4"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="46" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="35" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="71" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="88"><net_src comp="71" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="75" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="85" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="109"><net_src comp="101" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="22" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="121"><net_src comp="65" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="126"><net_src comp="28" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="131"><net_src comp="89" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="136"><net_src comp="95" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="141"><net_src comp="54" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {4 }
 - Input state : 
	Port: k2c_relu_func : x | {2 3 }
	Port: k2c_relu_func : size | {1 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_3 : 1
		StgValue_10 : 2
		x_addr : 1
		x_load : 2
	State 3
		x_load_to_int : 1
		tmp : 2
		tmp_6 : 2
		notlhs : 3
		notrhs : 3
		tmp_11 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_11_fu_54     |    0    |    66   |    67   |
|----------|----------------------|---------|---------|---------|
|    add   |       i_3_fu_65      |    0    |    0    |    71   |
|----------|----------------------|---------|---------|---------|
|          |    exitcond_fu_60    |    0    |    0    |    29   |
|   icmp   |     notlhs_fu_89     |    0    |    0    |    11   |
|          |     notrhs_fu_95     |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|    or    |     tmp_s_fu_101     |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |     tmp_12_fu_105    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   | size_read_read_fu_22 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|       tmp_fu_75      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |      tmp_6_fu_85     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   200   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_3_reg_118   |   64   |
|     i_reg_42    |   64   |
|  notlhs_reg_128 |    1   |
|  notrhs_reg_133 |    1   |
|size_read_reg_110|   64   |
|  tmp_11_reg_138 |    1   |
|  x_addr_reg_123 |   17   |
+-----------------+--------+
|      Total      |   212  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |  17  |   34   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   34   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   200  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   212  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   278  |   209  |
+-----------+--------+--------+--------+--------+
