
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set ROOT_PATH                    ../..
../..
set RISCV_PATH              	$ROOT_PATH
../..
set FPUNEW                      $ROOT_PATH/tb/core/fpnew
../../tb/core/fpnew
set GATE_PATH			../standalone
../standalone
set LOG_PATH			../log
../log
set TECH NangateOpenCell
NangateOpenCell
set search_path [ join "$RISCV_PATH/rtl/include $search_path" ]
../../rtl/include . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
set search_path [ join "/data/libraries/LIB065 $search_path" ]
/data/libraries/LIB065 ../../rtl/include . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
set search_path [ join "/data/libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/fix_scan $search_path" ]
/data/libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/fix_scan /data/libraries/LIB065 ../../rtl/include . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
set search_path [ join "/data/libraries/pdt2002 $search_path" ]
/data/libraries/pdt2002 /data/libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/fix_scan /data/libraries/LIB065 ../../rtl/include . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
set search_path [ join "../techlib/ $search_path" ]
../techlib/ /data/libraries/pdt2002 /data/libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/fix_scan /data/libraries/LIB065 ../../rtl/include . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
#set search_path [ join "[getenv 'SYNOPSYS'] $search_path" ]
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
source ../bin/$TECH.dc_setup_synthesis.tcl
typical
## if you want to use clock gating
#set_clock_gating_style -sequential_cell latch -positive_edge_logic {and} -negative_edge_logic {or} -control_point before -control_signal scan_enable
analyze -format sverilog  -work work ${FPUNEW}/src/fpnew_pkg.sv
Running PRESTO HDLC
Compiling source file ../../tb/core/fpnew/src/fpnew_pkg.sv
Warning:  ../../tb/core/fpnew/src/fpnew_pkg.sv:14: The package fpnew_pkg has already been analyzed. It is being replaced. (VER-26)
Warning:  ../../tb/core/fpnew/src/fpnew_pkg.sv:348: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../tb/core/fpnew/src/fpnew_pkg.sv:349: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Loading db file '/home/s288966/riscv_testing_2021/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/dw_foundation.sldb'
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/apu_core_package.sv
Running PRESTO HDLC
Compiling source file ../../rtl/include/apu_core_package.sv
Warning:  ../../rtl/include/apu_core_package.sv:22: The package apu_core_package has already been analyzed. It is being replaced. (VER-26)
Warning:  ../../rtl/include/apu_core_package.sv:31: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/riscv_defines.sv
Running PRESTO HDLC
Compiling source file ../../rtl/include/riscv_defines.sv
Warning:  ../../rtl/include/riscv_defines.sv:26: The package riscv_defines has already been analyzed. It is being replaced. (VER-26)
Warning:  ../../rtl/include/riscv_defines.sv:37: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
1
#analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/riscv_tracer_defines.sv
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/apu_macros.sv
Running PRESTO HDLC
Compiling source file ../../rtl/include/apu_macros.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/include/riscv_config.sv
Running PRESTO HDLC
Compiling source file ../../rtl/include/riscv_config.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_alu.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_alu.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_alu_basic.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_alu_basic.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_alu_div.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_alu_div.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_apu_disp.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_apu_disp.sv
Opening include file ../../rtl/include/apu_macros.sv
Warning:  ../../rtl/riscv_apu_disp.sv:243: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_compressed_decoder.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_compressed_decoder.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_controller.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_controller.sv
Warning:  ../../rtl/riscv_controller.sv:1105: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_controller.sv:1107: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_cs_registers.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_cs_registers.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_core.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_core.sv
Opening include file ../../rtl/include/riscv_config.sv
Warning:  ../../rtl/riscv_core.sv:645: the undeclared symbol 'mult_is_clpx_ex' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../rtl/riscv_core.sv:1192: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
1
#analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_debug_unit.sv
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_decoder.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_decoder.sv
Opening include file ../../rtl/include/apu_macros.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_int_controller.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_int_controller.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_ex_stage.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_ex_stage.sv
Opening include file ../../rtl/include/apu_macros.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_hwloop_controller.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_hwloop_controller.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_hwloop_regs.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_hwloop_regs.sv
Warning:  ../../rtl/riscv_hwloop_regs.sv:131: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_id_stage.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_id_stage.sv
Warning:  ../../rtl/riscv_id_stage.sv:1623: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_id_stage.sv:1627: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_if_stage.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_if_stage.sv
Warning:  ../../rtl/riscv_if_stage.sv:414: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_load_store_unit.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_load_store_unit.sv
Warning:  ../../rtl/riscv_load_store_unit.sv:491: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_load_store_unit.sv:494: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_load_store_unit.sv:498: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_mult.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_mult.sv
Warning:  ../../rtl/riscv_mult.sv:348: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_mult.sv:354: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_mult.sv:360: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_prefetch_buffer.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_prefetch_buffer.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_prefetch_L0_buffer.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_prefetch_L0_buffer.sv
Warning:  ../../rtl/riscv_prefetch_L0_buffer.sv:569: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_prefetch_L0_buffer.sv:573: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../rtl/riscv_prefetch_L0_buffer.sv:575: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_fetch_fifo.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_fetch_fifo.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_L0_buffer.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_L0_buffer.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_pmp.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_pmp.sv
Presto compilation completed successfully.
1
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_register_file.sv
Running PRESTO HDLC
Compiling source file ../../rtl/riscv_register_file.sv
Presto compilation completed successfully.
1
#analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_register_file_latch.sv
analyze -format sverilog  -work work ${RISCV_PATH}/rtl/register_file_test_wrap.sv
Running PRESTO HDLC
Compiling source file ../../rtl/register_file_test_wrap.sv
Presto compilation completed successfully.
1
#analyze -format sverilog  -work work ${RISCV_PATH}/rtl/riscv_tracer.sv
analyze -format sverilog  -work work cluster_clock_gating_nangate.sv
Running PRESTO HDLC
Compiling source file ../techlib/cluster_clock_gating_nangate.sv
Presto compilation completed successfully.
1
analyze -format verilog -work work ${RISCV_PATH}/thelbist/lfsr.v
Running PRESTO HDLC
Compiling source file ../../thelbist/lfsr.v
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:31: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ../../thelbist/lfsr.v:57: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
1
analyze -format vhdl -work work ${RISCV_PATH}/thelbist/phase_shifter.vhd
Running PRESTO HDLC
Compiling Entity Declaration PHASE_SHIFTER
Compiling Architecture BEHAVIORAL of PHASE_SHIFTER
Warning:  ../../thelbist/phase_shifter.vhd:16: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
analyze -format vhdl -work work ${RISCV_PATH}/thelbist/misr.vhd
Running PRESTO HDLC
Compiling Entity Declaration MISR
Compiling Architecture BEHAVIOR of MISR
Warning:  ../../thelbist/misr.vhd:13: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
analyze -format vhdl -work work ${RISCV_PATH}/thelbist/MUX_2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX_MEM
Compiling Architecture BEHAVIORAL_MUX of MUX_MEM
Warning:  ../../thelbist/MUX_2.vhd:17: The architecture BEHAVIORAL_mux has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
analyze -format vhdl -work work ${RISCV_PATH}/thelbist/BIST_controller1_2.vhd
Running PRESTO HDLC
Compiling Entity Declaration CONTROLLER
Compiling Architecture BEH of CONTROLLER
Warning:  ../../thelbist/BIST_controller1_2.vhd:25: The architecture beh has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
analyze -format vhdl -work work ${RISCV_PATH}/thelbist/MUX.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX
Compiling Architecture BEHAVIORAL_1 of MUX
Warning:  ../../thelbist/MUX.vhd:17: The architecture BEHAVIORAL_1 has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
analyze -format vhdl -work work ${RISCV_PATH}/thelbist/top_lvl1_2.vhd
Running PRESTO HDLC
Compiling Entity Declaration TOP_MODULE
Compiling Architecture BEH of TOP_MODULE
Warning:  ../../thelbist/top_lvl1_2.vhd:50: The architecture beh has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
analyze -format verilog -work work ${RISCV_PATH}/syn/output/riscv_core_scan.v 
Running PRESTO HDLC
Compiling source file ../../syn/output/riscv_core_scan.v
Presto compilation completed successfully.
1
#PARAMETERS
#set  N_EXT_PERF_COUNTERS   0
#set  INSTR_RDATA_WIDTH    128
#set  PULP_SECURE           1
#set  N_PMP_ENTRIES        16
#set  USE_PMP               1
#set  PULP_CLUSTER          1
#set  FPU                   0
#set  Zfinx                 0
#set  FP_DIVSQRT            0
#set  SHARED_FP             0
#set  SHARED_DSP_MULT       0
#set  SHARED_INT_MULT       0
#set  SHARED_INT_DIV        0
#set  SHARED_FP_DIVSQRT     0
#set  WAPUTYPE              0
#set  APU_NARGS_CPU         3
#set  APU_WOP_CPU           6
#set  APU_NDSFLAGS_CPU     15
#set  APU_NUSFLAGS_CPU      5
#set  DM_HaltAddress       32'h1A110800
set N_PI 256
256
set N_SI 286
286
set N_PO 232
232
set N_SO 28
28
#set  N_HWLP                 2
#set  N_HWLP_BITS            1
#set  APU                    0
set TOPLEVEL     top_module
top_module
set PARAMETERS "N_PI=${N_PI},N_SI=${N_SI},N_PO=${N_PO},N_SO=${N_SO}"
N_PI=256,N_SI=286,N_PO=232,N_SO=28
elaborate $TOPLEVEL -work work -parameters $PARAMETERS
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[108] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[107] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[106] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[105] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[104] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[103] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[102] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[101] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[100] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[99] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[98] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[97] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[96] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[95] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[94] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[93] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[92] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[91] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[90] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[89] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[88] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[87] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[86] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[85] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[84] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[83] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[82] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[81] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[80] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[79] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[78] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[77] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[76] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[75] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[74] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[73] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[72] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[71] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[70] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[69] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[68] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[67] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[66] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[65] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[64] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[63] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[62] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[61] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[60] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[59] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[58] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[57] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[56] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[55] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[54] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[53] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[52] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[51] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[50] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[49] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[48] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[47] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[46] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[45] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[44] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[43] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[42] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[41] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[40] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[39] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[38] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[37] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[36] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[35] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[34] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[33] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[32] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[31] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[30] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[29] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[28] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[27] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[26] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[25] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[24] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[23] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[22] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[21] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[20] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[19] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[18] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[17] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[16] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[15] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[14] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[13] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[12] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[11] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[10] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[9] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[8] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[7] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[6] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[5] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[4] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[3] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[2] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[1] of cell mux_memory' connected to ground. (ELAB-294)
Warning:  ../../thelbist/top_lvl1_2.vhd:252: Floating pin 'testing[0] of cell mux_memory' connected to ground. (ELAB-294)
Presto compilation completed successfully. (top_module_N_PI256_N_SI286_N_PO232_N_SO28)
Elaborated 1 design.
Current design is now 'top_module_N_PI256_N_SI286_N_PO232_N_SO28'.
Information: Building the design 'controller' instantiated from design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28' with
	the parameters "N=28". (HDL-193)

Statistics for case statements in always block at line 68 in file
	'../../thelbist/BIST_controller1_2.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            70            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine controller_N28 line 42 in file
		'../../thelbist/BIST_controller1_2.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  present_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine controller_N28 line 68 in file
		'../../thelbist/BIST_controller1_2.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     golden_reg      | Latch |  28   |  Y  | N  | N  | N  | -  | -  | -  |
|     scan_en_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     go_nogo_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     mux_en_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  test_mode_tp_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   cnt_enable_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   cont_enable_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
| pattern_counter_reg | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (controller_N28)
Information: Building the design 'lfsr' instantiated from design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28' with
	the parameters "N=286,SEED=529321598". (HDL-193)
Presto compilation completed successfully. (lfsr_N286_SEED529321598)
Information: Building the design 'phase_shifter' instantiated from design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28' with
	the parameters "N=286". (HDL-193)

Inferred memory devices in process
	in routine phase_shifter_N286 line 21 in file
		'../../thelbist/phase_shifter.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ps_reg_reg      | Flip-flop |  286  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (phase_shifter_N286)
Information: Building the design 'misr' instantiated from design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28' with
	the parameters "NBIT=28". (HDL-193)

Inferred memory devices in process
	in routine misr_NBIT28 line 17 in file
		'../../thelbist/misr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    misr_reg_reg     | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (misr_NBIT28)
Information: Building the design 'MUX' instantiated from design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28' with
	the parameters "N=256". (HDL-193)
Warning:  ../../thelbist/MUX.vhd:23: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 21 in file
	'../../thelbist/MUX.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully. (MUX_N256)
Information: Building the design 'MUX_mem'. (HDL-193)
Warning:  ../../thelbist/MUX_2.vhd:23: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 21 in file
	'../../thelbist/MUX_2.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully. (MUX_mem)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800)
Information: Building the design 'cluster_clock_gating'. (HDL-193)
Presto compilation completed successfully. (cluster_clock_gating)
Information: Building the design 'riscv_if_stage_2_128_0_1a110800_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_if_stage_2_128_0_1a110800_test_1)
Information: Building the design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
Information: Building the design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
Information: Building the design 'riscv_load_store_unit_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_load_store_unit_test_1)
Information: Building the design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1)
Information: Building the design 'riscv_pmp_N_PMP_ENTRIES16_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_pmp_N_PMP_ENTRIES16_test_1)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0)
Information: Building the design 'riscv_prefetch_L0_buffer_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_prefetch_L0_buffer_test_1)
Information: Building the design 'riscv_hwloop_controller_N_REGS2_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_hwloop_controller_N_REGS2_test_1)
Information: Building the design 'riscv_compressed_decoder_FPU0'. (HDL-193)
Presto compilation completed successfully. (riscv_compressed_decoder_FPU0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0)
Information: Building the design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1'. (HDL-193)
Presto compilation completed successfully. (register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1)
Information: Building the design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1)
Information: Building the design 'riscv_controller_FPU0_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_controller_FPU0_test_1)
Information: Building the design 'riscv_int_controller_PULP_SECURE1_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_int_controller_PULP_SECURE1_test_1)
Information: Building the design 'riscv_hwloop_regs_N_REGS2_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_hwloop_regs_N_REGS2_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1)
Information: Building the design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_alu_SHARED_INT_DIV0_FPU0_test_1)
Information: Building the design 'riscv_mult_SHARED_DSP_MULT0_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_mult_SHARED_DSP_MULT0_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0)
Information: Building the design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_L0_buffer_RDATA_IN_WIDTH128_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2)
Information: Building the design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4)
Information: Building the design 'alu_popcnt'. (HDL-193)
Presto compilation completed successfully. (alu_popcnt)
Information: Building the design 'alu_ff'. (HDL-193)
Presto compilation completed successfully. (alu_ff)
Information: Building the design 'riscv_alu_div_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_alu_div_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2)
1
link

  Linking design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary (library) /home/s288966/riscv_testing_2021/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db
  dw_foundation.sldb (library) /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/dw_foundation.sldb

1
uniquify
1
check_design 
 
****************************************
check_design summary:
Version:     R-2020.09-SP2
Date:        Sun Jan 16 10:34:54 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1541
    Unconnected ports (LINT-28)                                   901
    Feedthrough (LINT-29)                                          86
    Shorted outputs (LINT-31)                                     422
    Constant outputs (LINT-52)                                    132

Cells                                                             520
    Cells do not drive (LINT-1)                                    10
    Connected to power or ground (LINT-32)                        498
    Nets connected to multiple pins on same cell (LINT-33)         12

Nets                                                              443
    Unloaded nets (LINT-2)                                        443
--------------------------------------------------------------------------------

Warning: In design 'controller_N28', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'controller_N28', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'controller_N28', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'controller_N28', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'controller_N28', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'controller_N28', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', cell 'U89' does not drive any nets. (LINT-1)
Warning: In design 'riscv_controller_FPU0_test_1', cell 'U320' does not drive any nets. (LINT-1)
Warning: In design 'riscv_int_controller_PULP_SECURE1_test_1', cell 'U26' does not drive any nets. (LINT-1)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', cell 'U296' does not drive any nets. (LINT-1)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_173' driven by pin 'UUT/id_stage_i/data_reg_offset_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_172' driven by pin 'UUT/id_stage_i/data_reg_offset_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_171' driven by pin 'UUT/id_stage_i/data_sign_ext_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_8' driven by pin 'UUT/id_stage_i/regfile_alu_waddr_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_7' driven by pin 'UUT/id_stage_i/regfile_waddr_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_6' driven by pin 'UUT/id_stage_i/exc_pc_mux_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_288' driven by pin 'UUT/cs_registers_i/frm_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_287' driven by pin 'UUT/cs_registers_i/frm_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_286' driven by pin 'UUT/cs_registers_i/frm_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_293' driven by pin 'UUT/cs_registers_i/fprec_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_292' driven by pin 'UUT/cs_registers_i/fprec_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_291' driven by pin 'UUT/cs_registers_i/fprec_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_290' driven by pin 'UUT/cs_registers_i/fprec_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_289' driven by pin 'UUT/cs_registers_i/fprec_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_294' driven by pin 'UUT/cs_registers_i/mepc_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_295' driven by pin 'UUT/cs_registers_i/uepc_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_296' driven by pin 'UUT/cs_registers_i/depc_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_344' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_343' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[6]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_342' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[7]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_341' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[13]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_340' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[14]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_339' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[15]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_338' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[21]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_337' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[22]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_336' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[23]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_335' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[29]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_334' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[30]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_333' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[31]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_332' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[37]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_331' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[38]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_330' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[39]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_329' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[45]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_328' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[46]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_327' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[47]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_326' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[53]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_325' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[54]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_324' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[55]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_323' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[61]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_322' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[62]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_321' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[63]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_320' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[69]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_319' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[70]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_318' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[71]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_317' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[77]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_316' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[78]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_315' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[79]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_314' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[85]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_313' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[86]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_312' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[87]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_311' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[93]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_310' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[94]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_309' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[95]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_308' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[101]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_307' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[102]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_306' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[103]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_305' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[109]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_304' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[110]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_303' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[111]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_302' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[117]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_301' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[118]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_300' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[119]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_299' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[125]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_298' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[126]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_297' driven by pin 'UUT/cs_registers_i/pmp_cfg_o[127]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_180' driven by pin 'UUT/ex_stage_i/fpu_fflags_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_179' driven by pin 'UUT/ex_stage_i/fpu_fflags_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_178' driven by pin 'UUT/ex_stage_i/fpu_fflags_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_177' driven by pin 'UUT/ex_stage_i/fpu_fflags_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_176' driven by pin 'UUT/ex_stage_i/fpu_fflags_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_276' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_275' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_274' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_273' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_272' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_271' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_270' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[6]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_269' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[7]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_268' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[8]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_267' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[9]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_266' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[10]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_265' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[11]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_264' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[12]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_263' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[13]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_262' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[14]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_261' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[15]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_260' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[16]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_259' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[17]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_258' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[18]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_257' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[19]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_256' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[20]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_255' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[21]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_254' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[22]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_253' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[23]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_252' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[24]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_251' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[25]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_250' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[26]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_249' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[27]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_248' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[28]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_247' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[29]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_246' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[30]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_245' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[31]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_244' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[32]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_243' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[33]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_242' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[34]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_241' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[35]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_240' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[36]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_239' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[37]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_238' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[38]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_237' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[39]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_236' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[40]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_235' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[41]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_234' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[42]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_233' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[43]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_232' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[44]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_231' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[45]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_230' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[46]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_229' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[47]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_228' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[48]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_227' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[49]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_226' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[50]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_225' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[51]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_224' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[52]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_223' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[53]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_222' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[54]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_221' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[55]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_220' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[56]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_219' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[57]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_218' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[58]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_217' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[59]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_216' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[60]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_215' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[61]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_214' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[62]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_213' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[63]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_212' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[64]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_211' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[65]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_210' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[66]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_209' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[67]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_208' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[68]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_207' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[69]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_206' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[70]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_205' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[71]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_204' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[72]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_203' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[73]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_202' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[74]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_201' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[75]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_200' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[76]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_199' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[77]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_198' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[78]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_197' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[79]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_196' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[80]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_195' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[81]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_194' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[82]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_193' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[83]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_192' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[84]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_191' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[85]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_190' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[86]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_189' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[87]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_188' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[88]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_187' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[89]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_186' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[90]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_185' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[91]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_184' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[92]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_183' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[93]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_182' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[94]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_181' driven by pin 'UUT/ex_stage_i/apu_master_operands_o[95]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_282' driven by pin 'UUT/ex_stage_i/apu_master_op_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_281' driven by pin 'UUT/ex_stage_i/apu_master_op_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_280' driven by pin 'UUT/ex_stage_i/apu_master_op_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_279' driven by pin 'UUT/ex_stage_i/apu_master_op_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_278' driven by pin 'UUT/ex_stage_i/apu_master_op_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_277' driven by pin 'UUT/ex_stage_i/apu_master_op_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_283' driven by pin 'UUT/ex_stage_i/regfile_waddr_wb_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_284' driven by pin 'UUT/ex_stage_i/regfile_alu_waddr_fw_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_285' driven by pin 'UUT/ex_stage_i/jump_target_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_5' driven by pin 'UUT/id_stage_i/jump_target_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_10' driven by pin 'UUT/id_stage_i/apu_type_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_9' driven by pin 'UUT/id_stage_i/apu_type_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_16' driven by pin 'UUT/id_stage_i/apu_op_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_15' driven by pin 'UUT/id_stage_i/apu_op_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_14' driven by pin 'UUT/id_stage_i/apu_op_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_13' driven by pin 'UUT/id_stage_i/apu_op_ex_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_12' driven by pin 'UUT/id_stage_i/apu_op_ex_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_11' driven by pin 'UUT/id_stage_i/apu_op_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_18' driven by pin 'UUT/id_stage_i/apu_lat_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_17' driven by pin 'UUT/id_stage_i/apu_lat_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_114' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_113' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_112' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_111' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_110' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_109' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_108' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[6]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_107' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[7]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_106' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[8]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_105' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[9]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_104' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[10]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_103' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[11]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_102' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[12]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_101' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[13]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_100' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[14]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_99' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[15]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_98' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[16]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_97' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[17]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_96' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[18]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_95' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[19]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_94' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[20]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_93' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[21]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_92' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[22]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_91' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[23]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_90' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[24]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_89' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[25]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_88' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[26]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_87' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[27]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_86' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[28]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_85' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[29]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_84' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[30]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_83' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[31]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_82' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[32]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_81' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[33]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_80' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[34]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_79' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[35]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_78' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[36]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_77' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[37]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_76' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[38]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_75' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[39]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_74' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[40]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_73' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[41]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_72' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[42]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_71' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[43]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_70' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[44]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_69' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[45]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_68' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[46]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_67' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[47]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_66' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[48]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_65' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[49]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_64' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[50]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_63' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[51]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_62' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[52]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_61' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[53]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_60' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[54]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_59' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[55]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_58' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[56]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_57' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[57]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_56' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[58]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_55' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[59]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_54' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[60]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_53' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[61]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_52' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[62]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_51' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[63]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_50' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[64]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_49' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[65]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_48' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[66]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_47' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[67]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_46' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[68]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_45' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[69]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_44' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[70]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_43' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[71]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_42' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[72]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_41' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[73]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_40' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[74]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_39' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[75]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_38' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[76]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_37' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[77]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_36' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[78]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_35' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[79]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_34' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[80]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_33' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[81]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_32' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[82]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_31' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[83]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_30' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[84]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_29' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[85]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_28' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[86]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_27' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[87]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_26' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[88]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_25' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[89]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_24' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[90]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_23' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[91]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_22' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[92]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_21' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[93]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_20' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[94]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_19' driven by pin 'UUT/id_stage_i/apu_operands_ex_o[95]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_129' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_128' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_127' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_126' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_125' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_124' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_123' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[6]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_122' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[7]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_121' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[8]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_120' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[9]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_119' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[10]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_118' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[11]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_117' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[12]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_116' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[13]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_115' driven by pin 'UUT/id_stage_i/apu_flags_ex_o[14]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_135' driven by pin 'UUT/id_stage_i/apu_waddr_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_134' driven by pin 'UUT/id_stage_i/apu_waddr_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_133' driven by pin 'UUT/id_stage_i/apu_waddr_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_132' driven by pin 'UUT/id_stage_i/apu_waddr_ex_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_131' driven by pin 'UUT/id_stage_i/apu_waddr_ex_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_130' driven by pin 'UUT/id_stage_i/apu_waddr_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_153' driven by pin 'UUT/id_stage_i/apu_read_regs_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_152' driven by pin 'UUT/id_stage_i/apu_read_regs_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_151' driven by pin 'UUT/id_stage_i/apu_read_regs_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_150' driven by pin 'UUT/id_stage_i/apu_read_regs_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_149' driven by pin 'UUT/id_stage_i/apu_read_regs_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_148' driven by pin 'UUT/id_stage_i/apu_read_regs_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_147' driven by pin 'UUT/id_stage_i/apu_read_regs_o[6]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_146' driven by pin 'UUT/id_stage_i/apu_read_regs_o[7]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_145' driven by pin 'UUT/id_stage_i/apu_read_regs_o[8]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_144' driven by pin 'UUT/id_stage_i/apu_read_regs_o[9]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_143' driven by pin 'UUT/id_stage_i/apu_read_regs_o[10]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_142' driven by pin 'UUT/id_stage_i/apu_read_regs_o[11]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_141' driven by pin 'UUT/id_stage_i/apu_read_regs_o[12]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_140' driven by pin 'UUT/id_stage_i/apu_read_regs_o[13]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_139' driven by pin 'UUT/id_stage_i/apu_read_regs_o[14]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_138' driven by pin 'UUT/id_stage_i/apu_read_regs_o[15]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_137' driven by pin 'UUT/id_stage_i/apu_read_regs_o[16]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_136' driven by pin 'UUT/id_stage_i/apu_read_regs_o[17]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_156' driven by pin 'UUT/id_stage_i/apu_read_regs_valid_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_155' driven by pin 'UUT/id_stage_i/apu_read_regs_valid_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_154' driven by pin 'UUT/id_stage_i/apu_read_regs_valid_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_168' driven by pin 'UUT/id_stage_i/apu_write_regs_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_167' driven by pin 'UUT/id_stage_i/apu_write_regs_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_166' driven by pin 'UUT/id_stage_i/apu_write_regs_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_165' driven by pin 'UUT/id_stage_i/apu_write_regs_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_164' driven by pin 'UUT/id_stage_i/apu_write_regs_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_163' driven by pin 'UUT/id_stage_i/apu_write_regs_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_162' driven by pin 'UUT/id_stage_i/apu_write_regs_o[6]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_161' driven by pin 'UUT/id_stage_i/apu_write_regs_o[7]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_160' driven by pin 'UUT/id_stage_i/apu_write_regs_o[8]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_159' driven by pin 'UUT/id_stage_i/apu_write_regs_o[9]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_158' driven by pin 'UUT/id_stage_i/apu_write_regs_o[10]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_157' driven by pin 'UUT/id_stage_i/apu_write_regs_o[11]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_170' driven by pin 'UUT/id_stage_i/apu_write_regs_valid_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_169' driven by pin 'UUT/id_stage_i/apu_write_regs_valid_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_174' driven by pin 'UUT/id_stage_i/exc_cause_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_175' driven by pin 'UUT/id_stage_i/debug_cause_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_4' driven by pin 'UUT/if_stage_i/instr_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_3' driven by pin 'UUT/if_stage_i/instr_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_2' driven by pin 'UUT/if_stage_i/instr_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/SYNOPSYS_UNCONNECTED_1' driven by pin 'UUT/if_stage_i/instr_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/SYNOPSYS_UNCONNECTED_5' driven by pin 'UUT/if_stage_i/compressed_decoder_i/instr_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/SYNOPSYS_UNCONNECTED_4' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/instr_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/SYNOPSYS_UNCONNECTED_3' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/instr_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/SYNOPSYS_UNCONNECTED_2' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/instr_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/SYNOPSYS_UNCONNECTED_1' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/instr_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_59' driven by pin 'UUT/id_stage_i/controller_i/exc_pc_mux_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_60' driven by pin 'UUT/id_stage_i/controller_i/exc_cause_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_61' driven by pin 'UUT/id_stage_i/controller_i/debug_cause_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_35' driven by pin 'UUT/id_stage_i/decoder_i/fpu_dst_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_34' driven by pin 'UUT/id_stage_i/decoder_i/fpu_dst_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_33' driven by pin 'UUT/id_stage_i/decoder_i/fpu_dst_fmt_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_38' driven by pin 'UUT/id_stage_i/decoder_i/fpu_src_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_37' driven by pin 'UUT/id_stage_i/decoder_i/fpu_src_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_36' driven by pin 'UUT/id_stage_i/decoder_i/fpu_src_fmt_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_40' driven by pin 'UUT/id_stage_i/decoder_i/fpu_int_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_39' driven by pin 'UUT/id_stage_i/decoder_i/fpu_int_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_42' driven by pin 'UUT/id_stage_i/decoder_i/apu_type_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_41' driven by pin 'UUT/id_stage_i/decoder_i/apu_type_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_48' driven by pin 'UUT/id_stage_i/decoder_i/apu_op_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_47' driven by pin 'UUT/id_stage_i/decoder_i/apu_op_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_46' driven by pin 'UUT/id_stage_i/decoder_i/apu_op_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_45' driven by pin 'UUT/id_stage_i/decoder_i/apu_op_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_44' driven by pin 'UUT/id_stage_i/decoder_i/apu_op_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_43' driven by pin 'UUT/id_stage_i/decoder_i/apu_op_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_50' driven by pin 'UUT/id_stage_i/decoder_i/apu_lat_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_49' driven by pin 'UUT/id_stage_i/decoder_i/apu_lat_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_52' driven by pin 'UUT/id_stage_i/decoder_i/apu_flags_src_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_51' driven by pin 'UUT/id_stage_i/decoder_i/apu_flags_src_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_55' driven by pin 'UUT/id_stage_i/decoder_i/fp_rnd_mode_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_54' driven by pin 'UUT/id_stage_i/decoder_i/fp_rnd_mode_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_53' driven by pin 'UUT/id_stage_i/decoder_i/fp_rnd_mode_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_56' driven by pin 'UUT/id_stage_i/decoder_i/data_sign_extension_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_58' driven by pin 'UUT/id_stage_i/decoder_i/data_reg_offset_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_57' driven by pin 'UUT/id_stage_i/decoder_i/data_reg_offset_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_32' driven by pin 'UUT/id_stage_i/registers_i/Q_T[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_31' driven by pin 'UUT/id_stage_i/registers_i/Q_T[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_30' driven by pin 'UUT/id_stage_i/registers_i/Q_T[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_29' driven by pin 'UUT/id_stage_i/registers_i/Q_T[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_28' driven by pin 'UUT/id_stage_i/registers_i/Q_T[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_27' driven by pin 'UUT/id_stage_i/registers_i/Q_T[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_26' driven by pin 'UUT/id_stage_i/registers_i/Q_T[6]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_25' driven by pin 'UUT/id_stage_i/registers_i/Q_T[7]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_24' driven by pin 'UUT/id_stage_i/registers_i/Q_T[8]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_23' driven by pin 'UUT/id_stage_i/registers_i/Q_T[9]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_22' driven by pin 'UUT/id_stage_i/registers_i/Q_T[10]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_21' driven by pin 'UUT/id_stage_i/registers_i/Q_T[11]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_20' driven by pin 'UUT/id_stage_i/registers_i/Q_T[12]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_19' driven by pin 'UUT/id_stage_i/registers_i/Q_T[13]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_18' driven by pin 'UUT/id_stage_i/registers_i/Q_T[14]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_17' driven by pin 'UUT/id_stage_i/registers_i/Q_T[15]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_16' driven by pin 'UUT/id_stage_i/registers_i/Q_T[16]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_15' driven by pin 'UUT/id_stage_i/registers_i/Q_T[17]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_14' driven by pin 'UUT/id_stage_i/registers_i/Q_T[18]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_13' driven by pin 'UUT/id_stage_i/registers_i/Q_T[19]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_12' driven by pin 'UUT/id_stage_i/registers_i/Q_T[20]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_11' driven by pin 'UUT/id_stage_i/registers_i/Q_T[21]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_10' driven by pin 'UUT/id_stage_i/registers_i/Q_T[22]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_9' driven by pin 'UUT/id_stage_i/registers_i/Q_T[23]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_8' driven by pin 'UUT/id_stage_i/registers_i/Q_T[24]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_7' driven by pin 'UUT/id_stage_i/registers_i/Q_T[25]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_6' driven by pin 'UUT/id_stage_i/registers_i/Q_T[26]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_5' driven by pin 'UUT/id_stage_i/registers_i/Q_T[27]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_4' driven by pin 'UUT/id_stage_i/registers_i/Q_T[28]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_3' driven by pin 'UUT/id_stage_i/registers_i/Q_T[29]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_2' driven by pin 'UUT/id_stage_i/registers_i/Q_T[30]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/id_stage_i/SYNOPSYS_UNCONNECTED_1' driven by pin 'UUT/id_stage_i/registers_i/Q_T[31]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_29' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_28' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[4]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_27' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[5]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_26' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[6]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_25' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[7]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_24' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[8]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_23' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[9]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_22' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[10]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_21' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[11]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_20' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[12]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_19' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[13]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_18' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[14]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_17' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[15]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_16' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[16]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_15' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[17]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_14' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[18]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_13' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[19]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_12' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[20]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_11' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[21]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_10' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[22]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_9' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[23]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_8' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[24]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_7' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[25]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_6' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[26]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_5' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[27]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_4' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[28]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_3' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[29]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_2' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[30]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_1' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[31]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_33' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/instr_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_32' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/instr_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_31' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/instr_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', net 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_30' driven by pin 'UUT/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/instr_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'lfsr_N286_SEED529321598', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'lfsr_N286_SEED529321598', port 'reset_lfsr' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'fregfile_disable_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_gnt_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'ext_perf_counters_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'ext_perf_counters_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_err_pmp_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'is_fetch_failed_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'mepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'uepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'depc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'exc_pc_mux_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'jump_target_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'jump_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fregfile_disable_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'jump_target_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'is_fetch_failed_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_type_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_type_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_lat_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_lat_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[92]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[91]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[90]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[89]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[88]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[84]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[83]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[82]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[81]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[80]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[76]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[75]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[74]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[73]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[72]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[68]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[67]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[66]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[65]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[64]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_valid_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_valid_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_perf_dep_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_busy_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'frm_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'frm_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'frm_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'exc_cause_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'debug_mode_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'debug_cause_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_waddr_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_alu_waddr_fw_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_we_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_lat_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_lat_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_dep_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_dep_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_perf_type_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_perf_cont_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_perf_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_busy_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_ready_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_req_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_ready_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_gnt_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[92]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[91]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[90]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[89]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[88]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[84]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[83]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[82]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[81]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[80]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[76]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[75]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[74]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[73]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[72]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[68]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[67]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[66]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[65]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[64]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_alu_waddr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_waddr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_waddr_wb_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_alu_waddr_fw_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'jump_target_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_load_store_unit_test_1', port 'data_reg_offset_ex_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_load_store_unit_test_1', port 'data_reg_offset_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_load_store_unit_test_1', port 'data_sign_ext_ex_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'frm_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'frm_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'frm_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_we_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'mepc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'uepc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'debug_mode_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'debug_cause_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'depc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[127]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[126]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[125]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[119]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[118]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[117]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[111]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[110]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[109]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[103]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[102]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[101]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'apu_typeconflict_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'apu_contention_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'apu_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'apu_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'ext_counters_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'ext_counters_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_err_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_o_3_' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_o_2_' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_o_1_' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_o_0_' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'req_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'instr_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'instr_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_compressed_decoder_FPU0', port 'instr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'raddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'raddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'raddr_c_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'waddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'waddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'BIST' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'CSN_T' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'WEN_T' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[4]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[3]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[2]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[1]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[0]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[31]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[30]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[29]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[28]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[27]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[26]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[25]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[24]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[23]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[22]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[21]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[20]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[19]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[18]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[17]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[16]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[15]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[14]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[13]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[12]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[11]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[10]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[9]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[8]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[7]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[6]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[4]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[3]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[2]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[1]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[0]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[31]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[30]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[29]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[28]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[27]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[26]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[25]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[24]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[23]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[22]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[21]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[20]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[19]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[18]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[17]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[16]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[15]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[14]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[13]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[12]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[11]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[10]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[9]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[8]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[7]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[6]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[4]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[3]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[2]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[1]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'instr_multicycle_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'uret_dec_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'reg_fp_a_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'reg_fp_b_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'reg_fp_c_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'reg_fp_d_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'scalar_replication_c_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'frm_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'frm_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'frm_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_dst_fmt_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_dst_fmt_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_dst_fmt_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_src_fmt_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_src_fmt_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_src_fmt_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_int_fmt_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_int_fmt_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_en_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_type_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_type_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_lat_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_lat_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_flags_src_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_flags_src_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fp_rnd_mode_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fp_rnd_mode_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fp_rnd_mode_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'data_sign_extension_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'data_reg_offset_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'data_reg_offset_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'is_fetch_failed_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'uret_dec_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'instr_multicycle_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'exc_pc_mux_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'apu_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'apu_read_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'apu_write_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'apu_stall_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'exc_cause_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'debug_mode_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'debug_cause_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'regfile_alu_waddr_id_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'regfile_waddr_ex_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'prefetch_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'branch_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'hwlp_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'valid_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'instr_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'instr_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'raddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'raddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'raddr_c_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'waddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'waddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[31]' is connected directly to output port 'jump_target_o[31]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[30]' is connected directly to output port 'jump_target_o[30]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[29]' is connected directly to output port 'jump_target_o[29]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[28]' is connected directly to output port 'jump_target_o[28]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[27]' is connected directly to output port 'jump_target_o[27]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[26]' is connected directly to output port 'jump_target_o[26]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[25]' is connected directly to output port 'jump_target_o[25]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[24]' is connected directly to output port 'jump_target_o[24]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[23]' is connected directly to output port 'jump_target_o[23]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[22]' is connected directly to output port 'jump_target_o[22]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[21]' is connected directly to output port 'jump_target_o[21]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[20]' is connected directly to output port 'jump_target_o[20]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[19]' is connected directly to output port 'jump_target_o[19]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[18]' is connected directly to output port 'jump_target_o[18]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[17]' is connected directly to output port 'jump_target_o[17]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[16]' is connected directly to output port 'jump_target_o[16]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[15]' is connected directly to output port 'jump_target_o[15]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[14]' is connected directly to output port 'jump_target_o[14]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[13]' is connected directly to output port 'jump_target_o[13]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[12]' is connected directly to output port 'jump_target_o[12]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[11]' is connected directly to output port 'jump_target_o[11]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[10]' is connected directly to output port 'jump_target_o[10]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[9]' is connected directly to output port 'jump_target_o[9]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[8]' is connected directly to output port 'jump_target_o[8]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[7]' is connected directly to output port 'jump_target_o[7]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[6]' is connected directly to output port 'jump_target_o[6]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[5]' is connected directly to output port 'jump_target_o[5]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[4]' is connected directly to output port 'jump_target_o[4]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[3]' is connected directly to output port 'jump_target_o[3]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[2]' is connected directly to output port 'jump_target_o[2]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[1]' is connected directly to output port 'jump_target_o[1]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[31]' is connected directly to output port 'regfile_wdata_wb_o[31]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[30]' is connected directly to output port 'regfile_wdata_wb_o[30]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[29]' is connected directly to output port 'regfile_wdata_wb_o[29]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[28]' is connected directly to output port 'regfile_wdata_wb_o[28]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[27]' is connected directly to output port 'regfile_wdata_wb_o[27]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[26]' is connected directly to output port 'regfile_wdata_wb_o[26]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[25]' is connected directly to output port 'regfile_wdata_wb_o[25]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[24]' is connected directly to output port 'regfile_wdata_wb_o[24]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[23]' is connected directly to output port 'regfile_wdata_wb_o[23]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[22]' is connected directly to output port 'regfile_wdata_wb_o[22]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[21]' is connected directly to output port 'regfile_wdata_wb_o[21]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[20]' is connected directly to output port 'regfile_wdata_wb_o[20]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[19]' is connected directly to output port 'regfile_wdata_wb_o[19]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[18]' is connected directly to output port 'regfile_wdata_wb_o[18]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[17]' is connected directly to output port 'regfile_wdata_wb_o[17]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[16]' is connected directly to output port 'regfile_wdata_wb_o[16]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[15]' is connected directly to output port 'regfile_wdata_wb_o[15]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[14]' is connected directly to output port 'regfile_wdata_wb_o[14]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[13]' is connected directly to output port 'regfile_wdata_wb_o[13]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[12]' is connected directly to output port 'regfile_wdata_wb_o[12]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[11]' is connected directly to output port 'regfile_wdata_wb_o[11]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[10]' is connected directly to output port 'regfile_wdata_wb_o[10]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[9]' is connected directly to output port 'regfile_wdata_wb_o[9]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[8]' is connected directly to output port 'regfile_wdata_wb_o[8]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[7]' is connected directly to output port 'regfile_wdata_wb_o[7]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[6]' is connected directly to output port 'regfile_wdata_wb_o[6]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[5]' is connected directly to output port 'regfile_wdata_wb_o[5]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[4]' is connected directly to output port 'regfile_wdata_wb_o[4]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[3]' is connected directly to output port 'regfile_wdata_wb_o[3]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[2]' is connected directly to output port 'regfile_wdata_wb_o[2]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[1]' is connected directly to output port 'regfile_wdata_wb_o[1]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[0]' is connected directly to output port 'regfile_wdata_wb_o[0]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[4]' is connected directly to output port 'regfile_alu_waddr_fw_o[4]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[3]' is connected directly to output port 'regfile_alu_waddr_fw_o[3]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[2]' is connected directly to output port 'regfile_alu_waddr_fw_o[2]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[1]' is connected directly to output port 'regfile_alu_waddr_fw_o[1]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[0]' is connected directly to output port 'regfile_alu_waddr_fw_o[0]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_we_i' is connected directly to output port 'regfile_alu_we_fw_o'. (LINT-29)
Warning: In design 'riscv_load_store_unit_test_1', input port 'data_we_ex_i' is connected directly to output port 'data_we_o'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[28]' is connected directly to output port 'data_addr_o_28_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[27]' is connected directly to output port 'data_addr_o_27_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[24]' is connected directly to output port 'data_addr_o_24_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[22]' is connected directly to output port 'data_addr_o_22_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[21]' is connected directly to output port 'data_addr_o_21_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[19]' is connected directly to output port 'data_addr_o_19_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[8]' is connected directly to output port 'data_addr_o_8_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[1]' is connected directly to output port 'data_addr_o_1_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[0]' is connected directly to output port 'data_addr_o_0_'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'data_misaligned_i' is connected directly to output port 'misaligned_stall_o'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[4]' is connected directly to output port 'irq_id_o[4]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[3]' is connected directly to output port 'irq_id_o[3]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[2]' is connected directly to output port 'irq_id_o[2]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[1]' is connected directly to output port 'irq_id_o[1]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[0]' is connected directly to output port 'irq_id_o[0]'. (LINT-29)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', input port 'instr_gnt_i' is connected directly to output port 'fetch_gnt_o'. (LINT-29)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[0]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[1]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[2]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[3]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[4]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[5]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[6]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[7]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[8]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[9]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[10]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[11]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[12]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[13]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[14]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[15]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[16]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[17]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[18]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[19]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[20]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[21]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[22]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[23]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[24]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[25]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[26]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[27]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[28]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[29]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[30]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[31]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[32]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[33]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[34]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[35]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[36]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[37]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[38]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[39]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[40]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[41]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[42]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[43]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[44]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[45]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[46]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[47]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[48]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[49]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[50]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[51]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[52]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[53]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[54]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[55]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[56]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[57]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[58]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[59]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[60]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[61]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[62]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[63]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[64]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[65]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[66]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[67]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[68]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[69]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[70]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[71]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[72]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[73]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[74]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[75]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[76]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[77]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[78]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[79]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[80]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[81]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[82]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[83]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[84]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[85]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[86]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[87]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[88]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[89]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[90]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[91]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[92]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[93]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[94]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[95]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[96]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[97]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[98]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[99]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[100]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[101]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[102]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[103]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[104]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[105]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[106]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[107]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[108]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[109]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[110]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[111]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[112]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[113]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[114]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[115]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[116]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[117]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[118]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[119]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[120]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[121]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[122]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[123]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[124]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[125]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[126]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[127]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[128]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[129]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[130]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[131]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[132]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[133]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[134]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[135]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[136]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[137]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[138]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[139]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[140]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[141]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[142]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[143]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[144]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[145]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[146]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[147]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[148]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[149]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[150]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[151]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[152]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[153]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[154]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[155]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[156]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[157]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[158]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[159]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[160]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[161]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[162]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[163]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[164]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[165]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[166]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[167]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[168]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[169]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[170]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[171]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[172]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[173]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[174]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[175]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[176]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[177]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[178]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[179]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[180]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[181]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[182]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[183]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[184]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[185]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[186]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[187]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[188]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[189]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[190]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[191]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[192]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[193]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[194]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[195]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[196]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[197]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[198]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[199]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[200]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[201]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[202]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[203]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[204]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[205]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[206]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[207]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[208]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[209]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[210]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[211]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[212]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[213]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[214]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[215]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[216]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[217]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[218]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[219]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[220]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[221]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[222]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[223]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[224]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[225]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[226]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[227]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[228]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[229]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[230]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[231]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[232]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[233]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[234]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[235]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[236]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[237]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[238]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[239]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[240]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[241]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[242]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[243]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[244]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[245]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[246]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[247]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[248]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[249]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[250]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[251]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[252]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[253]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[254]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[255]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[256]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[257]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[258]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[259]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[260]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[261]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[262]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[263]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[264]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[265]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[266]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[267]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[268]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[269]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[270]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[271]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[272]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[273]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[274]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[275]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[276]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[277]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[278]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[279]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[280]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[281]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[282]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[283]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[284]'. (LINT-31)
Warning: In design 'lfsr_N286_SEED529321598', output port 'q[286]' is connected directly to output port 'q[285]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'instr_addr_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'instr_addr_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'instr_addr_o[0]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_req_o'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[95]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[94]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[93]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[92]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[91]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[90]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[89]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[88]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[87]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[86]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[85]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[84]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[83]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[82]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[81]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[80]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[79]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[78]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[77]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[76]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[75]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[74]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[73]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[72]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[71]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[70]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[69]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[68]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[67]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[66]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[65]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[64]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[63]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[62]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[61]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[60]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[59]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[58]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[57]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[56]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[55]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[54]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[53]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[52]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[51]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[50]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[49]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[48]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[47]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[46]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[45]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[44]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[43]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[42]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[41]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[40]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[39]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[38]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[37]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[36]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[35]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[34]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[33]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[32]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[31]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[30]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[29]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[28]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[27]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[26]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[25]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[24]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[23]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[22]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[21]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[20]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[19]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[18]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[17]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[16]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[15]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[14]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[13]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[12]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[11]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[10]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[9]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[8]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[7]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[6]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[5]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[4]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[3]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[0]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[5]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[4]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[3]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[0]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_type_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_type_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[14]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[13]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[12]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[11]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[10]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[9]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[8]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[7]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[6]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[5]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[4]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[3]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'regfile_waddr_ex_o[5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'regfile_alu_waddr_ex_o[5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'apu_en_ex_o'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'data_sign_ext_ex_o[1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'data_reg_offset_ex_o[1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'data_reg_offset_ex_o[0]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', output port 'sec_lvl_o' is connected directly to output port 'priv_lvl_o[0]'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'exc_cause_o[4]' is connected directly to output port 'csr_cause_o_4_'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'jr_stall_o' is connected directly to output port 'perf_jr_stall_o'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'load_stall_o' is connected directly to output port 'perf_ld_stall_o'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'irq_ack_o_BAR' is connected directly to output port 'exc_ack_o_BAR'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'irq_ack_o_BAR' is connected directly to output port 'csr_cause_o_5__BAR'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'data_err_ack_o_BAR' is connected directly to output port 'csr_save_ex_o_BAR'. (LINT-31)
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[108]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[107]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[106]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[105]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[104]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[103]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[102]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[101]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[100]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[99]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[98]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[97]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[96]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[95]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[94]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[93]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[92]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[91]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[90]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[89]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[88]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[87]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[86]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[85]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[84]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[83]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[82]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[81]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[80]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[79]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[78]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[77]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[76]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[75]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[74]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[73]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[72]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[71]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[70]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[69]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[68]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[67]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[66]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[65]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[64]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[63]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[62]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[61]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[60]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[59]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[58]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[57]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[56]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[55]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[54]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[53]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[52]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[51]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[50]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[49]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[48]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[47]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[46]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[45]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[44]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[43]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[42]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[41]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[40]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[39]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[38]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[37]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[36]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[35]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[34]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[33]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[32]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[31]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[30]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[29]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[28]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[27]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[26]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[25]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[24]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[23]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[22]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[21]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[20]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[19]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[18]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[17]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[16]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[15]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[14]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[13]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[12]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[11]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[10]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[9]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[8]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[7]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[6]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[5]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[4]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[3]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[2]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[1]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', a pin on submodule 'mux_memory' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'testing[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_err_pmp_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mepc_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'uepc_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'depc_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'exc_pc_mux_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'jump_target_id_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'jump_target_ex_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_en_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fregfile_disable_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_fetch_failed_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_dep_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_dep_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_busy_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_waddr_wb_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_alu_waddr_fw_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_en_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_lat_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_lat_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[95]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[94]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[93]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[92]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[91]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[90]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[89]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[88]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[87]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[86]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[85]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[84]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[83]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[82]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[81]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[80]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[79]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[78]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[77]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[76]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[75]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[74]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[73]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[72]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[71]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[70]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[69]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[68]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[67]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[66]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[65]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[64]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[63]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[62]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[61]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[60]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[59]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[58]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[57]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[56]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[55]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[54]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[53]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[52]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[51]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[50]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[49]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[48]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[47]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[46]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[45]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[44]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[43]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[42]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[41]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[40]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[39]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[38]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[37]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[36]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[35]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[34]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[33]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[32]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[31]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[30]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[29]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[28]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[27]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[26]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[25]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[24]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[23]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[22]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[21]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[20]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[19]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[18]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[17]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[16]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[17]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[16]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_valid_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_valid_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_valid_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_valid_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_valid_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_gnt_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_valid_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[31]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[30]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[29]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[28]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[27]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[26]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[25]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[24]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[23]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[22]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[21]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[20]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[19]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[18]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[17]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[16]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_alu_waddr_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_waddr_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_reg_offset_ex_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_reg_offset_ex_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_sign_ext_ex_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[30]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[29]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[28]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[27]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[26]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[25]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[24]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[23]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[22]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[21]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[20]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[19]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[18]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[17]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[16]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_we_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'debug_mode_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'debug_cause_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_typeconflict_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_contention_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_dep_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_wb_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ext_counters_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ext_counters_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[127]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[126]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[125]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[119]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[118]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[117]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[111]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[110]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[109]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[103]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[102]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[101]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[95]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[94]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[93]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[87]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[86]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[85]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[79]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[78]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[77]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[71]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[70]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[69]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[63]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[62]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[61]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[55]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[54]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[53]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[47]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[46]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[45]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[39]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[38]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[37]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[31]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[30]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[29]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[23]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[22]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[21]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_addr_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_addr_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_addr_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', a pin on submodule 'prefetch_128_prefetch_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'req_i' is connected to logic 1. 
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', a pin on submodule 'prefetch_128_prefetch_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_en_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_a_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_b_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_c_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'waddr_a_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'waddr_b_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BIST' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CSN_T' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'WEN_T' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[4]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[3]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[2]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[1]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[0]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[31]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[30]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[29]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[28]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[27]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[26]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[25]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[24]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[23]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[22]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[21]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[20]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[19]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[18]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[17]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[16]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[15]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[14]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[13]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[12]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[11]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[10]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[9]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[8]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[7]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[6]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[4]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[3]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[2]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[1]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[0]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[2]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[1]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[0]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_fetch_failed_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'uret_dec_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_multicycle_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_en_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_dep_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_dep_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_alu_waddr_id_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_waddr_ex_i[5]' is connected to logic 0. 
Warning: In design 'riscv_prefetch_L0_buffer_test_1', a pin on submodule 'L0_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'prefetch_addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_prefetch_L0_buffer_test_1', a pin on submodule 'L0_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_prefetch_L0_buffer_test_1', a pin on submodule 'L0_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_addr_i[0]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_en_i' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_a_i[5]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_b_i[5]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_c_i[5]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'waddr_a_i[5]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'waddr_b_i[5]' is connected to logic 0. 
Warning: In design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28', the same net is connected to more than one pin on submodule 'mux_memory'. (LINT-33)
   Net '*Logic0*' is connected to pins 'testing[108]', 'testing[107]'', 'testing[106]', 'testing[105]', 'testing[104]', 'testing[103]', 'testing[102]', 'testing[101]', 'testing[100]', 'testing[99]', 'testing[98]', 'testing[97]', 'testing[96]', 'testing[95]', 'testing[94]', 'testing[93]', 'testing[92]', 'testing[91]', 'testing[90]', 'testing[89]', 'testing[88]', 'testing[87]', 'testing[86]', 'testing[85]', 'testing[84]', 'testing[83]', 'testing[82]', 'testing[81]', 'testing[80]', 'testing[79]', 'testing[78]', 'testing[77]', 'testing[76]', 'testing[75]', 'testing[74]', 'testing[73]', 'testing[72]', 'testing[71]', 'testing[70]', 'testing[69]', 'testing[68]', 'testing[67]', 'testing[66]', 'testing[65]', 'testing[64]', 'testing[63]', 'testing[62]', 'testing[61]', 'testing[60]', 'testing[59]', 'testing[58]', 'testing[57]', 'testing[56]', 'testing[55]', 'testing[54]', 'testing[53]', 'testing[52]', 'testing[51]', 'testing[50]', 'testing[49]', 'testing[48]', 'testing[47]', 'testing[46]', 'testing[45]', 'testing[44]', 'testing[43]', 'testing[42]', 'testing[41]', 'testing[40]', 'testing[39]', 'testing[38]', 'testing[37]', 'testing[36]', 'testing[35]', 'testing[34]', 'testing[33]', 'testing[32]', 'testing[31]', 'testing[30]', 'testing[29]', 'testing[28]', 'testing[27]', 'testing[26]', 'testing[25]', 'testing[24]', 'testing[23]', 'testing[22]', 'testing[21]', 'testing[20]', 'testing[19]', 'testing[18]', 'testing[17]', 'testing[16]', 'testing[15]', 'testing[14]', 'testing[13]', 'testing[12]', 'testing[11]', 'testing[10]', 'testing[9]', 'testing[8]', 'testing[7]', 'testing[6]', 'testing[5]', 'testing[4]', 'testing[3]', 'testing[2]', 'testing[1]', 'testing[0]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'if_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'instr_err_pmp_i', 'mepc_i[0]'', 'uepc_i[0]', 'depc_i[0]', 'exc_pc_mux_i[2]', 'jump_target_id_i[0]', 'jump_target_ex_i[0]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'id_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'test_en_i', 'fregfile_disable_i'', 'is_fetch_failed_i', 'apu_read_dep_i', 'apu_write_dep_i', 'apu_busy_i', 'frm_i[2]', 'frm_i[1]', 'frm_i[0]', 'regfile_waddr_wb_i[5]', 'regfile_alu_waddr_fw_i[5]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'ex_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'fpu_prec_i[4]', 'fpu_prec_i[3]'', 'fpu_prec_i[2]', 'fpu_prec_i[1]', 'fpu_prec_i[0]', 'apu_en_i', 'apu_op_i[5]', 'apu_op_i[4]', 'apu_op_i[3]', 'apu_op_i[2]', 'apu_op_i[1]', 'apu_op_i[0]', 'apu_lat_i[1]', 'apu_lat_i[0]', 'apu_operands_i[95]', 'apu_operands_i[94]', 'apu_operands_i[93]', 'apu_operands_i[92]', 'apu_operands_i[91]', 'apu_operands_i[90]', 'apu_operands_i[89]', 'apu_operands_i[88]', 'apu_operands_i[87]', 'apu_operands_i[86]', 'apu_operands_i[85]', 'apu_operands_i[84]', 'apu_operands_i[83]', 'apu_operands_i[82]', 'apu_operands_i[81]', 'apu_operands_i[80]', 'apu_operands_i[79]', 'apu_operands_i[78]', 'apu_operands_i[77]', 'apu_operands_i[76]', 'apu_operands_i[75]', 'apu_operands_i[74]', 'apu_operands_i[73]', 'apu_operands_i[72]', 'apu_operands_i[71]', 'apu_operands_i[70]', 'apu_operands_i[69]', 'apu_operands_i[68]', 'apu_operands_i[67]', 'apu_operands_i[66]', 'apu_operands_i[65]', 'apu_operands_i[64]', 'apu_operands_i[63]', 'apu_operands_i[62]', 'apu_operands_i[61]', 'apu_operands_i[60]', 'apu_operands_i[59]', 'apu_operands_i[58]', 'apu_operands_i[57]', 'apu_operands_i[56]', 'apu_operands_i[55]', 'apu_operands_i[54]', 'apu_operands_i[53]', 'apu_operands_i[52]', 'apu_operands_i[51]', 'apu_operands_i[50]', 'apu_operands_i[49]', 'apu_operands_i[48]', 'apu_operands_i[47]', 'apu_operands_i[46]', 'apu_operands_i[45]', 'apu_operands_i[44]', 'apu_operands_i[43]', 'apu_operands_i[42]', 'apu_operands_i[41]', 'apu_operands_i[40]', 'apu_operands_i[39]', 'apu_operands_i[38]', 'apu_operands_i[37]', 'apu_operands_i[36]', 'apu_operands_i[35]', 'apu_operands_i[34]', 'apu_operands_i[33]', 'apu_operands_i[32]', 'apu_operands_i[31]', 'apu_operands_i[30]', 'apu_operands_i[29]', 'apu_operands_i[28]', 'apu_operands_i[27]', 'apu_operands_i[26]', 'apu_operands_i[25]', 'apu_operands_i[24]', 'apu_operands_i[23]', 'apu_operands_i[22]', 'apu_operands_i[21]', 'apu_operands_i[20]', 'apu_operands_i[19]', 'apu_operands_i[18]', 'apu_operands_i[17]', 'apu_operands_i[16]', 'apu_operands_i[15]', 'apu_operands_i[14]', 'apu_operands_i[13]', 'apu_operands_i[12]', 'apu_operands_i[11]', 'apu_operands_i[10]', 'apu_operands_i[9]', 'apu_operands_i[8]', 'apu_operands_i[7]', 'apu_operands_i[6]', 'apu_operands_i[5]', 'apu_operands_i[4]', 'apu_operands_i[3]', 'apu_operands_i[2]', 'apu_operands_i[1]', 'apu_operands_i[0]', 'apu_waddr_i[5]', 'apu_waddr_i[4]', 'apu_waddr_i[3]', 'apu_waddr_i[2]', 'apu_waddr_i[1]', 'apu_waddr_i[0]', 'apu_flags_i[14]', 'apu_flags_i[13]', 'apu_flags_i[12]', 'apu_flags_i[11]', 'apu_flags_i[10]', 'apu_flags_i[9]', 'apu_flags_i[8]', 'apu_flags_i[7]', 'apu_flags_i[6]', 'apu_flags_i[5]', 'apu_flags_i[4]', 'apu_flags_i[3]', 'apu_flags_i[2]', 'apu_flags_i[1]', 'apu_flags_i[0]', 'apu_read_regs_i[17]', 'apu_read_regs_i[16]', 'apu_read_regs_i[15]', 'apu_read_regs_i[14]', 'apu_read_regs_i[13]', 'apu_read_regs_i[12]', 'apu_read_regs_i[11]', 'apu_read_regs_i[10]', 'apu_read_regs_i[9]', 'apu_read_regs_i[8]', 'apu_read_regs_i[7]', 'apu_read_regs_i[6]', 'apu_read_regs_i[5]', 'apu_read_regs_i[4]', 'apu_read_regs_i[3]', 'apu_read_regs_i[2]', 'apu_read_regs_i[1]', 'apu_read_regs_i[0]', 'apu_read_regs_valid_i[2]', 'apu_read_regs_valid_i[1]', 'apu_read_regs_valid_i[0]', 'apu_write_regs_i[11]', 'apu_write_regs_i[10]', 'apu_write_regs_i[9]', 'apu_write_regs_i[8]', 'apu_write_regs_i[7]', 'apu_write_regs_i[6]', 'apu_write_regs_i[5]', 'apu_write_regs_i[4]', 'apu_write_regs_i[3]', 'apu_write_regs_i[2]', 'apu_write_regs_i[1]', 'apu_write_regs_i[0]', 'apu_write_regs_valid_i[1]', 'apu_write_regs_valid_i[0]', 'apu_master_gnt_i', 'apu_master_valid_i', 'apu_master_result_i[31]', 'apu_master_result_i[30]', 'apu_master_result_i[29]', 'apu_master_result_i[28]', 'apu_master_result_i[27]', 'apu_master_result_i[26]', 'apu_master_result_i[25]', 'apu_master_result_i[24]', 'apu_master_result_i[23]', 'apu_master_result_i[22]', 'apu_master_result_i[21]', 'apu_master_result_i[20]', 'apu_master_result_i[19]', 'apu_master_result_i[18]', 'apu_master_result_i[17]', 'apu_master_result_i[16]', 'apu_master_result_i[15]', 'apu_master_result_i[14]', 'apu_master_result_i[13]', 'apu_master_result_i[12]', 'apu_master_result_i[11]', 'apu_master_result_i[10]', 'apu_master_result_i[9]', 'apu_master_result_i[8]', 'apu_master_result_i[7]', 'apu_master_result_i[6]', 'apu_master_result_i[5]', 'apu_master_result_i[4]', 'apu_master_result_i[3]', 'apu_master_result_i[2]', 'apu_master_result_i[1]', 'apu_master_result_i[0]', 'regfile_alu_waddr_i[5]', 'regfile_waddr_i[5]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'load_store_unit_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_reg_offset_ex_i[1]', 'data_reg_offset_ex_i[0]'', 'data_sign_ext_ex_i[1]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'cs_registers_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'boot_addr_i[30]', 'boot_addr_i[29]'', 'boot_addr_i[28]', 'boot_addr_i[27]', 'boot_addr_i[26]', 'boot_addr_i[25]', 'boot_addr_i[24]', 'boot_addr_i[23]', 'boot_addr_i[22]', 'boot_addr_i[21]', 'boot_addr_i[20]', 'boot_addr_i[19]', 'boot_addr_i[18]', 'boot_addr_i[17]', 'boot_addr_i[16]', 'boot_addr_i[15]', 'boot_addr_i[14]', 'boot_addr_i[13]', 'boot_addr_i[12]', 'boot_addr_i[11]', 'boot_addr_i[10]', 'boot_addr_i[9]', 'boot_addr_i[8]', 'boot_addr_i[7]', 'boot_addr_i[6]', 'boot_addr_i[5]', 'boot_addr_i[4]', 'boot_addr_i[3]', 'boot_addr_i[2]', 'boot_addr_i[1]', 'boot_addr_i[0]', 'fflags_i[4]', 'fflags_i[3]', 'fflags_i[2]', 'fflags_i[1]', 'fflags_i[0]', 'fflags_we_i', 'debug_mode_i', 'debug_cause_i[0]', 'apu_typeconflict_i', 'apu_contention_i', 'apu_dep_i', 'apu_wb_i', 'ext_counters_i[1]', 'ext_counters_i[2]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'RISCY_PMP_pmp_unit_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'pmp_cfg_i[127]', 'pmp_cfg_i[126]'', 'pmp_cfg_i[125]', 'pmp_cfg_i[119]', 'pmp_cfg_i[118]', 'pmp_cfg_i[117]', 'pmp_cfg_i[111]', 'pmp_cfg_i[110]', 'pmp_cfg_i[109]', 'pmp_cfg_i[103]', 'pmp_cfg_i[102]', 'pmp_cfg_i[101]', 'pmp_cfg_i[95]', 'pmp_cfg_i[94]', 'pmp_cfg_i[93]', 'pmp_cfg_i[87]', 'pmp_cfg_i[86]', 'pmp_cfg_i[85]', 'pmp_cfg_i[79]', 'pmp_cfg_i[78]', 'pmp_cfg_i[77]', 'pmp_cfg_i[71]', 'pmp_cfg_i[70]', 'pmp_cfg_i[69]', 'pmp_cfg_i[63]', 'pmp_cfg_i[62]', 'pmp_cfg_i[61]', 'pmp_cfg_i[55]', 'pmp_cfg_i[54]', 'pmp_cfg_i[53]', 'pmp_cfg_i[47]', 'pmp_cfg_i[46]', 'pmp_cfg_i[45]', 'pmp_cfg_i[39]', 'pmp_cfg_i[38]', 'pmp_cfg_i[37]', 'pmp_cfg_i[31]', 'pmp_cfg_i[30]', 'pmp_cfg_i[29]', 'pmp_cfg_i[23]', 'pmp_cfg_i[22]', 'pmp_cfg_i[21]', 'pmp_cfg_i[15]', 'pmp_cfg_i[14]', 'pmp_cfg_i[13]', 'pmp_cfg_i[7]', 'pmp_cfg_i[6]', 'pmp_cfg_i[5]', 'instr_addr_i[3]', 'instr_addr_i[2]', 'instr_addr_i[1]', 'instr_addr_i[0]'.
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', the same net is connected to more than one pin on submodule 'registers_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'test_en_i', 'raddr_a_i[5]'', 'raddr_b_i[5]', 'raddr_c_i[5]', 'waddr_a_i[5]', 'waddr_b_i[5]', 'BIST', 'CSN_T', 'WEN_T', 'A_T[5]', 'A_T[4]', 'A_T[3]', 'A_T[2]', 'A_T[1]', 'A_T[0]', 'D_T[31]', 'D_T[30]', 'D_T[29]', 'D_T[28]', 'D_T[27]', 'D_T[26]', 'D_T[25]', 'D_T[24]', 'D_T[23]', 'D_T[22]', 'D_T[21]', 'D_T[20]', 'D_T[19]', 'D_T[18]', 'D_T[17]', 'D_T[16]', 'D_T[15]', 'D_T[14]', 'D_T[13]', 'D_T[12]', 'D_T[11]', 'D_T[10]', 'D_T[9]', 'D_T[8]', 'D_T[7]', 'D_T[6]', 'D_T[5]', 'D_T[4]', 'D_T[3]', 'D_T[2]', 'D_T[1]', 'D_T[0]'.
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', the same net is connected to more than one pin on submodule 'decoder_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'frm_i[2]', 'frm_i[1]'', 'frm_i[0]'.
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', the same net is connected to more than one pin on submodule 'controller_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'is_fetch_failed_i', 'uret_dec_i'', 'instr_multicycle_i', 'apu_en_i', 'apu_read_dep_i', 'apu_write_dep_i', 'regfile_alu_waddr_id_i[5]', 'regfile_waddr_ex_i[5]'.
Warning: In design 'riscv_prefetch_L0_buffer_test_1', the same net is connected to more than one pin on submodule 'L0_buffer_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'prefetch_addr_i[0]', 'branch_addr_i[0]'', 'hwlp_addr_i[0]'.
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', the same net is connected to more than one pin on submodule 'riscv_register_file_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'test_en_i', 'raddr_a_i[5]'', 'raddr_b_i[5]', 'raddr_c_i[5]', 'waddr_a_i[5]', 'waddr_b_i[5]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_ready_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[95]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[94]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[93]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[92]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[91]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[90]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[89]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[88]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[87]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[86]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[85]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[84]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[83]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[82]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[81]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[80]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[79]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[78]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[77]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[76]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[75]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[74]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[73]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[72]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[71]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[70]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[69]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[68]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[67]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[66]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[65]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[64]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'regfile_waddr_ex_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'regfile_alu_waddr_ex_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'apu_en_ex_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'data_sign_ext_ex_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'data_reg_offset_ex_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'data_reg_offset_ex_o[0]' is connected directly to 'logic 0'. (LINT-52)
1
set_multicycle_path 2 -setup -through [get_pins UUT/id_stage_i/registers_i/riscv_register_file_i/mem_reg*/Q]
1
set_multicycle_path 1 -hold  -through [get_pins UUT/id_stage_i/registers_i/riscv_register_file_i/mem_reg*/Q]
1
set CLOCK_SPEED 2
2
create_clock      [get_ports clk_i] -period $CLOCK_SPEED -name REF_CLK
1
set_ideal_network [get_ports clk_i]
1
set core_outputs [all_outputs]
{irq_id_o[4] irq_id_o[3] irq_id_o[2] irq_id_o[1] irq_id_o[0] data_be_o[3] data_be_o[2] data_be_o[1] data_be_o[0] data_addr_o[31] data_addr_o[30] data_addr_o[29] data_addr_o[28] data_addr_o[27] data_addr_o[26] data_addr_o[25] data_addr_o[24] data_addr_o[23] data_addr_o[22] data_addr_o[21] data_addr_o[20] data_addr_o[19] data_addr_o[18] data_addr_o[17] data_addr_o[16] data_addr_o[15] data_addr_o[14] data_addr_o[13] data_addr_o[12] data_addr_o[11] data_addr_o[10] data_addr_o[9] data_addr_o[8] data_addr_o[7] data_addr_o[6] data_addr_o[5] data_addr_o[4] data_addr_o[3] data_addr_o[2] data_addr_o[1] data_addr_o[0] data_wdata_o[31] data_wdata_o[30] data_wdata_o[29] data_wdata_o[28] data_wdata_o[27] data_wdata_o[26] data_wdata_o[25] data_wdata_o[24] data_wdata_o[23] data_wdata_o[22] data_wdata_o[21] data_wdata_o[20] data_wdata_o[19] data_wdata_o[18] data_wdata_o[17] data_wdata_o[16] data_wdata_o[15] data_wdata_o[14] data_wdata_o[13] data_wdata_o[12] data_wdata_o[11] data_wdata_o[10] data_wdata_o[9] data_wdata_o[8] data_wdata_o[7] data_wdata_o[6] data_wdata_o[5] data_wdata_o[4] data_wdata_o[3] data_wdata_o[2] data_wdata_o[1] data_wdata_o[0] instr_addr_o[31] instr_addr_o[30] instr_addr_o[29] instr_addr_o[28] instr_addr_o[27] instr_addr_o[26] instr_addr_o[25] instr_addr_o[24] instr_addr_o[23] instr_addr_o[22] instr_addr_o[21] instr_addr_o[20] instr_addr_o[19] instr_addr_o[18] instr_addr_o[17] instr_addr_o[16] instr_addr_o[15] instr_addr_o[14] instr_addr_o[13] instr_addr_o[12] instr_addr_o[11] instr_addr_o[10] instr_addr_o[9] instr_addr_o[8] instr_addr_o[7] instr_addr_o[6] instr_addr_o[5] ...}
set core_inputs  [remove_from_collection [all_inputs] [get_ports clk_i]]
{boot_addr_i[31] boot_addr_i[30] boot_addr_i[29] boot_addr_i[28] boot_addr_i[27] boot_addr_i[26] boot_addr_i[25] boot_addr_i[24] boot_addr_i[23] boot_addr_i[22] boot_addr_i[21] boot_addr_i[20] boot_addr_i[19] boot_addr_i[18] boot_addr_i[17] boot_addr_i[16] boot_addr_i[15] boot_addr_i[14] boot_addr_i[13] boot_addr_i[12] boot_addr_i[11] boot_addr_i[10] boot_addr_i[9] boot_addr_i[8] boot_addr_i[7] boot_addr_i[6] boot_addr_i[5] boot_addr_i[4] boot_addr_i[3] boot_addr_i[2] boot_addr_i[1] boot_addr_i[0] core_id_i[3] core_id_i[2] core_id_i[1] core_id_i[0] cluster_id_i[5] cluster_id_i[4] cluster_id_i[3] cluster_id_i[2] cluster_id_i[1] cluster_id_i[0] instr_rdata_i[127] instr_rdata_i[126] instr_rdata_i[125] instr_rdata_i[124] instr_rdata_i[123] instr_rdata_i[122] instr_rdata_i[121] instr_rdata_i[120] instr_rdata_i[119] instr_rdata_i[118] instr_rdata_i[117] instr_rdata_i[116] instr_rdata_i[115] instr_rdata_i[114] instr_rdata_i[113] instr_rdata_i[112] instr_rdata_i[111] instr_rdata_i[110] instr_rdata_i[109] instr_rdata_i[108] instr_rdata_i[107] instr_rdata_i[106] instr_rdata_i[105] instr_rdata_i[104] instr_rdata_i[103] instr_rdata_i[102] instr_rdata_i[101] instr_rdata_i[100] instr_rdata_i[99] instr_rdata_i[98] instr_rdata_i[97] instr_rdata_i[96] instr_rdata_i[95] instr_rdata_i[94] instr_rdata_i[93] instr_rdata_i[92] instr_rdata_i[91] instr_rdata_i[90] instr_rdata_i[89] instr_rdata_i[88] instr_rdata_i[87] instr_rdata_i[86] instr_rdata_i[85] instr_rdata_i[84] instr_rdata_i[83] instr_rdata_i[82] instr_rdata_i[81] instr_rdata_i[80] instr_rdata_i[79] instr_rdata_i[78] instr_rdata_i[77] instr_rdata_i[76] instr_rdata_i[75] instr_rdata_i[74] instr_rdata_i[73] instr_rdata_i[72] instr_rdata_i[71] instr_rdata_i[70] ...}
set core_inputs  [remove_from_collection $core_inputs [get_ports rst_ni]]
{boot_addr_i[31] boot_addr_i[30] boot_addr_i[29] boot_addr_i[28] boot_addr_i[27] boot_addr_i[26] boot_addr_i[25] boot_addr_i[24] boot_addr_i[23] boot_addr_i[22] boot_addr_i[21] boot_addr_i[20] boot_addr_i[19] boot_addr_i[18] boot_addr_i[17] boot_addr_i[16] boot_addr_i[15] boot_addr_i[14] boot_addr_i[13] boot_addr_i[12] boot_addr_i[11] boot_addr_i[10] boot_addr_i[9] boot_addr_i[8] boot_addr_i[7] boot_addr_i[6] boot_addr_i[5] boot_addr_i[4] boot_addr_i[3] boot_addr_i[2] boot_addr_i[1] boot_addr_i[0] core_id_i[3] core_id_i[2] core_id_i[1] core_id_i[0] cluster_id_i[5] cluster_id_i[4] cluster_id_i[3] cluster_id_i[2] cluster_id_i[1] cluster_id_i[0] instr_rdata_i[127] instr_rdata_i[126] instr_rdata_i[125] instr_rdata_i[124] instr_rdata_i[123] instr_rdata_i[122] instr_rdata_i[121] instr_rdata_i[120] instr_rdata_i[119] instr_rdata_i[118] instr_rdata_i[117] instr_rdata_i[116] instr_rdata_i[115] instr_rdata_i[114] instr_rdata_i[113] instr_rdata_i[112] instr_rdata_i[111] instr_rdata_i[110] instr_rdata_i[109] instr_rdata_i[108] instr_rdata_i[107] instr_rdata_i[106] instr_rdata_i[105] instr_rdata_i[104] instr_rdata_i[103] instr_rdata_i[102] instr_rdata_i[101] instr_rdata_i[100] instr_rdata_i[99] instr_rdata_i[98] instr_rdata_i[97] instr_rdata_i[96] instr_rdata_i[95] instr_rdata_i[94] instr_rdata_i[93] instr_rdata_i[92] instr_rdata_i[91] instr_rdata_i[90] instr_rdata_i[89] instr_rdata_i[88] instr_rdata_i[87] instr_rdata_i[86] instr_rdata_i[85] instr_rdata_i[84] instr_rdata_i[83] instr_rdata_i[82] instr_rdata_i[81] instr_rdata_i[80] instr_rdata_i[79] instr_rdata_i[78] instr_rdata_i[77] instr_rdata_i[76] instr_rdata_i[75] instr_rdata_i[74] instr_rdata_i[73] instr_rdata_i[72] instr_rdata_i[71] instr_rdata_i[70] ...}
set INPUT_DELAY  [expr 0.4*$CLOCK_SPEED]
0.8
set OUTPUT_DELAY [expr 0.4*$CLOCK_SPEED]
0.8
set_input_delay  $INPUT_DELAY  $core_inputs  -clock [get_clock]
1
set_output_delay $OUTPUT_DELAY [all_outputs] -clock [get_clock]
1
set_ideal_network       -no_propagate    [all_connected  [get_ports rst_ni]]
Warning: Transferring ideal_net attribute onto the driver pin rst_ni of net rst_ni. (UID-606)
1
set_ideal_network       -no_propagate    [get_nets rst_ni]
Warning: Transferring ideal_net attribute onto the driver pin rst_ni of net rst_ni. (UID-606)
1
set_dont_touch_network  -no_propagate    [get_ports rst_ni]
1
set_multicycle_path 2   -from            [get_ports   rst_ni]
1
# If you want to set some pins to a fixed value
#set_case_analysis   0                    [get_ports test_en_i]
#set_case_analysis   1                    [get_ports clock_en_i]
set_operating_conditions $OPER_COND
Using operating conditions 'typical' found in library 'NangateOpenCellLibrary'.
1
#compile_ultra -gate_clock -no_autoungroup
compile_ultra -no_autoungroup
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/s288966/riscv_testing_2021/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2504 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28'

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ccs_scan.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'riscv_pmp_N_PMP_ENTRIES16_test_1'
  Processing 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1'
  Processing 'riscv_mult_SHARED_DSP_MULT0_test_1'
  Processing 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'
  Processing 'phase_shifter_N286'
Warning: No negative phase flipflop in library for Cell ps_reg_reg[285]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[284]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[283]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[282]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[281]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[280]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[279]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[278]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[277]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[276]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[275]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[274]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[273]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[272]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[271]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[270]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[269]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[268]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[267]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[266]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[265]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[264]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[263]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[262]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[261]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[260]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[259]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[258]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[257]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[256]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[255]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[254]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[253]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[252]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[251]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[250]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[249]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[248]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[247]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[246]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[245]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[244]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[243]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[242]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[241]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[240]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[239]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[238]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[237]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[236]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[235]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[234]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[233]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[232]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[231]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[230]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[229]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[228]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[227]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[226]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[225]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[224]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[223]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[222]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[221]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[220]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[219]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[218]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[217]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[216]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[215]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[214]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[213]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[212]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[211]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[210]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[209]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[208]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[207]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[206]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[205]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[204]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[203]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[202]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[201]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[200]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[199]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[198]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[197]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[196]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[195]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[194]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[193]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[192]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[191]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[190]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[189]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[188]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[187]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[186]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[185]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[184]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[183]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[182]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[181]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[180]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[179]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[178]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[177]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[176]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[175]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[174]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[173]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[172]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[171]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[170]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[169]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[168]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[167]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[166]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[165]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[164]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[163]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[162]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[161]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[160]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[159]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[158]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[157]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[156]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[155]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[154]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[153]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[152]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[151]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[150]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[149]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[148]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[147]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[146]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[145]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[144]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[143]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[142]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[141]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[140]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[139]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[138]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[137]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[136]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[135]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[134]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[133]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[132]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[131]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[130]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[129]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[128]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[127]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[126]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[125]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[124]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[123]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[122]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[121]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[120]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[119]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[118]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[117]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[116]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[115]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[114]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[113]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[112]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[111]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[110]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[109]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[108]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[107]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[106]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[105]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[104]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[103]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[102]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[101]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[100]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[99]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[98]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[97]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[96]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[95]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[94]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[93]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[92]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[91]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[90]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[89]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[88]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[87]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[86]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[85]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[84]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[83]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[82]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[81]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[80]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[79]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[78]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[77]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[76]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[75]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[74]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[73]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[72]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[71]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[70]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[69]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[68]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[67]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[66]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[65]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[64]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[63]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[62]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[61]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[60]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[59]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[58]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[57]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[56]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[55]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[54]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[53]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[52]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[51]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[50]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[49]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[48]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[47]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[46]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[45]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[44]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[43]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[42]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[41]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[40]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[39]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[38]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[37]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[36]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[35]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[34]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[33]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[32]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[31]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[30]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[29]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[28]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[27]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[26]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[25]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[24]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[23]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[22]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[21]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[20]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[19]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[18]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[17]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[16]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[15]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[14]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[13]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[12]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[11]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[10]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[9]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[8]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[7]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[6]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[5]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[4]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[3]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[2]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[1]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell ps_reg_reg[0]. The clock phase would be changed. (OPT-1231)
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'
  Processing 'riscv_prefetch_L0_buffer_test_1'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1'
  Processing 'top_module_N_PI256_N_SI286_N_PO232_N_SO28'
  Processing 'riscv_hwloop_controller_N_REGS2_test_1'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1'
  Processing 'MUX_mem'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0'
  Processing 'riscv_if_stage_2_128_0_1a110800_test_1'
  Processing 'riscv_controller_FPU0_test_1'
  Processing 'riscv_compressed_decoder_FPU0'
  Processing 'lfsr_N286_SEED529321598'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2'
  Processing 'cluster_clock_gating'
  Processing 'riscv_alu_div_test_1'
  Processing 'MUX_N256'
  Processing 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1'
  Processing 'alu_ff'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'
  Processing 'riscv_hwloop_regs_N_REGS2_test_1'
  Processing 'controller_N28'
Information: Added key list 'DesignWare' to design 'controller_N28'. (DDB-72)
Information: The register 'golden_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'golden_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'controller_N28', the register 'golden_reg[4]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[11]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[12]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[13]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[15]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[16]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[17]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[20]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[21]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[23]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[24]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[26]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
Information: In design 'controller_N28', the register 'golden_reg[27]' is removed because it is merged to 'golden_reg[3]'. (OPT-1215)
 Implement Synthetic for 'controller_N28'.
Information: The register 'golden_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'alu_popcnt'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0'
  Processing 'riscv_load_store_unit_test_1'
  Processing 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'
  Processing 'misr_NBIT28'
Warning: No negative phase flipflop in library for Cell misr_reg_reg[0]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[1]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[2]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[3]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[4]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[5]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[6]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[7]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[8]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[9]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[10]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[11]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[12]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[13]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[14]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[15]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[16]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[17]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[18]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[19]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[20]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[21]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[22]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[23]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[24]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[25]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[26]. The clock phase would be changed. (OPT-1231)
Warning: No negative phase flipflop in library for Cell misr_reg_reg[27]. The clock phase would be changed. (OPT-1231)
  Processing 'riscv_int_controller_PULP_SECURE1_test_1'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1'
  Processing 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'
  Processing 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	ctrl/add_x_3/*cell*3162/A ctrl/add_x_3/*cell*3162/ZN ctrl/U130/A2 ctrl/U130/ZN 
Information: Timing loop detected. (OPT-150)
	ctrl/add_x_3/U31/S ctrl/U42/A2 ctrl/U42/ZN ctrl/add_x_3/U31/B 
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U130'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U40'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U41'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U46'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U37'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U60'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U59'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U64'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U58'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U63'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U62'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U50'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U52'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U51'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U55'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U49'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U56'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U39'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U54'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U53'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U36'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U38'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U129'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U32'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U27'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U26'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U25'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U24'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U28'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U34'
         to break a timing loop. (OPT-314)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_if_stage_2_128_0_1a110800_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_load_store_unit_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_prefetch_L0_buffer_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_hwloop_controller_N_REGS2_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'CO_1' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0'.
	 The new name of the port is 'CO_1_BAR'. (OPT-319)
Information: Complementing port 'clpx_img_i' in design 'riscv_mult_SHARED_DSP_MULT0_test_1'.
	 The new name of the port is 'clpx_img_i_BAR'. (OPT-319)
Information: Complementing port 'mult_clpx_img_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'mult_clpx_img_i_BAR'. (OPT-319)
Information: Complementing port 'mult_clpx_img_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'mult_clpx_img_ex_o_BAR'. (OPT-319)
Information: Complementing port 'data_err_ack_i_BAR' in design 'riscv_pmp_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'data_err_ack_i'. (OPT-319)
Information: Complementing port 'data_err_ack_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'data_err_ack_o'. (OPT-319)
Information: Complementing port 'data_err_ack_o_BAR' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'data_err_ack_o'. (OPT-319)
Information: Complementing port 'csr_save_ex_o_BAR' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'csr_save_ex_o'. (OPT-319)
Information: Complementing port 'csr_save_ex_i_BAR' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'csr_save_ex_i'. (OPT-319)
Information: Complementing port 'csr_save_ex_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'csr_save_ex_o'. (OPT-319)
Information: Complementing port 'csr_access_i_BAR' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'csr_access_i'. (OPT-319)
Information: Complementing port 'csr_access_i_BAR' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'csr_access_i'. (OPT-319)
Information: Complementing port 'csr_access_ex_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'csr_access_ex_o'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_ina' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_ina_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'CO_1' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'.
	 The new name of the port is 'CO_1_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_pmp_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'CO_1' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'.
	 The new name of the port is 'CO_1_BAR'. (OPT-319)
Information: Complementing port 'ctrl_kill_i' in design 'riscv_int_controller_PULP_SECURE1_test_1'.
	 The new name of the port is 'ctrl_kill_i_BAR'. (OPT-319)
Information: Complementing port 'exc_kill_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'exc_kill_o_BAR'. (OPT-319)
Information: Complementing port 'EN' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'.
	 The new name of the port is 'EN_BAR'. (OPT-319)
Information: Complementing port 'hwlp_i' in design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'.
	 The new name of the port is 'hwlp_i_BAR'. (OPT-319)
Information: Complementing port 'InVld_SI' in design 'riscv_alu_div_test_1'.
	 The new name of the port is 'InVld_SI_BAR'. (OPT-319)
Information: Complementing port 'EN' in design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'.
	 The new name of the port is 'EN_BAR'. (OPT-319)
Information: Complementing port 'EN' in design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'.
	 The new name of the port is 'EN_BAR'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
Information: Added key list 'DesignWare' to design 'riscv_mult_SHARED_DSP_MULT0_test_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'alu_popcnt'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_load_store_unit_test_1'. (DDB-72)
Begin Combinational loops breaking ...
	Number of combinational loops found: 89
	Break the combinational loop ctrl/U3/A2
	Break the combinational loop ctrl/*cell*2126/A
	Break the combinational loop ctrl/*cell*2161/A
	Break the combinational loop ctrl/U4/A2
	Break the combinational loop ctrl/*cell*2141/A
	Break the combinational loop ctrl/*cell*2142/B1
	Break the combinational loop ctrl/*cell*2142/A
	Break the combinational loop ctrl/*cell*2143/A
	Break the combinational loop ctrl/*cell*2144/B1
	Break the combinational loop ctrl/*cell*2144/A
	Break the combinational loop ctrl/*cell*2145/A
	Break the combinational loop ctrl/*cell*2146/B1
	Break the combinational loop ctrl/*cell*2146/A
	Break the combinational loop ctrl/*cell*2147/A
	Break the combinational loop ctrl/*cell*2148/B1
	Break the combinational loop ctrl/*cell*2148/A
	Break the combinational loop ctrl/*cell*2149/A
	Break the combinational loop ctrl/*cell*2150/B1
	Break the combinational loop ctrl/*cell*2150/A
	Break the combinational loop ctrl/*cell*2151/A
	Break the combinational loop ctrl/*cell*2152/B1
	Break the combinational loop ctrl/*cell*2152/A
	Break the combinational loop ctrl/*cell*2153/A
	Break the combinational loop ctrl/*cell*2154/B1
	Break the combinational loop ctrl/*cell*2154/A
	Break the combinational loop ctrl/*cell*2155/A
	Break the combinational loop ctrl/*cell*2156/B1
	Break the combinational loop ctrl/*cell*2156/A
	Break the combinational loop ctrl/*cell*2157/A
	Break the combinational loop ctrl/*cell*2158/B1
	Break the combinational loop ctrl/*cell*2158/A
	Break the combinational loop ctrl/*cell*2159/A
	Break the combinational loop ctrl/U7/A2
	Break the combinational loop ctrl/*cell*2134/B1
	Break the combinational loop ctrl/*cell*2134/A
	Break the combinational loop ctrl/*cell*2135/A
	Break the combinational loop ctrl/*cell*2136/B1
	Break the combinational loop ctrl/*cell*2136/A
	Break the combinational loop ctrl/*cell*2137/A
	Break the combinational loop ctrl/*cell*2138/B1
	Break the combinational loop ctrl/*cell*2138/A
	Break the combinational loop ctrl/*cell*2139/A
	Break the combinational loop ctrl/U9/A2
	Break the combinational loop ctrl/U36/A2
	Break the combinational loop ctrl/*cell*2048/A
	Break the combinational loop ctrl/*cell*2084/A
	Break the combinational loop ctrl/U37/A2
	Break the combinational loop ctrl/*cell*2064/A
	Break the combinational loop ctrl/*cell*2065/B1
	Break the combinational loop ctrl/*cell*2065/A
	Break the combinational loop ctrl/*cell*2066/A
	Break the combinational loop ctrl/*cell*2067/B1
	Break the combinational loop ctrl/*cell*2067/A
	Break the combinational loop ctrl/*cell*2068/A
	Break the combinational loop ctrl/*cell*2069/B1
	Break the combinational loop ctrl/*cell*2069/A
	Break the combinational loop ctrl/*cell*2070/A
	Break the combinational loop ctrl/*cell*2071/B1
	Break the combinational loop ctrl/*cell*2071/A
	Break the combinational loop ctrl/*cell*2072/A
	Break the combinational loop ctrl/*cell*2073/B1
	Break the combinational loop ctrl/*cell*2073/A
	Break the combinational loop ctrl/*cell*2074/A
	Break the combinational loop ctrl/*cell*2075/B1
	Break the combinational loop ctrl/*cell*2075/A
	Break the combinational loop ctrl/*cell*2076/A
	Break the combinational loop ctrl/*cell*2077/B1
	Break the combinational loop ctrl/*cell*2077/A
	Break the combinational loop ctrl/*cell*2078/A
	Break the combinational loop ctrl/*cell*2079/B1
	Break the combinational loop ctrl/*cell*2079/A
	Break the combinational loop ctrl/*cell*2080/A
	Break the combinational loop ctrl/*cell*2081/B1
	Break the combinational loop ctrl/*cell*2081/A
	Break the combinational loop ctrl/*cell*2082/A
	Break the combinational loop ctrl/U40/A2
	Break the combinational loop ctrl/*cell*2056/B1
	Break the combinational loop ctrl/*cell*2056/A
	Break the combinational loop ctrl/*cell*2057/A
	Break the combinational loop ctrl/*cell*2058/B1
	Break the combinational loop ctrl/*cell*2058/A
	Break the combinational loop ctrl/*cell*2060/B1
	Break the combinational loop ctrl/*cell*2060/A
	Break the combinational loop ctrl/*cell*2061/B1
	Break the combinational loop ctrl/*cell*2061/A
	Break the combinational loop ctrl/*cell*2062/A
	Break the combinational loop ctrl/U42/A2
	Break the combinational loop ctrl/U129/A2
	Break the combinational loop ctrl/U130/A2
End Combinational loops breaking ...
Information: The register 'SI_p_s/ps_reg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[52]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[53]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[56]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[57]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[58]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[59]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[60]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[61]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[64]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[65]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[66]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[67]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[68]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[69]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[70]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[71]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[72]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[73]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[74]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[75]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[76]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[77]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[78]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[79]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[80]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[81]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[82]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[83]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[84]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[85]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[86]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[87]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[88]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[89]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[90]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[91]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[92]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[93]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[94]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[95]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[96]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[97]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[98]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[99]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[100]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[101]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[102]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[103]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[104]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[105]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[106]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[107]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[108]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[109]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[110]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[111]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[112]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[113]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[114]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[115]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[116]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[117]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[118]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[119]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[120]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[121]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[122]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[123]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[124]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[125]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[126]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[127]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[128]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[129]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[130]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[131]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[132]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[133]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[134]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[135]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[136]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[137]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[138]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[139]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[140]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[141]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[142]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[143]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[144]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[145]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[146]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[147]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[148]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[149]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[150]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[151]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[152]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[153]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[154]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[155]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[156]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[157]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[158]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[159]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[160]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[161]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[162]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[163]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[164]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[165]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[166]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[167]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[168]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[169]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[170]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[171]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[172]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[173]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[174]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[175]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[176]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[177]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[178]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[179]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[180]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[181]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[182]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[183]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[184]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[185]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[186]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[187]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[188]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[189]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[190]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[191]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[192]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[193]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[194]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[195]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[196]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[197]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[198]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[199]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[200]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[201]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[202]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[203]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[204]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[205]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[206]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[207]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[208]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[209]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[210]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[211]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[212]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[213]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[214]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[215]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[216]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[217]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[218]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[219]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[220]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[221]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[222]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[223]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[224]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[225]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[226]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[227]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[228]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[229]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[230]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[231]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[269]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[270]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[271]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[272]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[273]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[278]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[279]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[280]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[281]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[282]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[283]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[284]' is a constant and will be removed. (OPT-1206)
Information: The register 'SI_p_s/ps_reg_reg[285]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:15:53   94463.3      3.30    5241.4    1200.8                           2788310.2500
    0:16:08   94327.6      3.46    5455.5    1420.2                           2784110.5000

  Beginning Constant Register Removal
  -----------------------------------
Information: Removing unused design 'phase_shifter_N286'. (OPT-1055)

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:18:38   65882.9      2.55    3421.4    1253.5                           1328105.1250
    0:20:39   66657.5      1.50    2312.0    1145.6                           1362504.3750
    0:20:39   66657.5      1.50    2312.0    1145.6                           1362504.3750
    0:20:49   66658.5      1.55    2292.9    1145.2                           1362620.6250
Begin Combinational loops breaking ...
	Number of combinational loops found: 89
	Break the combinational loop ctrl/U3/A2
	Break the combinational loop ctrl/*cell*217247/A
	Break the combinational loop ctrl/*cell*217277/A
	Break the combinational loop ctrl/U4/A2
	Break the combinational loop ctrl/*cell*217257/A
	Break the combinational loop ctrl/*cell*217258/B1
	Break the combinational loop ctrl/*cell*217258/A
	Break the combinational loop ctrl/*cell*217259/A
	Break the combinational loop ctrl/*cell*217260/B1
	Break the combinational loop ctrl/*cell*217260/A
	Break the combinational loop ctrl/*cell*217261/A
	Break the combinational loop ctrl/*cell*217262/B1
	Break the combinational loop ctrl/*cell*217262/A
	Break the combinational loop ctrl/*cell*217263/A
	Break the combinational loop ctrl/*cell*217264/B1
	Break the combinational loop ctrl/*cell*217264/A
	Break the combinational loop ctrl/*cell*217265/A
	Break the combinational loop ctrl/*cell*217266/B1
	Break the combinational loop ctrl/*cell*217266/A
	Break the combinational loop ctrl/*cell*217267/A
	Break the combinational loop ctrl/*cell*217268/B1
	Break the combinational loop ctrl/*cell*217268/A
	Break the combinational loop ctrl/*cell*217269/A
	Break the combinational loop ctrl/*cell*217270/B1
	Break the combinational loop ctrl/*cell*217270/A
	Break the combinational loop ctrl/*cell*217271/A
	Break the combinational loop ctrl/*cell*217272/B1
	Break the combinational loop ctrl/*cell*217272/A
	Break the combinational loop ctrl/*cell*217273/A
	Break the combinational loop ctrl/*cell*217274/B1
	Break the combinational loop ctrl/*cell*217274/A
	Break the combinational loop ctrl/*cell*217275/A
	Break the combinational loop ctrl/U7/A2
	Break the combinational loop ctrl/*cell*217250/B1
	Break the combinational loop ctrl/*cell*217250/A
	Break the combinational loop ctrl/*cell*217251/A
	Break the combinational loop ctrl/*cell*217252/B1
	Break the combinational loop ctrl/*cell*217252/A
	Break the combinational loop ctrl/*cell*217253/A
	Break the combinational loop ctrl/*cell*217254/B1
	Break the combinational loop ctrl/*cell*217254/A
	Break the combinational loop ctrl/*cell*217255/A
	Break the combinational loop ctrl/U9/A2
	Break the combinational loop ctrl/U36/A2
	Break the combinational loop ctrl/*cell*217182/A
	Break the combinational loop ctrl/*cell*217211/A
	Break the combinational loop ctrl/U37/A2
	Break the combinational loop ctrl/*cell*217191/A
	Break the combinational loop ctrl/*cell*217192/B1
	Break the combinational loop ctrl/*cell*217192/A
	Break the combinational loop ctrl/*cell*217193/A
	Break the combinational loop ctrl/*cell*217194/B1
	Break the combinational loop ctrl/*cell*217194/A
	Break the combinational loop ctrl/*cell*217195/A
	Break the combinational loop ctrl/*cell*217196/B1
	Break the combinational loop ctrl/*cell*217196/A
	Break the combinational loop ctrl/*cell*217197/A
	Break the combinational loop ctrl/*cell*217198/B1
	Break the combinational loop ctrl/*cell*217198/A
	Break the combinational loop ctrl/*cell*217199/A
	Break the combinational loop ctrl/*cell*217200/B1
	Break the combinational loop ctrl/*cell*217200/A
	Break the combinational loop ctrl/*cell*217201/A
	Break the combinational loop ctrl/*cell*217202/B1
	Break the combinational loop ctrl/*cell*217202/A
	Break the combinational loop ctrl/*cell*217203/A
	Break the combinational loop ctrl/*cell*217204/B1
	Break the combinational loop ctrl/*cell*217204/A
	Break the combinational loop ctrl/*cell*217205/A
	Break the combinational loop ctrl/*cell*217206/B1
	Break the combinational loop ctrl/*cell*217206/A
	Break the combinational loop ctrl/*cell*217207/A
	Break the combinational loop ctrl/*cell*217208/B1
	Break the combinational loop ctrl/*cell*217208/A
	Break the combinational loop ctrl/*cell*217209/A
	Break the combinational loop ctrl/U40/A2
	Break the combinational loop ctrl/*cell*217185/B1
	Break the combinational loop ctrl/*cell*217185/A
	Break the combinational loop ctrl/*cell*217186/A
	Break the combinational loop ctrl/*cell*217187/B1
	Break the combinational loop ctrl/*cell*217187/A
	Break the combinational loop ctrl/*cell*217319/B1
	Break the combinational loop ctrl/*cell*217319/A
	Break the combinational loop ctrl/*cell*217188/B1
	Break the combinational loop ctrl/*cell*217188/A
	Break the combinational loop ctrl/*cell*217189/A
	Break the combinational loop ctrl/U42/A2
	Break the combinational loop ctrl/U129/A2
	Break the combinational loop ctrl/U130/A2
End Combinational loops breaking ...
    0:21:25   66646.3      1.55    2292.6    1141.6                           1362333.6250
    0:21:44   66643.1      1.55    2292.6    1141.6                           1362261.8750

  Beginning WLM Backend Optimization
  --------------------------------------
Information: Removing unused design 'lfsr_N286_SEED529321598'. (OPT-1055)
    0:22:58   66268.3      1.49    2285.3    1009.8                           1345134.8750
    0:23:11   66122.0      1.49    2282.7    1007.8                           1340596.8750
    0:23:15   66046.2      1.49    2270.9    1007.8                           1338468.1250
    0:23:33   66043.3      1.49    2244.1    1007.8                           1338427.0000
    0:23:43   66041.9      1.49    2241.4    1007.8                           1338582.0000
    0:23:43   66041.9      1.49    2241.4    1007.8                           1338582.0000
    0:23:59   65979.7      1.49    2241.1     991.7                           1332637.1250
    0:23:59   65979.7      1.49    2241.1     991.7                           1332637.1250
    0:25:19   66954.9      1.31    1960.5    1043.0                           1370286.6250
    0:25:19   66954.9      1.31    1960.5    1043.0                           1370286.6250
    0:25:20   66956.5      1.30    1931.0    1043.0                           1370552.2500
    0:25:20   66956.5      1.30    1931.0    1043.0                           1370552.2500
    0:26:59   67572.2      1.23    1823.4    1216.2                           1395677.7500
    0:26:59   67572.2      1.23    1823.4    1216.2                           1395677.7500
    0:28:06   67658.4      1.14    1716.1    1312.2                           1402580.7500
    0:28:06   67658.4      1.14    1716.1    1312.2                           1402580.7500
    0:28:14   67677.8      1.14    1715.8    1312.2                           1403296.0000
    0:28:14   67677.8      1.14    1715.8    1312.2                           1403296.0000
    0:28:30   67695.1      1.14    1705.8    1305.9                           1404451.3750
    0:28:30   67695.1      1.14    1705.8    1305.9                           1404451.3750
    0:28:35   67695.1      1.14    1705.8    1305.9                           1404451.3750
    0:28:35   67695.1      1.14    1705.8    1305.9                           1404451.3750
    0:28:38   67695.1      1.14    1705.8    1305.9                           1404451.3750
    0:28:38   67695.1      1.14    1705.8    1305.9                           1404451.3750
    0:28:44   67695.1      1.14    1705.8    1305.9                           1404451.3750


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:28:44   67695.1      1.14    1705.8    1305.9                           1404451.3750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:29:03   67655.2      1.11    1664.1       0.0 instr_req_o               1401432.0000
    0:29:19   67640.3      1.10    1641.2       0.0 UUT/id_stage_i/registers_i/riscv_register_file_i/mem_reg_5__24_/D 1400256.0000
    0:29:31   67655.5      1.08    1623.2       0.0 UUT/id_stage_i/registers_i/riscv_register_file_i/mem_reg_5__24_/D 1400388.6250
    0:29:39   67661.1      1.08    1619.7       0.0 UUT/id_stage_i/registers_i/riscv_register_file_i/mem_reg_5__24_/D 1400352.5000
    0:29:51   67667.7      1.06    1600.1       0.0 instr_req_o               1400275.0000
    0:29:57   67666.7      1.06    1596.7       0.0                           1400194.1250
    0:30:22   67732.6      1.06    1591.7       0.0                           1402971.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:30:22   67732.6      1.06    1591.7       0.0                           1402971.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
Information: Complementing port 'core_ctrl_firstfetch_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'core_ctrl_firstfetch_o_BAR'. (OPT-319)
Information: Complementing port 'first_fetch_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'first_fetch_o_BAR'. (OPT-319)
Information: Complementing port 'ctrl_busy_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'ctrl_busy_o_BAR'. (OPT-319)
Information: Complementing port 'ctrl_busy_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'ctrl_busy_o_BAR'. (OPT-319)
Information: Complementing port 'csr_irq_sec_i' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'csr_irq_sec_i_BAR'. (OPT-319)
Information: Complementing port 'csr_irq_sec_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'csr_irq_sec_o_BAR'. (OPT-319)
Information: Complementing port 'csr_irq_sec_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'csr_irq_sec_o_BAR'. (OPT-319)
Information: Complementing port 'debug_ebreaku_i' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'debug_ebreaku_i_BAR'. (OPT-319)
Information: Complementing port 'debug_ebreaku_i' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'debug_ebreaku_i_BAR'. (OPT-319)
Information: Complementing port 'debug_ebreaku_o' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'debug_ebreaku_o_BAR'. (OPT-319)
Information: Complementing port 'jr_stall_i' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'jr_stall_i_BAR'. (OPT-319)
Information: Complementing port 'perf_jr_stall_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'perf_jr_stall_o_BAR'. (OPT-319)
Information: Complementing port 'perf_jr_stall_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'perf_jr_stall_o_BAR'. (OPT-319)
Information: Complementing port 'jr_stall_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'jr_stall_o_BAR'. (OPT-319)
Information: Complementing port 'data_err_ack_i' in design 'riscv_pmp_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'data_err_ack_i_BAR'. (OPT-319)
Information: Complementing port 'data_err_ack_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'data_err_ack_o_BAR'. (OPT-319)
Information: Complementing port 'data_err_ack_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'data_err_ack_o_BAR'. (OPT-319)
Information: Complementing port 'csr_save_ex_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'csr_save_ex_o_BAR'. (OPT-319)
Information: Complementing port 'csr_save_ex_i' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'csr_save_ex_i_BAR'. (OPT-319)
Information: Complementing port 'csr_save_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'csr_save_ex_o_BAR'. (OPT-319)
Information: Complementing port 'data_err_i_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'data_err_i'. (OPT-319)
Information: Complementing port 'lsu_err_i_BAR' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'lsu_err_i'. (OPT-319)
Information: Complementing port 'data_err_i_BAR' in design 'riscv_load_store_unit_test_1'.
	 The new name of the port is 'data_err_i'. (OPT-319)
Information: Complementing port 'data_err_i_BAR' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'data_err_i'. (OPT-319)
Information: Complementing port 'data_err_o_BAR' in design 'riscv_pmp_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'data_err_o'. (OPT-319)
Information: Complementing port 'short_subword_i_BAR' in design 'riscv_mult_SHARED_DSP_MULT0_test_1'.
	 The new name of the port is 'short_subword_i'. (OPT-319)
Information: Complementing port 'mult_sel_subword_i_BAR' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'mult_sel_subword_i'. (OPT-319)
Information: Complementing port 'mult_sel_subword_ex_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'mult_sel_subword_ex_o'. (OPT-319)
Information: Complementing port 'is_decoding_i' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'is_decoding_i_BAR'. (OPT-319)
Information: Complementing port 'is_decoding_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'is_decoding_o_BAR'. (OPT-319)
Information: Complementing port 'is_decoding_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'is_decoding_o_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_inc' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_inc_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_ina' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_ina_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_ina_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_ina'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_ina' in design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_ina_BAR'. (OPT-319)
Information: Complementing port 'CO_0' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'.
	 The new name of the port is 'CO_0_BAR'. (OPT-319)
Information: Complementing port 'halt_id_o_BAR' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'halt_id_o'. (OPT-319)
Information: Complementing port 'SO' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1'.
	 The new name of the port is 'SO_BAR'. (OPT-319)
Information: Complementing port 'bmask_a_mux_o[0]' in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'.
	 The new name of the port is 'bmask_a_mux_o[0]_BAR'. (OPT-319)
Information: Complementing port 'EN_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'.
	 The new name of the port is 'EN'. (OPT-319)
Information: Complementing port 'addr_o[3]' in design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'.
	 The new name of the port is 'addr_o[3]_BAR'. (OPT-319)
Information: Complementing port 'addr_o[2]' in design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'.
	 The new name of the port is 'addr_o[2]_BAR'. (OPT-319)
Information: Complementing port 'addr_o[1]' in design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'.
	 The new name of the port is 'addr_o[1]_BAR'. (OPT-319)
Information: Complementing port 'EN_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'.
	 The new name of the port is 'EN'. (OPT-319)
    0:31:37   66461.2      1.05    1551.5       0.0 instr_req_o               1347140.5000
    0:31:49   66488.6      1.04    1538.7       0.0 instr_req_o               1348036.5000
    0:31:57   66516.0      1.03    1524.1       0.0                           1348920.7500
    0:32:08   66552.1      1.02    1520.4       4.8                           1350368.2500
    0:32:08   66552.1      1.02    1520.4       4.8                           1350368.2500
    0:32:24   66539.1      1.02    1517.9       0.0                           1349369.6250
    0:32:24   66539.1      1.02    1517.9       0.0                           1349369.6250
    0:32:28   66539.1      1.02    1517.9       0.0                           1349369.6250
    0:32:28   66539.1      1.02    1517.9       0.0                           1349369.6250
    0:32:28   66539.1      1.02    1517.9       0.0                           1349369.6250
    0:32:28   66539.1      1.02    1517.9       0.0                           1349369.6250
    0:32:32   66539.1      1.02    1517.9       0.0                           1349369.6250
    0:32:32   66539.1      1.02    1517.9       0.0                           1349369.6250
    0:33:06   66640.4      1.00    1489.6       5.5                           1354822.2500
    0:33:06   66640.4      1.00    1489.6       5.5                           1354822.2500
    0:33:15   66678.2      1.00    1482.3       5.5                           1356226.1250
    0:33:15   66678.2      1.00    1482.3       5.5                           1356226.1250
    0:33:44   66741.8      0.99    1469.4      59.2                           1359624.2500
    0:33:44   66741.8      0.99    1469.4      59.2                           1359624.2500
    0:33:48   66754.0      0.99    1469.0      59.2                           1360074.8750
    0:33:48   66754.0      0.99    1469.0      59.2                           1360074.8750
    0:33:48   66754.0      0.99    1469.0      59.2                           1360074.8750
    0:33:49   66754.0      0.99    1469.0      59.2                           1360074.8750
    0:33:51   66754.0      0.99    1469.0      59.2                           1360074.8750
Begin Combinational loops breaking ...
	Number of combinational loops found: 89
	Break the combinational loop ctrl/U3/A2
	Break the combinational loop ctrl/*cell*259013/A
	Break the combinational loop ctrl/*cell*259043/A
	Break the combinational loop ctrl/U4/A2
	Break the combinational loop ctrl/*cell*259023/A
	Break the combinational loop ctrl/*cell*259024/B1
	Break the combinational loop ctrl/*cell*259024/A
	Break the combinational loop ctrl/*cell*259025/A
	Break the combinational loop ctrl/*cell*259026/B1
	Break the combinational loop ctrl/*cell*259026/A
	Break the combinational loop ctrl/*cell*259027/A
	Break the combinational loop ctrl/*cell*259028/B1
	Break the combinational loop ctrl/*cell*259028/A
	Break the combinational loop ctrl/*cell*259029/A
	Break the combinational loop ctrl/*cell*259030/B1
	Break the combinational loop ctrl/*cell*259030/A
	Break the combinational loop ctrl/*cell*259031/A
	Break the combinational loop ctrl/*cell*259032/B1
	Break the combinational loop ctrl/*cell*259032/A
	Break the combinational loop ctrl/*cell*259033/A
	Break the combinational loop ctrl/*cell*259034/B1
	Break the combinational loop ctrl/*cell*259034/A
	Break the combinational loop ctrl/*cell*259035/A
	Break the combinational loop ctrl/*cell*259036/B1
	Break the combinational loop ctrl/*cell*259036/A
	Break the combinational loop ctrl/*cell*259037/A
	Break the combinational loop ctrl/*cell*259038/B1
	Break the combinational loop ctrl/*cell*259038/A
	Break the combinational loop ctrl/*cell*259039/A
	Break the combinational loop ctrl/*cell*259040/B1
	Break the combinational loop ctrl/*cell*259040/A
	Break the combinational loop ctrl/*cell*259041/A
	Break the combinational loop ctrl/U7/A2
	Break the combinational loop ctrl/*cell*259016/B1
	Break the combinational loop ctrl/*cell*259016/A
	Break the combinational loop ctrl/*cell*259017/A
	Break the combinational loop ctrl/*cell*259018/B1
	Break the combinational loop ctrl/*cell*259018/A
	Break the combinational loop ctrl/*cell*259019/A
	Break the combinational loop ctrl/*cell*259020/B1
	Break the combinational loop ctrl/*cell*259020/A
	Break the combinational loop ctrl/*cell*259021/A
	Break the combinational loop ctrl/U9/A2
	Break the combinational loop ctrl/U36/A2
	Break the combinational loop ctrl/*cell*258948/A
	Break the combinational loop ctrl/*cell*258977/A
	Break the combinational loop ctrl/U37/A2
	Break the combinational loop ctrl/*cell*258957/A
	Break the combinational loop ctrl/*cell*258958/B1
	Break the combinational loop ctrl/*cell*258958/A
	Break the combinational loop ctrl/*cell*258959/A
	Break the combinational loop ctrl/*cell*258960/B1
	Break the combinational loop ctrl/*cell*258960/A
	Break the combinational loop ctrl/*cell*258961/A
	Break the combinational loop ctrl/*cell*258962/B1
	Break the combinational loop ctrl/*cell*258962/A
	Break the combinational loop ctrl/*cell*258963/A
	Break the combinational loop ctrl/*cell*258964/B1
	Break the combinational loop ctrl/*cell*258964/A
	Break the combinational loop ctrl/*cell*258965/A
	Break the combinational loop ctrl/*cell*258966/B1
	Break the combinational loop ctrl/*cell*258966/A
	Break the combinational loop ctrl/*cell*258967/A
	Break the combinational loop ctrl/*cell*258968/B1
	Break the combinational loop ctrl/*cell*258968/A
	Break the combinational loop ctrl/*cell*258969/A
	Break the combinational loop ctrl/*cell*258970/B1
	Break the combinational loop ctrl/*cell*258970/A
	Break the combinational loop ctrl/*cell*258971/A
	Break the combinational loop ctrl/*cell*258972/B1
	Break the combinational loop ctrl/*cell*258972/A
	Break the combinational loop ctrl/*cell*258973/A
	Break the combinational loop ctrl/*cell*258974/B1
	Break the combinational loop ctrl/*cell*258974/A
	Break the combinational loop ctrl/*cell*258975/A
	Break the combinational loop ctrl/U40/A2
	Break the combinational loop ctrl/*cell*258951/B1
	Break the combinational loop ctrl/*cell*258951/A
	Break the combinational loop ctrl/*cell*258952/A
	Break the combinational loop ctrl/*cell*258953/B1
	Break the combinational loop ctrl/*cell*258953/A
	Break the combinational loop ctrl/*cell*259085/B1
	Break the combinational loop ctrl/*cell*259085/A
	Break the combinational loop ctrl/*cell*258954/B1
	Break the combinational loop ctrl/*cell*258954/A
	Break the combinational loop ctrl/*cell*258955/A
	Break the combinational loop ctrl/U42/A2
	Break the combinational loop ctrl/U129/A2
	Break the combinational loop ctrl/U130/A2
End Combinational loops breaking ...

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:34:00   66753.2      0.99    1469.0      59.2                           1360063.6250
    0:34:25   66089.6      1.02    1543.4      53.4                           1332162.6250
    0:34:38   66177.1      0.99    1517.4      53.4                           1335355.8750
    0:34:46   66166.7      0.99    1517.3      53.4                           1335089.3750
    0:34:48   66164.6      0.99    1516.7      53.4                           1335066.0000
    0:34:48   66164.6      0.99    1516.7      53.4                           1335066.0000
    0:35:01   66175.5      0.99    1509.9      53.4                           1335904.8750
    0:35:15   66112.7      0.99    1506.2       0.0                           1333902.0000
    0:35:24   66085.6      0.99    1507.1       0.0                           1332985.6250
    0:35:55   66165.4      0.98    1485.5      50.4                           1337453.6250
    0:35:55   66165.4      0.98    1485.5      50.4                           1337453.6250
    0:36:08   66184.8      0.98    1473.7      50.4                           1338293.8750
    0:36:17   66188.5      0.98    1471.2      50.4                           1338545.2500
    0:36:18   66188.5      0.98    1471.2      50.4                           1338545.2500
    0:36:18   66188.5      0.98    1471.2      50.4                           1338545.2500
    0:36:41   66141.2      0.98    1468.1       2.4                           1335905.3750
Loading db file '/home/s288966/riscv_testing_2021/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'UUT/ex_stage_i/alu_i/int_div_div_i/Rst_RBI': 3034 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -hierarchy -rules verilog
Warning: In the design top_module_N_PI256_N_SI286_N_PO232_N_SO28, net 'instr_addr_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design top_module_N_PI256_N_SI286_N_PO232_N_SO28, net 'mux_mem_in[32]' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_we_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_load_store_unit_test_1, net 'data_we_ex_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1, net 'sec_lvl_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_err_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3, net 'CO_0' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_cause_o_4_' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'perf_ld_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_cause_o_5__BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'perf_jr_stall_o_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'data_err_ack_o_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_L0_buffer_RDATA_IN_WIDTH128_test_1, net 'instr_gnt_i' is connecting multiple ports. (UCN-1)
1
write -hierarchy -format verilog -output "${GATE_PATH}/${TOPLEVEL}.v"
Writing verilog file '/home/s288966/riscv_testing_2021/syn/standalone/top_module.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -hierarchy -format ddc -output "${GATE_PATH}/${TOPLEVEL}.ddc"
Writing ddc file '../standalone/top_module.ddc'.
1
write_sdf -version 3.0 "${GATE_PATH}/${TOPLEVEL}.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/s288966/riscv_testing_2021/syn/standalone/top_module.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'top_module_N_PI256_N_SI286_N_PO232_N_SO28' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	ctrl/U306/A ctrl/U306/Z ctrl/U67/A2 ctrl/U67/ZN 
Information: Timing loop detected. (OPT-150)
	ctrl/U277/A ctrl/U277/Z ctrl/U38/A2 ctrl/U38/ZN 
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U38'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U36'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U53'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U54'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U39'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U56'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U49'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U55'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U51'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U52'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U50'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U62'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U63'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U58'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U64'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U59'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U60'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U37'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U46'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U41'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U40'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U130'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U34'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U28'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U24'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U25'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U26'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U27'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U32'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'ctrl/U129'
         to break a timing loop. (OPT-314)
1
write_sdc "${GATE_PATH}/${TOPLEVEL}.sdc"
1
# write_test_protocol -output "${GATE_PATH}/${TOPLEVEL}.spf"
write_tmax_library -path "${GATE_PATH}"
Error: All 'Test-Compiler' licenses are in use. (SEC-50)
       The current users of this feature are:
s283858 at po.polito.it, started on Saturday 1/1 at 0:10
s288966 at localhost.localdomain, started on Saturday 1/1 at 0:11
s288966 at localhost.localdomain, started on Saturday 1/1 at 0:12
s289607 at localhost.localdomain, started on Saturday 1/1 at 0:12
s257679 at localhost.localdomain, started on Saturday 1/1 at 0:14
s281589 at po.polito.it, started on Saturday 1/1 at 0:14
s281589 at po.polito.it, started on Saturday 1/1 at 0:15
s290244 at localhost.localdomain, started on Saturday 1/1 at 0:15
s270052 at localhost.localdomain, started on Saturday 1/1 at 0:16
s280065 at localhost.localdomain, started on Saturday 1/1 at 0:16
s270052 at localhost.localdomain, started on Saturday 1/1 at 0:18
s279890 at localhost.localdomain, started on Saturday 1/1 at 0:19
s284963 at po.polito.it, started on Saturday 1/1 at 0:20
s292422 at localhost.localdomain, started on Saturday 1/1 at 20:04
s281589 at po.polito.it, started on Sunday 1/2 at 0:09
s284963 at po.polito.it, started on Sunday 1/2 at 0:10
s292422 at localhost.localdomain, started on Sunday 1/2 at 0:14
s289317 at localhost.localdomain, started on Sunday 1/2 at 0:15
s288966 at localhost.localdomain, started on Sunday 1/2 at 0:16
s288966 at localhost.localdomain, started on Sunday 1/2 at 0:17
s289607 at localhost.localdomain, started on Sunday 1/2 at 0:18
s257679 at localhost.localdomain, started on Sunday 1/2 at 0:19
s290244 at localhost.localdomain, started on Sunday 1/2 at 0:20
s283858 at po.polito.it, started on Monday 1/3 at 0:10
s290244 at localhost.localdomain, started on Monday 1/3 at 0:10
s270052 at localhost.localdomain, started on Monday 1/3 at 0:11
s270052 at localhost.localdomain, started on Monday 1/3 at 0:13
s292422 at localhost.localdomain, started on Monday 1/3 at 0:14
s281589 at po.polito.it, started on Monday 1/3 at 0:19
s290289 at po.polito.it, started on Monday 1/3 at 0:42
s257679 at localhost.localdomain, started on Tuesday 1/4 at 0:19
s284963 at po.polito.it, started on Tuesday 1/4 at 0:20
s283858 at po.polito.it, started on Tuesday 1/4 at 0:20
s290244 at localhost.localdomain, started on Tuesday 1/4 at 0:20
s279872 at localhost.localdomain, started on Tuesday 1/4 at 13:37
s289607 at localhost.localdomain, started on Wednesday 1/5 at 0:18
s257679 at localhost.localdomain, started on Wednesday 1/5 at 0:19
s210506 at po.polito.it, started on Wednesday 1/5 at 16:18
s267517 at po.polito.it, started on Wednesday 1/5 at 22:47
s283858 at po.polito.it, started on Friday 1/7 at 0:10
s270052 at localhost.localdomain, started on Friday 1/7 at 0:11
s282133 at po.polito.it, started on Friday 1/7 at 0:11
s290289 at po.polito.it, started on Friday 1/7 at 10:58
s270052 at localhost.localdomain, started on Saturday 1/8 at 0:11
s270052 at localhost.localdomain, started on Wednesday 1/12 at 0:11
s283858 at po.polito.it, started on Wednesday 1/12 at 4:03
s289317 at localhost.localdomain, started on Wednesday 1/12 at 18:55
s290244 at localhost.localdomain, started on Wednesday 1/12 at 19:00
s270052 at localhost.localdomain, started on Thursday 1/13 at 0:13
s290244 at localhost.localdomain, started on Friday 1/14 at 0:10
Error: This feature is not licensed
Error: Couldn't write the file0
0
dc_shell> report_area > area.txt
dc_shell> 