# CSA-Project
Performance Modelling - RISC-V processor. This project implements cycle-accurate simulators of a 32-bit RISC-V processor in Python

### Command to run

```
python3 riscv.py --iodir testcases/TC0
```