INFO: [VRFC 10-163] Analyzing VHDL file "D:/VUT Fekt/4. semestr/Diditalni elektrotechnika 1/git/Digital-electronics-1/Labs/03-Vivado/mux_2bit_4to1/mux_2bit_4to1.srcs/sim_1/new/tb_mux_2bit_4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mux_2bit_4to1'
