5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd static2.vcd -o static2.cdd -v static2.v
3 0 main main static2.v 1 17
2 1 5 120015 1 0 20004 0 0 1 1 0
2 2 5 b000e 1 0 20004 0 0 1 1 0
2 3 5 b0015 1 8 20044 1 2 1 0 2
2 4 5 70007 0 1 400 0 0 a
2 5 5 70015 1 35 f006 3 4
2 6 6 120015 1 0 20008 0 0 1 1 1
2 7 6 b000e 1 0 20004 0 0 1 1 0
2 8 6 b0015 1 8 20084 6 7 1 0 2
2 9 6 70007 0 1 400 0 0 b
2 10 6 70015 1 35 f006 8 9
2 11 7 120015 1 0 20004 0 0 1 1 0
2 12 7 b000e 1 0 20008 0 0 1 1 1
2 13 7 b0015 1 8 20104 11 12 1 0 2
2 14 7 70007 0 1 400 0 0 c
2 15 7 70015 1 35 f006 13 14
2 16 8 120015 1 0 20008 0 0 1 1 1
2 17 8 b000e 1 0 20008 0 0 1 1 1
2 18 8 b0015 1 8 20208 16 17 1 0 2
2 19 8 70007 0 1 400 0 0 d
2 20 8 70015 1 35 f00a 18 19
1 a 0 3 30009 1 0 2
1 b 0 3 3000c 1 0 2
1 c 0 3 3000f 1 0 2
1 d 0 3 30012 1 0 2
4 5 5 5
4 10 10 10
4 15 15 15
4 20 20 20
