// Seed: 3264013477
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  wire  id_3;
  logic id_4;
  assign id_3['b0] = {id_1 ^ 1{1}};
  logic id_5 = 1;
  always @(1'h0 or 1) id_5 = id_4;
  assign id_3 = (id_3);
  logic id_6;
  logic id_7;
  always @(posedge 1) begin
    id_6 = 1;
  end
  logic id_8;
  genvar id_9;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    output id_8
);
endmodule
