--D1L58 is timer:inst2|add_44~1 at LC_X15_Y5_N0
--operation mode is arithmetic

D1L58 = !D1_tmr_high[0];

--D1L98 is timer:inst2|add_44~1COUT0COUT0COUT0 at LC_X15_Y5_N0
--operation mode is arithmetic

D1L98_cout_0 = D1_tmr_high[0];
D1L98 = CARRY(D1L98_cout_0);

--D1L29 is timer:inst2|add_44~1COUT1COUT1COUT1 at LC_X15_Y5_N0
--operation mode is arithmetic

D1L29_cout_1 = D1_tmr_high[0];
D1L29 = CARRY(D1L29_cout_1);


--D1L39 is timer:inst2|add_44~2 at LC_X15_Y5_N1
--operation mode is arithmetic

D1L39 = D1_tmr_high[1] $ !D1L98;

--D1L79 is timer:inst2|add_44~2COUT0COUT0COUT0 at LC_X15_Y5_N1
--operation mode is arithmetic

D1L79_cout_0 = !D1_tmr_high[1] & !D1L98;
D1L79 = CARRY(D1L79_cout_0);

--D1L001 is timer:inst2|add_44~2COUT1COUT1COUT1 at LC_X15_Y5_N1
--operation mode is arithmetic

D1L001_cout_1 = !D1_tmr_high[1] & !D1L29;
D1L001 = CARRY(D1L001_cout_1);


--D1L101 is timer:inst2|add_44~3 at LC_X15_Y5_N2
--operation mode is arithmetic

D1L101 = D1_tmr_high[2] $ D1L79;

--D1L501 is timer:inst2|add_44~3COUT0COUT0COUT0 at LC_X15_Y5_N2
--operation mode is arithmetic

D1L501_cout_0 = D1_tmr_high[2] # !D1L79;
D1L501 = CARRY(D1L501_cout_0);

--D1L801 is timer:inst2|add_44~3COUT1COUT1COUT1 at LC_X15_Y5_N2
--operation mode is arithmetic

D1L801_cout_1 = D1_tmr_high[2] # !D1L001;
D1L801 = CARRY(D1L801_cout_1);


--D1L901 is timer:inst2|add_44~4 at LC_X15_Y5_N3
--operation mode is arithmetic

D1L901 = D1_tmr_high[3] $ !D1L501;

--D1L211 is timer:inst2|add_44~4COUT0COUT0 at LC_X15_Y5_N3
--operation mode is arithmetic

D1L211_cout_0 = !D1_tmr_high[3] & !D1L501;
D1L211 = CARRY(D1L211_cout_0);

--D1L411 is timer:inst2|add_44~4COUT1COUT1 at LC_X15_Y5_N3
--operation mode is arithmetic

D1L411_cout_1 = !D1_tmr_high[3] & !D1L801;
D1L411 = CARRY(D1L411_cout_1);


--D1L511 is timer:inst2|add_44~5 at LC_X15_Y5_N4
--operation mode is arithmetic

D1L511 = D1_tmr_high[4] $ D1L211;

--D1L611 is timer:inst2|add_44~5COUT at LC_X15_Y5_N4
--operation mode is arithmetic

D1L611 = D1L711;


--D1L911 is timer:inst2|add_44~6 at LC_X15_Y5_N5
--operation mode is arithmetic

D1L911_carry_eqn = (!D1L611 & GND) # (D1L611 & VCC);
D1L911 = D1_tmr_high[5] $ !D1L911_carry_eqn;

--D1L321 is timer:inst2|add_44~6COUT0COUT0COUT0 at LC_X15_Y5_N5
--operation mode is arithmetic

D1L321_cout_0 = !D1_tmr_high[5] & VCC;
D1L321 = CARRY(D1L321_cout_0);

--D1L621 is timer:inst2|add_44~6COUT1COUT1COUT1 at LC_X15_Y5_N5
--operation mode is arithmetic

D1L621_cout_1 = !D1_tmr_high[5] & GND;
D1L621 = CARRY(D1L621_cout_1);


--D1L721 is timer:inst2|add_44~7 at LC_X15_Y5_N6
--operation mode is arithmetic

D1L721_carry_eqn = (!D1L611 & D1L321) # (D1L611 & D1L621);
D1L721 = D1_tmr_high[6] $ D1L721_carry_eqn;

--D1L131 is timer:inst2|add_44~7COUT0COUT0COUT0 at LC_X15_Y5_N6
--operation mode is arithmetic

D1L131_cout_0 = D1_tmr_high[6] # !D1L321;
D1L131 = CARRY(D1L131_cout_0);

--D1L431 is timer:inst2|add_44~7COUT1COUT1COUT1 at LC_X15_Y5_N6
--operation mode is arithmetic

D1L431_cout_1 = D1_tmr_high[6] # !D1L621;
D1L431 = CARRY(D1L431_cout_1);


--D1L531 is timer:inst2|add_44~8 at LC_X15_Y5_N7
--operation mode is normal

D1L531_carry_eqn = (!D1L611 & D1L131) # (D1L611 & D1L431);
D1L531 = D1L531_carry_eqn $ !D1_tmr_high[7];


--M1L13 is cpu:inst|cpu_du:I3|add_99~0 at LC_X9_Y5_N0
--operation mode is arithmetic

M1L13 = M1_acc_c[0] $ M1L051;

--M1L53 is cpu:inst|cpu_du:I3|add_99~0COUT0COUT0COUT0 at LC_X9_Y5_N0
--operation mode is arithmetic

M1L53_cout_0 = M1_acc_c[0] & M1L051;
M1L53 = CARRY(M1L53_cout_0);

--M1L83 is cpu:inst|cpu_du:I3|add_99~0COUT1COUT1COUT1 at LC_X9_Y5_N0
--operation mode is arithmetic

M1L83_cout_1 = M1_acc_c[0] & M1L051;
M1L83 = CARRY(M1L83_cout_1);


--M1L93 is cpu:inst|cpu_du:I3|add_99~1 at LC_X9_Y5_N1
--operation mode is arithmetic

M1L93 = M1_acc_c[1] $ M1L251 $ M1L53;

--M1L34 is cpu:inst|cpu_du:I3|add_99~1COUT0COUT0COUT0 at LC_X9_Y5_N1
--operation mode is arithmetic

M1L34_cout_0 = M1_acc_c[1] & !M1L251 & !M1L53 # !M1_acc_c[1] & (!M1L53 # !M1L251);
M1L34 = CARRY(M1L34_cout_0);

--M1L64 is cpu:inst|cpu_du:I3|add_99~1COUT1COUT1COUT1 at LC_X9_Y5_N1
--operation mode is arithmetic

M1L64_cout_1 = M1_acc_c[1] & !M1L251 & !M1L83 # !M1_acc_c[1] & (!M1L83 # !M1L251);
M1L64 = CARRY(M1L64_cout_1);


--M1L74 is cpu:inst|cpu_du:I3|add_99~2 at LC_X9_Y5_N2
--operation mode is arithmetic

M1L74 = M1L451 $ M1_acc_c[2] $ !M1L34;

--M1L15 is cpu:inst|cpu_du:I3|add_99~2COUT0COUT0COUT0 at LC_X9_Y5_N2
--operation mode is arithmetic

M1L15_cout_0 = M1L451 & (M1_acc_c[2] # !M1L34) # !M1L451 & M1_acc_c[2] & !M1L34;
M1L15 = CARRY(M1L15_cout_0);

--M1L45 is cpu:inst|cpu_du:I3|add_99~2COUT1COUT1COUT1 at LC_X9_Y5_N2
--operation mode is arithmetic

M1L45_cout_1 = M1L451 & (M1_acc_c[2] # !M1L64) # !M1L451 & M1_acc_c[2] & !M1L64;
M1L45 = CARRY(M1L45_cout_1);


--M1L55 is cpu:inst|cpu_du:I3|add_99~3 at LC_X9_Y5_N3
--operation mode is arithmetic

M1L55 = M1_acc_c[3] $ M1L651 $ M1L15;

--M1L85 is cpu:inst|cpu_du:I3|add_99~3COUT0COUT0 at LC_X9_Y5_N3
--operation mode is arithmetic

M1L85_cout_0 = M1_acc_c[3] & !M1L651 & !M1L15 # !M1_acc_c[3] & (!M1L15 # !M1L651);
M1L85 = CARRY(M1L85_cout_0);

--M1L06 is cpu:inst|cpu_du:I3|add_99~3COUT1COUT1 at LC_X9_Y5_N3
--operation mode is arithmetic

M1L06_cout_1 = M1_acc_c[3] & !M1L651 & !M1L45 # !M1_acc_c[3] & (!M1L45 # !M1L651);
M1L06 = CARRY(M1L06_cout_1);


--M1L16 is cpu:inst|cpu_du:I3|add_99~4 at LC_X9_Y5_N4
--operation mode is arithmetic

M1L16 = M1_acc_c[4] $ M1L851 $ !M1L85;

--M1L26 is cpu:inst|cpu_du:I3|add_99~4COUT at LC_X9_Y5_N4
--operation mode is arithmetic

M1L26 = M1L36;


--M1L56 is cpu:inst|cpu_du:I3|add_99~5 at LC_X9_Y5_N5
--operation mode is arithmetic

M1L56_carry_eqn = (!M1L26 & GND) # (M1L26 & VCC);
M1L56 = M1_acc_c[5] $ M1L061 $ M1L56_carry_eqn;

--M1L96 is cpu:inst|cpu_du:I3|add_99~5COUT0COUT0COUT0 at LC_X9_Y5_N5
--operation mode is arithmetic

M1L96_cout_0 = M1_acc_c[5] & !M1L061 & VCC # !M1_acc_c[5] & (VCC # !M1L061);
M1L96 = CARRY(M1L96_cout_0);

--M1L27 is cpu:inst|cpu_du:I3|add_99~5COUT1COUT1COUT1 at LC_X9_Y5_N5
--operation mode is arithmetic

M1L27_cout_1 = M1_acc_c[5] & !M1L061 & GND # !M1_acc_c[5] & (GND # !M1L061);
M1L27 = CARRY(M1L27_cout_1);


--M1L37 is cpu:inst|cpu_du:I3|add_99~6 at LC_X9_Y5_N6
--operation mode is arithmetic

M1L37_carry_eqn = (!M1L26 & M1L96) # (M1L26 & M1L27);
M1L37 = M1_acc_c[6] $ M1L261 $ !M1L37_carry_eqn;

--M1L77 is cpu:inst|cpu_du:I3|add_99~6COUT0COUT0COUT0 at LC_X9_Y5_N6
--operation mode is arithmetic

M1L77_cout_0 = M1_acc_c[6] & (M1L261 # !M1L96) # !M1_acc_c[6] & M1L261 & !M1L96;
M1L77 = CARRY(M1L77_cout_0);

--M1L08 is cpu:inst|cpu_du:I3|add_99~6COUT1COUT1COUT1 at LC_X9_Y5_N6
--operation mode is arithmetic

M1L08_cout_1 = M1_acc_c[6] & (M1L261 # !M1L27) # !M1_acc_c[6] & M1L261 & !M1L27;
M1L08 = CARRY(M1L08_cout_1);


--M1L18 is cpu:inst|cpu_du:I3|add_99~7 at LC_X9_Y5_N7
--operation mode is arithmetic

M1L18_carry_eqn = (!M1L26 & M1L77) # (M1L26 & M1L08);
M1L18 = M1_acc_c[7] $ M1L461 $ M1L18_carry_eqn;

--M1L58 is cpu:inst|cpu_du:I3|add_99~7COUT0COUT0COUT0 at LC_X9_Y5_N7
--operation mode is arithmetic

M1L58_cout_0 = M1_acc_c[7] & !M1L461 & !M1L77 # !M1_acc_c[7] & (!M1L77 # !M1L461);
M1L58 = CARRY(M1L58_cout_0);

--M1L88 is cpu:inst|cpu_du:I3|add_99~7COUT1COUT1COUT1 at LC_X9_Y5_N7
--operation mode is arithmetic

M1L88_cout_1 = M1_acc_c[7] & !M1L461 & !M1L08 # !M1_acc_c[7] & (!M1L08 # !M1L461);
M1L88 = CARRY(M1L88_cout_1);


--M1L98 is cpu:inst|cpu_du:I3|add_99~8 at LC_X9_Y5_N8
--operation mode is normal

M1L98_carry_eqn = (!M1L26 & M1L58) # (M1L26 & M1L88);
M1L98 = !M1L98_carry_eqn;


--M1L09 is cpu:inst|cpu_du:I3|add_117~1 at LC_X10_Y5_N0
--operation mode is arithmetic

M1L09 = M1L051 $ M1_acc_c[0];

--M1L49 is cpu:inst|cpu_du:I3|add_117~1COUT0COUT0COUT0 at LC_X10_Y5_N0
--operation mode is arithmetic

M1L49_cout_0 = M1_acc_c[0] # !M1L051;
M1L49 = CARRY(M1L49_cout_0);

--M1L79 is cpu:inst|cpu_du:I3|add_117~1COUT1COUT1COUT1 at LC_X10_Y5_N0
--operation mode is arithmetic

M1L79_cout_1 = M1_acc_c[0] # !M1L051;
M1L79 = CARRY(M1L79_cout_1);


--M1L89 is cpu:inst|cpu_du:I3|add_117~2 at LC_X10_Y5_N1
--operation mode is arithmetic

M1L89 = M1_acc_c[1] $ M1L251 $ !M1L49;

--M1L201 is cpu:inst|cpu_du:I3|add_117~2COUT0COUT0COUT0 at LC_X10_Y5_N1
--operation mode is arithmetic

M1L201_cout_0 = M1_acc_c[1] & M1L251 & !M1L49 # !M1_acc_c[1] & (M1L251 # !M1L49);
M1L201 = CARRY(M1L201_cout_0);

--M1L501 is cpu:inst|cpu_du:I3|add_117~2COUT1COUT1COUT1 at LC_X10_Y5_N1
--operation mode is arithmetic

M1L501_cout_1 = M1_acc_c[1] & M1L251 & !M1L79 # !M1_acc_c[1] & (M1L251 # !M1L79);
M1L501 = CARRY(M1L501_cout_1);


--M1L601 is cpu:inst|cpu_du:I3|add_117~3 at LC_X10_Y5_N2
--operation mode is arithmetic

M1L601 = M1_acc_c[2] $ M1L451 $ M1L201;

--M1L011 is cpu:inst|cpu_du:I3|add_117~3COUT0COUT0COUT0 at LC_X10_Y5_N2
--operation mode is arithmetic

M1L011_cout_0 = M1_acc_c[2] & (!M1L201 # !M1L451) # !M1_acc_c[2] & !M1L451 & !M1L201;
M1L011 = CARRY(M1L011_cout_0);

--M1L311 is cpu:inst|cpu_du:I3|add_117~3COUT1COUT1COUT1 at LC_X10_Y5_N2
--operation mode is arithmetic

M1L311_cout_1 = M1_acc_c[2] & (!M1L501 # !M1L451) # !M1_acc_c[2] & !M1L451 & !M1L501;
M1L311 = CARRY(M1L311_cout_1);


--M1L411 is cpu:inst|cpu_du:I3|add_117~4 at LC_X10_Y5_N3
--operation mode is arithmetic

M1L411 = M1_acc_c[3] $ M1L651 $ !M1L011;

--M1L711 is cpu:inst|cpu_du:I3|add_117~4COUT0COUT0 at LC_X10_Y5_N3
--operation mode is arithmetic

M1L711_cout_0 = M1_acc_c[3] & M1L651 & !M1L011 # !M1_acc_c[3] & (M1L651 # !M1L011);
M1L711 = CARRY(M1L711_cout_0);

--M1L911 is cpu:inst|cpu_du:I3|add_117~4COUT1COUT1 at LC_X10_Y5_N3
--operation mode is arithmetic

M1L911_cout_1 = M1_acc_c[3] & M1L651 & !M1L311 # !M1_acc_c[3] & (M1L651 # !M1L311);
M1L911 = CARRY(M1L911_cout_1);


--M1L021 is cpu:inst|cpu_du:I3|add_117~5 at LC_X10_Y5_N4
--operation mode is arithmetic

M1L021 = M1L851 $ M1_acc_c[4] $ M1L711;

--M1L121 is cpu:inst|cpu_du:I3|add_117~5COUT at LC_X10_Y5_N4
--operation mode is arithmetic

M1L121 = M1L221;


--M1L421 is cpu:inst|cpu_du:I3|add_117~6 at LC_X10_Y5_N5
--operation mode is arithmetic

M1L421_carry_eqn = (!M1L121 & GND) # (M1L121 & VCC);
M1L421 = M1L061 $ M1_acc_c[5] $ !M1L421_carry_eqn;

--M1L821 is cpu:inst|cpu_du:I3|add_117~6COUT0COUT0COUT0 at LC_X10_Y5_N5
--operation mode is arithmetic

M1L821_cout_0 = M1L061 & (VCC # !M1_acc_c[5]) # !M1L061 & !M1_acc_c[5] & VCC;
M1L821 = CARRY(M1L821_cout_0);

--M1L131 is cpu:inst|cpu_du:I3|add_117~6COUT1COUT1COUT1 at LC_X10_Y5_N5
--operation mode is arithmetic

M1L131_cout_1 = M1L061 & (GND # !M1_acc_c[5]) # !M1L061 & !M1_acc_c[5] & GND;
M1L131 = CARRY(M1L131_cout_1);


--M1L231 is cpu:inst|cpu_du:I3|add_117~7 at LC_X10_Y5_N6
--operation mode is arithmetic

M1L231_carry_eqn = (!M1L121 & M1L821) # (M1L121 & M1L131);
M1L231 = M1_acc_c[6] $ M1L261 $ M1L231_carry_eqn;

--M1L631 is cpu:inst|cpu_du:I3|add_117~7COUT0COUT0COUT0 at LC_X10_Y5_N6
--operation mode is arithmetic

M1L631_cout_0 = M1_acc_c[6] & (!M1L821 # !M1L261) # !M1_acc_c[6] & !M1L261 & !M1L821;
M1L631 = CARRY(M1L631_cout_0);

--M1L931 is cpu:inst|cpu_du:I3|add_117~7COUT1COUT1COUT1 at LC_X10_Y5_N6
--operation mode is arithmetic

M1L931_cout_1 = M1_acc_c[6] & (!M1L131 # !M1L261) # !M1_acc_c[6] & !M1L261 & !M1L131;
M1L931 = CARRY(M1L931_cout_1);


--M1L041 is cpu:inst|cpu_du:I3|add_117~8 at LC_X10_Y5_N7
--operation mode is arithmetic

M1L041_carry_eqn = (!M1L121 & M1L631) # (M1L121 & M1L931);
M1L041 = M1_acc_c[7] $ M1L461 $ !M1L041_carry_eqn;

--M1L441 is cpu:inst|cpu_du:I3|add_117~8COUT0COUT0COUT0 at LC_X10_Y5_N7
--operation mode is arithmetic

M1L441_cout_0 = M1_acc_c[7] & M1L461 & !M1L631 # !M1_acc_c[7] & (M1L461 # !M1L631);
M1L441 = CARRY(M1L441_cout_0);

--M1L741 is cpu:inst|cpu_du:I3|add_117~8COUT1COUT1COUT1 at LC_X10_Y5_N7
--operation mode is arithmetic

M1L741_cout_1 = M1_acc_c[7] & M1L461 & !M1L931 # !M1_acc_c[7] & (M1L461 # !M1L931);
M1L741 = CARRY(M1L741_cout_1);


--M1L841 is cpu:inst|cpu_du:I3|add_117~9 at LC_X10_Y5_N8
--operation mode is normal

M1L841_carry_eqn = (!M1L121 & M1L441) # (M1L121 & M1L741);
M1L841 = !M1L841_carry_eqn;


--C1L1 is tx_uart:inst1|add_7~1 at LC_X18_Y7_N0
--operation mode is arithmetic

C1L1 = !C1_tx_clk_count[0];

--C1L5 is tx_uart:inst1|add_7~1COUT0COUT0COUT0 at LC_X18_Y7_N0
--operation mode is arithmetic

C1L5_cout_0 = C1_tx_clk_count[0];
C1L5 = CARRY(C1L5_cout_0);

--C1L8 is tx_uart:inst1|add_7~1COUT1COUT1COUT1 at LC_X18_Y7_N0
--operation mode is arithmetic

C1L8_cout_1 = C1_tx_clk_count[0];
C1L8 = CARRY(C1L8_cout_1);


--C1L9 is tx_uart:inst1|add_7~2 at LC_X18_Y7_N1
--operation mode is arithmetic

C1L9 = C1_tx_clk_count[1] $ !C1L5;

--C1L31 is tx_uart:inst1|add_7~2COUT0COUT0COUT0 at LC_X18_Y7_N1
--operation mode is arithmetic

C1L31_cout_0 = !C1_tx_clk_count[1] & !C1L5;
C1L31 = CARRY(C1L31_cout_0);

--C1L61 is tx_uart:inst1|add_7~2COUT1COUT1COUT1 at LC_X18_Y7_N1
--operation mode is arithmetic

C1L61_cout_1 = !C1_tx_clk_count[1] & !C1L8;
C1L61 = CARRY(C1L61_cout_1);


--C1L71 is tx_uart:inst1|add_7~3 at LC_X18_Y7_N2
--operation mode is arithmetic

C1L71 = C1_tx_clk_count[2] $ C1L31;

--C1L12 is tx_uart:inst1|add_7~3COUT0COUT0COUT0 at LC_X18_Y7_N2
--operation mode is arithmetic

C1L12_cout_0 = C1_tx_clk_count[2] # !C1L31;
C1L12 = CARRY(C1L12_cout_0);

--C1L42 is tx_uart:inst1|add_7~3COUT1COUT1COUT1 at LC_X18_Y7_N2
--operation mode is arithmetic

C1L42_cout_1 = C1_tx_clk_count[2] # !C1L61;
C1L42 = CARRY(C1L42_cout_1);


--C1L52 is tx_uart:inst1|add_7~4 at LC_X18_Y7_N3
--operation mode is arithmetic

C1L52 = C1_tx_clk_count[3] $ !C1L12;

--C1L82 is tx_uart:inst1|add_7~4COUT0COUT0 at LC_X18_Y7_N3
--operation mode is arithmetic

C1L82_cout_0 = !C1_tx_clk_count[3] & !C1L12;
C1L82 = CARRY(C1L82_cout_0);

--C1L03 is tx_uart:inst1|add_7~4COUT1COUT1 at LC_X18_Y7_N3
--operation mode is arithmetic

C1L03_cout_1 = !C1_tx_clk_count[3] & !C1L42;
C1L03 = CARRY(C1L03_cout_1);


--C1L13 is tx_uart:inst1|add_7~5 at LC_X18_Y7_N4
--operation mode is arithmetic

C1L13 = C1_tx_clk_count[4] $ C1L82;

--C1L23 is tx_uart:inst1|add_7~5COUT at LC_X18_Y7_N4
--operation mode is arithmetic

C1L23 = C1L33;


--C1L53 is tx_uart:inst1|add_7~6 at LC_X18_Y7_N5
--operation mode is arithmetic

C1L53_carry_eqn = (!C1L23 & GND) # (C1L23 & VCC);
C1L53 = C1_tx_clk_count[5] $ !C1L53_carry_eqn;

--C1L93 is tx_uart:inst1|add_7~6COUT0COUT0COUT0 at LC_X18_Y7_N5
--operation mode is arithmetic

C1L93_cout_0 = !C1_tx_clk_count[5] & VCC;
C1L93 = CARRY(C1L93_cout_0);

--C1L24 is tx_uart:inst1|add_7~6COUT1COUT1COUT1 at LC_X18_Y7_N5
--operation mode is arithmetic

C1L24_cout_1 = !C1_tx_clk_count[5] & GND;
C1L24 = CARRY(C1L24_cout_1);


--C1L34 is tx_uart:inst1|add_7~7 at LC_X18_Y7_N6
--operation mode is arithmetic

C1L34_carry_eqn = (!C1L23 & C1L93) # (C1L23 & C1L24);
C1L34 = C1_tx_clk_count[6] $ C1L34_carry_eqn;

--C1L74 is tx_uart:inst1|add_7~7COUT0COUT0COUT0 at LC_X18_Y7_N6
--operation mode is arithmetic

C1L74_cout_0 = C1_tx_clk_count[6] # !C1L93;
C1L74 = CARRY(C1L74_cout_0);

--C1L05 is tx_uart:inst1|add_7~7COUT1COUT1COUT1 at LC_X18_Y7_N6
--operation mode is arithmetic

C1L05_cout_1 = C1_tx_clk_count[6] # !C1L24;
C1L05 = CARRY(C1L05_cout_1);


--C1L15 is tx_uart:inst1|add_7~8 at LC_X18_Y7_N7
--operation mode is normal

C1L15_carry_eqn = (!C1L23 & C1L74) # (C1L23 & C1L05);
C1L15 = C1L15_carry_eqn $ !C1_tx_clk_count[7];


--C1L58 is tx_uart:inst1|add_152~1 at LC_X20_Y5_N4
--operation mode is arithmetic

C1L58 = !C1L492 & !C1_tx_bit_count[0];

--C1L68 is tx_uart:inst1|add_152~1COUT at LC_X20_Y5_N4
--operation mode is arithmetic

C1L68 = CARRY(C1L492 # C1_tx_bit_count[0]);


--C1L78 is tx_uart:inst1|add_152~2 at LC_X20_Y5_N5
--operation mode is arithmetic

C1L78_carry_eqn = C1L68;
C1L78 = C1L603 $ !C1L78_carry_eqn;

--C1L19 is tx_uart:inst1|add_152~2COUT0COUT0COUT0 at LC_X20_Y5_N5
--operation mode is arithmetic

C1L19_cout_0 = !C1L603 & VCC;
C1L19 = CARRY(C1L19_cout_0);

--C1L49 is tx_uart:inst1|add_152~2COUT1COUT1COUT1 at LC_X20_Y5_N5
--operation mode is arithmetic

C1L49_cout_1 = !C1L603 & GND;
C1L49 = CARRY(C1L49_cout_1);


--C1L59 is tx_uart:inst1|add_152~3 at LC_X20_Y5_N6
--operation mode is arithmetic

C1L59_carry_eqn = (!C1L68 & C1L19) # (C1L68 & C1L49);
C1L59 = C1L703 $ C1L59_carry_eqn;

--C1L99 is tx_uart:inst1|add_152~3COUT0COUT0COUT0 at LC_X20_Y5_N6
--operation mode is arithmetic

C1L99_cout_0 = C1L703 # !C1L19;
C1L99 = CARRY(C1L99_cout_0);

--C1L201 is tx_uart:inst1|add_152~3COUT1COUT1COUT1 at LC_X20_Y5_N6
--operation mode is arithmetic

C1L201_cout_1 = C1L703 # !C1L49;
C1L201 = CARRY(C1L201_cout_1);


--C1L301 is tx_uart:inst1|add_152~4 at LC_X20_Y5_N7
--operation mode is arithmetic

C1L301_carry_eqn = (!C1L68 & C1L99) # (C1L68 & C1L201);
C1L301 = C1L301_carry_eqn $ (!C1L492 & !C1_tx_bit_count[3]);

--C1L701 is tx_uart:inst1|add_152~4COUT0COUT0COUT0 at LC_X20_Y5_N7
--operation mode is arithmetic

C1L701_cout_0 = !C1L492 & !C1_tx_bit_count[3] & !C1L99;
C1L701 = CARRY(C1L701_cout_0);

--C1L011 is tx_uart:inst1|add_152~4COUT1COUT1COUT1 at LC_X20_Y5_N7
--operation mode is arithmetic

C1L011_cout_1 = !C1L492 & !C1_tx_bit_count[3] & !C1L201;
C1L011 = CARRY(C1L011_cout_1);


--C1L111 is tx_uart:inst1|add_152~5 at LC_X20_Y5_N8
--operation mode is arithmetic

C1L111_carry_eqn = (!C1L68 & C1L701) # (C1L68 & C1L011);
C1L111 = C1L803 $ C1L111_carry_eqn;

--C1L511 is tx_uart:inst1|add_152~5COUT0COUT0COUT0 at LC_X20_Y5_N8
--operation mode is arithmetic

C1L511_cout_0 = C1L803 # !C1L701;
C1L511 = CARRY(C1L511_cout_0);

--C1L811 is tx_uart:inst1|add_152~5COUT1COUT1COUT1 at LC_X20_Y5_N8
--operation mode is arithmetic

C1L811_cout_1 = C1L803 # !C1L011;
C1L811 = CARRY(C1L811_cout_1);


--C1L911 is tx_uart:inst1|add_152~6 at LC_X20_Y5_N9
--operation mode is arithmetic

C1L911_carry_eqn = (!C1L68 & C1L511) # (C1L68 & C1L811);
C1L911 = C1L903 $ !C1L911_carry_eqn;

--C1L021 is tx_uart:inst1|add_152~6COUT at LC_X20_Y5_N9
--operation mode is arithmetic

C1L021_carry_eqn = (!C1L68 & C1L511) # (C1L68 & C1L811);
C1L021 = CARRY(!C1L903 & !C1L021_carry_eqn);


--C1L121 is tx_uart:inst1|add_152~7 at LC_X20_Y4_N0
--operation mode is arithmetic

C1L121_carry_eqn = C1L021;
C1L121 = C1L013 $ C1L121_carry_eqn;

--C1L521 is tx_uart:inst1|add_152~7COUT0COUT0COUT0 at LC_X20_Y4_N0
--operation mode is arithmetic

C1L521_cout_0 = C1L013 # VCC;
C1L521 = CARRY(C1L521_cout_0);

--C1L821 is tx_uart:inst1|add_152~7COUT1COUT1COUT1 at LC_X20_Y4_N0
--operation mode is arithmetic

C1L821_cout_1 = C1L013 # GND;
C1L821 = CARRY(C1L821_cout_1);


--C1L921 is tx_uart:inst1|add_152~8 at LC_X20_Y4_N1
--operation mode is arithmetic

C1L921_carry_eqn = (!C1L021 & C1L521) # (C1L021 & C1L821);
C1L921 = C1L113 $ !C1L921_carry_eqn;

--C1L331 is tx_uart:inst1|add_152~8COUT0COUT0COUT0 at LC_X20_Y4_N1
--operation mode is arithmetic

C1L331_cout_0 = !C1L113 & !C1L521;
C1L331 = CARRY(C1L331_cout_0);

--C1L631 is tx_uart:inst1|add_152~8COUT1COUT1COUT1 at LC_X20_Y4_N1
--operation mode is arithmetic

C1L631_cout_1 = !C1L113 & !C1L821;
C1L631 = CARRY(C1L631_cout_1);


--C1L731 is tx_uart:inst1|add_152~9 at LC_X20_Y4_N2
--operation mode is arithmetic

C1L731_carry_eqn = (!C1L021 & C1L331) # (C1L021 & C1L631);
C1L731 = C1L213 $ C1L731_carry_eqn;

--C1L141 is tx_uart:inst1|add_152~9COUT0COUT0COUT0 at LC_X20_Y4_N2
--operation mode is arithmetic

C1L141_cout_0 = C1L213 # !C1L331;
C1L141 = CARRY(C1L141_cout_0);

--C1L441 is tx_uart:inst1|add_152~9COUT1COUT1COUT1 at LC_X20_Y4_N2
--operation mode is arithmetic

C1L441_cout_1 = C1L213 # !C1L631;
C1L441 = CARRY(C1L441_cout_1);


--C1L541 is tx_uart:inst1|add_152~10 at LC_X20_Y4_N3
--operation mode is arithmetic

C1L541_carry_eqn = (!C1L021 & C1L141) # (C1L021 & C1L441);
C1L541 = C1L313 $ !C1L541_carry_eqn;

--C1L941 is tx_uart:inst1|add_152~10COUT0COUT0COUT0 at LC_X20_Y4_N3
--operation mode is arithmetic

C1L941_cout_0 = !C1L313 & !C1L141;
C1L941 = CARRY(C1L941_cout_0);

--C1L251 is tx_uart:inst1|add_152~10COUT1COUT1COUT1 at LC_X20_Y4_N3
--operation mode is arithmetic

C1L251_cout_1 = !C1L313 & !C1L441;
C1L251 = CARRY(C1L251_cout_1);


--C1L351 is tx_uart:inst1|add_152~11 at LC_X20_Y4_N4
--operation mode is arithmetic

C1L351_carry_eqn = (!C1L021 & C1L941) # (C1L021 & C1L251);
C1L351 = C1L413 $ C1L351_carry_eqn;

--C1L451 is tx_uart:inst1|add_152~11COUT at LC_X20_Y4_N4
--operation mode is arithmetic

C1L451_carry_eqn = (!C1L021 & C1L941) # (C1L021 & C1L251);
C1L451 = CARRY(C1L413 # !C1L451_carry_eqn);


--C1L551 is tx_uart:inst1|add_152~12 at LC_X20_Y4_N5
--operation mode is arithmetic

C1L551_carry_eqn = C1L451;
C1L551 = C1L513 $ !C1L551_carry_eqn;

--C1L951 is tx_uart:inst1|add_152~12COUT0COUT0COUT0 at LC_X20_Y4_N5
--operation mode is arithmetic

C1L951_cout_0 = !C1L513 & VCC;
C1L951 = CARRY(C1L951_cout_0);

--C1L261 is tx_uart:inst1|add_152~12COUT1COUT1COUT1 at LC_X20_Y4_N5
--operation mode is arithmetic

C1L261_cout_1 = !C1L513 & GND;
C1L261 = CARRY(C1L261_cout_1);


--C1L361 is tx_uart:inst1|add_152~13 at LC_X20_Y4_N6
--operation mode is arithmetic

C1L361_carry_eqn = (!C1L451 & C1L951) # (C1L451 & C1L261);
C1L361 = C1L613 $ C1L361_carry_eqn;

--C1L761 is tx_uart:inst1|add_152~13COUT0COUT0COUT0 at LC_X20_Y4_N6
--operation mode is arithmetic

C1L761_cout_0 = C1L613 # !C1L951;
C1L761 = CARRY(C1L761_cout_0);

--C1L071 is tx_uart:inst1|add_152~13COUT1COUT1COUT1 at LC_X20_Y4_N6
--operation mode is arithmetic

C1L071_cout_1 = C1L613 # !C1L261;
C1L071 = CARRY(C1L071_cout_1);


--C1L171 is tx_uart:inst1|add_152~14 at LC_X20_Y4_N7
--operation mode is arithmetic

C1L171_carry_eqn = (!C1L451 & C1L761) # (C1L451 & C1L071);
C1L171 = C1L713 $ !C1L171_carry_eqn;

--C1L571 is tx_uart:inst1|add_152~14COUT0COUT0COUT0 at LC_X20_Y4_N7
--operation mode is arithmetic

C1L571_cout_0 = !C1L713 & !C1L761;
C1L571 = CARRY(C1L571_cout_0);

--C1L871 is tx_uart:inst1|add_152~14COUT1COUT1COUT1 at LC_X20_Y4_N7
--operation mode is arithmetic

C1L871_cout_1 = !C1L713 & !C1L071;
C1L871 = CARRY(C1L871_cout_1);


--C1L971 is tx_uart:inst1|add_152~15 at LC_X20_Y4_N8
--operation mode is arithmetic

C1L971_carry_eqn = (!C1L451 & C1L571) # (C1L451 & C1L871);
C1L971 = C1L813 $ C1L971_carry_eqn;

--C1L381 is tx_uart:inst1|add_152~15COUT0COUT0COUT0 at LC_X20_Y4_N8
--operation mode is arithmetic

C1L381_cout_0 = C1L813 # !C1L571;
C1L381 = CARRY(C1L381_cout_0);

--C1L681 is tx_uart:inst1|add_152~15COUT1COUT1COUT1 at LC_X20_Y4_N8
--operation mode is arithmetic

C1L681_cout_1 = C1L813 # !C1L871;
C1L681 = CARRY(C1L681_cout_1);


--C1L781 is tx_uart:inst1|add_152~16 at LC_X20_Y4_N9
--operation mode is arithmetic

C1L781_carry_eqn = (!C1L451 & C1L381) # (C1L451 & C1L681);
C1L781 = C1L913 $ !C1L781_carry_eqn;

--C1L881 is tx_uart:inst1|add_152~16COUT at LC_X20_Y4_N9
--operation mode is arithmetic

C1L881_carry_eqn = (!C1L451 & C1L381) # (C1L451 & C1L681);
C1L881 = CARRY(!C1L913 & !C1L881_carry_eqn);


--C1L981 is tx_uart:inst1|add_152~17 at LC_X20_Y3_N0
--operation mode is arithmetic

C1L981_carry_eqn = C1L881;
C1L981 = C1L023 $ C1L981_carry_eqn;

--C1L391 is tx_uart:inst1|add_152~17COUT0COUT0COUT0 at LC_X20_Y3_N0
--operation mode is arithmetic

C1L391_cout_0 = C1L023 # VCC;
C1L391 = CARRY(C1L391_cout_0);

--C1L691 is tx_uart:inst1|add_152~17COUT1COUT1COUT1 at LC_X20_Y3_N0
--operation mode is arithmetic

C1L691_cout_1 = C1L023 # GND;
C1L691 = CARRY(C1L691_cout_1);


--C1L791 is tx_uart:inst1|add_152~18 at LC_X20_Y3_N1
--operation mode is arithmetic

C1L791_carry_eqn = (!C1L881 & C1L391) # (C1L881 & C1L691);
C1L791 = C1L123 $ !C1L791_carry_eqn;

--C1L102 is tx_uart:inst1|add_152~18COUT0COUT0COUT0 at LC_X20_Y3_N1
--operation mode is arithmetic

C1L102_cout_0 = !C1L123 & !C1L391;
C1L102 = CARRY(C1L102_cout_0);

--C1L402 is tx_uart:inst1|add_152~18COUT1COUT1COUT1 at LC_X20_Y3_N1
--operation mode is arithmetic

C1L402_cout_1 = !C1L123 & !C1L691;
C1L402 = CARRY(C1L402_cout_1);


--C1L502 is tx_uart:inst1|add_152~19 at LC_X20_Y3_N2
--operation mode is arithmetic

C1L502_carry_eqn = (!C1L881 & C1L102) # (C1L881 & C1L402);
C1L502 = C1L223 $ C1L502_carry_eqn;

--C1L902 is tx_uart:inst1|add_152~19COUT0COUT0COUT0 at LC_X20_Y3_N2
--operation mode is arithmetic

C1L902_cout_0 = C1L223 # !C1L102;
C1L902 = CARRY(C1L902_cout_0);

--C1L212 is tx_uart:inst1|add_152~19COUT1COUT1COUT1 at LC_X20_Y3_N2
--operation mode is arithmetic

C1L212_cout_1 = C1L223 # !C1L402;
C1L212 = CARRY(C1L212_cout_1);


--C1L312 is tx_uart:inst1|add_152~20 at LC_X20_Y3_N3
--operation mode is arithmetic

C1L312_carry_eqn = (!C1L881 & C1L902) # (C1L881 & C1L212);
C1L312 = C1L323 $ !C1L312_carry_eqn;

--C1L712 is tx_uart:inst1|add_152~20COUT0COUT0COUT0 at LC_X20_Y3_N3
--operation mode is arithmetic

C1L712_cout_0 = !C1L323 & !C1L902;
C1L712 = CARRY(C1L712_cout_0);

--C1L022 is tx_uart:inst1|add_152~20COUT1COUT1COUT1 at LC_X20_Y3_N3
--operation mode is arithmetic

C1L022_cout_1 = !C1L323 & !C1L212;
C1L022 = CARRY(C1L022_cout_1);


--C1L122 is tx_uart:inst1|add_152~21 at LC_X20_Y3_N4
--operation mode is arithmetic

C1L122_carry_eqn = (!C1L881 & C1L712) # (C1L881 & C1L022);
C1L122 = C1L423 $ C1L122_carry_eqn;

--C1L222 is tx_uart:inst1|add_152~21COUT at LC_X20_Y3_N4
--operation mode is arithmetic

C1L222_carry_eqn = (!C1L881 & C1L712) # (C1L881 & C1L022);
C1L222 = CARRY(C1L423 # !C1L222_carry_eqn);


--C1L322 is tx_uart:inst1|add_152~22 at LC_X20_Y3_N5
--operation mode is arithmetic

C1L322_carry_eqn = C1L222;
C1L322 = C1L523 $ !C1L322_carry_eqn;

--C1L722 is tx_uart:inst1|add_152~22COUT0COUT0COUT0 at LC_X20_Y3_N5
--operation mode is arithmetic

C1L722_cout_0 = !C1L523 & VCC;
C1L722 = CARRY(C1L722_cout_0);

--C1L032 is tx_uart:inst1|add_152~22COUT1COUT1COUT1 at LC_X20_Y3_N5
--operation mode is arithmetic

C1L032_cout_1 = !C1L523 & GND;
C1L032 = CARRY(C1L032_cout_1);


--C1L132 is tx_uart:inst1|add_152~23 at LC_X20_Y3_N6
--operation mode is arithmetic

C1L132_carry_eqn = (!C1L222 & C1L722) # (C1L222 & C1L032);
C1L132 = C1L623 $ C1L132_carry_eqn;

--C1L532 is tx_uart:inst1|add_152~23COUT0COUT0COUT0 at LC_X20_Y3_N6
--operation mode is arithmetic

C1L532_cout_0 = C1L623 # !C1L722;
C1L532 = CARRY(C1L532_cout_0);

--C1L832 is tx_uart:inst1|add_152~23COUT1COUT1COUT1 at LC_X20_Y3_N6
--operation mode is arithmetic

C1L832_cout_1 = C1L623 # !C1L032;
C1L832 = CARRY(C1L832_cout_1);


--C1L932 is tx_uart:inst1|add_152~24 at LC_X20_Y3_N7
--operation mode is arithmetic

C1L932_carry_eqn = (!C1L222 & C1L532) # (C1L222 & C1L832);
C1L932 = C1L723 $ !C1L932_carry_eqn;

--C1L342 is tx_uart:inst1|add_152~24COUT0COUT0COUT0 at LC_X20_Y3_N7
--operation mode is arithmetic

C1L342_cout_0 = !C1L723 & !C1L532;
C1L342 = CARRY(C1L342_cout_0);

--C1L642 is tx_uart:inst1|add_152~24COUT1COUT1COUT1 at LC_X20_Y3_N7
--operation mode is arithmetic

C1L642_cout_1 = !C1L723 & !C1L832;
C1L642 = CARRY(C1L642_cout_1);


--C1L742 is tx_uart:inst1|add_152~25 at LC_X20_Y3_N8
--operation mode is arithmetic

C1L742_carry_eqn = (!C1L222 & C1L342) # (C1L222 & C1L642);
C1L742 = C1L823 $ C1L742_carry_eqn;

--C1L152 is tx_uart:inst1|add_152~25COUT0COUT0COUT0 at LC_X20_Y3_N8
--operation mode is arithmetic

C1L152_cout_0 = C1L823 # !C1L342;
C1L152 = CARRY(C1L152_cout_0);

--C1L452 is tx_uart:inst1|add_152~25COUT1COUT1COUT1 at LC_X20_Y3_N8
--operation mode is arithmetic

C1L452_cout_1 = C1L823 # !C1L642;
C1L452 = CARRY(C1L452_cout_1);


--C1L552 is tx_uart:inst1|add_152~26 at LC_X20_Y3_N9
--operation mode is arithmetic

C1L552_carry_eqn = (!C1L222 & C1L152) # (C1L222 & C1L452);
C1L552 = C1L923 $ !C1L552_carry_eqn;

--C1L652 is tx_uart:inst1|add_152~26COUT at LC_X20_Y3_N9
--operation mode is arithmetic

C1L652_carry_eqn = (!C1L222 & C1L152) # (C1L222 & C1L452);
C1L652 = CARRY(!C1L923 & !C1L652_carry_eqn);


--C1L752 is tx_uart:inst1|add_152~27 at LC_X20_Y2_N0
--operation mode is arithmetic

C1L752_carry_eqn = C1L652;
C1L752 = C1L033 $ C1L752_carry_eqn;

--C1L162 is tx_uart:inst1|add_152~27COUT0COUT0COUT0 at LC_X20_Y2_N0
--operation mode is arithmetic

C1L162_cout_0 = C1L033 # VCC;
C1L162 = CARRY(C1L162_cout_0);

--C1L462 is tx_uart:inst1|add_152~27COUT1COUT1COUT1 at LC_X20_Y2_N0
--operation mode is arithmetic

C1L462_cout_1 = C1L033 # GND;
C1L462 = CARRY(C1L462_cout_1);


--C1L562 is tx_uart:inst1|add_152~28 at LC_X20_Y2_N1
--operation mode is arithmetic

C1L562_carry_eqn = (!C1L652 & C1L162) # (C1L652 & C1L462);
C1L562 = C1L133 $ !C1L562_carry_eqn;

--C1L962 is tx_uart:inst1|add_152~28COUT0COUT0COUT0 at LC_X20_Y2_N1
--operation mode is arithmetic

C1L962_cout_0 = !C1L133 & !C1L162;
C1L962 = CARRY(C1L962_cout_0);

--C1L272 is tx_uart:inst1|add_152~28COUT1COUT1COUT1 at LC_X20_Y2_N1
--operation mode is arithmetic

C1L272_cout_1 = !C1L133 & !C1L462;
C1L272 = CARRY(C1L272_cout_1);


--C1L372 is tx_uart:inst1|add_152~29 at LC_X20_Y2_N2
--operation mode is arithmetic

C1L372_carry_eqn = (!C1L652 & C1L962) # (C1L652 & C1L272);
C1L372 = C1L233 $ C1L372_carry_eqn;

--C1L772 is tx_uart:inst1|add_152~29COUT0COUT0COUT0 at LC_X20_Y2_N2
--operation mode is arithmetic

C1L772_cout_0 = C1L233 # !C1L962;
C1L772 = CARRY(C1L772_cout_0);

--C1L082 is tx_uart:inst1|add_152~29COUT1COUT1COUT1 at LC_X20_Y2_N2
--operation mode is arithmetic

C1L082_cout_1 = C1L233 # !C1L272;
C1L082 = CARRY(C1L082_cout_1);


--C1L182 is tx_uart:inst1|add_152~30 at LC_X20_Y2_N3
--operation mode is arithmetic

C1L182_carry_eqn = (!C1L652 & C1L772) # (C1L652 & C1L082);
C1L182 = C1L333 $ !C1L182_carry_eqn;

--C1L582 is tx_uart:inst1|add_152~30COUT0COUT0COUT0 at LC_X20_Y2_N3
--operation mode is arithmetic

C1L582_cout_0 = !C1L333 & !C1L772;
C1L582 = CARRY(C1L582_cout_0);

--C1L882 is tx_uart:inst1|add_152~30COUT1COUT1COUT1 at LC_X20_Y2_N3
--operation mode is arithmetic

C1L882_cout_1 = !C1L333 & !C1L082;
C1L882 = CARRY(C1L882_cout_1);


--C1L982 is tx_uart:inst1|add_152~31 at LC_X20_Y2_N4
--operation mode is arithmetic

C1L982_carry_eqn = (!C1L652 & C1L582) # (C1L652 & C1L882);
C1L982 = C1L433 $ C1L982_carry_eqn;

--C1L092 is tx_uart:inst1|add_152~31COUT at LC_X20_Y2_N4
--operation mode is arithmetic

C1L092_carry_eqn = (!C1L652 & C1L582) # (C1L652 & C1L882);
C1L092 = CARRY(C1L433 # !C1L092_carry_eqn);


--C1L192 is tx_uart:inst1|add_152~32 at LC_X20_Y2_N5
--operation mode is normal

C1L192_carry_eqn = C1L092;
C1L192 = C1L192_carry_eqn $ !C1L533;


--N1L43 is cpu:inst|cpu_oa:I4|add_127~0 at LC_X6_Y9_N0
--operation mode is arithmetic

N1L43 = N1_ireg_c[0] $ N1_iinc_c[0];

--N1L83 is cpu:inst|cpu_oa:I4|add_127~0COUT0COUT0COUT0 at LC_X6_Y9_N0
--operation mode is arithmetic

N1L83_cout_0 = N1_ireg_c[0] & N1_iinc_c[0];
N1L83 = CARRY(N1L83_cout_0);

--N1L14 is cpu:inst|cpu_oa:I4|add_127~0COUT1COUT1COUT1 at LC_X6_Y9_N0
--operation mode is arithmetic

N1L14_cout_1 = N1_ireg_c[0] & N1_iinc_c[0];
N1L14 = CARRY(N1L14_cout_1);


--N1L24 is cpu:inst|cpu_oa:I4|add_127~1 at LC_X6_Y9_N1
--operation mode is arithmetic

N1L24 = N1_iinc_c[1] $ N1_ireg_c[1] $ N1L83;

--N1L64 is cpu:inst|cpu_oa:I4|add_127~1COUT0COUT0COUT0 at LC_X6_Y9_N1
--operation mode is arithmetic

N1L64_cout_0 = N1_iinc_c[1] & !N1_ireg_c[1] & !N1L83 # !N1_iinc_c[1] & (!N1L83 # !N1_ireg_c[1]);
N1L64 = CARRY(N1L64_cout_0);

--N1L94 is cpu:inst|cpu_oa:I4|add_127~1COUT1COUT1COUT1 at LC_X6_Y9_N1
--operation mode is arithmetic

N1L94_cout_1 = N1_iinc_c[1] & !N1_ireg_c[1] & !N1L14 # !N1_iinc_c[1] & (!N1L14 # !N1_ireg_c[1]);
N1L94 = CARRY(N1L94_cout_1);


--N1L05 is cpu:inst|cpu_oa:I4|add_127~2 at LC_X6_Y9_N2
--operation mode is arithmetic

N1L05 = N1_ireg_c[2] $ N1_iinc_c[2] $ !N1L64;

--N1L45 is cpu:inst|cpu_oa:I4|add_127~2COUT0COUT0COUT0 at LC_X6_Y9_N2
--operation mode is arithmetic

N1L45_cout_0 = N1_ireg_c[2] & (N1_iinc_c[2] # !N1L64) # !N1_ireg_c[2] & N1_iinc_c[2] & !N1L64;
N1L45 = CARRY(N1L45_cout_0);

--N1L75 is cpu:inst|cpu_oa:I4|add_127~2COUT1COUT1COUT1 at LC_X6_Y9_N2
--operation mode is arithmetic

N1L75_cout_1 = N1_ireg_c[2] & (N1_iinc_c[2] # !N1L94) # !N1_ireg_c[2] & N1_iinc_c[2] & !N1L94;
N1L75 = CARRY(N1L75_cout_1);


--N1L85 is cpu:inst|cpu_oa:I4|add_127~3 at LC_X6_Y9_N3
--operation mode is arithmetic

N1L85 = N1_iinc_c[3] $ N1_ireg_c[3] $ N1L45;

--N1L16 is cpu:inst|cpu_oa:I4|add_127~3COUT0COUT0 at LC_X6_Y9_N3
--operation mode is arithmetic

N1L16_cout_0 = N1_iinc_c[3] & !N1_ireg_c[3] & !N1L45 # !N1_iinc_c[3] & (!N1L45 # !N1_ireg_c[3]);
N1L16 = CARRY(N1L16_cout_0);

--N1L36 is cpu:inst|cpu_oa:I4|add_127~3COUT1COUT1 at LC_X6_Y9_N3
--operation mode is arithmetic

N1L36_cout_1 = N1_iinc_c[3] & !N1_ireg_c[3] & !N1L75 # !N1_iinc_c[3] & (!N1L75 # !N1_ireg_c[3]);
N1L36 = CARRY(N1L36_cout_1);


--N1L46 is cpu:inst|cpu_oa:I4|add_127~4 at LC_X6_Y9_N4
--operation mode is arithmetic

N1L46 = N1_ireg_c[4] $ N1_iinc_c[4] $ !N1L16;

--N1L56 is cpu:inst|cpu_oa:I4|add_127~4COUT at LC_X6_Y9_N4
--operation mode is arithmetic

N1L56 = N1L66;


--N1L86 is cpu:inst|cpu_oa:I4|add_127~5 at LC_X6_Y9_N5
--operation mode is arithmetic

N1L86_carry_eqn = (!N1L56 & GND) # (N1L56 & VCC);
N1L86 = N1_ireg_c[5] $ N1_iinc_c[5] $ N1L86_carry_eqn;

--N1L27 is cpu:inst|cpu_oa:I4|add_127~5COUT0COUT0COUT0 at LC_X6_Y9_N5
--operation mode is arithmetic

N1L27_cout_0 = N1_ireg_c[5] & !N1_iinc_c[5] & VCC # !N1_ireg_c[5] & (VCC # !N1_iinc_c[5]);
N1L27 = CARRY(N1L27_cout_0);

--N1L57 is cpu:inst|cpu_oa:I4|add_127~5COUT1COUT1COUT1 at LC_X6_Y9_N5
--operation mode is arithmetic

N1L57_cout_1 = N1_ireg_c[5] & !N1_iinc_c[5] & GND # !N1_ireg_c[5] & (GND # !N1_iinc_c[5]);
N1L57 = CARRY(N1L57_cout_1);


--N1L67 is cpu:inst|cpu_oa:I4|add_127~6 at LC_X6_Y9_N6
--operation mode is arithmetic

N1L67_carry_eqn = (!N1L56 & N1L27) # (N1L56 & N1L57);
N1L67 = N1_iinc_c[6] $ N1_ireg_c[6] $ !N1L67_carry_eqn;

--N1L08 is cpu:inst|cpu_oa:I4|add_127~6COUT0COUT0COUT0 at LC_X6_Y9_N6
--operation mode is arithmetic

N1L08_cout_0 = N1_iinc_c[6] & (N1_ireg_c[6] # !N1L27) # !N1_iinc_c[6] & N1_ireg_c[6] & !N1L27;
N1L08 = CARRY(N1L08_cout_0);

--N1L38 is cpu:inst|cpu_oa:I4|add_127~6COUT1COUT1COUT1 at LC_X6_Y9_N6
--operation mode is arithmetic

N1L38_cout_1 = N1_iinc_c[6] & (N1_ireg_c[6] # !N1L57) # !N1_iinc_c[6] & N1_ireg_c[6] & !N1L57;
N1L38 = CARRY(N1L38_cout_1);


--N1L48 is cpu:inst|cpu_oa:I4|add_127~7 at LC_X6_Y9_N7
--operation mode is normal

N1L48_carry_eqn = (!N1L56 & N1L08) # (N1L56 & N1L38);
N1L48 = N1_iinc_c[7] $ N1L48_carry_eqn $ N1_ireg_c[7];


--K1L1 is cpu:inst|cpu_iu:I1|add_97~0 at LC_X17_Y10_N0
--operation mode is arithmetic

K1L1 = !K1_pc[0];

--K1L5 is cpu:inst|cpu_iu:I1|add_97~0COUT0COUT0COUT0 at LC_X17_Y10_N0
--operation mode is arithmetic

K1L5_cout_0 = K1_pc[0];
K1L5 = CARRY(K1L5_cout_0);

--K1L8 is cpu:inst|cpu_iu:I1|add_97~0COUT1COUT1COUT1 at LC_X17_Y10_N0
--operation mode is arithmetic

K1L8_cout_1 = K1_pc[0];
K1L8 = CARRY(K1L8_cout_1);


--K1L9 is cpu:inst|cpu_iu:I1|add_97~1 at LC_X17_Y10_N1
--operation mode is arithmetic

K1L9 = K1_pc[1] $ K1L5;

--K1L31 is cpu:inst|cpu_iu:I1|add_97~1COUT0COUT0COUT0 at LC_X17_Y10_N1
--operation mode is arithmetic

K1L31_cout_0 = !K1L5 # !K1_pc[1];
K1L31 = CARRY(K1L31_cout_0);

--K1L61 is cpu:inst|cpu_iu:I1|add_97~1COUT1COUT1COUT1 at LC_X17_Y10_N1
--operation mode is arithmetic

K1L61_cout_1 = !K1L8 # !K1_pc[1];
K1L61 = CARRY(K1L61_cout_1);


--K1L71 is cpu:inst|cpu_iu:I1|add_97~2 at LC_X17_Y10_N2
--operation mode is arithmetic

K1L71 = K1_pc[2] $ !K1L31;

--K1L12 is cpu:inst|cpu_iu:I1|add_97~2COUT0COUT0COUT0 at LC_X17_Y10_N2
--operation mode is arithmetic

K1L12_cout_0 = K1_pc[2] & !K1L31;
K1L12 = CARRY(K1L12_cout_0);

--K1L42 is cpu:inst|cpu_iu:I1|add_97~2COUT1COUT1COUT1 at LC_X17_Y10_N2
--operation mode is arithmetic

K1L42_cout_1 = K1_pc[2] & !K1L61;
K1L42 = CARRY(K1L42_cout_1);


--K1L52 is cpu:inst|cpu_iu:I1|add_97~3 at LC_X17_Y10_N3
--operation mode is arithmetic

K1L52 = K1_pc[3] $ K1L12;

--K1L92 is cpu:inst|cpu_iu:I1|add_97~3COUT0COUT0COUT0 at LC_X17_Y10_N3
--operation mode is arithmetic

K1L92_cout_0 = !K1L12 # !K1_pc[3];
K1L92 = CARRY(K1L92_cout_0);

--K1L23 is cpu:inst|cpu_iu:I1|add_97~3COUT1COUT1COUT1 at LC_X17_Y10_N3
--operation mode is arithmetic

K1L23_cout_1 = !K1L42 # !K1_pc[3];
K1L23 = CARRY(K1L23_cout_1);


--K1L33 is cpu:inst|cpu_iu:I1|add_97~4 at LC_X17_Y10_N4
--operation mode is arithmetic

K1L33 = K1_pc[4] $ !K1L92;

--K1L43 is cpu:inst|cpu_iu:I1|add_97~4COUT at LC_X17_Y10_N4
--operation mode is arithmetic

K1L43 = CARRY(K1_pc[4] & !K1L92);


--K1L53 is cpu:inst|cpu_iu:I1|add_97~5 at LC_X17_Y10_N5
--operation mode is arithmetic

K1L53_carry_eqn = K1L43;
K1L53 = K1_pc[5] $ K1L53_carry_eqn;

--K1L93 is cpu:inst|cpu_iu:I1|add_97~5COUT0COUT0COUT0 at LC_X17_Y10_N5
--operation mode is arithmetic

K1L93_cout_0 = VCC # !K1_pc[5];
K1L93 = CARRY(K1L93_cout_0);

--K1L24 is cpu:inst|cpu_iu:I1|add_97~5COUT1COUT1COUT1 at LC_X17_Y10_N5
--operation mode is arithmetic

K1L24_cout_1 = GND # !K1_pc[5];
K1L24 = CARRY(K1L24_cout_1);


--K1L34 is cpu:inst|cpu_iu:I1|add_97~6 at LC_X17_Y10_N6
--operation mode is arithmetic

K1L34_carry_eqn = (!K1L43 & K1L93) # (K1L43 & K1L24);
K1L34 = K1_pc[6] $ !K1L34_carry_eqn;

--K1L74 is cpu:inst|cpu_iu:I1|add_97~6COUT0COUT0COUT0 at LC_X17_Y10_N6
--operation mode is arithmetic

K1L74_cout_0 = K1_pc[6] & !K1L93;
K1L74 = CARRY(K1L74_cout_0);

--K1L05 is cpu:inst|cpu_iu:I1|add_97~6COUT1COUT1COUT1 at LC_X17_Y10_N6
--operation mode is arithmetic

K1L05_cout_1 = K1_pc[6] & !K1L24;
K1L05 = CARRY(K1L05_cout_1);


--K1L15 is cpu:inst|cpu_iu:I1|add_97~7 at LC_X17_Y10_N7
--operation mode is arithmetic

K1L15_carry_eqn = (!K1L43 & K1L74) # (K1L43 & K1L05);
K1L15 = K1_pc[7] $ K1L15_carry_eqn;

--K1L55 is cpu:inst|cpu_iu:I1|add_97~7COUT0COUT0COUT0 at LC_X17_Y10_N7
--operation mode is arithmetic

K1L55_cout_0 = !K1L74 # !K1_pc[7];
K1L55 = CARRY(K1L55_cout_0);

--K1L85 is cpu:inst|cpu_iu:I1|add_97~7COUT1COUT1COUT1 at LC_X17_Y10_N7
--operation mode is arithmetic

K1L85_cout_1 = !K1L05 # !K1_pc[7];
K1L85 = CARRY(K1L85_cout_1);


--K1L95 is cpu:inst|cpu_iu:I1|add_97~8 at LC_X17_Y10_N8
--operation mode is arithmetic

K1L95_carry_eqn = (!K1L43 & K1L55) # (K1L43 & K1L85);
K1L95 = K1_pc[8] $ !K1L95_carry_eqn;

--K1L36 is cpu:inst|cpu_iu:I1|add_97~8COUT0COUT0COUT0 at LC_X17_Y10_N8
--operation mode is arithmetic

K1L36_cout_0 = K1_pc[8] & !K1L55;
K1L36 = CARRY(K1L36_cout_0);

--K1L66 is cpu:inst|cpu_iu:I1|add_97~8COUT1COUT1COUT1 at LC_X17_Y10_N8
--operation mode is arithmetic

K1L66_cout_1 = K1_pc[8] & !K1L85;
K1L66 = CARRY(K1L66_cout_1);


--K1L76 is cpu:inst|cpu_iu:I1|add_97~9 at LC_X17_Y10_N9
--operation mode is normal

K1L76_carry_eqn = (!K1L43 & K1L36) # (K1L43 & K1L66);
K1L76 = K1L76_carry_eqn $ K1_pc[9];


--D1L9 is timer:inst2|add_41~0 at LC_X16_Y3_N0
--operation mode is arithmetic

D1L9 = !D1_tmr_low[0];

--D1L31 is timer:inst2|add_41~0COUT0COUT0COUT0 at LC_X16_Y3_N0
--operation mode is arithmetic

D1L31_cout_0 = D1_tmr_low[0];
D1L31 = CARRY(D1L31_cout_0);

--D1L61 is timer:inst2|add_41~0COUT1COUT1COUT1 at LC_X16_Y3_N0
--operation mode is arithmetic

D1L61_cout_1 = D1_tmr_low[0];
D1L61 = CARRY(D1L61_cout_1);


--D1L71 is timer:inst2|add_41~1 at LC_X16_Y3_N1
--operation mode is arithmetic

D1L71 = D1_tmr_low[1] $ D1L31;

--D1L12 is timer:inst2|add_41~1COUT0COUT0COUT0 at LC_X16_Y3_N1
--operation mode is arithmetic

D1L12_cout_0 = !D1L31 # !D1_tmr_low[1];
D1L12 = CARRY(D1L12_cout_0);

--D1L42 is timer:inst2|add_41~1COUT1COUT1COUT1 at LC_X16_Y3_N1
--operation mode is arithmetic

D1L42_cout_1 = !D1L61 # !D1_tmr_low[1];
D1L42 = CARRY(D1L42_cout_1);


--D1L52 is timer:inst2|add_41~2 at LC_X16_Y3_N2
--operation mode is arithmetic

D1L52 = D1_tmr_low[2] $ !D1L12;

--D1L92 is timer:inst2|add_41~2COUT0COUT0COUT0 at LC_X16_Y3_N2
--operation mode is arithmetic

D1L92_cout_0 = D1_tmr_low[2] & !D1L12;
D1L92 = CARRY(D1L92_cout_0);

--D1L23 is timer:inst2|add_41~2COUT1COUT1COUT1 at LC_X16_Y3_N2
--operation mode is arithmetic

D1L23_cout_1 = D1_tmr_low[2] & !D1L42;
D1L23 = CARRY(D1L23_cout_1);


--D1L33 is timer:inst2|add_41~3 at LC_X16_Y3_N3
--operation mode is arithmetic

D1L33 = D1_tmr_low[3] $ D1L92;

--D1L63 is timer:inst2|add_41~3COUT0COUT0 at LC_X16_Y3_N3
--operation mode is arithmetic

D1L63_cout_0 = !D1L92 # !D1_tmr_low[3];
D1L63 = CARRY(D1L63_cout_0);

--D1L83 is timer:inst2|add_41~3COUT1COUT1 at LC_X16_Y3_N3
--operation mode is arithmetic

D1L83_cout_1 = !D1L23 # !D1_tmr_low[3];
D1L83 = CARRY(D1L83_cout_1);


--D1L93 is timer:inst2|add_41~4 at LC_X16_Y3_N4
--operation mode is arithmetic

D1L93 = D1_tmr_low[4] $ !D1L63;

--D1L04 is timer:inst2|add_41~4COUT at LC_X16_Y3_N4
--operation mode is arithmetic

D1L04 = D1L14;


--D1L34 is timer:inst2|add_41~5 at LC_X16_Y3_N5
--operation mode is arithmetic

D1L34_carry_eqn = (!D1L04 & GND) # (D1L04 & VCC);
D1L34 = D1_tmr_low[5] $ D1L34_carry_eqn;

--D1L74 is timer:inst2|add_41~5COUT0COUT0COUT0 at LC_X16_Y3_N5
--operation mode is arithmetic

D1L74_cout_0 = VCC # !D1_tmr_low[5];
D1L74 = CARRY(D1L74_cout_0);

--D1L05 is timer:inst2|add_41~5COUT1COUT1COUT1 at LC_X16_Y3_N5
--operation mode is arithmetic

D1L05_cout_1 = GND # !D1_tmr_low[5];
D1L05 = CARRY(D1L05_cout_1);


--D1L15 is timer:inst2|add_41~6 at LC_X16_Y3_N6
--operation mode is arithmetic

D1L15_carry_eqn = (!D1L04 & D1L74) # (D1L04 & D1L05);
D1L15 = D1_tmr_low[6] $ !D1L15_carry_eqn;

--D1L55 is timer:inst2|add_41~6COUT0COUT0COUT0 at LC_X16_Y3_N6
--operation mode is arithmetic

D1L55_cout_0 = D1_tmr_low[6] & !D1L74;
D1L55 = CARRY(D1L55_cout_0);

--D1L85 is timer:inst2|add_41~6COUT1COUT1COUT1 at LC_X16_Y3_N6
--operation mode is arithmetic

D1L85_cout_1 = D1_tmr_low[6] & !D1L05;
D1L85 = CARRY(D1L85_cout_1);


--D1L95 is timer:inst2|add_41~7 at LC_X16_Y3_N7
--operation mode is normal

D1L95_carry_eqn = (!D1L04 & D1L55) # (D1L04 & D1L85);
D1L95 = D1_tmr_low[7] $ D1L95_carry_eqn;


--C1_tx_uart_reg[0] is tx_uart:inst1|tx_uart_reg[0] at LC_X22_Y4_N9
--operation mode is normal

C1_tx_uart_reg[0]_lut_out = C1L792 # C1_tx_uart_reg[0] & C1L463 # !nRESET;
C1_tx_uart_reg[0] = DFFEA(C1_tx_uart_reg[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_count[3] is tx_uart:inst1|tx_clk_count[3] at LC_X17_Y7_N3
--operation mode is normal

C1_tx_clk_count[3]_lut_out = C1_reduce_nor_9 & (nRESET & C1L52 # !nRESET & C1_tx_clk_div[3]) # !C1_reduce_nor_9 & C1_tx_clk_div[3];
C1_tx_clk_count[3] = DFFEA(C1_tx_clk_count[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_count[4] is tx_uart:inst1|tx_clk_count[4] at LC_X17_Y7_N8
--operation mode is normal

C1_tx_clk_count[4]_lut_out = nRESET & (C1_reduce_nor_9 & C1L13 # !C1_reduce_nor_9 & C1_tx_clk_div[4]) # !nRESET & C1_tx_clk_div[4];
C1_tx_clk_count[4] = DFFEA(C1_tx_clk_count[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_count[5] is tx_uart:inst1|tx_clk_count[5] at LC_X17_Y7_N7
--operation mode is normal

C1_tx_clk_count[5]_lut_out = nRESET & (C1_reduce_nor_9 & C1L53 # !C1_reduce_nor_9 & C1_tx_clk_div[5]) # !nRESET & C1_tx_clk_div[5];
C1_tx_clk_count[5] = DFFEA(C1_tx_clk_count[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_count[6] is tx_uart:inst1|tx_clk_count[6] at LC_X17_Y7_N4
--operation mode is normal

C1_tx_clk_count[6]_lut_out = C1_reduce_nor_9 & (nRESET & C1L34 # !nRESET & C1_tx_clk_div[6]) # !C1_reduce_nor_9 & C1_tx_clk_div[6];
C1_tx_clk_count[6] = DFFEA(C1_tx_clk_count[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L293 is tx_uart:inst1|reduce_nor_9~162 at LC_X17_Y7_N9
--operation mode is normal

C1L293 = C1_tx_clk_count[5] # C1_tx_clk_count[6] # C1_tx_clk_count[4] # C1_tx_clk_count[3];


--C1_tx_clk_count[7] is tx_uart:inst1|tx_clk_count[7] at LC_X18_Y6_N5
--operation mode is normal

C1_tx_clk_count[7]_lut_out = nRESET & (C1_reduce_nor_9 & C1L15 # !C1_reduce_nor_9 & C1_tx_clk_div[7]) # !nRESET & C1_tx_clk_div[7];
C1_tx_clk_count[7] = DFFEA(C1_tx_clk_count[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_count[0] is tx_uart:inst1|tx_clk_count[0] at LC_X18_Y6_N8
--operation mode is normal

C1_tx_clk_count[0]_lut_out = nRESET & (C1_reduce_nor_9 & C1L1 # !C1_reduce_nor_9 & C1_tx_clk_div[0]) # !nRESET & C1_tx_clk_div[0];
C1_tx_clk_count[0] = DFFEA(C1_tx_clk_count[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_count[1] is tx_uart:inst1|tx_clk_count[1] at LC_X18_Y6_N9
--operation mode is normal

C1_tx_clk_count[1]_lut_out = C1_reduce_nor_9 & (nRESET & C1L9 # !nRESET & C1_tx_clk_div[1]) # !C1_reduce_nor_9 & C1_tx_clk_div[1];
C1_tx_clk_count[1] = DFFEA(C1_tx_clk_count[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_count[2] is tx_uart:inst1|tx_clk_count[2] at LC_X18_Y7_N9
--operation mode is normal

C1_tx_clk_count[2]_lut_out = C1_reduce_nor_9 & (nRESET & C1L71 # !nRESET & C1_tx_clk_div[2]) # !C1_reduce_nor_9 & C1_tx_clk_div[2];
C1_tx_clk_count[2] = DFFEA(C1_tx_clk_count[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L393 is tx_uart:inst1|reduce_nor_9~167 at LC_X18_Y7_N8
--operation mode is normal

C1L393 = C1_tx_clk_count[7] # C1_tx_clk_count[0] # C1_tx_clk_count[2] # C1_tx_clk_count[1];


--C1_clk_tx is tx_uart:inst1|clk_tx at LC_X19_Y6_N3
--operation mode is normal

C1_clk_tx_lut_out = nRESET & (C1_clk_tx $ (!C1L393 & !C1L293));
C1_clk_tx = DFFEA(C1_clk_tx_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L563 is tx_uart:inst1|i~8405 at LC_X19_Y6_N2
--operation mode is normal

C1L563 = !C1L293 & !C1L393 & !C1_clk_tx;


--C1_tx_uart_empty is tx_uart:inst1|tx_uart_empty at LC_X19_Y7_N2
--operation mode is normal

C1_tx_uart_empty_lut_out = nRESET & (C1L363 # C1L443 & C1_tx_uart_empty);
C1_tx_uart_empty = DFFEA(C1_tx_uart_empty_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_uart_busy0 is tx_uart:inst1|tx_uart_busy0 at LC_X16_Y7_N4
--operation mode is normal

C1_tx_uart_busy0_lut_out = E1L55 & (C1_tx_uart_busy0 # !N1L68 & C1L583);
C1_tx_uart_busy0 = DFFEA(C1_tx_uart_busy0_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_uart_busy is tx_uart:inst1|tx_uart_busy at LC_X22_Y3_N0
--operation mode is normal

C1_tx_uart_busy_lut_out = nRESET & (C1L563 & C1L783 # !C1L563 & C1_tx_uart_busy);
C1_tx_uart_busy = DFFEA(C1_tx_uart_busy_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L483 is tx_uart:inst1|i~8800 at LC_X22_Y4_N6
--operation mode is normal

C1L483 = !C1_tx_uart_busy & !C1_tx_uart_empty & !C1_tx_uart_busy0;


--C1_tx_bit_count[2] is tx_uart:inst1|tx_bit_count[2] at LC_X19_Y5_N3
--operation mode is normal

C1_tx_bit_count[2]_lut_out = nRESET & (C1L563 & C1L65 # !C1L563 & C1_tx_bit_count[2]);
C1_tx_bit_count[2] = DFFEA(C1_tx_bit_count[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[1] is tx_uart:inst1|tx_bit_count[1] at LC_X20_Y5_N3
--operation mode is normal

C1_tx_bit_count[1]_lut_out = nRESET & (C1L563 & C1L55 # !C1L563 & C1_tx_bit_count[1]);
C1_tx_bit_count[1] = DFFEA(C1_tx_bit_count[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L963 is tx_uart:inst1|i~8486 at LC_X19_Y5_N4
--operation mode is normal

C1L963 = C1_tx_bit_count[1] & C1_tx_uart_busy0 & !C1_tx_uart_busy # !C1_tx_bit_count[1] & (C1_tx_uart_busy0 & !C1_tx_uart_busy # !C1_tx_bit_count[2]);


--C1_tx_bit_count[5] is tx_uart:inst1|tx_bit_count[5] at LC_X19_Y6_N1
--operation mode is normal

C1_tx_bit_count[5]_lut_out = nRESET & (C1L563 & C1L85 # !C1L563 & C1_tx_bit_count[5]);
C1_tx_bit_count[5] = DFFEA(C1_tx_bit_count[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[4] is tx_uart:inst1|tx_bit_count[4] at LC_X18_Y5_N4
--operation mode is normal

C1_tx_bit_count[4]_lut_out = nRESET & (C1L563 & C1L75 # !C1L563 & C1_tx_bit_count[4]);
C1_tx_bit_count[4] = DFFEA(C1_tx_bit_count[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L073 is tx_uart:inst1|i~8489 at LC_X18_Y5_N5
--operation mode is normal

C1L073 = C1_tx_uart_busy & !C1_tx_bit_count[4] & !C1_tx_bit_count[5] # !C1_tx_uart_busy & (C1_tx_uart_busy0 # !C1_tx_bit_count[4] & !C1_tx_bit_count[5]);


--C1_tx_bit_count[7] is tx_uart:inst1|tx_bit_count[7] at LC_X18_Y4_N4
--operation mode is normal

C1_tx_bit_count[7]_lut_out = nRESET & (C1L563 & C1L06 # !C1L563 & C1_tx_bit_count[7]);
C1_tx_bit_count[7] = DFFEA(C1_tx_bit_count[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[6] is tx_uart:inst1|tx_bit_count[6] at LC_X18_Y5_N9
--operation mode is normal

C1_tx_bit_count[6]_lut_out = nRESET & (C1L563 & C1L95 # !C1L563 & C1_tx_bit_count[6]);
C1_tx_bit_count[6] = DFFEA(C1_tx_bit_count[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L173 is tx_uart:inst1|i~8494 at LC_X18_Y5_N7
--operation mode is normal

C1L173 = C1_tx_uart_busy0 & (!C1_tx_bit_count[7] & !C1_tx_bit_count[6] # !C1_tx_uart_busy) # !C1_tx_uart_busy0 & !C1_tx_bit_count[7] & !C1_tx_bit_count[6];


--C1_tx_bit_count[0] is tx_uart:inst1|tx_bit_count[0] at LC_X22_Y3_N7
--operation mode is normal

C1_tx_bit_count[0]_lut_out = C1L35 # C1L563 & C1L25 # !nRESET;
C1_tx_bit_count[0] = DFFEA(C1_tx_bit_count[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L083 is tx_uart:inst1|i~8741 at LC_X18_Y5_N6
--operation mode is normal

C1L083 = !C1_tx_bit_count[0] & C1L963 & C1L173 & C1L073;


--C1_tx_bit_count[9] is tx_uart:inst1|tx_bit_count[9] at LC_X20_Y6_N7
--operation mode is normal

C1_tx_bit_count[9]_lut_out = nRESET & (C1L563 & C1L26 # !C1L563 & C1_tx_bit_count[9]);
C1_tx_bit_count[9] = DFFEA(C1_tx_bit_count[9]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[8] is tx_uart:inst1|tx_bit_count[8] at LC_X20_Y6_N2
--operation mode is normal

C1_tx_bit_count[8]_lut_out = nRESET & (C1L563 & C1L16 # !C1L563 & C1_tx_bit_count[8]);
C1_tx_bit_count[8] = DFFEA(C1_tx_bit_count[8]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L273 is tx_uart:inst1|i~8501 at LC_X20_Y6_N1
--operation mode is normal

C1L273 = C1_tx_bit_count[9] & C1_tx_uart_busy0 & !C1_tx_uart_busy # !C1_tx_bit_count[9] & (C1_tx_uart_busy0 & !C1_tx_uart_busy # !C1_tx_bit_count[8]);


--C1_tx_bit_count[11] is tx_uart:inst1|tx_bit_count[11] at LC_X21_Y4_N3
--operation mode is normal

C1_tx_bit_count[11]_lut_out = nRESET & (C1L563 & C1L46 # !C1L563 & C1_tx_bit_count[11]);
C1_tx_bit_count[11] = DFFEA(C1_tx_bit_count[11]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[10] is tx_uart:inst1|tx_bit_count[10] at LC_X21_Y4_N7
--operation mode is normal

C1_tx_bit_count[10]_lut_out = nRESET & (C1L563 & C1L36 # !C1L563 & C1_tx_bit_count[10]);
C1_tx_bit_count[10] = DFFEA(C1_tx_bit_count[10]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L373 is tx_uart:inst1|i~8510 at LC_X21_Y4_N8
--operation mode is normal

C1L373 = C1_tx_bit_count[10] & C1_tx_uart_busy0 & !C1_tx_uart_busy # !C1_tx_bit_count[10] & (C1_tx_uart_busy0 & !C1_tx_uart_busy # !C1_tx_bit_count[11]);


--C1_tx_bit_count[13] is tx_uart:inst1|tx_bit_count[13] at LC_X19_Y5_N8
--operation mode is normal

C1_tx_bit_count[13]_lut_out = nRESET & (C1L563 & C1L66 # !C1L563 & C1_tx_bit_count[13]);
C1_tx_bit_count[13] = DFFEA(C1_tx_bit_count[13]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[12] is tx_uart:inst1|tx_bit_count[12] at LC_X19_Y4_N6
--operation mode is normal

C1_tx_bit_count[12]_lut_out = nRESET & (C1L563 & C1L56 # !C1L563 & C1_tx_bit_count[12]);
C1_tx_bit_count[12] = DFFEA(C1_tx_bit_count[12]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L473 is tx_uart:inst1|i~8521 at LC_X19_Y4_N8
--operation mode is normal

C1L473 = C1_tx_bit_count[13] & C1_tx_uart_busy0 & !C1_tx_uart_busy # !C1_tx_bit_count[13] & (C1_tx_uart_busy0 & !C1_tx_uart_busy # !C1_tx_bit_count[12]);


--C1_tx_bit_count[15] is tx_uart:inst1|tx_bit_count[15] at LC_X18_Y4_N0
--operation mode is normal

C1_tx_bit_count[15]_lut_out = nRESET & (C1L563 & C1L86 # !C1L563 & C1_tx_bit_count[15]);
C1_tx_bit_count[15] = DFFEA(C1_tx_bit_count[15]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[14] is tx_uart:inst1|tx_bit_count[14] at LC_X18_Y4_N8
--operation mode is normal

C1_tx_bit_count[14]_lut_out = nRESET & (C1L563 & C1L76 # !C1L563 & C1_tx_bit_count[14]);
C1_tx_bit_count[14] = DFFEA(C1_tx_bit_count[14]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L573 is tx_uart:inst1|i~8534 at LC_X18_Y4_N5
--operation mode is normal

C1L573 = C1_tx_uart_busy & !C1_tx_bit_count[15] & !C1_tx_bit_count[14] # !C1_tx_uart_busy & (C1_tx_uart_busy0 # !C1_tx_bit_count[15] & !C1_tx_bit_count[14]);


--C1L183 is tx_uart:inst1|i~8746 at LC_X19_Y5_N5
--operation mode is normal

C1L183 = C1L373 & C1L473 & C1L573 & C1L273;


--C1_tx_bit_count[17] is tx_uart:inst1|tx_bit_count[17] at LC_X18_Y3_N3
--operation mode is normal

C1_tx_bit_count[17]_lut_out = nRESET & (C1L563 & C1L07 # !C1L563 & C1_tx_bit_count[17]);
C1_tx_bit_count[17] = DFFEA(C1_tx_bit_count[17]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[16] is tx_uart:inst1|tx_bit_count[16] at LC_X18_Y3_N5
--operation mode is normal

C1_tx_bit_count[16]_lut_out = nRESET & (C1L563 & C1L96 # !C1L563 & C1_tx_bit_count[16]);
C1_tx_bit_count[16] = DFFEA(C1_tx_bit_count[16]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L673 is tx_uart:inst1|i~8549 at LC_X18_Y3_N7
--operation mode is normal

C1L673 = C1_tx_uart_busy & !C1_tx_bit_count[17] & !C1_tx_bit_count[16] # !C1_tx_uart_busy & (C1_tx_uart_busy0 # !C1_tx_bit_count[17] & !C1_tx_bit_count[16]);


--C1_tx_bit_count[19] is tx_uart:inst1|tx_bit_count[19] at LC_X19_Y3_N1
--operation mode is normal

C1_tx_bit_count[19]_lut_out = nRESET & (C1L563 & C1L27 # !C1L563 & C1_tx_bit_count[19]);
C1_tx_bit_count[19] = DFFEA(C1_tx_bit_count[19]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[18] is tx_uart:inst1|tx_bit_count[18] at LC_X22_Y3_N4
--operation mode is normal

C1_tx_bit_count[18]_lut_out = nRESET & (C1L563 & C1L17 # !C1L563 & C1_tx_bit_count[18]);
C1_tx_bit_count[18] = DFFEA(C1_tx_bit_count[18]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L773 is tx_uart:inst1|i~8566 at LC_X19_Y3_N2
--operation mode is normal

C1L773 = C1_tx_bit_count[19] & !C1_tx_uart_busy & C1_tx_uart_busy0 # !C1_tx_bit_count[19] & (!C1_tx_uart_busy & C1_tx_uart_busy0 # !C1_tx_bit_count[18]);


--C1_tx_bit_count[21] is tx_uart:inst1|tx_bit_count[21] at LC_X21_Y3_N1
--operation mode is normal

C1_tx_bit_count[21]_lut_out = nRESET & (C1L563 & C1L47 # !C1L563 & C1_tx_bit_count[21]);
C1_tx_bit_count[21] = DFFEA(C1_tx_bit_count[21]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[20] is tx_uart:inst1|tx_bit_count[20] at LC_X19_Y3_N6
--operation mode is normal

C1_tx_bit_count[20]_lut_out = nRESET & (C1L563 & C1L37 # !C1L563 & C1_tx_bit_count[20]);
C1_tx_bit_count[20] = DFFEA(C1_tx_bit_count[20]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L873 is tx_uart:inst1|i~8585 at LC_X19_Y3_N9
--operation mode is normal

C1L873 = C1_tx_bit_count[20] & !C1_tx_uart_busy & C1_tx_uart_busy0 # !C1_tx_bit_count[20] & (!C1_tx_uart_busy & C1_tx_uart_busy0 # !C1_tx_bit_count[21]);


--C1_tx_bit_count[23] is tx_uart:inst1|tx_bit_count[23] at LC_X21_Y3_N6
--operation mode is normal

C1_tx_bit_count[23]_lut_out = nRESET & (C1L563 & C1L67 # !C1L563 & C1_tx_bit_count[23]);
C1_tx_bit_count[23] = DFFEA(C1_tx_bit_count[23]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[22] is tx_uart:inst1|tx_bit_count[22] at LC_X21_Y3_N8
--operation mode is normal

C1_tx_bit_count[22]_lut_out = nRESET & (C1L563 & C1L57 # !C1L563 & C1_tx_bit_count[22]);
C1_tx_bit_count[22] = DFFEA(C1_tx_bit_count[22]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L973 is tx_uart:inst1|i~8606 at LC_X21_Y3_N3
--operation mode is normal

C1L973 = C1_tx_bit_count[23] & !C1_tx_uart_busy & C1_tx_uart_busy0 # !C1_tx_bit_count[23] & (!C1_tx_uart_busy & C1_tx_uart_busy0 # !C1_tx_bit_count[22]);


--C1L283 is tx_uart:inst1|i~8755 at LC_X19_Y3_N3
--operation mode is normal

C1L283 = C1L973 & C1L673 & C1L873 & C1L773;


--C1_tx_bit_count[25] is tx_uart:inst1|tx_bit_count[25] at LC_X19_Y2_N3
--operation mode is normal

C1_tx_bit_count[25]_lut_out = nRESET & (C1L563 & C1L87 # !C1L563 & C1_tx_bit_count[25]);
C1_tx_bit_count[25] = DFFEA(C1_tx_bit_count[25]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[24] is tx_uart:inst1|tx_bit_count[24] at LC_X19_Y4_N3
--operation mode is normal

C1_tx_bit_count[24]_lut_out = nRESET & (C1L563 & C1L77 # !C1L563 & C1_tx_bit_count[24]);
C1_tx_bit_count[24] = DFFEA(C1_tx_bit_count[24]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[27] is tx_uart:inst1|tx_bit_count[27] at LC_X20_Y2_N7
--operation mode is normal

C1_tx_bit_count[27]_lut_out = nRESET & (C1L563 & C1L08 # !C1L563 & C1_tx_bit_count[27]);
C1_tx_bit_count[27] = DFFEA(C1_tx_bit_count[27]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[26] is tx_uart:inst1|tx_bit_count[26] at LC_X20_Y6_N5
--operation mode is normal

C1_tx_bit_count[26]_lut_out = nRESET & (C1L563 & C1L97 # !C1L563 & C1_tx_bit_count[26]);
C1_tx_bit_count[26] = DFFEA(C1_tx_bit_count[26]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[29] is tx_uart:inst1|tx_bit_count[29] at LC_X19_Y2_N1
--operation mode is normal

C1_tx_bit_count[29]_lut_out = nRESET & (C1L563 & C1L28 # !C1L563 & C1_tx_bit_count[29]);
C1_tx_bit_count[29] = DFFEA(C1_tx_bit_count[29]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[28] is tx_uart:inst1|tx_bit_count[28] at LC_X19_Y2_N9
--operation mode is normal

C1_tx_bit_count[28]_lut_out = nRESET & (C1L563 & C1L18 # !C1L563 & C1_tx_bit_count[28]);
C1_tx_bit_count[28] = DFFEA(C1_tx_bit_count[28]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[3] is tx_uart:inst1|tx_bit_count[3] at LC_X20_Y5_N1
--operation mode is normal

C1_tx_bit_count[3]_lut_out = C1L563 & C1L45 # !C1L563 & C1_tx_bit_count[3] # !nRESET;
C1_tx_bit_count[3] = DFFEA(C1_tx_bit_count[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_bit_count[30] is tx_uart:inst1|tx_bit_count[30] at LC_X21_Y4_N0
--operation mode is normal

C1_tx_bit_count[30]_lut_out = nRESET & (C1L563 & C1L38 # !C1L563 & C1_tx_bit_count[30]);
C1_tx_bit_count[30] = DFFEA(C1_tx_bit_count[30]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L383 is tx_uart:inst1|i~8793 at LC_X19_Y5_N6
--operation mode is normal

C1L383 = C1L083 & C1L883 & C1L283 & C1L183;


--C1_tx_bit_count[31] is tx_uart:inst1|tx_bit_count[31] at LC_X22_Y4_N4
--operation mode is normal

C1_tx_bit_count[31]_lut_out = nRESET & (C1L563 & C1L48 # !C1L563 & C1_tx_bit_count[31]);
C1_tx_bit_count[31] = DFFEA(C1_tx_bit_count[31]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L533 is tx_uart:inst1|i~1904 at LC_X22_Y4_N0
--operation mode is normal

C1L533 = C1_tx_bit_count[31] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L863 is tx_uart:inst1|i~8410 at LC_X22_Y4_N5
--operation mode is normal

C1L863 = C1_tx_uart_busy & (C1L533 & C1L483 # !C1L533 & C1L383) # !C1_tx_uart_busy & C1L483;


--C1L492 is tx_uart:inst1|i~2 at LC_X21_Y5_N2
--operation mode is normal

C1L492 = C1_tx_uart_busy0 & !C1_tx_uart_busy;


--C1_tx_uart_reg[1] is tx_uart:inst1|tx_uart_reg[1] at LC_X22_Y5_N5
--operation mode is normal

C1_tx_uart_reg[1]_lut_out = C1L892 # C1_tx_uart_reg[1] & C1L943 # !nRESET;
C1_tx_uart_reg[1] = DFFEA(C1_tx_uart_reg[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L792 is tx_uart:inst1|i~1581 at LC_X22_Y4_N8
--operation mode is normal

C1L792 = C1L563 & (C1L863 # C1L683 & C1_tx_uart_reg[1]);


--C1L763 is tx_uart:inst1|i~8409 at LC_X22_Y3_N2
--operation mode is normal

C1L763 = C1_tx_uart_busy & !C1_tx_bit_count[31];


--C1L463 is tx_uart:inst1|i~2428 at LC_X22_Y4_N7
--operation mode is normal

C1L463 = !C1L492 & (C1L383 # !C1L763) # !C1L563;


--C1_tx_clk_div[3] is tx_uart:inst1|tx_clk_div[3] at LC_X17_Y7_N0
--operation mode is normal

C1_tx_clk_div[3]_lut_out = nRESET & (C1L692 & N1_data_ox[3] # !C1L692 & C1_tx_clk_div[3]);
C1_tx_clk_div[3] = DFFEA(C1_tx_clk_div[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L493 is tx_uart:inst1|reduce_nor_9~175 at LC_X17_Y7_N5
--operation mode is normal

C1L493 = C1_tx_clk_count[6] # C1_tx_clk_count[5];


--C1_reduce_nor_9 is tx_uart:inst1|reduce_nor_9 at LC_X17_Y7_N6
--operation mode is normal

C1_reduce_nor_9 = C1L393 # C1_tx_clk_count[3] # C1_tx_clk_count[4] # C1L493;


--C1_tx_clk_div[4] is tx_uart:inst1|tx_clk_div[4] at LC_X17_Y7_N2
--operation mode is normal

C1_tx_clk_div[4]_lut_out = nRESET & (C1L692 & N1_data_ox[4] # !C1L692 & C1_tx_clk_div[4]);
C1_tx_clk_div[4] = DFFEA(C1_tx_clk_div[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_div[5] is tx_uart:inst1|tx_clk_div[5] at LC_X15_Y7_N2
--operation mode is normal

C1_tx_clk_div[5]_lut_out = nRESET & (C1L692 & N1_data_ox[5] # !C1L692 & C1_tx_clk_div[5]);
C1_tx_clk_div[5] = DFFEA(C1_tx_clk_div[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_div[6] is tx_uart:inst1|tx_clk_div[6] at LC_X17_Y6_N4
--operation mode is normal

C1_tx_clk_div[6]_lut_out = nRESET & (C1L692 & N1_data_ox[6] # !C1L692 & C1_tx_clk_div[6]);
C1_tx_clk_div[6] = DFFEA(C1_tx_clk_div[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_div[7] is tx_uart:inst1|tx_clk_div[7] at LC_X17_Y6_N2
--operation mode is normal

C1_tx_clk_div[7]_lut_out = nRESET & (C1L692 & N1_data_ox[7] # !C1L692 & C1_tx_clk_div[7]);
C1_tx_clk_div[7] = DFFEA(C1_tx_clk_div[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_div[0] is tx_uart:inst1|tx_clk_div[0] at LC_X18_Y6_N2
--operation mode is normal

C1_tx_clk_div[0]_lut_out = nRESET & (C1L692 & N1_data_ox[0] # !C1L692 & C1_tx_clk_div[0]);
C1_tx_clk_div[0] = DFFEA(C1_tx_clk_div[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_div[1] is tx_uart:inst1|tx_clk_div[1] at LC_X18_Y6_N4
--operation mode is normal

C1_tx_clk_div[1]_lut_out = nRESET & (C1L692 & N1_data_ox[1] # !C1L692 & C1_tx_clk_div[1]);
C1_tx_clk_div[1] = DFFEA(C1_tx_clk_div[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_clk_div[2] is tx_uart:inst1|tx_clk_div[2] at LC_X17_Y7_N1
--operation mode is normal

C1_tx_clk_div[2]_lut_out = nRESET & (C1L692 & N1_data_ox[2] # !C1L692 & C1_tx_clk_div[2]);
C1_tx_clk_div[2] = DFFEA(C1_tx_clk_div[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L363 is tx_uart:inst1|i~2345 at LC_X19_Y7_N1
--operation mode is normal

C1L363 = !C1L293 & !C1_clk_tx & !C1L393 & C1L492;


--C1L392 is tx_uart:inst1|i~1 at LC_X20_Y7_N1
--operation mode is normal

C1L392 = !C1_tx_uart_busy0 & C1_tx_uart_empty;


--C1L443 is tx_uart:inst1|i~1993 at LC_X19_Y7_N5
--operation mode is normal

C1L443 = C1_clk_tx # C1L393 # C1L293 # !C1L392;


--E1L55 is interrupt:inst3|i~1934 at LC_X16_Y7_N3
--operation mode is normal

E1L55 = !C1_tx_uart_empty & nRESET;


--P1_q_a[12] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[12] at M4K_X13_Y9
P1_q_a[12]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[12]_PORT_A_address_reg = DFFE(P1_q_a[12]_PORT_A_address, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[12]_clock_0 = GLOBAL(UCLK);
P1_q_a[12]_clock_enable_0 = VCC;
P1_q_a[12]_PORT_A_data_out = MEMORY(, , P1_q_a[12]_PORT_A_address_reg, , , , , , P1_q_a[12]_clock_0, , P1_q_a[12]_clock_enable_0, , , );
P1_q_a[12]_PORT_A_data_out_reg = DFFE(P1_q_a[12]_PORT_A_data_out, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[12] = P1_q_a[12]_PORT_A_data_out_reg[0];

--P1_q_a[11] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[11] at M4K_X13_Y9
P1_q_a[12]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[12]_PORT_A_address_reg = DFFE(P1_q_a[12]_PORT_A_address, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[12]_clock_0 = GLOBAL(UCLK);
P1_q_a[12]_clock_enable_0 = VCC;
P1_q_a[12]_PORT_A_data_out = MEMORY(, , P1_q_a[12]_PORT_A_address_reg, , , , , , P1_q_a[12]_clock_0, , P1_q_a[12]_clock_enable_0, , , );
P1_q_a[12]_PORT_A_data_out_reg = DFFE(P1_q_a[12]_PORT_A_data_out, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[11] = P1_q_a[12]_PORT_A_data_out_reg[3];

--P1_q_a[9] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[9] at M4K_X13_Y9
P1_q_a[12]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[12]_PORT_A_address_reg = DFFE(P1_q_a[12]_PORT_A_address, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[12]_clock_0 = GLOBAL(UCLK);
P1_q_a[12]_clock_enable_0 = VCC;
P1_q_a[12]_PORT_A_data_out = MEMORY(, , P1_q_a[12]_PORT_A_address_reg, , , , , , P1_q_a[12]_clock_0, , P1_q_a[12]_clock_enable_0, , , );
P1_q_a[12]_PORT_A_data_out_reg = DFFE(P1_q_a[12]_PORT_A_data_out, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[9] = P1_q_a[12]_PORT_A_data_out_reg[2];

--P1_q_a[13] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[13] at M4K_X13_Y9
P1_q_a[12]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[12]_PORT_A_address_reg = DFFE(P1_q_a[12]_PORT_A_address, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[12]_clock_0 = GLOBAL(UCLK);
P1_q_a[12]_clock_enable_0 = VCC;
P1_q_a[12]_PORT_A_data_out = MEMORY(, , P1_q_a[12]_PORT_A_address_reg, , , , , , P1_q_a[12]_clock_0, , P1_q_a[12]_clock_enable_0, , , );
P1_q_a[12]_PORT_A_data_out_reg = DFFE(P1_q_a[12]_PORT_A_data_out, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[13] = P1_q_a[12]_PORT_A_data_out_reg[1];


--L1L86 is cpu:inst|cpu_cu:I2|nreset_i~14 at LC_X11_Y11_N2
--operation mode is normal

L1_nreset_d_qfbk = L1_nreset_d;
L1L86 = nRESET & L1_nreset_d_qfbk & N1_nreset_c;

--L1_nreset_d is cpu:inst|cpu_cu:I2|nreset_d at LC_X11_Y11_N2
--operation mode is normal

L1_nreset_d_sload_eqn = (VCC & N1_nreset_c) # (GND & L1L86);
L1_nreset_d = DFFEA(L1_nreset_d_sload_eqn, GLOBAL(UCLK), VCC, , , );


--L1_valid_c is cpu:inst|cpu_cu:I2|valid_c at LC_X9_Y11_N4
--operation mode is normal

L1_valid_c_lut_out = !M1L181 & L1L55 # !K1L851 # !L1_nreset_d;
L1_valid_c = DFFEA(L1_valid_c_lut_out, GLOBAL(UCLK), VCC, , , );


--L1L36 is cpu:inst|cpu_cu:I2|i~642 at LC_X9_Y11_N5
--operation mode is normal

L1_data_c_y[1]_qfbk = L1_data_c_y[1];
L1L36 = L1_valid_c & !L1_data_c_y[0] & L1_data_c_y[1]_qfbk & !L1_data_c_y[2];

--L1_data_c_y[1] is cpu:inst|cpu_cu:I2|data_c_y[1] at LC_X9_Y11_N5
--operation mode is normal

L1_data_c_y[1]_sload_eqn = (VCC & L1L52) # (GND & L1L36);
L1_data_c_y[1] = DFFEA(L1_data_c_y[1]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--K1L851 is cpu:inst|cpu_iu:I1|nreset_i~37 at LC_X9_Y11_N6
--operation mode is normal

N1_nreset_c_qfbk = N1_nreset_c;
K1L851 = nRESET & N1_nreset_c_qfbk;

--N1_nreset_c is cpu:inst|cpu_oa:I4|nreset_c at LC_X9_Y11_N6
--operation mode is normal

N1_nreset_c_sload_eqn = (VCC & nRESET) # (GND & K1L851);
N1_nreset_c = DFFEA(N1_nreset_c_sload_eqn, GLOBAL(UCLK), VCC, , , );


--L1_int_c is cpu:inst|cpu_cu:I2|int_c at LC_X9_Y11_N8
--operation mode is normal

L1_int_c_lut_out = L1_nreset_d & K1L851 & (E1L85 # E1L75);
L1_int_c = DFFEA(L1_int_c_lut_out, GLOBAL(UCLK), VCC, , , );


--L1_int_stat_c is cpu:inst|cpu_cu:I2|int_stat_c at LC_X10_Y12_N6
--operation mode is normal

L1_int_stat_c_lut_out = K1L851 & L1_nreset_d & (L1L85 # L1L94);
L1_int_stat_c = DFFEA(L1_int_stat_c_lut_out, GLOBAL(UCLK), VCC, , , );


--L1L26 is cpu:inst|cpu_cu:I2|i~636 at LC_X9_Y11_N7
--operation mode is normal

L1L26 = L1_nreset_d & !L1_int_stat_c & L1_int_c & K1L851;


--P1_q_a[1] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[1] at M4K_X13_Y11
P1_q_a[1]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[1]_PORT_A_address_reg = DFFE(P1_q_a[1]_PORT_A_address, P1_q_a[1]_clock_0, , , P1_q_a[1]_clock_enable_0);
P1_q_a[1]_clock_0 = GLOBAL(UCLK);
P1_q_a[1]_clock_enable_0 = VCC;
P1_q_a[1]_PORT_A_data_out = MEMORY(, , P1_q_a[1]_PORT_A_address_reg, , , , , , P1_q_a[1]_clock_0, , P1_q_a[1]_clock_enable_0, , , );
P1_q_a[1]_PORT_A_data_out_reg = DFFE(P1_q_a[1]_PORT_A_data_out, P1_q_a[1]_clock_0, , , P1_q_a[1]_clock_enable_0);
P1_q_a[1] = P1_q_a[1]_PORT_A_data_out_reg[0];

--P1_q_a[3] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[3] at M4K_X13_Y11
P1_q_a[1]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[1]_PORT_A_address_reg = DFFE(P1_q_a[1]_PORT_A_address, P1_q_a[1]_clock_0, , , P1_q_a[1]_clock_enable_0);
P1_q_a[1]_clock_0 = GLOBAL(UCLK);
P1_q_a[1]_clock_enable_0 = VCC;
P1_q_a[1]_PORT_A_data_out = MEMORY(, , P1_q_a[1]_PORT_A_address_reg, , , , , , P1_q_a[1]_clock_0, , P1_q_a[1]_clock_enable_0, , , );
P1_q_a[1]_PORT_A_data_out_reg = DFFE(P1_q_a[1]_PORT_A_data_out, P1_q_a[1]_clock_0, , , P1_q_a[1]_clock_enable_0);
P1_q_a[3] = P1_q_a[1]_PORT_A_data_out_reg[3];

--P1_q_a[0] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[0] at M4K_X13_Y11
P1_q_a[1]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[1]_PORT_A_address_reg = DFFE(P1_q_a[1]_PORT_A_address, P1_q_a[1]_clock_0, , , P1_q_a[1]_clock_enable_0);
P1_q_a[1]_clock_0 = GLOBAL(UCLK);
P1_q_a[1]_clock_enable_0 = VCC;
P1_q_a[1]_PORT_A_data_out = MEMORY(, , P1_q_a[1]_PORT_A_address_reg, , , , , , P1_q_a[1]_clock_0, , P1_q_a[1]_clock_enable_0, , , );
P1_q_a[1]_PORT_A_data_out_reg = DFFE(P1_q_a[1]_PORT_A_data_out, P1_q_a[1]_clock_0, , , P1_q_a[1]_clock_enable_0);
P1_q_a[0] = P1_q_a[1]_PORT_A_data_out_reg[2];

--P1_q_a[2] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2] at M4K_X13_Y11
P1_q_a[1]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[1]_PORT_A_address_reg = DFFE(P1_q_a[1]_PORT_A_address, P1_q_a[1]_clock_0, , , P1_q_a[1]_clock_enable_0);
P1_q_a[1]_clock_0 = GLOBAL(UCLK);
P1_q_a[1]_clock_enable_0 = VCC;
P1_q_a[1]_PORT_A_data_out = MEMORY(, , P1_q_a[1]_PORT_A_address_reg, , , , , , P1_q_a[1]_clock_0, , P1_q_a[1]_clock_enable_0, , , );
P1_q_a[1]_PORT_A_data_out_reg = DFFE(P1_q_a[1]_PORT_A_data_out, P1_q_a[1]_clock_0, , , P1_q_a[1]_clock_enable_0);
P1_q_a[2] = P1_q_a[1]_PORT_A_data_out_reg[1];


--L1L72 is cpu:inst|cpu_cu:I2|data_c_x[2]~242 at LC_X11_Y11_N0
--operation mode is normal

L1L72 = !P1_q_a[2] & !P1_q_a[1];


--P1_q_a[7] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[7] at M4K_X13_Y10
P1_q_a[7]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[7]_PORT_A_address_reg = DFFE(P1_q_a[7]_PORT_A_address, P1_q_a[7]_clock_0, , , P1_q_a[7]_clock_enable_0);
P1_q_a[7]_clock_0 = GLOBAL(UCLK);
P1_q_a[7]_clock_enable_0 = VCC;
P1_q_a[7]_PORT_A_data_out = MEMORY(, , P1_q_a[7]_PORT_A_address_reg, , , , , , P1_q_a[7]_clock_0, , P1_q_a[7]_clock_enable_0, , , );
P1_q_a[7]_PORT_A_data_out_reg = DFFE(P1_q_a[7]_PORT_A_data_out, P1_q_a[7]_clock_0, , , P1_q_a[7]_clock_enable_0);
P1_q_a[7] = P1_q_a[7]_PORT_A_data_out_reg[0];

--P1_q_a[4] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[4] at M4K_X13_Y10
P1_q_a[7]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[7]_PORT_A_address_reg = DFFE(P1_q_a[7]_PORT_A_address, P1_q_a[7]_clock_0, , , P1_q_a[7]_clock_enable_0);
P1_q_a[7]_clock_0 = GLOBAL(UCLK);
P1_q_a[7]_clock_enable_0 = VCC;
P1_q_a[7]_PORT_A_data_out = MEMORY(, , P1_q_a[7]_PORT_A_address_reg, , , , , , P1_q_a[7]_clock_0, , P1_q_a[7]_clock_enable_0, , , );
P1_q_a[7]_PORT_A_data_out_reg = DFFE(P1_q_a[7]_PORT_A_data_out, P1_q_a[7]_clock_0, , , P1_q_a[7]_clock_enable_0);
P1_q_a[4] = P1_q_a[7]_PORT_A_data_out_reg[3];

--P1_q_a[5] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[5] at M4K_X13_Y10
P1_q_a[7]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[7]_PORT_A_address_reg = DFFE(P1_q_a[7]_PORT_A_address, P1_q_a[7]_clock_0, , , P1_q_a[7]_clock_enable_0);
P1_q_a[7]_clock_0 = GLOBAL(UCLK);
P1_q_a[7]_clock_enable_0 = VCC;
P1_q_a[7]_PORT_A_data_out = MEMORY(, , P1_q_a[7]_PORT_A_address_reg, , , , , , P1_q_a[7]_clock_0, , P1_q_a[7]_clock_enable_0, , , );
P1_q_a[7]_PORT_A_data_out_reg = DFFE(P1_q_a[7]_PORT_A_data_out, P1_q_a[7]_clock_0, , , P1_q_a[7]_clock_enable_0);
P1_q_a[5] = P1_q_a[7]_PORT_A_data_out_reg[2];

--P1_q_a[6] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[6] at M4K_X13_Y10
P1_q_a[7]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[7]_PORT_A_address_reg = DFFE(P1_q_a[7]_PORT_A_address, P1_q_a[7]_clock_0, , , P1_q_a[7]_clock_enable_0);
P1_q_a[7]_clock_0 = GLOBAL(UCLK);
P1_q_a[7]_clock_enable_0 = VCC;
P1_q_a[7]_PORT_A_data_out = MEMORY(, , P1_q_a[7]_PORT_A_address_reg, , , , , , P1_q_a[7]_clock_0, , P1_q_a[7]_clock_enable_0, , , );
P1_q_a[7]_PORT_A_data_out_reg = DFFE(P1_q_a[7]_PORT_A_data_out, P1_q_a[7]_clock_0, , , P1_q_a[7]_clock_enable_0);
P1_q_a[6] = P1_q_a[7]_PORT_A_data_out_reg[1];


--L1L42 is cpu:inst|cpu_cu:I2|data_c_x[1]~50 at LC_X11_Y11_N8
--operation mode is normal

L1L42 = P1_q_a[0] # P1_q_a[7] & (!P1_q_a[5] # !P1_q_a[6]);


--L1L52 is cpu:inst|cpu_cu:I2|data_c_x[1]~258 at LC_X11_Y11_N9
--operation mode is normal

L1L52 = !P1_q_a[3] & L1L72 & L1L86 & L1L42;


--L1_data_c_x[2] is cpu:inst|cpu_cu:I2|data_c_x[2] at LC_X11_Y11_N5
--operation mode is normal

L1_data_c_x[2] = L1L86 & !P1_q_a[1] & !P1_q_a[2] & P1_q_a[3];


--L1L32 is cpu:inst|cpu_cu:I2|data_c_x[0]~266 at LC_X12_Y11_N6
--operation mode is normal

L1L32 = P1_q_a[1] # P1_q_a[2] # P1_q_a[0] & P1_q_a[3];


--A1L271 is rtl~4075 at LC_X15_Y10_N9
--operation mode is normal

A1L271 = P1_q_a[7] & (!P1_q_a[6] # !P1_q_a[5]);


--L1L66 is cpu:inst|cpu_cu:I2|Mux_54_rtl_1_rtl_1~8 at LC_X10_Y11_N4
--operation mode is normal

L1L66 = !P1_q_a[0] & !P1_q_a[3];


--L1L22 is cpu:inst|cpu_cu:I2|data_c_x[0]~65 at LC_X11_Y11_N3
--operation mode is normal

L1L22 = L1L86 & (L1L32 # L1L66 & A1L271);


--L1L94 is cpu:inst|cpu_cu:I2|i~14 at LC_X11_Y11_N6
--operation mode is normal

L1L94 = L1L26 & (L1_data_c_x[2] $ !L1L52 # !L1L22);


--M1_nreset_i is cpu:inst|cpu_du:I3|nreset_i at LC_X9_Y11_N2
--operation mode is normal

M1_nreset_e_qfbk = M1_nreset_e;
M1_nreset_i = N1_nreset_c & nRESET & M1_nreset_e_qfbk & L1_nreset_d;

--M1_nreset_e is cpu:inst|cpu_du:I3|nreset_e at LC_X9_Y11_N2
--operation mode is normal

M1_nreset_e_sload_eqn = (VCC & L1_nreset_d) # (GND & M1_nreset_i);
M1_nreset_e = DFFEA(M1_nreset_e_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L381 is cpu:inst|cpu_du:I3|i~348 at LC_X9_Y11_N1
--operation mode is normal

L1_data_c_y[0]_qfbk = L1_data_c_y[0];
M1L381 = L1_data_c_y[0]_qfbk & L1_data_c_y[1];

--L1_data_c_y[0] is cpu:inst|cpu_cu:I2|data_c_y[0] at LC_X9_Y11_N1
--operation mode is normal

L1_data_c_y[0]_sload_eqn = (VCC & L1L22) # (GND & M1L381);
L1_data_c_y[0] = DFFEA(L1_data_c_y[0]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L481 is cpu:inst|cpu_du:I3|i~351 at LC_X9_Y11_N3
--operation mode is normal

L1_data_c_y[2]_qfbk = L1_data_c_y[2];
M1L481 = M1_nreset_i & L1_valid_c & !L1_data_c_y[2]_qfbk & M1L381;

--L1_data_c_y[2] is cpu:inst|cpu_cu:I2|data_c_y[2] at LC_X9_Y11_N3
--operation mode is normal

L1_data_c_y[2]_sload_eqn = (VCC & L1_data_c_x[2]) # (GND & M1L481);
L1_data_c_y[2] = DFFEA(L1_data_c_y[2]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L681 is cpu:inst|cpu_du:I3|Mux_76_rtl_0~58 at LC_X9_Y7_N3
--operation mode is normal

L1_data_t_y[1]_qfbk = L1_data_t_y[1];
M1L681 = L1_data_t_y[1]_qfbk & !L1_data_t_y[2];

--L1_data_t_y[1] is cpu:inst|cpu_cu:I2|data_t_y[1] at LC_X9_Y7_N3
--operation mode is normal

L1_data_t_y[1]_sload_eqn = (VCC & L1L63) # (GND & M1L681);
L1_data_t_y[1] = DFFEA(L1_data_t_y[1]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L722 is cpu:inst|cpu_du:I3|reduce_nor_144~6 at LC_X9_Y7_N0
--operation mode is normal

M1_acc_c[2]_qfbk = M1_acc_c[2];
M1L722 = M1_acc_c[3] # M1_acc_c[0] # M1_acc_c[2]_qfbk # M1_acc_c[4];

--M1_acc_c[2] is cpu:inst|cpu_du:I3|acc_c[2] at LC_X9_Y7_N0
--operation mode is normal

M1_acc_c[2]_sload_eqn = (VCC & M1L3) # (GND & M1L722);
M1_acc_c[2] = DFFEA(M1_acc_c[2]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L822 is cpu:inst|cpu_du:I3|reduce_nor_144~11 at LC_X9_Y7_N1
--operation mode is normal

M1_acc_c[1]_qfbk = M1_acc_c[1];
M1L822 = M1_acc_c[6] # M1_acc_c[5] # M1_acc_c[1]_qfbk # M1_acc_c[7];

--M1_acc_c[1] is cpu:inst|cpu_du:I3|acc_c[1] at LC_X9_Y7_N1
--operation mode is normal

M1_acc_c[1]_sload_eqn = (VCC & M1L2) # (GND & M1L822);
M1_acc_c[1] = DFFEA(M1_acc_c[1]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--A1L662 is rtl~14088 at LC_X9_Y7_N9
--operation mode is normal

A1L662 = !L1_data_t_y[0] & M1L681 & (M1L722 # M1L822);


--M1L922 is cpu:inst|cpu_du:I3|reduce_nor_144~19 at LC_X9_Y7_N5
--operation mode is normal

M1_acc_c[0]_qfbk = M1_acc_c[0];
M1L922 = M1_acc_c[0]_qfbk # M1_acc_c[4];

--M1_acc_c[0] is cpu:inst|cpu_du:I3|acc_c[0] at LC_X9_Y7_N5
--operation mode is normal

M1_acc_c[0]_sload_eqn = (VCC & M1L1) # (GND & M1L922);
M1_acc_c[0] = DFFEA(M1_acc_c[0]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1_reduce_nor_144 is cpu:inst|cpu_du:I3|reduce_nor_144 at LC_X9_Y7_N6
--operation mode is normal

M1_reduce_nor_144 = M1L922 # M1_acc_c[2] # M1_acc_c[3] # M1L822;


--A1L471 is rtl~4081 at LC_X9_Y7_N7
--operation mode is normal

L1_data_t_y[0]_qfbk = L1_data_t_y[0];
A1L471 = L1_data_t_y[2] & !M1_acc_c[8] & !L1_data_t_y[0]_qfbk # !L1_data_t_y[2] & (L1_data_t_y[0]_qfbk & M1_acc_c[8] # !L1_data_t_y[0]_qfbk & !M1_reduce_nor_144);

--L1_data_t_y[0] is cpu:inst|cpu_cu:I2|data_t_y[0] at LC_X9_Y7_N7
--operation mode is normal

L1_data_t_y[0]_sload_eqn = (VCC & L1L23) # (GND & A1L471);
L1_data_t_y[0] = DFFEA(L1_data_t_y[0]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L181 is cpu:inst|cpu_du:I3|i~86 at LC_X9_Y7_N8
--operation mode is normal

M1L181 = M1L481 & (A1L662 # !L1_data_t_y[1] & A1L471);


--L1L49 is cpu:inst|cpu_cu:I2|we~2 at LC_X10_Y7_N0
--operation mode is normal

L1L49 = L1L36 & (L1L94 & !M1L181 # !L1L94 & L1L86);


--L1L02 is cpu:inst|cpu_cu:I2|daddr_t[8]~14 at LC_X15_Y9_N5
--operation mode is normal

L1_daddr_d_x[8]_qfbk = L1_daddr_d_x[8];
L1L02 = L1L86 & (L1L49 & L1_daddr_d_x[8]_qfbk # !L1L49 & P1_q_a[12]) # !L1L86 & P1_q_a[12];

--L1_daddr_d_x[8] is cpu:inst|cpu_cu:I2|daddr_d_x[8] at LC_X15_Y9_N5
--operation mode is normal

L1_daddr_d_x[8]_sload_eqn = (VCC & P1_q_a[12]) # (GND & L1L02);
L1_daddr_d_x[8] = DFFEA(L1_daddr_d_x[8]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--F1L11 is ctrl8cpu:inst5|i~945 at LC_X15_Y9_N0
--operation mode is normal

F1L11 = nRESET & N1_nreset_c & L1L02;


--L1L21 is cpu:inst|cpu_cu:I2|daddr_t[0]~2 at LC_X10_Y7_N2
--operation mode is normal

L1_daddr_d_x[0]_qfbk = L1_daddr_d_x[0];
L1L21 = L1L86 & (L1L49 & L1_daddr_d_x[0]_qfbk # !L1L49 & P1_q_a[4]) # !L1L86 & P1_q_a[4];

--L1_daddr_d_x[0] is cpu:inst|cpu_cu:I2|daddr_d_x[0] at LC_X10_Y7_N2
--operation mode is normal

L1_daddr_d_x[0]_sload_eqn = (VCC & P1_q_a[4]) # (GND & L1L21);
L1_daddr_d_x[0] = DFFEA(L1_daddr_d_x[0]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--L1L31 is cpu:inst|cpu_cu:I2|daddr_t[1]~8 at LC_X10_Y7_N4
--operation mode is normal

L1_daddr_d_x[1]_qfbk = L1_daddr_d_x[1];
L1L31 = L1L86 & (L1L49 & L1_daddr_d_x[1]_qfbk # !L1L49 & P1_q_a[5]) # !L1L86 & P1_q_a[5];

--L1_daddr_d_x[1] is cpu:inst|cpu_cu:I2|daddr_d_x[1] at LC_X10_Y7_N4
--operation mode is normal

L1_daddr_d_x[1]_sload_eqn = (VCC & P1_q_a[5]) # (GND & L1L31);
L1_daddr_d_x[1] = DFFEA(L1_daddr_d_x[1]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--L1L41 is cpu:inst|cpu_cu:I2|daddr_t[2]~5 at LC_X10_Y7_N5
--operation mode is normal

L1_daddr_d_x[2]_qfbk = L1_daddr_d_x[2];
L1L41 = L1L86 & (L1L49 & L1_daddr_d_x[2]_qfbk # !L1L49 & P1_q_a[6]) # !L1L86 & P1_q_a[6];

--L1_daddr_d_x[2] is cpu:inst|cpu_cu:I2|daddr_d_x[2] at LC_X10_Y7_N5
--operation mode is normal

L1_daddr_d_x[2]_sload_eqn = (VCC & P1_q_a[6]) # (GND & L1L41);
L1_daddr_d_x[2] = DFFEA(L1_daddr_d_x[2]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--N1L032 is cpu:inst|cpu_oa:I4|nwe_x~9 at LC_X10_Y7_N3
--operation mode is normal

N1L032 = !L1L41 & (L1L31 $ L1L21);


--N1_reduce_nor_126 is cpu:inst|cpu_oa:I4|reduce_nor_126 at LC_X10_Y7_N6
--operation mode is normal

N1_reduce_nor_126 = L1L31 # L1L21 # L1L41;


--L1L25 is cpu:inst|cpu_cu:I2|i~82 at LC_X10_Y9_N4
--operation mode is normal

L1L25 = L1L86 & L1L36 & (!L1L94 # !M1L181);


--N1L322 is cpu:inst|cpu_oa:I4|i~2650 at LC_X11_Y9_N6
--operation mode is normal

L1_daddr_d_x[9]_qfbk = L1_daddr_d_x[9];
N1L322 = L1L25 & !L1_daddr_d_x[8] & !L1_daddr_d_x[9]_qfbk # !L1L25 & !P1_q_a[12];

--L1_daddr_d_x[9] is cpu:inst|cpu_cu:I2|daddr_d_x[9] at LC_X11_Y9_N6
--operation mode is normal

L1_daddr_d_x[9]_sload_eqn = (VCC & P1_q_a[13]) # (GND & N1L322);
L1_daddr_d_x[9] = DFFEA(L1_daddr_d_x[9]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--P1_q_a[10] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[10] at M4K_X13_Y12
P1_q_a[10]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[10]_PORT_A_address_reg = DFFE(P1_q_a[10]_PORT_A_address, P1_q_a[10]_clock_0, , , P1_q_a[10]_clock_enable_0);
P1_q_a[10]_clock_0 = GLOBAL(UCLK);
P1_q_a[10]_clock_enable_0 = VCC;
P1_q_a[10]_PORT_A_data_out = MEMORY(, , P1_q_a[10]_PORT_A_address_reg, , , , , , P1_q_a[10]_clock_0, , P1_q_a[10]_clock_enable_0, , , );
P1_q_a[10]_PORT_A_data_out_reg = DFFE(P1_q_a[10]_PORT_A_data_out, P1_q_a[10]_clock_0, , , P1_q_a[10]_clock_enable_0);
P1_q_a[10] = P1_q_a[10]_PORT_A_data_out_reg[0];

--P1_q_a[8] is lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[8] at M4K_X13_Y12
P1_q_a[10]_PORT_A_address = BUS(K1L39, K1L79, K1L101, K1L201, K1L701, K1L211, K1L711, K1L221, K1L721, K1L231);
P1_q_a[10]_PORT_A_address_reg = DFFE(P1_q_a[10]_PORT_A_address, P1_q_a[10]_clock_0, , , P1_q_a[10]_clock_enable_0);
P1_q_a[10]_clock_0 = GLOBAL(UCLK);
P1_q_a[10]_clock_enable_0 = VCC;
P1_q_a[10]_PORT_A_data_out = MEMORY(, , P1_q_a[10]_PORT_A_address_reg, , , , , , P1_q_a[10]_clock_0, , P1_q_a[10]_clock_enable_0, , , );
P1_q_a[10]_PORT_A_data_out_reg = DFFE(P1_q_a[10]_PORT_A_data_out, P1_q_a[10]_clock_0, , , P1_q_a[10]_clock_enable_0);
P1_q_a[8] = P1_q_a[10]_PORT_A_data_out_reg[1];


--L1L81 is cpu:inst|cpu_cu:I2|daddr_t[6]~20 at LC_X10_Y9_N0
--operation mode is normal

L1_daddr_d_x[6]_qfbk = L1_daddr_d_x[6];
L1L81 = L1L86 & (L1L49 & L1_daddr_d_x[6]_qfbk # !L1L49 & P1_q_a[10]) # !L1L86 & P1_q_a[10];

--L1_daddr_d_x[6] is cpu:inst|cpu_cu:I2|daddr_d_x[6] at LC_X10_Y9_N0
--operation mode is normal

L1_daddr_d_x[6]_sload_eqn = (VCC & P1_q_a[10]) # (GND & L1L81);
L1_daddr_d_x[6] = DFFEA(L1_daddr_d_x[6]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--N1L622 is cpu:inst|cpu_oa:I4|i~2696 at LC_X11_Y9_N0
--operation mode is normal

N1L622 = !L1L81 & N1L322 & (L1L25 # !P1_q_a[13]);


--L1L05 is cpu:inst|cpu_cu:I2|i~32 at LC_X11_Y11_N4
--operation mode is normal

L1L05 = !P1_q_a[3] & !L1L52 & L1L22;


--A1L262 is rtl~14065 at LC_X8_Y7_N7
--operation mode is normal

A1L262 = !L1_data_t_y[2] & M1_acc_c[8];


--A1L371 is rtl~4076 at LC_X8_Y7_N8
--operation mode is normal

L1_data_t_y[2]_qfbk = L1_data_t_y[2];
A1L371 = L1_data_t_y[2]_qfbk & !M1_acc_c[8] # !L1_data_t_y[2]_qfbk & !M1L722 & !M1L822;

--L1_data_t_y[2] is cpu:inst|cpu_cu:I2|data_t_y[2] at LC_X8_Y7_N8
--operation mode is normal

L1_data_t_y[2]_sload_eqn = (VCC & L1L73) # (GND & A1L371);
L1_data_t_y[2] = DFFEA(L1_data_t_y[2]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--A1L98 is rtl~3076 at LC_X8_Y7_N9
--operation mode is normal

A1L98 = !L1_data_t_y[1] & (L1_data_t_y[0] & A1L262 # !L1_data_t_y[0] & A1L371);


--L1L19 is cpu:inst|cpu_cu:I2|re~89 at LC_X10_Y11_N2
--operation mode is normal

L1L19 = L1L05 & (!A1L662 & !A1L98 # !M1L481);


--L1L65 is cpu:inst|cpu_cu:I2|i~244 at LC_X10_Y11_N7
--operation mode is normal

L1L65 = !L1L36 & L1L94;


--L1L95 is cpu:inst|cpu_cu:I2|i~615 at LC_X9_Y11_N0
--operation mode is normal

L1L95 = nRESET & L1_nreset_d & P1_q_a[3] & N1_nreset_c;


--L1L53 is cpu:inst|cpu_cu:I2|data_t_x[1]~31 at LC_X10_Y11_N5
--operation mode is normal

L1L53 = P1_q_a[1] # !P1_q_a[2] & L1L66 & L1L46;


--L1L63 is cpu:inst|cpu_cu:I2|data_t_x[1]~37 at LC_X10_Y11_N1
--operation mode is normal

L1L63 = N1_nreset_c & L1_nreset_d & nRESET & L1L53;


--L1L33 is cpu:inst|cpu_cu:I2|data_t_x[0]~69 at LC_X12_Y11_N8
--operation mode is normal

L1L33 = P1_q_a[0] & (P1_q_a[1] # P1_q_a[2]);


--L1L43 is cpu:inst|cpu_cu:I2|data_t_x[0]~519 at LC_X12_Y11_N7
--operation mode is normal

L1L43 = !P1_q_a[0] & !P1_q_a[1] & !P1_q_a[3] & !P1_q_a[2];


--L1L23 is cpu:inst|cpu_cu:I2|data_t_x[0]~45 at LC_X12_Y11_N3
--operation mode is normal

L1L23 = L1L86 & (L1L33 # L1L43 & L1L56);


--L1L83 is cpu:inst|cpu_cu:I2|data_t_x[2]~94 at LC_X15_Y10_N2
--operation mode is normal

L1L83 = P1_q_a[6] & (!P1_q_a[4] & !P1_q_a[7] # !P1_q_a[5]) # !P1_q_a[6] & P1_q_a[4] & P1_q_a[7] & P1_q_a[5];


--L1L93 is cpu:inst|cpu_cu:I2|data_t_x[2]~513 at LC_X15_Y11_N9
--operation mode is normal

L1L93 = !P1_q_a[1] & !P1_q_a[3] & !P1_q_a[0];


--L1L73 is cpu:inst|cpu_cu:I2|data_t_x[2]~62 at LC_X11_Y11_N1
--operation mode is normal

L1L73 = L1L86 & (P1_q_a[2] # L1L93 & L1L83);


--L1L06 is cpu:inst|cpu_cu:I2|i~617 at LC_X11_Y11_N7
--operation mode is normal

L1L06 = !L1_data_c_x[2] & L1L22 & L1L52 & L1L73;


--L1L98 is cpu:inst|cpu_cu:I2|re~70 at LC_X10_Y11_N8
--operation mode is normal

L1L98 = L1L29 & (L1L63 $ !L1L23 # !L1L06);


--L1L09 is cpu:inst|cpu_cu:I2|re~82 at LC_X10_Y11_N0
--operation mode is normal

L1L09 = K1L851 & !L1L36 & L1_nreset_d & !L1L94;


--L1L88 is cpu:inst|cpu_cu:I2|re~16 at LC_X10_Y11_N9
--operation mode is normal

L1L88 = L1L19 & (L1L65 # L1L09 & L1L98);


--L1L61 is cpu:inst|cpu_cu:I2|daddr_t[4]~26 at LC_X11_Y9_N9
--operation mode is normal

L1_daddr_d_x[4]_qfbk = L1_daddr_d_x[4];
L1L61 = L1L86 & (L1L49 & L1_daddr_d_x[4]_qfbk # !L1L49 & P1_q_a[8]) # !L1L86 & P1_q_a[8];

--L1_daddr_d_x[4] is cpu:inst|cpu_cu:I2|daddr_d_x[4] at LC_X11_Y9_N9
--operation mode is normal

L1_daddr_d_x[4]_sload_eqn = (VCC & P1_q_a[8]) # (GND & L1L61);
L1_daddr_d_x[4] = DFFEA(L1_daddr_d_x[4]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--N1L722 is cpu:inst|cpu_oa:I4|i~2697 at LC_X11_Y9_N7
--operation mode is normal

N1L722 = !L1L61 & (L1L88 # L1L49);


--L1L71 is cpu:inst|cpu_cu:I2|daddr_t[5]~23 at LC_X10_Y7_N1
--operation mode is normal

L1_daddr_d_x[5]_qfbk = L1_daddr_d_x[5];
L1L71 = L1L86 & (L1L49 & L1_daddr_d_x[5]_qfbk # !L1L49 & P1_q_a[9]) # !L1L86 & P1_q_a[9];

--L1_daddr_d_x[5] is cpu:inst|cpu_cu:I2|daddr_d_x[5] at LC_X10_Y7_N1
--operation mode is normal

L1_daddr_d_x[5]_sload_eqn = (VCC & P1_q_a[9]) # (GND & L1L71);
L1_daddr_d_x[5] = DFFEA(L1_daddr_d_x[5]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--L1L51 is cpu:inst|cpu_cu:I2|daddr_t[3]~29 at LC_X10_Y7_N7
--operation mode is normal

L1_daddr_d_x[3]_qfbk = L1_daddr_d_x[3];
L1L51 = L1L86 & (L1L49 & L1_daddr_d_x[3]_qfbk # !L1L49 & P1_q_a[7]) # !L1L86 & P1_q_a[7];

--L1_daddr_d_x[3] is cpu:inst|cpu_cu:I2|daddr_d_x[3] at LC_X10_Y7_N7
--operation mode is normal

L1_daddr_d_x[3]_sload_eqn = (VCC & P1_q_a[7]) # (GND & L1L51);
L1_daddr_d_x[3] = DFFEA(L1_daddr_d_x[3]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--L1L91 is cpu:inst|cpu_cu:I2|daddr_t[7]~17 at LC_X10_Y7_N8
--operation mode is normal

L1_daddr_d_x[7]_qfbk = L1_daddr_d_x[7];
L1L91 = L1L86 & (L1L49 & L1_daddr_d_x[7]_qfbk # !L1L49 & P1_q_a[11]) # !L1L86 & P1_q_a[11];

--L1_daddr_d_x[7] is cpu:inst|cpu_cu:I2|daddr_d_x[7] at LC_X10_Y7_N8
--operation mode is normal

L1_daddr_d_x[7]_sload_eqn = (VCC & P1_q_a[11]) # (GND & L1L91);
L1_daddr_d_x[7] = DFFEA(L1_daddr_d_x[7]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--N1L522 is cpu:inst|cpu_oa:I4|i~2690 at LC_X10_Y7_N9
--operation mode is normal

N1L522 = !L1L71 & !L1L51 & !L1L91;


--N1L232 is cpu:inst|cpu_oa:I4|nwe_x~21 at LC_X11_Y7_N6
--operation mode is normal

N1L232 = N1_reduce_nor_126 & N1L522 & N1L722 & N1L622;


--L1L45 is cpu:inst|cpu_cu:I2|i~162 at LC_X11_Y10_N6
--operation mode is normal

L1L45 = nRESET & L1_nreset_d & N1_nreset_c & L1L36;


--L1L59 is cpu:inst|cpu_cu:I2|we~54 at LC_X12_Y9_N8
--operation mode is normal

L1L59 = L1L36 & (!A1L98 & !A1L662 # !M1L481);


--N1L332 is cpu:inst|cpu_oa:I4|nwe_x~36 at LC_X11_Y7_N4
--operation mode is normal

N1L332 = L1L94 & !L1L59 # !L1L94 & !L1L45 # !N1_nreset_c;


--J1L04 is inout4reg:inst10|i~475 at LC_X11_Y7_N5
--operation mode is normal

J1L04 = F1L11 & !N1L332 & (!N1L232 # !N1L032);


--N1L78 is cpu:inst|cpu_oa:I4|daddr_x[0]~257 at LC_X11_Y9_N1
--operation mode is normal

N1L78 = N1L722 & !N1_reduce_nor_126 & N1L522 & N1L622;


--N1_ireg_c[4] is cpu:inst|cpu_oa:I4|ireg_c[4] at LC_X6_Y4_N9
--operation mode is normal

N1_ireg_c[4]_lut_out = N1_nreset_c & (L1L74Q & N1_ireg_i[4] # !L1L74Q & N1L61);
N1_ireg_c[4] = DFFEA(N1_ireg_c[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L19 is cpu:inst|cpu_oa:I4|daddr_x[4]~159 at LC_X11_Y9_N8
--operation mode is normal

N1L19 = N1_nreset_c & (L1L61 # N1_ireg_c[4] & N1L78);


--N1_ireg_c[2] is cpu:inst|cpu_oa:I4|ireg_c[2] at LC_X5_Y10_N1
--operation mode is normal

N1_ireg_c[2]_lut_out = N1_nreset_c & (L1L74Q & N1_ireg_i[2] # !L1L74Q & N1L21);
N1_ireg_c[2] = DFFEA(N1_ireg_c[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L98 is cpu:inst|cpu_oa:I4|daddr_x[2]~152 at LC_X11_Y9_N4
--operation mode is normal

N1L98 = N1_nreset_c & (L1L41 # N1_ireg_c[2] & N1L78);


--N1_ireg_c[3] is cpu:inst|cpu_oa:I4|ireg_c[3] at LC_X5_Y10_N9
--operation mode is normal

N1_ireg_c[3]_lut_out = N1_nreset_c & (L1L74Q & N1_ireg_i[3] # !L1L74Q & N1L8);
N1_ireg_c[3] = DFFEA(N1_ireg_c[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L09 is cpu:inst|cpu_oa:I4|daddr_x[3]~145 at LC_X11_Y9_N2
--operation mode is normal

N1L09 = N1_nreset_c & (L1L51 # N1_ireg_c[3] & N1L78);


--C1L583 is tx_uart:inst1|i~8867 at LC_X16_Y7_N1
--operation mode is normal

C1L583 = N1L19 & !N1L09 & !N1L98 & J1L04;


--N1_ireg_c[0] is cpu:inst|cpu_oa:I4|ireg_c[0] at LC_X6_Y4_N2
--operation mode is normal

N1_ireg_c[0]_lut_out = N1_nreset_c & (L1L74Q & N1_ireg_i[0] # !L1L74Q & N1L4);
N1_ireg_c[0] = DFFEA(N1_ireg_c[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L68 is cpu:inst|cpu_oa:I4|daddr_x[0]~138 at LC_X11_Y5_N8
--operation mode is normal

N1L68 = N1_nreset_c & (L1L21 # N1_ireg_c[0] & N1L78);


--C1L703 is tx_uart:inst1|i~1708 at LC_X19_Y5_N9
--operation mode is normal

C1L703 = C1_tx_bit_count[2] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L65 is tx_uart:inst1|add_152_rtl_3~813 at LC_X19_Y5_N2
--operation mode is normal

C1L65 = C1L763 & (C1L383 & C1L703 # !C1L383 & C1L59) # !C1L763 & C1L703;


--C1L603 is tx_uart:inst1|i~1701 at LC_X19_Y5_N7
--operation mode is normal

C1L603 = C1_tx_bit_count[1] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L55 is tx_uart:inst1|add_152_rtl_3~803 at LC_X20_Y5_N2
--operation mode is normal

C1L55 = C1L383 & C1L603 # !C1L383 & (C1L763 & C1L78 # !C1L763 & C1L603);


--C1L903 is tx_uart:inst1|i~1722 at LC_X19_Y6_N8
--operation mode is normal

C1L903 = C1_tx_bit_count[5] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L85 is tx_uart:inst1|add_152_rtl_3~833 at LC_X19_Y6_N0
--operation mode is normal

C1L85 = C1L763 & (C1L383 & C1L903 # !C1L383 & C1L911) # !C1L763 & C1L903;


--C1L803 is tx_uart:inst1|i~1715 at LC_X18_Y5_N0
--operation mode is normal

C1L803 = C1_tx_bit_count[4] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L75 is tx_uart:inst1|add_152_rtl_3~823 at LC_X18_Y5_N3
--operation mode is normal

C1L75 = C1L383 & C1L803 # !C1L383 & (C1L763 & C1L111 # !C1L763 & C1L803);


--C1L113 is tx_uart:inst1|i~1736 at LC_X18_Y4_N1
--operation mode is normal

C1L113 = C1_tx_bit_count[7] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L06 is tx_uart:inst1|add_152_rtl_3~853 at LC_X18_Y4_N3
--operation mode is normal

C1L06 = C1L383 & C1L113 # !C1L383 & (C1L763 & C1L921 # !C1L763 & C1L113);


--C1L013 is tx_uart:inst1|i~1729 at LC_X18_Y5_N2
--operation mode is normal

C1L013 = C1_tx_bit_count[6] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L95 is tx_uart:inst1|add_152_rtl_3~843 at LC_X18_Y5_N8
--operation mode is normal

C1L95 = C1L763 & (C1L383 & C1L013 # !C1L383 & C1L121) # !C1L763 & C1L013;


--C1L35 is tx_uart:inst1|add_152_rtl_3~782 at LC_X22_Y3_N6
--operation mode is normal

C1L35 = C1_tx_bit_count[0] & (C1L383 # !C1L563 # !C1L763);


--C1L25 is tx_uart:inst1|add_152_rtl_3~771 at LC_X22_Y3_N9
--operation mode is normal

C1L25 = C1L763 & (C1L383 # C1L58) # !C1L763 & C1L492;


--C1L313 is tx_uart:inst1|i~1750 at LC_X20_Y6_N9
--operation mode is normal

C1L313 = C1_tx_bit_count[9] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L26 is tx_uart:inst1|add_152_rtl_3~873 at LC_X20_Y6_N6
--operation mode is normal

C1L26 = C1L383 & C1L313 # !C1L383 & (C1L763 & C1L541 # !C1L763 & C1L313);


--C1L213 is tx_uart:inst1|i~1743 at LC_X20_Y6_N8
--operation mode is normal

C1L213 = C1_tx_bit_count[8] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L16 is tx_uart:inst1|add_152_rtl_3~863 at LC_X20_Y6_N3
--operation mode is normal

C1L16 = C1L763 & (C1L383 & C1L213 # !C1L383 & C1L731) # !C1L763 & C1L213;


--C1L513 is tx_uart:inst1|i~1764 at LC_X21_Y4_N1
--operation mode is normal

C1L513 = C1_tx_bit_count[11] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L46 is tx_uart:inst1|add_152_rtl_3~893 at LC_X21_Y4_N2
--operation mode is normal

C1L46 = C1L383 & C1L513 # !C1L383 & (C1L763 & C1L551 # !C1L763 & C1L513);


--C1L413 is tx_uart:inst1|i~1757 at LC_X21_Y4_N4
--operation mode is normal

C1L413 = C1_tx_bit_count[10] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L36 is tx_uart:inst1|add_152_rtl_3~883 at LC_X21_Y4_N6
--operation mode is normal

C1L36 = C1L383 & C1L413 # !C1L383 & (C1L763 & C1L351 # !C1L763 & C1L413);


--C1L713 is tx_uart:inst1|i~1778 at LC_X19_Y4_N9
--operation mode is normal

C1L713 = C1_tx_bit_count[13] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L66 is tx_uart:inst1|add_152_rtl_3~913 at LC_X19_Y5_N0
--operation mode is normal

C1L66 = C1L763 & (C1L383 & C1L713 # !C1L383 & C1L171) # !C1L763 & C1L713;


--C1L613 is tx_uart:inst1|i~1771 at LC_X19_Y4_N7
--operation mode is normal

C1L613 = C1_tx_bit_count[12] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L56 is tx_uart:inst1|add_152_rtl_3~903 at LC_X19_Y4_N0
--operation mode is normal

C1L56 = C1L763 & (C1L383 & C1L613 # !C1L383 & C1L361) # !C1L763 & C1L613;


--C1L913 is tx_uart:inst1|i~1792 at LC_X18_Y4_N2
--operation mode is normal

C1L913 = C1_tx_bit_count[15] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L86 is tx_uart:inst1|add_152_rtl_3~933 at LC_X18_Y4_N6
--operation mode is normal

C1L86 = C1L763 & (C1L383 & C1L913 # !C1L383 & C1L781) # !C1L763 & C1L913;


--C1L813 is tx_uart:inst1|i~1785 at LC_X18_Y4_N9
--operation mode is normal

C1L813 = C1_tx_bit_count[14] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L76 is tx_uart:inst1|add_152_rtl_3~923 at LC_X18_Y4_N7
--operation mode is normal

C1L76 = C1L763 & (C1L383 & C1L813 # !C1L383 & C1L971) # !C1L763 & C1L813;


--C1L123 is tx_uart:inst1|i~1806 at LC_X18_Y3_N6
--operation mode is normal

C1L123 = C1_tx_bit_count[17] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L07 is tx_uart:inst1|add_152_rtl_3~953 at LC_X18_Y3_N2
--operation mode is normal

C1L07 = C1L763 & (C1L383 & C1L123 # !C1L383 & C1L791) # !C1L763 & C1L123;


--C1L023 is tx_uart:inst1|i~1799 at LC_X18_Y3_N8
--operation mode is normal

C1L023 = C1_tx_bit_count[16] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L96 is tx_uart:inst1|add_152_rtl_3~943 at LC_X18_Y3_N4
--operation mode is normal

C1L96 = C1L763 & (C1L383 & C1L023 # !C1L383 & C1L981) # !C1L763 & C1L023;


--C1L27 is tx_uart:inst1|add_152_rtl_3~973 at LC_X19_Y3_N0
--operation mode is normal

C1L27 = C1L683 & C1L312 # !C1L683 & C1_tx_bit_count[19] & !C1L492;


--C1L17 is tx_uart:inst1|add_152_rtl_3~963 at LC_X22_Y3_N3
--operation mode is normal

C1L17 = C1L683 & C1L502 # !C1L683 & C1_tx_bit_count[18] & !C1L492;


--C1L47 is tx_uart:inst1|add_152_rtl_3~993 at LC_X21_Y3_N0
--operation mode is normal

C1L47 = C1L683 & C1L322 # !C1L683 & C1_tx_bit_count[21] & !C1L492;


--C1L37 is tx_uart:inst1|add_152_rtl_3~983 at LC_X19_Y3_N5
--operation mode is normal

C1L37 = C1L683 & C1L122 # !C1L683 & C1_tx_bit_count[20] & !C1L492;


--C1L67 is tx_uart:inst1|add_152_rtl_3~1013 at LC_X21_Y3_N5
--operation mode is normal

C1L67 = C1L683 & C1L932 # !C1L683 & C1_tx_bit_count[23] & !C1L492;


--C1L57 is tx_uart:inst1|add_152_rtl_3~1003 at LC_X21_Y3_N7
--operation mode is normal

C1L57 = C1L683 & C1L132 # !C1L683 & !C1L492 & C1_tx_bit_count[22];


--C1L87 is tx_uart:inst1|add_152_rtl_3~1033 at LC_X19_Y2_N2
--operation mode is normal

C1L87 = C1L683 & C1L552 # !C1L683 & C1_tx_bit_count[25] & !C1L492;


--C1L77 is tx_uart:inst1|add_152_rtl_3~1023 at LC_X19_Y4_N2
--operation mode is normal

C1L77 = C1L683 & C1L742 # !C1L683 & C1_tx_bit_count[24] & !C1L492;


--C1L08 is tx_uart:inst1|add_152_rtl_3~1053 at LC_X20_Y2_N6
--operation mode is normal

C1L08 = C1L683 & C1L562 # !C1L683 & C1_tx_bit_count[27] & !C1L492;


--C1L97 is tx_uart:inst1|add_152_rtl_3~1043 at LC_X20_Y6_N4
--operation mode is normal

C1L97 = C1L683 & C1L752 # !C1L683 & !C1L492 & C1_tx_bit_count[26];


--C1L28 is tx_uart:inst1|add_152_rtl_3~1073 at LC_X19_Y2_N0
--operation mode is normal

C1L28 = C1L683 & C1L182 # !C1L683 & C1_tx_bit_count[29] & !C1L492;


--C1L18 is tx_uart:inst1|add_152_rtl_3~1063 at LC_X19_Y2_N8
--operation mode is normal

C1L18 = C1L683 & C1L372 # !C1L683 & C1_tx_bit_count[28] & !C1L492;


--C1L592 is tx_uart:inst1|i~398 at LC_X21_Y5_N9
--operation mode is normal

C1L592 = C1_tx_bit_count[3] # !C1_tx_uart_busy & C1_tx_uart_busy0;


--C1L45 is tx_uart:inst1|add_152_rtl_3~790 at LC_X20_Y5_N0
--operation mode is normal

C1L45 = C1L763 & (C1L301 # C1L383) # !C1L763 & C1L592;


--C1L38 is tx_uart:inst1|add_152_rtl_3~1083 at LC_X21_Y4_N5
--operation mode is normal

C1L38 = C1L683 & C1L982 # !C1L683 & !C1L492 & C1_tx_bit_count[30];


--C1L48 is tx_uart:inst1|add_152_rtl_3~1093 at LC_X22_Y4_N3
--operation mode is normal

C1L48 = C1L492 & C1L192 & C1L683 # !C1L492 & (C1_tx_bit_count[31] # C1L192 & C1L683);


--C1_tx_uart_buf0[0] is tx_uart:inst1|tx_uart_buf0[0] at LC_X22_Y5_N1
--operation mode is normal

C1_tx_uart_buf0[0]_lut_out = nRESET & (C1L663 & N1_data_ox[0] # !C1L663 & C1_tx_uart_buf0[0]);
C1_tx_uart_buf0[0] = DFFEA(C1_tx_uart_buf0[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L633 is tx_uart:inst1|i~1905 at LC_X22_Y5_N8
--operation mode is normal

C1L633 = C1_tx_uart_reg[1] # !C1_tx_uart_busy & !C1_tx_uart_busy0;


--C1L543 is tx_uart:inst1|i~2148 at LC_X22_Y5_N9
--operation mode is normal

C1L543 = !C1L392 & (C1L492 & C1_tx_uart_buf0[0] # !C1L492 & C1L633);


--C1_tx_uart_reg[2] is tx_uart:inst1|tx_uart_reg[2] at LC_X20_Y7_N8
--operation mode is normal

C1_tx_uart_reg[2]_lut_out = C1L992 # C1_tx_uart_reg[2] & C1L943 # !nRESET;
C1_tx_uart_reg[2] = DFFEA(C1_tx_uart_reg[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L643 is tx_uart:inst1|i~2151 at LC_X21_Y5_N6
--operation mode is normal

C1L643 = C1L763 & (C1L383 # C1_tx_uart_reg[2]) # !C1L763 & C1L543;


--C1L892 is tx_uart:inst1|i~1594 at LC_X22_Y6_N9
--operation mode is normal

C1L892 = !C1_clk_tx & C1L643 & !C1_reduce_nor_9;


--C1L943 is tx_uart:inst1|i~2177 at LC_X20_Y6_N0
--operation mode is normal

C1L943 = C1L392 & (C1L383 # !C1L763) # !C1L563;


--J1L8Q is inout4reg:inst10|inout_0reg[7]~reg0 at LC_X12_Y8_N2
--operation mode is normal

J1L8Q_lut_out = N1L88 & A1L81 # !N1L88 & (J1L64 & N1_data_ox[7] # !J1L64 & A1L81);
J1L8Q = DFFEA(J1L8Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L33Q is inout4reg:inst10|i~42 at LC_X17_Y5_N8
--operation mode is normal

J1L33Q_lut_out = F1_ctrl_data_c[0] & nRESET;
J1L33Q = DFFEA(J1L33Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L7Q is inout4reg:inst10|inout_0reg[6]~reg0 at LC_X19_Y6_N9
--operation mode is normal

J1L7Q_lut_out = N1L88 & A1L91 # !N1L88 & (J1L64 & N1_data_ox[6] # !J1L64 & A1L91);
J1L7Q = DFFEA(J1L7Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L6Q is inout4reg:inst10|inout_0reg[5]~reg0 at LC_X23_Y4_N9
--operation mode is normal

J1L6Q_lut_out = N1L88 & A1L02 # !N1L88 & (J1L64 & N1_data_ox[5] # !J1L64 & A1L02);
J1L6Q = DFFEA(J1L6Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L5Q is inout4reg:inst10|inout_0reg[4]~reg0 at LC_X10_Y12_N9
--operation mode is normal

J1L5Q_lut_out = N1L88 & A1L12 # !N1L88 & (J1L64 & N1_data_ox[4] # !J1L64 & A1L12);
J1L5Q = DFFEA(J1L5Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L4Q is inout4reg:inst10|inout_0reg[3]~reg0 at LC_X11_Y4_N2
--operation mode is normal

J1L4Q_lut_out = N1L88 & A1L22 # !N1L88 & (J1L64 & N1_data_ox[3] # !J1L64 & A1L22);
J1L4Q = DFFEA(J1L4Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L3Q is inout4reg:inst10|inout_0reg[2]~reg0 at LC_X20_Y7_N9
--operation mode is normal

J1L3Q_lut_out = J1L64 & (N1L88 & A1L32 # !N1L88 & N1_data_ox[2]) # !J1L64 & A1L32;
J1L3Q = DFFEA(J1L3Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L2Q is inout4reg:inst10|inout_0reg[1]~reg0 at LC_X10_Y12_N8
--operation mode is normal

J1L2Q_lut_out = N1L88 & A1L42 # !N1L88 & (J1L64 & N1_data_ox[1] # !J1L64 & A1L42);
J1L2Q = DFFEA(J1L2Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L1Q is inout4reg:inst10|inout_0reg[0]~reg0 at LC_X23_Y6_N9
--operation mode is normal

J1L1Q_lut_out = N1L88 & A1L52 # !N1L88 & (J1L64 & N1_data_ox[0] # !J1L64 & A1L52);
J1L1Q = DFFEA(J1L1Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L61Q is inout4reg:inst10|inout_1reg[7]~reg0 at LC_X16_Y7_N9
--operation mode is normal

J1L61Q_lut_out = N1L88 & A1L53 # !N1L88 & (J1L54 & N1_data_ox[7] # !J1L54 & A1L53);
J1L61Q = DFFEA(J1L61Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L43Q is inout4reg:inst10|i~43 at LC_X17_Y4_N2
--operation mode is normal

J1L43Q_lut_out = F1_ctrl_data_c[1] & nRESET;
J1L43Q = DFFEA(J1L43Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L51Q is inout4reg:inst10|inout_1reg[6]~reg0 at LC_X17_Y5_N3
--operation mode is normal

J1L51Q_lut_out = N1L88 & A1L63 # !N1L88 & (J1L54 & N1_data_ox[6] # !J1L54 & A1L63);
J1L51Q = DFFEA(J1L51Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L41Q is inout4reg:inst10|inout_1reg[5]~reg0 at LC_X23_Y4_N4
--operation mode is normal

J1L41Q_lut_out = N1L88 & A1L73 # !N1L88 & (J1L54 & N1_data_ox[5] # !J1L54 & A1L73);
J1L41Q = DFFEA(J1L41Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L31Q is inout4reg:inst10|inout_1reg[4]~reg0 at LC_X23_Y8_N4
--operation mode is normal

J1L31Q_lut_out = N1L88 & A1L83 # !N1L88 & (J1L54 & N1_data_ox[4] # !J1L54 & A1L83);
J1L31Q = DFFEA(J1L31Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L21Q is inout4reg:inst10|inout_1reg[3]~reg0 at LC_X12_Y4_N4
--operation mode is normal

J1L21Q_lut_out = N1L88 & A1L93 # !N1L88 & (J1L54 & N1_data_ox[3] # !J1L54 & A1L93);
J1L21Q = DFFEA(J1L21Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L11Q is inout4reg:inst10|inout_1reg[2]~reg0 at LC_X18_Y8_N2
--operation mode is normal

J1L11Q_lut_out = N1L88 & A1L04 # !N1L88 & (J1L54 & N1_data_ox[2] # !J1L54 & A1L04);
J1L11Q = DFFEA(J1L11Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L01Q is inout4reg:inst10|inout_1reg[1]~reg0 at LC_X23_Y10_N4
--operation mode is normal

J1L01Q_lut_out = N1L88 & A1L14 # !N1L88 & (J1L54 & N1_data_ox[1] # !J1L54 & A1L14);
J1L01Q = DFFEA(J1L01Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L9Q is inout4reg:inst10|inout_1reg[0]~reg0 at LC_X23_Y5_N5
--operation mode is normal

J1L9Q_lut_out = N1L88 & A1L24 # !N1L88 & (J1L54 & N1_data_ox[0] # !J1L54 & A1L24);
J1L9Q = DFFEA(J1L9Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L42Q is inout4reg:inst10|inout_2reg[7]~reg0 at LC_X16_Y7_N8
--operation mode is normal

J1L42Q_lut_out = N1L88 & (J1L64 & N1_data_ox[7] # !J1L64 & A1L25) # !N1L88 & A1L25;
J1L42Q = DFFEA(J1L42Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L53Q is inout4reg:inst10|i~44 at LC_X15_Y7_N7
--operation mode is normal

J1L53Q_lut_out = F1_ctrl_data_c[2] & nRESET;
J1L53Q = DFFEA(J1L53Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L32Q is inout4reg:inst10|inout_2reg[6]~reg0 at LC_X19_Y6_N6
--operation mode is normal

J1L32Q_lut_out = N1L88 & (J1L64 & N1_data_ox[6] # !J1L64 & A1L35) # !N1L88 & A1L35;
J1L32Q = DFFEA(J1L32Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L22Q is inout4reg:inst10|inout_2reg[5]~reg0 at LC_X22_Y5_N6
--operation mode is normal

J1L22Q_lut_out = N1L88 & (J1L64 & N1_data_ox[5] # !J1L64 & A1L45) # !N1L88 & A1L45;
J1L22Q = DFFEA(J1L22Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L12Q is inout4reg:inst10|inout_2reg[4]~reg0 at LC_X10_Y12_N2
--operation mode is normal

J1L12Q_lut_out = N1L88 & (J1L64 & N1_data_ox[4] # !J1L64 & A1L55) # !N1L88 & A1L55;
J1L12Q = DFFEA(J1L12Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L02Q is inout4reg:inst10|inout_2reg[3]~reg0 at LC_X11_Y4_N4
--operation mode is normal

J1L02Q_lut_out = N1L88 & (J1L64 & N1_data_ox[3] # !J1L64 & A1L65) # !N1L88 & A1L65;
J1L02Q = DFFEA(J1L02Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L91Q is inout4reg:inst10|inout_2reg[2]~reg0 at LC_X18_Y6_N6
--operation mode is normal

J1L91Q_lut_out = N1L88 & (J1L64 & N1_data_ox[2] # !J1L64 & A1L75) # !N1L88 & A1L75;
J1L91Q = DFFEA(J1L91Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L81Q is inout4reg:inst10|inout_2reg[1]~reg0 at LC_X10_Y10_N0
--operation mode is normal

J1L81Q_lut_out = N1L88 & (J1L64 & N1_data_ox[1] # !J1L64 & A1L85) # !N1L88 & A1L85;
J1L81Q = DFFEA(J1L81Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L71Q is inout4reg:inst10|inout_2reg[0]~reg0 at LC_X22_Y5_N7
--operation mode is normal

J1L71Q_lut_out = N1L88 & (J1L64 & N1_data_ox[0] # !J1L64 & A1L95) # !N1L88 & A1L95;
J1L71Q = DFFEA(J1L71Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L23Q is inout4reg:inst10|inout_3reg[7]~reg0 at LC_X16_Y6_N8
--operation mode is normal

J1L23Q_lut_out = N1L88 & (J1L54 & N1_data_ox[7] # !J1L54 & A1L96) # !N1L88 & A1L96;
J1L23Q = DFFEA(J1L23Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L63Q is inout4reg:inst10|i~45 at LC_X17_Y5_N9
--operation mode is normal

J1L63Q_lut_out = nRESET & F1_ctrl_data_c[3];
J1L63Q = DFFEA(J1L63Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L13Q is inout4reg:inst10|inout_3reg[6]~reg0 at LC_X19_Y5_N1
--operation mode is normal

J1L13Q_lut_out = N1L88 & (J1L54 & N1_data_ox[6] # !J1L54 & A1L07) # !N1L88 & A1L07;
J1L13Q = DFFEA(J1L13Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L03Q is inout4reg:inst10|inout_3reg[5]~reg0 at LC_X23_Y4_N1
--operation mode is normal

J1L03Q_lut_out = N1L88 & (J1L54 & N1_data_ox[5] # !J1L54 & A1L17) # !N1L88 & A1L17;
J1L03Q = DFFEA(J1L03Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L92Q is inout4reg:inst10|inout_3reg[4]~reg0 at LC_X22_Y9_N2
--operation mode is normal

J1L92Q_lut_out = N1L88 & (J1L54 & N1_data_ox[4] # !J1L54 & A1L27) # !N1L88 & A1L27;
J1L92Q = DFFEA(J1L92Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L82Q is inout4reg:inst10|inout_3reg[3]~reg0 at LC_X11_Y4_N3
--operation mode is normal

J1L82Q_lut_out = N1L88 & (J1L54 & N1_data_ox[3] # !J1L54 & A1L37) # !N1L88 & A1L37;
J1L82Q = DFFEA(J1L82Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L72Q is inout4reg:inst10|inout_3reg[2]~reg0 at LC_X23_Y5_N2
--operation mode is normal

J1L72Q_lut_out = N1L88 & (J1L54 & N1_data_ox[2] # !J1L54 & A1L47) # !N1L88 & A1L47;
J1L72Q = DFFEA(J1L72Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L62Q is inout4reg:inst10|inout_3reg[1]~reg0 at LC_X23_Y10_N2
--operation mode is normal

J1L62Q_lut_out = N1L88 & (J1L54 & N1_data_ox[1] # !J1L54 & A1L57) # !N1L88 & A1L57;
J1L62Q = DFFEA(J1L62Q_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L52Q is inout4reg:inst10|inout_3reg[0]~reg0 at LC_X23_Y5_N4
--operation mode is normal

J1L52Q_lut_out = N1L88 & (J1L54 & N1_data_ox[0] # !J1L54 & A1L67) # !N1L88 & A1L67;
J1L52Q = DFFEA(J1L52Q_lut_out, GLOBAL(UCLK), VCC, , , );


--N1_data_ox[3] is cpu:inst|cpu_oa:I4|data_ox[3] at LC_X11_Y7_N9
--operation mode is normal

N1_data_ox[3] = M1_acc_c[3] & N1_nreset_c;


--N1_daddr_x[8] is cpu:inst|cpu_oa:I4|daddr_x[8] at LC_X12_Y9_N4
--operation mode is normal

N1_daddr_x[8] = N1_nreset_c & (L1L25 & L1_daddr_d_x[8] # !L1L25 & P1_q_a[12]);


--N1L132 is cpu:inst|cpu_oa:I4|nwe_x~14 at LC_X11_Y7_N2
--operation mode is normal

N1L132 = N1L032 & N1L232 # !L1L49 # !N1_nreset_c;


--J1L34 is inout4reg:inst10|i~478 at LC_X12_Y7_N7
--operation mode is normal

J1L34 = nRESET & N1_daddr_x[8] & !N1L98 & !N1L132;


--C1L692 is tx_uart:inst1|i~1368 at LC_X15_Y7_N6
--operation mode is normal

C1L692 = !N1L09 & N1L68 & J1L34 & N1L19;


--N1_data_ox[4] is cpu:inst|cpu_oa:I4|data_ox[4] at LC_X10_Y9_N2
--operation mode is normal

N1_data_ox[4] = N1_nreset_c & M1_acc_c[4];


--N1_data_ox[5] is cpu:inst|cpu_oa:I4|data_ox[5] at LC_X10_Y8_N6
--operation mode is normal

N1_data_ox[5] = N1_nreset_c & M1_acc_c[5];


--N1_data_ox[6] is cpu:inst|cpu_oa:I4|data_ox[6] at LC_X12_Y5_N5
--operation mode is normal

N1_data_ox[6] = N1_nreset_c & M1_acc_c[6];


--N1_data_ox[7] is cpu:inst|cpu_oa:I4|data_ox[7] at LC_X11_Y7_N3
--operation mode is normal

N1_data_ox[7] = M1_acc_c[7] & N1_nreset_c;


--N1_data_ox[0] is cpu:inst|cpu_oa:I4|data_ox[0] at LC_X8_Y6_N4
--operation mode is normal

N1_data_ox[0] = N1_nreset_c & M1_acc_c[0];


--N1_data_ox[1] is cpu:inst|cpu_oa:I4|data_ox[1] at LC_X10_Y9_N7
--operation mode is normal

N1_data_ox[1] = N1_nreset_c & M1_acc_c[1];


--N1_data_ox[2] is cpu:inst|cpu_oa:I4|data_ox[2] at LC_X11_Y8_N6
--operation mode is normal

N1_data_ox[2] = N1_nreset_c & M1_acc_c[2];


--L1L96 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~7 at LC_X12_Y12_N6
--operation mode is normal

L1L96 = L1L36 & L1L94 & L1L05 & !M1L181;


--L1L68 is cpu:inst|cpu_cu:I2|reduce_nor_167~30 at LC_X11_Y10_N1
--operation mode is normal

L1L68 = L1L52 # L1L22 # !L1L72 # !L1L95;


--L1L37 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~58 at LC_X12_Y10_N0
--operation mode is normal

L1L37 = L1L86 & (M1L181 # !L1L36 & L1L68);


--L1L77 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~75 at LC_X12_Y10_N1
--operation mode is normal

L1L77 = L1L45 & (M1L181 # !L1L05 & L1L68);


--L1L07 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~36 at LC_X15_Y10_N6
--operation mode is normal

L1L07 = L1L96 # !L1L94 & (L1L77 # L1L37);


--L1L08 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~63 at LC_X11_Y12_N3
--operation mode is normal

L1L08 = !L1L22 & L1L26 & L1_data_c_x[2] & !L1L52;


--L1L28 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~885 at LC_X12_Y12_N5
--operation mode is normal

L1L28 = L1L86 & !L1L94 & (!L1L36 # !L1L05);


--L1L16 is cpu:inst|cpu_cu:I2|i~619 at LC_X12_Y11_N4
--operation mode is normal

L1L16 = L1L23 $ (!L1L53 # !L1L86) # !L1L06;


--L1L97 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~62 at LC_X12_Y11_N9
--operation mode is normal

L1L97 = L1L08 # L1L28 & (!L1L16 # !L1L29);


--K1_stack_addrs_c[0][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][0] at LC_X16_Y8_N3
--operation mode is normal

K1_stack_addrs_c[0][0]_lut_out = L1L58 & K1L751 # !L1L58 & (L1L94 & K1L751 # !L1L94 & A1L201);
K1_stack_addrs_c[0][0] = DFFEA(K1_stack_addrs_c[0][0]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L77 is rtl~434 at LC_X16_Y8_N4
--operation mode is normal

A1L77 = !M1L181 & K1_stack_addrs_c[0][0] & L1L97 & L1L07;


--L1L27 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~54 at LC_X11_Y10_N7
--operation mode is normal

L1L27 = !L1L45 & (L1L22 # L1L52 # !L1_data_c_x[2]);


--L1L17 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~52 at LC_X11_Y10_N8
--operation mode is normal

L1L17 = L1L27 # M1L481 & (A1L662 # A1L98);


--L1L57 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~71 at LC_X10_Y10_N7
--operation mode is normal

L1L57 = L1L52 # L1L22 & P1_q_a[3] # !L1L22 & !L1_data_c_x[2];


--L1L47 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~69 at LC_X12_Y10_N7
--operation mode is normal

L1L47 = L1L57 # M1L481 & (A1L98 # A1L662);


--L1L67 is cpu:inst|cpu_cu:I2|pc_mux_x[0]~74 at LC_X12_Y10_N8
--operation mode is normal

L1L67 = L1L86 & (L1L17 # L1L36 & L1L47);


--K1L09 is cpu:inst|cpu_iu:I1|iaddr_x[0]~174 at LC_X16_Y10_N9
--operation mode is normal

K1L09 = K1_pc[0] & !L1L96 & (L1L94 # !L1L67);


--K1L19 is cpu:inst|cpu_iu:I1|iaddr_x[0]~175 at LC_X16_Y10_N7
--operation mode is normal

K1L19 = K1L1 & (L1L96 # !L1L94 & L1L67);


--L1L18 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~68 at LC_X15_Y11_N5
--operation mode is normal

L1L18 = !M1L181 & (L1L08 # !L1L98 & L1L28);


--K1L29 is cpu:inst|cpu_iu:I1|iaddr_x[0]~178 at LC_X16_Y10_N8
--operation mode is normal

K1L29 = L1L18 & P1_q_a[4] # !L1L18 & (K1L09 # K1L19);


--L1L48 is cpu:inst|cpu_cu:I2|pc_mux_x[2]~866 at LC_X12_Y10_N2
--operation mode is normal

L1L48 = L1L29 & (!A1L662 & !A1L98 # !M1L481);


--L1L87 is cpu:inst|cpu_cu:I2|pc_mux_x[1]~42 at LC_X11_Y10_N0
--operation mode is normal

L1L87 = L1_nreset_d & K1L851 & (!L1L05 # !L1L36);


--L1L38 is cpu:inst|cpu_cu:I2|pc_mux_x[2]~24 at LC_X12_Y10_N3
--operation mode is normal

L1L38 = L1L94 # !L1L16 & L1L87 & L1L48;


--K1L39 is cpu:inst|cpu_iu:I1|iaddr_x[0]~189 at LC_X16_Y8_N5
--operation mode is normal

K1L39 = K1L851 & (L1L38 & A1L77 # !L1L38 & K1L29);

--K1_pc[0] is cpu:inst|cpu_iu:I1|pc[0] at LC_X16_Y8_N5
--operation mode is normal

K1_pc[0] = DFFEA(K1L39, GLOBAL(UCLK), VCC, , , );


--K1_stack_addrs_c[0][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][1] at LC_X16_Y12_N7
--operation mode is normal

K1_stack_addrs_c[0][1]_lut_out = L1L58 & K1L551 # !L1L58 & (L1L94 & K1L551 # !L1L94 & A1L301);
K1_stack_addrs_c[0][1] = DFFEA(K1_stack_addrs_c[0][1]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L87 is rtl~440 at LC_X16_Y11_N9
--operation mode is normal

A1L87 = K1_stack_addrs_c[0][1] & !M1L181 & L1L07 & L1L97;


--K1L49 is cpu:inst|cpu_iu:I1|iaddr_x[1]~191 at LC_X16_Y10_N0
--operation mode is normal

K1L49 = K1_pc[1] & !L1L96 & (L1L94 # !L1L67);


--K1L59 is cpu:inst|cpu_iu:I1|iaddr_x[1]~192 at LC_X16_Y10_N6
--operation mode is normal

K1L59 = K1L9 & (L1L96 # L1L67 & !L1L94);


--K1L69 is cpu:inst|cpu_iu:I1|iaddr_x[1]~195 at LC_X15_Y10_N0
--operation mode is normal

K1L69 = L1L18 & P1_q_a[5] # !L1L18 & (K1L49 # K1L59);


--K1L79 is cpu:inst|cpu_iu:I1|iaddr_x[1]~206 at LC_X15_Y10_N1
--operation mode is normal

K1L79 = K1L851 & (L1L38 & A1L87 # !L1L38 & K1L69);

--K1_pc[1] is cpu:inst|cpu_iu:I1|pc[1] at LC_X15_Y10_N1
--operation mode is normal

K1_pc[1] = DFFEA(K1L79, GLOBAL(UCLK), VCC, , , );


--K1_stack_addrs_c[0][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][2] at LC_X18_Y11_N1
--operation mode is normal

K1_stack_addrs_c[0][2]_lut_out = L1L94 & K1L351 # !L1L94 & (L1L58 & K1L351 # !L1L58 & A1L401);
K1_stack_addrs_c[0][2] = DFFEA(K1_stack_addrs_c[0][2]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L97 is rtl~446 at LC_X18_Y11_N4
--operation mode is normal

A1L97 = K1_stack_addrs_c[0][2] & L1L07 & !M1L181 & L1L97;


--K1L89 is cpu:inst|cpu_iu:I1|iaddr_x[2]~208 at LC_X18_Y10_N6
--operation mode is normal

K1L89 = K1_pc[2] & !L1L96 & (L1L94 # !L1L67);


--K1L99 is cpu:inst|cpu_iu:I1|iaddr_x[2]~209 at LC_X18_Y9_N6
--operation mode is normal

K1L99 = K1L71 & (L1L96 # !L1L94 & L1L67);


--K1L001 is cpu:inst|cpu_iu:I1|iaddr_x[2]~212 at LC_X18_Y9_N7
--operation mode is normal

K1L001 = L1L18 & P1_q_a[6] # !L1L18 & (K1L89 # K1L99);


--K1L101 is cpu:inst|cpu_iu:I1|iaddr_x[2]~223 at LC_X18_Y10_N7
--operation mode is normal

K1L101 = K1L851 & (L1L38 & A1L97 # !L1L38 & K1L001);

--K1_pc[2] is cpu:inst|cpu_iu:I1|pc[2] at LC_X18_Y10_N7
--operation mode is normal

K1_pc[2] = DFFEA(K1L101, GLOBAL(UCLK), VCC, , , );


--K1_stack_addrs_c[0][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][3] at LC_X15_Y12_N1
--operation mode is normal

K1_stack_addrs_c[0][3]_lut_out = L1L94 & K1L151 # !L1L94 & (L1L58 & K1L151 # !L1L58 & A1L501);
K1_stack_addrs_c[0][3] = DFFEA(K1_stack_addrs_c[0][3]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L601 is cpu:inst|cpu_iu:I1|iaddr_x[3]~318 at LC_X15_Y12_N9
--operation mode is normal

K1L601 = K1_stack_addrs_c[0][3] # M1L181 # !L1L97 # !L1L07;


--K1L301 is cpu:inst|cpu_iu:I1|iaddr_x[3]~309 at LC_X15_Y12_N4
--operation mode is normal

K1L301 = !L1L96 & K1_pc[3] & (L1L94 # !L1L67);


--K1L401 is cpu:inst|cpu_iu:I1|iaddr_x[3]~310 at LC_X15_Y12_N2
--operation mode is normal

K1L401 = K1L52 & (L1L96 # !L1L94 & L1L67);


--K1L501 is cpu:inst|cpu_iu:I1|iaddr_x[3]~313 at LC_X15_Y12_N3
--operation mode is normal

K1L501 = L1L18 & P1_q_a[7] # !L1L18 & (K1L301 # K1L401);


--K1L201 is cpu:inst|cpu_iu:I1|iaddr_x[3]~112 at LC_X15_Y12_N5
--operation mode is normal

K1L201 = K1L851 & (L1L38 & K1L601 # !L1L38 & K1L501);

--K1_pc[3] is cpu:inst|cpu_iu:I1|pc[3] at LC_X15_Y12_N5
--operation mode is normal

K1_pc[3] = DFFEA(K1L201, GLOBAL(UCLK), VCC, , , );


--K1_stack_addrs_c[0][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][4] at LC_X17_Y12_N9
--operation mode is normal

K1_stack_addrs_c[0][4]_lut_out = L1L58 & K1L941 # !L1L58 & (L1L94 & K1L941 # !L1L94 & A1L601);
K1_stack_addrs_c[0][4] = DFFEA(K1_stack_addrs_c[0][4]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L111 is cpu:inst|cpu_iu:I1|iaddr_x[4]~337 at LC_X17_Y12_N7
--operation mode is normal

K1L111 = K1_stack_addrs_c[0][4] # M1L181 # !L1L07 # !L1L97;


--K1L801 is cpu:inst|cpu_iu:I1|iaddr_x[4]~328 at LC_X17_Y12_N6
--operation mode is normal

K1L801 = K1_pc[4] & !L1L96 & (L1L94 # !L1L67);


--K1L901 is cpu:inst|cpu_iu:I1|iaddr_x[4]~329 at LC_X17_Y12_N2
--operation mode is normal

K1L901 = K1L33 & (L1L96 # !L1L94 & L1L67);


--K1L011 is cpu:inst|cpu_iu:I1|iaddr_x[4]~332 at LC_X17_Y12_N3
--operation mode is normal

K1L011 = L1L18 & P1_q_a[8] # !L1L18 & (K1L901 # K1L801);


--K1L701 is cpu:inst|cpu_iu:I1|iaddr_x[4]~122 at LC_X17_Y12_N4
--operation mode is normal

K1L701 = K1L851 & (L1L38 & K1L111 # !L1L38 & K1L011);

--K1_pc[4] is cpu:inst|cpu_iu:I1|pc[4] at LC_X17_Y12_N4
--operation mode is normal

K1_pc[4] = DFFEA(K1L701, GLOBAL(UCLK), VCC, , , );


--K1_stack_addrs_c[0][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][5] at LC_X17_Y9_N5
--operation mode is normal

K1_stack_addrs_c[0][5]_lut_out = L1L94 & K1L741 # !L1L94 & (L1L58 & K1L741 # !L1L58 & A1L701);
K1_stack_addrs_c[0][5] = DFFEA(K1_stack_addrs_c[0][5]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L611 is cpu:inst|cpu_iu:I1|iaddr_x[5]~356 at LC_X17_Y9_N6
--operation mode is normal

K1L611 = K1_stack_addrs_c[0][5] # M1L181 # !L1L07 # !L1L97;


--K1L311 is cpu:inst|cpu_iu:I1|iaddr_x[5]~347 at LC_X18_Y9_N4
--operation mode is normal

K1L311 = K1_pc[5] & !L1L96 & (L1L94 # !L1L67);


--K1L411 is cpu:inst|cpu_iu:I1|iaddr_x[5]~348 at LC_X18_Y9_N8
--operation mode is normal

K1L411 = K1L53 & (L1L96 # L1L67 & !L1L94);


--K1L511 is cpu:inst|cpu_iu:I1|iaddr_x[5]~351 at LC_X18_Y9_N5
--operation mode is normal

K1L511 = L1L18 & P1_q_a[9] # !L1L18 & (K1L411 # K1L311);


--K1L211 is cpu:inst|cpu_iu:I1|iaddr_x[5]~132 at LC_X17_Y9_N7
--operation mode is normal

K1L211 = K1L851 & (L1L38 & K1L611 # !L1L38 & K1L511);

--K1_pc[5] is cpu:inst|cpu_iu:I1|pc[5] at LC_X17_Y9_N7
--operation mode is normal

K1_pc[5] = DFFEA(K1L211, GLOBAL(UCLK), VCC, , , );


--K1_stack_addrs_c[0][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][6] at LC_X16_Y9_N5
--operation mode is normal

K1_stack_addrs_c[0][6]_lut_out = L1L58 & K1L541 # !L1L58 & (L1L94 & K1L541 # !L1L94 & A1L801);
K1_stack_addrs_c[0][6] = DFFEA(K1_stack_addrs_c[0][6]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L121 is cpu:inst|cpu_iu:I1|iaddr_x[6]~375 at LC_X16_Y9_N1
--operation mode is normal

K1L121 = M1L181 # K1_stack_addrs_c[0][6] # !L1L97 # !L1L07;


--K1L811 is cpu:inst|cpu_iu:I1|iaddr_x[6]~366 at LC_X16_Y10_N2
--operation mode is normal

K1L811 = K1_pc[6] & !L1L96 & (L1L94 # !L1L67);


--K1L911 is cpu:inst|cpu_iu:I1|iaddr_x[6]~367 at LC_X16_Y10_N4
--operation mode is normal

K1L911 = K1L34 & (L1L96 # L1L67 & !L1L94);


--K1L021 is cpu:inst|cpu_iu:I1|iaddr_x[6]~370 at LC_X16_Y10_N3
--operation mode is normal

K1L021 = L1L18 & P1_q_a[10] # !L1L18 & (K1L911 # K1L811);


--K1L711 is cpu:inst|cpu_iu:I1|iaddr_x[6]~142 at LC_X16_Y9_N8
--operation mode is normal

K1L711 = K1L851 & (L1L38 & K1L121 # !L1L38 & K1L021);

--K1_pc[6] is cpu:inst|cpu_iu:I1|pc[6] at LC_X16_Y9_N8
--operation mode is normal

K1_pc[6] = DFFEA(K1L711, GLOBAL(UCLK), VCC, , , );


--K1_stack_addrs_c[0][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][7] at LC_X18_Y10_N5
--operation mode is normal

K1_stack_addrs_c[0][7]_lut_out = L1L58 & K1L341 # !L1L58 & (L1L94 & K1L341 # !L1L94 & A1L901);
K1_stack_addrs_c[0][7] = DFFEA(K1_stack_addrs_c[0][7]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L621 is cpu:inst|cpu_iu:I1|iaddr_x[7]~394 at LC_X18_Y10_N0
--operation mode is normal

K1L621 = M1L181 # K1_stack_addrs_c[0][7] # !L1L07 # !L1L97;


--K1L321 is cpu:inst|cpu_iu:I1|iaddr_x[7]~385 at LC_X18_Y9_N2
--operation mode is normal

K1L321 = K1_pc[7] & !L1L96 & (L1L94 # !L1L67);


--K1L421 is cpu:inst|cpu_iu:I1|iaddr_x[7]~386 at LC_X18_Y9_N0
--operation mode is normal

K1L421 = K1L15 & (L1L96 # !L1L94 & L1L67);


--K1L521 is cpu:inst|cpu_iu:I1|iaddr_x[7]~389 at LC_X18_Y9_N1
--operation mode is normal

K1L521 = L1L18 & P1_q_a[11] # !L1L18 & (K1L321 # K1L421);


--K1L221 is cpu:inst|cpu_iu:I1|iaddr_x[7]~152 at LC_X16_Y10_N5
--operation mode is normal

K1L221 = K1L851 & (L1L38 & K1L621 # !L1L38 & K1L521);

--K1_pc[7] is cpu:inst|cpu_iu:I1|pc[7] at LC_X16_Y10_N5
--operation mode is normal

K1_pc[7] = DFFEA(K1L221, GLOBAL(UCLK), VCC, , , );


--K1_stack_addrs_c[0][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][8] at LC_X15_Y8_N4
--operation mode is normal

K1_stack_addrs_c[0][8]_lut_out = L1L94 & K1L141 # !L1L94 & (L1L58 & K1L141 # !L1L58 & A1L011);
K1_stack_addrs_c[0][8] = DFFEA(K1_stack_addrs_c[0][8]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L131 is cpu:inst|cpu_iu:I1|iaddr_x[8]~413 at LC_X15_Y8_N2
--operation mode is normal

K1L131 = M1L181 # K1_stack_addrs_c[0][8] # !L1L97 # !L1L07;


--K1L821 is cpu:inst|cpu_iu:I1|iaddr_x[8]~404 at LC_X15_Y9_N4
--operation mode is normal

K1L821 = K1_pc[8] & !L1L96 & (L1L94 # !L1L67);


--K1L921 is cpu:inst|cpu_iu:I1|iaddr_x[8]~405 at LC_X15_Y9_N7
--operation mode is normal

K1L921 = K1L95 & (L1L96 # L1L67 & !L1L94);


--K1L031 is cpu:inst|cpu_iu:I1|iaddr_x[8]~408 at LC_X15_Y9_N8
--operation mode is normal

K1L031 = L1L18 & P1_q_a[12] # !L1L18 & (K1L821 # K1L921);


--K1L721 is cpu:inst|cpu_iu:I1|iaddr_x[8]~162 at LC_X15_Y9_N9
--operation mode is normal

K1L721 = K1L851 & (L1L38 & K1L131 # !L1L38 & K1L031);

--K1_pc[8] is cpu:inst|cpu_iu:I1|pc[8] at LC_X15_Y9_N9
--operation mode is normal

K1_pc[8] = DFFEA(K1L721, GLOBAL(UCLK), VCC, , , );


--K1_stack_addrs_c[0][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[0][9] at LC_X17_Y11_N9
--operation mode is normal

K1_stack_addrs_c[0][9]_lut_out = L1L94 & K1L931 # !L1L94 & (L1L58 & K1L931 # !L1L58 & A1L111);
K1_stack_addrs_c[0][9] = DFFEA(K1_stack_addrs_c[0][9]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L631 is cpu:inst|cpu_iu:I1|iaddr_x[9]~432 at LC_X17_Y11_N1
--operation mode is normal

K1L631 = K1_stack_addrs_c[0][9] # M1L181 # !L1L07 # !L1L97;


--K1L331 is cpu:inst|cpu_iu:I1|iaddr_x[9]~423 at LC_X16_Y11_N0
--operation mode is normal

K1L331 = K1_pc[9] & !L1L96 & (L1L94 # !L1L67);


--K1L431 is cpu:inst|cpu_iu:I1|iaddr_x[9]~424 at LC_X17_Y11_N2
--operation mode is normal

K1L431 = K1L76 & (L1L96 # !L1L94 & L1L67);


--K1L531 is cpu:inst|cpu_iu:I1|iaddr_x[9]~427 at LC_X16_Y11_N1
--operation mode is normal

K1L531 = L1L18 & P1_q_a[13] # !L1L18 & (K1L431 # K1L331);


--K1L231 is cpu:inst|cpu_iu:I1|iaddr_x[9]~172 at LC_X16_Y11_N5
--operation mode is normal

K1L231 = K1L851 & (L1L38 & K1L631 # !L1L38 & K1L531);

--K1_pc[9] is cpu:inst|cpu_iu:I1|pc[9] at LC_X16_Y11_N5
--operation mode is normal

K1_pc[9] = DFFEA(K1L231, GLOBAL(UCLK), VCC, , , );


--L1L55 is cpu:inst|cpu_cu:I2|i~242 at LC_X10_Y12_N4
--operation mode is normal

L1L55 = !L1L86 & !L1L94 # !L1L36 # !L1L05;


--E1_int_pending_c[2] is interrupt:inst3|int_pending_c[2] at LC_X23_Y6_N4
--operation mode is normal

E1_int_pending_c[2]_lut_out = nRESET & !E1_int_clr_c[2] & (E1L05 # E1_int_pending_c[2]);
E1_int_pending_c[2] = DFFEA(E1_int_pending_c[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_pending_c[3] is interrupt:inst3|int_pending_c[3] at LC_X12_Y4_N6
--operation mode is normal

E1_int_pending_c[3]_lut_out = !E1_int_clr_c[3] & nRESET & (E1_int_pending_c[3] # E1L94);
E1_int_pending_c[3] = DFFEA(E1_int_pending_c[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_pending_c[4] is interrupt:inst3|int_pending_c[4] at LC_X12_Y3_N9
--operation mode is normal

E1_int_pending_c[4]_lut_out = nRESET & !E1_int_clr_c[4] & (E1L84 # E1_int_pending_c[4]);
E1_int_pending_c[4] = DFFEA(E1_int_pending_c[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_pending_c[0] is interrupt:inst3|int_pending_c[0] at LC_X23_Y6_N3
--operation mode is normal

E1_int_pending_c[0]_lut_out = nRESET & !E1_int_clr_c[0] & (E1_int_pending_c[0] # E1L74);
E1_int_pending_c[0] = DFFEA(E1_int_pending_c[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L75 is interrupt:inst3|reduce_nor_248~6 at LC_X12_Y4_N7
--operation mode is normal

E1L75 = E1_int_pending_c[0] # E1_int_pending_c[4] # E1_int_pending_c[2] # E1_int_pending_c[3];


--E1_int_pending_c[7] is interrupt:inst3|int_pending_c[7] at LC_X12_Y8_N1
--operation mode is normal

E1_int_pending_c[7]_lut_out = nRESET & !E1_int_clr_c[7] & (E1L45 # E1_int_pending_c[7]);
E1_int_pending_c[7] = DFFEA(E1_int_pending_c[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_pending_c[1] is interrupt:inst3|int_pending_c[1] at LC_X12_Y9_N6
--operation mode is normal

E1_int_pending_c[1]_lut_out = nRESET & !E1_int_clr_c[1] & (E1L35 # E1_int_pending_c[1]);
E1_int_pending_c[1] = DFFEA(E1_int_pending_c[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_pending_c[5] is interrupt:inst3|int_pending_c[5] at LC_X23_Y4_N3
--operation mode is normal

E1_int_pending_c[5]_lut_out = nRESET & !E1_int_clr_c[5] & (E1_int_pending_c[5] # E1L25);
E1_int_pending_c[5] = DFFEA(E1_int_pending_c[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_pending_c[6] is interrupt:inst3|int_pending_c[6] at LC_X12_Y6_N3
--operation mode is normal

E1_int_pending_c[6]_lut_out = !E1_int_clr_c[6] & nRESET & (E1_int_pending_c[6] # E1L15);
E1_int_pending_c[6] = DFFEA(E1_int_pending_c[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L85 is interrupt:inst3|reduce_nor_248~11 at LC_X12_Y8_N6
--operation mode is normal

E1L85 = E1_int_pending_c[6] # E1_int_pending_c[5] # E1_int_pending_c[1] # E1_int_pending_c[7];


--L1L75 is cpu:inst|cpu_cu:I2|i~324 at LC_X11_Y10_N2
--operation mode is normal

L1L75 = !L1L52 & L1L22 & !P1_q_a[3] & L1L45;


--L1L15 is cpu:inst|cpu_cu:I2|i~44 at LC_X10_Y10_N9
--operation mode is normal

L1L15 = L1L53 & L1L06 & L1L86 & !L1L23;

--L1L74Q is cpu:inst|cpu_cu:I2|int_stop~reg0 at LC_X10_Y10_N9
--operation mode is normal

L1L74Q = DFFEA(L1L15, GLOBAL(UCLK), VCC, L1L86, , );


--L1L85 is cpu:inst|cpu_cu:I2|i~329 at LC_X11_Y10_N3
--operation mode is normal

L1L85 = L1_int_stat_c & (L1L75 # !L1L48 # !L1L15);


--M1L281 is cpu:inst|cpu_du:I3|i~343 at LC_X9_Y10_N5
--operation mode is normal

M1L281 = !L1_data_c_y[2] & L1_valid_c & M1_nreset_e & L1L86;


--M1L5 is cpu:inst|cpu_du:I3|acc[4]~55 at LC_X9_Y10_N0
--operation mode is normal

M1L5 = M1_nreset_e & L1L86 & (L1_data_c_y[2] # !L1_valid_c);


--L1L78 is cpu:inst|cpu_cu:I2|re~10 at LC_X12_Y11_N5
--operation mode is normal

L1L78 = L1L65 # L1L09 & L1L29 & L1L16;


--N1L402 is cpu:inst|cpu_oa:I4|i~75 at LC_X12_Y11_N1
--operation mode is normal

N1L402 = L1L49 # !M1L181 & L1L05 & L1L78;


--N1L502 is cpu:inst|cpu_oa:I4|i~76 at LC_X9_Y9_N0
--operation mode is normal

N1L502 = N1L522 & !L1L61 & N1L402 & N1L622;


--N1L001 is cpu:inst|cpu_oa:I4|data_ix[0]~2056 at LC_X8_Y9_N2
--operation mode is normal

N1L001 = !L1L41 & L1L31 & !L1L21;


--N1_iinc_c[2] is cpu:inst|cpu_oa:I4|iinc_c[2] at LC_X6_Y10_N6
--operation mode is normal

N1_iinc_c[2]_lut_out = N1_nreset_c & (L1L74Q & N1_iinc_i[2] # !L1L74Q & N1L761);
N1_iinc_c[2] = DFFEA(N1_iinc_c[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L212 is cpu:inst|cpu_oa:I4|i~362 at LC_X8_Y9_N0
--operation mode is normal

N1L212 = L1L05 & !M1L181 & L1L78 & N1_iinc_c[2];


--N1L312 is cpu:inst|cpu_oa:I4|i~368 at LC_X8_Y9_N5
--operation mode is normal

N1L312 = L1L05 & !M1L181 & L1L78 & N1_ireg_c[2];


--N1L532 is cpu:inst|cpu_oa:I4|reduce_nor_129~68 at LC_X8_Y9_N9
--operation mode is normal

N1L532 = L1L41 # L1L31 # !L1L21;


--N1L501 is cpu:inst|cpu_oa:I4|data_ix[2]~918 at LC_X8_Y9_N3
--operation mode is normal

N1L501 = N1L212 & (N1L001 # N1L312 & !N1L532) # !N1L212 & N1L312 & !N1L532;


--N1L601 is cpu:inst|cpu_oa:I4|data_ix[2]~925 at LC_X8_Y9_N4
--operation mode is normal

N1L601 = N1_reduce_nor_126 & N1L502 & N1L501;


--N1L79 is cpu:inst|cpu_oa:I4|data_ix[0]~596 at LC_X9_Y9_N3
--operation mode is normal

N1L79 = !N1L502 # !N1_reduce_nor_126 # !N1L032 # !L1L88;


--F1_mux_c[0] is ctrl8cpu:inst5|mux_c[0] at LC_X11_Y7_N0
--operation mode is normal

F1_mux_c[0]_lut_out = !N1L19 & F1L11 & N1L98;
F1_mux_c[0] = DFFEA(F1_mux_c[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1_ireg_c[1] is cpu:inst|cpu_oa:I4|ireg_c[1] at LC_X8_Y10_N4
--operation mode is normal

N1_ireg_c[1]_lut_out = N1_nreset_c & (L1L74Q & N1_ireg_i[1] # !L1L74Q & N1L02);
N1_ireg_c[1] = DFFEA(N1_ireg_c[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L88 is cpu:inst|cpu_oa:I4|daddr_x[1]~166 at LC_X11_Y6_N4
--operation mode is normal

N1L88 = N1_nreset_c & (L1L31 # N1_ireg_c[1] & N1L78);


--J1L14 is inout4reg:inst10|i~476 at LC_X11_Y9_N3
--operation mode is normal

J1L14 = nRESET & N1_daddr_x[8] & !N1L19 & N1L09;


--N1L822 is cpu:inst|cpu_oa:I4|nre_x~10 at LC_X11_Y7_N7
--operation mode is normal

N1L822 = N1L032 & N1L232 # !N1_nreset_c # !L1L88;


--J1L44 is inout4reg:inst10|i~479 at LC_X10_Y6_N1
--operation mode is normal

J1L44 = !N1L822 & !N1L98 & !N1L68 & J1L14;


--J1L56 is inout4reg:inst10|reg_data_out_x[2]~93 at LC_X10_Y6_N2
--operation mode is normal

J1L56 = N1L88 & A1L75 & J1L44;


--J1L74 is inout4reg:inst10|i~493 at LC_X11_Y9_N5
--operation mode is normal

J1L74 = F1L11 & !N1L19 & N1L09 & !N1L98;


--J1L73 is inout4reg:inst10|i~397 at LC_X11_Y6_N8
--operation mode is normal

J1L73 = N1L88 & J1L74 & !N1L822 & N1L68;


--J1L83 is inout4reg:inst10|i~399 at LC_X11_Y6_N0
--operation mode is normal

J1L83 = N1L88 & !N1L822 & J1L74 & !N1L68;


--J1L66 is inout4reg:inst10|reg_data_out_x[2]~218 at LC_X11_Y6_N1
--operation mode is normal

J1_reg_data_out_c[2]_qfbk = J1_reg_data_out_c[2];
J1L66 = !J1L83 & (J1L73 & A1L47 # !J1L73 & J1_reg_data_out_c[2]_qfbk);

--J1_reg_data_out_c[2] is inout4reg:inst10|reg_data_out_c[2] at LC_X11_Y6_N1
--operation mode is normal

J1_reg_data_out_c[2]_sload_eqn = (VCC & J1L86) # (GND & J1L66);
J1_reg_data_out_c[2] = DFFEA(J1_reg_data_out_c[2]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--J1L93 is inout4reg:inst10|i~401 at LC_X11_Y5_N9
--operation mode is normal

J1L93 = !N1L88 & N1L68 & J1L74 & !N1L822;


--J1L76 is inout4reg:inst10|reg_data_out_x[2]~222 at LC_X10_Y6_N3
--operation mode is normal

J1L76 = J1L93 & A1L04 # !J1L93 & (J1L66 # J1L56);


--J1L86 is inout4reg:inst10|reg_data_out_x[2]~227 at LC_X10_Y6_N4
--operation mode is normal

J1L86 = N1L88 & J1L76 # !N1L88 & (J1L44 & A1L32 # !J1L44 & J1L76);


--P2_q_a[2] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[2] at M4K_X13_Y6
P2_q_a[2]_PORT_A_data_in = BUS(N1_data_ox[2], N1_data_ox[3], N1_data_ox[4], N1_data_ox[0], N1_data_ox[7], N1_data_ox[1], N1_data_ox[5], N1_data_ox[6]);
P2_q_a[2]_PORT_A_data_in_reg = DFFE(P2_q_a[2]_PORT_A_data_in, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_address = BUS(N1L68, N1L88, N1L98, N1L09, N1L19, N1L29, N1L39, N1L49);
P2_q_a[2]_PORT_A_address_reg = DFFE(P2_q_a[2]_PORT_A_address, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_write_enable = F1L9;
P2_q_a[2]_PORT_A_write_enable_reg = DFFE(P2_q_a[2]_PORT_A_write_enable, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_clock_0 = GLOBAL(UCLK);
P2_q_a[2]_clock_enable_0 = VCC;
P2_q_a[2]_PORT_A_data_out = MEMORY(P2_q_a[2]_PORT_A_data_in_reg, , P2_q_a[2]_PORT_A_address_reg, , P2_q_a[2]_PORT_A_write_enable_reg, , , , P2_q_a[2]_clock_0, , P2_q_a[2]_clock_enable_0, , , );
P2_q_a[2]_PORT_A_data_out_reg = DFFE(P2_q_a[2]_PORT_A_data_out, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2] = P2_q_a[2]_PORT_A_data_out_reg[0];

--P2_q_a[6] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[6] at M4K_X13_Y6
P2_q_a[2]_PORT_A_data_in = BUS(N1_data_ox[2], N1_data_ox[3], N1_data_ox[4], N1_data_ox[0], N1_data_ox[7], N1_data_ox[1], N1_data_ox[5], N1_data_ox[6]);
P2_q_a[2]_PORT_A_data_in_reg = DFFE(P2_q_a[2]_PORT_A_data_in, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_address = BUS(N1L68, N1L88, N1L98, N1L09, N1L19, N1L29, N1L39, N1L49);
P2_q_a[2]_PORT_A_address_reg = DFFE(P2_q_a[2]_PORT_A_address, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_write_enable = F1L9;
P2_q_a[2]_PORT_A_write_enable_reg = DFFE(P2_q_a[2]_PORT_A_write_enable, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_clock_0 = GLOBAL(UCLK);
P2_q_a[2]_clock_enable_0 = VCC;
P2_q_a[2]_PORT_A_data_out = MEMORY(P2_q_a[2]_PORT_A_data_in_reg, , P2_q_a[2]_PORT_A_address_reg, , P2_q_a[2]_PORT_A_write_enable_reg, , , , P2_q_a[2]_clock_0, , P2_q_a[2]_clock_enable_0, , , );
P2_q_a[2]_PORT_A_data_out_reg = DFFE(P2_q_a[2]_PORT_A_data_out, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[6] = P2_q_a[2]_PORT_A_data_out_reg[7];

--P2_q_a[5] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[5] at M4K_X13_Y6
P2_q_a[2]_PORT_A_data_in = BUS(N1_data_ox[2], N1_data_ox[3], N1_data_ox[4], N1_data_ox[0], N1_data_ox[7], N1_data_ox[1], N1_data_ox[5], N1_data_ox[6]);
P2_q_a[2]_PORT_A_data_in_reg = DFFE(P2_q_a[2]_PORT_A_data_in, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_address = BUS(N1L68, N1L88, N1L98, N1L09, N1L19, N1L29, N1L39, N1L49);
P2_q_a[2]_PORT_A_address_reg = DFFE(P2_q_a[2]_PORT_A_address, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_write_enable = F1L9;
P2_q_a[2]_PORT_A_write_enable_reg = DFFE(P2_q_a[2]_PORT_A_write_enable, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_clock_0 = GLOBAL(UCLK);
P2_q_a[2]_clock_enable_0 = VCC;
P2_q_a[2]_PORT_A_data_out = MEMORY(P2_q_a[2]_PORT_A_data_in_reg, , P2_q_a[2]_PORT_A_address_reg, , P2_q_a[2]_PORT_A_write_enable_reg, , , , P2_q_a[2]_clock_0, , P2_q_a[2]_clock_enable_0, , , );
P2_q_a[2]_PORT_A_data_out_reg = DFFE(P2_q_a[2]_PORT_A_data_out, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[5] = P2_q_a[2]_PORT_A_data_out_reg[6];

--P2_q_a[1] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[1] at M4K_X13_Y6
P2_q_a[2]_PORT_A_data_in = BUS(N1_data_ox[2], N1_data_ox[3], N1_data_ox[4], N1_data_ox[0], N1_data_ox[7], N1_data_ox[1], N1_data_ox[5], N1_data_ox[6]);
P2_q_a[2]_PORT_A_data_in_reg = DFFE(P2_q_a[2]_PORT_A_data_in, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_address = BUS(N1L68, N1L88, N1L98, N1L09, N1L19, N1L29, N1L39, N1L49);
P2_q_a[2]_PORT_A_address_reg = DFFE(P2_q_a[2]_PORT_A_address, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_write_enable = F1L9;
P2_q_a[2]_PORT_A_write_enable_reg = DFFE(P2_q_a[2]_PORT_A_write_enable, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_clock_0 = GLOBAL(UCLK);
P2_q_a[2]_clock_enable_0 = VCC;
P2_q_a[2]_PORT_A_data_out = MEMORY(P2_q_a[2]_PORT_A_data_in_reg, , P2_q_a[2]_PORT_A_address_reg, , P2_q_a[2]_PORT_A_write_enable_reg, , , , P2_q_a[2]_clock_0, , P2_q_a[2]_clock_enable_0, , , );
P2_q_a[2]_PORT_A_data_out_reg = DFFE(P2_q_a[2]_PORT_A_data_out, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[1] = P2_q_a[2]_PORT_A_data_out_reg[5];

--P2_q_a[7] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[7] at M4K_X13_Y6
P2_q_a[2]_PORT_A_data_in = BUS(N1_data_ox[2], N1_data_ox[3], N1_data_ox[4], N1_data_ox[0], N1_data_ox[7], N1_data_ox[1], N1_data_ox[5], N1_data_ox[6]);
P2_q_a[2]_PORT_A_data_in_reg = DFFE(P2_q_a[2]_PORT_A_data_in, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_address = BUS(N1L68, N1L88, N1L98, N1L09, N1L19, N1L29, N1L39, N1L49);
P2_q_a[2]_PORT_A_address_reg = DFFE(P2_q_a[2]_PORT_A_address, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_write_enable = F1L9;
P2_q_a[2]_PORT_A_write_enable_reg = DFFE(P2_q_a[2]_PORT_A_write_enable, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_clock_0 = GLOBAL(UCLK);
P2_q_a[2]_clock_enable_0 = VCC;
P2_q_a[2]_PORT_A_data_out = MEMORY(P2_q_a[2]_PORT_A_data_in_reg, , P2_q_a[2]_PORT_A_address_reg, , P2_q_a[2]_PORT_A_write_enable_reg, , , , P2_q_a[2]_clock_0, , P2_q_a[2]_clock_enable_0, , , );
P2_q_a[2]_PORT_A_data_out_reg = DFFE(P2_q_a[2]_PORT_A_data_out, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[7] = P2_q_a[2]_PORT_A_data_out_reg[4];

--P2_q_a[0] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[0] at M4K_X13_Y6
P2_q_a[2]_PORT_A_data_in = BUS(N1_data_ox[2], N1_data_ox[3], N1_data_ox[4], N1_data_ox[0], N1_data_ox[7], N1_data_ox[1], N1_data_ox[5], N1_data_ox[6]);
P2_q_a[2]_PORT_A_data_in_reg = DFFE(P2_q_a[2]_PORT_A_data_in, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_address = BUS(N1L68, N1L88, N1L98, N1L09, N1L19, N1L29, N1L39, N1L49);
P2_q_a[2]_PORT_A_address_reg = DFFE(P2_q_a[2]_PORT_A_address, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_write_enable = F1L9;
P2_q_a[2]_PORT_A_write_enable_reg = DFFE(P2_q_a[2]_PORT_A_write_enable, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_clock_0 = GLOBAL(UCLK);
P2_q_a[2]_clock_enable_0 = VCC;
P2_q_a[2]_PORT_A_data_out = MEMORY(P2_q_a[2]_PORT_A_data_in_reg, , P2_q_a[2]_PORT_A_address_reg, , P2_q_a[2]_PORT_A_write_enable_reg, , , , P2_q_a[2]_clock_0, , P2_q_a[2]_clock_enable_0, , , );
P2_q_a[2]_PORT_A_data_out_reg = DFFE(P2_q_a[2]_PORT_A_data_out, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[0] = P2_q_a[2]_PORT_A_data_out_reg[3];

--P2_q_a[4] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[4] at M4K_X13_Y6
P2_q_a[2]_PORT_A_data_in = BUS(N1_data_ox[2], N1_data_ox[3], N1_data_ox[4], N1_data_ox[0], N1_data_ox[7], N1_data_ox[1], N1_data_ox[5], N1_data_ox[6]);
P2_q_a[2]_PORT_A_data_in_reg = DFFE(P2_q_a[2]_PORT_A_data_in, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_address = BUS(N1L68, N1L88, N1L98, N1L09, N1L19, N1L29, N1L39, N1L49);
P2_q_a[2]_PORT_A_address_reg = DFFE(P2_q_a[2]_PORT_A_address, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_write_enable = F1L9;
P2_q_a[2]_PORT_A_write_enable_reg = DFFE(P2_q_a[2]_PORT_A_write_enable, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_clock_0 = GLOBAL(UCLK);
P2_q_a[2]_clock_enable_0 = VCC;
P2_q_a[2]_PORT_A_data_out = MEMORY(P2_q_a[2]_PORT_A_data_in_reg, , P2_q_a[2]_PORT_A_address_reg, , P2_q_a[2]_PORT_A_write_enable_reg, , , , P2_q_a[2]_clock_0, , P2_q_a[2]_clock_enable_0, , , );
P2_q_a[2]_PORT_A_data_out_reg = DFFE(P2_q_a[2]_PORT_A_data_out, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[4] = P2_q_a[2]_PORT_A_data_out_reg[2];

--P2_q_a[3] is lpm_ram_dq0:inst7|altsyncram:altsyncram_component|q_a[3] at M4K_X13_Y6
P2_q_a[2]_PORT_A_data_in = BUS(N1_data_ox[2], N1_data_ox[3], N1_data_ox[4], N1_data_ox[0], N1_data_ox[7], N1_data_ox[1], N1_data_ox[5], N1_data_ox[6]);
P2_q_a[2]_PORT_A_data_in_reg = DFFE(P2_q_a[2]_PORT_A_data_in, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_address = BUS(N1L68, N1L88, N1L98, N1L09, N1L19, N1L29, N1L39, N1L49);
P2_q_a[2]_PORT_A_address_reg = DFFE(P2_q_a[2]_PORT_A_address, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_PORT_A_write_enable = F1L9;
P2_q_a[2]_PORT_A_write_enable_reg = DFFE(P2_q_a[2]_PORT_A_write_enable, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[2]_clock_0 = GLOBAL(UCLK);
P2_q_a[2]_clock_enable_0 = VCC;
P2_q_a[2]_PORT_A_data_out = MEMORY(P2_q_a[2]_PORT_A_data_in_reg, , P2_q_a[2]_PORT_A_address_reg, , P2_q_a[2]_PORT_A_write_enable_reg, , , , P2_q_a[2]_clock_0, , P2_q_a[2]_clock_enable_0, , , );
P2_q_a[2]_PORT_A_data_out_reg = DFFE(P2_q_a[2]_PORT_A_data_out, P2_q_a[2]_clock_0, , , P2_q_a[2]_clock_enable_0);
P2_q_a[3] = P2_q_a[2]_PORT_A_data_out_reg[1];


--F1L32 is ctrl8cpu:inst5|Mux_31~0 at LC_X10_Y6_N5
--operation mode is normal

F1L32 = F1_mux_c[1] & (F1_mux_c[0] # J1L86) # !F1_mux_c[1] & P2_q_a[2] & !F1_mux_c[0];


--D1_tmr_high[2] is timer:inst2|tmr_high[2] at LC_X15_Y6_N0
--operation mode is normal

D1_tmr_high[2]_lut_out = !F1_ctrl_data_c[5] & nRESET & (D1L67 # D1L46);
D1_tmr_high[2] = DFFEA(D1_tmr_high[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1L42 is ctrl8cpu:inst5|Mux_31~1 at LC_X10_Y6_N6
--operation mode is normal

F1L42 = F1L32 & (D1_tmr_high[2] # !F1_mux_c[0]) # !F1L32 & E1_int_pending_c[2] & F1_mux_c[0];


--N1L401 is cpu:inst|cpu_oa:I4|data_ix[2]~471 at LC_X10_Y6_N7
--operation mode is normal

N1L401 = N1_nreset_c & (N1L601 # N1L79 & F1L42);


--N1_int_re_c is cpu:inst|cpu_oa:I4|int_re_c at LC_X11_Y8_N8
--operation mode is normal

N1_int_re_c_lut_out = N1_nreset_c & N1L232 & L1L88 & N1L032;
N1_int_re_c = DFFEA(N1_int_re_c_lut_out, GLOBAL(UCLK), VCC, , , );


--M1L351 is cpu:inst|cpu_du:I3|data_x[2]~102 at LC_X10_Y6_N8
--operation mode is normal

N1_data_ix_c[2]_qfbk = N1_data_ix_c[2];
M1L351 = N1_int_re_c & N1_data_ix_c[2]_qfbk # !N1_int_re_c & N1L401;

--N1_data_ix_c[2] is cpu:inst|cpu_oa:I4|data_ix_c[2] at LC_X10_Y6_N8
--operation mode is normal

N1_data_ix_c[2]_sload_eqn = (VCC & N1L401) # (GND & M1L351);
N1_data_ix_c[2] = DFFEA(N1_data_ix_c[2]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L761 is cpu:inst|cpu_du:I3|i~28 at LC_X10_Y8_N5
--operation mode is normal

M1L761 = M1_acc_c[2] & (L1_istr_op_c & L1_daddr_d_x[2] # !L1_istr_op_c & M1L351);


--M1L002 is cpu:inst|cpu_du:I3|Mux_134_rtl_0~0 at LC_X10_Y8_N0
--operation mode is normal

M1L002 = L1_data_t_y[1] & (L1_data_t_y[0] # M1L601) # !L1_data_t_y[1] & !L1_data_t_y[0] & M1L74;


--M1L571 is cpu:inst|cpu_du:I3|i~45 at LC_X10_Y8_N7
--operation mode is normal

M1L571 = M1_acc_c[2] # L1_istr_op_c & L1_daddr_d_x[2] # !L1_istr_op_c & M1L351;


--M1L102 is cpu:inst|cpu_du:I3|Mux_134_rtl_0~1 at LC_X10_Y8_N1
--operation mode is normal

M1L102 = M1L002 & (M1L571 # !L1_data_t_y[0]) # !M1L002 & L1_data_t_y[0] & M1L761;


--M1L451 is cpu:inst|cpu_du:I3|data_x[2]~107 at LC_X10_Y6_N9
--operation mode is normal

M1L451 = L1_istr_op_c & L1_daddr_d_x[2] # !L1_istr_op_c & M1L351;


--A1L481 is rtl~4158 at LC_X10_Y8_N8
--operation mode is normal

A1L481 = L1_data_t_y[1] & (M1L451 $ (L1_data_t_y[0] & M1_acc_c[2])) # !L1_data_t_y[1] & M1_acc_c[2];


--A1L49 is rtl~3166 at LC_X10_Y8_N2
--operation mode is normal

A1L49 = L1_data_t_y[2] & M1L102 # !L1_data_t_y[2] & A1L481;


--A1L581 is rtl~4169 at LC_X7_Y4_N9
--operation mode is normal

A1L581 = L1_data_t_y[1] & (L1_data_t_y[2] & !M1_acc_c[2] # !L1_data_t_y[2] & M1_acc_c[1]);


--A1L681 is rtl~4173 at LC_X7_Y4_N4
--operation mode is normal

A1L681 = L1_data_t_y[1] & !L1_data_t_y[2] & M1_acc_c[3] # !L1_data_t_y[1] & (L1_data_t_y[2] & M1_acc_c[3] # !L1_data_t_y[2] & M1_acc_c[2]);


--A1L562 is rtl~14071 at LC_X7_Y4_N0
--operation mode is normal

A1L562 = L1_data_t_y[1] # L1_data_t_y[2] & !M1_acc_c[2] # !L1_data_t_y[2] & !M1_acc_c[1];


--A1L781 is rtl~4179 at LC_X7_Y4_N1
--operation mode is normal

A1L781 = L1_data_t_y[0] & (A1L581 # !A1L562) # !L1_data_t_y[0] & A1L681;


--M1L812 is cpu:inst|cpu_du:I3|Mux_171_rtl_1~0 at LC_X8_Y8_N5
--operation mode is normal

M1L812 = L1_data_c_y[1] & (M1_acc_c[2] # L1_data_c_y[0]) # !L1_data_c_y[1] & A1L781 & !L1_data_c_y[0];


--M1L981 is cpu:inst|cpu_du:I3|Mux_90~8 at LC_X8_Y3_N5
--operation mode is normal

M1L981 = L1_data_t_y[2] & L1_data_t_y[1];


--A1L38 is rtl~538 at LC_X10_Y8_N9
--operation mode is normal

A1L38 = M1L981 & (L1_data_t_y[0] & M1_acc_c[2] # !L1_data_t_y[0] & M1_acc_i[2]) # !M1L981 & M1_acc_c[2];


--M1L912 is cpu:inst|cpu_du:I3|Mux_171_rtl_1~1 at LC_X10_Y8_N3
--operation mode is normal

M1L912 = M1L812 & (A1L38 # !L1_data_c_y[0]) # !M1L812 & L1_data_c_y[0] & A1L49;


--M1L3 is cpu:inst|cpu_du:I3|acc[2]~80 at LC_X10_Y8_N4
--operation mode is normal

M1L3 = M1_acc_c[2] & (M1L5 # M1L281 & M1L912) # !M1_acc_c[2] & M1L281 & M1L912;

--M1_acc_i[2] is cpu:inst|cpu_du:I3|acc_i[2] at LC_X10_Y8_N4
--operation mode is normal

M1_acc_i[2] = DFFEA(M1L3, GLOBAL(UCLK), VCC, L1L35, , );


--N1_iinc_c[3] is cpu:inst|cpu_oa:I4|iinc_c[3] at LC_X6_Y10_N7
--operation mode is normal

N1_iinc_c[3]_lut_out = N1_nreset_c & (L1L74Q & N1_iinc_i[3] # !L1L74Q & N1L071);
N1_iinc_c[3] = DFFEA(N1_iinc_c[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L012 is cpu:inst|cpu_oa:I4|i~341 at LC_X8_Y10_N5
--operation mode is normal

N1L012 = L1L05 & !M1L181 & N1_iinc_c[3] & L1L78;


--N1L112 is cpu:inst|cpu_oa:I4|i~347 at LC_X8_Y10_N2
--operation mode is normal

N1L112 = L1L05 & N1_ireg_c[3] & !M1L181 & L1L78;


--N1L801 is cpu:inst|cpu_oa:I4|data_ix[3]~813 at LC_X8_Y10_N6
--operation mode is normal

N1L801 = N1L532 & N1L001 & N1L012 # !N1L532 & (N1L112 # N1L001 & N1L012);


--N1L901 is cpu:inst|cpu_oa:I4|data_ix[3]~820 at LC_X8_Y10_N7
--operation mode is normal

N1L901 = N1L502 & N1_reduce_nor_126 & N1L801;


--J1L96 is inout4reg:inst10|reg_data_out_x[3]~81 at LC_X11_Y4_N6
--operation mode is normal

J1L96 = A1L65 & N1L88 & J1L44;


--J1L07 is inout4reg:inst10|reg_data_out_x[3]~198 at LC_X11_Y4_N9
--operation mode is normal

J1_reg_data_out_c[3]_qfbk = J1_reg_data_out_c[3];
J1L07 = !J1L83 & (J1L73 & A1L37 # !J1L73 & J1_reg_data_out_c[3]_qfbk);

--J1_reg_data_out_c[3] is inout4reg:inst10|reg_data_out_c[3] at LC_X11_Y4_N9
--operation mode is normal

J1_reg_data_out_c[3]_sload_eqn = (VCC & J1L27) # (GND & J1L07);
J1_reg_data_out_c[3] = DFFEA(J1_reg_data_out_c[3]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--J1L17 is inout4reg:inst10|reg_data_out_x[3]~202 at LC_X11_Y4_N7
--operation mode is normal

J1L17 = J1L93 & A1L93 # !J1L93 & (J1L07 # J1L96);


--J1L27 is inout4reg:inst10|reg_data_out_x[3]~207 at LC_X11_Y4_N8
--operation mode is normal

J1L27 = N1L88 & J1L17 # !N1L88 & (J1L44 & A1L22 # !J1L44 & J1L17);


--F1L12 is ctrl8cpu:inst5|Mux_30~0 at LC_X12_Y4_N1
--operation mode is normal

F1L12 = F1_mux_c[0] & (E1_int_pending_c[3] # F1_mux_c[1]) # !F1_mux_c[0] & P2_q_a[3] & !F1_mux_c[1];


--D1_tmr_high[3] is timer:inst2|tmr_high[3] at LC_X15_Y6_N2
--operation mode is normal

D1_tmr_high[3]_lut_out = !F1_ctrl_data_c[5] & nRESET & (D1L47 # D1L36);
D1_tmr_high[3] = DFFEA(D1_tmr_high[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1L22 is ctrl8cpu:inst5|Mux_30~1 at LC_X10_Y4_N1
--operation mode is normal

F1L22 = F1L12 & (D1_tmr_high[3] # !F1_mux_c[1]) # !F1L12 & F1_mux_c[1] & J1L27;


--N1L701 is cpu:inst|cpu_oa:I4|data_ix[3]~455 at LC_X10_Y4_N2
--operation mode is normal

N1L701 = N1_nreset_c & (N1L901 # N1L79 & F1L22);


--M1L551 is cpu:inst|cpu_du:I3|data_x[3]~92 at LC_X10_Y4_N3
--operation mode is normal

N1_data_ix_c[3]_qfbk = N1_data_ix_c[3];
M1L551 = N1_int_re_c & N1_data_ix_c[3]_qfbk # !N1_int_re_c & N1L701;

--N1_data_ix_c[3] is cpu:inst|cpu_oa:I4|data_ix_c[3] at LC_X10_Y4_N3
--operation mode is normal

N1_data_ix_c[3]_sload_eqn = (VCC & N1L701) # (GND & M1L551);
N1_data_ix_c[3] = DFFEA(N1_data_ix_c[3]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L861 is cpu:inst|cpu_du:I3|i~29 at LC_X11_Y4_N5
--operation mode is normal

M1L861 = M1_acc_c[3] & (L1_istr_op_c & L1_daddr_d_x[3] # !L1_istr_op_c & M1L551);


--M1L891 is cpu:inst|cpu_du:I3|Mux_133_rtl_0~0 at LC_X9_Y5_N9
--operation mode is normal

M1L891 = L1_data_t_y[1] & (L1_data_t_y[0] # M1L411) # !L1_data_t_y[1] & !L1_data_t_y[0] & M1L55;


--M1L671 is cpu:inst|cpu_du:I3|i~46 at LC_X10_Y4_N0
--operation mode is normal

M1L671 = M1_acc_c[3] # L1_istr_op_c & L1_daddr_d_x[3] # !L1_istr_op_c & M1L551;


--M1L991 is cpu:inst|cpu_du:I3|Mux_133_rtl_0~1 at LC_X10_Y4_N6
--operation mode is normal

M1L991 = M1L891 & (M1L671 # !L1_data_t_y[0]) # !M1L891 & L1_data_t_y[0] & M1L861;


--M1L651 is cpu:inst|cpu_du:I3|data_x[3]~97 at LC_X10_Y4_N4
--operation mode is normal

M1L651 = L1_daddr_d_x[3] & (L1_istr_op_c # M1L551) # !L1_daddr_d_x[3] & !L1_istr_op_c & M1L551;


--A1L281 is rtl~4138 at LC_X10_Y4_N5
--operation mode is normal

A1L281 = L1_data_t_y[1] & (M1L651 $ (L1_data_t_y[0] & M1_acc_c[3])) # !L1_data_t_y[1] & M1_acc_c[3];


--A1L39 is rtl~3140 at LC_X10_Y4_N7
--operation mode is normal

A1L39 = L1_data_t_y[2] & M1L991 # !L1_data_t_y[2] & A1L281;


--A1L862 is rtl~14113 at LC_X7_Y4_N2
--operation mode is normal

A1L862 = L1_data_t_y[2] & (L1_data_t_y[1] $ M1_acc_c[3]) # !L1_data_t_y[2] & M1_acc_c[2];


--M1L781 is cpu:inst|cpu_du:I3|Mux_78_rtl_0~2 at LC_X7_Y3_N5
--operation mode is normal

M1L781 = L1_data_t_y[1] & !L1_data_t_y[2] & M1_acc_c[4];


--A1L362 is rtl~14067 at LC_X7_Y3_N8
--operation mode is normal

A1L362 = L1_data_t_y[1] # L1_data_t_y[2] & !M1_acc_c[4] # !L1_data_t_y[2] & !M1_acc_c[3];


--A1L381 is rtl~4149 at LC_X7_Y4_N3
--operation mode is normal

A1L381 = L1_data_t_y[0] & A1L862 # !L1_data_t_y[0] & (M1L781 # !A1L362);


--M1L612 is cpu:inst|cpu_du:I3|Mux_170_rtl_1~0 at LC_X10_Y4_N8
--operation mode is normal

M1L612 = L1_data_c_y[0] & (L1_data_c_y[1] # A1L39) # !L1_data_c_y[0] & A1L381 & !L1_data_c_y[1];


--A1L28 is rtl~526 at LC_X9_Y7_N4
--operation mode is normal

M1_acc_i[3]_qfbk = M1_acc_i[3];
A1L28 = L1_data_t_y[0] & M1_acc_c[3] # !L1_data_t_y[0] & (M1L981 & M1_acc_i[3]_qfbk # !M1L981 & M1_acc_c[3]);

--M1_acc_i[3] is cpu:inst|cpu_du:I3|acc_i[3] at LC_X9_Y7_N4
--operation mode is normal

M1_acc_i[3]_sload_eqn = (VCC & M1L4) # (GND & A1L28);
M1_acc_i[3] = DFFEA(M1_acc_i[3]_sload_eqn, GLOBAL(UCLK), VCC, L1L35, , );


--M1L712 is cpu:inst|cpu_du:I3|Mux_170_rtl_1~1 at LC_X10_Y4_N9
--operation mode is normal

M1L712 = M1L612 & (A1L28 # !L1_data_c_y[1]) # !M1L612 & M1_acc_c[3] & L1_data_c_y[1];


--M1L4 is cpu:inst|cpu_du:I3|acc[3]~70 at LC_X9_Y7_N2
--operation mode is normal

M1_acc_c[3]_qfbk = M1_acc_c[3];
M1L4 = M1L5 & (M1_acc_c[3]_qfbk # M1L281 & M1L712) # !M1L5 & M1L281 & M1L712;

--M1_acc_c[3] is cpu:inst|cpu_du:I3|acc_c[3] at LC_X9_Y7_N2
--operation mode is normal

M1_acc_c[3] = DFFEA(M1L4, GLOBAL(UCLK), VCC, , , );


--N1_iinc_c[4] is cpu:inst|cpu_oa:I4|iinc_c[4] at LC_X6_Y5_N8
--operation mode is normal

N1_iinc_c[4]_lut_out = N1_nreset_c & (L1L74Q & N1_iinc_i[4] # !L1L74Q & N1L371);
N1_iinc_c[4] = DFFEA(N1_iinc_c[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L802 is cpu:inst|cpu_oa:I4|i~320 at LC_X8_Y9_N1
--operation mode is normal

N1L802 = L1L05 & !M1L181 & L1L78 & N1_iinc_c[4];


--N1L902 is cpu:inst|cpu_oa:I4|i~326 at LC_X12_Y11_N0
--operation mode is normal

N1L902 = !M1L181 & L1L05 & N1_ireg_c[4] & L1L78;


--N1L111 is cpu:inst|cpu_oa:I4|data_ix[4]~708 at LC_X8_Y9_N7
--operation mode is normal

N1L111 = N1L001 & (N1L802 # N1L902 & !N1L532) # !N1L001 & N1L902 & !N1L532;


--N1L211 is cpu:inst|cpu_oa:I4|data_ix[4]~715 at LC_X9_Y9_N4
--operation mode is normal

N1L211 = N1L111 & N1_reduce_nor_126 & N1L502;


--J1L37 is inout4reg:inst10|reg_data_out_x[4]~69 at LC_X10_Y6_N0
--operation mode is normal

J1L37 = A1L55 & N1L88 & J1L44;


--J1L47 is inout4reg:inst10|reg_data_out_x[4]~178 at LC_X11_Y6_N5
--operation mode is normal

J1_reg_data_out_c[4]_qfbk = J1_reg_data_out_c[4];
J1L47 = !J1L83 & (J1L73 & A1L27 # !J1L73 & J1_reg_data_out_c[4]_qfbk);

--J1_reg_data_out_c[4] is inout4reg:inst10|reg_data_out_c[4] at LC_X11_Y6_N5
--operation mode is normal

J1_reg_data_out_c[4]_sload_eqn = (VCC & J1L67) # (GND & J1L47);
J1_reg_data_out_c[4] = DFFEA(J1_reg_data_out_c[4]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--J1L57 is inout4reg:inst10|reg_data_out_x[4]~182 at LC_X11_Y6_N2
--operation mode is normal

J1L57 = J1L93 & A1L83 # !J1L93 & (J1L37 # J1L47);


--J1L67 is inout4reg:inst10|reg_data_out_x[4]~187 at LC_X11_Y6_N3
--operation mode is normal

J1L67 = J1L44 & (N1L88 & J1L57 # !N1L88 & A1L12) # !J1L44 & J1L57;


--F1L91 is ctrl8cpu:inst5|Mux_29~0 at LC_X11_Y6_N6
--operation mode is normal

F1L91 = F1_mux_c[1] & (F1_mux_c[0] # J1L67) # !F1_mux_c[1] & P2_q_a[4] & !F1_mux_c[0];


--D1_tmr_high[4] is timer:inst2|tmr_high[4] at LC_X16_Y5_N2
--operation mode is normal

D1_tmr_high[4]_lut_out = !F1_ctrl_data_c[5] & nRESET & (D1L27 # D1L26);
D1_tmr_high[4] = DFFEA(D1_tmr_high[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1L02 is ctrl8cpu:inst5|Mux_29~1 at LC_X11_Y6_N7
--operation mode is normal

F1L02 = F1L91 & (D1_tmr_high[4] # !F1_mux_c[0]) # !F1L91 & E1_int_pending_c[4] & F1_mux_c[0];


--N1L011 is cpu:inst|cpu_oa:I4|data_ix[4]~439 at LC_X12_Y6_N8
--operation mode is normal

N1L011 = N1_nreset_c & (N1L211 # N1L79 & F1L02);


--M1L751 is cpu:inst|cpu_du:I3|data_x[4]~82 at LC_X12_Y6_N9
--operation mode is normal

N1_data_ix_c[4]_qfbk = N1_data_ix_c[4];
M1L751 = N1_int_re_c & N1_data_ix_c[4]_qfbk # !N1_int_re_c & N1L011;

--N1_data_ix_c[4] is cpu:inst|cpu_oa:I4|data_ix_c[4] at LC_X12_Y6_N9
--operation mode is normal

N1_data_ix_c[4]_sload_eqn = (VCC & N1L011) # (GND & M1L751);
N1_data_ix_c[4] = DFFEA(N1_data_ix_c[4]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L961 is cpu:inst|cpu_du:I3|i~30 at LC_X9_Y6_N8
--operation mode is normal

M1L961 = M1_acc_c[4] & (L1_istr_op_c & L1_daddr_d_x[4] # !L1_istr_op_c & M1L751);


--M1L691 is cpu:inst|cpu_du:I3|Mux_132_rtl_0~0 at LC_X9_Y6_N3
--operation mode is normal

M1L691 = L1_data_t_y[1] & (L1_data_t_y[0] # M1L021) # !L1_data_t_y[1] & !L1_data_t_y[0] & M1L16;


--M1L771 is cpu:inst|cpu_du:I3|i~47 at LC_X9_Y6_N2
--operation mode is normal

M1L771 = M1_acc_c[4] # L1_istr_op_c & L1_daddr_d_x[4] # !L1_istr_op_c & M1L751;


--M1L791 is cpu:inst|cpu_du:I3|Mux_132_rtl_0~1 at LC_X9_Y6_N4
--operation mode is normal

M1L791 = M1L691 & (M1L771 # !L1_data_t_y[0]) # !M1L691 & L1_data_t_y[0] & M1L961;


--M1L851 is cpu:inst|cpu_du:I3|data_x[4]~87 at LC_X10_Y5_N9
--operation mode is normal

M1L851 = L1_daddr_d_x[4] & (L1_istr_op_c # M1L751) # !L1_daddr_d_x[4] & !L1_istr_op_c & M1L751;


--A1L971 is rtl~4118 at LC_X9_Y6_N7
--operation mode is normal

A1L971 = L1_data_t_y[1] & (M1L851 $ (L1_data_t_y[0] & M1_acc_c[4])) # !L1_data_t_y[1] & M1_acc_c[4];


--A1L29 is rtl~3114 at LC_X9_Y6_N5
--operation mode is normal

A1L29 = L1_data_t_y[2] & M1L791 # !L1_data_t_y[2] & A1L971;


--A1L762 is rtl~14110 at LC_X7_Y3_N9
--operation mode is normal

A1L762 = L1_data_t_y[1] & (L1_data_t_y[2] & !M1_acc_c[4] # !L1_data_t_y[2] & M1_acc_c[3]);


--A1L081 is rtl~4123 at LC_X7_Y3_N0
--operation mode is normal

A1L081 = L1_data_t_y[2] & M1_acc_c[5] & !L1_data_t_y[1] # !L1_data_t_y[2] & (L1_data_t_y[1] & M1_acc_c[5] # !L1_data_t_y[1] & M1_acc_c[4]);


--A1L181 is rtl~4129 at LC_X7_Y3_N1
--operation mode is normal

A1L181 = L1_data_t_y[0] & (A1L762 # !A1L362) # !L1_data_t_y[0] & A1L081;


--M1L412 is cpu:inst|cpu_du:I3|Mux_169_rtl_1~0 at LC_X9_Y6_N1
--operation mode is normal

M1L412 = L1_data_c_y[1] & (L1_data_c_y[0] # M1_acc_c[4]) # !L1_data_c_y[1] & !L1_data_c_y[0] & A1L181;


--A1L18 is rtl~514 at LC_X9_Y6_N9
--operation mode is normal

M1_acc_i[4]_qfbk = M1_acc_i[4];
A1L18 = M1L981 & (L1_data_t_y[0] & M1_acc_c[4] # !L1_data_t_y[0] & M1_acc_i[4]_qfbk) # !M1L981 & M1_acc_c[4];

--M1_acc_i[4] is cpu:inst|cpu_du:I3|acc_i[4] at LC_X9_Y6_N9
--operation mode is normal

M1_acc_i[4]_sload_eqn = (VCC & M1L6) # (GND & A1L18);
M1_acc_i[4] = DFFEA(M1_acc_i[4]_sload_eqn, GLOBAL(UCLK), VCC, L1L35, , );


--M1L512 is cpu:inst|cpu_du:I3|Mux_169_rtl_1~1 at LC_X9_Y6_N6
--operation mode is normal

M1L512 = M1L412 & (A1L18 # !L1_data_c_y[0]) # !M1L412 & L1_data_c_y[0] & A1L29;


--M1L6 is cpu:inst|cpu_du:I3|acc[4]~60 at LC_X9_Y6_N0
--operation mode is normal

M1_acc_c[4]_qfbk = M1_acc_c[4];
M1L6 = M1L281 & (M1L512 # M1L5 & M1_acc_c[4]_qfbk) # !M1L281 & M1L5 & M1_acc_c[4]_qfbk;

--M1_acc_c[4] is cpu:inst|cpu_du:I3|acc_c[4] at LC_X9_Y6_N0
--operation mode is normal

M1_acc_c[4] = DFFEA(M1L6, GLOBAL(UCLK), VCC, , , );


--N1_iinc_c[0] is cpu:inst|cpu_oa:I4|iinc_c[0] at LC_X6_Y5_N2
--operation mode is normal

N1_iinc_c[0]_lut_out = N1_nreset_c & (L1L74Q & N1_iinc_i[0] # !L1L74Q & N1L061);
N1_iinc_c[0] = DFFEA(N1_iinc_c[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L602 is cpu:inst|cpu_oa:I4|i~299 at LC_X7_Y9_N5
--operation mode is normal

N1L602 = N1_iinc_c[0] & !M1L181 & L1L05 & L1L78;


--N1L702 is cpu:inst|cpu_oa:I4|i~305 at LC_X7_Y9_N2
--operation mode is normal

N1L702 = L1L05 & !M1L181 & N1_ireg_c[0] & L1L78;


--N1L89 is cpu:inst|cpu_oa:I4|data_ix[0]~603 at LC_X7_Y9_N6
--operation mode is normal

N1L89 = N1L001 & (N1L602 # !N1L532 & N1L702) # !N1L001 & !N1L532 & N1L702;


--N1L99 is cpu:inst|cpu_oa:I4|data_ix[0]~610 at LC_X7_Y9_N7
--operation mode is normal

N1L99 = N1_reduce_nor_126 & N1L502 & N1L89;


--J1L75 is inout4reg:inst10|reg_data_out_x[0]~57 at LC_X11_Y5_N3
--operation mode is normal

J1L75 = A1L95 & N1L88 & J1L44;


--J1L85 is inout4reg:inst10|reg_data_out_x[0]~158 at LC_X11_Y5_N7
--operation mode is normal

J1_reg_data_out_c[0]_qfbk = J1_reg_data_out_c[0];
J1L85 = !J1L83 & (J1L73 & A1L67 # !J1L73 & J1_reg_data_out_c[0]_qfbk);

--J1_reg_data_out_c[0] is inout4reg:inst10|reg_data_out_c[0] at LC_X11_Y5_N7
--operation mode is normal

J1_reg_data_out_c[0]_sload_eqn = (VCC & J1L06) # (GND & J1L85);
J1_reg_data_out_c[0] = DFFEA(J1_reg_data_out_c[0]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--J1L95 is inout4reg:inst10|reg_data_out_x[0]~162 at LC_X11_Y5_N4
--operation mode is normal

J1L95 = J1L93 & A1L24 # !J1L93 & (J1L85 # J1L75);


--J1L06 is inout4reg:inst10|reg_data_out_x[0]~167 at LC_X11_Y5_N5
--operation mode is normal

J1L06 = N1L88 & J1L95 # !N1L88 & (J1L44 & A1L52 # !J1L44 & J1L95);


--F1L72 is ctrl8cpu:inst5|Mux_33~0 at LC_X12_Y4_N5
--operation mode is normal

F1_mux_c[1]_qfbk = F1_mux_c[1];
F1L72 = F1_mux_c[0] & (E1_int_pending_c[0] # F1_mux_c[1]_qfbk) # !F1_mux_c[0] & !F1_mux_c[1]_qfbk & P2_q_a[0];

--F1_mux_c[1] is ctrl8cpu:inst5|mux_c[1] at LC_X12_Y4_N5
--operation mode is normal

F1_mux_c[1]_sload_eqn = (VCC & J1L14) # (GND & F1L72);
F1_mux_c[1] = DFFEA(F1_mux_c[1]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--D1_tmr_high[0] is timer:inst2|tmr_high[0] at LC_X16_Y5_N9
--operation mode is normal

D1_tmr_high[0]_lut_out = !F1_ctrl_data_c[5] & nRESET & (D1L07 # D1L16);
D1_tmr_high[0] = DFFEA(D1_tmr_high[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1L82 is ctrl8cpu:inst5|Mux_33~1 at LC_X11_Y5_N6
--operation mode is normal

F1L82 = F1L72 & (D1_tmr_high[0] # !F1_mux_c[1]) # !F1L72 & F1_mux_c[1] & J1L06;


--N1L69 is cpu:inst|cpu_oa:I4|data_ix[0]~423 at LC_X11_Y5_N0
--operation mode is normal

N1L69 = N1_nreset_c & (N1L99 # N1L79 & F1L82);


--M1L941 is cpu:inst|cpu_du:I3|data_x[0]~72 at LC_X11_Y5_N1
--operation mode is normal

N1_data_ix_c[0]_qfbk = N1_data_ix_c[0];
M1L941 = N1_int_re_c & N1_data_ix_c[0]_qfbk # !N1_int_re_c & N1L69;

--N1_data_ix_c[0] is cpu:inst|cpu_oa:I4|data_ix_c[0] at LC_X11_Y5_N1
--operation mode is normal

N1_data_ix_c[0]_sload_eqn = (VCC & N1L69) # (GND & M1L941);
N1_data_ix_c[0] = DFFEA(N1_data_ix_c[0]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L561 is cpu:inst|cpu_du:I3|i~26 at LC_X10_Y3_N0
--operation mode is normal

M1L561 = M1_acc_c[0] & (L1_istr_op_c & L1_daddr_d_x[0] # !L1_istr_op_c & M1L941);


--M1L402 is cpu:inst|cpu_du:I3|Mux_136_rtl_0~0 at LC_X10_Y3_N2
--operation mode is normal

M1L402 = L1_data_t_y[1] & (L1_data_t_y[0] # M1L09) # !L1_data_t_y[1] & !L1_data_t_y[0] & M1L13;


--M1L371 is cpu:inst|cpu_du:I3|i~43 at LC_X10_Y3_N3
--operation mode is normal

M1L371 = M1_acc_c[0] # L1_istr_op_c & L1_daddr_d_x[0] # !L1_istr_op_c & M1L941;


--M1L502 is cpu:inst|cpu_du:I3|Mux_136_rtl_0~1 at LC_X10_Y3_N1
--operation mode is normal

M1L502 = M1L402 & (M1L371 # !L1_data_t_y[0]) # !M1L402 & L1_data_t_y[0] & M1L561;


--A1L09 is rtl~3082 at LC_X8_Y6_N9
--operation mode is normal

A1L09 = !L1_data_t_y[1] & M1_acc_c[0];


--M1L051 is cpu:inst|cpu_du:I3|data_x[0]~77 at LC_X11_Y5_N2
--operation mode is normal

L1_istr_op_c_qfbk = L1_istr_op_c;
M1L051 = L1_daddr_d_x[0] & (L1_istr_op_c_qfbk # M1L941) # !L1_daddr_d_x[0] & !L1_istr_op_c_qfbk & M1L941;

--L1_istr_op_c is cpu:inst|cpu_cu:I2|istr_op_c at LC_X11_Y5_N2
--operation mode is normal

L1_istr_op_c_sload_eqn = (VCC & L1L95) # (GND & M1L051);
L1_istr_op_c = DFFEA(L1_istr_op_c_sload_eqn, GLOBAL(UCLK), VCC, , , );


--A1L571 is rtl~4092 at LC_X10_Y3_N9
--operation mode is normal

A1L571 = L1_data_t_y[1] & (L1_data_t_y[0] & M1L13 # !L1_data_t_y[0] & M1L051);


--A1L19 is rtl~3087 at LC_X10_Y3_N4
--operation mode is normal

A1L19 = L1_data_t_y[2] & M1L502 # !L1_data_t_y[2] & (A1L09 # A1L571);


--A1L771 is rtl~4106 at LC_X8_Y6_N1
--operation mode is normal

A1L771 = L1_data_t_y[2] & !M1_acc_c[0] & L1_data_t_y[0] # !L1_data_t_y[2] & M1_acc_c[1] & !L1_data_t_y[0];


--A1L671 is rtl~4102 at LC_X8_Y6_N2
--operation mode is normal

A1L671 = !L1_data_t_y[0] & (L1_data_t_y[2] & M1_acc_c[1] # !L1_data_t_y[2] & M1_acc_c[0]);


--A1L552 is rtl~4833 at LC_X8_Y6_N5
--operation mode is normal

A1L552 = L1_data_t_y[0] & (L1_data_t_y[2] & M1_acc_c[0] # !L1_data_t_y[2] & M1_acc_c[8]);


--A1L871 is rtl~4111 at LC_X8_Y6_N6
--operation mode is normal

A1L871 = L1_data_t_y[1] & A1L771 # !L1_data_t_y[1] & (A1L552 # A1L671);


--M1L222 is cpu:inst|cpu_du:I3|Mux_173_rtl_1~0 at LC_X10_Y3_N5
--operation mode is normal

M1L222 = L1_data_c_y[0] & (L1_data_c_y[1] # A1L19) # !L1_data_c_y[0] & !L1_data_c_y[1] & A1L871;


--A1L08 is rtl~502 at LC_X10_Y3_N8
--operation mode is normal

A1L08 = M1L981 & (L1_data_t_y[0] & M1_acc_c[0] # !L1_data_t_y[0] & M1_acc_i[0]) # !M1L981 & M1_acc_c[0];


--M1L322 is cpu:inst|cpu_du:I3|Mux_173_rtl_1~1 at LC_X10_Y3_N6
--operation mode is normal

M1L322 = M1L222 & (A1L08 # !L1_data_c_y[1]) # !M1L222 & L1_data_c_y[1] & M1_acc_c[0];


--M1L1 is cpu:inst|cpu_du:I3|acc[0]~50 at LC_X10_Y3_N7
--operation mode is normal

M1L1 = M1_acc_c[0] & (M1L5 # M1L281 & M1L322) # !M1_acc_c[0] & M1L281 & M1L322;

--M1_acc_i[0] is cpu:inst|cpu_du:I3|acc_i[0] at LC_X10_Y3_N7
--operation mode is normal

M1_acc_i[0] = DFFEA(M1L1, GLOBAL(UCLK), VCC, L1L35, , );


--N1_iinc_c[7] is cpu:inst|cpu_oa:I4|iinc_c[7] at LC_X7_Y5_N9
--operation mode is normal

N1_iinc_c[7]_lut_out = N1_nreset_c & (L1L74Q & N1_iinc_i[7] # !L1L74Q & N1L281);
N1_iinc_c[7] = DFFEA(N1_iinc_c[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L022 is cpu:inst|cpu_oa:I4|i~446 at LC_X7_Y5_N5
--operation mode is normal

N1L022 = N1_iinc_c[7] & L1L78 & L1L05 & !M1L181;


--N1_ireg_c[7] is cpu:inst|cpu_oa:I4|ireg_c[7] at LC_X8_Y8_N4
--operation mode is normal

N1_ireg_c[7]_lut_out = N1_nreset_c & (L1L74Q & N1_ireg_i[7] # !L1L74Q & N1L23);
N1_ireg_c[7] = DFFEA(N1_ireg_c[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L122 is cpu:inst|cpu_oa:I4|i~452 at LC_X6_Y5_N5
--operation mode is normal

N1L122 = N1_ireg_c[7] & !M1L181 & L1L05 & L1L78;


--N1L021 is cpu:inst|cpu_oa:I4|data_ix[7]~1338 at LC_X7_Y5_N6
--operation mode is normal

N1L021 = N1L001 & (N1L022 # !N1L532 & N1L122) # !N1L001 & !N1L532 & N1L122;


--N1L121 is cpu:inst|cpu_oa:I4|data_ix[7]~1345 at LC_X7_Y5_N7
--operation mode is normal

N1L121 = N1_reduce_nor_126 & N1L502 & N1L021;


--J1L58 is inout4reg:inst10|reg_data_out_x[7]~141 at LC_X12_Y7_N0
--operation mode is normal

J1L58 = A1L25 & N1L88 & J1L44;


--J1L68 is inout4reg:inst10|reg_data_out_x[7]~298 at LC_X12_Y7_N9
--operation mode is normal

J1_reg_data_out_c[7]_qfbk = J1_reg_data_out_c[7];
J1L68 = !J1L83 & (J1L73 & A1L96 # !J1L73 & J1_reg_data_out_c[7]_qfbk);

--J1_reg_data_out_c[7] is inout4reg:inst10|reg_data_out_c[7] at LC_X12_Y7_N9
--operation mode is normal

J1_reg_data_out_c[7]_sload_eqn = (VCC & J1L88) # (GND & J1L68);
J1_reg_data_out_c[7] = DFFEA(J1_reg_data_out_c[7]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--J1L78 is inout4reg:inst10|reg_data_out_x[7]~302 at LC_X12_Y7_N1
--operation mode is normal

J1L78 = J1L93 & A1L53 # !J1L93 & (J1L68 # J1L58);


--J1L88 is inout4reg:inst10|reg_data_out_x[7]~307 at LC_X12_Y7_N2
--operation mode is normal

J1L88 = N1L88 & J1L78 # !N1L88 & (J1L44 & A1L81 # !J1L44 & J1L78);


--F1L31 is ctrl8cpu:inst5|Mux_26~0 at LC_X12_Y7_N3
--operation mode is normal

F1L31 = F1_mux_c[1] & (F1_mux_c[0] # J1L88) # !F1_mux_c[1] & !F1_mux_c[0] & P2_q_a[7];


--D1_tmr_high[7] is timer:inst2|tmr_high[7] at LC_X16_Y6_N5
--operation mode is normal

D1_tmr_high[7]_lut_out = !F1_ctrl_data_c[5] & nRESET & (D1L48 # D1L86);
D1_tmr_high[7] = DFFEA(D1_tmr_high[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1L41 is ctrl8cpu:inst5|Mux_26~1 at LC_X12_Y7_N4
--operation mode is normal

F1L41 = F1L31 & (D1_tmr_high[7] # !F1_mux_c[0]) # !F1L31 & F1_mux_c[0] & E1_int_pending_c[7];


--N1L911 is cpu:inst|cpu_oa:I4|data_ix[7]~535 at LC_X7_Y5_N2
--operation mode is normal

N1L911 = N1_nreset_c & (N1L121 # N1L79 & F1L41);

--N1_data_ix_c[7] is cpu:inst|cpu_oa:I4|data_ix_c[7] at LC_X7_Y5_N2
--operation mode is normal

N1_data_ix_c[7] = DFFEA(N1L911, GLOBAL(UCLK), VCC, , , );


--M1L361 is cpu:inst|cpu_du:I3|data_x[7]~142 at LC_X8_Y5_N1
--operation mode is normal

M1L361 = N1_data_ix_c[7] & (N1_int_re_c # N1L911) # !N1_data_ix_c[7] & !N1_int_re_c & N1L911;


--M1L271 is cpu:inst|cpu_du:I3|i~33 at LC_X8_Y5_N9
--operation mode is normal

M1L271 = M1_acc_c[7] & (L1_istr_op_c & L1_daddr_d_x[7] # !L1_istr_op_c & M1L361);


--M1L091 is cpu:inst|cpu_du:I3|Mux_129_rtl_0~0 at LC_X8_Y5_N4
--operation mode is normal

M1L091 = L1_data_t_y[1] & (L1_data_t_y[0] # M1L041) # !L1_data_t_y[1] & !L1_data_t_y[0] & M1L18;


--M1L081 is cpu:inst|cpu_du:I3|i~50 at LC_X8_Y5_N0
--operation mode is normal

M1L081 = M1_acc_c[7] # L1_istr_op_c & L1_daddr_d_x[7] # !L1_istr_op_c & M1L361;


--M1L191 is cpu:inst|cpu_du:I3|Mux_129_rtl_0~1 at LC_X8_Y5_N5
--operation mode is normal

M1L191 = M1L091 & (M1L081 # !L1_data_t_y[0]) # !M1L091 & L1_data_t_y[0] & M1L271;


--M1L461 is cpu:inst|cpu_du:I3|data_x[7]~147 at LC_X8_Y5_N2
--operation mode is normal

M1L461 = L1_daddr_d_x[7] & (L1_istr_op_c # M1L361) # !L1_daddr_d_x[7] & !L1_istr_op_c & M1L361;


--A1L162 is rtl~11946 at LC_X7_Y5_N8
--operation mode is normal

A1L162 = L1_data_t_y[1] & (M1L461 $ (M1_acc_c[7] & L1_data_t_y[0])) # !L1_data_t_y[1] & M1_acc_c[7];


--A1L89 is rtl~3268 at LC_X8_Y5_N6
--operation mode is normal

A1L89 = L1_data_t_y[2] & M1L191 # !L1_data_t_y[2] & A1L162;


--A1L99 is rtl~3275 at LC_X8_Y4_N4
--operation mode is normal

A1L99 = L1_data_t_y[2] & (M1_acc_c[7] $ L1_data_t_y[1]) # !L1_data_t_y[2] & M1_acc_c[6];


--A1L752 is rtl~4847 at LC_X8_Y4_N3
--operation mode is normal

A1L752 = L1_data_t_y[2] & !L1_data_t_y[1] & M1_acc_c[8] # !L1_data_t_y[2] & (L1_data_t_y[1] & M1_acc_c[8] # !L1_data_t_y[1] & M1_acc_c[7]);


--A1L852 is rtl~4852 at LC_X8_Y4_N2
--operation mode is normal

A1L852 = L1_data_t_y[0] & A1L99 # !L1_data_t_y[0] & A1L752;


--M1L802 is cpu:inst|cpu_du:I3|Mux_166_rtl_1~0 at LC_X8_Y4_N6
--operation mode is normal

M1L802 = L1_data_c_y[1] & (M1_acc_c[7] # L1_data_c_y[0]) # !L1_data_c_y[1] & A1L852 & !L1_data_c_y[0];


--A1L78 is rtl~586 at LC_X8_Y5_N3
--operation mode is normal

M1_acc_i[7]_qfbk = M1_acc_i[7];
A1L78 = L1_data_t_y[0] & M1_acc_c[7] # !L1_data_t_y[0] & (M1L981 & M1_acc_i[7]_qfbk # !M1L981 & M1_acc_c[7]);

--M1_acc_i[7] is cpu:inst|cpu_du:I3|acc_i[7] at LC_X8_Y5_N3
--operation mode is normal

M1_acc_i[7]_sload_eqn = (VCC & M1L9) # (GND & A1L78);
M1_acc_i[7] = DFFEA(M1_acc_i[7]_sload_eqn, GLOBAL(UCLK), VCC, L1L35, , );


--M1L902 is cpu:inst|cpu_du:I3|Mux_166_rtl_1~1 at LC_X8_Y5_N7
--operation mode is normal

M1L902 = M1L802 & (A1L78 # !L1_data_c_y[0]) # !M1L802 & L1_data_c_y[0] & A1L89;


--M1L9 is cpu:inst|cpu_du:I3|acc[7]~120 at LC_X8_Y5_N8
--operation mode is normal

M1_acc_c[7]_qfbk = M1_acc_c[7];
M1L9 = M1L5 & (M1_acc_c[7]_qfbk # M1L281 & M1L902) # !M1L5 & M1L281 & M1L902;

--M1_acc_c[7] is cpu:inst|cpu_du:I3|acc_c[7] at LC_X8_Y5_N8
--operation mode is normal

M1_acc_c[7] = DFFEA(M1L9, GLOBAL(UCLK), VCC, , , );


--N1_iinc_c[1] is cpu:inst|cpu_oa:I4|iinc_c[1] at LC_X7_Y10_N4
--operation mode is normal

N1_iinc_c[1]_lut_out = N1_nreset_c & (L1L74Q & N1_iinc_i[1] # !L1L74Q & N1L461);
N1_iinc_c[1] = DFFEA(N1_iinc_c[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L812 is cpu:inst|cpu_oa:I4|i~425 at LC_X8_Y11_N8
--operation mode is normal

N1L812 = N1_iinc_c[1] & !M1L181 & L1L05 & L1L78;


--N1L912 is cpu:inst|cpu_oa:I4|i~431 at LC_X8_Y9_N6
--operation mode is normal

N1L912 = N1_ireg_c[1] & L1L05 & L1L78 & !M1L181;


--N1L201 is cpu:inst|cpu_oa:I4|data_ix[1]~1233 at LC_X8_Y9_N8
--operation mode is normal

N1L201 = N1L001 & (N1L812 # !N1L532 & N1L912) # !N1L001 & !N1L532 & N1L912;


--N1L301 is cpu:inst|cpu_oa:I4|data_ix[1]~1240 at LC_X9_Y9_N9
--operation mode is normal

N1L301 = N1_reduce_nor_126 & N1L201 & N1L502;


--J1L16 is inout4reg:inst10|reg_data_out_x[1]~129 at LC_X10_Y10_N8
--operation mode is normal

J1L16 = A1L85 & N1L88 & J1L44;


--J1L26 is inout4reg:inst10|reg_data_out_x[1]~278 at LC_X10_Y10_N6
--operation mode is normal

J1_reg_data_out_c[1]_qfbk = J1_reg_data_out_c[1];
J1L26 = !J1L83 & (J1L73 & A1L57 # !J1L73 & J1_reg_data_out_c[1]_qfbk);

--J1_reg_data_out_c[1] is inout4reg:inst10|reg_data_out_c[1] at LC_X10_Y10_N6
--operation mode is normal

J1_reg_data_out_c[1]_sload_eqn = (VCC & J1L46) # (GND & J1L26);
J1_reg_data_out_c[1] = DFFEA(J1_reg_data_out_c[1]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--J1L36 is inout4reg:inst10|reg_data_out_x[1]~282 at LC_X10_Y10_N1
--operation mode is normal

J1L36 = J1L93 & A1L14 # !J1L93 & (J1L16 # J1L26);


--J1L46 is inout4reg:inst10|reg_data_out_x[1]~287 at LC_X10_Y10_N2
--operation mode is normal

J1L46 = J1L44 & (N1L88 & J1L36 # !N1L88 & A1L42) # !J1L44 & J1L36;


--F1L52 is ctrl8cpu:inst5|Mux_32~0 at LC_X12_Y8_N4
--operation mode is normal

F1L52 = F1_mux_c[0] & (F1_mux_c[1] # E1_int_pending_c[1]) # !F1_mux_c[0] & P2_q_a[1] & !F1_mux_c[1];


--D1_tmr_high[1] is timer:inst2|tmr_high[1] at LC_X17_Y5_N5
--operation mode is normal

D1_tmr_high[1]_lut_out = !F1_ctrl_data_c[5] & nRESET & (D1L28 # D1L76);
D1_tmr_high[1] = DFFEA(D1_tmr_high[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1L62 is ctrl8cpu:inst5|Mux_32~1 at LC_X10_Y10_N3
--operation mode is normal

F1L62 = F1L52 & (D1_tmr_high[1] # !F1_mux_c[1]) # !F1L52 & F1_mux_c[1] & J1L46;


--N1L101 is cpu:inst|cpu_oa:I4|data_ix[1]~519 at LC_X9_Y9_N5
--operation mode is normal

N1L101 = N1_nreset_c & (N1L301 # N1L79 & F1L62);


--M1L151 is cpu:inst|cpu_du:I3|data_x[1]~132 at LC_X9_Y9_N6
--operation mode is normal

N1_data_ix_c[1]_qfbk = N1_data_ix_c[1];
M1L151 = N1_int_re_c & N1_data_ix_c[1]_qfbk # !N1_int_re_c & N1L101;

--N1_data_ix_c[1] is cpu:inst|cpu_oa:I4|data_ix_c[1] at LC_X9_Y9_N6
--operation mode is normal

N1_data_ix_c[1]_sload_eqn = (VCC & N1L101) # (GND & M1L151);
N1_data_ix_c[1] = DFFEA(N1_data_ix_c[1]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L661 is cpu:inst|cpu_du:I3|i~27 at LC_X9_Y8_N8
--operation mode is normal

M1L661 = M1_acc_c[1] & (L1_istr_op_c & L1_daddr_d_x[1] # !L1_istr_op_c & M1L151);


--M1L202 is cpu:inst|cpu_du:I3|Mux_135_rtl_0~0 at LC_X9_Y8_N3
--operation mode is normal

M1L202 = L1_data_t_y[1] & (L1_data_t_y[0] # M1L89) # !L1_data_t_y[1] & !L1_data_t_y[0] & M1L93;


--M1L471 is cpu:inst|cpu_du:I3|i~44 at LC_X9_Y8_N9
--operation mode is normal

M1L471 = M1_acc_c[1] # L1_istr_op_c & L1_daddr_d_x[1] # !L1_istr_op_c & M1L151;


--M1L302 is cpu:inst|cpu_du:I3|Mux_135_rtl_0~1 at LC_X9_Y8_N4
--operation mode is normal

M1L302 = M1L202 & (M1L471 # !L1_data_t_y[0]) # !M1L202 & L1_data_t_y[0] & M1L661;


--M1L251 is cpu:inst|cpu_du:I3|data_x[1]~137 at LC_X9_Y9_N7
--operation mode is normal

M1L251 = L1_istr_op_c & L1_daddr_d_x[1] # !L1_istr_op_c & M1L151;


--A1L391 is rtl~4230 at LC_X9_Y8_N7
--operation mode is normal

A1L391 = L1_data_t_y[1] & (M1L251 $ (L1_data_t_y[0] & M1_acc_c[1])) # !L1_data_t_y[1] & M1_acc_c[1];


--A1L79 is rtl~3244 at LC_X9_Y8_N5
--operation mode is normal

A1L79 = L1_data_t_y[2] & M1L302 # !L1_data_t_y[2] & A1L391;


--A1L652 is rtl~4842 at LC_X7_Y4_N6
--operation mode is normal

A1L652 = L1_data_t_y[2] & (L1_data_t_y[1] $ M1_acc_c[1]) # !L1_data_t_y[2] & M1_acc_c[0];


--M1L881 is cpu:inst|cpu_du:I3|Mux_82_rtl_1~2 at LC_X7_Y4_N8
--operation mode is normal

M1L881 = L1_data_t_y[1] & !L1_data_t_y[2] & M1_acc_c[2];


--A1L491 is rtl~4241 at LC_X7_Y4_N7
--operation mode is normal

A1L491 = L1_data_t_y[0] & A1L652 # !L1_data_t_y[0] & (M1L881 # !A1L562);


--M1L022 is cpu:inst|cpu_du:I3|Mux_172_rtl_1~0 at LC_X9_Y8_N6
--operation mode is normal

M1L022 = L1_data_c_y[0] & (L1_data_c_y[1] # A1L79) # !L1_data_c_y[0] & !L1_data_c_y[1] & A1L491;


--A1L68 is rtl~574 at LC_X9_Y8_N2
--operation mode is normal

A1L68 = L1_data_t_y[0] & M1_acc_c[1] # !L1_data_t_y[0] & (M1L981 & M1_acc_i[1] # !M1L981 & M1_acc_c[1]);


--M1L122 is cpu:inst|cpu_du:I3|Mux_172_rtl_1~1 at LC_X9_Y8_N0
--operation mode is normal

M1L122 = M1L022 & (A1L68 # !L1_data_c_y[1]) # !M1L022 & L1_data_c_y[1] & M1_acc_c[1];


--M1L2 is cpu:inst|cpu_du:I3|acc[1]~110 at LC_X9_Y8_N1
--operation mode is normal

M1L2 = M1L5 & (M1_acc_c[1] # M1L281 & M1L122) # !M1L5 & M1L281 & M1L122;

--M1_acc_i[1] is cpu:inst|cpu_du:I3|acc_i[1] at LC_X9_Y8_N1
--operation mode is normal

M1_acc_i[1] = DFFEA(M1L2, GLOBAL(UCLK), VCC, L1L35, , );


--N1_iinc_c[5] is cpu:inst|cpu_oa:I4|iinc_c[5] at LC_X7_Y10_N7
--operation mode is normal

N1_iinc_c[5]_lut_out = N1_nreset_c & (L1L74Q & N1_iinc_i[5] # !L1L74Q & N1L671);
N1_iinc_c[5] = DFFEA(N1_iinc_c[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L612 is cpu:inst|cpu_oa:I4|i~404 at LC_X5_Y5_N3
--operation mode is normal

N1L612 = L1L05 & !M1L181 & N1_iinc_c[5] & L1L78;


--N1_ireg_c[5] is cpu:inst|cpu_oa:I4|ireg_c[5] at LC_X5_Y9_N6
--operation mode is normal

N1_ireg_c[5]_lut_out = N1_nreset_c & (L1L74Q & N1_ireg_i[5] # !L1L74Q & N1L82);
N1_ireg_c[5] = DFFEA(N1_ireg_c[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L712 is cpu:inst|cpu_oa:I4|i~410 at LC_X5_Y9_N9
--operation mode is normal

N1L712 = N1_ireg_c[5] & L1L05 & !M1L181 & L1L78;


--N1L411 is cpu:inst|cpu_oa:I4|data_ix[5]~1128 at LC_X5_Y5_N4
--operation mode is normal

N1L411 = N1L001 & (N1L612 # N1L712 & !N1L532) # !N1L001 & N1L712 & !N1L532;


--N1L511 is cpu:inst|cpu_oa:I4|data_ix[5]~1135 at LC_X5_Y5_N5
--operation mode is normal

N1L511 = N1_reduce_nor_126 & N1L502 & N1L411;


--J1L77 is inout4reg:inst10|reg_data_out_x[5]~117 at LC_X12_Y5_N4
--operation mode is normal

J1L77 = A1L45 & N1L88 & J1L44;


--J1L87 is inout4reg:inst10|reg_data_out_x[5]~258 at LC_X12_Y5_N9
--operation mode is normal

J1_reg_data_out_c[5]_qfbk = J1_reg_data_out_c[5];
J1L87 = !J1L83 & (J1L73 & A1L17 # !J1L73 & J1_reg_data_out_c[5]_qfbk);

--J1_reg_data_out_c[5] is inout4reg:inst10|reg_data_out_c[5] at LC_X12_Y5_N9
--operation mode is normal

J1_reg_data_out_c[5]_sload_eqn = (VCC & J1L08) # (GND & J1L87);
J1_reg_data_out_c[5] = DFFEA(J1_reg_data_out_c[5]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--J1L97 is inout4reg:inst10|reg_data_out_x[5]~262 at LC_X12_Y5_N2
--operation mode is normal

J1L97 = J1L93 & A1L73 # !J1L93 & (J1L77 # J1L87);


--J1L08 is inout4reg:inst10|reg_data_out_x[5]~267 at LC_X12_Y5_N3
--operation mode is normal

J1L08 = J1L44 & (N1L88 & J1L97 # !N1L88 & A1L02) # !J1L44 & J1L97;


--F1L71 is ctrl8cpu:inst5|Mux_28~0 at LC_X12_Y5_N0
--operation mode is normal

F1L71 = F1_mux_c[1] & (F1_mux_c[0] # J1L08) # !F1_mux_c[1] & !F1_mux_c[0] & P2_q_a[5];


--D1_tmr_high[5] is timer:inst2|tmr_high[5] at LC_X15_Y4_N0
--operation mode is normal

D1_tmr_high[5]_lut_out = !F1_ctrl_data_c[5] & nRESET & (D1L08 # D1L66);
D1_tmr_high[5] = DFFEA(D1_tmr_high[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1L81 is ctrl8cpu:inst5|Mux_28~1 at LC_X12_Y5_N1
--operation mode is normal

F1L81 = F1L71 & (D1_tmr_high[5] # !F1_mux_c[0]) # !F1L71 & E1_int_pending_c[5] & F1_mux_c[0];


--N1L311 is cpu:inst|cpu_oa:I4|data_ix[5]~503 at LC_X12_Y5_N6
--operation mode is normal

N1L311 = N1_nreset_c & (N1L511 # N1L79 & F1L81);


--M1L951 is cpu:inst|cpu_du:I3|data_x[5]~122 at LC_X12_Y5_N7
--operation mode is normal

N1_data_ix_c[5]_qfbk = N1_data_ix_c[5];
M1L951 = N1_int_re_c & N1_data_ix_c[5]_qfbk # !N1_int_re_c & N1L311;

--N1_data_ix_c[5] is cpu:inst|cpu_oa:I4|data_ix_c[5] at LC_X12_Y5_N7
--operation mode is normal

N1_data_ix_c[5]_sload_eqn = (VCC & N1L311) # (GND & M1L951);
N1_data_ix_c[5] = DFFEA(N1_data_ix_c[5]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L071 is cpu:inst|cpu_du:I3|i~31 at LC_X9_Y3_N8
--operation mode is normal

M1L071 = M1_acc_c[5] & (L1_istr_op_c & L1_daddr_d_x[5] # !L1_istr_op_c & M1L951);


--M1L491 is cpu:inst|cpu_du:I3|Mux_131_rtl_0~0 at LC_X9_Y3_N3
--operation mode is normal

M1L491 = L1_data_t_y[1] & (L1_data_t_y[0] # M1L421) # !L1_data_t_y[1] & !L1_data_t_y[0] & M1L56;


--M1L871 is cpu:inst|cpu_du:I3|i~48 at LC_X9_Y3_N2
--operation mode is normal

M1L871 = M1_acc_c[5] # L1_istr_op_c & L1_daddr_d_x[5] # !L1_istr_op_c & M1L951;


--M1L591 is cpu:inst|cpu_du:I3|Mux_131_rtl_0~1 at LC_X9_Y3_N4
--operation mode is normal

M1L591 = M1L491 & (M1L871 # !L1_data_t_y[0]) # !M1L491 & L1_data_t_y[0] & M1L071;


--M1L061 is cpu:inst|cpu_du:I3|data_x[5]~127 at LC_X12_Y5_N8
--operation mode is normal

M1L061 = L1_istr_op_c & L1_daddr_d_x[5] # !L1_istr_op_c & M1L951;


--A1L191 is rtl~4210 at LC_X9_Y3_N9
--operation mode is normal

A1L191 = L1_data_t_y[1] & (M1L061 $ (M1_acc_c[5] & L1_data_t_y[0])) # !L1_data_t_y[1] & M1_acc_c[5];


--A1L69 is rtl~3218 at LC_X9_Y3_N5
--operation mode is normal

A1L69 = L1_data_t_y[2] & M1L591 # !L1_data_t_y[2] & A1L191;


--A1L072 is rtl~14129 at LC_X7_Y3_N2
--operation mode is normal

A1L072 = L1_data_t_y[2] & (M1_acc_c[5] $ L1_data_t_y[1]) # !L1_data_t_y[2] & M1_acc_c[4];


--M1L581 is cpu:inst|cpu_du:I3|Mux_76_rtl_0~2 at LC_X7_Y3_N7
--operation mode is normal

M1L581 = !L1_data_t_y[2] & M1_acc_c[6] & L1_data_t_y[1];


--A1L462 is rtl~14069 at LC_X7_Y3_N4
--operation mode is normal

A1L462 = L1_data_t_y[1] # L1_data_t_y[2] & !M1_acc_c[6] # !L1_data_t_y[2] & !M1_acc_c[5];


--A1L291 is rtl~4221 at LC_X7_Y3_N3
--operation mode is normal

A1L291 = L1_data_t_y[0] & A1L072 # !L1_data_t_y[0] & (M1L581 # !A1L462);


--M1L212 is cpu:inst|cpu_du:I3|Mux_168_rtl_1~0 at LC_X9_Y3_N0
--operation mode is normal

M1L212 = L1_data_c_y[1] & (L1_data_c_y[0] # M1_acc_c[5]) # !L1_data_c_y[1] & A1L291 & !L1_data_c_y[0];


--A1L58 is rtl~562 at LC_X9_Y3_N1
--operation mode is normal

M1_acc_i[5]_qfbk = M1_acc_i[5];
A1L58 = L1_data_t_y[0] & M1_acc_c[5] # !L1_data_t_y[0] & (M1L981 & M1_acc_i[5]_qfbk # !M1L981 & M1_acc_c[5]);

--M1_acc_i[5] is cpu:inst|cpu_du:I3|acc_i[5] at LC_X9_Y3_N1
--operation mode is normal

M1_acc_i[5]_sload_eqn = (VCC & M1L7) # (GND & A1L58);
M1_acc_i[5] = DFFEA(M1_acc_i[5]_sload_eqn, GLOBAL(UCLK), VCC, L1L35, , );


--M1L312 is cpu:inst|cpu_du:I3|Mux_168_rtl_1~1 at LC_X9_Y3_N6
--operation mode is normal

M1L312 = M1L212 & (A1L58 # !L1_data_c_y[0]) # !M1L212 & L1_data_c_y[0] & A1L69;


--M1L7 is cpu:inst|cpu_du:I3|acc[5]~100 at LC_X9_Y3_N7
--operation mode is normal

M1_acc_c[5]_qfbk = M1_acc_c[5];
M1L7 = M1L5 & (M1_acc_c[5]_qfbk # M1L281 & M1L312) # !M1L5 & M1L281 & M1L312;

--M1_acc_c[5] is cpu:inst|cpu_du:I3|acc_c[5] at LC_X9_Y3_N7
--operation mode is normal

M1_acc_c[5] = DFFEA(M1L7, GLOBAL(UCLK), VCC, , , );


--N1_iinc_c[6] is cpu:inst|cpu_oa:I4|iinc_c[6] at LC_X7_Y9_N4
--operation mode is normal

N1_iinc_c[6]_lut_out = N1_nreset_c & (L1L74Q & N1_iinc_i[6] # !L1L74Q & N1L971);
N1_iinc_c[6] = DFFEA(N1_iinc_c[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L412 is cpu:inst|cpu_oa:I4|i~383 at LC_X4_Y5_N5
--operation mode is normal

N1L412 = L1L05 & N1_iinc_c[6] & !M1L181 & L1L78;


--N1_ireg_c[6] is cpu:inst|cpu_oa:I4|ireg_c[6] at LC_X5_Y4_N6
--operation mode is normal

N1_ireg_c[6]_lut_out = N1_nreset_c & (L1L74Q & N1_ireg_i[6] # !L1L74Q & N1L42);
N1_ireg_c[6] = DFFEA(N1_ireg_c[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L512 is cpu:inst|cpu_oa:I4|i~389 at LC_X4_Y5_N2
--operation mode is normal

N1L512 = !M1L181 & L1L05 & N1_ireg_c[6] & L1L78;


--N1L711 is cpu:inst|cpu_oa:I4|data_ix[6]~1023 at LC_X4_Y5_N0
--operation mode is normal

N1L711 = N1L001 & (N1L412 # !N1L532 & N1L512) # !N1L001 & !N1L532 & N1L512;


--N1L811 is cpu:inst|cpu_oa:I4|data_ix[6]~1030 at LC_X9_Y9_N1
--operation mode is normal

N1L811 = N1_reduce_nor_126 & N1L711 & N1L502;


--J1L18 is inout4reg:inst10|reg_data_out_x[6]~105 at LC_X12_Y6_N5
--operation mode is normal

J1L18 = N1L88 & A1L35 & J1L44;


--J1L28 is inout4reg:inst10|reg_data_out_x[6]~238 at LC_X11_Y6_N9
--operation mode is normal

J1_reg_data_out_c[6]_qfbk = J1_reg_data_out_c[6];
J1L28 = !J1L83 & (J1L73 & A1L07 # !J1L73 & J1_reg_data_out_c[6]_qfbk);

--J1_reg_data_out_c[6] is inout4reg:inst10|reg_data_out_c[6] at LC_X11_Y6_N9
--operation mode is normal

J1_reg_data_out_c[6]_sload_eqn = (VCC & J1L48) # (GND & J1L28);
J1_reg_data_out_c[6] = DFFEA(J1_reg_data_out_c[6]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--J1L38 is inout4reg:inst10|reg_data_out_x[6]~242 at LC_X12_Y6_N6
--operation mode is normal

J1L38 = J1L93 & A1L63 # !J1L93 & (J1L28 # J1L18);


--J1L48 is inout4reg:inst10|reg_data_out_x[6]~247 at LC_X12_Y6_N0
--operation mode is normal

J1L48 = N1L88 & J1L38 # !N1L88 & (J1L44 & A1L91 # !J1L44 & J1L38);


--F1L51 is ctrl8cpu:inst5|Mux_27~0 at LC_X12_Y6_N2
--operation mode is normal

F1L51 = F1_mux_c[0] & (F1_mux_c[1] # E1_int_pending_c[6]) # !F1_mux_c[0] & !F1_mux_c[1] & P2_q_a[6];


--D1_tmr_high[6] is timer:inst2|tmr_high[6] at LC_X15_Y4_N9
--operation mode is normal

D1_tmr_high[6]_lut_out = !F1_ctrl_data_c[5] & nRESET & (D1L87 # D1L56);
D1_tmr_high[6] = DFFEA(D1_tmr_high[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1L61 is ctrl8cpu:inst5|Mux_27~1 at LC_X12_Y6_N1
--operation mode is normal

F1L61 = F1L51 & (D1_tmr_high[6] # !F1_mux_c[1]) # !F1L51 & F1_mux_c[1] & J1L48;


--N1L611 is cpu:inst|cpu_oa:I4|data_ix[6]~487 at LC_X9_Y4_N7
--operation mode is normal

N1L611 = N1_nreset_c & (N1L811 # N1L79 & F1L61);


--M1L161 is cpu:inst|cpu_du:I3|data_x[6]~112 at LC_X9_Y4_N8
--operation mode is normal

N1_data_ix_c[6]_qfbk = N1_data_ix_c[6];
M1L161 = N1_int_re_c & N1_data_ix_c[6]_qfbk # !N1_int_re_c & N1L611;

--N1_data_ix_c[6] is cpu:inst|cpu_oa:I4|data_ix_c[6] at LC_X9_Y4_N8
--operation mode is normal

N1_data_ix_c[6]_sload_eqn = (VCC & N1L611) # (GND & M1L161);
N1_data_ix_c[6] = DFFEA(N1_data_ix_c[6]_sload_eqn, GLOBAL(UCLK), VCC, , , );


--M1L171 is cpu:inst|cpu_du:I3|i~32 at LC_X8_Y4_N5
--operation mode is normal

M1L171 = M1_acc_c[6] & (L1_istr_op_c & L1_daddr_d_x[6] # !L1_istr_op_c & M1L161);


--M1L291 is cpu:inst|cpu_du:I3|Mux_130_rtl_0~0 at LC_X9_Y4_N4
--operation mode is normal

M1L291 = L1_data_t_y[1] & (L1_data_t_y[0] # M1L231) # !L1_data_t_y[1] & !L1_data_t_y[0] & M1L37;


--M1L971 is cpu:inst|cpu_du:I3|i~49 at LC_X9_Y4_N3
--operation mode is normal

M1L971 = M1_acc_c[6] # L1_istr_op_c & L1_daddr_d_x[6] # !L1_istr_op_c & M1L161;


--M1L391 is cpu:inst|cpu_du:I3|Mux_130_rtl_0~1 at LC_X9_Y4_N5
--operation mode is normal

M1L391 = M1L291 & (M1L971 # !L1_data_t_y[0]) # !M1L291 & L1_data_t_y[0] & M1L171;


--M1L261 is cpu:inst|cpu_du:I3|data_x[6]~117 at LC_X8_Y4_N1
--operation mode is normal

M1L261 = L1_daddr_d_x[6] & (L1_istr_op_c # M1L161) # !L1_daddr_d_x[6] & !L1_istr_op_c & M1L161;


--A1L881 is rtl~4188 at LC_X8_Y4_N0
--operation mode is normal

A1L881 = M1_acc_c[6] & (L1_data_t_y[0] $ M1L261 # !L1_data_t_y[1]) # !M1_acc_c[6] & L1_data_t_y[1] & M1L261;


--A1L59 is rtl~3192 at LC_X9_Y4_N6
--operation mode is normal

A1L59 = L1_data_t_y[2] & M1L391 # !L1_data_t_y[2] & A1L881;


--A1L962 is rtl~14121 at LC_X8_Y4_N7
--operation mode is normal

A1L962 = L1_data_t_y[2] & (M1_acc_c[6] $ L1_data_t_y[1]) # !L1_data_t_y[2] & M1_acc_c[5];


--A1L981 is rtl~4193 at LC_X8_Y4_N9
--operation mode is normal

A1L981 = L1_data_t_y[1] & M1_acc_c[7] & !L1_data_t_y[2] # !L1_data_t_y[1] & (L1_data_t_y[2] & M1_acc_c[7] # !L1_data_t_y[2] & M1_acc_c[6]);


--A1L091 is rtl~4199 at LC_X8_Y4_N8
--operation mode is normal

A1L091 = L1_data_t_y[0] & A1L962 # !L1_data_t_y[0] & A1L981;


--M1L012 is cpu:inst|cpu_du:I3|Mux_167_rtl_1~0 at LC_X9_Y4_N0
--operation mode is normal

M1L012 = L1_data_c_y[0] & (L1_data_c_y[1] # A1L59) # !L1_data_c_y[0] & !L1_data_c_y[1] & A1L091;


--A1L48 is rtl~550 at LC_X9_Y4_N9
--operation mode is normal

M1_acc_i[6]_qfbk = M1_acc_i[6];
A1L48 = L1_data_t_y[0] & M1_acc_c[6] # !L1_data_t_y[0] & (M1L981 & M1_acc_i[6]_qfbk # !M1L981 & M1_acc_c[6]);

--M1_acc_i[6] is cpu:inst|cpu_du:I3|acc_i[6] at LC_X9_Y4_N9
--operation mode is normal

M1_acc_i[6]_sload_eqn = (VCC & M1L8) # (GND & A1L48);
M1_acc_i[6] = DFFEA(M1_acc_i[6]_sload_eqn, GLOBAL(UCLK), VCC, L1L35, , );


--M1L112 is cpu:inst|cpu_du:I3|Mux_167_rtl_1~1 at LC_X9_Y4_N1
--operation mode is normal

M1L112 = M1L012 & (A1L48 # !L1_data_c_y[1]) # !M1L012 & M1_acc_c[6] & L1_data_c_y[1];


--M1L8 is cpu:inst|cpu_du:I3|acc[6]~90 at LC_X9_Y4_N2
--operation mode is normal

M1_acc_c[6]_qfbk = M1_acc_c[6];
M1L8 = M1L281 & (M1L112 # M1L5 & M1_acc_c[6]_qfbk) # !M1L281 & M1L5 & M1_acc_c[6]_qfbk;

--M1_acc_c[6] is cpu:inst|cpu_du:I3|acc_c[6] at LC_X9_Y4_N2
--operation mode is normal

M1_acc_c[6] = DFFEA(M1L8, GLOBAL(UCLK), VCC, , , );


--A1L172 is rtl~14174 at LC_X8_Y7_N6
--operation mode is normal

A1L172 = L1_data_t_y[2] & !L1_data_t_y[0];


--A1L101 is rtl~3294 at LC_X8_Y7_N0
--operation mode is normal

A1L101 = A1L172 & (L1_data_t_y[1] & !M1L841 # !L1_data_t_y[1] & M1L98);


--A1L001 is rtl~3293 at LC_X8_Y7_N1
--operation mode is normal

A1L001 = A1L101 # !L1_data_t_y[1] & M1_acc_c[8] & !L1_data_t_y[2];


--A1L272 is rtl~14184 at LC_X8_Y6_N7
--operation mode is normal

A1L272 = !L1_data_t_y[1] & M1_acc_c[8];


--A1L062 is rtl~9833 at LC_X8_Y6_N0
--operation mode is normal

A1L062 = L1_data_t_y[0] & M1_acc_c[7] # !L1_data_t_y[0] & L1_data_t_y[1] & M1_acc_c[0];


--A1L952 is rtl~6828 at LC_X8_Y6_N3
--operation mode is normal

A1L952 = L1_data_t_y[2] & L1_data_t_y[0] & A1L272 # !L1_data_t_y[2] & (A1L062 # !L1_data_t_y[0] & A1L272);


--M1L602 is cpu:inst|cpu_du:I3|Mux_165_rtl_1~0 at LC_X8_Y7_N4
--operation mode is normal

M1L602 = L1_data_c_y[1] & (M1_acc_c[8] # L1_data_c_y[0]) # !L1_data_c_y[1] & A1L952 & !L1_data_c_y[0];


--A1L88 is rtl~604 at LC_X8_Y7_N5
--operation mode is normal

M1_acc_i[8]_qfbk = M1_acc_i[8];
A1L88 = L1_data_t_y[0] & M1_acc_c[8] # !L1_data_t_y[0] & (M1L981 & M1_acc_i[8]_qfbk # !M1L981 & M1_acc_c[8]);

--M1_acc_i[8] is cpu:inst|cpu_du:I3|acc_i[8] at LC_X8_Y7_N5
--operation mode is normal

M1_acc_i[8]_sload_eqn = (VCC & M1L01) # (GND & A1L88);
M1_acc_i[8] = DFFEA(M1_acc_i[8]_sload_eqn, GLOBAL(UCLK), VCC, L1L35, , );


--M1L702 is cpu:inst|cpu_du:I3|Mux_165_rtl_1~1 at LC_X8_Y7_N2
--operation mode is normal

M1L702 = M1L602 & (A1L88 # !L1_data_c_y[0]) # !M1L602 & L1_data_c_y[0] & A1L001;


--M1L01 is cpu:inst|cpu_du:I3|acc[8]~130 at LC_X8_Y7_N3
--operation mode is normal

M1_acc_c[8]_qfbk = M1_acc_c[8];
M1L01 = M1L281 & (M1L702 # M1L5 & M1_acc_c[8]_qfbk) # !M1L281 & M1L5 & M1_acc_c[8]_qfbk;

--M1_acc_c[8] is cpu:inst|cpu_du:I3|acc_c[8] at LC_X8_Y7_N3
--operation mode is normal

M1_acc_c[8] = DFFEA(M1L01, GLOBAL(UCLK), VCC, , , );


--N1_ireg_i[4] is cpu:inst|cpu_oa:I4|ireg_i[4] at LC_X6_Y4_N4
--operation mode is normal

N1_ireg_i[4]_lut_out = N1_nreset_c & (N1L71 # N1L51 & N1L502);
N1_ireg_i[4] = DFFEA(N1_ireg_i[4]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L41 is cpu:inst|cpu_oa:I4|add_127_rtl_2~891 at LC_X6_Y9_N8
--operation mode is normal

N1L41 = L1L88 & N1_ireg_c[4] # !L1L88 & L1L49 & M1_acc_c[4];


--N1L51 is cpu:inst|cpu_oa:I4|add_127_rtl_2~906 at LC_X6_Y9_N9
--operation mode is normal

N1L51 = N1_reduce_nor_126 & !N1L532 & N1L41 # !N1_reduce_nor_126 & N1L46;


--N1L2 is cpu:inst|cpu_oa:I4|add_127_rtl_2~528 at LC_X8_Y8_N6
--operation mode is normal

N1L2 = L1L31 # L1L41 # L1L21 & !N1L402;


--N1L61 is cpu:inst|cpu_oa:I4|add_127_rtl_2~911 at LC_X6_Y4_N6
--operation mode is normal

N1L61 = N1_ireg_c[4] & (N1L2 # N1L51 # !N1L502) # !N1_ireg_c[4] & N1L502 & N1L51;


--N1_ireg_i[2] is cpu:inst|cpu_oa:I4|ireg_i[2] at LC_X5_Y10_N4
--operation mode is normal

N1_ireg_i[2]_lut_out = N1_nreset_c & (N1L31 # N1L502 & N1L11);
N1_ireg_i[2] = DFFEA(N1_ireg_i[2]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L01 is cpu:inst|cpu_oa:I4|add_127_rtl_2~766 at LC_X6_Y10_N0
--operation mode is normal

N1L01 = L1L88 & N1_ireg_c[2] # !L1L88 & M1_acc_c[2] & L1L49;


--N1L11 is cpu:inst|cpu_oa:I4|add_127_rtl_2~781 at LC_X5_Y10_N6
--operation mode is normal

N1L11 = N1_reduce_nor_126 & N1L01 & !N1L532 # !N1_reduce_nor_126 & N1L05;


--N1L21 is cpu:inst|cpu_oa:I4|add_127_rtl_2~786 at LC_X5_Y10_N0
--operation mode is normal

N1L21 = N1_ireg_c[2] & (N1L2 # N1L11 # !N1L502) # !N1_ireg_c[2] & N1L502 & N1L11;


--N1_ireg_i[3] is cpu:inst|cpu_oa:I4|ireg_i[3] at LC_X5_Y10_N3
--operation mode is normal

N1_ireg_i[3]_lut_out = N1_nreset_c & (N1L9 # N1L502 & N1L7);
N1_ireg_i[3] = DFFEA(N1_ireg_i[3]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L6 is cpu:inst|cpu_oa:I4|add_127_rtl_2~641 at LC_X5_Y10_N5
--operation mode is normal

N1L6 = L1L88 & N1_ireg_c[3] # !L1L88 & L1L49 & M1_acc_c[3];


--N1L7 is cpu:inst|cpu_oa:I4|add_127_rtl_2~656 at LC_X5_Y10_N7
--operation mode is normal

N1L7 = N1_reduce_nor_126 & !N1L532 & N1L6 # !N1_reduce_nor_126 & N1L85;


--N1L8 is cpu:inst|cpu_oa:I4|add_127_rtl_2~661 at LC_X5_Y10_N8
--operation mode is normal

N1L8 = N1_ireg_c[3] & (N1L2 # N1L7 # !N1L502) # !N1_ireg_c[3] & N1L502 & N1L7;


--N1_ireg_i[0] is cpu:inst|cpu_oa:I4|ireg_i[0] at LC_X6_Y4_N8
--operation mode is normal

N1_ireg_i[0]_lut_out = N1_nreset_c & (N1L5 # N1L3 & N1L502);
N1_ireg_i[0] = DFFEA(N1_ireg_i[0]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L1 is cpu:inst|cpu_oa:I4|add_127_rtl_2~516 at LC_X6_Y4_N5
--operation mode is normal

N1L1 = L1L88 & N1_ireg_c[0] # !L1L88 & L1L49 & M1_acc_c[0];


--N1L3 is cpu:inst|cpu_oa:I4|add_127_rtl_2~531 at LC_X6_Y4_N0
--operation mode is normal

N1L3 = N1_reduce_nor_126 & !N1L532 & N1L1 # !N1_reduce_nor_126 & N1L43;


--N1L4 is cpu:inst|cpu_oa:I4|add_127_rtl_2~536 at LC_X6_Y4_N1
--operation mode is normal

N1L4 = N1_ireg_c[0] & (N1L2 # N1L3 # !N1L502) # !N1_ireg_c[0] & N1L502 & N1L3;


--C1L323 is tx_uart:inst1|i~1820 at LC_X19_Y3_N4
--operation mode is normal

C1L323 = C1_tx_bit_count[19] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L223 is tx_uart:inst1|i~1813 at LC_X22_Y3_N8
--operation mode is normal

C1L223 = C1_tx_bit_count[18] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L523 is tx_uart:inst1|i~1834 at LC_X21_Y3_N2
--operation mode is normal

C1L523 = C1_tx_bit_count[21] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L423 is tx_uart:inst1|i~1827 at LC_X19_Y3_N7
--operation mode is normal

C1L423 = C1_tx_bit_count[20] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L723 is tx_uart:inst1|i~1848 at LC_X21_Y3_N4
--operation mode is normal

C1L723 = C1_tx_bit_count[23] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L623 is tx_uart:inst1|i~1841 at LC_X21_Y3_N9
--operation mode is normal

C1L623 = C1_tx_bit_count[22] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L923 is tx_uart:inst1|i~1862 at LC_X19_Y4_N1
--operation mode is normal

C1L923 = C1_tx_bit_count[25] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L823 is tx_uart:inst1|i~1855 at LC_X19_Y4_N4
--operation mode is normal

C1L823 = C1_tx_bit_count[24] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L133 is tx_uart:inst1|i~1876 at LC_X20_Y2_N9
--operation mode is normal

C1L133 = C1_tx_bit_count[27] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L033 is tx_uart:inst1|i~1869 at LC_X20_Y2_N8
--operation mode is normal

C1L033 = C1_tx_bit_count[26] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L333 is tx_uart:inst1|i~1890 at LC_X19_Y2_N4
--operation mode is normal

C1L333 = C1_tx_bit_count[29] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L233 is tx_uart:inst1|i~1883 at LC_X19_Y2_N7
--operation mode is normal

C1L233 = C1_tx_bit_count[28] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L433 is tx_uart:inst1|i~1897 at LC_X21_Y4_N9
--operation mode is normal

C1L433 = C1_tx_bit_count[30] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--C1L663 is tx_uart:inst1|i~8407 at LC_X16_Y7_N2
--operation mode is normal

C1L663 = !C1_tx_uart_empty & !N1L68 & !C1_tx_uart_busy0 & C1L583;


--C1_tx_uart_buf0[1] is tx_uart:inst1|tx_uart_buf0[1] at LC_X20_Y7_N2
--operation mode is normal

C1_tx_uart_buf0[1]_lut_out = nRESET & (C1L663 & N1_data_ox[1] # !C1L663 & C1_tx_uart_buf0[1]);
C1_tx_uart_buf0[1] = DFFEA(C1_tx_uart_buf0[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L733 is tx_uart:inst1|i~1914 at LC_X20_Y7_N4
--operation mode is normal

C1L733 = C1_tx_uart_reg[2] # !C1_tx_uart_busy0 & !C1_tx_uart_busy;


--C1L743 is tx_uart:inst1|i~2169 at LC_X20_Y7_N5
--operation mode is normal

C1L743 = !C1L392 & (C1L492 & C1_tx_uart_buf0[1] # !C1L492 & C1L733);


--C1_tx_uart_reg[3] is tx_uart:inst1|tx_uart_reg[3] at LC_X21_Y7_N7
--operation mode is normal

C1_tx_uart_reg[3]_lut_out = C1L003 # C1_tx_uart_reg[3] & C1L943 # !nRESET;
C1_tx_uart_reg[3] = DFFEA(C1_tx_uart_reg[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L843 is tx_uart:inst1|i~2172 at LC_X20_Y7_N6
--operation mode is normal

C1L843 = C1L763 & (C1_tx_uart_reg[3] # C1L383) # !C1L763 & C1L743;


--C1L992 is tx_uart:inst1|i~1606 at LC_X20_Y7_N7
--operation mode is normal

C1L992 = !C1_reduce_nor_9 & !C1_clk_tx & C1L843;


--J1L24 is inout4reg:inst10|i~477 at LC_X16_Y7_N6
--operation mode is normal

J1L24 = !N1L19 & N1L09;


--J1L64 is inout4reg:inst10|i~482 at LC_X16_Y7_N7
--operation mode is normal

J1L64 = J1L04 & !N1L68 & !N1L98 & J1L24;


--F1_ctrl_data_c[0] is ctrl8cpu:inst5|ctrl_data_c[0] at LC_X17_Y5_N4
--operation mode is normal

F1_ctrl_data_c[0]_lut_out = nRESET & (F1L01 & N1_data_ox[0] # !F1L01 & F1_ctrl_data_c[0]);
F1_ctrl_data_c[0] = DFFEA(F1_ctrl_data_c[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--J1L54 is inout4reg:inst10|i~481 at LC_X16_Y7_N0
--operation mode is normal

J1L54 = J1L04 & N1L68 & !N1L98 & J1L24;


--F1_ctrl_data_c[1] is ctrl8cpu:inst5|ctrl_data_c[1] at LC_X17_Y5_N7
--operation mode is normal

F1_ctrl_data_c[1]_lut_out = nRESET & (F1L01 & N1_data_ox[1] # !F1L01 & F1_ctrl_data_c[1]);
F1_ctrl_data_c[1] = DFFEA(F1_ctrl_data_c[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1_ctrl_data_c[2] is ctrl8cpu:inst5|ctrl_data_c[2] at LC_X15_Y7_N4
--operation mode is normal

F1_ctrl_data_c[2]_lut_out = nRESET & (F1L01 & N1_data_ox[2] # !F1L01 & F1_ctrl_data_c[2]);
F1_ctrl_data_c[2] = DFFEA(F1_ctrl_data_c[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1_ctrl_data_c[3] is ctrl8cpu:inst5|ctrl_data_c[3] at LC_X17_Y5_N6
--operation mode is normal

F1_ctrl_data_c[3]_lut_out = nRESET & (F1L01 & N1_data_ox[3] # !F1L01 & F1_ctrl_data_c[3]);
F1_ctrl_data_c[3] = DFFEA(F1_ctrl_data_c[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--K1L651 is cpu:inst|cpu_iu:I1|Mux_189_rtl_0~0 at LC_X16_Y8_N1
--operation mode is normal

K1L651 = L1L18 & (L1L07 # K1L86) # !L1L18 & K1L1 & !L1L07;


--K1_stack_addrs_c[1][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][0] at LC_X16_Y8_N7
--operation mode is normal

K1_stack_addrs_c[1][0]_lut_out = L1L58 & A1L591 # !L1L58 & (L1L94 & A1L591 # !L1L94 & A1L211);
K1_stack_addrs_c[1][0] = DFFEA(K1_stack_addrs_c[1][0]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L751 is cpu:inst|cpu_iu:I1|Mux_189_rtl_0~1 at LC_X16_Y8_N2
--operation mode is normal

K1L751 = K1L651 & (K1_stack_addrs_c[1][0] # !L1L07) # !K1L651 & K1_pc[0] & L1L07;


--A1L201 is rtl~3312 at LC_X16_Y8_N8
--operation mode is normal

A1L201 = L1L18 & (L1L07 & K1L1 # !L1L07 & K1_stack_addrs_c[0][0]) # !L1L18 & K1_stack_addrs_c[0][0];


--L1L58 is cpu:inst|cpu_cu:I2|pc_mux_x[2]~879 at LC_X12_Y10_N5
--operation mode is normal

L1L58 = !M1L181 & L1L29 & L1L87 & !L1L16;


--K1L451 is cpu:inst|cpu_iu:I1|Mux_188_rtl_0~0 at LC_X16_Y12_N5
--operation mode is normal

K1L451 = L1L07 & (K1_pc[1] # L1L18) # !L1L07 & K1L9 & !L1L18;


--K1_stack_addrs_c[1][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][1] at LC_X16_Y12_N4
--operation mode is normal

K1_stack_addrs_c[1][1]_lut_out = L1L58 & A1L691 # !L1L58 & (L1L94 & A1L691 # !L1L94 & A1L311);
K1_stack_addrs_c[1][1] = DFFEA(K1_stack_addrs_c[1][1]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L551 is cpu:inst|cpu_iu:I1|Mux_188_rtl_0~1 at LC_X16_Y12_N6
--operation mode is normal

K1L551 = K1L451 & (K1_stack_addrs_c[1][1] # !L1L18) # !K1L451 & K1L27 & L1L18;


--A1L301 is rtl~3322 at LC_X16_Y12_N8
--operation mode is normal

A1L301 = L1L18 & (L1L07 & K1L9 # !L1L07 & K1_stack_addrs_c[0][1]) # !L1L18 & K1_stack_addrs_c[0][1];


--K1L251 is cpu:inst|cpu_iu:I1|Mux_187_rtl_0~0 at LC_X18_Y11_N6
--operation mode is normal

K1L251 = L1L18 & (L1L07 # K1L47) # !L1L18 & K1L71 & !L1L07;


--K1_stack_addrs_c[1][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][2] at LC_X18_Y11_N8
--operation mode is normal

K1_stack_addrs_c[1][2]_lut_out = L1L94 & A1L791 # !L1L94 & (L1L58 & A1L791 # !L1L58 & A1L411);
K1_stack_addrs_c[1][2] = DFFEA(K1_stack_addrs_c[1][2]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L351 is cpu:inst|cpu_iu:I1|Mux_187_rtl_0~1 at LC_X18_Y11_N0
--operation mode is normal

K1L351 = K1L251 & (K1_stack_addrs_c[1][2] # !L1L07) # !K1L251 & K1_pc[2] & L1L07;


--A1L401 is rtl~3332 at LC_X18_Y11_N2
--operation mode is normal

A1L401 = L1L07 & (L1L18 & K1L71 # !L1L18 & K1_stack_addrs_c[0][2]) # !L1L07 & K1_stack_addrs_c[0][2];


--K1L051 is cpu:inst|cpu_iu:I1|Mux_186_rtl_0~0 at LC_X15_Y12_N7
--operation mode is normal

K1L051 = L1L07 & (L1L18 # K1_pc[3]) # !L1L07 & K1L52 & !L1L18;


--K1_stack_addrs_c[1][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][3] at LC_X20_Y12_N1
--operation mode is normal

K1_stack_addrs_c[1][3]_lut_out = L1L58 & A1L891 # !L1L58 & (L1L94 & A1L891 # !L1L94 & A1L511);
K1_stack_addrs_c[1][3] = DFFEA(K1_stack_addrs_c[1][3]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L151 is cpu:inst|cpu_iu:I1|Mux_186_rtl_0~1 at LC_X15_Y12_N0
--operation mode is normal

K1L151 = K1L051 & (K1_stack_addrs_c[1][3] # !L1L18) # !K1L051 & L1L18 & K1L67;


--A1L501 is rtl~3342 at LC_X15_Y12_N8
--operation mode is normal

A1L501 = L1L07 & (L1L18 & K1L52 # !L1L18 & K1_stack_addrs_c[0][3]) # !L1L07 & K1_stack_addrs_c[0][3];


--K1L841 is cpu:inst|cpu_iu:I1|Mux_185_rtl_0~0 at LC_X17_Y12_N0
--operation mode is normal

K1L841 = L1L18 & (L1L07 # K1L87) # !L1L18 & !L1L07 & K1L33;


--K1_stack_addrs_c[1][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][4] at LC_X20_Y10_N3
--operation mode is normal

K1_stack_addrs_c[1][4]_lut_out = L1L94 & A1L991 # !L1L94 & (L1L58 & A1L991 # !L1L58 & A1L611);
K1_stack_addrs_c[1][4] = DFFEA(K1_stack_addrs_c[1][4]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L941 is cpu:inst|cpu_iu:I1|Mux_185_rtl_0~1 at LC_X17_Y12_N1
--operation mode is normal

K1L941 = K1L841 & (K1_stack_addrs_c[1][4] # !L1L07) # !K1L841 & L1L07 & K1_pc[4];


--A1L601 is rtl~3352 at LC_X17_Y12_N8
--operation mode is normal

A1L601 = L1L18 & (L1L07 & K1L33 # !L1L07 & K1_stack_addrs_c[0][4]) # !L1L18 & K1_stack_addrs_c[0][4];


--K1L641 is cpu:inst|cpu_iu:I1|Mux_184_rtl_0~0 at LC_X17_Y9_N4
--operation mode is normal

K1L641 = L1L07 & (K1_pc[5] # L1L18) # !L1L07 & K1L53 & !L1L18;


--K1_stack_addrs_c[1][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][5] at LC_X17_Y9_N9
--operation mode is normal

K1_stack_addrs_c[1][5]_lut_out = L1L94 & A1L002 # !L1L94 & (L1L58 & A1L002 # !L1L58 & A1L711);
K1_stack_addrs_c[1][5] = DFFEA(K1_stack_addrs_c[1][5]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L741 is cpu:inst|cpu_iu:I1|Mux_184_rtl_0~1 at LC_X17_Y9_N1
--operation mode is normal

K1L741 = K1L641 & (K1_stack_addrs_c[1][5] # !L1L18) # !K1L641 & L1L18 & K1L08;


--A1L701 is rtl~3362 at LC_X17_Y9_N2
--operation mode is normal

A1L701 = L1L07 & (L1L18 & K1L53 # !L1L18 & K1_stack_addrs_c[0][5]) # !L1L07 & K1_stack_addrs_c[0][5];


--K1L441 is cpu:inst|cpu_iu:I1|Mux_183_rtl_0~0 at LC_X16_Y9_N3
--operation mode is normal

K1L441 = L1L18 & (L1L07 # K1L28) # !L1L18 & !L1L07 & K1L34;


--K1_stack_addrs_c[1][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][6] at LC_X16_Y9_N0
--operation mode is normal

K1_stack_addrs_c[1][6]_lut_out = L1L58 & A1L102 # !L1L58 & (L1L94 & A1L102 # !L1L94 & A1L811);
K1_stack_addrs_c[1][6] = DFFEA(K1_stack_addrs_c[1][6]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L541 is cpu:inst|cpu_iu:I1|Mux_183_rtl_0~1 at LC_X16_Y9_N4
--operation mode is normal

K1L541 = K1L441 & (K1_stack_addrs_c[1][6] # !L1L07) # !K1L441 & K1_pc[6] & L1L07;


--A1L801 is rtl~3372 at LC_X16_Y9_N7
--operation mode is normal

A1L801 = L1L07 & (L1L18 & K1L34 # !L1L18 & K1_stack_addrs_c[0][6]) # !L1L07 & K1_stack_addrs_c[0][6];


--K1L241 is cpu:inst|cpu_iu:I1|Mux_182_rtl_0~0 at LC_X18_Y10_N3
--operation mode is normal

K1L241 = L1L07 & (K1_pc[7] # L1L18) # !L1L07 & K1L15 & !L1L18;


--K1_stack_addrs_c[1][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][7] at LC_X18_Y10_N9
--operation mode is normal

K1_stack_addrs_c[1][7]_lut_out = L1L58 & A1L202 # !L1L58 & (L1L94 & A1L202 # !L1L94 & A1L911);
K1_stack_addrs_c[1][7] = DFFEA(K1_stack_addrs_c[1][7]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L341 is cpu:inst|cpu_iu:I1|Mux_182_rtl_0~1 at LC_X18_Y10_N4
--operation mode is normal

K1L341 = K1L241 & (K1_stack_addrs_c[1][7] # !L1L18) # !K1L241 & L1L18 & K1L48;


--A1L901 is rtl~3382 at LC_X18_Y10_N2
--operation mode is normal

A1L901 = L1L07 & (L1L18 & K1L15 # !L1L18 & K1_stack_addrs_c[0][7]) # !L1L07 & K1_stack_addrs_c[0][7];


--K1L041 is cpu:inst|cpu_iu:I1|Mux_181_rtl_0~0 at LC_X15_Y9_N2
--operation mode is normal

K1L041 = L1L18 & (L1L07 # K1L68) # !L1L18 & K1L95 & !L1L07;


--K1_stack_addrs_c[1][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][8] at LC_X15_Y8_N1
--operation mode is normal

K1_stack_addrs_c[1][8]_lut_out = L1L94 & A1L302 # !L1L94 & (L1L58 & A1L302 # !L1L58 & A1L021);
K1_stack_addrs_c[1][8] = DFFEA(K1_stack_addrs_c[1][8]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L141 is cpu:inst|cpu_iu:I1|Mux_181_rtl_0~1 at LC_X15_Y8_N3
--operation mode is normal

K1L141 = K1L041 & (K1_stack_addrs_c[1][8] # !L1L07) # !K1L041 & K1_pc[8] & L1L07;


--A1L011 is rtl~3392 at LC_X15_Y8_N7
--operation mode is normal

A1L011 = L1L07 & (L1L18 & K1L95 # !L1L18 & K1_stack_addrs_c[0][8]) # !L1L07 & K1_stack_addrs_c[0][8];


--K1L831 is cpu:inst|cpu_iu:I1|Mux_180_rtl_0~0 at LC_X17_Y11_N6
--operation mode is normal

K1L831 = L1L07 & (L1L18 # K1_pc[9]) # !L1L07 & !L1L18 & K1L76;


--K1_stack_addrs_c[1][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[1][9] at LC_X17_Y11_N4
--operation mode is normal

K1_stack_addrs_c[1][9]_lut_out = L1L94 & A1L402 # !L1L94 & (L1L58 & A1L402 # !L1L58 & A1L121);
K1_stack_addrs_c[1][9] = DFFEA(K1_stack_addrs_c[1][9]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--K1L931 is cpu:inst|cpu_iu:I1|Mux_180_rtl_0~1 at LC_X17_Y11_N5
--operation mode is normal

K1L931 = K1L831 & (K1_stack_addrs_c[1][9] # !L1L18) # !K1L831 & L1L18 & K1L88;


--A1L111 is rtl~3402 at LC_X17_Y11_N7
--operation mode is normal

A1L111 = L1L18 & (L1L07 & K1L76 # !L1L07 & K1_stack_addrs_c[0][9]) # !L1L18 & K1_stack_addrs_c[0][9];


--E1_int_masked[2] is interrupt:inst3|int_masked[2] at LC_X23_Y8_N5
--operation mode is normal

E1_int_masked[2]_lut_out = IN_INT[2] & E1_int_mask_c[2] & nRESET;
E1_int_masked[2] = DFFEA(E1_int_masked[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked_c[2] is interrupt:inst3|int_masked_c[2] at LC_X23_Y8_N2
--operation mode is normal

E1_int_masked_c[2]_lut_out = nRESET & E1_int_masked[2];
E1_int_masked_c[2] = DFFEA(E1_int_masked_c[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L05 is interrupt:inst3|i~670 at LC_X23_Y8_N6
--operation mode is normal

E1L05 = !E1_int_masked_c[2] & E1_int_masked[2];


--E1_int_clr_c[2] is interrupt:inst3|int_clr_c[2] at LC_X23_Y6_N1
--operation mode is normal

E1_int_clr_c[2]_lut_out = nRESET & (E1L65 & N1_data_ox[2] # !E1L65 & E1_int_clr_c[2]);
E1_int_clr_c[2] = DFFEA(E1_int_clr_c[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked[3] is interrupt:inst3|int_masked[3] at LC_X11_Y4_N1
--operation mode is normal

E1_int_masked[3]_lut_out = nRESET & E1_int_mask_c[3] & IN_INT[3];
E1_int_masked[3] = DFFEA(E1_int_masked[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked_c[3] is interrupt:inst3|int_masked_c[3] at LC_X11_Y3_N8
--operation mode is normal

E1_int_masked_c[3]_lut_out = E1_int_masked[3] & nRESET;
E1_int_masked_c[3] = DFFEA(E1_int_masked_c[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L94 is interrupt:inst3|i~663 at LC_X11_Y4_N0
--operation mode is normal

E1L94 = !E1_int_masked_c[3] & E1_int_masked[3];


--E1_int_clr_c[3] is interrupt:inst3|int_clr_c[3] at LC_X12_Y4_N9
--operation mode is normal

E1_int_clr_c[3]_lut_out = nRESET & (E1L65 & N1_data_ox[3] # !E1L65 & E1_int_clr_c[3]);
E1_int_clr_c[3] = DFFEA(E1_int_clr_c[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked[4] is interrupt:inst3|int_masked[4] at LC_X22_Y7_N1
--operation mode is normal

E1_int_masked[4]_lut_out = IN_INT[4] & E1_int_mask_c[4] & nRESET;
E1_int_masked[4] = DFFEA(E1_int_masked[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked_c[4] is interrupt:inst3|int_masked_c[4] at LC_X22_Y7_N4
--operation mode is normal

E1_int_masked_c[4]_lut_out = nRESET & E1_int_masked[4];
E1_int_masked_c[4] = DFFEA(E1_int_masked_c[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L84 is interrupt:inst3|i~656 at LC_X22_Y7_N2
--operation mode is normal

E1L84 = !E1_int_masked_c[4] & E1_int_masked[4];


--E1_int_clr_c[4] is interrupt:inst3|int_clr_c[4] at LC_X12_Y4_N3
--operation mode is normal

E1_int_clr_c[4]_lut_out = nRESET & (E1L65 & N1_data_ox[4] # !E1L65 & E1_int_clr_c[4]);
E1_int_clr_c[4] = DFFEA(E1_int_clr_c[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked[0] is interrupt:inst3|int_masked[0] at LC_X23_Y6_N8
--operation mode is normal

E1_int_masked[0]_lut_out = E1_int_mask_c[0] & IN_INT[0] & nRESET;
E1_int_masked[0] = DFFEA(E1_int_masked[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked_c[0] is interrupt:inst3|int_masked_c[0] at LC_X23_Y6_N6
--operation mode is normal

E1_int_masked_c[0]_lut_out = E1_int_masked[0] & nRESET;
E1_int_masked_c[0] = DFFEA(E1_int_masked_c[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L74 is interrupt:inst3|i~649 at LC_X23_Y6_N2
--operation mode is normal

E1L74 = E1_int_masked[0] & !E1_int_masked_c[0];


--E1_int_clr_c[0] is interrupt:inst3|int_clr_c[0] at LC_X23_Y6_N7
--operation mode is normal

E1_int_clr_c[0]_lut_out = nRESET & (E1L65 & N1_data_ox[0] # !E1L65 & E1_int_clr_c[0]);
E1_int_clr_c[0] = DFFEA(E1_int_clr_c[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked[7] is interrupt:inst3|int_masked[7] at LC_X16_Y6_N2
--operation mode is normal

E1_int_masked[7]_lut_out = nRESET & D1L261Q & E1_int_mask_c[7];
E1_int_masked[7] = DFFEA(E1_int_masked[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked_c[7] is interrupt:inst3|int_masked_c[7] at LC_X12_Y7_N5
--operation mode is normal

E1_int_masked_c[7]_lut_out = E1_int_masked[7] & nRESET;
E1_int_masked_c[7] = DFFEA(E1_int_masked_c[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L45 is interrupt:inst3|i~698 at LC_X12_Y7_N8
--operation mode is normal

E1L45 = E1_int_masked[7] & !E1_int_masked_c[7];


--E1_int_clr_c[7] is interrupt:inst3|int_clr_c[7] at LC_X12_Y8_N8
--operation mode is normal

E1_int_clr_c[7]_lut_out = nRESET & (E1L65 & N1_data_ox[7] # !E1L65 & E1_int_clr_c[7]);
E1_int_clr_c[7] = DFFEA(E1_int_clr_c[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked[1] is interrupt:inst3|int_masked[1] at LC_X10_Y12_N5
--operation mode is normal

E1_int_masked[1]_lut_out = IN_INT[1] & E1_int_mask_c[1] & nRESET;
E1_int_masked[1] = DFFEA(E1_int_masked[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked_c[1] is interrupt:inst3|int_masked_c[1] at LC_X11_Y12_N0
--operation mode is normal

E1_int_masked_c[1]_lut_out = E1_int_masked[1] & nRESET;
E1_int_masked_c[1] = DFFEA(E1_int_masked_c[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L35 is interrupt:inst3|i~691 at LC_X11_Y12_N9
--operation mode is normal

E1L35 = E1_int_masked[1] & !E1_int_masked_c[1];


--E1_int_clr_c[1] is interrupt:inst3|int_clr_c[1] at LC_X12_Y8_N5
--operation mode is normal

E1_int_clr_c[1]_lut_out = nRESET & (E1L65 & N1_data_ox[1] # !E1L65 & E1_int_clr_c[1]);
E1_int_clr_c[1] = DFFEA(E1_int_clr_c[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked[5] is interrupt:inst3|int_masked[5] at LC_X23_Y4_N8
--operation mode is normal

E1_int_masked[5]_lut_out = nRESET & IN_INT[5] & E1_int_mask_c[5];
E1_int_masked[5] = DFFEA(E1_int_masked[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked_c[5] is interrupt:inst3|int_masked_c[5] at LC_X23_Y4_N5
--operation mode is normal

E1_int_masked_c[5]_lut_out = E1_int_masked[5] & nRESET;
E1_int_masked_c[5] = DFFEA(E1_int_masked_c[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L25 is interrupt:inst3|i~684 at LC_X23_Y4_N2
--operation mode is normal

E1L25 = E1_int_masked[5] & !E1_int_masked_c[5];


--E1_int_clr_c[5] is interrupt:inst3|int_clr_c[5] at LC_X23_Y4_N7
--operation mode is normal

E1_int_clr_c[5]_lut_out = nRESET & (E1L65 & N1_data_ox[5] # !E1L65 & E1_int_clr_c[5]);
E1_int_clr_c[5] = DFFEA(E1_int_clr_c[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked[6] is interrupt:inst3|int_masked[6] at LC_X12_Y4_N8
--operation mode is normal

E1_int_masked[6]_lut_out = nRESET & !C1_tx_uart_empty & E1_int_mask_c[6];
E1_int_masked[6] = DFFEA(E1_int_masked[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_masked_c[6] is interrupt:inst3|int_masked_c[6] at LC_X12_Y7_N6
--operation mode is normal

E1_int_masked_c[6]_lut_out = nRESET & E1_int_masked[6];
E1_int_masked_c[6] = DFFEA(E1_int_masked_c[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1L15 is interrupt:inst3|i~677 at LC_X12_Y6_N4
--operation mode is normal

E1L15 = E1_int_masked[6] & !E1_int_masked_c[6];


--E1_int_clr_c[6] is interrupt:inst3|int_clr_c[6] at LC_X12_Y6_N7
--operation mode is normal

E1_int_clr_c[6]_lut_out = nRESET & (E1L65 & N1_data_ox[6] # !E1L65 & E1_int_clr_c[6]);
E1_int_clr_c[6] = DFFEA(E1_int_clr_c[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1_iinc_i[2] is cpu:inst|cpu_oa:I4|iinc_i[2] at LC_X6_Y10_N2
--operation mode is normal

N1_iinc_i[2]_lut_out = N1_nreset_c & (N1L861 # N1L851 & N1_iinc_c[2]);
N1_iinc_i[2] = DFFEA(N1_iinc_i[2]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L661 is cpu:inst|cpu_oa:I4|iinc_x[2]~270 at LC_X6_Y10_N4
--operation mode is normal

N1L661 = L1L88 & N1_iinc_c[2] # !L1L88 & M1_acc_c[2] & L1L49;


--N1L222 is cpu:inst|cpu_oa:I4|i~2647 at LC_X10_Y9_N5
--operation mode is normal

N1L222 = L1L25 & !L1_daddr_d_x[6] # !L1L25 & !P1_q_a[13] & !P1_q_a[10];


--N1L422 is cpu:inst|cpu_oa:I4|i~2685 at LC_X10_Y9_N6
--operation mode is normal

N1L422 = !L1L61 & N1L402 & N1L322 & N1L222;


--N1L261 is cpu:inst|cpu_oa:I4|iinc_x[0]~1552 at LC_X6_Y10_N3
--operation mode is normal

N1L261 = N1L001 & N1_reduce_nor_126 & N1L522 & N1L422;


--N1L761 is cpu:inst|cpu_oa:I4|iinc_x[2]~341 at LC_X6_Y10_N5
--operation mode is normal

N1L761 = N1_iinc_c[2] & (N1L661 # !N1L261 # !N1L402) # !N1_iinc_c[2] & N1L661 & N1L261;


--N1_ireg_i[1] is cpu:inst|cpu_oa:I4|ireg_i[1] at LC_X8_Y10_N9
--operation mode is normal

N1_ireg_i[1]_lut_out = N1_nreset_c & (N1L12 # N1L502 & N1L91);
N1_ireg_i[1] = DFFEA(N1_ireg_i[1]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L81 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1016 at LC_X8_Y10_N3
--operation mode is normal

N1L81 = L1L88 & N1_ireg_c[1] # !L1L88 & L1L49 & M1_acc_c[1];


--N1L91 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1031 at LC_X8_Y10_N0
--operation mode is normal

N1L91 = N1_reduce_nor_126 & !N1L532 & N1L81 # !N1_reduce_nor_126 & N1L24;


--N1L02 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1036 at LC_X8_Y10_N1
--operation mode is normal

N1L02 = N1_ireg_c[1] & (N1L2 # N1L91 # !N1L502) # !N1_ireg_c[1] & N1L502 & N1L91;


--F1L21 is ctrl8cpu:inst5|i~977 at LC_X15_Y9_N6
--operation mode is normal

F1L21 = N1_nreset_c & L1L02 # !nRESET;


--F1L9 is ctrl8cpu:inst5|i~63 at LC_X11_Y8_N4
--operation mode is normal

F1L9 = !N1L332 & !F1L21 & (!N1L032 # !N1L232);


--N1L29 is cpu:inst|cpu_oa:I4|daddr_x[5]~173 at LC_X11_Y8_N2
--operation mode is normal

N1L29 = N1_nreset_c & (L1L71 # N1L78 & N1_ireg_c[5]);


--N1L39 is cpu:inst|cpu_oa:I4|daddr_x[6]~180 at LC_X11_Y8_N0
--operation mode is normal

N1L39 = N1_nreset_c & (L1L81 # N1_ireg_c[6] & N1L78);


--N1L49 is cpu:inst|cpu_oa:I4|daddr_x[7]~187 at LC_X11_Y7_N8
--operation mode is normal

N1L49 = N1_nreset_c & (L1L91 # N1_ireg_c[7] & N1L78);


--D1_tmr_low[4] is timer:inst2|tmr_low[4] at LC_X15_Y3_N1
--operation mode is normal

D1_tmr_low[4]_lut_out = nRESET & !F1_ctrl_data_c[5] & D1L4;
D1_tmr_low[4] = DFFEA(D1_tmr_low[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1_tmr_low[5] is timer:inst2|tmr_low[5] at LC_X15_Y3_N9
--operation mode is normal

D1_tmr_low[5]_lut_out = nRESET & !F1_ctrl_data_c[5] & D1L3;
D1_tmr_low[5] = DFFEA(D1_tmr_low[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1_tmr_low[6] is timer:inst2|tmr_low[6] at LC_X15_Y3_N6
--operation mode is normal

D1_tmr_low[6]_lut_out = nRESET & !F1_ctrl_data_c[5] & D1L2;
D1_tmr_low[6] = DFFEA(D1_tmr_low[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1_tmr_low[7] is timer:inst2|tmr_low[7] at LC_X15_Y3_N3
--operation mode is normal

D1_tmr_low[7]_lut_out = nRESET & !F1_ctrl_data_c[5] & D1L1;
D1_tmr_low[7] = DFFEA(D1_tmr_low[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1L141 is timer:inst2|reduce_nor_55~6 at LC_X15_Y3_N7
--operation mode is normal

D1L141 = D1_tmr_low[6] # D1_tmr_low[7] # D1_tmr_low[5] # D1_tmr_low[4];


--D1_tmr_low[0] is timer:inst2|tmr_low[0] at LC_X16_Y3_N9
--operation mode is normal

D1_tmr_low[0]_lut_out = nRESET & !F1_ctrl_data_c[5] & D1L8;
D1_tmr_low[0] = DFFEA(D1_tmr_low[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1_tmr_low[1] is timer:inst2|tmr_low[1] at LC_X16_Y4_N4
--operation mode is normal

D1_tmr_low[1]_lut_out = nRESET & !F1_ctrl_data_c[5] & D1L7;
D1_tmr_low[1] = DFFEA(D1_tmr_low[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1_tmr_low[2] is timer:inst2|tmr_low[2] at LC_X16_Y4_N9
--operation mode is normal

D1_tmr_low[2]_lut_out = nRESET & !F1_ctrl_data_c[5] & D1L6;
D1_tmr_low[2] = DFFEA(D1_tmr_low[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1_tmr_low[3] is timer:inst2|tmr_low[3] at LC_X16_Y4_N6
--operation mode is normal

D1_tmr_low[3]_lut_out = nRESET & !F1_ctrl_data_c[5] & D1L5;
D1_tmr_low[3] = DFFEA(D1_tmr_low[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1L241 is timer:inst2|reduce_nor_55~11 at LC_X16_Y4_N0
--operation mode is normal

D1L241 = D1_tmr_low[0] # D1_tmr_low[1] # D1_tmr_low[2] # D1_tmr_low[3];


--F1_ctrl_data_c[4] is ctrl8cpu:inst5|ctrl_data_c[4] at LC_X15_Y6_N5
--operation mode is normal

F1_ctrl_data_c[4]_lut_out = nRESET & (F1L01 & N1_data_ox[4] # !F1L01 & F1_ctrl_data_c[4]);
F1_ctrl_data_c[4] = DFFEA(F1_ctrl_data_c[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1L06 is timer:inst2|add_44_rtl_2~137 at LC_X15_Y4_N3
--operation mode is normal

D1L06 = D1L241 # D1L141 # !F1_ctrl_data_c[4];


--D1L631 is timer:inst2|i~160 at LC_X15_Y7_N5
--operation mode is normal

D1L631 = N1L09 & !N1L19 & J1L04 & N1L98;


--D1L46 is timer:inst2|add_44_rtl_2~177 at LC_X15_Y6_N6
--operation mode is normal

D1L46 = D1L06 & (D1L631 & N1_data_ox[2] # !D1L631 & D1_tmr_high[2]);


--D1L731 is timer:inst2|i~249 at LC_X15_Y5_N9
--operation mode is normal

D1L731 = !D1_tmr_high[4] & !D1_tmr_high[0] & !D1_tmr_high[2] & !D1_tmr_high[3];


--D1L831 is timer:inst2|i~254 at LC_X15_Y5_N8
--operation mode is normal

D1L831 = !D1_tmr_high[1] & !D1_tmr_high[6] & !D1_tmr_high[5] & !D1_tmr_high[7];


--D1L931 is timer:inst2|i~267 at LC_X15_Y4_N4
--operation mode is normal

D1L931 = !D1L141 & !D1L241 & D1L831 & D1L731;


--D1L57 is timer:inst2|add_44_rtl_2~260 at LC_X15_Y6_N8
--operation mode is normal

D1L57 = D1L101 & !D1L931 & !D1L141 & !D1L241;


--D1L67 is timer:inst2|add_44_rtl_2~264 at LC_X15_Y6_N9
--operation mode is normal

D1_tmr_count[2]_qfbk = D1_tmr_count[2];
D1L67 = F1_ctrl_data_c[4] & (D1L57 # D1L931 & D1_tmr_count[2]_qfbk);

--D1_tmr_count[2] is timer:inst2|tmr_count[2] at LC_X15_Y6_N9
--operation mode is normal

D1_tmr_count[2]_sload_eqn = (VCC & N1_data_ox[2]) # (GND & D1L67);
D1_tmr_count[2] = DFFEA(D1_tmr_count[2]_sload_eqn, GLOBAL(UCLK), VCC, D1L251, , );


--F1_ctrl_data_c[5] is ctrl8cpu:inst5|ctrl_data_c[5] at LC_X17_Y6_N8
--operation mode is normal

F1_ctrl_data_c[5]_lut_out = nRESET & (F1L01 & N1_data_ox[5] # !F1L01 & F1_ctrl_data_c[5]);
F1_ctrl_data_c[5] = DFFEA(F1_ctrl_data_c[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--L1_int_stat_d is cpu:inst|cpu_cu:I2|int_stat_d at LC_X9_Y10_N6
--operation mode is normal

L1_int_stat_d_lut_out = L1_nreset_d & nRESET & N1_nreset_c & L1_int_stat_c;
L1_int_stat_d = DFFEA(L1_int_stat_d_lut_out, GLOBAL(UCLK), VCC, , , );


--L1L35 is cpu:inst|cpu_cu:I2|i~86 at LC_X9_Y9_N8
--operation mode is normal

L1L35 = !L1_int_stat_d & L1_int_stat_c;


--N1_iinc_i[3] is cpu:inst|cpu_oa:I4|iinc_i[3] at LC_X6_Y10_N9
--operation mode is normal

N1_iinc_i[3]_lut_out = N1_nreset_c & (N1L171 # N1_iinc_c[3] & N1L851);
N1_iinc_i[3] = DFFEA(N1_iinc_i[3]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L961 is cpu:inst|cpu_oa:I4|iinc_x[3]~260 at LC_X6_Y11_N3
--operation mode is normal

N1L961 = L1L88 & N1_iinc_c[3] # !L1L88 & L1L49 & M1_acc_c[3];


--N1L071 is cpu:inst|cpu_oa:I4|iinc_x[3]~334 at LC_X6_Y11_N4
--operation mode is normal

N1L071 = N1_iinc_c[3] & (N1L961 # !N1L261 # !N1L402) # !N1_iinc_c[3] & N1L261 & N1L961;


--D1L36 is timer:inst2|add_44_rtl_2~166 at LC_X15_Y6_N1
--operation mode is normal

D1L36 = D1L06 & (D1L631 & N1_data_ox[3] # !D1L631 & D1_tmr_high[3]);


--D1L37 is timer:inst2|add_44_rtl_2~249 at LC_X15_Y6_N3
--operation mode is normal

D1L37 = !D1L141 & !D1L241 & !D1L931 & D1L901;


--D1L47 is timer:inst2|add_44_rtl_2~253 at LC_X15_Y6_N7
--operation mode is normal

D1_tmr_count[3]_qfbk = D1_tmr_count[3];
D1L47 = F1_ctrl_data_c[4] & (D1L37 # D1L931 & D1_tmr_count[3]_qfbk);

--D1_tmr_count[3] is timer:inst2|tmr_count[3] at LC_X15_Y6_N7
--operation mode is normal

D1_tmr_count[3]_sload_eqn = (VCC & N1_data_ox[3]) # (GND & D1L47);
D1_tmr_count[3] = DFFEA(D1_tmr_count[3]_sload_eqn, GLOBAL(UCLK), VCC, D1L251, , );


--N1_iinc_i[4] is cpu:inst|cpu_oa:I4|iinc_i[4] at LC_X6_Y5_N4
--operation mode is normal

N1_iinc_i[4]_lut_out = N1_nreset_c & (N1L471 # N1L851 & N1_iinc_c[4]);
N1_iinc_i[4] = DFFEA(N1_iinc_i[4]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L271 is cpu:inst|cpu_oa:I4|iinc_x[4]~250 at LC_X6_Y5_N0
--operation mode is normal

N1L271 = L1L88 & N1_iinc_c[4] # !L1L88 & M1_acc_c[4] & L1L49;


--N1L371 is cpu:inst|cpu_oa:I4|iinc_x[4]~327 at LC_X6_Y5_N7
--operation mode is normal

N1L371 = N1_iinc_c[4] & (N1L271 # !N1L402 # !N1L261) # !N1_iinc_c[4] & N1L271 & N1L261;


--D1L26 is timer:inst2|add_44_rtl_2~155 at LC_X16_Y5_N1
--operation mode is normal

D1L26 = D1L06 & (D1L631 & N1_data_ox[4] # !D1L631 & D1_tmr_high[4]);


--D1L17 is timer:inst2|add_44_rtl_2~238 at LC_X16_Y5_N5
--operation mode is normal

D1L17 = !D1L241 & !D1L931 & !D1L141 & D1L511;


--D1L27 is timer:inst2|add_44_rtl_2~242 at LC_X16_Y5_N7
--operation mode is normal

D1_tmr_count[4]_qfbk = D1_tmr_count[4];
D1L27 = F1_ctrl_data_c[4] & (D1L17 # D1L931 & D1_tmr_count[4]_qfbk);

--D1_tmr_count[4] is timer:inst2|tmr_count[4] at LC_X16_Y5_N7
--operation mode is normal

D1_tmr_count[4]_sload_eqn = (VCC & N1_data_ox[4]) # (GND & D1L27);
D1_tmr_count[4] = DFFEA(D1_tmr_count[4]_sload_eqn, GLOBAL(UCLK), VCC, D1L251, , );


--N1_iinc_i[0] is cpu:inst|cpu_oa:I4|iinc_i[0] at LC_X6_Y5_N9
--operation mode is normal

N1_iinc_i[0]_lut_out = N1_nreset_c & (N1L161 # N1L851 & N1_iinc_c[0]);
N1_iinc_i[0] = DFFEA(N1_iinc_i[0]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L951 is cpu:inst|cpu_oa:I4|iinc_x[0]~240 at LC_X6_Y5_N3
--operation mode is normal

N1L951 = L1L88 & N1_iinc_c[0] # !L1L88 & M1_acc_c[0] & L1L49;


--N1L061 is cpu:inst|cpu_oa:I4|iinc_x[0]~320 at LC_X6_Y5_N1
--operation mode is normal

N1L061 = N1_iinc_c[0] & (N1L951 # !N1L261 # !N1L402) # !N1_iinc_c[0] & N1L261 & N1L951;


--D1L16 is timer:inst2|add_44_rtl_2~144 at LC_X16_Y5_N8
--operation mode is normal

D1L16 = D1L06 & (D1L631 & N1_data_ox[0] # !D1L631 & D1_tmr_high[0]);


--D1L96 is timer:inst2|add_44_rtl_2~227 at LC_X16_Y5_N3
--operation mode is normal

D1L96 = !D1L141 & !D1L931 & D1L58 & !D1L241;


--D1L07 is timer:inst2|add_44_rtl_2~231 at LC_X16_Y5_N4
--operation mode is normal

D1_tmr_count[0]_qfbk = D1_tmr_count[0];
D1L07 = F1_ctrl_data_c[4] & (D1L96 # D1L931 & D1_tmr_count[0]_qfbk);

--D1_tmr_count[0] is timer:inst2|tmr_count[0] at LC_X16_Y5_N4
--operation mode is normal

D1_tmr_count[0]_sload_eqn = (VCC & N1_data_ox[0]) # (GND & D1L07);
D1_tmr_count[0] = DFFEA(D1_tmr_count[0]_sload_eqn, GLOBAL(UCLK), VCC, D1L251, , );


--N1_iinc_i[7] is cpu:inst|cpu_oa:I4|iinc_i[7] at LC_X7_Y5_N4
--operation mode is normal

N1_iinc_i[7]_lut_out = N1_nreset_c & (N1L381 # N1_iinc_c[7] & N1L851);
N1_iinc_i[7] = DFFEA(N1_iinc_i[7]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L181 is cpu:inst|cpu_oa:I4|iinc_x[7]~310 at LC_X7_Y5_N1
--operation mode is normal

N1L181 = L1L88 & N1_iinc_c[7] # !L1L88 & M1_acc_c[7] & L1L49;


--N1L281 is cpu:inst|cpu_oa:I4|iinc_x[7]~369 at LC_X7_Y5_N0
--operation mode is normal

N1L281 = N1_iinc_c[7] & (N1L181 # !N1L402 # !N1L261) # !N1_iinc_c[7] & N1L261 & N1L181;


--N1_ireg_i[7] is cpu:inst|cpu_oa:I4|ireg_i[7] at LC_X8_Y8_N9
--operation mode is normal

N1_ireg_i[7]_lut_out = N1_nreset_c & (N1L33 # N1L502 & N1L13);
N1_ireg_i[7] = DFFEA(N1_ireg_i[7]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L03 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1391 at LC_X8_Y8_N7
--operation mode is normal

N1L03 = L1L88 & N1_ireg_c[7] # !L1L88 & L1L49 & M1_acc_c[7];


--N1L13 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1406 at LC_X8_Y8_N8
--operation mode is normal

N1L13 = N1_reduce_nor_126 & !N1L532 & N1L03 # !N1_reduce_nor_126 & N1L48;


--N1L23 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1411 at LC_X8_Y8_N3
--operation mode is normal

N1L23 = N1L502 & (N1L13 # N1_ireg_c[7] & N1L2) # !N1L502 & N1_ireg_c[7];


--D1L86 is timer:inst2|add_44_rtl_2~221 at LC_X16_Y6_N4
--operation mode is normal

D1L86 = D1L06 & (D1L631 & N1_data_ox[7] # !D1L631 & D1_tmr_high[7]);


--D1L38 is timer:inst2|add_44_rtl_2~304 at LC_X16_Y6_N1
--operation mode is normal

D1L38 = !D1L931 & !D1L241 & D1L531 & !D1L141;


--D1L48 is timer:inst2|add_44_rtl_2~308 at LC_X16_Y6_N7
--operation mode is normal

D1_tmr_count[7]_qfbk = D1_tmr_count[7];
D1L48 = F1_ctrl_data_c[4] & (D1L38 # D1L931 & D1_tmr_count[7]_qfbk);

--D1_tmr_count[7] is timer:inst2|tmr_count[7] at LC_X16_Y6_N7
--operation mode is normal

D1_tmr_count[7]_sload_eqn = (VCC & N1_data_ox[7]) # (GND & D1L48);
D1_tmr_count[7] = DFFEA(D1_tmr_count[7]_sload_eqn, GLOBAL(UCLK), VCC, D1L251, , );


--N1_iinc_i[1] is cpu:inst|cpu_oa:I4|iinc_i[1] at LC_X7_Y10_N2
--operation mode is normal

N1_iinc_i[1]_lut_out = N1_nreset_c & (N1L561 # N1L851 & N1_iinc_c[1]);
N1_iinc_i[1] = DFFEA(N1_iinc_i[1]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L361 is cpu:inst|cpu_oa:I4|iinc_x[1]~300 at LC_X7_Y10_N0
--operation mode is normal

N1L361 = L1L88 & N1_iinc_c[1] # !L1L88 & M1_acc_c[1] & L1L49;


--N1L461 is cpu:inst|cpu_oa:I4|iinc_x[1]~362 at LC_X7_Y10_N3
--operation mode is normal

N1L461 = N1_iinc_c[1] & (N1L361 # !N1L261 # !N1L402) # !N1_iinc_c[1] & N1L261 & N1L361;


--D1L76 is timer:inst2|add_44_rtl_2~210 at LC_X16_Y6_N6
--operation mode is normal

D1L76 = D1L06 & (D1L631 & N1_data_ox[1] # !D1L631 & D1_tmr_high[1]);


--D1L18 is timer:inst2|add_44_rtl_2~293 at LC_X16_Y5_N6
--operation mode is normal

D1L18 = !D1L241 & !D1L931 & !D1L141 & D1L39;


--D1L28 is timer:inst2|add_44_rtl_2~297 at LC_X16_Y5_N0
--operation mode is normal

D1_tmr_count[1]_qfbk = D1_tmr_count[1];
D1L28 = F1_ctrl_data_c[4] & (D1L18 # D1L931 & D1_tmr_count[1]_qfbk);

--D1_tmr_count[1] is timer:inst2|tmr_count[1] at LC_X16_Y5_N0
--operation mode is normal

D1_tmr_count[1]_sload_eqn = (VCC & N1_data_ox[1]) # (GND & D1L28);
D1_tmr_count[1] = DFFEA(D1_tmr_count[1]_sload_eqn, GLOBAL(UCLK), VCC, D1L251, , );


--N1_iinc_i[5] is cpu:inst|cpu_oa:I4|iinc_i[5] at LC_X7_Y10_N9
--operation mode is normal

N1_iinc_i[5]_lut_out = N1_nreset_c & (N1L771 # N1L851 & N1_iinc_c[5]);
N1_iinc_i[5] = DFFEA(N1_iinc_i[5]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L571 is cpu:inst|cpu_oa:I4|iinc_x[5]~290 at LC_X7_Y10_N6
--operation mode is normal

N1L571 = L1L88 & N1_iinc_c[5] # !L1L88 & M1_acc_c[5] & L1L49;


--N1L671 is cpu:inst|cpu_oa:I4|iinc_x[5]~355 at LC_X7_Y10_N5
--operation mode is normal

N1L671 = N1_iinc_c[5] & (N1L571 # !N1L261 # !N1L402) # !N1_iinc_c[5] & N1L261 & N1L571;


--N1_ireg_i[5] is cpu:inst|cpu_oa:I4|ireg_i[5] at LC_X5_Y9_N2
--operation mode is normal

N1_ireg_i[5]_lut_out = N1_nreset_c & (N1L92 # N1L502 & N1L72);
N1_ireg_i[5] = DFFEA(N1_ireg_i[5]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L62 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1266 at LC_X5_Y9_N3
--operation mode is normal

N1L62 = L1L88 & N1_ireg_c[5] # !L1L88 & L1L49 & M1_acc_c[5];


--N1L72 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1281 at LC_X5_Y9_N4
--operation mode is normal

N1L72 = N1_reduce_nor_126 & !N1L532 & N1L62 # !N1_reduce_nor_126 & N1L86;


--N1L82 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1286 at LC_X5_Y9_N5
--operation mode is normal

N1L82 = N1_ireg_c[5] & (N1L2 # N1L72 # !N1L502) # !N1_ireg_c[5] & N1L502 & N1L72;


--D1L66 is timer:inst2|add_44_rtl_2~199 at LC_X15_Y4_N1
--operation mode is normal

D1L66 = D1L06 & (D1L631 & N1_data_ox[5] # !D1L631 & D1_tmr_high[5]);


--D1L97 is timer:inst2|add_44_rtl_2~282 at LC_X15_Y4_N6
--operation mode is normal

D1L97 = !D1L141 & !D1L241 & !D1L931 & D1L911;


--D1L08 is timer:inst2|add_44_rtl_2~286 at LC_X15_Y4_N7
--operation mode is normal

D1_tmr_count[5]_qfbk = D1_tmr_count[5];
D1L08 = F1_ctrl_data_c[4] & (D1L97 # D1L931 & D1_tmr_count[5]_qfbk);

--D1_tmr_count[5] is timer:inst2|tmr_count[5] at LC_X15_Y4_N7
--operation mode is normal

D1_tmr_count[5]_sload_eqn = (VCC & N1_data_ox[5]) # (GND & D1L08);
D1_tmr_count[5] = DFFEA(D1_tmr_count[5]_sload_eqn, GLOBAL(UCLK), VCC, D1L251, , );


--N1_iinc_i[6] is cpu:inst|cpu_oa:I4|iinc_i[6] at LC_X7_Y9_N9
--operation mode is normal

N1_iinc_i[6]_lut_out = N1_nreset_c & (N1L081 # N1L851 & N1_iinc_c[6]);
N1_iinc_i[6] = DFFEA(N1_iinc_i[6]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L871 is cpu:inst|cpu_oa:I4|iinc_x[6]~280 at LC_X7_Y9_N1
--operation mode is normal

N1L871 = L1L88 & N1_iinc_c[6] # !L1L88 & L1L49 & M1_acc_c[6];


--N1L971 is cpu:inst|cpu_oa:I4|iinc_x[6]~348 at LC_X7_Y9_N3
--operation mode is normal

N1L971 = N1_iinc_c[6] & (N1L871 # !N1L261 # !N1L402) # !N1_iinc_c[6] & N1L261 & N1L871;


--N1_ireg_i[6] is cpu:inst|cpu_oa:I4|ireg_i[6] at LC_X5_Y4_N1
--operation mode is normal

N1_ireg_i[6]_lut_out = N1_nreset_c & (N1L52 # N1L502 & N1L32);
N1_ireg_i[6] = DFFEA(N1_ireg_i[6]_lut_out, GLOBAL(UCLK), VCC, N1L691, , );


--N1L22 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1141 at LC_X5_Y4_N3
--operation mode is normal

N1L22 = L1L88 & N1_ireg_c[6] # !L1L88 & M1_acc_c[6] & L1L49;


--N1L32 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1156 at LC_X5_Y4_N4
--operation mode is normal

N1L32 = N1_reduce_nor_126 & !N1L532 & N1L22 # !N1_reduce_nor_126 & N1L67;


--N1L42 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1161 at LC_X5_Y4_N5
--operation mode is normal

N1L42 = N1L502 & (N1L32 # N1_ireg_c[6] & N1L2) # !N1L502 & N1_ireg_c[6];


--D1L56 is timer:inst2|add_44_rtl_2~188 at LC_X15_Y4_N8
--operation mode is normal

D1L56 = D1L06 & (D1L631 & N1_data_ox[6] # !D1L631 & D1_tmr_high[6]);


--D1L77 is timer:inst2|add_44_rtl_2~271 at LC_X15_Y4_N5
--operation mode is normal

D1L77 = !D1L141 & !D1L241 & !D1L931 & D1L721;


--D1L87 is timer:inst2|add_44_rtl_2~275 at LC_X15_Y4_N2
--operation mode is normal

D1_tmr_count[6]_qfbk = D1_tmr_count[6];
D1L87 = F1_ctrl_data_c[4] & (D1L77 # D1L931 & D1_tmr_count[6]_qfbk);

--D1_tmr_count[6] is timer:inst2|tmr_count[6] at LC_X15_Y4_N2
--operation mode is normal

D1_tmr_count[6]_sload_eqn = (VCC & N1_data_ox[6]) # (GND & D1L87);
D1_tmr_count[6] = DFFEA(D1_tmr_count[6]_sload_eqn, GLOBAL(UCLK), VCC, D1L251, , );


--N1L71 is cpu:inst|cpu_oa:I4|add_127_rtl_2~912 at LC_X6_Y4_N3
--operation mode is normal

N1L71 = N1_ireg_c[4] & (N1L2 # !N1L422 # !N1L522);


--N1L691 is cpu:inst|cpu_oa:I4|ireg_i[0]~0 at LC_X9_Y10_N1
--operation mode is normal

N1L691 = !L1_int_stat_d & N1_nreset_c & L1_int_stat_c;


--N1L31 is cpu:inst|cpu_oa:I4|add_127_rtl_2~787 at LC_X5_Y9_N7
--operation mode is normal

N1L31 = N1_ireg_c[2] & (N1L2 # !N1L422 # !N1L522);


--N1L9 is cpu:inst|cpu_oa:I4|add_127_rtl_2~662 at LC_X5_Y10_N2
--operation mode is normal

N1L9 = N1_ireg_c[3] & (N1L2 # !N1L522 # !N1L422);


--N1L5 is cpu:inst|cpu_oa:I4|add_127_rtl_2~537 at LC_X6_Y4_N7
--operation mode is normal

N1L5 = N1_ireg_c[0] & (N1L2 # !N1L422 # !N1L522);


--C1_tx_uart_buf0[2] is tx_uart:inst1|tx_uart_buf0[2] at LC_X20_Y7_N3
--operation mode is normal

C1_tx_uart_buf0[2]_lut_out = nRESET & (C1L663 & N1_data_ox[2] # !C1L663 & C1_tx_uart_buf0[2]);
C1_tx_uart_buf0[2] = DFFEA(C1_tx_uart_buf0[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L833 is tx_uart:inst1|i~1923 at LC_X21_Y7_N8
--operation mode is normal

C1L833 = C1_tx_uart_reg[3] # !C1_tx_uart_busy0 & !C1_tx_uart_busy;


--C1L053 is tx_uart:inst1|i~2190 at LC_X21_Y7_N9
--operation mode is normal

C1L053 = !C1L392 & (C1L492 & C1_tx_uart_buf0[2] # !C1L492 & C1L833);


--C1_tx_uart_reg[4] is tx_uart:inst1|tx_uart_reg[4] at LC_X21_Y7_N5
--operation mode is normal

C1_tx_uart_reg[4]_lut_out = C1L103 # C1L943 & C1_tx_uart_reg[4] # !nRESET;
C1_tx_uart_reg[4] = DFFEA(C1_tx_uart_reg[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L153 is tx_uart:inst1|i~2193 at LC_X21_Y7_N0
--operation mode is normal

C1L153 = C1L763 & (C1L383 # C1_tx_uart_reg[4]) # !C1L763 & C1L053;


--C1L003 is tx_uart:inst1|i~1618 at LC_X21_Y7_N6
--operation mode is normal

C1L003 = !C1_clk_tx & !C1_reduce_nor_9 & C1L153;


--F1L01 is ctrl8cpu:inst5|i~944 at LC_X15_Y7_N3
--operation mode is normal

F1L01 = !N1L09 & !N1L98 & N1_daddr_x[8] & !N1L19;


--K1L07 is cpu:inst|cpu_iu:I1|eaddr_x[0]~533 at LC_X16_Y10_N1
--operation mode is normal

K1L07 = !M1L181 & L1L97 & (L1L94 # L1L58);


--K1L17 is cpu:inst|cpu_iu:I1|eaddr_x[0]~548 at LC_X16_Y11_N6
--operation mode is normal

K1L17 = K1L851 & !L1L96 & (L1L94 # !L1L67);


--K1L86 is cpu:inst|cpu_iu:I1|eaddr_x[0]~10 at LC_X16_Y8_N6
--operation mode is normal

K1L86 = LCELL(K1L07 & (K1L17 & P1_q_a[4] # !K1L17 & K1L86) # !K1L07 & K1L86);


--K1_stack_addrs_c[2][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][0] at LC_X21_Y8_N0
--operation mode is normal

K1_stack_addrs_c[2][0]_lut_out = L1L94 & A1L502 # !L1L94 & (L1L58 & A1L502 # !L1L58 & A1L221);
K1_stack_addrs_c[2][0] = DFFEA(K1_stack_addrs_c[2][0]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L591 is rtl~4277 at LC_X16_Y8_N9
--operation mode is normal

A1L591 = L1L07 & (L1L18 & K1_stack_addrs_c[2][0] # !L1L18 & K1_stack_addrs_c[0][0]) # !L1L07 & K1_stack_addrs_c[0][0];


--A1L211 is rtl~3412 at LC_X16_Y8_N0
--operation mode is normal

A1L211 = L1L07 & (L1L18 & K1_stack_addrs_c[0][0] # !L1L18 & K1_stack_addrs_c[1][0]) # !L1L07 & K1_stack_addrs_c[1][0];


--K1L27 is cpu:inst|cpu_iu:I1|eaddr_x[1]~11 at LC_X16_Y11_N3
--operation mode is normal

K1L27 = LCELL(K1L07 & (K1L17 & P1_q_a[5] # !K1L17 & K1L27) # !K1L07 & K1L27);


--K1_stack_addrs_c[2][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][1] at LC_X16_Y12_N9
--operation mode is normal

K1_stack_addrs_c[2][1]_lut_out = L1L58 & A1L602 # !L1L58 & (L1L94 & A1L602 # !L1L94 & A1L321);
K1_stack_addrs_c[2][1] = DFFEA(K1_stack_addrs_c[2][1]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L691 is rtl~4286 at LC_X16_Y12_N2
--operation mode is normal

A1L691 = L1L18 & (L1L07 & K1_stack_addrs_c[2][1] # !L1L07 & K1_stack_addrs_c[0][1]) # !L1L18 & K1_stack_addrs_c[0][1];


--A1L311 is rtl~3421 at LC_X16_Y12_N3
--operation mode is normal

A1L311 = L1L07 & (L1L18 & K1_stack_addrs_c[0][1] # !L1L18 & K1_stack_addrs_c[1][1]) # !L1L07 & K1_stack_addrs_c[1][1];


--K1L47 is cpu:inst|cpu_iu:I1|eaddr_x[2]~12 at LC_X18_Y11_N5
--operation mode is normal

K1L47 = LCELL(K1L07 & (K1L17 & P1_q_a[6] # !K1L17 & K1L47) # !K1L07 & K1L47);


--K1_stack_addrs_c[2][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][2] at LC_X19_Y11_N5
--operation mode is normal

K1_stack_addrs_c[2][2]_lut_out = L1L58 & A1L702 # !L1L58 & (L1L94 & A1L702 # !L1L94 & A1L421);
K1_stack_addrs_c[2][2] = DFFEA(K1_stack_addrs_c[2][2]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L791 is rtl~4295 at LC_X18_Y11_N3
--operation mode is normal

A1L791 = L1L07 & (L1L18 & K1_stack_addrs_c[2][2] # !L1L18 & K1_stack_addrs_c[0][2]) # !L1L07 & K1_stack_addrs_c[0][2];


--A1L411 is rtl~3430 at LC_X18_Y11_N9
--operation mode is normal

A1L411 = L1L07 & (L1L18 & K1_stack_addrs_c[0][2] # !L1L18 & K1_stack_addrs_c[1][2]) # !L1L07 & K1_stack_addrs_c[1][2];


--K1L67 is cpu:inst|cpu_iu:I1|eaddr_x[3]~13 at LC_X15_Y12_N6
--operation mode is normal

K1L67 = LCELL(K1L17 & (K1L07 & P1_q_a[7] # !K1L07 & K1L67) # !K1L17 & K1L67);


--K1_stack_addrs_c[2][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][3] at LC_X20_Y12_N9
--operation mode is normal

K1_stack_addrs_c[2][3]_lut_out = L1L58 & A1L802 # !L1L58 & (L1L94 & A1L802 # !L1L94 & A1L521);
K1_stack_addrs_c[2][3] = DFFEA(K1_stack_addrs_c[2][3]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L891 is rtl~4304 at LC_X20_Y12_N3
--operation mode is normal

A1L891 = L1L18 & (L1L07 & K1_stack_addrs_c[2][3] # !L1L07 & K1_stack_addrs_c[0][3]) # !L1L18 & K1_stack_addrs_c[0][3];


--A1L511 is rtl~3439 at LC_X20_Y12_N8
--operation mode is normal

A1L511 = L1L18 & (L1L07 & K1_stack_addrs_c[0][3] # !L1L07 & K1_stack_addrs_c[1][3]) # !L1L18 & K1_stack_addrs_c[1][3];


--K1L87 is cpu:inst|cpu_iu:I1|eaddr_x[4]~14 at LC_X17_Y12_N5
--operation mode is normal

K1L87 = LCELL(K1L07 & (K1L17 & P1_q_a[8] # !K1L17 & K1L87) # !K1L07 & K1L87);


--K1_stack_addrs_c[2][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][4] at LC_X21_Y10_N3
--operation mode is normal

K1_stack_addrs_c[2][4]_lut_out = L1L58 & A1L902 # !L1L58 & (L1L94 & A1L902 # !L1L94 & A1L621);
K1_stack_addrs_c[2][4] = DFFEA(K1_stack_addrs_c[2][4]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L991 is rtl~4313 at LC_X21_Y10_N0
--operation mode is normal

A1L991 = L1L07 & (L1L18 & K1_stack_addrs_c[2][4] # !L1L18 & K1_stack_addrs_c[0][4]) # !L1L07 & K1_stack_addrs_c[0][4];


--A1L611 is rtl~3449 at LC_X20_Y10_N2
--operation mode is normal

A1L611 = L1L18 & (L1L07 & K1_stack_addrs_c[0][4] # !L1L07 & K1_stack_addrs_c[1][4]) # !L1L18 & K1_stack_addrs_c[1][4];


--K1L08 is cpu:inst|cpu_iu:I1|eaddr_x[5]~15 at LC_X17_Y9_N0
--operation mode is normal

K1L08 = LCELL(K1L17 & (K1L07 & P1_q_a[9] # !K1L07 & K1L08) # !K1L17 & K1L08);


--K1_stack_addrs_c[2][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][5] at LC_X20_Y9_N5
--operation mode is normal

K1_stack_addrs_c[2][5]_lut_out = L1L94 & A1L012 # !L1L94 & (L1L58 & A1L012 # !L1L58 & A1L721);
K1_stack_addrs_c[2][5] = DFFEA(K1_stack_addrs_c[2][5]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L002 is rtl~4322 at LC_X17_Y9_N3
--operation mode is normal

A1L002 = L1L07 & (L1L18 & K1_stack_addrs_c[2][5] # !L1L18 & K1_stack_addrs_c[0][5]) # !L1L07 & K1_stack_addrs_c[0][5];


--A1L711 is rtl~3459 at LC_X17_Y9_N8
--operation mode is normal

A1L711 = L1L07 & (L1L18 & K1_stack_addrs_c[0][5] # !L1L18 & K1_stack_addrs_c[1][5]) # !L1L07 & K1_stack_addrs_c[1][5];


--K1L28 is cpu:inst|cpu_iu:I1|eaddr_x[6]~16 at LC_X16_Y9_N2
--operation mode is normal

K1L28 = LCELL(K1L07 & (K1L17 & P1_q_a[10] # !K1L17 & K1L28) # !K1L07 & K1L28);


--K1_stack_addrs_c[2][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][6] at LC_X19_Y9_N3
--operation mode is normal

K1_stack_addrs_c[2][6]_lut_out = L1L94 & A1L112 # !L1L94 & (L1L58 & A1L112 # !L1L58 & A1L821);
K1_stack_addrs_c[2][6] = DFFEA(K1_stack_addrs_c[2][6]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L102 is rtl~4331 at LC_X16_Y9_N9
--operation mode is normal

A1L102 = L1L07 & (L1L18 & K1_stack_addrs_c[2][6] # !L1L18 & K1_stack_addrs_c[0][6]) # !L1L07 & K1_stack_addrs_c[0][6];


--A1L811 is rtl~3469 at LC_X16_Y9_N6
--operation mode is normal

A1L811 = L1L07 & (L1L18 & K1_stack_addrs_c[0][6] # !L1L18 & K1_stack_addrs_c[1][6]) # !L1L07 & K1_stack_addrs_c[1][6];


--K1L48 is cpu:inst|cpu_iu:I1|eaddr_x[7]~17 at LC_X18_Y9_N9
--operation mode is normal

K1L48 = LCELL(K1L17 & (K1L07 & P1_q_a[11] # !K1L07 & K1L48) # !K1L17 & K1L48);


--K1_stack_addrs_c[2][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][7] at LC_X19_Y10_N2
--operation mode is normal

K1_stack_addrs_c[2][7]_lut_out = L1L94 & A1L212 # !L1L94 & (L1L58 & A1L212 # !L1L58 & A1L921);
K1_stack_addrs_c[2][7] = DFFEA(K1_stack_addrs_c[2][7]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L202 is rtl~4340 at LC_X18_Y10_N8
--operation mode is normal

A1L202 = L1L18 & (L1L07 & K1_stack_addrs_c[2][7] # !L1L07 & K1_stack_addrs_c[0][7]) # !L1L18 & K1_stack_addrs_c[0][7];


--A1L911 is rtl~3479 at LC_X18_Y10_N1
--operation mode is normal

A1L911 = L1L18 & (L1L07 & K1_stack_addrs_c[0][7] # !L1L07 & K1_stack_addrs_c[1][7]) # !L1L18 & K1_stack_addrs_c[1][7];


--K1L68 is cpu:inst|cpu_iu:I1|eaddr_x[8]~18 at LC_X15_Y9_N1
--operation mode is normal

K1L68 = LCELL(K1L07 & (K1L17 & P1_q_a[12] # !K1L17 & K1L68) # !K1L07 & K1L68);


--K1_stack_addrs_c[2][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][8] at LC_X15_Y8_N9
--operation mode is normal

K1_stack_addrs_c[2][8]_lut_out = L1L94 & A1L312 # !L1L94 & (L1L58 & A1L312 # !L1L58 & A1L031);
K1_stack_addrs_c[2][8] = DFFEA(K1_stack_addrs_c[2][8]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L302 is rtl~4349 at LC_X15_Y8_N0
--operation mode is normal

A1L302 = L1L07 & (L1L18 & K1_stack_addrs_c[2][8] # !L1L18 & K1_stack_addrs_c[0][8]) # !L1L07 & K1_stack_addrs_c[0][8];


--A1L021 is rtl~3489 at LC_X15_Y8_N8
--operation mode is normal

A1L021 = L1L07 & (L1L18 & K1_stack_addrs_c[0][8] # !L1L18 & K1_stack_addrs_c[1][8]) # !L1L07 & K1_stack_addrs_c[1][8];


--K1L88 is cpu:inst|cpu_iu:I1|eaddr_x[9]~19 at LC_X16_Y11_N8
--operation mode is normal

K1L88 = LCELL(K1L07 & (K1L17 & P1_q_a[13] # !K1L17 & K1L88) # !K1L07 & K1L88);


--K1_stack_addrs_c[2][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[2][9] at LC_X20_Y11_N9
--operation mode is normal

K1_stack_addrs_c[2][9]_lut_out = L1L94 & A1L412 # !L1L94 & (L1L58 & A1L412 # !L1L58 & A1L131);
K1_stack_addrs_c[2][9] = DFFEA(K1_stack_addrs_c[2][9]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L402 is rtl~4358 at LC_X17_Y11_N8
--operation mode is normal

A1L402 = L1L18 & (L1L07 & K1_stack_addrs_c[2][9] # !L1L07 & K1_stack_addrs_c[0][9]) # !L1L18 & K1_stack_addrs_c[0][9];


--A1L121 is rtl~3499 at LC_X17_Y11_N3
--operation mode is normal

A1L121 = L1L07 & (L1L18 & K1_stack_addrs_c[0][9] # !L1L18 & K1_stack_addrs_c[1][9]) # !L1L07 & K1_stack_addrs_c[1][9];


--E1_int_mask_c[2] is interrupt:inst3|int_mask_c[2] at LC_X22_Y8_N8
--operation mode is normal

E1_int_mask_c[2]_lut_out = nRESET & (E1L64 & N1_data_ox[2] # !E1L64 & E1_int_mask_c[2]);
E1_int_mask_c[2] = DFFEA(E1_int_mask_c[2]_lut_out, GLOBAL(UCLK), VCC, , , );


--F1L23 is ctrl8cpu:inst5|reduce_nor_34~21 at LC_X16_Y6_N9
--operation mode is normal

F1L23 = !N1L19 & !N1L09;


--E1L65 is interrupt:inst3|i~1993 at LC_X16_Y4_N7
--operation mode is normal

E1L65 = N1L68 & N1L98 & F1L23 & J1L04;


--E1_int_mask_c[3] is interrupt:inst3|int_mask_c[3] at LC_X12_Y4_N2
--operation mode is normal

E1_int_mask_c[3]_lut_out = nRESET & (E1L64 & N1_data_ox[3] # !E1L64 & E1_int_mask_c[3]);
E1_int_mask_c[3] = DFFEA(E1_int_mask_c[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_mask_c[4] is interrupt:inst3|int_mask_c[4] at LC_X22_Y7_N6
--operation mode is normal

E1_int_mask_c[4]_lut_out = nRESET & (E1L64 & N1_data_ox[4] # !E1L64 & E1_int_mask_c[4]);
E1_int_mask_c[4] = DFFEA(E1_int_mask_c[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_mask_c[0] is interrupt:inst3|int_mask_c[0] at LC_X23_Y6_N5
--operation mode is normal

E1_int_mask_c[0]_lut_out = nRESET & (E1L64 & N1_data_ox[0] # !E1L64 & E1_int_mask_c[0]);
E1_int_mask_c[0] = DFFEA(E1_int_mask_c[0]_lut_out, GLOBAL(UCLK), VCC, , , );


--D1L261Q is timer:inst2|tmr_int~reg0 at LC_X17_Y6_N7
--operation mode is normal

D1L261Q_lut_out = D1L041 & (D1L931 # D1L261Q & !F1_ctrl_data_c[6]);
D1L261Q = DFFEA(D1L261Q_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_mask_c[7] is interrupt:inst3|int_mask_c[7] at LC_X16_Y6_N3
--operation mode is normal

E1_int_mask_c[7]_lut_out = nRESET & (E1L64 & N1_data_ox[7] # !E1L64 & E1_int_mask_c[7]);
E1_int_mask_c[7] = DFFEA(E1_int_mask_c[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_mask_c[1] is interrupt:inst3|int_mask_c[1] at LC_X12_Y12_N2
--operation mode is normal

E1_int_mask_c[1]_lut_out = nRESET & (E1L64 & N1_data_ox[1] # !E1L64 & E1_int_mask_c[1]);
E1_int_mask_c[1] = DFFEA(E1_int_mask_c[1]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_mask_c[5] is interrupt:inst3|int_mask_c[5] at LC_X23_Y4_N0
--operation mode is normal

E1_int_mask_c[5]_lut_out = nRESET & (E1L64 & N1_data_ox[5] # !E1L64 & E1_int_mask_c[5]);
E1_int_mask_c[5] = DFFEA(E1_int_mask_c[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--E1_int_mask_c[6] is interrupt:inst3|int_mask_c[6] at LC_X12_Y4_N0
--operation mode is normal

E1_int_mask_c[6]_lut_out = nRESET & (E1L64 & N1_data_ox[6] # !E1L64 & E1_int_mask_c[6]);
E1_int_mask_c[6] = DFFEA(E1_int_mask_c[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--N1L861 is cpu:inst|cpu_oa:I4|iinc_x[2]~343 at LC_X6_Y10_N1
--operation mode is normal

N1L861 = N1L001 & N1L502 & N1L661 & N1_reduce_nor_126;


--N1L851 is cpu:inst|cpu_oa:I4|iinc_x[0]~136 at LC_X8_Y8_N2
--operation mode is normal

N1L851 = !L1L49 & !L1L88 # !N1L001 # !N1L232;


--N1L12 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1037 at LC_X8_Y10_N8
--operation mode is normal

N1L12 = N1_ireg_c[1] & (N1L2 # !N1L522 # !N1L422);


--D1L4 is timer:inst2|add_41_rtl_2~85 at LC_X15_Y3_N0
--operation mode is normal

D1L4 = F1_ctrl_data_c[4] & D1L93 # !F1_ctrl_data_c[4] & D1_tmr_low[4] & !D1L631;


--D1L3 is timer:inst2|add_41_rtl_2~78 at LC_X15_Y3_N8
--operation mode is normal

D1L3 = F1_ctrl_data_c[4] & D1L34 # !F1_ctrl_data_c[4] & D1_tmr_low[5] & !D1L631;


--D1L2 is timer:inst2|add_41_rtl_2~71 at LC_X15_Y3_N5
--operation mode is normal

D1L2 = F1_ctrl_data_c[4] & D1L15 # !F1_ctrl_data_c[4] & D1_tmr_low[6] & !D1L631;


--D1L1 is timer:inst2|add_41_rtl_2~64 at LC_X15_Y3_N2
--operation mode is normal

D1L1 = F1_ctrl_data_c[4] & D1L95 # !F1_ctrl_data_c[4] & D1_tmr_low[7] & !D1L631;


--D1L8 is timer:inst2|add_41_rtl_2~113 at LC_X16_Y3_N8
--operation mode is normal

D1L8 = F1_ctrl_data_c[4] & D1L9 # !F1_ctrl_data_c[4] & D1_tmr_low[0] & !D1L631;


--D1L7 is timer:inst2|add_41_rtl_2~106 at LC_X16_Y4_N3
--operation mode is normal

D1L7 = F1_ctrl_data_c[4] & D1L71 # !F1_ctrl_data_c[4] & D1_tmr_low[1] & !D1L631;


--D1L6 is timer:inst2|add_41_rtl_2~99 at LC_X16_Y4_N8
--operation mode is normal

D1L6 = F1_ctrl_data_c[4] & D1L52 # !F1_ctrl_data_c[4] & D1_tmr_low[2] & !D1L631;


--D1L5 is timer:inst2|add_41_rtl_2~92 at LC_X16_Y4_N5
--operation mode is normal

D1L5 = F1_ctrl_data_c[4] & D1L33 # !F1_ctrl_data_c[4] & D1_tmr_low[3] & !D1L631;


--D1L251 is timer:inst2|tmr_count[7]~0 at LC_X16_Y7_N5
--operation mode is normal

D1L251 = J1L04 & nRESET & N1L98 & J1L24;


--N1L171 is cpu:inst|cpu_oa:I4|iinc_x[3]~336 at LC_X6_Y10_N8
--operation mode is normal

N1L171 = N1_reduce_nor_126 & N1L961 & N1L001 & N1L502;


--N1L471 is cpu:inst|cpu_oa:I4|iinc_x[4]~329 at LC_X5_Y5_N1
--operation mode is normal

N1L471 = N1L001 & N1_reduce_nor_126 & N1L502 & N1L271;


--N1L161 is cpu:inst|cpu_oa:I4|iinc_x[0]~322 at LC_X6_Y5_N6
--operation mode is normal

N1L161 = N1L502 & N1_reduce_nor_126 & N1L001 & N1L951;


--N1L381 is cpu:inst|cpu_oa:I4|iinc_x[7]~371 at LC_X7_Y5_N3
--operation mode is normal

N1L381 = N1L001 & N1_reduce_nor_126 & N1L502 & N1L181;


--N1L33 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1412 at LC_X8_Y6_N8
--operation mode is normal

N1L33 = N1_ireg_c[7] & (N1L2 # !N1L422 # !N1L522);


--N1L561 is cpu:inst|cpu_oa:I4|iinc_x[1]~364 at LC_X7_Y10_N1
--operation mode is normal

N1L561 = N1_reduce_nor_126 & N1L502 & N1L001 & N1L361;


--N1L771 is cpu:inst|cpu_oa:I4|iinc_x[5]~357 at LC_X7_Y10_N8
--operation mode is normal

N1L771 = N1_reduce_nor_126 & N1L502 & N1L001 & N1L571;


--N1L92 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1287 at LC_X5_Y9_N1
--operation mode is normal

N1L92 = N1_ireg_c[5] & (N1L2 # !N1L422 # !N1L522);


--N1L081 is cpu:inst|cpu_oa:I4|iinc_x[6]~350 at LC_X7_Y9_N8
--operation mode is normal

N1L081 = N1L001 & N1_reduce_nor_126 & N1L502 & N1L871;


--N1L52 is cpu:inst|cpu_oa:I4|add_127_rtl_2~1162 at LC_X5_Y4_N0
--operation mode is normal

N1L52 = N1_ireg_c[6] & (N1L2 # !N1L422 # !N1L522);


--C1_tx_uart_buf0[3] is tx_uart:inst1|tx_uart_buf0[3] at LC_X17_Y6_N6
--operation mode is normal

C1_tx_uart_buf0[3]_lut_out = nRESET & (C1L663 & N1_data_ox[3] # !C1L663 & C1_tx_uart_buf0[3]);
C1_tx_uart_buf0[3] = DFFEA(C1_tx_uart_buf0[3]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L933 is tx_uart:inst1|i~1932 at LC_X21_Y7_N2
--operation mode is normal

C1L933 = C1_tx_uart_reg[4] # !C1_tx_uart_busy0 & !C1_tx_uart_busy;


--C1L253 is tx_uart:inst1|i~2211 at LC_X21_Y7_N1
--operation mode is normal

C1L253 = !C1L392 & (C1L492 & C1_tx_uart_buf0[3] # !C1L492 & C1L933);


--C1_tx_uart_reg[5] is tx_uart:inst1|tx_uart_reg[5] at LC_X22_Y7_N3
--operation mode is normal

C1_tx_uart_reg[5]_lut_out = C1L203 # C1_tx_uart_reg[5] & C1L943 # !nRESET;
C1_tx_uart_reg[5] = DFFEA(C1_tx_uart_reg[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L353 is tx_uart:inst1|i~2214 at LC_X21_Y7_N3
--operation mode is normal

C1L353 = C1L763 & (C1_tx_uart_reg[5] # C1L383) # !C1L763 & C1L253;


--C1L103 is tx_uart:inst1|i~1630 at LC_X21_Y7_N4
--operation mode is normal

C1L103 = !C1_clk_tx & !C1_reduce_nor_9 & C1L353;


--K1_stack_addrs_c[3][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][0] at LC_X21_Y8_N7
--operation mode is normal

K1_stack_addrs_c[3][0]_lut_out = L1L94 & A1L512 # !L1L94 & (L1L58 & A1L512 # !L1L58 & A1L231);
K1_stack_addrs_c[3][0] = DFFEA(K1_stack_addrs_c[3][0]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L502 is rtl~4367 at LC_X21_Y8_N3
--operation mode is normal

A1L502 = L1L07 & (L1L18 & K1_stack_addrs_c[3][0] # !L1L18 & K1_stack_addrs_c[1][0]) # !L1L07 & K1_stack_addrs_c[1][0];


--A1L221 is rtl~3509 at LC_X21_Y8_N8
--operation mode is normal

A1L221 = L1L07 & (L1L18 & K1_stack_addrs_c[1][0] # !L1L18 & K1_stack_addrs_c[2][0]) # !L1L07 & K1_stack_addrs_c[2][0];


--K1_stack_addrs_c[3][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][1] at LC_X18_Y12_N9
--operation mode is normal

K1_stack_addrs_c[3][1]_lut_out = L1L94 & A1L612 # !L1L94 & (L1L58 & A1L612 # !L1L58 & A1L331);
K1_stack_addrs_c[3][1] = DFFEA(K1_stack_addrs_c[3][1]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L602 is rtl~4376 at LC_X18_Y12_N0
--operation mode is normal

A1L602 = L1L07 & (L1L18 & K1_stack_addrs_c[3][1] # !L1L18 & K1_stack_addrs_c[1][1]) # !L1L07 & K1_stack_addrs_c[1][1];


--A1L321 is rtl~3519 at LC_X16_Y12_N0
--operation mode is normal

A1L321 = L1L07 & (L1L18 & K1_stack_addrs_c[1][1] # !L1L18 & K1_stack_addrs_c[2][1]) # !L1L07 & K1_stack_addrs_c[2][1];


--K1_stack_addrs_c[3][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][2] at LC_X19_Y11_N4
--operation mode is normal

K1_stack_addrs_c[3][2]_lut_out = L1L58 & A1L712 # !L1L58 & (L1L94 & A1L712 # !L1L94 & A1L431);
K1_stack_addrs_c[3][2] = DFFEA(K1_stack_addrs_c[3][2]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L702 is rtl~4385 at LC_X19_Y11_N6
--operation mode is normal

A1L702 = L1L18 & (L1L07 & K1_stack_addrs_c[3][2] # !L1L07 & K1_stack_addrs_c[1][2]) # !L1L18 & K1_stack_addrs_c[1][2];


--A1L421 is rtl~3529 at LC_X19_Y11_N7
--operation mode is normal

A1L421 = L1L18 & (L1L07 & K1_stack_addrs_c[1][2] # !L1L07 & K1_stack_addrs_c[2][2]) # !L1L18 & K1_stack_addrs_c[2][2];


--K1_stack_addrs_c[3][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][3] at LC_X20_Y12_N7
--operation mode is normal

K1_stack_addrs_c[3][3]_lut_out = L1L58 & A1L812 # !L1L58 & (L1L94 & A1L812 # !L1L94 & A1L531);
K1_stack_addrs_c[3][3] = DFFEA(K1_stack_addrs_c[3][3]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L802 is rtl~4394 at LC_X20_Y12_N2
--operation mode is normal

A1L802 = L1L18 & (L1L07 & K1_stack_addrs_c[3][3] # !L1L07 & K1_stack_addrs_c[1][3]) # !L1L18 & K1_stack_addrs_c[1][3];


--A1L521 is rtl~3539 at LC_X20_Y12_N5
--operation mode is normal

A1L521 = L1L18 & (L1L07 & K1_stack_addrs_c[1][3] # !L1L07 & K1_stack_addrs_c[2][3]) # !L1L18 & K1_stack_addrs_c[2][3];


--K1_stack_addrs_c[3][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][4] at LC_X21_Y10_N9
--operation mode is normal

K1_stack_addrs_c[3][4]_lut_out = L1L58 & A1L912 # !L1L58 & (L1L94 & A1L912 # !L1L94 & A1L631);
K1_stack_addrs_c[3][4] = DFFEA(K1_stack_addrs_c[3][4]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L902 is rtl~4403 at LC_X21_Y10_N1
--operation mode is normal

A1L902 = L1L18 & (L1L07 & K1_stack_addrs_c[3][4] # !L1L07 & K1_stack_addrs_c[1][4]) # !L1L18 & K1_stack_addrs_c[1][4];


--A1L621 is rtl~3549 at LC_X21_Y10_N7
--operation mode is normal

A1L621 = L1L07 & (L1L18 & K1_stack_addrs_c[1][4] # !L1L18 & K1_stack_addrs_c[2][4]) # !L1L07 & K1_stack_addrs_c[2][4];


--K1_stack_addrs_c[3][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][5] at LC_X20_Y9_N0
--operation mode is normal

K1_stack_addrs_c[3][5]_lut_out = L1L94 & A1L022 # !L1L94 & (L1L58 & A1L022 # !L1L58 & A1L731);
K1_stack_addrs_c[3][5] = DFFEA(K1_stack_addrs_c[3][5]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L012 is rtl~4412 at LC_X20_Y9_N4
--operation mode is normal

A1L012 = L1L18 & (L1L07 & K1_stack_addrs_c[3][5] # !L1L07 & K1_stack_addrs_c[1][5]) # !L1L18 & K1_stack_addrs_c[1][5];


--A1L721 is rtl~3559 at LC_X20_Y9_N7
--operation mode is normal

A1L721 = L1L18 & (L1L07 & K1_stack_addrs_c[1][5] # !L1L07 & K1_stack_addrs_c[2][5]) # !L1L18 & K1_stack_addrs_c[2][5];


--K1_stack_addrs_c[3][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][6] at LC_X19_Y9_N8
--operation mode is normal

K1_stack_addrs_c[3][6]_lut_out = L1L94 & A1L122 # !L1L94 & (L1L58 & A1L122 # !L1L58 & A1L831);
K1_stack_addrs_c[3][6] = DFFEA(K1_stack_addrs_c[3][6]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L112 is rtl~4421 at LC_X19_Y9_N0
--operation mode is normal

A1L112 = L1L07 & (L1L18 & K1_stack_addrs_c[3][6] # !L1L18 & K1_stack_addrs_c[1][6]) # !L1L07 & K1_stack_addrs_c[1][6];


--A1L821 is rtl~3569 at LC_X19_Y9_N9
--operation mode is normal

A1L821 = L1L07 & (L1L18 & K1_stack_addrs_c[1][6] # !L1L18 & K1_stack_addrs_c[2][6]) # !L1L07 & K1_stack_addrs_c[2][6];


--K1_stack_addrs_c[3][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][7] at LC_X19_Y10_N4
--operation mode is normal

K1_stack_addrs_c[3][7]_lut_out = L1L94 & A1L222 # !L1L94 & (L1L58 & A1L222 # !L1L58 & A1L931);
K1_stack_addrs_c[3][7] = DFFEA(K1_stack_addrs_c[3][7]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L212 is rtl~4430 at LC_X19_Y10_N7
--operation mode is normal

A1L212 = L1L18 & (L1L07 & K1_stack_addrs_c[3][7] # !L1L07 & K1_stack_addrs_c[1][7]) # !L1L18 & K1_stack_addrs_c[1][7];


--A1L921 is rtl~3579 at LC_X19_Y10_N5
--operation mode is normal

A1L921 = L1L18 & (L1L07 & K1_stack_addrs_c[1][7] # !L1L07 & K1_stack_addrs_c[2][7]) # !L1L18 & K1_stack_addrs_c[2][7];


--K1_stack_addrs_c[3][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][8] at LC_X17_Y8_N4
--operation mode is normal

K1_stack_addrs_c[3][8]_lut_out = L1L58 & A1L322 # !L1L58 & (L1L94 & A1L322 # !L1L94 & A1L041);
K1_stack_addrs_c[3][8] = DFFEA(K1_stack_addrs_c[3][8]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L312 is rtl~4439 at LC_X17_Y8_N7
--operation mode is normal

A1L312 = L1L07 & (L1L18 & K1_stack_addrs_c[3][8] # !L1L18 & K1_stack_addrs_c[1][8]) # !L1L07 & K1_stack_addrs_c[1][8];


--A1L031 is rtl~3589 at LC_X15_Y8_N6
--operation mode is normal

A1L031 = L1L07 & (L1L18 & K1_stack_addrs_c[1][8] # !L1L18 & K1_stack_addrs_c[2][8]) # !L1L07 & K1_stack_addrs_c[2][8];


--K1_stack_addrs_c[3][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[3][9] at LC_X20_Y11_N5
--operation mode is normal

K1_stack_addrs_c[3][9]_lut_out = L1L94 & A1L422 # !L1L94 & (L1L58 & A1L422 # !L1L58 & A1L141);
K1_stack_addrs_c[3][9] = DFFEA(K1_stack_addrs_c[3][9]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L412 is rtl~4448 at LC_X20_Y11_N0
--operation mode is normal

A1L412 = L1L18 & (L1L07 & K1_stack_addrs_c[3][9] # !L1L07 & K1_stack_addrs_c[1][9]) # !L1L18 & K1_stack_addrs_c[1][9];


--A1L131 is rtl~3599 at LC_X20_Y11_N2
--operation mode is normal

A1L131 = L1L18 & (L1L07 & K1_stack_addrs_c[1][9] # !L1L07 & K1_stack_addrs_c[2][9]) # !L1L18 & K1_stack_addrs_c[2][9];


--E1L64 is interrupt:inst3|i~575 at LC_X16_Y4_N1
--operation mode is normal

E1L64 = !N1L68 & N1L98 & F1L23 & J1L04;


--D1L041 is timer:inst2|i~279 at LC_X17_Y6_N9
--operation mode is normal

D1L041 = F1_ctrl_data_c[4] & !F1_ctrl_data_c[5] & nRESET;


--F1_ctrl_data_c[6] is ctrl8cpu:inst5|ctrl_data_c[6] at LC_X17_Y5_N2
--operation mode is normal

F1_ctrl_data_c[6]_lut_out = nRESET & (F1L01 & N1_data_ox[6] # !F1L01 & F1_ctrl_data_c[6]);
F1_ctrl_data_c[6] = DFFEA(F1_ctrl_data_c[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1_tx_uart_buf0[4] is tx_uart:inst1|tx_uart_buf0[4] at LC_X22_Y7_N5
--operation mode is normal

C1_tx_uart_buf0[4]_lut_out = nRESET & (C1L663 & N1_data_ox[4] # !C1L663 & C1_tx_uart_buf0[4]);
C1_tx_uart_buf0[4] = DFFEA(C1_tx_uart_buf0[4]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L043 is tx_uart:inst1|i~1941 at LC_X22_Y7_N0
--operation mode is normal

C1L043 = C1_tx_uart_reg[5] # !C1_tx_uart_busy & !C1_tx_uart_busy0;


--C1L453 is tx_uart:inst1|i~2232 at LC_X22_Y7_N7
--operation mode is normal

C1L453 = !C1L392 & (C1L492 & C1_tx_uart_buf0[4] # !C1L492 & C1L043);


--C1_tx_uart_reg[6] is tx_uart:inst1|tx_uart_reg[6] at LC_X22_Y6_N1
--operation mode is normal

C1_tx_uart_reg[6]_lut_out = C1L303 # C1_tx_uart_reg[6] & C1L943 # !nRESET;
C1_tx_uart_reg[6] = DFFEA(C1_tx_uart_reg[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L553 is tx_uart:inst1|i~2235 at LC_X22_Y6_N6
--operation mode is normal

C1L553 = C1L763 & (C1L383 # C1_tx_uart_reg[6]) # !C1L763 & C1L453;


--C1L203 is tx_uart:inst1|i~1642 at LC_X22_Y6_N7
--operation mode is normal

C1L203 = !C1_clk_tx & !C1_reduce_nor_9 & C1L553;


--K1_stack_addrs_c[4][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][0] at LC_X21_Y8_N6
--operation mode is normal

K1_stack_addrs_c[4][0]_lut_out = L1L94 & A1L522 # !L1L94 & (L1L58 & A1L522 # !L1L58 & A1L241);
K1_stack_addrs_c[4][0] = DFFEA(K1_stack_addrs_c[4][0]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L512 is rtl~4457 at LC_X21_Y8_N5
--operation mode is normal

A1L512 = L1L07 & (L1L18 & K1_stack_addrs_c[4][0] # !L1L18 & K1_stack_addrs_c[2][0]) # !L1L07 & K1_stack_addrs_c[2][0];


--A1L231 is rtl~3609 at LC_X21_Y8_N4
--operation mode is normal

A1L231 = L1L07 & (L1L18 & K1_stack_addrs_c[2][0] # !L1L18 & K1_stack_addrs_c[3][0]) # !L1L07 & K1_stack_addrs_c[3][0];


--K1_stack_addrs_c[4][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][1] at LC_X18_Y12_N5
--operation mode is normal

K1_stack_addrs_c[4][1]_lut_out = L1L94 & A1L622 # !L1L94 & (L1L58 & A1L622 # !L1L58 & A1L341);
K1_stack_addrs_c[4][1] = DFFEA(K1_stack_addrs_c[4][1]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L612 is rtl~4466 at LC_X18_Y12_N8
--operation mode is normal

A1L612 = L1L18 & (L1L07 & K1_stack_addrs_c[4][1] # !L1L07 & K1_stack_addrs_c[2][1]) # !L1L18 & K1_stack_addrs_c[2][1];


--A1L331 is rtl~3618 at LC_X18_Y12_N1
--operation mode is normal

A1L331 = L1L07 & (L1L18 & K1_stack_addrs_c[2][1] # !L1L18 & K1_stack_addrs_c[3][1]) # !L1L07 & K1_stack_addrs_c[3][1];


--K1_stack_addrs_c[4][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][2] at LC_X19_Y11_N1
--operation mode is normal

K1_stack_addrs_c[4][2]_lut_out = L1L58 & A1L722 # !L1L58 & (L1L94 & A1L722 # !L1L94 & A1L441);
K1_stack_addrs_c[4][2] = DFFEA(K1_stack_addrs_c[4][2]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L712 is rtl~4475 at LC_X19_Y11_N3
--operation mode is normal

A1L712 = L1L18 & (L1L07 & K1_stack_addrs_c[4][2] # !L1L07 & K1_stack_addrs_c[2][2]) # !L1L18 & K1_stack_addrs_c[2][2];


--A1L431 is rtl~3627 at LC_X19_Y11_N9
--operation mode is normal

A1L431 = L1L07 & (L1L18 & K1_stack_addrs_c[2][2] # !L1L18 & K1_stack_addrs_c[3][2]) # !L1L07 & K1_stack_addrs_c[3][2];


--K1_stack_addrs_c[4][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][3] at LC_X21_Y12_N7
--operation mode is normal

K1_stack_addrs_c[4][3]_lut_out = L1L58 & A1L822 # !L1L58 & (L1L94 & A1L822 # !L1L94 & A1L541);
K1_stack_addrs_c[4][3] = DFFEA(K1_stack_addrs_c[4][3]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L812 is rtl~4484 at LC_X20_Y12_N6
--operation mode is normal

A1L812 = L1L18 & (L1L07 & K1_stack_addrs_c[4][3] # !L1L07 & K1_stack_addrs_c[2][3]) # !L1L18 & K1_stack_addrs_c[2][3];


--A1L531 is rtl~3636 at LC_X20_Y12_N4
--operation mode is normal

A1L531 = L1L18 & (L1L07 & K1_stack_addrs_c[2][3] # !L1L07 & K1_stack_addrs_c[3][3]) # !L1L18 & K1_stack_addrs_c[3][3];


--K1_stack_addrs_c[4][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][4] at LC_X21_Y10_N6
--operation mode is normal

K1_stack_addrs_c[4][4]_lut_out = L1L58 & A1L922 # !L1L58 & (L1L94 & A1L922 # !L1L94 & A1L641);
K1_stack_addrs_c[4][4] = DFFEA(K1_stack_addrs_c[4][4]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L912 is rtl~4493 at LC_X21_Y10_N8
--operation mode is normal

A1L912 = L1L07 & (L1L18 & K1_stack_addrs_c[4][4] # !L1L18 & K1_stack_addrs_c[2][4]) # !L1L07 & K1_stack_addrs_c[2][4];


--A1L631 is rtl~3645 at LC_X21_Y10_N2
--operation mode is normal

A1L631 = L1L07 & (L1L18 & K1_stack_addrs_c[2][4] # !L1L18 & K1_stack_addrs_c[3][4]) # !L1L07 & K1_stack_addrs_c[3][4];


--K1_stack_addrs_c[4][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][5] at LC_X20_Y9_N9
--operation mode is normal

K1_stack_addrs_c[4][5]_lut_out = L1L94 & A1L032 # !L1L94 & (L1L58 & A1L032 # !L1L58 & A1L741);
K1_stack_addrs_c[4][5] = DFFEA(K1_stack_addrs_c[4][5]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L022 is rtl~4502 at LC_X20_Y9_N2
--operation mode is normal

A1L022 = L1L07 & (L1L18 & K1_stack_addrs_c[4][5] # !L1L18 & K1_stack_addrs_c[2][5]) # !L1L07 & K1_stack_addrs_c[2][5];


--A1L731 is rtl~3654 at LC_X20_Y9_N6
--operation mode is normal

A1L731 = L1L18 & (L1L07 & K1_stack_addrs_c[2][5] # !L1L07 & K1_stack_addrs_c[3][5]) # !L1L18 & K1_stack_addrs_c[3][5];


--K1_stack_addrs_c[4][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][6] at LC_X19_Y9_N5
--operation mode is normal

K1_stack_addrs_c[4][6]_lut_out = L1L94 & A1L132 # !L1L94 & (L1L58 & A1L132 # !L1L58 & A1L841);
K1_stack_addrs_c[4][6] = DFFEA(K1_stack_addrs_c[4][6]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L122 is rtl~4511 at LC_X19_Y9_N7
--operation mode is normal

A1L122 = L1L07 & (L1L18 & K1_stack_addrs_c[4][6] # !L1L18 & K1_stack_addrs_c[2][6]) # !L1L07 & K1_stack_addrs_c[2][6];


--A1L831 is rtl~3663 at LC_X19_Y9_N1
--operation mode is normal

A1L831 = L1L07 & (L1L18 & K1_stack_addrs_c[2][6] # !L1L18 & K1_stack_addrs_c[3][6]) # !L1L07 & K1_stack_addrs_c[3][6];


--K1_stack_addrs_c[4][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][7] at LC_X19_Y10_N6
--operation mode is normal

K1_stack_addrs_c[4][7]_lut_out = L1L94 & A1L232 # !L1L94 & (L1L58 & A1L232 # !L1L58 & A1L941);
K1_stack_addrs_c[4][7] = DFFEA(K1_stack_addrs_c[4][7]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L222 is rtl~4520 at LC_X19_Y10_N3
--operation mode is normal

A1L222 = L1L18 & (L1L07 & K1_stack_addrs_c[4][7] # !L1L07 & K1_stack_addrs_c[2][7]) # !L1L18 & K1_stack_addrs_c[2][7];


--A1L931 is rtl~3672 at LC_X19_Y10_N9
--operation mode is normal

A1L931 = L1L18 & (L1L07 & K1_stack_addrs_c[2][7] # !L1L07 & K1_stack_addrs_c[3][7]) # !L1L18 & K1_stack_addrs_c[3][7];


--K1_stack_addrs_c[4][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][8] at LC_X17_Y8_N5
--operation mode is normal

K1_stack_addrs_c[4][8]_lut_out = L1L58 & A1L332 # !L1L58 & (L1L94 & A1L332 # !L1L94 & A1L051);
K1_stack_addrs_c[4][8] = DFFEA(K1_stack_addrs_c[4][8]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L322 is rtl~4529 at LC_X17_Y8_N3
--operation mode is normal

A1L322 = L1L07 & (L1L18 & K1_stack_addrs_c[4][8] # !L1L18 & K1_stack_addrs_c[2][8]) # !L1L07 & K1_stack_addrs_c[2][8];


--A1L041 is rtl~3681 at LC_X17_Y8_N2
--operation mode is normal

A1L041 = L1L07 & (L1L18 & K1_stack_addrs_c[2][8] # !L1L18 & K1_stack_addrs_c[3][8]) # !L1L07 & K1_stack_addrs_c[3][8];


--K1_stack_addrs_c[4][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[4][9] at LC_X20_Y11_N7
--operation mode is normal

K1_stack_addrs_c[4][9]_lut_out = L1L94 & A1L432 # !L1L94 & (L1L58 & A1L432 # !L1L58 & A1L151);
K1_stack_addrs_c[4][9] = DFFEA(K1_stack_addrs_c[4][9]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L422 is rtl~4538 at LC_X20_Y11_N3
--operation mode is normal

A1L422 = L1L07 & (L1L18 & K1_stack_addrs_c[4][9] # !L1L18 & K1_stack_addrs_c[2][9]) # !L1L07 & K1_stack_addrs_c[2][9];


--A1L141 is rtl~3690 at LC_X20_Y11_N4
--operation mode is normal

A1L141 = L1L07 & (L1L18 & K1_stack_addrs_c[2][9] # !L1L18 & K1_stack_addrs_c[3][9]) # !L1L07 & K1_stack_addrs_c[3][9];


--C1_tx_uart_buf0[5] is tx_uart:inst1|tx_uart_buf0[5] at LC_X22_Y5_N2
--operation mode is normal

C1_tx_uart_buf0[5]_lut_out = nRESET & (C1L663 & N1_data_ox[5] # !C1L663 & C1_tx_uart_buf0[5]);
C1_tx_uart_buf0[5] = DFFEA(C1_tx_uart_buf0[5]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L143 is tx_uart:inst1|i~1950 at LC_X22_Y6_N3
--operation mode is normal

C1L143 = C1_tx_uart_reg[6] # !C1_tx_uart_busy0 & !C1_tx_uart_busy;


--C1L653 is tx_uart:inst1|i~2253 at LC_X22_Y6_N4
--operation mode is normal

C1L653 = !C1L392 & (C1L492 & C1_tx_uart_buf0[5] # !C1L492 & C1L143);


--C1_tx_uart_reg[7] is tx_uart:inst1|tx_uart_reg[7] at LC_X22_Y6_N8
--operation mode is normal

C1_tx_uart_reg[7]_lut_out = C1L403 # C1L943 & C1_tx_uart_reg[7] # !nRESET;
C1_tx_uart_reg[7] = DFFEA(C1_tx_uart_reg[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L753 is tx_uart:inst1|i~2256 at LC_X22_Y6_N5
--operation mode is normal

C1L753 = C1L763 & (C1L383 # C1_tx_uart_reg[7]) # !C1L763 & C1L653;


--C1L303 is tx_uart:inst1|i~1654 at LC_X22_Y6_N0
--operation mode is normal

C1L303 = !C1_clk_tx & !C1_reduce_nor_9 & C1L753;


--K1_stack_addrs_c[5][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][0] at LC_X20_Y8_N4
--operation mode is normal

K1_stack_addrs_c[5][0]_lut_out = L1L94 & A1L532 # !L1L94 & (L1L58 & A1L532 # !L1L58 & A1L251);
K1_stack_addrs_c[5][0] = DFFEA(K1_stack_addrs_c[5][0]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L522 is rtl~4547 at LC_X21_Y8_N1
--operation mode is normal

A1L522 = L1L07 & (L1L18 & K1_stack_addrs_c[5][0] # !L1L18 & K1_stack_addrs_c[3][0]) # !L1L07 & K1_stack_addrs_c[3][0];


--A1L241 is rtl~3699 at LC_X21_Y8_N2
--operation mode is normal

A1L241 = L1L07 & (L1L18 & K1_stack_addrs_c[3][0] # !L1L18 & K1_stack_addrs_c[4][0]) # !L1L07 & K1_stack_addrs_c[4][0];


--K1_stack_addrs_c[5][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][1] at LC_X18_Y12_N7
--operation mode is normal

K1_stack_addrs_c[5][1]_lut_out = L1L94 & A1L632 # !L1L94 & (L1L58 & A1L632 # !L1L58 & A1L351);
K1_stack_addrs_c[5][1] = DFFEA(K1_stack_addrs_c[5][1]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L622 is rtl~4556 at LC_X18_Y12_N3
--operation mode is normal

A1L622 = L1L07 & (L1L18 & K1_stack_addrs_c[5][1] # !L1L18 & K1_stack_addrs_c[3][1]) # !L1L07 & K1_stack_addrs_c[3][1];


--A1L341 is rtl~3708 at LC_X18_Y12_N4
--operation mode is normal

A1L341 = L1L07 & (L1L18 & K1_stack_addrs_c[3][1] # !L1L18 & K1_stack_addrs_c[4][1]) # !L1L07 & K1_stack_addrs_c[4][1];


--K1_stack_addrs_c[5][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][2] at LC_X19_Y12_N5
--operation mode is normal

K1_stack_addrs_c[5][2]_lut_out = L1L94 & A1L732 # !L1L94 & (L1L58 & A1L732 # !L1L58 & A1L451);
K1_stack_addrs_c[5][2] = DFFEA(K1_stack_addrs_c[5][2]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L722 is rtl~4565 at LC_X19_Y11_N8
--operation mode is normal

A1L722 = L1L18 & (L1L07 & K1_stack_addrs_c[5][2] # !L1L07 & K1_stack_addrs_c[3][2]) # !L1L18 & K1_stack_addrs_c[3][2];


--A1L441 is rtl~3717 at LC_X19_Y11_N0
--operation mode is normal

A1L441 = L1L18 & (L1L07 & K1_stack_addrs_c[3][2] # !L1L07 & K1_stack_addrs_c[4][2]) # !L1L18 & K1_stack_addrs_c[4][2];


--K1_stack_addrs_c[5][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][3] at LC_X21_Y12_N5
--operation mode is normal

K1_stack_addrs_c[5][3]_lut_out = L1L58 & A1L832 # !L1L58 & (L1L94 & A1L832 # !L1L94 & A1L551);
K1_stack_addrs_c[5][3] = DFFEA(K1_stack_addrs_c[5][3]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L822 is rtl~4574 at LC_X21_Y12_N6
--operation mode is normal

A1L822 = L1L07 & (L1L18 & K1_stack_addrs_c[5][3] # !L1L18 & K1_stack_addrs_c[3][3]) # !L1L07 & K1_stack_addrs_c[3][3];


--A1L541 is rtl~3726 at LC_X21_Y12_N8
--operation mode is normal

A1L541 = L1L07 & (L1L18 & K1_stack_addrs_c[3][3] # !L1L18 & K1_stack_addrs_c[4][3]) # !L1L07 & K1_stack_addrs_c[4][3];


--K1_stack_addrs_c[5][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][4] at LC_X21_Y9_N7
--operation mode is normal

K1_stack_addrs_c[5][4]_lut_out = L1L58 & A1L932 # !L1L58 & (L1L94 & A1L932 # !L1L94 & A1L651);
K1_stack_addrs_c[5][4] = DFFEA(K1_stack_addrs_c[5][4]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L922 is rtl~4583 at LC_X21_Y9_N5
--operation mode is normal

A1L922 = L1L07 & (L1L18 & K1_stack_addrs_c[5][4] # !L1L18 & K1_stack_addrs_c[3][4]) # !L1L07 & K1_stack_addrs_c[3][4];


--A1L641 is rtl~3735 at LC_X21_Y10_N5
--operation mode is normal

A1L641 = L1L18 & (L1L07 & K1_stack_addrs_c[3][4] # !L1L07 & K1_stack_addrs_c[4][4]) # !L1L18 & K1_stack_addrs_c[4][4];


--K1_stack_addrs_c[5][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][5] at LC_X20_Y10_N6
--operation mode is normal

K1_stack_addrs_c[5][5]_lut_out = L1L58 & A1L042 # !L1L58 & (L1L94 & A1L042 # !L1L94 & A1L751);
K1_stack_addrs_c[5][5] = DFFEA(K1_stack_addrs_c[5][5]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L032 is rtl~4592 at LC_X20_Y9_N8
--operation mode is normal

A1L032 = L1L18 & (L1L07 & K1_stack_addrs_c[5][5] # !L1L07 & K1_stack_addrs_c[3][5]) # !L1L18 & K1_stack_addrs_c[3][5];


--A1L741 is rtl~3744 at LC_X20_Y9_N1
--operation mode is normal

A1L741 = L1L18 & (L1L07 & K1_stack_addrs_c[3][5] # !L1L07 & K1_stack_addrs_c[4][5]) # !L1L18 & K1_stack_addrs_c[4][5];


--K1_stack_addrs_c[5][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][6] at LC_X19_Y8_N1
--operation mode is normal

K1_stack_addrs_c[5][6]_lut_out = L1L58 & A1L142 # !L1L58 & (L1L94 & A1L142 # !L1L94 & A1L851);
K1_stack_addrs_c[5][6] = DFFEA(K1_stack_addrs_c[5][6]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L132 is rtl~4601 at LC_X19_Y9_N6
--operation mode is normal

A1L132 = L1L07 & (L1L18 & K1_stack_addrs_c[5][6] # !L1L18 & K1_stack_addrs_c[3][6]) # !L1L07 & K1_stack_addrs_c[3][6];


--A1L841 is rtl~3753 at LC_X19_Y9_N4
--operation mode is normal

A1L841 = L1L07 & (L1L18 & K1_stack_addrs_c[3][6] # !L1L18 & K1_stack_addrs_c[4][6]) # !L1L07 & K1_stack_addrs_c[4][6];


--K1_stack_addrs_c[5][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][7] at LC_X20_Y10_N8
--operation mode is normal

K1_stack_addrs_c[5][7]_lut_out = L1L94 & A1L242 # !L1L94 & (L1L58 & A1L242 # !L1L58 & A1L951);
K1_stack_addrs_c[5][7] = DFFEA(K1_stack_addrs_c[5][7]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L232 is rtl~4610 at LC_X19_Y10_N0
--operation mode is normal

A1L232 = L1L18 & (L1L07 & K1_stack_addrs_c[5][7] # !L1L07 & K1_stack_addrs_c[3][7]) # !L1L18 & K1_stack_addrs_c[3][7];


--A1L941 is rtl~3762 at LC_X19_Y10_N8
--operation mode is normal

A1L941 = L1L18 & (L1L07 & K1_stack_addrs_c[3][7] # !L1L07 & K1_stack_addrs_c[4][7]) # !L1L18 & K1_stack_addrs_c[4][7];


--K1_stack_addrs_c[5][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][8] at LC_X17_Y8_N1
--operation mode is normal

K1_stack_addrs_c[5][8]_lut_out = L1L58 & A1L342 # !L1L58 & (L1L94 & A1L342 # !L1L94 & A1L061);
K1_stack_addrs_c[5][8] = DFFEA(K1_stack_addrs_c[5][8]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L332 is rtl~4619 at LC_X17_Y8_N6
--operation mode is normal

A1L332 = L1L07 & (L1L18 & K1_stack_addrs_c[5][8] # !L1L18 & K1_stack_addrs_c[3][8]) # !L1L07 & K1_stack_addrs_c[3][8];


--A1L051 is rtl~3771 at LC_X17_Y8_N9
--operation mode is normal

A1L051 = L1L07 & (L1L18 & K1_stack_addrs_c[3][8] # !L1L18 & K1_stack_addrs_c[4][8]) # !L1L07 & K1_stack_addrs_c[4][8];


--K1_stack_addrs_c[5][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[5][9] at LC_X20_Y10_N4
--operation mode is normal

K1_stack_addrs_c[5][9]_lut_out = L1L58 & A1L442 # !L1L58 & (L1L94 & A1L442 # !L1L94 & A1L161);
K1_stack_addrs_c[5][9] = DFFEA(K1_stack_addrs_c[5][9]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L432 is rtl~4628 at LC_X20_Y11_N6
--operation mode is normal

A1L432 = L1L18 & (L1L07 & K1_stack_addrs_c[5][9] # !L1L07 & K1_stack_addrs_c[3][9]) # !L1L18 & K1_stack_addrs_c[3][9];


--A1L151 is rtl~3780 at LC_X20_Y11_N8
--operation mode is normal

A1L151 = L1L07 & (L1L18 & K1_stack_addrs_c[3][9] # !L1L18 & K1_stack_addrs_c[4][9]) # !L1L07 & K1_stack_addrs_c[4][9];


--C1_tx_uart_buf0[6] is tx_uart:inst1|tx_uart_buf0[6] at LC_X18_Y6_N7
--operation mode is normal

C1_tx_uart_buf0[6]_lut_out = nRESET & (C1L663 & N1_data_ox[6] # !C1L663 & C1_tx_uart_buf0[6]);
C1_tx_uart_buf0[6] = DFFEA(C1_tx_uart_buf0[6]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L243 is tx_uart:inst1|i~1959 at LC_X21_Y6_N6
--operation mode is normal

C1L243 = C1_tx_uart_reg[7] # !C1_tx_uart_busy0 & !C1_tx_uart_busy;


--C1L853 is tx_uart:inst1|i~2274 at LC_X21_Y6_N7
--operation mode is normal

C1L853 = !C1L392 & (C1L492 & C1_tx_uart_buf0[6] # !C1L492 & C1L243);


--C1_tx_uart_reg[8] is tx_uart:inst1|tx_uart_reg[8] at LC_X21_Y6_N1
--operation mode is normal

C1_tx_uart_reg[8]_lut_out = C1L503 # C1_tx_uart_reg[8] & C1L943 # !nRESET;
C1_tx_uart_reg[8] = DFFEA(C1_tx_uart_reg[8]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L953 is tx_uart:inst1|i~2277 at LC_X21_Y6_N8
--operation mode is normal

C1L953 = C1L763 & (C1_tx_uart_reg[8] # C1L383) # !C1L763 & C1L853;


--C1L403 is tx_uart:inst1|i~1666 at LC_X21_Y6_N9
--operation mode is normal

C1L403 = !C1_reduce_nor_9 & !C1_clk_tx & C1L953;


--K1_stack_addrs_c[6][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][0] at LC_X20_Y8_N2
--operation mode is normal

K1_stack_addrs_c[6][0]_lut_out = L1L58 & A1L542 # !L1L58 & (L1L94 & A1L542 # !L1L94 & A1L261);
K1_stack_addrs_c[6][0] = DFFEA(K1_stack_addrs_c[6][0]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L532 is rtl~4637 at LC_X20_Y8_N3
--operation mode is normal

A1L532 = L1L18 & (L1L07 & K1_stack_addrs_c[6][0] # !L1L07 & K1_stack_addrs_c[4][0]) # !L1L18 & K1_stack_addrs_c[4][0];


--A1L251 is rtl~3789 at LC_X21_Y8_N9
--operation mode is normal

A1L251 = L1L07 & (L1L18 & K1_stack_addrs_c[4][0] # !L1L18 & K1_stack_addrs_c[5][0]) # !L1L07 & K1_stack_addrs_c[5][0];


--K1_stack_addrs_c[6][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][1] at LC_X19_Y12_N1
--operation mode is normal

K1_stack_addrs_c[6][1]_lut_out = L1L94 & A1L642 # !L1L94 & (L1L58 & A1L642 # !L1L58 & A1L361);
K1_stack_addrs_c[6][1] = DFFEA(K1_stack_addrs_c[6][1]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L632 is rtl~4646 at LC_X18_Y12_N2
--operation mode is normal

A1L632 = L1L07 & (L1L18 & K1_stack_addrs_c[6][1] # !L1L18 & K1_stack_addrs_c[4][1]) # !L1L07 & K1_stack_addrs_c[4][1];


--A1L351 is rtl~3798 at LC_X18_Y12_N6
--operation mode is normal

A1L351 = L1L07 & (L1L18 & K1_stack_addrs_c[4][1] # !L1L18 & K1_stack_addrs_c[5][1]) # !L1L07 & K1_stack_addrs_c[5][1];


--K1_stack_addrs_c[6][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][2] at LC_X19_Y12_N9
--operation mode is normal

K1_stack_addrs_c[6][2]_lut_out = L1L94 & A1L742 # !L1L94 & (L1L58 & A1L742 # !L1L58 & A1L461);
K1_stack_addrs_c[6][2] = DFFEA(K1_stack_addrs_c[6][2]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L732 is rtl~4655 at LC_X19_Y12_N6
--operation mode is normal

A1L732 = L1L18 & (L1L07 & K1_stack_addrs_c[6][2] # !L1L07 & K1_stack_addrs_c[4][2]) # !L1L18 & K1_stack_addrs_c[4][2];


--A1L451 is rtl~3807 at LC_X19_Y11_N2
--operation mode is normal

A1L451 = L1L07 & (L1L18 & K1_stack_addrs_c[4][2] # !L1L18 & K1_stack_addrs_c[5][2]) # !L1L07 & K1_stack_addrs_c[5][2];


--K1_stack_addrs_c[6][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][3] at LC_X21_Y12_N0
--operation mode is normal

K1_stack_addrs_c[6][3]_lut_out = L1L58 & A1L842 # !L1L58 & (L1L94 & A1L842 # !L1L94 & A1L561);
K1_stack_addrs_c[6][3] = DFFEA(K1_stack_addrs_c[6][3]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L832 is rtl~4664 at LC_X21_Y12_N1
--operation mode is normal

A1L832 = L1L07 & (L1L18 & K1_stack_addrs_c[6][3] # !L1L18 & K1_stack_addrs_c[4][3]) # !L1L07 & K1_stack_addrs_c[4][3];


--A1L551 is rtl~3816 at LC_X21_Y12_N9
--operation mode is normal

A1L551 = L1L07 & (L1L18 & K1_stack_addrs_c[4][3] # !L1L18 & K1_stack_addrs_c[5][3]) # !L1L07 & K1_stack_addrs_c[5][3];


--K1_stack_addrs_c[6][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][4] at LC_X21_Y9_N4
--operation mode is normal

K1_stack_addrs_c[6][4]_lut_out = L1L58 & A1L942 # !L1L58 & (L1L94 & A1L942 # !L1L94 & A1L661);
K1_stack_addrs_c[6][4] = DFFEA(K1_stack_addrs_c[6][4]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L932 is rtl~4673 at LC_X21_Y9_N6
--operation mode is normal

A1L932 = L1L07 & (L1L18 & K1_stack_addrs_c[6][4] # !L1L18 & K1_stack_addrs_c[4][4]) # !L1L07 & K1_stack_addrs_c[4][4];


--A1L651 is rtl~3825 at LC_X21_Y9_N9
--operation mode is normal

A1L651 = L1L07 & (L1L18 & K1_stack_addrs_c[4][4] # !L1L18 & K1_stack_addrs_c[5][4]) # !L1L07 & K1_stack_addrs_c[5][4];


--K1_stack_addrs_c[6][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][5] at LC_X21_Y11_N4
--operation mode is normal

K1_stack_addrs_c[6][5]_lut_out = L1L94 & A1L052 # !L1L94 & (L1L58 & A1L052 # !L1L58 & A1L761);
K1_stack_addrs_c[6][5] = DFFEA(K1_stack_addrs_c[6][5]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L042 is rtl~4682 at LC_X20_Y10_N5
--operation mode is normal

A1L042 = L1L18 & (L1L07 & K1_stack_addrs_c[6][5] # !L1L07 & K1_stack_addrs_c[4][5]) # !L1L18 & K1_stack_addrs_c[4][5];


--A1L751 is rtl~3834 at LC_X20_Y9_N3
--operation mode is normal

A1L751 = L1L07 & (L1L18 & K1_stack_addrs_c[4][5] # !L1L18 & K1_stack_addrs_c[5][5]) # !L1L07 & K1_stack_addrs_c[5][5];


--K1_stack_addrs_c[6][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][6] at LC_X19_Y8_N5
--operation mode is normal

K1_stack_addrs_c[6][6]_lut_out = L1L58 & A1L152 # !L1L58 & (L1L94 & A1L152 # !L1L94 & A1L861);
K1_stack_addrs_c[6][6] = DFFEA(K1_stack_addrs_c[6][6]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L142 is rtl~4691 at LC_X19_Y8_N0
--operation mode is normal

A1L142 = L1L07 & (L1L18 & K1_stack_addrs_c[6][6] # !L1L18 & K1_stack_addrs_c[4][6]) # !L1L07 & K1_stack_addrs_c[4][6];


--A1L851 is rtl~3843 at LC_X19_Y8_N9
--operation mode is normal

A1L851 = L1L07 & (L1L18 & K1_stack_addrs_c[4][6] # !L1L18 & K1_stack_addrs_c[5][6]) # !L1L07 & K1_stack_addrs_c[5][6];


--K1_stack_addrs_c[6][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][7] at LC_X19_Y8_N3
--operation mode is normal

K1_stack_addrs_c[6][7]_lut_out = L1L58 & A1L252 # !L1L58 & (L1L94 & A1L252 # !L1L94 & A1L961);
K1_stack_addrs_c[6][7] = DFFEA(K1_stack_addrs_c[6][7]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L242 is rtl~4700 at LC_X19_Y10_N1
--operation mode is normal

A1L242 = L1L18 & (L1L07 & K1_stack_addrs_c[6][7] # !L1L07 & K1_stack_addrs_c[4][7]) # !L1L18 & K1_stack_addrs_c[4][7];


--A1L951 is rtl~3852 at LC_X20_Y10_N7
--operation mode is normal

A1L951 = L1L18 & (L1L07 & K1_stack_addrs_c[4][7] # !L1L07 & K1_stack_addrs_c[5][7]) # !L1L18 & K1_stack_addrs_c[5][7];


--K1_stack_addrs_c[6][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][8] at LC_X20_Y8_N7
--operation mode is normal

K1_stack_addrs_c[6][8]_lut_out = L1L58 & A1L352 # !L1L58 & (L1L94 & A1L352 # !L1L94 & A1L071);
K1_stack_addrs_c[6][8] = DFFEA(K1_stack_addrs_c[6][8]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L342 is rtl~4709 at LC_X17_Y8_N0
--operation mode is normal

A1L342 = L1L07 & (L1L18 & K1_stack_addrs_c[6][8] # !L1L18 & K1_stack_addrs_c[4][8]) # !L1L07 & K1_stack_addrs_c[4][8];


--A1L061 is rtl~3861 at LC_X17_Y8_N8
--operation mode is normal

A1L061 = L1L07 & (L1L18 & K1_stack_addrs_c[4][8] # !L1L18 & K1_stack_addrs_c[5][8]) # !L1L07 & K1_stack_addrs_c[5][8];


--K1_stack_addrs_c[6][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[6][9] at LC_X20_Y10_N1
--operation mode is normal

K1_stack_addrs_c[6][9]_lut_out = L1L94 & A1L452 # !L1L94 & (L1L58 & A1L452 # !L1L58 & A1L171);
K1_stack_addrs_c[6][9] = DFFEA(K1_stack_addrs_c[6][9]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L442 is rtl~4718 at LC_X21_Y11_N5
--operation mode is normal

A1L442 = L1L07 & (L1L18 & K1_stack_addrs_c[6][9] # !L1L18 & K1_stack_addrs_c[4][9]) # !L1L07 & K1_stack_addrs_c[4][9];


--A1L161 is rtl~3870 at LC_X20_Y11_N1
--operation mode is normal

A1L161 = L1L07 & (L1L18 & K1_stack_addrs_c[4][9] # !L1L18 & K1_stack_addrs_c[5][9]) # !L1L07 & K1_stack_addrs_c[5][9];


--C1_tx_uart_buf0[7] is tx_uart:inst1|tx_uart_buf0[7] at LC_X17_Y6_N0
--operation mode is normal

C1_tx_uart_buf0[7]_lut_out = nRESET & (C1L663 & N1_data_ox[7] # !C1L663 & C1_tx_uart_buf0[7]);
C1_tx_uart_buf0[7] = DFFEA(C1_tx_uart_buf0[7]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L343 is tx_uart:inst1|i~1968 at LC_X21_Y6_N3
--operation mode is normal

C1L343 = C1_tx_uart_reg[8] # !C1_tx_uart_busy0 & !C1_tx_uart_busy;


--C1L063 is tx_uart:inst1|i~2295 at LC_X21_Y6_N4
--operation mode is normal

C1L063 = !C1L392 & (C1L492 & C1_tx_uart_buf0[7] # !C1L492 & C1L343);


--C1_tx_uart_reg[9] is tx_uart:inst1|tx_uart_reg[9] at LC_X22_Y4_N2
--operation mode is normal

C1_tx_uart_reg[9]_lut_out = C1L263 # C1_tx_uart_reg[9] & C1L463 # !nRESET;
C1_tx_uart_reg[9] = DFFEA(C1_tx_uart_reg[9]_lut_out, GLOBAL(UCLK), VCC, , , );


--C1L163 is tx_uart:inst1|i~2298 at LC_X21_Y6_N5
--operation mode is normal

C1L163 = C1L763 & (C1_tx_uart_reg[9] # C1L383) # !C1L763 & C1L063;


--C1L503 is tx_uart:inst1|i~1678 at LC_X21_Y6_N0
--operation mode is normal

C1L503 = !C1_reduce_nor_9 & !C1_clk_tx & C1L163;


--K1_stack_addrs_c[7][0] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][0] at LC_X20_Y8_N1
--operation mode is normal

K1_stack_addrs_c[7][0]_lut_out = L1L38 & K1_stack_addrs_c[6][0] & !K1L731 # !L1L38 & (K1L731 & K1_stack_addrs_c[6][0] # !K1L731 & K1_stack_addrs_c[7][0]);
K1_stack_addrs_c[7][0] = DFFEA(K1_stack_addrs_c[7][0]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L542 is rtl~4727 at LC_X20_Y8_N5
--operation mode is normal

A1L542 = L1L18 & (L1L07 & K1_stack_addrs_c[7][0] # !L1L07 & K1_stack_addrs_c[5][0]) # !L1L18 & K1_stack_addrs_c[5][0];


--A1L261 is rtl~3879 at LC_X20_Y8_N8
--operation mode is normal

A1L261 = L1L18 & (L1L07 & K1_stack_addrs_c[5][0] # !L1L07 & K1_stack_addrs_c[6][0]) # !L1L18 & K1_stack_addrs_c[6][0];


--K1_stack_addrs_c[7][1] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][1] at LC_X19_Y12_N2
--operation mode is normal

K1_stack_addrs_c[7][1]_lut_out = L1L38 & !K1L731 & K1_stack_addrs_c[6][1] # !L1L38 & (K1L731 & K1_stack_addrs_c[6][1] # !K1L731 & K1_stack_addrs_c[7][1]);
K1_stack_addrs_c[7][1] = DFFEA(K1_stack_addrs_c[7][1]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L642 is rtl~4737 at LC_X19_Y12_N0
--operation mode is normal

A1L642 = L1L07 & (L1L18 & K1_stack_addrs_c[7][1] # !L1L18 & K1_stack_addrs_c[5][1]) # !L1L07 & K1_stack_addrs_c[5][1];


--A1L361 is rtl~3888 at LC_X19_Y12_N4
--operation mode is normal

A1L361 = L1L18 & (L1L07 & K1_stack_addrs_c[5][1] # !L1L07 & K1_stack_addrs_c[6][1]) # !L1L18 & K1_stack_addrs_c[6][1];


--K1_stack_addrs_c[7][2] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][2] at LC_X19_Y12_N7
--operation mode is normal

K1_stack_addrs_c[7][2]_lut_out = L1L38 & K1_stack_addrs_c[6][2] & !K1L731 # !L1L38 & (K1L731 & K1_stack_addrs_c[6][2] # !K1L731 & K1_stack_addrs_c[7][2]);
K1_stack_addrs_c[7][2] = DFFEA(K1_stack_addrs_c[7][2]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L742 is rtl~4747 at LC_X19_Y12_N8
--operation mode is normal

A1L742 = L1L18 & (L1L07 & K1_stack_addrs_c[7][2] # !L1L07 & K1_stack_addrs_c[5][2]) # !L1L18 & K1_stack_addrs_c[5][2];


--A1L461 is rtl~3897 at LC_X19_Y12_N3
--operation mode is normal

A1L461 = L1L18 & (L1L07 & K1_stack_addrs_c[5][2] # !L1L07 & K1_stack_addrs_c[6][2]) # !L1L18 & K1_stack_addrs_c[6][2];


--K1_stack_addrs_c[7][3] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][3] at LC_X21_Y12_N2
--operation mode is normal

K1_stack_addrs_c[7][3]_lut_out = K1L731 & K1_stack_addrs_c[6][3] & !L1L38 # !K1L731 & (L1L38 & K1_stack_addrs_c[6][3] # !L1L38 & K1_stack_addrs_c[7][3]);
K1_stack_addrs_c[7][3] = DFFEA(K1_stack_addrs_c[7][3]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L842 is rtl~4757 at LC_X21_Y12_N3
--operation mode is normal

A1L842 = L1L07 & (L1L18 & K1_stack_addrs_c[7][3] # !L1L18 & K1_stack_addrs_c[5][3]) # !L1L07 & K1_stack_addrs_c[5][3];


--A1L561 is rtl~3906 at LC_X21_Y12_N4
--operation mode is normal

A1L561 = L1L07 & (L1L18 & K1_stack_addrs_c[5][3] # !L1L18 & K1_stack_addrs_c[6][3]) # !L1L07 & K1_stack_addrs_c[6][3];


--K1_stack_addrs_c[7][4] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][4] at LC_X21_Y9_N8
--operation mode is normal

K1_stack_addrs_c[7][4]_lut_out = L1L38 & K1_stack_addrs_c[6][4] & !K1L731 # !L1L38 & (K1L731 & K1_stack_addrs_c[6][4] # !K1L731 & K1_stack_addrs_c[7][4]);
K1_stack_addrs_c[7][4] = DFFEA(K1_stack_addrs_c[7][4]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L942 is rtl~4767 at LC_X21_Y9_N3
--operation mode is normal

A1L942 = L1L07 & (L1L18 & K1_stack_addrs_c[7][4] # !L1L18 & K1_stack_addrs_c[5][4]) # !L1L07 & K1_stack_addrs_c[5][4];


--A1L661 is rtl~3915 at LC_X21_Y9_N2
--operation mode is normal

A1L661 = L1L07 & (L1L18 & K1_stack_addrs_c[5][4] # !L1L18 & K1_stack_addrs_c[6][4]) # !L1L07 & K1_stack_addrs_c[6][4];


--K1_stack_addrs_c[7][5] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][5] at LC_X21_Y11_N8
--operation mode is normal

K1_stack_addrs_c[7][5]_lut_out = K1L731 & K1_stack_addrs_c[6][5] & !L1L38 # !K1L731 & (L1L38 & K1_stack_addrs_c[6][5] # !L1L38 & K1_stack_addrs_c[7][5]);
K1_stack_addrs_c[7][5] = DFFEA(K1_stack_addrs_c[7][5]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L052 is rtl~4777 at LC_X21_Y11_N3
--operation mode is normal

A1L052 = L1L07 & (L1L18 & K1_stack_addrs_c[7][5] # !L1L18 & K1_stack_addrs_c[5][5]) # !L1L07 & K1_stack_addrs_c[5][5];


--A1L761 is rtl~3924 at LC_X21_Y11_N7
--operation mode is normal

A1L761 = L1L07 & (L1L18 & K1_stack_addrs_c[5][5] # !L1L18 & K1_stack_addrs_c[6][5]) # !L1L07 & K1_stack_addrs_c[6][5];


--K1_stack_addrs_c[7][6] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][6] at LC_X19_Y8_N7
--operation mode is normal

K1_stack_addrs_c[7][6]_lut_out = L1L38 & K1_stack_addrs_c[6][6] & !K1L731 # !L1L38 & (K1L731 & K1_stack_addrs_c[6][6] # !K1L731 & K1_stack_addrs_c[7][6]);
K1_stack_addrs_c[7][6] = DFFEA(K1_stack_addrs_c[7][6]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L152 is rtl~4787 at LC_X19_Y8_N4
--operation mode is normal

A1L152 = L1L18 & (L1L07 & K1_stack_addrs_c[7][6] # !L1L07 & K1_stack_addrs_c[5][6]) # !L1L18 & K1_stack_addrs_c[5][6];


--A1L861 is rtl~3933 at LC_X19_Y8_N6
--operation mode is normal

A1L861 = L1L07 & (L1L18 & K1_stack_addrs_c[5][6] # !L1L18 & K1_stack_addrs_c[6][6]) # !L1L07 & K1_stack_addrs_c[6][6];


--K1_stack_addrs_c[7][7] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][7] at LC_X19_Y9_N2
--operation mode is normal

K1_stack_addrs_c[7][7]_lut_out = K1L731 & K1_stack_addrs_c[6][7] & !L1L38 # !K1L731 & (L1L38 & K1_stack_addrs_c[6][7] # !L1L38 & K1_stack_addrs_c[7][7]);
K1_stack_addrs_c[7][7] = DFFEA(K1_stack_addrs_c[7][7]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L252 is rtl~4797 at LC_X19_Y8_N2
--operation mode is normal

A1L252 = L1L07 & (L1L18 & K1_stack_addrs_c[7][7] # !L1L18 & K1_stack_addrs_c[5][7]) # !L1L07 & K1_stack_addrs_c[5][7];


--A1L961 is rtl~3942 at LC_X19_Y8_N8
--operation mode is normal

A1L961 = L1L07 & (L1L18 & K1_stack_addrs_c[5][7] # !L1L18 & K1_stack_addrs_c[6][7]) # !L1L07 & K1_stack_addrs_c[6][7];


--K1_stack_addrs_c[7][8] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][8] at LC_X20_Y8_N0
--operation mode is normal

K1_stack_addrs_c[7][8]_lut_out = K1L731 & K1_stack_addrs_c[6][8] & !L1L38 # !K1L731 & (L1L38 & K1_stack_addrs_c[6][8] # !L1L38 & K1_stack_addrs_c[7][8]);
K1_stack_addrs_c[7][8] = DFFEA(K1_stack_addrs_c[7][8]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L352 is rtl~4807 at LC_X20_Y8_N6
--operation mode is normal

A1L352 = L1L18 & (L1L07 & K1_stack_addrs_c[7][8] # !L1L07 & K1_stack_addrs_c[5][8]) # !L1L18 & K1_stack_addrs_c[5][8];


--A1L071 is rtl~3951 at LC_X20_Y8_N9
--operation mode is normal

A1L071 = L1L18 & (L1L07 & K1_stack_addrs_c[5][8] # !L1L07 & K1_stack_addrs_c[6][8]) # !L1L18 & K1_stack_addrs_c[6][8];


--K1_stack_addrs_c[7][9] is cpu:inst|cpu_iu:I1|stack_addrs_c[7][9] at LC_X21_Y10_N4
--operation mode is normal

K1_stack_addrs_c[7][9]_lut_out = L1L38 & K1_stack_addrs_c[6][9] & !K1L731 # !L1L38 & (K1L731 & K1_stack_addrs_c[6][9] # !K1L731 & K1_stack_addrs_c[7][9]);
K1_stack_addrs_c[7][9] = DFFEA(K1_stack_addrs_c[7][9]_lut_out, GLOBAL(UCLK), VCC, K1L851, , );


--A1L452 is rtl~4817 at LC_X20_Y10_N9
--operation mode is normal

A1L452 = L1L18 & (L1L07 & K1_stack_addrs_c[7][9] # !L1L07 & K1_stack_addrs_c[5][9]) # !L1L18 & K1_stack_addrs_c[5][9];


--A1L171 is rtl~3960 at LC_X20_Y10_N0
--operation mode is normal

A1L171 = L1L18 & (L1L07 & K1_stack_addrs_c[5][9] # !L1L07 & K1_stack_addrs_c[6][9]) # !L1L18 & K1_stack_addrs_c[6][9];


--C1L263 is tx_uart:inst1|i~2329 at LC_X22_Y4_N1
--operation mode is normal

C1L263 = C1L563 & (C1L763 & C1L383 # !C1L763 & C1L483);


--K1L731 is cpu:inst|cpu_iu:I1|Mux_110_rtl_1~0 at LC_X18_Y11_N7
--operation mode is normal

K1L731 = L1L18 & (L1L96 # !L1L94 & L1L67);


--C1L683 is tx_uart:inst1|i~9076 at LC_X22_Y3_N5
--operation mode is normal

C1L683 = C1_tx_uart_busy & !C1L383 & !C1_tx_bit_count[31];


--L1L29 is cpu:inst|cpu_cu:I2|re~94 at LC_X10_Y11_N6
--operation mode is normal

L1L29 = P1_q_a[2] # P1_q_a[1] # L1L52 # !L1L95;


--C1L783 is tx_uart:inst1|i~9078 at LC_X22_Y3_N1
--operation mode is normal

C1L783 = C1_tx_uart_busy & (C1_tx_bit_count[31] # !C1L383) # !C1_tx_uart_busy & C1_tx_uart_busy0;


--C1L883 is tx_uart:inst1|i~9092 at LC_X19_Y4_N5
--operation mode is normal

C1L883 = !C1_tx_bit_count[27] & !C1_tx_bit_count[24] & C1L983 & !C1_tx_bit_count[25];


--C1L983 is tx_uart:inst1|i~9096 at LC_X19_Y2_N5
--operation mode is normal

C1L983 = !C1_tx_bit_count[26] & C1L093 & !C1_tx_bit_count[28] & !C1_tx_bit_count[29];


--C1L093 is tx_uart:inst1|i~9100 at LC_X21_Y5_N5
--operation mode is normal

C1L093 = !C1_tx_bit_count[30] & !C1_tx_bit_count[3] & (C1_tx_uart_busy # !C1_tx_uart_busy0);


--L1L46 is cpu:inst|cpu_cu:I2|Mux_47_rtl_4~10 at LC_X10_Y11_N3
--operation mode is normal

L1L46 = P1_q_a[6] & (P1_q_a[5] & !P1_q_a[7] & !P1_q_a[4] # !P1_q_a[5] & P1_q_a[4]) # !P1_q_a[6] & P1_q_a[5] & (!P1_q_a[4] # !P1_q_a[7]);


--L1L56 is cpu:inst|cpu_cu:I2|Mux_48_rtl_4~10 at LC_X12_Y11_N2
--operation mode is normal

L1L56 = P1_q_a[7] & !P1_q_a[5] & (P1_q_a[4] $ P1_q_a[6]) # !P1_q_a[7] & P1_q_a[4] & (!P1_q_a[5] # !P1_q_a[6]);


--nRESET is nRESET at Pin_78
--operation mode is input

nRESET = INPUT();


--UCLK is UCLK at Pin_10
--operation mode is input

UCLK = INPUT();


--IN_INT[2] is IN_INT[2] at Pin_70
--operation mode is input

IN_INT[2] = INPUT();


--IN_INT[3] is IN_INT[3] at Pin_29
--operation mode is input

IN_INT[3] = INPUT();


--IN_INT[4] is IN_INT[4] at Pin_79
--operation mode is input

IN_INT[4] = INPUT();


--IN_INT[0] is IN_INT[0] at Pin_73
--operation mode is input

IN_INT[0] = INPUT();


--IN_INT[1] is IN_INT[1] at Pin_98
--operation mode is input

IN_INT[1] = INPUT();


--IN_INT[5] is IN_INT[5] at Pin_50
--operation mode is input

IN_INT[5] = INPUT();


--TXD is TXD at Pin_52
--operation mode is output

TXD = OUTPUT(C1_tx_uart_reg[0]);


--A1L81 is PORTA~0 at Pin_89
--operation mode is bidir

A1L81 = PORTA[7];

--PORTA[7] is PORTA[7] at Pin_89
--operation mode is bidir

PORTA[7]_tri_out = TRI(J1L8Q, J1L33Q);
PORTA[7] = BIDIR(PORTA[7]_tri_out);


--A1L91 is PORTA~1 at Pin_41
--operation mode is bidir

A1L91 = PORTA[6];

--PORTA[6] is PORTA[6] at Pin_41
--operation mode is bidir

PORTA[6]_tri_out = TRI(J1L7Q, J1L33Q);
PORTA[6] = BIDIR(PORTA[6]_tri_out);


--A1L02 is PORTA~2 at Pin_57
--operation mode is bidir

A1L02 = PORTA[5];

--PORTA[5] is PORTA[5] at Pin_57
--operation mode is bidir

PORTA[5]_tri_out = TRI(J1L6Q, J1L33Q);
PORTA[5] = BIDIR(PORTA[5]_tri_out);


--A1L12 is PORTA~3 at Pin_92
--operation mode is bidir

A1L12 = PORTA[4];

--PORTA[4] is PORTA[4] at Pin_92
--operation mode is bidir

PORTA[4]_tri_out = TRI(J1L5Q, J1L33Q);
PORTA[4] = BIDIR(PORTA[4]_tri_out);


--A1L22 is PORTA~4 at Pin_34
--operation mode is bidir

A1L22 = PORTA[3];

--PORTA[3] is PORTA[3] at Pin_34
--operation mode is bidir

PORTA[3]_tri_out = TRI(J1L4Q, J1L33Q);
PORTA[3] = BIDIR(PORTA[3]_tri_out);


--A1L32 is PORTA~5 at Pin_84
--operation mode is bidir

A1L32 = PORTA[2];

--PORTA[2] is PORTA[2] at Pin_84
--operation mode is bidir

PORTA[2]_tri_out = TRI(J1L3Q, J1L33Q);
PORTA[2] = BIDIR(PORTA[2]_tri_out);


--A1L42 is PORTA~6 at Pin_91
--operation mode is bidir

A1L42 = PORTA[1];

--PORTA[1] is PORTA[1] at Pin_91
--operation mode is bidir

PORTA[1]_tri_out = TRI(J1L2Q, J1L33Q);
PORTA[1] = BIDIR(PORTA[1]_tri_out);


--A1L52 is PORTA~7 at Pin_65
--operation mode is bidir

A1L52 = PORTA[0];

--PORTA[0] is PORTA[0] at Pin_65
--operation mode is bidir

PORTA[0]_tri_out = TRI(J1L1Q, J1L33Q);
PORTA[0] = BIDIR(PORTA[0]_tri_out);


--A1L53 is PORTB~0 at Pin_87
--operation mode is bidir

A1L53 = PORTB[7];

--PORTB[7] is PORTB[7] at Pin_87
--operation mode is bidir

PORTB[7]_tri_out = TRI(J1L61Q, J1L43Q);
PORTB[7] = BIDIR(PORTB[7]_tri_out);


--A1L63 is PORTB~1 at Pin_39
--operation mode is bidir

A1L63 = PORTB[6];

--PORTB[6] is PORTB[6] at Pin_39
--operation mode is bidir

PORTB[6]_tri_out = TRI(J1L51Q, J1L43Q);
PORTB[6] = BIDIR(PORTB[6]_tri_out);


--A1L73 is PORTB~2 at Pin_55
--operation mode is bidir

A1L73 = PORTB[5];

--PORTB[5] is PORTB[5] at Pin_55
--operation mode is bidir

PORTB[5]_tri_out = TRI(J1L41Q, J1L43Q);
PORTB[5] = BIDIR(PORTB[5]_tri_out);


--A1L83 is PORTB~3 at Pin_68
--operation mode is bidir

A1L83 = PORTB[4];

--PORTB[4] is PORTB[4] at Pin_68
--operation mode is bidir

PORTB[4]_tri_out = TRI(J1L31Q, J1L43Q);
PORTB[4] = BIDIR(PORTB[4]_tri_out);


--A1L93 is PORTB~4 at Pin_37
--operation mode is bidir

A1L93 = PORTB[3];

--PORTB[3] is PORTB[3] at Pin_37
--operation mode is bidir

PORTB[3]_tri_out = TRI(J1L21Q, J1L43Q);
PORTB[3] = BIDIR(PORTB[3]_tri_out);


--A1L04 is PORTB~5 at Pin_86
--operation mode is bidir

A1L04 = PORTB[2];

--PORTB[2] is PORTB[2] at Pin_86
--operation mode is bidir

PORTB[2]_tri_out = TRI(J1L11Q, J1L43Q);
PORTB[2] = BIDIR(PORTB[2]_tri_out);


--A1L14 is PORTB~6 at Pin_72
--operation mode is bidir

A1L14 = PORTB[1];

--PORTB[1] is PORTB[1] at Pin_72
--operation mode is bidir

PORTB[1]_tri_out = TRI(J1L01Q, J1L43Q);
PORTB[1] = BIDIR(PORTB[1]_tri_out);


--A1L24 is PORTB~7 at Pin_56
--operation mode is bidir

A1L24 = PORTB[0];

--PORTB[0] is PORTB[0] at Pin_56
--operation mode is bidir

PORTB[0]_tri_out = TRI(J1L9Q, J1L43Q);
PORTB[0] = BIDIR(PORTB[0]_tri_out);


--A1L25 is PORTC~0 at Pin_88
--operation mode is bidir

A1L25 = PORTC[7];

--PORTC[7] is PORTC[7] at Pin_88
--operation mode is bidir

PORTC[7]_tri_out = TRI(J1L42Q, J1L53Q);
PORTC[7] = BIDIR(PORTC[7]_tri_out);


--A1L35 is PORTC~1 at Pin_85
--operation mode is bidir

A1L35 = PORTC[6];

--PORTC[6] is PORTC[6] at Pin_85
--operation mode is bidir

PORTC[6]_tri_out = TRI(J1L32Q, J1L53Q);
PORTC[6] = BIDIR(PORTC[6]_tri_out);


--A1L45 is PORTC~2 at Pin_48
--operation mode is bidir

A1L45 = PORTC[5];

--PORTC[5] is PORTC[5] at Pin_48
--operation mode is bidir

PORTC[5]_tri_out = TRI(J1L22Q, J1L53Q);
PORTC[5] = BIDIR(PORTC[5]_tri_out);


--A1L55 is PORTC~3 at Pin_90
--operation mode is bidir

A1L55 = PORTC[4];

--PORTC[4] is PORTC[4] at Pin_90
--operation mode is bidir

PORTC[4]_tri_out = TRI(J1L12Q, J1L53Q);
PORTC[4] = BIDIR(PORTC[4]_tri_out);


--A1L65 is PORTC~4 at Pin_35
--operation mode is bidir

A1L65 = PORTC[3];

--PORTC[3] is PORTC[3] at Pin_35
--operation mode is bidir

PORTC[3]_tri_out = TRI(J1L02Q, J1L53Q);
PORTC[3] = BIDIR(PORTC[3]_tri_out);


--A1L75 is PORTC~5 at Pin_40
--operation mode is bidir

A1L75 = PORTC[2];

--PORTC[2] is PORTC[2] at Pin_40
--operation mode is bidir

PORTC[2]_tri_out = TRI(J1L91Q, J1L53Q);
PORTC[2] = BIDIR(PORTC[2]_tri_out);


--A1L85 is PORTC~6 at Pin_28
--operation mode is bidir

A1L85 = PORTC[1];

--PORTC[1] is PORTC[1] at Pin_28
--operation mode is bidir

PORTC[1]_tri_out = TRI(J1L81Q, J1L53Q);
PORTC[1] = BIDIR(PORTC[1]_tri_out);


--A1L95 is PORTC~7 at Pin_47
--operation mode is bidir

A1L95 = PORTC[0];

--PORTC[0] is PORTC[0] at Pin_47
--operation mode is bidir

PORTC[0]_tri_out = TRI(J1L71Q, J1L53Q);
PORTC[0] = BIDIR(PORTC[0]_tri_out);


--A1L96 is PORTD~0 at Pin_38
--operation mode is bidir

A1L96 = PORTD[7];

--PORTD[7] is PORTD[7] at Pin_38
--operation mode is bidir

PORTD[7]_tri_out = TRI(J1L23Q, J1L63Q);
PORTD[7] = BIDIR(PORTD[7]_tri_out);


--A1L07 is PORTD~1 at Pin_42
--operation mode is bidir

A1L07 = PORTD[6];

--PORTD[6] is PORTD[6] at Pin_42
--operation mode is bidir

PORTD[6]_tri_out = TRI(J1L13Q, J1L63Q);
PORTD[6] = BIDIR(PORTD[6]_tri_out);


--A1L17 is PORTD~2 at Pin_54
--operation mode is bidir

A1L17 = PORTD[5];

--PORTD[5] is PORTD[5] at Pin_54
--operation mode is bidir

PORTD[5]_tri_out = TRI(J1L03Q, J1L63Q);
PORTD[5] = BIDIR(PORTD[5]_tri_out);


--A1L27 is PORTD~3 at Pin_69
--operation mode is bidir

A1L27 = PORTD[4];

--PORTD[4] is PORTD[4] at Pin_69
--operation mode is bidir

PORTD[4]_tri_out = TRI(J1L92Q, J1L63Q);
PORTD[4] = BIDIR(PORTD[4]_tri_out);


--A1L37 is PORTD~4 at Pin_36
--operation mode is bidir

A1L37 = PORTD[3];

--PORTD[3] is PORTD[3] at Pin_36
--operation mode is bidir

PORTD[3]_tri_out = TRI(J1L82Q, J1L63Q);
PORTD[3] = BIDIR(PORTD[3]_tri_out);


--A1L47 is PORTD~5 at Pin_49
--operation mode is bidir

A1L47 = PORTD[2];

--PORTD[2] is PORTD[2] at Pin_49
--operation mode is bidir

PORTD[2]_tri_out = TRI(J1L72Q, J1L63Q);
PORTD[2] = BIDIR(PORTD[2]_tri_out);


--A1L57 is PORTD~6 at Pin_71
--operation mode is bidir

A1L57 = PORTD[1];

--PORTD[1] is PORTD[1] at Pin_71
--operation mode is bidir

PORTD[1]_tri_out = TRI(J1L62Q, J1L63Q);
PORTD[1] = BIDIR(PORTD[1]_tri_out);


--A1L67 is PORTD~7 at Pin_53
--operation mode is bidir

A1L67 = PORTD[0];

--PORTD[0] is PORTD[0] at Pin_53
--operation mode is bidir

PORTD[0]_tri_out = TRI(J1L52Q, J1L63Q);
PORTD[0] = BIDIR(PORTD[0]_tri_out);


