{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756314572937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756314572938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 22:39:32 2025 " "Processing started: Wed Aug 27 22:39:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756314572938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756314572938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequence_detector -c sequence_detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequence_detector -c sequence_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756314572938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756314573152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756314573152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital designs/state_machine/state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file /digital designs/state_machine/state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../state_machine/state_machine.sv" "" { Text "E:/digital designs/state_machine/state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756314579172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756314579172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sequence_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector " "Found entity 1: sequence_detector" {  } { { "sequence_detector.sv" "" { Text "E:/digital designs/sequence_data/sequence_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756314579172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756314579172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sequence_detector " "Elaborating entity \"sequence_detector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756314579188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sequence_detector.sv(33) " "Verilog HDL assignment warning at sequence_detector.sv(33): truncated value with size 32 to match size of target (6)" {  } { { "sequence_detector.sv" "" { Text "E:/digital designs/sequence_data/sequence_detector.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756314579189 "|sequence_detector"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "detect sequence_detector.sv(24) " "Verilog HDL Always Construct warning at sequence_detector.sv(24): inferring latch(es) for variable \"detect\", which holds its previous value in one or more paths through the always construct" {  } { { "sequence_detector.sv" "" { Text "E:/digital designs/sequence_data/sequence_detector.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756314579189 "|sequence_detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detect sequence_detector.sv(24) " "Inferred latch for \"detect\" at sequence_detector.sv(24)" {  } { { "sequence_detector.sv" "" { Text "E:/digital designs/sequence_data/sequence_detector.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756314579191 "|sequence_detector"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "detect sequence_detector.sv(22) " "Can't resolve multiple constant drivers for net \"detect\" at sequence_detector.sv(22)" {  } { { "sequence_detector.sv" "" { Text "E:/digital designs/sequence_data/sequence_detector.sv" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756314579191 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "sequence_detector.sv(24) " "Constant driver at sequence_detector.sv(24)" {  } { { "sequence_detector.sv" "" { Text "E:/digital designs/sequence_data/sequence_detector.sv" 24 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756314579191 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756314579191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756314579240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 27 22:39:39 2025 " "Processing ended: Wed Aug 27 22:39:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756314579240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756314579240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756314579240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756314579240 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756314579850 ""}
