<?xml version="1.0"?>
<!DOCTYPE target SYSTEM "gdb-target.dtd">
<target>
    <architecture>riscv:rv64</architecture>
    <feature name="org.gnu.gdb.riscv.cpu">
        <reg name="zero" bitsize="64" type="int"/>
        <reg name="ra" bitsize="64" type="code_ptr"/>
        <reg name="sp" bitsize="64" type="data_ptr"/>
        <reg name="gp" bitsize="64" type="data_ptr"/>
        <reg name="tp" bitsize="64" type="data_ptr"/>
        <reg name="t0" bitsize="64" type="int"/>
        <reg name="t1" bitsize="64" type="int"/>
        <reg name="t2" bitsize="64" type="int"/>
        <reg name="fp" bitsize="64" type="data_ptr"/>
        <reg name="s1" bitsize="64" type="int"/>
        <reg name="a0" bitsize="64" type="int"/>
        <reg name="a1" bitsize="64" type="int"/>
        <reg name="a2" bitsize="64" type="int"/>
        <reg name="a3" bitsize="64" type="int"/>
        <reg name="a4" bitsize="64" type="int"/>
        <reg name="a5" bitsize="64" type="int"/>
        <reg name="a6" bitsize="64" type="int"/>
        <reg name="a7" bitsize="64" type="int"/>
        <reg name="s2" bitsize="64" type="int"/>
        <reg name="s3" bitsize="64" type="int"/>
        <reg name="s4" bitsize="64" type="int"/>
        <reg name="s5" bitsize="64" type="int"/>
        <reg name="s6" bitsize="64" type="int"/>
        <reg name="s7" bitsize="64" type="int"/>
        <reg name="s8" bitsize="64" type="int"/>
        <reg name="s9" bitsize="64" type="int"/>
        <reg name="s10" bitsize="64" type="int"/>
        <reg name="s11" bitsize="64" type="int"/>
        <reg name="t3" bitsize="64" type="int"/>
        <reg name="t4" bitsize="64" type="int"/>
        <reg name="t5" bitsize="64" type="int"/>
        <reg name="t6" bitsize="64" type="int"/>
        <reg name="pc" bitsize="64" type="code_ptr"/>
    </feature>
    <feature name="org.gnu.gdb.riscv.fpu">
        <vector id="v8f32" type="ieee_single" count="8"/>
        <vector id="v8i32" type="int32" count="8"/>
        <vector id="v8i8" type="int8" count="8"/>
        <union id="vreg">
            <field name="float" type="v8f32"/>
            <field name="int32" type="v8i32"/>
            <field name="int8" type="v8i8"/>
        </union>
        <reg name="ft0" bitsize="256" type="vreg"/>
        <reg name="ft1" bitsize="256" type="vreg"/>
        <reg name="ft2" bitsize="256" type="vreg"/>
        <reg name="ft3" bitsize="256" type="vreg"/>
        <reg name="ft4" bitsize="256" type="vreg"/>
        <reg name="ft5" bitsize="256" type="vreg"/>
        <reg name="ft6" bitsize="256" type="vreg"/>
        <reg name="ft7" bitsize="256" type="vreg"/>
        <reg name="fs0" bitsize="256" type="vreg"/>
        <reg name="fs1" bitsize="256" type="vreg"/>
        <reg name="fa0" bitsize="256" type="vreg"/>
        <reg name="fa1" bitsize="256" type="vreg"/>
        <reg name="fa2" bitsize="256" type="vreg"/>
        <reg name="fa3" bitsize="256" type="vreg"/>
        <reg name="fa4" bitsize="256" type="vreg"/>
        <reg name="fa5" bitsize="256" type="vreg"/>
        <reg name="fa6" bitsize="256" type="vreg"/>
        <reg name="fa7" bitsize="256" type="vreg"/>
        <reg name="fs2" bitsize="256" type="vreg"/>
        <reg name="fs3" bitsize="256" type="vreg"/>
        <reg name="fs4" bitsize="256" type="vreg"/>
        <reg name="fs5" bitsize="256" type="vreg"/>
        <reg name="fs6" bitsize="256" type="vreg"/>
        <reg name="fs7" bitsize="256" type="vreg"/>
        <reg name="fs8" bitsize="256" type="vreg"/>
        <reg name="fs9" bitsize="256" type="vreg"/>
        <reg name="fs10" bitsize="256" type="vreg"/>
        <reg name="fs11" bitsize="256" type="vreg"/>
        <reg name="ft8" bitsize="256" type="vreg"/>
        <reg name="ft9" bitsize="256" type="vreg"/>
        <reg name="ft10" bitsize="256" type="vreg"/>
        <reg name="ft11" bitsize="256" type="vreg"/>
        <reg name="fflags" bitsize="32" type="int"/>
        <reg name="frm" bitsize="32" type="int"/>
        <reg name="fcsr" bitsize="32" type="int"/>
    </feature>
    <xi:include href="target_csr.xml"/>
</target>
