INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/new/Ultra96.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ultra96
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sim_1/new/tb_Ultra96.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Ultra96
