

================================================================
== Synthesis Summary Report of 'binary_adder_100'
================================================================
+ General Information: 
    * Date:           Mon Apr  1 07:24:55 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        100-bit_binary_adder
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |            |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ binary_adder_100  |     -|  4.16|      102|  1.020e+03|         -|      103|     -|        no|     -|   -|  111 (~0%)|  1685 (~0%)|    -|
    | o VITIS_LOOP_5_1   |     -|  7.30|      100|  1.000e+03|         1|        1|   100|       yes|     -|   -|          -|           -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| a         | ap_none | in        | 100      |
| b         | ap_none | in        | 100      |
| carry_in  | ap_none | in        | 1        |
| carry_out | ap_vld  | out       | 1        |
| sum_i     | ap_ovld | in        | 100      |
| sum_o     | ap_ovld | out       | 100      |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+--------------------------+
| Argument  | Direction | Datatype                 |
+-----------+-----------+--------------------------+
| a         | in        | array<bool, 100> const & |
| b         | in        | array<bool, 100> const & |
| carry_in  | in        | bool                     |
| sum       | inout     | array<bool, 100>&        |
| carry_out | out       | bool&                    |
+-----------+-----------+--------------------------+

* SW-to-HW Mapping
+-----------+------------------+---------+
| Argument  | HW Interface     | HW Type |
+-----------+------------------+---------+
| a         | a                | port    |
| b         | b                | port    |
| carry_in  | carry_in         | port    |
| sum       | sum_i            | port    |
| sum       | sum_o            | port    |
| sum       | sum_o_ap_vld     | port    |
| carry_out | carry_out        | port    |
| carry_out | carry_out_ap_vld | port    |
+-----------+------------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------+-----+--------+----------+-----+--------+---------+
| Name                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------+-----+--------+----------+-----+--------+---------+
| + binary_adder_100  | 0   |        |          |     |        |         |
|   add_ln5_fu_132_p2 |     |        | add_ln5  | add | fabric | 0       |
+---------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

