// Seed: 2913333132
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wand id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_5;
  assign id_4 = 1;
  parameter id_6 = -1 > 1;
  assign id_5 = (id_2) | id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire _id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_10
  );
  output wire id_2;
  input wire id_1;
  logic id_11 [1  +  id_7 : 'b0];
  logic id_12;
endmodule
