<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s5p64x0 › clock-s5p6450.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-s5p6450.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s5p64x0/clock-s5p6450.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * S5P6450 - Clock support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>
<span class="cp">#include &lt;mach/s5p64x0-clock.h&gt;</span>

<span class="cp">#include &lt;plat/cpu-freq.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/pll.h&gt;</span>
<span class="cp">#include &lt;plat/s5p-clock.h&gt;</span>
<span class="cp">#include &lt;plat/clock-clksrc.h&gt;</span>

<span class="cp">#include &quot;common.h&quot;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_mout_dpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_dpll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_dpll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">epll_div</span><span class="p">[][</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">133000000</span><span class="p">,</span>	<span class="mi">27307</span><span class="p">,</span>	<span class="mi">55</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">100000000</span><span class="p">,</span>	<span class="mi">43691</span><span class="p">,</span>	<span class="mi">41</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">480000000</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>	<span class="mi">80</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5p6450_epll_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">epll_con</span><span class="p">,</span> <span class="n">epll_con_k</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">==</span> <span class="n">rate</span><span class="p">)</span>	<span class="cm">/* Return if nothing changed */</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">epll_con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P64X0_EPLL_CON</span><span class="p">);</span>
	<span class="n">epll_con_k</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P64X0_EPLL_CON_K</span><span class="p">);</span>

	<span class="n">epll_con_k</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PLL90XX_KDIV_MASK</span><span class="p">);</span>
	<span class="n">epll_con</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PLL90XX_MDIV_MASK</span> <span class="o">|</span> <span class="n">PLL90XX_PDIV_MASK</span> <span class="o">|</span> <span class="n">PLL90XX_SDIV_MASK</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">epll_div</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		 <span class="k">if</span> <span class="p">(</span><span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">epll_con_k</span> <span class="o">|=</span> <span class="p">(</span><span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL90XX_KDIV_SHIFT</span><span class="p">);</span>
			<span class="n">epll_con</span> <span class="o">|=</span> <span class="p">(</span><span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL90XX_MDIV_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				    <span class="p">(</span><span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL90XX_PDIV_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				    <span class="p">(</span><span class="n">epll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL90XX_SDIV_SHIFT</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">epll_div</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: Invalid Clock EPLL Frequency</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">epll_con</span><span class="p">,</span> <span class="n">S5P64X0_EPLL_CON</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">epll_con_k</span><span class="p">,</span> <span class="n">S5P64X0_EPLL_CON_K</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;EPLL Rate changes from %lu to %lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">s5p6450_epll_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">s5p_epll_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">s5p6450_epll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_dout_epll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_epll&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_mout_hclk_sel</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_hclk_sel&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_hclk_low</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_OTHERS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_hclk_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_mout_hclk_sel</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_armclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_hclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_hclk_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_hclk_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_hclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_hclk&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_hclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_OTHERS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_pclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_pclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_dout_pwm_ratio0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_dout_pwm_ratio0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mout_hclk_sel</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_pclk_to_wdt_pwm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_pclk_to_wdt_pwm&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_dout_pwm_ratio0</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_hclk_low</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_hclk_low&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_hclk_low</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_OTHERS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_pclk_low</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_pclk_low&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The following clocks will be disabled during clock initialization. It is</span>
<span class="cm"> * recommended to keep the following clocks disabled until the driver requests</span>
<span class="cm"> * for enabling the clock.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks_off</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbhost&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_hclk0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;dma-pl330&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_hclk0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_hclk0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_hclk0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_hclk0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbotg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_hclk0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lcd&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_hclk1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;watchdog&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dmc0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The following clocks will be enabled during clock initialization.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;intc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_hclk0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mem&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_hclk0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c6400-uart.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c6400-uart.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c6400-uart.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c6400-uart.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timers&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_to_wdt_pwm</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_pclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_uart_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_dout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_uart</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_uart_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_uart_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_mali_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_mali</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_mali_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_mali_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_group2_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_dout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_ext_xtal_mux</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_group2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_group2_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_group2_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_dispcon_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_dout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_ext_xtal_mux</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_dpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_dispcon</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_dispcon_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_dispcon_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_hsmmc44_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_dout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_ext_xtal_mux</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s5p_clk_27m</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_48m</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_hsmmc44</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_hsmmc44_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_hsmmc44_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkset_sclk_audio0_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_dout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_ext_xtal_mux</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clkset_sclk_audio0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clkset_sclk_audio0_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clkset_sclk_audio0_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_audio0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;audio-bus&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_dout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_sclk_audio0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clksrcs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_fimc&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_group2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_mali&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk1_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_mali</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_2d&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_mali</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_usi&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_group2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_camif&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_group2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_dispcon&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk1_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_dispcon</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_hsmmc44&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">),</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_hsmmc44</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_mmc0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_group2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_mmc1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_group2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_mmc2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_group2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_uclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_uart</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_spi0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_group2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_sclk_spi1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s5p64x0_sclk_ctrl</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkset_group2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_SRC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S5P64X0_CLK_DIV2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">clksrc_cdev</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_uclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_spi0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_spi1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_mmc0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_mmc1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_mmc2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">s5p6450_clk_lookup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_uclk</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;spi_busclk0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_spi0</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_spi1</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.0&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_mmc0</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_mmc1</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.2&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_sclk_mmc2</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Clock initialization code */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">sysclks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_mout_apll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_epll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_epll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_mpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_mpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_armclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mout_hclk_sel</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_dout_pwm_ratio0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_pclk_to_wdt_pwm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_hclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_pclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_hclk_low</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_sclk_audio0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dummy_apb_pclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init_or_cpufreq</span> <span class="nf">s5p6450_setup_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">xtal_clk</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xtal</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hclk_low</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pclk_low</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">apll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mpll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">epll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dpll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="cm">/* Set S5P6450 functions for clk_fout_epll */</span>

	<span class="n">clk_fout_epll</span><span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">s5p_epll_enable</span><span class="p">;</span>
	<span class="n">clk_fout_epll</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p6450_epll_ops</span><span class="p">;</span>

	<span class="n">clk_48m</span><span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">s5p64x0_clk48m_ctrl</span><span class="p">;</span>

	<span class="n">xtal_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ext_xtal&quot;</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">));</span>

	<span class="n">xtal</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>

	<span class="n">apll</span> <span class="o">=</span> <span class="n">s5p_get_pll45xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P64X0_APLL_CON</span><span class="p">),</span> <span class="n">pll_4502</span><span class="p">);</span>
	<span class="n">mpll</span> <span class="o">=</span> <span class="n">s5p_get_pll45xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P64X0_MPLL_CON</span><span class="p">),</span> <span class="n">pll_4502</span><span class="p">);</span>
	<span class="n">epll</span> <span class="o">=</span> <span class="n">s5p_get_pll90xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P64X0_EPLL_CON</span><span class="p">),</span>
				<span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P64X0_EPLL_CON_K</span><span class="p">));</span>
	<span class="n">dpll</span> <span class="o">=</span> <span class="n">s5p_get_pll46xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P6450_DPLL_CON</span><span class="p">),</span>
				<span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P6450_DPLL_CON_K</span><span class="p">),</span> <span class="n">pll_4650c</span><span class="p">);</span>

	<span class="n">clk_fout_apll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">apll</span><span class="p">;</span>
	<span class="n">clk_fout_mpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">mpll</span><span class="p">;</span>
	<span class="n">clk_fout_epll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">epll</span><span class="p">;</span>
	<span class="n">clk_fout_dpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">dpll</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;S5P6450: PLL settings, A=%ld.%ldMHz, M=%ld.%ldMHz,&quot;</span> \
			<span class="s">&quot; E=%ld.%ldMHz, D=%ld.%ldMHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">print_mhz</span><span class="p">(</span><span class="n">apll</span><span class="p">),</span> <span class="n">print_mhz</span><span class="p">(</span><span class="n">mpll</span><span class="p">),</span> <span class="n">print_mhz</span><span class="p">(</span><span class="n">epll</span><span class="p">),</span>
			<span class="n">print_mhz</span><span class="p">(</span><span class="n">dpll</span><span class="p">));</span>

	<span class="n">fclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_armclk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">hclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_hclk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">pclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pclk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">hclk_low</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_hclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">pclk_low</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pclk_low</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;S5P6450: HCLK=%ld.%ldMHz, HCLK_LOW=%ld.%ldMHz,&quot;</span> \
			<span class="s">&quot; PCLK=%ld.%ldMHz, PCLK_LOW=%ld.%ldMHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">print_mhz</span><span class="p">(</span><span class="n">hclk</span><span class="p">),</span> <span class="n">print_mhz</span><span class="p">(</span><span class="n">hclk_low</span><span class="p">),</span>
			<span class="n">print_mhz</span><span class="p">(</span><span class="n">pclk</span><span class="p">),</span> <span class="n">print_mhz</span><span class="p">(</span><span class="n">pclk_low</span><span class="p">));</span>

	<span class="n">clk_f</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">fclk</span><span class="p">;</span>
	<span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">hclk</span><span class="p">;</span>
	<span class="n">clk_p</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">pclk</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_set_clksrc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clksrcs</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">s5p6450_register_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sysclks</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">sysclks</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">));</span>
	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">init_clocks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrc_cdev</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">clksrc_cdev</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>
	<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">s5p6450_clk_lookup</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p6450_clk_lookup</span><span class="p">));</span>

	<span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dummy_apb_pclk</span><span class="p">);</span>

	<span class="n">s3c_pwmclk_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
