###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Thu Nov 13 16:25:07 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: clk_hfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.044	          	r    timer0/timer_value_reg[31]/CK
       0.015	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.044	          	r    timer0/timer_value_reg[30]/CK
       0.015	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.044	          	r    timer0/timer_value_reg[29]/CK
       0.015	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.044	          	r    timer0/timer_value_reg[28]/CK
       0.015	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.044	          	r    timer0/timer_value_reg[27]/CK
       0.015	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.044	          	r    timer0/timer_value_reg[26]/CK
       0.015	     0.029	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.044	          	r    timer0/timer_value_reg[31]/CK
       0.015	     0.029	    -0.000	r    timer0/timer_value_reg[5]/CK
            	     0.044	          	r    timer0/timer_value_reg[30]/CK
       0.015	     0.029	    -0.000	r    timer0/timer_value_reg[5]/CK
            	     0.044	          	r    timer0/timer_value_reg[29]/CK
       0.015	     0.029	    -0.000	r    timer0/timer_value_reg[9]/CK
            	     0.044	          	r    timer0/timer_value_reg[29]/CK
       0.015	     0.029	    -0.000	r    timer0/timer_value_reg[5]/CK

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.116	          	ri   spi0/baud_counter_reg[7]/CK
       0.149	    -0.032	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.116	          	ri   spi0/baud_counter_reg[6]/CK
       0.149	    -0.032	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.116	          	ri   spi0/baud_counter_reg[5]/CK
       0.149	    -0.032	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.116	          	ri   spi0/baud_counter_reg[4]/CK
       0.149	    -0.032	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.116	          	ri   spi0/baud_counter_reg[3]/CK
       0.149	    -0.032	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.116	          	ri   spi0/baud_counter_reg[2]/CK
       0.149	    -0.032	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.116	          	ri   spi0/baud_counter_reg[1]/CK
       0.149	    -0.032	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.089	          	ri   spi1/baud_counter_reg[3]/CK
       0.147	    -0.058	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.089	          	ri   spi1/baud_counter_reg[2]/CK
       0.147	    -0.058	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.089	          	ri   spi1/baud_counter_reg[1]/CK
       0.147	    -0.058	    -0.000	ri   spi1/baud_counter_reg[0]/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.144	          	f    adddec0/addr_periph_reg[5]/CKN
       0.315	    -0.171	    -0.000	r    rom0/CLK
            	     0.141	          	f    adddec0/addr_periph_reg[4]/CKN
       0.312	    -0.171	    -0.000	r    rom0/CLK
            	     0.129	          	f    adddec0/mem_en_reg[0]/CKN
       0.300	    -0.171	    -0.000	r    rom0/CLK
            	     0.129	          	f    adddec0/addr_periph_reg[6]/CKN
       0.300	    -0.171	    -0.000	r    rom0/CLK
            	     0.129	          	f    adddec0/addr_periph_reg[3]/CKN
       0.300	    -0.171	    -0.000	r    rom0/CLK
            	     0.129	          	f    adddec0/addr_periph_reg[7]/CKN
       0.300	    -0.171	    -0.000	r    rom0/CLK
            	     0.129	          	f    adddec0/mem_en_periph_reg[14]/CKN
       0.300	    -0.171	    -0.000	r    rom0/CLK
            	     0.129	          	f    adddec0/addr_periph_reg[2]/CKN
       0.300	    -0.171	    -0.000	r    rom0/CLK
            	     0.129	          	f    adddec0/mem_en_periph_reg[15]/CKN
       0.299	    -0.171	    -0.000	r    rom0/CLK
            	     0.236	          	ri   adddec0/write_data_reg[7]/CK
       0.299	    -0.063	    -0.000	r    ram0/CLK

  Clock: clk_lfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.048	          	r    timer0/timer_value_reg[31]/CK
       0.015	     0.033	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[30]/CK
       0.015	     0.033	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[29]/CK
       0.015	     0.033	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[28]/CK
       0.015	     0.033	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[27]/CK
       0.015	     0.033	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[26]/CK
       0.015	     0.033	    -0.000	r    timer0/compare0_output_reg/CK
            	     0.048	          	r    timer0/timer_value_reg[31]/CK
       0.015	     0.033	    -0.000	r    timer0/timer_value_reg[5]/CK
            	     0.048	          	r    timer0/timer_value_reg[30]/CK
       0.015	     0.033	    -0.000	r    timer0/timer_value_reg[5]/CK
            	     0.048	          	r    timer0/timer_value_reg[29]/CK
       0.015	     0.033	    -0.000	r    timer0/timer_value_reg[9]/CK
            	     0.048	          	r    timer0/timer_value_reg[29]/CK
       0.015	     0.033	    -0.000	r    timer0/timer_value_reg[5]/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.035	          	ri   spi1/s_counter_reg[5]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.035	          	ri   spi1/s_counter_reg[4]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.035	          	ri   spi1/s_counter_reg[3]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.035	          	ri   spi1/s_counter_reg[2]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.035	          	ri   spi1/s_counter_reg[1]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.035	          	ri   spi1/s_counter_reg[5]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.035	          	ri   spi1/s_counter_reg[4]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.035	          	ri   spi1/s_counter_reg[3]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.035	          	ri   spi1/s_counter_reg[2]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.035	          	ri   spi1/s_counter_reg[1]/CK
       0.033	     0.002	    -0.000	r    spi1/s_tx_sreg_reg[1]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.015	          	r    core/instr_curr_prev_reg[31]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.015	          	r    core/instr_curr_prev_reg[29]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.015	          	r    core/instr_curr_prev_reg[28]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.015	          	r    core/instr_curr_prev_reg[26]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.015	          	r    core/instr_curr_prev_reg[25]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.015	          	r    core/instr_curr_prev_reg[12]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.015	          	r    core/instr_curr_prev_reg[4]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.015	          	r    core/instr_curr_prev_reg[1]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.015	          	r    core/instr_curr_prev_reg[0]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.015	          	r    core/instr_curr_prev_reg[0]/CK
       0.139	    -0.123	    -0.000	r    core/irq_handler_inst/current_state_reg[0]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.038	          	ri   spi0/s_counter_reg[5]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.038	          	ri   spi0/s_counter_reg[5]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.038	          	ri   spi0/s_counter_reg[4]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.038	          	ri   spi0/s_counter_reg[4]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.038	          	ri   spi0/s_counter_reg[3]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.038	          	ri   spi0/s_counter_reg[3]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.038	          	ri   spi0/s_counter_reg[2]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.038	          	ri   spi0/s_counter_reg[2]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.038	          	ri   spi0/s_counter_reg[1]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.038	          	ri   spi0/s_counter_reg[1]/CK
       0.034	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK

