
SMART_GAREN_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090f4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08009208  08009208  00019208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096cc  080096cc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080096cc  080096cc  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080096cc  080096cc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096cc  080096cc  000196cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096d0  080096d0  000196d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080096d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  200001e0  080098b0  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  080098b0  00020498  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014a35  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002be5  00000000  00000000  00034c3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001208  00000000  00000000  00037820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001108  00000000  00000000  00038a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f67  00000000  00000000  00039b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000153a2  00000000  00000000  00053a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093e42  00000000  00000000  00068e39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fcc7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f24  00000000  00000000  000fccd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	080091ec 	.word	0x080091ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	080091ec 	.word	0x080091ec

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	; 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d0a:	2afd      	cmp	r2, #253	; 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	; 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	; 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	; 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2iz>:
 8001044:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800104c:	d30f      	bcc.n	800106e <__aeabi_f2iz+0x2a>
 800104e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d90d      	bls.n	8001074 <__aeabi_f2iz+0x30>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001060:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001064:	fa23 f002 	lsr.w	r0, r3, r2
 8001068:	bf18      	it	ne
 800106a:	4240      	negne	r0, r0
 800106c:	4770      	bx	lr
 800106e:	f04f 0000 	mov.w	r0, #0
 8001072:	4770      	bx	lr
 8001074:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001078:	d101      	bne.n	800107e <__aeabi_f2iz+0x3a>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	d105      	bne.n	800108a <__aeabi_f2iz+0x46>
 800107e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001082:	bf08      	it	eq
 8001084:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001088:	4770      	bx	lr
 800108a:	f04f 0000 	mov.w	r0, #0
 800108e:	4770      	bx	lr

08001090 <bt_release_callback>:
#include "button.h"

// ----------------- FUNCTION ---------------
__weak void bt_press_callback(Button_t *button) {
}
__weak void bt_release_callback(Button_t *button) {
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr

080010a2 <bt_press_timout_callback>:
__weak void bt_press_timout_callback(Button_t *button) {
 80010a2:	b480      	push	{r7}
 80010a4:	b083      	sub	sp, #12
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr

080010b4 <bt_handle>:
void bt_handle(Button_t *button) {	// GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	uint8_t state = HAL_GPIO_ReadPin(button->PORT, button->PIN);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	889b      	ldrh	r3, [r3, #4]
 80010c4:	4619      	mov	r1, r3
 80010c6:	4610      	mov	r0, r2
 80010c8:	f002 fe1a 	bl	8003d00 <HAL_GPIO_ReadPin>
 80010cc:	4603      	mov	r3, r0
 80010ce:	73fb      	strb	r3, [r7, #15]
	if (state != button->btn_filter) {		/// loc nhieu nut nhan
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	799b      	ldrb	r3, [r3, #6]
 80010d4:	7bfa      	ldrb	r2, [r7, #15]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d007      	beq.n	80010ea <bt_handle+0x36>
		button->btn_filter = state;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	7bfa      	ldrb	r2, [r7, #15]
 80010de:	719a      	strb	r2, [r3, #6]
		button->t_debounce = HAL_GetTick();
 80010e0:	f001 fc32 	bl	8002948 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	60da      	str	r2, [r3, #12]
	}
	if (HAL_GetTick() - button->t_debounce >= 15) {		/// het khoang thoi gian nhieu
 80010ea:	f001 fc2d 	bl	8002948 <HAL_GetTick>
 80010ee:	4602      	mov	r2, r0
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b0e      	cmp	r3, #14
 80010f8:	d91f      	bls.n	800113a <bt_handle+0x86>
		button->btn_current = state;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7bfa      	ldrb	r2, [r7, #15]
 80010fe:	721a      	strb	r2, [r3, #8]
		if (button->btn_current != button->btn_last) {			// dang nhan
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7a1a      	ldrb	r2, [r3, #8]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	79db      	ldrb	r3, [r3, #7]
 8001108:	429a      	cmp	r2, r3
 800110a:	d016      	beq.n	800113a <bt_handle+0x86>
			if (button->btn_current == 0) {
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	7a1b      	ldrb	r3, [r3, #8]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d10b      	bne.n	800112c <bt_handle+0x78>
				button->time_start_press = HAL_GetTick();
 8001114:	f001 fc18 	bl	8002948 <HAL_GetTick>
 8001118:	4602      	mov	r2, r0
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	611a      	str	r2, [r3, #16]
				button->is_press = 1;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2201      	movs	r2, #1
 8001122:	751a      	strb	r2, [r3, #20]
				bt_press_callback(button);
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f000 facd 	bl	80016c4 <bt_press_callback>
 800112a:	e002      	b.n	8001132 <bt_handle+0x7e>
			} else {
				bt_release_callback(button);
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ffaf 	bl	8001090 <bt_release_callback>
			}
			button->btn_last = button->btn_current;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7a1a      	ldrb	r2, [r3, #8]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	71da      	strb	r2, [r3, #7]
		}
	}
	if (button->is_press && HAL_GetTick() - button->time_start_press >= 3000) {
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7d1b      	ldrb	r3, [r3, #20]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d00f      	beq.n	8001162 <bt_handle+0xae>
 8001142:	f001 fc01 	bl	8002948 <HAL_GetTick>
 8001146:	4602      	mov	r2, r0
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001152:	4293      	cmp	r3, r2
 8001154:	d905      	bls.n	8001162 <bt_handle+0xae>
		button->is_press = 0;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	751a      	strb	r2, [r3, #20]
		bt_press_timout_callback(button);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7ff ffa0 	bl	80010a2 <bt_press_timout_callback>
	}
}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <Button_Init>:
void Button_Init(Button_t *button, GPIO_TypeDef *PORT, uint16_t PIN) {
 800116a:	b480      	push	{r7}
 800116c:	b085      	sub	sp, #20
 800116e:	af00      	add	r7, sp, #0
 8001170:	60f8      	str	r0, [r7, #12]
 8001172:	60b9      	str	r1, [r7, #8]
 8001174:	4613      	mov	r3, r2
 8001176:	80fb      	strh	r3, [r7, #6]
	button->PORT = PORT;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	601a      	str	r2, [r3, #0]
	button->PIN = PIN;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	88fa      	ldrh	r2, [r7, #6]
 8001182:	809a      	strh	r2, [r3, #4]
	button->btn_filter = 1;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2201      	movs	r2, #1
 8001188:	719a      	strb	r2, [r3, #6]
	button->btn_last = 1;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2201      	movs	r2, #1
 800118e:	71da      	strb	r2, [r3, #7]
	button->btn_current = 0;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2200      	movs	r2, #0
 8001194:	721a      	strb	r2, [r3, #8]
	button->t_debounce = 0;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	2200      	movs	r2, #0
 800119a:	60da      	str	r2, [r3, #12]
	button->time_start_press = 0;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
	button->is_press = 0;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2200      	movs	r2, #0
 80011a6:	751a      	strb	r2, [r3, #20]
}
 80011a8:	bf00      	nop
 80011aa:	3714      	adds	r7, #20
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bc80      	pop	{r7}
 80011b0:	4770      	bx	lr
	...

080011b4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af02      	add	r7, sp, #8
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	f023 030f 	bic.w	r3, r3, #15
 80011c4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	011b      	lsls	r3, r3, #4
 80011ca:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	f043 030c 	orr.w	r3, r3, #12
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
 80011d8:	f043 0308 	orr.w	r3, r3, #8
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80011e0:	7bbb      	ldrb	r3, [r7, #14]
 80011e2:	f043 030c 	orr.w	r3, r3, #12
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80011ea:	7bbb      	ldrb	r3, [r7, #14]
 80011ec:	f043 0308 	orr.w	r3, r3, #8
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80011f4:	f107 0208 	add.w	r2, r7, #8
 80011f8:	2364      	movs	r3, #100	; 0x64
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	2304      	movs	r3, #4
 80011fe:	214e      	movs	r1, #78	; 0x4e
 8001200:	4803      	ldr	r0, [pc, #12]	; (8001210 <lcd_send_cmd+0x5c>)
 8001202:	f002 fef1 	bl	8003fe8 <HAL_I2C_Master_Transmit>
}
 8001206:	bf00      	nop
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000264 	.word	0x20000264

08001214 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af02      	add	r7, sp, #8
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	f023 030f 	bic.w	r3, r3, #15
 8001224:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	011b      	lsls	r3, r3, #4
 800122a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	f043 030d 	orr.w	r3, r3, #13
 8001232:	b2db      	uxtb	r3, r3
 8001234:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	f043 0309 	orr.w	r3, r3, #9
 800123c:	b2db      	uxtb	r3, r3
 800123e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001240:	7bbb      	ldrb	r3, [r7, #14]
 8001242:	f043 030d 	orr.w	r3, r3, #13
 8001246:	b2db      	uxtb	r3, r3
 8001248:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800124a:	7bbb      	ldrb	r3, [r7, #14]
 800124c:	f043 0309 	orr.w	r3, r3, #9
 8001250:	b2db      	uxtb	r3, r3
 8001252:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001254:	f107 0208 	add.w	r2, r7, #8
 8001258:	2364      	movs	r3, #100	; 0x64
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	2304      	movs	r3, #4
 800125e:	214e      	movs	r1, #78	; 0x4e
 8001260:	4803      	ldr	r0, [pc, #12]	; (8001270 <lcd_send_data+0x5c>)
 8001262:	f002 fec1 	bl	8003fe8 <HAL_I2C_Master_Transmit>
}
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000264 	.word	0x20000264

08001274 <lcd_init>:

void lcd_init (void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8001278:	2033      	movs	r0, #51	; 0x33
 800127a:	f7ff ff9b 	bl	80011b4 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 800127e:	2032      	movs	r0, #50	; 0x32
 8001280:	f7ff ff98 	bl	80011b4 <lcd_send_cmd>
	HAL_Delay(50);
 8001284:	2032      	movs	r0, #50	; 0x32
 8001286:	f001 fb69 	bl	800295c <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 800128a:	2028      	movs	r0, #40	; 0x28
 800128c:	f7ff ff92 	bl	80011b4 <lcd_send_cmd>
	HAL_Delay(50);
 8001290:	2032      	movs	r0, #50	; 0x32
 8001292:	f001 fb63 	bl	800295c <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8001296:	2001      	movs	r0, #1
 8001298:	f7ff ff8c 	bl	80011b4 <lcd_send_cmd>
	HAL_Delay(50);
 800129c:	2032      	movs	r0, #50	; 0x32
 800129e:	f001 fb5d 	bl	800295c <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 80012a2:	2006      	movs	r0, #6
 80012a4:	f7ff ff86 	bl	80011b4 <lcd_send_cmd>
	HAL_Delay(50);
 80012a8:	2032      	movs	r0, #50	; 0x32
 80012aa:	f001 fb57 	bl	800295c <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 80012ae:	200c      	movs	r0, #12
 80012b0:	f7ff ff80 	bl	80011b4 <lcd_send_cmd>
	HAL_Delay(50);
 80012b4:	2032      	movs	r0, #50	; 0x32
 80012b6:	f001 fb51 	bl	800295c <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 80012ba:	2002      	movs	r0, #2
 80012bc:	f7ff ff7a 	bl	80011b4 <lcd_send_cmd>
	HAL_Delay(50);
 80012c0:	2032      	movs	r0, #50	; 0x32
 80012c2:	f001 fb4b 	bl	800295c <HAL_Delay>
	lcd_send_cmd (0x80);
 80012c6:	2080      	movs	r0, #128	; 0x80
 80012c8:	f7ff ff74 	bl	80011b4 <lcd_send_cmd>
}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80012d8:	e006      	b.n	80012e8 <lcd_send_string+0x18>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	1c5a      	adds	r2, r3, #1
 80012de:	607a      	str	r2, [r7, #4]
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff96 	bl	8001214 <lcd_send_data>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1f4      	bne.n	80012da <lcd_send_string+0xa>
}
 80012f0:	bf00      	nop
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <lcd_goto_XY>:
{
	lcd_send_cmd (0x01); //clear display
}

void lcd_goto_XY (int row, int col)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b084      	sub	sp, #16
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
 8001302:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1) 
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d108      	bne.n	800131c <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	b2da      	uxtb	r2, r3
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4413      	add	r3, r2
 8001314:	b2db      	uxtb	r3, r3
 8001316:	337f      	adds	r3, #127	; 0x7f
 8001318:	73fb      	strb	r3, [r7, #15]
 800131a:	e008      	b.n	800132e <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	b2db      	uxtb	r3, r3
 8001320:	3340      	adds	r3, #64	; 0x40
 8001322:	b2db      	uxtb	r3, r3
 8001324:	b25b      	sxtb	r3, r3
 8001326:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800132a:	b25b      	sxtb	r3, r3
 800132c:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff ff3f 	bl	80011b4 <lcd_send_cmd>
}
 8001336:	bf00      	nop
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <microDelay>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void microDelay(uint16_t delay) {
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800134a:	4b08      	ldr	r3, [pc, #32]	; (800136c <microDelay+0x2c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2200      	movs	r2, #0
 8001350:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < delay)
 8001352:	bf00      	nop
 8001354:	4b05      	ldr	r3, [pc, #20]	; (800136c <microDelay+0x2c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800135a:	88fb      	ldrh	r3, [r7, #6]
 800135c:	429a      	cmp	r2, r3
 800135e:	d3f9      	bcc.n	8001354 <microDelay+0x14>
		;
}
 8001360:	bf00      	nop
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr
 800136c:	20000404 	.word	0x20000404

08001370 <DHT22_Start>:
float tCelsius = 0;

float tFahrenheit = 0;
float RH = 0;

uint8_t DHT22_Start(void) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	75fb      	strb	r3, [r7, #23]
	GPIO_InitTypeDef GPIO_InitStructPrivate = { 0 };
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
	GPIO_InitStructPrivate.Pin = DHT22_PIN;
 8001386:	2301      	movs	r3, #1
 8001388:	607b      	str	r3, [r7, #4]
	GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	2301      	movs	r3, #1
 800138c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2302      	movs	r3, #2
 8001390:	613b      	str	r3, [r7, #16]
	GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8001396:	1d3b      	adds	r3, r7, #4
 8001398:	4619      	mov	r1, r3
 800139a:	482b      	ldr	r0, [pc, #172]	; (8001448 <DHT22_Start+0xd8>)
 800139c:	f002 fb2c 	bl	80039f8 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 0);   // pull the pin low
 80013a0:	2200      	movs	r2, #0
 80013a2:	2101      	movs	r1, #1
 80013a4:	4828      	ldr	r0, [pc, #160]	; (8001448 <DHT22_Start+0xd8>)
 80013a6:	f002 fcc2 	bl	8003d2e <HAL_GPIO_WritePin>
	microDelay(1300);   // wait for 1300us
 80013aa:	f240 5014 	movw	r0, #1300	; 0x514
 80013ae:	f7ff ffc7 	bl	8001340 <microDelay>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 1);   // pull the pin high
 80013b2:	2201      	movs	r2, #1
 80013b4:	2101      	movs	r1, #1
 80013b6:	4824      	ldr	r0, [pc, #144]	; (8001448 <DHT22_Start+0xd8>)
 80013b8:	f002 fcb9 	bl	8003d2e <HAL_GPIO_WritePin>
	microDelay(30);   // wait for 30us
 80013bc:	201e      	movs	r0, #30
 80013be:	f7ff ffbf 	bl	8001340 <microDelay>
	GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 80013c6:	2301      	movs	r3, #1
 80013c8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate); // set the pin as input
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	4619      	mov	r1, r3
 80013ce:	481e      	ldr	r0, [pc, #120]	; (8001448 <DHT22_Start+0xd8>)
 80013d0:	f002 fb12 	bl	80039f8 <HAL_GPIO_Init>
	microDelay(40);
 80013d4:	2028      	movs	r0, #40	; 0x28
 80013d6:	f7ff ffb3 	bl	8001340 <microDelay>
	if (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))) {
 80013da:	2101      	movs	r1, #1
 80013dc:	481a      	ldr	r0, [pc, #104]	; (8001448 <DHT22_Start+0xd8>)
 80013de:	f002 fc8f 	bl	8003d00 <HAL_GPIO_ReadPin>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d10b      	bne.n	8001400 <DHT22_Start+0x90>
		microDelay(80);
 80013e8:	2050      	movs	r0, #80	; 0x50
 80013ea:	f7ff ffa9 	bl	8001340 <microDelay>
		if ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)))
 80013ee:	2101      	movs	r1, #1
 80013f0:	4815      	ldr	r0, [pc, #84]	; (8001448 <DHT22_Start+0xd8>)
 80013f2:	f002 fc85 	bl	8003d00 <HAL_GPIO_ReadPin>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <DHT22_Start+0x90>
			Response = 1;
 80013fc:	2301      	movs	r3, #1
 80013fe:	75fb      	strb	r3, [r7, #23]
	}
	pMillis = HAL_GetTick();
 8001400:	f001 faa2 	bl	8002948 <HAL_GetTick>
 8001404:	4603      	mov	r3, r0
 8001406:	4a11      	ldr	r2, [pc, #68]	; (800144c <DHT22_Start+0xdc>)
 8001408:	6013      	str	r3, [r2, #0]
	cMillis = HAL_GetTick();
 800140a:	f001 fa9d 	bl	8002948 <HAL_GetTick>
 800140e:	4603      	mov	r3, r0
 8001410:	4a0f      	ldr	r2, [pc, #60]	; (8001450 <DHT22_Start+0xe0>)
 8001412:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis) {
 8001414:	e004      	b.n	8001420 <DHT22_Start+0xb0>
		cMillis = HAL_GetTick();
 8001416:	f001 fa97 	bl	8002948 <HAL_GetTick>
 800141a:	4603      	mov	r3, r0
 800141c:	4a0c      	ldr	r2, [pc, #48]	; (8001450 <DHT22_Start+0xe0>)
 800141e:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis) {
 8001420:	2101      	movs	r1, #1
 8001422:	4809      	ldr	r0, [pc, #36]	; (8001448 <DHT22_Start+0xd8>)
 8001424:	f002 fc6c 	bl	8003d00 <HAL_GPIO_ReadPin>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d006      	beq.n	800143c <DHT22_Start+0xcc>
 800142e:	4b07      	ldr	r3, [pc, #28]	; (800144c <DHT22_Start+0xdc>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	1c9a      	adds	r2, r3, #2
 8001434:	4b06      	ldr	r3, [pc, #24]	; (8001450 <DHT22_Start+0xe0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	429a      	cmp	r2, r3
 800143a:	d8ec      	bhi.n	8001416 <DHT22_Start+0xa6>
	}
	return Response;
 800143c:	7dfb      	ldrb	r3, [r7, #23]
}
 800143e:	4618      	mov	r0, r3
 8001440:	3718      	adds	r7, #24
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40010800 	.word	0x40010800
 800144c:	200002bc 	.word	0x200002bc
 8001450:	200002b8 	.word	0x200002b8

08001454 <DHT22_Read>:
uint8_t DHT22_Read(void) {
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
	uint8_t a, b;
	for (a = 0; a < 8; a++) {
 800145a:	2300      	movs	r3, #0
 800145c:	71fb      	strb	r3, [r7, #7]
 800145e:	e063      	b.n	8001528 <DHT22_Read+0xd4>
		pMillis = HAL_GetTick();
 8001460:	f001 fa72 	bl	8002948 <HAL_GetTick>
 8001464:	4603      	mov	r3, r0
 8001466:	4a34      	ldr	r2, [pc, #208]	; (8001538 <DHT22_Read+0xe4>)
 8001468:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 800146a:	f001 fa6d 	bl	8002948 <HAL_GetTick>
 800146e:	4603      	mov	r3, r0
 8001470:	4a32      	ldr	r2, [pc, #200]	; (800153c <DHT22_Read+0xe8>)
 8001472:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 8001474:	e004      	b.n	8001480 <DHT22_Read+0x2c>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go high
			cMillis = HAL_GetTick();
 8001476:	f001 fa67 	bl	8002948 <HAL_GetTick>
 800147a:	4603      	mov	r3, r0
 800147c:	4a2f      	ldr	r2, [pc, #188]	; (800153c <DHT22_Read+0xe8>)
 800147e:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 8001480:	2101      	movs	r1, #1
 8001482:	482f      	ldr	r0, [pc, #188]	; (8001540 <DHT22_Read+0xec>)
 8001484:	f002 fc3c 	bl	8003d00 <HAL_GPIO_ReadPin>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d106      	bne.n	800149c <DHT22_Read+0x48>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go high
 800148e:	4b2a      	ldr	r3, [pc, #168]	; (8001538 <DHT22_Read+0xe4>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	1c9a      	adds	r2, r3, #2
 8001494:	4b29      	ldr	r3, [pc, #164]	; (800153c <DHT22_Read+0xe8>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	429a      	cmp	r2, r3
 800149a:	d8ec      	bhi.n	8001476 <DHT22_Read+0x22>
		}
		microDelay(40);   // wait for 40 us
 800149c:	2028      	movs	r0, #40	; 0x28
 800149e:	f7ff ff4f 	bl	8001340 <microDelay>
		if (!(HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)))   // if the pin is low
 80014a2:	2101      	movs	r1, #1
 80014a4:	4826      	ldr	r0, [pc, #152]	; (8001540 <DHT22_Read+0xec>)
 80014a6:	f002 fc2b 	bl	8003d00 <HAL_GPIO_ReadPin>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d10e      	bne.n	80014ce <DHT22_Read+0x7a>
			b &= ~(1 << (7 - a));
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	f1c3 0307 	rsb	r3, r3, #7
 80014b6:	2201      	movs	r2, #1
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	b25b      	sxtb	r3, r3
 80014be:	43db      	mvns	r3, r3
 80014c0:	b25a      	sxtb	r2, r3
 80014c2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014c6:	4013      	ands	r3, r2
 80014c8:	b25b      	sxtb	r3, r3
 80014ca:	71bb      	strb	r3, [r7, #6]
 80014cc:	e00b      	b.n	80014e6 <DHT22_Read+0x92>
		else
			b |= (1 << (7 - a));
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	f1c3 0307 	rsb	r3, r3, #7
 80014d4:	2201      	movs	r2, #1
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	b25a      	sxtb	r2, r3
 80014dc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	b25b      	sxtb	r3, r3
 80014e4:	71bb      	strb	r3, [r7, #6]
		pMillis = HAL_GetTick();
 80014e6:	f001 fa2f 	bl	8002948 <HAL_GetTick>
 80014ea:	4603      	mov	r3, r0
 80014ec:	4a12      	ldr	r2, [pc, #72]	; (8001538 <DHT22_Read+0xe4>)
 80014ee:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 80014f0:	f001 fa2a 	bl	8002948 <HAL_GetTick>
 80014f4:	4603      	mov	r3, r0
 80014f6:	4a11      	ldr	r2, [pc, #68]	; (800153c <DHT22_Read+0xe8>)
 80014f8:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 80014fa:	e004      	b.n	8001506 <DHT22_Read+0xb2>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
			cMillis = HAL_GetTick();
 80014fc:	f001 fa24 	bl	8002948 <HAL_GetTick>
 8001500:	4603      	mov	r3, r0
 8001502:	4a0e      	ldr	r2, [pc, #56]	; (800153c <DHT22_Read+0xe8>)
 8001504:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 8001506:	2101      	movs	r1, #1
 8001508:	480d      	ldr	r0, [pc, #52]	; (8001540 <DHT22_Read+0xec>)
 800150a:	f002 fbf9 	bl	8003d00 <HAL_GPIO_ReadPin>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d006      	beq.n	8001522 <DHT22_Read+0xce>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <DHT22_Read+0xe4>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	1c9a      	adds	r2, r3, #2
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <DHT22_Read+0xe8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	429a      	cmp	r2, r3
 8001520:	d8ec      	bhi.n	80014fc <DHT22_Read+0xa8>
	for (a = 0; a < 8; a++) {
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	3301      	adds	r3, #1
 8001526:	71fb      	strb	r3, [r7, #7]
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	2b07      	cmp	r3, #7
 800152c:	d998      	bls.n	8001460 <DHT22_Read+0xc>
		}
	}
	return b;
 800152e:	79bb      	ldrb	r3, [r7, #6]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	200002bc 	.word	0x200002bc
 800153c:	200002b8 	.word	0x200002b8
 8001540:	40010800 	.word	0x40010800

08001544 <DHT22_value>:
void DHT22_value() {
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	if (DHT22_Start()) {
 8001548:	f7ff ff12 	bl	8001370 <DHT22_Start>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	f000 8082 	beq.w	8001658 <DHT22_value+0x114>
		RH1 = DHT22_Read(); // First 8bits of humidity
 8001554:	f7ff ff7e 	bl	8001454 <DHT22_Read>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	4b3f      	ldr	r3, [pc, #252]	; (800165c <DHT22_value+0x118>)
 800155e:	701a      	strb	r2, [r3, #0]
		RH2 = DHT22_Read(); // Second 8bits of Relative humidity
 8001560:	f7ff ff78 	bl	8001454 <DHT22_Read>
 8001564:	4603      	mov	r3, r0
 8001566:	461a      	mov	r2, r3
 8001568:	4b3d      	ldr	r3, [pc, #244]	; (8001660 <DHT22_value+0x11c>)
 800156a:	701a      	strb	r2, [r3, #0]
		TC1 = DHT22_Read(); // First 8bits of Celsius
 800156c:	f7ff ff72 	bl	8001454 <DHT22_Read>
 8001570:	4603      	mov	r3, r0
 8001572:	461a      	mov	r2, r3
 8001574:	4b3b      	ldr	r3, [pc, #236]	; (8001664 <DHT22_value+0x120>)
 8001576:	701a      	strb	r2, [r3, #0]
		TC2 = DHT22_Read(); // Second 8bits of Celsius
 8001578:	f7ff ff6c 	bl	8001454 <DHT22_Read>
 800157c:	4603      	mov	r3, r0
 800157e:	461a      	mov	r2, r3
 8001580:	4b39      	ldr	r3, [pc, #228]	; (8001668 <DHT22_value+0x124>)
 8001582:	701a      	strb	r2, [r3, #0]
		SUM = DHT22_Read(); // Check sum
 8001584:	f7ff ff66 	bl	8001454 <DHT22_Read>
 8001588:	4603      	mov	r3, r0
 800158a:	461a      	mov	r2, r3
 800158c:	4b37      	ldr	r3, [pc, #220]	; (800166c <DHT22_value+0x128>)
 800158e:	701a      	strb	r2, [r3, #0]
		CHECK = RH1 + RH2 + TC1 + TC2;
 8001590:	4b32      	ldr	r3, [pc, #200]	; (800165c <DHT22_value+0x118>)
 8001592:	781a      	ldrb	r2, [r3, #0]
 8001594:	4b32      	ldr	r3, [pc, #200]	; (8001660 <DHT22_value+0x11c>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4413      	add	r3, r2
 800159a:	b2da      	uxtb	r2, r3
 800159c:	4b31      	ldr	r3, [pc, #196]	; (8001664 <DHT22_value+0x120>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4413      	add	r3, r2
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	4b30      	ldr	r3, [pc, #192]	; (8001668 <DHT22_value+0x124>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	4413      	add	r3, r2
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	4b30      	ldr	r3, [pc, #192]	; (8001670 <DHT22_value+0x12c>)
 80015ae:	701a      	strb	r2, [r3, #0]
		if (CHECK == SUM) {
 80015b0:	4b2f      	ldr	r3, [pc, #188]	; (8001670 <DHT22_value+0x12c>)
 80015b2:	781a      	ldrb	r2, [r3, #0]
 80015b4:	4b2d      	ldr	r3, [pc, #180]	; (800166c <DHT22_value+0x128>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d14d      	bne.n	8001658 <DHT22_value+0x114>
			if (TC1 > 127) // If TC1=10000000, negative temperature
 80015bc:	4b29      	ldr	r3, [pc, #164]	; (8001664 <DHT22_value+0x120>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	b25b      	sxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	da0f      	bge.n	80015e6 <DHT22_value+0xa2>
					{
				tCelsius = (float) TC2 / 10 * (-1);
 80015c6:	4b28      	ldr	r3, [pc, #160]	; (8001668 <DHT22_value+0x124>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff fb1c 	bl	8000c08 <__aeabi_ui2f>
 80015d0:	4603      	mov	r3, r0
 80015d2:	4928      	ldr	r1, [pc, #160]	; (8001674 <DHT22_value+0x130>)
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fc23 	bl	8000e20 <__aeabi_fdiv>
 80015da:	4603      	mov	r3, r0
 80015dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80015e0:	4a25      	ldr	r2, [pc, #148]	; (8001678 <DHT22_value+0x134>)
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	e011      	b.n	800160a <DHT22_value+0xc6>
			} else {
				tCelsius = (float) ((TC1 << 8) | TC2) / 10;
 80015e6:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <DHT22_value+0x120>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	021b      	lsls	r3, r3, #8
 80015ec:	4a1e      	ldr	r2, [pc, #120]	; (8001668 <DHT22_value+0x124>)
 80015ee:	7812      	ldrb	r2, [r2, #0]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fb0c 	bl	8000c10 <__aeabi_i2f>
 80015f8:	4603      	mov	r3, r0
 80015fa:	491e      	ldr	r1, [pc, #120]	; (8001674 <DHT22_value+0x130>)
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff fc0f 	bl	8000e20 <__aeabi_fdiv>
 8001602:	4603      	mov	r3, r0
 8001604:	461a      	mov	r2, r3
 8001606:	4b1c      	ldr	r3, [pc, #112]	; (8001678 <DHT22_value+0x134>)
 8001608:	601a      	str	r2, [r3, #0]
			}
			tFahrenheit = tCelsius * 9 / 5 + 32;
 800160a:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <DHT22_value+0x134>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	491b      	ldr	r1, [pc, #108]	; (800167c <DHT22_value+0x138>)
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fb51 	bl	8000cb8 <__aeabi_fmul>
 8001616:	4603      	mov	r3, r0
 8001618:	4919      	ldr	r1, [pc, #100]	; (8001680 <DHT22_value+0x13c>)
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fc00 	bl	8000e20 <__aeabi_fdiv>
 8001620:	4603      	mov	r3, r0
 8001622:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff fa3e 	bl	8000aa8 <__addsf3>
 800162c:	4603      	mov	r3, r0
 800162e:	461a      	mov	r2, r3
 8001630:	4b14      	ldr	r3, [pc, #80]	; (8001684 <DHT22_value+0x140>)
 8001632:	601a      	str	r2, [r3, #0]
			RH = (float) ((RH1 << 8) | RH2) / 10;
 8001634:	4b09      	ldr	r3, [pc, #36]	; (800165c <DHT22_value+0x118>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	021b      	lsls	r3, r3, #8
 800163a:	4a09      	ldr	r2, [pc, #36]	; (8001660 <DHT22_value+0x11c>)
 800163c:	7812      	ldrb	r2, [r2, #0]
 800163e:	4313      	orrs	r3, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fae5 	bl	8000c10 <__aeabi_i2f>
 8001646:	4603      	mov	r3, r0
 8001648:	490a      	ldr	r1, [pc, #40]	; (8001674 <DHT22_value+0x130>)
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff fbe8 	bl	8000e20 <__aeabi_fdiv>
 8001650:	4603      	mov	r3, r0
 8001652:	461a      	mov	r2, r3
 8001654:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <DHT22_value+0x144>)
 8001656:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000469 	.word	0x20000469
 8001660:	200003ec 	.word	0x200003ec
 8001664:	200002cb 	.word	0x200002cb
 8001668:	2000037c 	.word	0x2000037c
 800166c:	20000468 	.word	0x20000468
 8001670:	200002cc 	.word	0x200002cc
 8001674:	41200000 	.word	0x41200000
 8001678:	200001fc 	.word	0x200001fc
 800167c:	41100000 	.word	0x41100000
 8001680:	40a00000 	.word	0x40a00000
 8001684:	20000200 	.word	0x20000200
 8001688:	20000204 	.word	0x20000204

0800168c <map>:
long map(long x, long in_min, long in_max, long out_min, long out_max) {
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	69b9      	ldr	r1, [r7, #24]
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	1a8a      	subs	r2, r1, r2
 80016a6:	fb02 f203 	mul.w	r2, r2, r3
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	1acb      	subs	r3, r1, r3
 80016b0:	fb92 f2f3 	sdiv	r2, r2, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	4413      	add	r3, r2
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr
	...

080016c4 <bt_press_callback>:
uint8_t bom, quat, den;
uint8_t bom1, quat1, den1;
uint8_t tt = 0, tt1 = 0;
void bt_press_callback(Button_t *button) {
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	if (tt == 1) {
 80016cc:	4b34      	ldr	r3, [pc, #208]	; (80017a0 <bt_press_callback+0xdc>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d12f      	bne.n	8001734 <bt_press_callback+0x70>
		if (button == &bt1) {
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a33      	ldr	r2, [pc, #204]	; (80017a4 <bt_press_callback+0xe0>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d113      	bne.n	8001704 <bt_press_callback+0x40>
			if (bom1 >= 1) {
 80016dc:	4b32      	ldr	r3, [pc, #200]	; (80017a8 <bt_press_callback+0xe4>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d006      	beq.n	80016f2 <bt_press_callback+0x2e>
				bom1 = 0;
 80016e4:	4b30      	ldr	r3, [pc, #192]	; (80017a8 <bt_press_callback+0xe4>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	701a      	strb	r2, [r3, #0]
				bom = 0;
 80016ea:	4b30      	ldr	r3, [pc, #192]	; (80017ac <bt_press_callback+0xe8>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	701a      	strb	r2, [r3, #0]
 80016f0:	e002      	b.n	80016f8 <bt_press_callback+0x34>
			} else {
				bom = 1;
 80016f2:	4b2e      	ldr	r3, [pc, #184]	; (80017ac <bt_press_callback+0xe8>)
 80016f4:	2201      	movs	r2, #1
 80016f6:	701a      	strb	r2, [r3, #0]
			}
			bom1++;
 80016f8:	4b2b      	ldr	r3, [pc, #172]	; (80017a8 <bt_press_callback+0xe4>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	3301      	adds	r3, #1
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	4b29      	ldr	r3, [pc, #164]	; (80017a8 <bt_press_callback+0xe4>)
 8001702:	701a      	strb	r2, [r3, #0]
		}
		if (button == &bt2) {
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a2a      	ldr	r2, [pc, #168]	; (80017b0 <bt_press_callback+0xec>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d113      	bne.n	8001734 <bt_press_callback+0x70>
			if (quat1 >= 1) {
 800170c:	4b29      	ldr	r3, [pc, #164]	; (80017b4 <bt_press_callback+0xf0>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d006      	beq.n	8001722 <bt_press_callback+0x5e>
				quat1 = 0;
 8001714:	4b27      	ldr	r3, [pc, #156]	; (80017b4 <bt_press_callback+0xf0>)
 8001716:	2200      	movs	r2, #0
 8001718:	701a      	strb	r2, [r3, #0]
				quat = 0;
 800171a:	4b27      	ldr	r3, [pc, #156]	; (80017b8 <bt_press_callback+0xf4>)
 800171c:	2200      	movs	r2, #0
 800171e:	701a      	strb	r2, [r3, #0]
 8001720:	e002      	b.n	8001728 <bt_press_callback+0x64>
			} else {
				quat = 1;
 8001722:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <bt_press_callback+0xf4>)
 8001724:	2201      	movs	r2, #1
 8001726:	701a      	strb	r2, [r3, #0]
			}
			quat1++;
 8001728:	4b22      	ldr	r3, [pc, #136]	; (80017b4 <bt_press_callback+0xf0>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	3301      	adds	r3, #1
 800172e:	b2da      	uxtb	r2, r3
 8001730:	4b20      	ldr	r3, [pc, #128]	; (80017b4 <bt_press_callback+0xf0>)
 8001732:	701a      	strb	r2, [r3, #0]
		}
	}
	if (button == &bt3) {
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a21      	ldr	r2, [pc, #132]	; (80017bc <bt_press_callback+0xf8>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d113      	bne.n	8001764 <bt_press_callback+0xa0>
		if (den1 >= 1) {
 800173c:	4b20      	ldr	r3, [pc, #128]	; (80017c0 <bt_press_callback+0xfc>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d006      	beq.n	8001752 <bt_press_callback+0x8e>
			den1 = 0;
 8001744:	4b1e      	ldr	r3, [pc, #120]	; (80017c0 <bt_press_callback+0xfc>)
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]
			den = 0;
 800174a:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <bt_press_callback+0x100>)
 800174c:	2200      	movs	r2, #0
 800174e:	701a      	strb	r2, [r3, #0]
 8001750:	e002      	b.n	8001758 <bt_press_callback+0x94>
		} else {
			den = 1;
 8001752:	4b1c      	ldr	r3, [pc, #112]	; (80017c4 <bt_press_callback+0x100>)
 8001754:	2201      	movs	r2, #1
 8001756:	701a      	strb	r2, [r3, #0]
		}
		den1++;
 8001758:	4b19      	ldr	r3, [pc, #100]	; (80017c0 <bt_press_callback+0xfc>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	3301      	adds	r3, #1
 800175e:	b2da      	uxtb	r2, r3
 8001760:	4b17      	ldr	r3, [pc, #92]	; (80017c0 <bt_press_callback+0xfc>)
 8001762:	701a      	strb	r2, [r3, #0]
	}
	if (button == &bt4) {
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a18      	ldr	r2, [pc, #96]	; (80017c8 <bt_press_callback+0x104>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d113      	bne.n	8001794 <bt_press_callback+0xd0>
		if (tt1 >= 1) {
 800176c:	4b17      	ldr	r3, [pc, #92]	; (80017cc <bt_press_callback+0x108>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d006      	beq.n	8001782 <bt_press_callback+0xbe>
			tt1 = 0;
 8001774:	4b15      	ldr	r3, [pc, #84]	; (80017cc <bt_press_callback+0x108>)
 8001776:	2200      	movs	r2, #0
 8001778:	701a      	strb	r2, [r3, #0]
			tt = 1;
 800177a:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <bt_press_callback+0xdc>)
 800177c:	2201      	movs	r2, #1
 800177e:	701a      	strb	r2, [r3, #0]
 8001780:	e002      	b.n	8001788 <bt_press_callback+0xc4>
		} else {
			tt = 0;
 8001782:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <bt_press_callback+0xdc>)
 8001784:	2200      	movs	r2, #0
 8001786:	701a      	strb	r2, [r3, #0]
		}
		tt1++;
 8001788:	4b10      	ldr	r3, [pc, #64]	; (80017cc <bt_press_callback+0x108>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	3301      	adds	r3, #1
 800178e:	b2da      	uxtb	r2, r3
 8001790:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <bt_press_callback+0x108>)
 8001792:	701a      	strb	r2, [r3, #0]
	}
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	20000208 	.word	0x20000208
 80017a4:	20000450 	.word	0x20000450
 80017a8:	200002c9 	.word	0x200002c9
 80017ac:	2000044c 	.word	0x2000044c
 80017b0:	20000234 	.word	0x20000234
 80017b4:	20000218 	.word	0x20000218
 80017b8:	20000230 	.word	0x20000230
 80017bc:	2000024c 	.word	0x2000024c
 80017c0:	200002ca 	.word	0x200002ca
 80017c4:	200002c8 	.word	0x200002c8
 80017c8:	2000046c 	.word	0x2000046c
 80017cc:	20000209 	.word	0x20000209

080017d0 <on_off_led>:
void on_off_led(uint8_t b, uint8_t q, uint8_t d) {
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
 80017da:	460b      	mov	r3, r1
 80017dc:	71bb      	strb	r3, [r7, #6]
 80017de:	4613      	mov	r3, r2
 80017e0:	717b      	strb	r3, [r7, #5]
	switch (b) {
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d007      	beq.n	80017f8 <on_off_led+0x28>
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d10b      	bne.n	8001804 <on_off_led+0x34>
	case 1:
		HAL_GPIO_WritePin(BOM_GPIO_Port, BOM_Pin, 1);
 80017ec:	2201      	movs	r2, #1
 80017ee:	2110      	movs	r1, #16
 80017f0:	4819      	ldr	r0, [pc, #100]	; (8001858 <on_off_led+0x88>)
 80017f2:	f002 fa9c 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 80017f6:	e006      	b.n	8001806 <on_off_led+0x36>
	case 0:
		HAL_GPIO_WritePin(BOM_GPIO_Port, BOM_Pin, 0);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2110      	movs	r1, #16
 80017fc:	4816      	ldr	r0, [pc, #88]	; (8001858 <on_off_led+0x88>)
 80017fe:	f002 fa96 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001802:	e000      	b.n	8001806 <on_off_led+0x36>
	default:
		break;
 8001804:	bf00      	nop
	}
	switch (q) {
 8001806:	79bb      	ldrb	r3, [r7, #6]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d007      	beq.n	800181c <on_off_led+0x4c>
 800180c:	2b01      	cmp	r3, #1
 800180e:	d10b      	bne.n	8001828 <on_off_led+0x58>
	case 1:
		HAL_GPIO_WritePin(QUAT_GPIO_Port, QUAT_Pin, 1);
 8001810:	2201      	movs	r2, #1
 8001812:	2108      	movs	r1, #8
 8001814:	4810      	ldr	r0, [pc, #64]	; (8001858 <on_off_led+0x88>)
 8001816:	f002 fa8a 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 800181a:	e006      	b.n	800182a <on_off_led+0x5a>
	case 0:
		HAL_GPIO_WritePin(QUAT_GPIO_Port, QUAT_Pin, 0);
 800181c:	2200      	movs	r2, #0
 800181e:	2108      	movs	r1, #8
 8001820:	480d      	ldr	r0, [pc, #52]	; (8001858 <on_off_led+0x88>)
 8001822:	f002 fa84 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001826:	e000      	b.n	800182a <on_off_led+0x5a>
	default:
		break;
 8001828:	bf00      	nop
	}
	switch (d) {
 800182a:	797b      	ldrb	r3, [r7, #5]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d007      	beq.n	8001840 <on_off_led+0x70>
 8001830:	2b01      	cmp	r3, #1
 8001832:	d10b      	bne.n	800184c <on_off_led+0x7c>
	case 1:
		HAL_GPIO_WritePin(DEN_GPIO_Port, DEN_Pin, 1);
 8001834:	2201      	movs	r2, #1
 8001836:	2120      	movs	r1, #32
 8001838:	4807      	ldr	r0, [pc, #28]	; (8001858 <on_off_led+0x88>)
 800183a:	f002 fa78 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 800183e:	e006      	b.n	800184e <on_off_led+0x7e>
	case 0:
		HAL_GPIO_WritePin(DEN_GPIO_Port, DEN_Pin, 0);
 8001840:	2200      	movs	r2, #0
 8001842:	2120      	movs	r1, #32
 8001844:	4804      	ldr	r0, [pc, #16]	; (8001858 <on_off_led+0x88>)
 8001846:	f002 fa72 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 800184a:	e000      	b.n	800184e <on_off_led+0x7e>
	default:
		break;
 800184c:	bf00      	nop
	}
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40010c00 	.word	0x40010c00

0800185c <show_lcd>:
uint8_t buf1[20], buf2[20], buf3[20], buffer[30];
void show_lcd() {
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
	sprintf((char*) buf1, "Nhiet Do: %2.1f", tCelsius);
 8001860:	4b1d      	ldr	r3, [pc, #116]	; (80018d8 <show_lcd+0x7c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fde9 	bl	800043c <__aeabi_f2d>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	491b      	ldr	r1, [pc, #108]	; (80018dc <show_lcd+0x80>)
 8001870:	481b      	ldr	r0, [pc, #108]	; (80018e0 <show_lcd+0x84>)
 8001872:	f005 fa83 	bl	8006d7c <siprintf>
	sprintf((char*) buf2, "DAD:%d", DAD);
 8001876:	4b1b      	ldr	r3, [pc, #108]	; (80018e4 <show_lcd+0x88>)
 8001878:	881b      	ldrh	r3, [r3, #0]
 800187a:	461a      	mov	r2, r3
 800187c:	491a      	ldr	r1, [pc, #104]	; (80018e8 <show_lcd+0x8c>)
 800187e:	481b      	ldr	r0, [pc, #108]	; (80018ec <show_lcd+0x90>)
 8001880:	f005 fa7c 	bl	8006d7c <siprintf>
	sprintf((char*) buf3, " DA:%.1f", RH);
 8001884:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <show_lcd+0x94>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4618      	mov	r0, r3
 800188a:	f7fe fdd7 	bl	800043c <__aeabi_f2d>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4918      	ldr	r1, [pc, #96]	; (80018f4 <show_lcd+0x98>)
 8001894:	4818      	ldr	r0, [pc, #96]	; (80018f8 <show_lcd+0x9c>)
 8001896:	f005 fa71 	bl	8006d7c <siprintf>
	//lcd_clear_display();
	lcd_goto_XY(1, 0);
 800189a:	2100      	movs	r1, #0
 800189c:	2001      	movs	r0, #1
 800189e:	f7ff fd2c 	bl	80012fa <lcd_goto_XY>
	lcd_send_string((char*) buf1);
 80018a2:	480f      	ldr	r0, [pc, #60]	; (80018e0 <show_lcd+0x84>)
 80018a4:	f7ff fd14 	bl	80012d0 <lcd_send_string>
	lcd_send_data((char) 223);
 80018a8:	20df      	movs	r0, #223	; 0xdf
 80018aa:	f7ff fcb3 	bl	8001214 <lcd_send_data>
	lcd_send_string("C");
 80018ae:	4813      	ldr	r0, [pc, #76]	; (80018fc <show_lcd+0xa0>)
 80018b0:	f7ff fd0e 	bl	80012d0 <lcd_send_string>
	lcd_goto_XY(2, 0);
 80018b4:	2100      	movs	r1, #0
 80018b6:	2002      	movs	r0, #2
 80018b8:	f7ff fd1f 	bl	80012fa <lcd_goto_XY>
	lcd_send_string((char*) buf2);
 80018bc:	480b      	ldr	r0, [pc, #44]	; (80018ec <show_lcd+0x90>)
 80018be:	f7ff fd07 	bl	80012d0 <lcd_send_string>
	lcd_send_data((char) 37);
 80018c2:	2025      	movs	r0, #37	; 0x25
 80018c4:	f7ff fca6 	bl	8001214 <lcd_send_data>
	lcd_send_string((char*) buf3);
 80018c8:	480b      	ldr	r0, [pc, #44]	; (80018f8 <show_lcd+0x9c>)
 80018ca:	f7ff fd01 	bl	80012d0 <lcd_send_string>
	lcd_send_data((char) 37);
 80018ce:	2025      	movs	r0, #37	; 0x25
 80018d0:	f7ff fca0 	bl	8001214 <lcd_send_data>
}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	200001fc 	.word	0x200001fc
 80018dc:	08009208 	.word	0x08009208
 80018e0:	2000030c 	.word	0x2000030c
 80018e4:	20000308 	.word	0x20000308
 80018e8:	08009218 	.word	0x08009218
 80018ec:	20000320 	.word	0x20000320
 80018f0:	20000204 	.word	0x20000204
 80018f4:	08009220 	.word	0x08009220
 80018f8:	2000021c 	.word	0x2000021c
 80018fc:	0800922c 	.word	0x0800922c

08001900 <HAL_UARTEx_RxEventCallback>:
uint8_t DataRx[20];
uint8_t flag = 0;
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	807b      	strh	r3, [r7, #2]
	flag = 1;
 800190c:	4b05      	ldr	r3, [pc, #20]	; (8001924 <HAL_UARTEx_RxEventCallback+0x24>)
 800190e:	2201      	movs	r2, #1
 8001910:	701a      	strb	r2, [r3, #0]
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, DataRx, sizeof(DataRx));
 8001912:	2214      	movs	r2, #20
 8001914:	4904      	ldr	r1, [pc, #16]	; (8001928 <HAL_UARTEx_RxEventCallback+0x28>)
 8001916:	4805      	ldr	r0, [pc, #20]	; (800192c <HAL_UARTEx_RxEventCallback+0x2c>)
 8001918:	f003 ffc3 	bl	80058a2 <HAL_UARTEx_ReceiveToIdle_IT>
}
 800191c:	bf00      	nop
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	2000020a 	.word	0x2000020a
 8001928:	200003f0 	.word	0x200003f0
 800192c:	20000334 	.word	0x20000334

08001930 <check>:
void check() {
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
	if (strcmp((char*) DataRx, "Bom1\r\n") == 0) {
 8001934:	492c      	ldr	r1, [pc, #176]	; (80019e8 <check+0xb8>)
 8001936:	482d      	ldr	r0, [pc, #180]	; (80019ec <check+0xbc>)
 8001938:	f7fe fc0a 	bl	8000150 <strcmp>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d103      	bne.n	800194a <check+0x1a>
		bom = 1;
 8001942:	4b2b      	ldr	r3, [pc, #172]	; (80019f0 <check+0xc0>)
 8001944:	2201      	movs	r2, #1
 8001946:	701a      	strb	r2, [r3, #0]
	} else if (strcmp((char*) DataRx, "Trangthai0\r\n") == 0) {
		tt = 0;
	} else if (strcmp((char*) DataRx, "Trangthai1\r\n") == 0) {
		tt = 1;
	}
}
 8001948:	e04b      	b.n	80019e2 <check+0xb2>
	} else if (strcmp((char*) DataRx, "Bom0\r\n") == 0) {
 800194a:	492a      	ldr	r1, [pc, #168]	; (80019f4 <check+0xc4>)
 800194c:	4827      	ldr	r0, [pc, #156]	; (80019ec <check+0xbc>)
 800194e:	f7fe fbff 	bl	8000150 <strcmp>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d103      	bne.n	8001960 <check+0x30>
		bom = 0;
 8001958:	4b25      	ldr	r3, [pc, #148]	; (80019f0 <check+0xc0>)
 800195a:	2200      	movs	r2, #0
 800195c:	701a      	strb	r2, [r3, #0]
}
 800195e:	e040      	b.n	80019e2 <check+0xb2>
	} else if (strcmp((char*) DataRx, "Quat0\r\n") == 0) {
 8001960:	4925      	ldr	r1, [pc, #148]	; (80019f8 <check+0xc8>)
 8001962:	4822      	ldr	r0, [pc, #136]	; (80019ec <check+0xbc>)
 8001964:	f7fe fbf4 	bl	8000150 <strcmp>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d103      	bne.n	8001976 <check+0x46>
		quat = 0;
 800196e:	4b23      	ldr	r3, [pc, #140]	; (80019fc <check+0xcc>)
 8001970:	2200      	movs	r2, #0
 8001972:	701a      	strb	r2, [r3, #0]
}
 8001974:	e035      	b.n	80019e2 <check+0xb2>
	} else if (strcmp((char*) DataRx, "Quat1\r\n") == 0) {
 8001976:	4922      	ldr	r1, [pc, #136]	; (8001a00 <check+0xd0>)
 8001978:	481c      	ldr	r0, [pc, #112]	; (80019ec <check+0xbc>)
 800197a:	f7fe fbe9 	bl	8000150 <strcmp>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d103      	bne.n	800198c <check+0x5c>
		quat = 1;
 8001984:	4b1d      	ldr	r3, [pc, #116]	; (80019fc <check+0xcc>)
 8001986:	2201      	movs	r2, #1
 8001988:	701a      	strb	r2, [r3, #0]
}
 800198a:	e02a      	b.n	80019e2 <check+0xb2>
	} else if (strcmp((char*) DataRx, "Den0\r\n") == 0) {
 800198c:	491d      	ldr	r1, [pc, #116]	; (8001a04 <check+0xd4>)
 800198e:	4817      	ldr	r0, [pc, #92]	; (80019ec <check+0xbc>)
 8001990:	f7fe fbde 	bl	8000150 <strcmp>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d103      	bne.n	80019a2 <check+0x72>
		den = 0;
 800199a:	4b1b      	ldr	r3, [pc, #108]	; (8001a08 <check+0xd8>)
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
}
 80019a0:	e01f      	b.n	80019e2 <check+0xb2>
	} else if (strcmp((char*) DataRx, "Den1\r\n") == 0) {
 80019a2:	491a      	ldr	r1, [pc, #104]	; (8001a0c <check+0xdc>)
 80019a4:	4811      	ldr	r0, [pc, #68]	; (80019ec <check+0xbc>)
 80019a6:	f7fe fbd3 	bl	8000150 <strcmp>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d103      	bne.n	80019b8 <check+0x88>
		den = 1;
 80019b0:	4b15      	ldr	r3, [pc, #84]	; (8001a08 <check+0xd8>)
 80019b2:	2201      	movs	r2, #1
 80019b4:	701a      	strb	r2, [r3, #0]
}
 80019b6:	e014      	b.n	80019e2 <check+0xb2>
	} else if (strcmp((char*) DataRx, "Trangthai0\r\n") == 0) {
 80019b8:	4915      	ldr	r1, [pc, #84]	; (8001a10 <check+0xe0>)
 80019ba:	480c      	ldr	r0, [pc, #48]	; (80019ec <check+0xbc>)
 80019bc:	f7fe fbc8 	bl	8000150 <strcmp>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d103      	bne.n	80019ce <check+0x9e>
		tt = 0;
 80019c6:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <check+0xe4>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]
}
 80019cc:	e009      	b.n	80019e2 <check+0xb2>
	} else if (strcmp((char*) DataRx, "Trangthai1\r\n") == 0) {
 80019ce:	4912      	ldr	r1, [pc, #72]	; (8001a18 <check+0xe8>)
 80019d0:	4806      	ldr	r0, [pc, #24]	; (80019ec <check+0xbc>)
 80019d2:	f7fe fbbd 	bl	8000150 <strcmp>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d102      	bne.n	80019e2 <check+0xb2>
		tt = 1;
 80019dc:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <check+0xe4>)
 80019de:	2201      	movs	r2, #1
 80019e0:	701a      	strb	r2, [r3, #0]
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	08009230 	.word	0x08009230
 80019ec:	200003f0 	.word	0x200003f0
 80019f0:	2000044c 	.word	0x2000044c
 80019f4:	08009238 	.word	0x08009238
 80019f8:	08009240 	.word	0x08009240
 80019fc:	20000230 	.word	0x20000230
 8001a00:	08009248 	.word	0x08009248
 8001a04:	08009250 	.word	0x08009250
 8001a08:	200002c8 	.word	0x200002c8
 8001a0c:	08009258 	.word	0x08009258
 8001a10:	08009260 	.word	0x08009260
 8001a14:	20000208 	.word	0x20000208
 8001a18:	08009270 	.word	0x08009270

08001a1c <stepper_half_drive>:
void stepper_half_drive(int step) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2b07      	cmp	r3, #7
 8001a28:	f200 80bc 	bhi.w	8001ba4 <stepper_half_drive+0x188>
 8001a2c:	a201      	add	r2, pc, #4	; (adr r2, 8001a34 <stepper_half_drive+0x18>)
 8001a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a32:	bf00      	nop
 8001a34:	08001a55 	.word	0x08001a55
 8001a38:	08001a7f 	.word	0x08001a7f
 8001a3c:	08001aa9 	.word	0x08001aa9
 8001a40:	08001ad3 	.word	0x08001ad3
 8001a44:	08001afd 	.word	0x08001afd
 8001a48:	08001b27 	.word	0x08001b27
 8001a4c:	08001b51 	.word	0x08001b51
 8001a50:	08001b7b 	.word	0x08001b7b
	switch (step) {
	case 0:
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);   // IN1
 8001a54:	2201      	movs	r2, #1
 8001a56:	2101      	movs	r1, #1
 8001a58:	4854      	ldr	r0, [pc, #336]	; (8001bac <stepper_half_drive+0x190>)
 8001a5a:	f002 f968 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);   // IN2
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2180      	movs	r1, #128	; 0x80
 8001a62:	4853      	ldr	r0, [pc, #332]	; (8001bb0 <stepper_half_drive+0x194>)
 8001a64:	f002 f963 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);   // IN3
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2140      	movs	r1, #64	; 0x40
 8001a6c:	4850      	ldr	r0, [pc, #320]	; (8001bb0 <stepper_half_drive+0x194>)
 8001a6e:	f002 f95e 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);   // IN4
 8001a72:	2200      	movs	r2, #0
 8001a74:	2120      	movs	r1, #32
 8001a76:	484e      	ldr	r0, [pc, #312]	; (8001bb0 <stepper_half_drive+0x194>)
 8001a78:	f002 f959 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001a7c:	e092      	b.n	8001ba4 <stepper_half_drive+0x188>

	case 1:
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);   // IN1
 8001a7e:	2201      	movs	r2, #1
 8001a80:	2101      	movs	r1, #1
 8001a82:	484a      	ldr	r0, [pc, #296]	; (8001bac <stepper_half_drive+0x190>)
 8001a84:	f002 f953 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);   // IN2
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2180      	movs	r1, #128	; 0x80
 8001a8c:	4848      	ldr	r0, [pc, #288]	; (8001bb0 <stepper_half_drive+0x194>)
 8001a8e:	f002 f94e 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);   // IN3
 8001a92:	2200      	movs	r2, #0
 8001a94:	2140      	movs	r1, #64	; 0x40
 8001a96:	4846      	ldr	r0, [pc, #280]	; (8001bb0 <stepper_half_drive+0x194>)
 8001a98:	f002 f949 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);   // IN4
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2120      	movs	r1, #32
 8001aa0:	4843      	ldr	r0, [pc, #268]	; (8001bb0 <stepper_half_drive+0x194>)
 8001aa2:	f002 f944 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001aa6:	e07d      	b.n	8001ba4 <stepper_half_drive+0x188>

	case 2:
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);   // IN1
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2101      	movs	r1, #1
 8001aac:	483f      	ldr	r0, [pc, #252]	; (8001bac <stepper_half_drive+0x190>)
 8001aae:	f002 f93e 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);   // IN2
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	2180      	movs	r1, #128	; 0x80
 8001ab6:	483e      	ldr	r0, [pc, #248]	; (8001bb0 <stepper_half_drive+0x194>)
 8001ab8:	f002 f939 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);   // IN3
 8001abc:	2200      	movs	r2, #0
 8001abe:	2140      	movs	r1, #64	; 0x40
 8001ac0:	483b      	ldr	r0, [pc, #236]	; (8001bb0 <stepper_half_drive+0x194>)
 8001ac2:	f002 f934 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);   // IN4
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2120      	movs	r1, #32
 8001aca:	4839      	ldr	r0, [pc, #228]	; (8001bb0 <stepper_half_drive+0x194>)
 8001acc:	f002 f92f 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001ad0:	e068      	b.n	8001ba4 <stepper_half_drive+0x188>

	case 3:
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);   // IN1
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	4835      	ldr	r0, [pc, #212]	; (8001bac <stepper_half_drive+0x190>)
 8001ad8:	f002 f929 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);   // IN2
 8001adc:	2201      	movs	r2, #1
 8001ade:	2180      	movs	r1, #128	; 0x80
 8001ae0:	4833      	ldr	r0, [pc, #204]	; (8001bb0 <stepper_half_drive+0x194>)
 8001ae2:	f002 f924 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);   // IN3
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	2140      	movs	r1, #64	; 0x40
 8001aea:	4831      	ldr	r0, [pc, #196]	; (8001bb0 <stepper_half_drive+0x194>)
 8001aec:	f002 f91f 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);   // IN4
 8001af0:	2200      	movs	r2, #0
 8001af2:	2120      	movs	r1, #32
 8001af4:	482e      	ldr	r0, [pc, #184]	; (8001bb0 <stepper_half_drive+0x194>)
 8001af6:	f002 f91a 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001afa:	e053      	b.n	8001ba4 <stepper_half_drive+0x188>

	case 4:
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);   // IN1
 8001afc:	2200      	movs	r2, #0
 8001afe:	2101      	movs	r1, #1
 8001b00:	482a      	ldr	r0, [pc, #168]	; (8001bac <stepper_half_drive+0x190>)
 8001b02:	f002 f914 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);   // IN2
 8001b06:	2200      	movs	r2, #0
 8001b08:	2180      	movs	r1, #128	; 0x80
 8001b0a:	4829      	ldr	r0, [pc, #164]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b0c:	f002 f90f 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);   // IN3
 8001b10:	2201      	movs	r2, #1
 8001b12:	2140      	movs	r1, #64	; 0x40
 8001b14:	4826      	ldr	r0, [pc, #152]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b16:	f002 f90a 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);   // IN4
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2120      	movs	r1, #32
 8001b1e:	4824      	ldr	r0, [pc, #144]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b20:	f002 f905 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001b24:	e03e      	b.n	8001ba4 <stepper_half_drive+0x188>

	case 5:
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);   // IN1
 8001b26:	2200      	movs	r2, #0
 8001b28:	2101      	movs	r1, #1
 8001b2a:	4820      	ldr	r0, [pc, #128]	; (8001bac <stepper_half_drive+0x190>)
 8001b2c:	f002 f8ff 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);   // IN2
 8001b30:	2200      	movs	r2, #0
 8001b32:	2180      	movs	r1, #128	; 0x80
 8001b34:	481e      	ldr	r0, [pc, #120]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b36:	f002 f8fa 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);   // IN3
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	2140      	movs	r1, #64	; 0x40
 8001b3e:	481c      	ldr	r0, [pc, #112]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b40:	f002 f8f5 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);   // IN4
 8001b44:	2201      	movs	r2, #1
 8001b46:	2120      	movs	r1, #32
 8001b48:	4819      	ldr	r0, [pc, #100]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b4a:	f002 f8f0 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001b4e:	e029      	b.n	8001ba4 <stepper_half_drive+0x188>

	case 6:
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);   // IN1
 8001b50:	2200      	movs	r2, #0
 8001b52:	2101      	movs	r1, #1
 8001b54:	4815      	ldr	r0, [pc, #84]	; (8001bac <stepper_half_drive+0x190>)
 8001b56:	f002 f8ea 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);   // IN2
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2180      	movs	r1, #128	; 0x80
 8001b5e:	4814      	ldr	r0, [pc, #80]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b60:	f002 f8e5 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);   // IN3
 8001b64:	2200      	movs	r2, #0
 8001b66:	2140      	movs	r1, #64	; 0x40
 8001b68:	4811      	ldr	r0, [pc, #68]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b6a:	f002 f8e0 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);   // IN4
 8001b6e:	2201      	movs	r2, #1
 8001b70:	2120      	movs	r1, #32
 8001b72:	480f      	ldr	r0, [pc, #60]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b74:	f002 f8db 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001b78:	e014      	b.n	8001ba4 <stepper_half_drive+0x188>

	case 7:
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);   // IN1
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	480b      	ldr	r0, [pc, #44]	; (8001bac <stepper_half_drive+0x190>)
 8001b80:	f002 f8d5 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);   // IN2
 8001b84:	2200      	movs	r2, #0
 8001b86:	2180      	movs	r1, #128	; 0x80
 8001b88:	4809      	ldr	r0, [pc, #36]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b8a:	f002 f8d0 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);   // IN3
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2140      	movs	r1, #64	; 0x40
 8001b92:	4807      	ldr	r0, [pc, #28]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b94:	f002 f8cb 	bl	8003d2e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);   // IN4
 8001b98:	2201      	movs	r2, #1
 8001b9a:	2120      	movs	r1, #32
 8001b9c:	4804      	ldr	r0, [pc, #16]	; (8001bb0 <stepper_half_drive+0x194>)
 8001b9e:	f002 f8c6 	bl	8003d2e <HAL_GPIO_WritePin>
		break;
 8001ba2:	bf00      	nop

	}
}
 8001ba4:	bf00      	nop
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40010c00 	.word	0x40010c00
 8001bb0:	40010800 	.word	0x40010800

08001bb4 <stepper_set_rpm>:
#define stepsperrev 4096
void stepper_set_rpm(int rpm) // Set rpm--> max 13, min 1,,,  went to 14 rev/min
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
	microDelay(60000000 / stepsperrev / rpm);
 8001bbc:	f643 1238 	movw	r2, #14648	; 0x3938
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fbb9 	bl	8001340 <microDelay>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <stepper_step_angle>:
void stepper_step_angle(float angle, int direction, int rpm) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	; 0x28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
	float anglepersequence = 0.703125;  // 360 = 512 sequences
 8001be4:	4b1f      	ldr	r3, [pc, #124]	; (8001c64 <stepper_step_angle+0x8c>)
 8001be6:	61bb      	str	r3, [r7, #24]
	int numberofsequences = (int) (angle / anglepersequence);
 8001be8:	69b9      	ldr	r1, [r7, #24]
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f7ff f918 	bl	8000e20 <__aeabi_fdiv>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fa26 	bl	8001044 <__aeabi_f2iz>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	617b      	str	r3, [r7, #20]

	for (int seq = 0; seq < numberofsequences; seq++) {
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8001c00:	e027      	b.n	8001c52 <stepper_step_angle+0x7a>
		if (direction == 0) { // for clockwise
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d10f      	bne.n	8001c28 <stepper_step_angle+0x50>
			for (int step = 7; step >= 0; step--) {
 8001c08:	2307      	movs	r3, #7
 8001c0a:	623b      	str	r3, [r7, #32]
 8001c0c:	e008      	b.n	8001c20 <stepper_step_angle+0x48>
				stepper_half_drive(step);
 8001c0e:	6a38      	ldr	r0, [r7, #32]
 8001c10:	f7ff ff04 	bl	8001a1c <stepper_half_drive>
				stepper_set_rpm(rpm);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7ff ffcd 	bl	8001bb4 <stepper_set_rpm>
			for (int step = 7; step >= 0; step--) {
 8001c1a:	6a3b      	ldr	r3, [r7, #32]
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	623b      	str	r3, [r7, #32]
 8001c20:	6a3b      	ldr	r3, [r7, #32]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	daf3      	bge.n	8001c0e <stepper_step_angle+0x36>
 8001c26:	e011      	b.n	8001c4c <stepper_step_angle+0x74>
			}

		} else if (direction == 1) { // for anti-clockwise
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d10e      	bne.n	8001c4c <stepper_step_angle+0x74>
			for (int step = 0; step < 8; step++) {
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61fb      	str	r3, [r7, #28]
 8001c32:	e008      	b.n	8001c46 <stepper_step_angle+0x6e>
				stepper_half_drive(step);
 8001c34:	69f8      	ldr	r0, [r7, #28]
 8001c36:	f7ff fef1 	bl	8001a1c <stepper_half_drive>
				stepper_set_rpm(rpm);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff ffba 	bl	8001bb4 <stepper_set_rpm>
			for (int step = 0; step < 8; step++) {
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	3301      	adds	r3, #1
 8001c44:	61fb      	str	r3, [r7, #28]
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	2b07      	cmp	r3, #7
 8001c4a:	ddf3      	ble.n	8001c34 <stepper_step_angle+0x5c>
	for (int seq = 0; seq < numberofsequences; seq++) {
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4e:	3301      	adds	r3, #1
 8001c50:	627b      	str	r3, [r7, #36]	; 0x24
 8001c52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	dbd3      	blt.n	8001c02 <stepper_step_angle+0x2a>
			}
		}
	}
}
 8001c5a:	bf00      	nop
 8001c5c:	bf00      	nop
 8001c5e:	3728      	adds	r7, #40	; 0x28
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	3f340000 	.word	0x3f340000

08001c68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c6c:	b08b      	sub	sp, #44	; 0x2c
 8001c6e:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c70:	f000 fe12 	bl	8002898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c74:	f000 f97e 	bl	8001f74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c78:	f000 faee 	bl	8002258 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c7c:	f000 face 	bl	800221c <MX_DMA_Init>
  MX_ADC1_Init();
 8001c80:	f000 f9d4 	bl	800202c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001c84:	f000 fa22 	bl	80020cc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001c88:	f000 fa9e 	bl	80021c8 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001c8c:	f000 fa4c 	bl	8002128 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	Button_Init(&bt1, BT1_GPIO_Port, BT1_Pin);
 8001c90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c94:	499b      	ldr	r1, [pc, #620]	; (8001f04 <main+0x29c>)
 8001c96:	489c      	ldr	r0, [pc, #624]	; (8001f08 <main+0x2a0>)
 8001c98:	f7ff fa67 	bl	800116a <Button_Init>
	Button_Init(&bt2, BT2_GPIO_Port, BT2_Pin);
 8001c9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ca0:	4998      	ldr	r1, [pc, #608]	; (8001f04 <main+0x29c>)
 8001ca2:	489a      	ldr	r0, [pc, #616]	; (8001f0c <main+0x2a4>)
 8001ca4:	f7ff fa61 	bl	800116a <Button_Init>
	Button_Init(&bt3, BT3_GPIO_Port, BT3_Pin);
 8001ca8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cac:	4995      	ldr	r1, [pc, #596]	; (8001f04 <main+0x29c>)
 8001cae:	4898      	ldr	r0, [pc, #608]	; (8001f10 <main+0x2a8>)
 8001cb0:	f7ff fa5b 	bl	800116a <Button_Init>
	Button_Init(&bt4, BT4_GPIO_Port, BT4_Pin);
 8001cb4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cb8:	4992      	ldr	r1, [pc, #584]	; (8001f04 <main+0x29c>)
 8001cba:	4896      	ldr	r0, [pc, #600]	; (8001f14 <main+0x2ac>)
 8001cbc:	f7ff fa55 	bl	800116a <Button_Init>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, DataRx, sizeof(DataRx));
 8001cc0:	2214      	movs	r2, #20
 8001cc2:	4995      	ldr	r1, [pc, #596]	; (8001f18 <main+0x2b0>)
 8001cc4:	4895      	ldr	r0, [pc, #596]	; (8001f1c <main+0x2b4>)
 8001cc6:	f003 fdec 	bl	80058a2 <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_ADC_Start_DMA(&hadc1, value_adc, 2);
 8001cca:	2202      	movs	r2, #2
 8001ccc:	4994      	ldr	r1, [pc, #592]	; (8001f20 <main+0x2b8>)
 8001cce:	4895      	ldr	r0, [pc, #596]	; (8001f24 <main+0x2bc>)
 8001cd0:	f000 ff40 	bl	8002b54 <HAL_ADC_Start_DMA>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001cd4:	4893      	ldr	r0, [pc, #588]	; (8001f24 <main+0x2bc>)
 8001cd6:	f001 fa31 	bl	800313c <HAL_ADCEx_Calibration_Start>
	HAL_TIM_Base_Start(&htim1);
 8001cda:	4893      	ldr	r0, [pc, #588]	; (8001f28 <main+0x2c0>)
 8001cdc:	f003 faa6 	bl	800522c <HAL_TIM_Base_Start>
	lcd_init();
 8001ce0:	f7ff fac8 	bl	8001274 <lcd_init>
	lcd_goto_XY(1, 0);
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	2001      	movs	r0, #1
 8001ce8:	f7ff fb07 	bl	80012fa <lcd_goto_XY>
	lcd_send_string("XIN CHAO");
 8001cec:	488f      	ldr	r0, [pc, #572]	; (8001f2c <main+0x2c4>)
 8001cee:	f7ff faef 	bl	80012d0 <lcd_send_string>
	t_prev = HAL_GetTick();
 8001cf2:	f000 fe29 	bl	8002948 <HAL_GetTick>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	f04f 0300 	mov.w	r3, #0
 8001cfe:	498c      	ldr	r1, [pc, #560]	; (8001f30 <main+0x2c8>)
 8001d00:	e9c1 2300 	strd	r2, r3, [r1]
	t_prev2 = HAL_GetTick();
 8001d04:	f000 fe20 	bl	8002948 <HAL_GetTick>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	f04f 0300 	mov.w	r3, #0
 8001d10:	4988      	ldr	r1, [pc, #544]	; (8001f34 <main+0x2cc>)
 8001d12:	e9c1 2300 	strd	r2, r3, [r1]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		cb_mua = HAL_GPIO_ReadPin(MUA_GPIO_Port, MUA_Pin);
 8001d16:	2110      	movs	r1, #16
 8001d18:	4887      	ldr	r0, [pc, #540]	; (8001f38 <main+0x2d0>)
 8001d1a:	f001 fff1 	bl	8003d00 <HAL_GPIO_ReadPin>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	461a      	mov	r2, r3
 8001d22:	4b86      	ldr	r3, [pc, #536]	; (8001f3c <main+0x2d4>)
 8001d24:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(MUA_GPIO_Port, MUA_Pin) == 0) {
 8001d26:	2110      	movs	r1, #16
 8001d28:	4883      	ldr	r0, [pc, #524]	; (8001f38 <main+0x2d0>)
 8001d2a:	f001 ffe9 	bl	8003d00 <HAL_GPIO_ReadPin>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d110      	bne.n	8001d56 <main+0xee>
			stepper_step_angle(360, 1, 13);
 8001d34:	220d      	movs	r2, #13
 8001d36:	2101      	movs	r1, #1
 8001d38:	4881      	ldr	r0, [pc, #516]	; (8001f40 <main+0x2d8>)
 8001d3a:	f7ff ff4d 	bl	8001bd8 <stepper_step_angle>
			check_cbmua = 1;
 8001d3e:	4b81      	ldr	r3, [pc, #516]	; (8001f44 <main+0x2dc>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	701a      	strb	r2, [r3, #0]
			t_prev2 = HAL_GetTick();
 8001d44:	f000 fe00 	bl	8002948 <HAL_GetTick>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	4978      	ldr	r1, [pc, #480]	; (8001f34 <main+0x2cc>)
 8001d52:	e9c1 2300 	strd	r2, r3, [r1]
		}
		if (HAL_GPIO_ReadPin(MUA_GPIO_Port, MUA_Pin) == 1) {
 8001d56:	2110      	movs	r1, #16
 8001d58:	4877      	ldr	r0, [pc, #476]	; (8001f38 <main+0x2d0>)
 8001d5a:	f001 ffd1 	bl	8003d00 <HAL_GPIO_ReadPin>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d11f      	bne.n	8001da4 <main+0x13c>
			if (check_cbmua == 1) {
 8001d64:	4b77      	ldr	r3, [pc, #476]	; (8001f44 <main+0x2dc>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d11b      	bne.n	8001da4 <main+0x13c>
				if (HAL_GetTick() - t_prev2 >= 2000) {
 8001d6c:	f000 fdec 	bl	8002948 <HAL_GetTick>
 8001d70:	4603      	mov	r3, r0
 8001d72:	4618      	mov	r0, r3
 8001d74:	f04f 0100 	mov.w	r1, #0
 8001d78:	4b6e      	ldr	r3, [pc, #440]	; (8001f34 <main+0x2cc>)
 8001d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7e:	1a84      	subs	r4, r0, r2
 8001d80:	eb61 0503 	sbc.w	r5, r1, r3
 8001d84:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001d88:	f04f 0300 	mov.w	r3, #0
 8001d8c:	42ab      	cmp	r3, r5
 8001d8e:	bf08      	it	eq
 8001d90:	42a2      	cmpeq	r2, r4
 8001d92:	d207      	bcs.n	8001da4 <main+0x13c>
					stepper_step_angle(360, 0, 13);
 8001d94:	220d      	movs	r2, #13
 8001d96:	2100      	movs	r1, #0
 8001d98:	4869      	ldr	r0, [pc, #420]	; (8001f40 <main+0x2d8>)
 8001d9a:	f7ff ff1d 	bl	8001bd8 <stepper_step_angle>
					check_cbmua = 0;
 8001d9e:	4b69      	ldr	r3, [pc, #420]	; (8001f44 <main+0x2dc>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		bt_handle(&bt1);
 8001da4:	4858      	ldr	r0, [pc, #352]	; (8001f08 <main+0x2a0>)
 8001da6:	f7ff f985 	bl	80010b4 <bt_handle>
		bt_handle(&bt2);
 8001daa:	4858      	ldr	r0, [pc, #352]	; (8001f0c <main+0x2a4>)
 8001dac:	f7ff f982 	bl	80010b4 <bt_handle>
		bt_handle(&bt3);
 8001db0:	4857      	ldr	r0, [pc, #348]	; (8001f10 <main+0x2a8>)
 8001db2:	f7ff f97f 	bl	80010b4 <bt_handle>
		bt_handle(&bt4);
 8001db6:	4857      	ldr	r0, [pc, #348]	; (8001f14 <main+0x2ac>)
 8001db8:	f7ff f97c 	bl	80010b4 <bt_handle>
		on_off_led(bom, quat, den);
 8001dbc:	4b62      	ldr	r3, [pc, #392]	; (8001f48 <main+0x2e0>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4a62      	ldr	r2, [pc, #392]	; (8001f4c <main+0x2e4>)
 8001dc2:	7811      	ldrb	r1, [r2, #0]
 8001dc4:	4a62      	ldr	r2, [pc, #392]	; (8001f50 <main+0x2e8>)
 8001dc6:	7812      	ldrb	r2, [r2, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fd01 	bl	80017d0 <on_off_led>
		if (flag == 1) {
 8001dce:	4b61      	ldr	r3, [pc, #388]	; (8001f54 <main+0x2ec>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d10d      	bne.n	8001df2 <main+0x18a>
			check();
 8001dd6:	f7ff fdab 	bl	8001930 <check>
			memset(DataRx, 0, strlen((char*) DataRx));
 8001dda:	484f      	ldr	r0, [pc, #316]	; (8001f18 <main+0x2b0>)
 8001ddc:	f7fe f9c2 	bl	8000164 <strlen>
 8001de0:	4603      	mov	r3, r0
 8001de2:	461a      	mov	r2, r3
 8001de4:	2100      	movs	r1, #0
 8001de6:	484c      	ldr	r0, [pc, #304]	; (8001f18 <main+0x2b0>)
 8001de8:	f004 fb60 	bl	80064ac <memset>
			flag = 0;
 8001dec:	4b59      	ldr	r3, [pc, #356]	; (8001f54 <main+0x2ec>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	701a      	strb	r2, [r3, #0]
		}
		if (HAL_GetTick() - t_prev >= 100) {
 8001df2:	f000 fda9 	bl	8002948 <HAL_GetTick>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f04f 0100 	mov.w	r1, #0
 8001dfe:	4b4c      	ldr	r3, [pc, #304]	; (8001f30 <main+0x2c8>)
 8001e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e04:	ebb0 0802 	subs.w	r8, r0, r2
 8001e08:	eb61 0903 	sbc.w	r9, r1, r3
 8001e0c:	f1b9 0f00 	cmp.w	r9, #0
 8001e10:	bf08      	it	eq
 8001e12:	f1b8 0f64 	cmpeq.w	r8, #100	; 0x64
 8001e16:	f4ff af7e 	bcc.w	8001d16 <main+0xae>
			DHT22_value();
 8001e1a:	f7ff fb93 	bl	8001544 <DHT22_value>
			HAL_ADC_Start_DMA(&hadc1, value_adc, 2);
 8001e1e:	2202      	movs	r2, #2
 8001e20:	493f      	ldr	r1, [pc, #252]	; (8001f20 <main+0x2b8>)
 8001e22:	4840      	ldr	r0, [pc, #256]	; (8001f24 <main+0x2bc>)
 8001e24:	f000 fe96 	bl	8002b54 <HAL_ADC_Start_DMA>
			DAD = map(value_adc[0], 0, 4096, 0, 100);
 8001e28:	4b3d      	ldr	r3, [pc, #244]	; (8001f20 <main+0x2b8>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	2364      	movs	r3, #100	; 0x64
 8001e30:	9300      	str	r3, [sp, #0]
 8001e32:	2300      	movs	r3, #0
 8001e34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e38:	2100      	movs	r1, #0
 8001e3a:	f7ff fc27 	bl	800168c <map>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	b29a      	uxth	r2, r3
 8001e42:	4b45      	ldr	r3, [pc, #276]	; (8001f58 <main+0x2f0>)
 8001e44:	801a      	strh	r2, [r3, #0]
			if (tt == 0) {
 8001e46:	4b45      	ldr	r3, [pc, #276]	; (8001f5c <main+0x2f4>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d117      	bne.n	8001e7e <main+0x216>
				if (tCelsius >= 30) {
 8001e4e:	4b44      	ldr	r3, [pc, #272]	; (8001f60 <main+0x2f8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4944      	ldr	r1, [pc, #272]	; (8001f64 <main+0x2fc>)
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff f8e1 	bl	800101c <__aeabi_fcmpge>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d002      	beq.n	8001e66 <main+0x1fe>
					quat = 1;
 8001e60:	4b3a      	ldr	r3, [pc, #232]	; (8001f4c <main+0x2e4>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	701a      	strb	r2, [r3, #0]
				}
				if (tCelsius < 30) {
 8001e66:	4b3e      	ldr	r3, [pc, #248]	; (8001f60 <main+0x2f8>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	493e      	ldr	r1, [pc, #248]	; (8001f64 <main+0x2fc>)
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff f8c1 	bl	8000ff4 <__aeabi_fcmplt>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d002      	beq.n	8001e7e <main+0x216>
					quat = 0;
 8001e78:	4b34      	ldr	r3, [pc, #208]	; (8001f4c <main+0x2e4>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	701a      	strb	r2, [r3, #0]
//				}
//				if (value_adc < 2500) {
//					bom = 0;
//				}
			}
			show_lcd();
 8001e7e:	f7ff fced 	bl	800185c <show_lcd>
			sprintf((char*) buffer, "%.1f/%.1f/%d/%d/%d/%d/%d\n", tCelsius, RH,
 8001e82:	4b37      	ldr	r3, [pc, #220]	; (8001f60 <main+0x2f8>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe fad8 	bl	800043c <__aeabi_f2d>
 8001e8c:	4682      	mov	sl, r0
 8001e8e:	468b      	mov	fp, r1
 8001e90:	4b35      	ldr	r3, [pc, #212]	; (8001f68 <main+0x300>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe fad1 	bl	800043c <__aeabi_f2d>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	492e      	ldr	r1, [pc, #184]	; (8001f58 <main+0x2f0>)
 8001ea0:	8809      	ldrh	r1, [r1, #0]
 8001ea2:	4608      	mov	r0, r1
 8001ea4:	4928      	ldr	r1, [pc, #160]	; (8001f48 <main+0x2e0>)
 8001ea6:	7809      	ldrb	r1, [r1, #0]
 8001ea8:	460e      	mov	r6, r1
 8001eaa:	4928      	ldr	r1, [pc, #160]	; (8001f4c <main+0x2e4>)
 8001eac:	7809      	ldrb	r1, [r1, #0]
 8001eae:	6079      	str	r1, [r7, #4]
 8001eb0:	4927      	ldr	r1, [pc, #156]	; (8001f50 <main+0x2e8>)
 8001eb2:	7809      	ldrb	r1, [r1, #0]
 8001eb4:	6039      	str	r1, [r7, #0]
 8001eb6:	4929      	ldr	r1, [pc, #164]	; (8001f5c <main+0x2f4>)
 8001eb8:	7809      	ldrb	r1, [r1, #0]
 8001eba:	9106      	str	r1, [sp, #24]
 8001ebc:	6839      	ldr	r1, [r7, #0]
 8001ebe:	9105      	str	r1, [sp, #20]
 8001ec0:	6879      	ldr	r1, [r7, #4]
 8001ec2:	9104      	str	r1, [sp, #16]
 8001ec4:	9603      	str	r6, [sp, #12]
 8001ec6:	9002      	str	r0, [sp, #8]
 8001ec8:	e9cd 2300 	strd	r2, r3, [sp]
 8001ecc:	4652      	mov	r2, sl
 8001ece:	465b      	mov	r3, fp
 8001ed0:	4926      	ldr	r1, [pc, #152]	; (8001f6c <main+0x304>)
 8001ed2:	4827      	ldr	r0, [pc, #156]	; (8001f70 <main+0x308>)
 8001ed4:	f004 ff52 	bl	8006d7c <siprintf>
					DAD, bom, quat, den, tt);
			HAL_UART_Transmit(&huart1, buffer, strlen((char*) buffer), 1000);
 8001ed8:	4825      	ldr	r0, [pc, #148]	; (8001f70 <main+0x308>)
 8001eda:	f7fe f943 	bl	8000164 <strlen>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ee6:	4922      	ldr	r1, [pc, #136]	; (8001f70 <main+0x308>)
 8001ee8:	480c      	ldr	r0, [pc, #48]	; (8001f1c <main+0x2b4>)
 8001eea:	f003 fc57 	bl	800579c <HAL_UART_Transmit>
			t_prev = HAL_GetTick();
 8001eee:	f000 fd2b 	bl	8002948 <HAL_GetTick>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	f04f 0300 	mov.w	r3, #0
 8001efa:	490d      	ldr	r1, [pc, #52]	; (8001f30 <main+0x2c8>)
 8001efc:	e9c1 2300 	strd	r2, r3, [r1]
		cb_mua = HAL_GPIO_ReadPin(MUA_GPIO_Port, MUA_Pin);
 8001f00:	e709      	b.n	8001d16 <main+0xae>
 8001f02:	bf00      	nop
 8001f04:	40010c00 	.word	0x40010c00
 8001f08:	20000450 	.word	0x20000450
 8001f0c:	20000234 	.word	0x20000234
 8001f10:	2000024c 	.word	0x2000024c
 8001f14:	2000046c 	.word	0x2000046c
 8001f18:	200003f0 	.word	0x200003f0
 8001f1c:	20000334 	.word	0x20000334
 8001f20:	200003a0 	.word	0x200003a0
 8001f24:	200002d8 	.word	0x200002d8
 8001f28:	20000404 	.word	0x20000404
 8001f2c:	08009280 	.word	0x08009280
 8001f30:	200002d0 	.word	0x200002d0
 8001f34:	200002c0 	.word	0x200002c0
 8001f38:	40010800 	.word	0x40010800
 8001f3c:	2000039e 	.word	0x2000039e
 8001f40:	43b40000 	.word	0x43b40000
 8001f44:	2000037d 	.word	0x2000037d
 8001f48:	2000044c 	.word	0x2000044c
 8001f4c:	20000230 	.word	0x20000230
 8001f50:	200002c8 	.word	0x200002c8
 8001f54:	2000020a 	.word	0x2000020a
 8001f58:	20000308 	.word	0x20000308
 8001f5c:	20000208 	.word	0x20000208
 8001f60:	200001fc 	.word	0x200001fc
 8001f64:	41f00000 	.word	0x41f00000
 8001f68:	20000204 	.word	0x20000204
 8001f6c:	0800928c 	.word	0x0800928c
 8001f70:	20000380 	.word	0x20000380

08001f74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b094      	sub	sp, #80	; 0x50
 8001f78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f7e:	2228      	movs	r2, #40	; 0x28
 8001f80:	2100      	movs	r1, #0
 8001f82:	4618      	mov	r0, r3
 8001f84:	f004 fa92 	bl	80064ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	609a      	str	r2, [r3, #8]
 8001f94:	60da      	str	r2, [r3, #12]
 8001f96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fa8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fbe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001fc0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001fc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f002 fb64 	bl	8004698 <HAL_RCC_OscConfig>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001fd6:	f000 f9cf 	bl	8002378 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fda:	230f      	movs	r3, #15
 8001fdc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fec:	2300      	movs	r3, #0
 8001fee:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	2102      	movs	r1, #2
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f002 fdce 	bl	8004b98 <HAL_RCC_ClockConfig>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002002:	f000 f9b9 	bl	8002378 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002006:	2302      	movs	r3, #2
 8002008:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800200a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800200e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002010:	1d3b      	adds	r3, r7, #4
 8002012:	4618      	mov	r0, r3
 8002014:	f002 ff4e 	bl	8004eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800201e:	f000 f9ab 	bl	8002378 <Error_Handler>
  }
}
 8002022:	bf00      	nop
 8002024:	3750      	adds	r7, #80	; 0x50
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002032:	1d3b      	adds	r3, r7, #4
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800203c:	4b21      	ldr	r3, [pc, #132]	; (80020c4 <MX_ADC1_Init+0x98>)
 800203e:	4a22      	ldr	r2, [pc, #136]	; (80020c8 <MX_ADC1_Init+0x9c>)
 8002040:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002042:	4b20      	ldr	r3, [pc, #128]	; (80020c4 <MX_ADC1_Init+0x98>)
 8002044:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002048:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800204a:	4b1e      	ldr	r3, [pc, #120]	; (80020c4 <MX_ADC1_Init+0x98>)
 800204c:	2200      	movs	r2, #0
 800204e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002050:	4b1c      	ldr	r3, [pc, #112]	; (80020c4 <MX_ADC1_Init+0x98>)
 8002052:	2200      	movs	r2, #0
 8002054:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002056:	4b1b      	ldr	r3, [pc, #108]	; (80020c4 <MX_ADC1_Init+0x98>)
 8002058:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800205c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800205e:	4b19      	ldr	r3, [pc, #100]	; (80020c4 <MX_ADC1_Init+0x98>)
 8002060:	2200      	movs	r2, #0
 8002062:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8002064:	4b17      	ldr	r3, [pc, #92]	; (80020c4 <MX_ADC1_Init+0x98>)
 8002066:	2202      	movs	r2, #2
 8002068:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800206a:	4816      	ldr	r0, [pc, #88]	; (80020c4 <MX_ADC1_Init+0x98>)
 800206c:	f000 fc9a 	bl	80029a4 <HAL_ADC_Init>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8002076:	f000 f97f 	bl	8002378 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800207a:	2309      	movs	r3, #9
 800207c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800207e:	2301      	movs	r3, #1
 8002080:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8002082:	2303      	movs	r3, #3
 8002084:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	4619      	mov	r1, r3
 800208a:	480e      	ldr	r0, [pc, #56]	; (80020c4 <MX_ADC1_Init+0x98>)
 800208c:	f000 fe5c 	bl	8002d48 <HAL_ADC_ConfigChannel>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002096:	f000 f96f 	bl	8002378 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800209a:	2303      	movs	r3, #3
 800209c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800209e:	2302      	movs	r3, #2
 80020a0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80020a2:	2305      	movs	r3, #5
 80020a4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020a6:	1d3b      	adds	r3, r7, #4
 80020a8:	4619      	mov	r1, r3
 80020aa:	4806      	ldr	r0, [pc, #24]	; (80020c4 <MX_ADC1_Init+0x98>)
 80020ac:	f000 fe4c 	bl	8002d48 <HAL_ADC_ConfigChannel>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80020b6:	f000 f95f 	bl	8002378 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80020ba:	bf00      	nop
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	200002d8 	.word	0x200002d8
 80020c8:	40012400 	.word	0x40012400

080020cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020d0:	4b12      	ldr	r3, [pc, #72]	; (800211c <MX_I2C1_Init+0x50>)
 80020d2:	4a13      	ldr	r2, [pc, #76]	; (8002120 <MX_I2C1_Init+0x54>)
 80020d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80020d6:	4b11      	ldr	r3, [pc, #68]	; (800211c <MX_I2C1_Init+0x50>)
 80020d8:	4a12      	ldr	r2, [pc, #72]	; (8002124 <MX_I2C1_Init+0x58>)
 80020da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020dc:	4b0f      	ldr	r3, [pc, #60]	; (800211c <MX_I2C1_Init+0x50>)
 80020de:	2200      	movs	r2, #0
 80020e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020e2:	4b0e      	ldr	r3, [pc, #56]	; (800211c <MX_I2C1_Init+0x50>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020e8:	4b0c      	ldr	r3, [pc, #48]	; (800211c <MX_I2C1_Init+0x50>)
 80020ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020f0:	4b0a      	ldr	r3, [pc, #40]	; (800211c <MX_I2C1_Init+0x50>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020f6:	4b09      	ldr	r3, [pc, #36]	; (800211c <MX_I2C1_Init+0x50>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020fc:	4b07      	ldr	r3, [pc, #28]	; (800211c <MX_I2C1_Init+0x50>)
 80020fe:	2200      	movs	r2, #0
 8002100:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002102:	4b06      	ldr	r3, [pc, #24]	; (800211c <MX_I2C1_Init+0x50>)
 8002104:	2200      	movs	r2, #0
 8002106:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002108:	4804      	ldr	r0, [pc, #16]	; (800211c <MX_I2C1_Init+0x50>)
 800210a:	f001 fe29 	bl	8003d60 <HAL_I2C_Init>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002114:	f000 f930 	bl	8002378 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000264 	.word	0x20000264
 8002120:	40005400 	.word	0x40005400
 8002124:	000186a0 	.word	0x000186a0

08002128 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800212e:	f107 0308 	add.w	r3, r7, #8
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800213c:	463b      	mov	r3, r7
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002144:	4b1e      	ldr	r3, [pc, #120]	; (80021c0 <MX_TIM1_Init+0x98>)
 8002146:	4a1f      	ldr	r2, [pc, #124]	; (80021c4 <MX_TIM1_Init+0x9c>)
 8002148:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800214a:	4b1d      	ldr	r3, [pc, #116]	; (80021c0 <MX_TIM1_Init+0x98>)
 800214c:	2247      	movs	r2, #71	; 0x47
 800214e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002150:	4b1b      	ldr	r3, [pc, #108]	; (80021c0 <MX_TIM1_Init+0x98>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8002156:	4b1a      	ldr	r3, [pc, #104]	; (80021c0 <MX_TIM1_Init+0x98>)
 8002158:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800215c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215e:	4b18      	ldr	r3, [pc, #96]	; (80021c0 <MX_TIM1_Init+0x98>)
 8002160:	2200      	movs	r2, #0
 8002162:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002164:	4b16      	ldr	r3, [pc, #88]	; (80021c0 <MX_TIM1_Init+0x98>)
 8002166:	2200      	movs	r2, #0
 8002168:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216a:	4b15      	ldr	r3, [pc, #84]	; (80021c0 <MX_TIM1_Init+0x98>)
 800216c:	2200      	movs	r2, #0
 800216e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002170:	4813      	ldr	r0, [pc, #76]	; (80021c0 <MX_TIM1_Init+0x98>)
 8002172:	f003 f80b 	bl	800518c <HAL_TIM_Base_Init>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800217c:	f000 f8fc 	bl	8002378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002180:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002184:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002186:	f107 0308 	add.w	r3, r7, #8
 800218a:	4619      	mov	r1, r3
 800218c:	480c      	ldr	r0, [pc, #48]	; (80021c0 <MX_TIM1_Init+0x98>)
 800218e:	f003 f897 	bl	80052c0 <HAL_TIM_ConfigClockSource>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002198:	f000 f8ee 	bl	8002378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800219c:	2300      	movs	r3, #0
 800219e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a0:	2300      	movs	r3, #0
 80021a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021a4:	463b      	mov	r3, r7
 80021a6:	4619      	mov	r1, r3
 80021a8:	4805      	ldr	r0, [pc, #20]	; (80021c0 <MX_TIM1_Init+0x98>)
 80021aa:	f003 fa49 	bl	8005640 <HAL_TIMEx_MasterConfigSynchronization>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80021b4:	f000 f8e0 	bl	8002378 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80021b8:	bf00      	nop
 80021ba:	3718      	adds	r7, #24
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20000404 	.word	0x20000404
 80021c4:	40012c00 	.word	0x40012c00

080021c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021cc:	4b11      	ldr	r3, [pc, #68]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	; (8002218 <MX_USART1_UART_Init+0x50>)
 80021d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80021d2:	4b10      	ldr	r3, [pc, #64]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80021d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021da:	4b0e      	ldr	r3, [pc, #56]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021dc:	2200      	movs	r2, #0
 80021de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021e6:	4b0b      	ldr	r3, [pc, #44]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021ec:	4b09      	ldr	r3, [pc, #36]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021ee:	220c      	movs	r2, #12
 80021f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021f2:	4b08      	ldr	r3, [pc, #32]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021fe:	4805      	ldr	r0, [pc, #20]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 8002200:	f003 fa7c 	bl	80056fc <HAL_UART_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800220a:	f000 f8b5 	bl	8002378 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000334 	.word	0x20000334
 8002218:	40013800 	.word	0x40013800

0800221c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002222:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <MX_DMA_Init+0x38>)
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	4a0b      	ldr	r2, [pc, #44]	; (8002254 <MX_DMA_Init+0x38>)
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	6153      	str	r3, [r2, #20]
 800222e:	4b09      	ldr	r3, [pc, #36]	; (8002254 <MX_DMA_Init+0x38>)
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2100      	movs	r1, #0
 800223e:	200b      	movs	r0, #11
 8002240:	f001 f901 	bl	8003446 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002244:	200b      	movs	r0, #11
 8002246:	f001 f91a 	bl	800347e <HAL_NVIC_EnableIRQ>

}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40021000 	.word	0x40021000

08002258 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225e:	f107 0310 	add.w	r3, r7, #16
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
 8002266:	605a      	str	r2, [r3, #4]
 8002268:	609a      	str	r2, [r3, #8]
 800226a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800226c:	4b3f      	ldr	r3, [pc, #252]	; (800236c <MX_GPIO_Init+0x114>)
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	4a3e      	ldr	r2, [pc, #248]	; (800236c <MX_GPIO_Init+0x114>)
 8002272:	f043 0320 	orr.w	r3, r3, #32
 8002276:	6193      	str	r3, [r2, #24]
 8002278:	4b3c      	ldr	r3, [pc, #240]	; (800236c <MX_GPIO_Init+0x114>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002284:	4b39      	ldr	r3, [pc, #228]	; (800236c <MX_GPIO_Init+0x114>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	4a38      	ldr	r2, [pc, #224]	; (800236c <MX_GPIO_Init+0x114>)
 800228a:	f043 0304 	orr.w	r3, r3, #4
 800228e:	6193      	str	r3, [r2, #24]
 8002290:	4b36      	ldr	r3, [pc, #216]	; (800236c <MX_GPIO_Init+0x114>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800229c:	4b33      	ldr	r3, [pc, #204]	; (800236c <MX_GPIO_Init+0x114>)
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	4a32      	ldr	r2, [pc, #200]	; (800236c <MX_GPIO_Init+0x114>)
 80022a2:	f043 0308 	orr.w	r3, r3, #8
 80022a6:	6193      	str	r3, [r2, #24]
 80022a8:	4b30      	ldr	r3, [pc, #192]	; (800236c <MX_GPIO_Init+0x114>)
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	f003 0308 	and.w	r3, r3, #8
 80022b0:	607b      	str	r3, [r7, #4]
 80022b2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN4_Pin|IN3_Pin|IN2_Pin, GPIO_PIN_RESET);
 80022b4:	2200      	movs	r2, #0
 80022b6:	21e0      	movs	r1, #224	; 0xe0
 80022b8:	482d      	ldr	r0, [pc, #180]	; (8002370 <MX_GPIO_Init+0x118>)
 80022ba:	f001 fd38 	bl	8003d2e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, QUAT_Pin|BOM_Pin|DEN_Pin, GPIO_PIN_RESET);
 80022be:	2200      	movs	r2, #0
 80022c0:	2138      	movs	r1, #56	; 0x38
 80022c2:	482c      	ldr	r0, [pc, #176]	; (8002374 <MX_GPIO_Init+0x11c>)
 80022c4:	f001 fd33 	bl	8003d2e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DHT22_Pin */
  GPIO_InitStruct.Pin = DHT22_Pin;
 80022c8:	2301      	movs	r3, #1
 80022ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DHT22_GPIO_Port, &GPIO_InitStruct);
 80022d4:	f107 0310 	add.w	r3, r7, #16
 80022d8:	4619      	mov	r1, r3
 80022da:	4825      	ldr	r0, [pc, #148]	; (8002370 <MX_GPIO_Init+0x118>)
 80022dc:	f001 fb8c 	bl	80039f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MUA_Pin */
  GPIO_InitStruct.Pin = MUA_Pin;
 80022e0:	2310      	movs	r3, #16
 80022e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022e8:	2301      	movs	r3, #1
 80022ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MUA_GPIO_Port, &GPIO_InitStruct);
 80022ec:	f107 0310 	add.w	r3, r7, #16
 80022f0:	4619      	mov	r1, r3
 80022f2:	481f      	ldr	r0, [pc, #124]	; (8002370 <MX_GPIO_Init+0x118>)
 80022f4:	f001 fb80 	bl	80039f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN4_Pin IN3_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN4_Pin|IN3_Pin|IN2_Pin;
 80022f8:	23e0      	movs	r3, #224	; 0xe0
 80022fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022fc:	2301      	movs	r3, #1
 80022fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002304:	2302      	movs	r3, #2
 8002306:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002308:	f107 0310 	add.w	r3, r7, #16
 800230c:	4619      	mov	r1, r3
 800230e:	4818      	ldr	r0, [pc, #96]	; (8002370 <MX_GPIO_Init+0x118>)
 8002310:	f001 fb72 	bl	80039f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN1_Pin */
  GPIO_InitStruct.Pin = IN1_Pin;
 8002314:	2301      	movs	r3, #1
 8002316:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231c:	2300      	movs	r3, #0
 800231e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IN1_GPIO_Port, &GPIO_InitStruct);
 8002320:	f107 0310 	add.w	r3, r7, #16
 8002324:	4619      	mov	r1, r3
 8002326:	4813      	ldr	r0, [pc, #76]	; (8002374 <MX_GPIO_Init+0x11c>)
 8002328:	f001 fb66 	bl	80039f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BT2_Pin BT3_Pin BT1_Pin BT4_Pin */
  GPIO_InitStruct.Pin = BT2_Pin|BT3_Pin|BT1_Pin|BT4_Pin;
 800232c:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002330:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002336:	2301      	movs	r3, #1
 8002338:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233a:	f107 0310 	add.w	r3, r7, #16
 800233e:	4619      	mov	r1, r3
 8002340:	480c      	ldr	r0, [pc, #48]	; (8002374 <MX_GPIO_Init+0x11c>)
 8002342:	f001 fb59 	bl	80039f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : QUAT_Pin BOM_Pin DEN_Pin */
  GPIO_InitStruct.Pin = QUAT_Pin|BOM_Pin|DEN_Pin;
 8002346:	2338      	movs	r3, #56	; 0x38
 8002348:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234a:	2301      	movs	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234e:	2300      	movs	r3, #0
 8002350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002352:	2302      	movs	r3, #2
 8002354:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002356:	f107 0310 	add.w	r3, r7, #16
 800235a:	4619      	mov	r1, r3
 800235c:	4805      	ldr	r0, [pc, #20]	; (8002374 <MX_GPIO_Init+0x11c>)
 800235e:	f001 fb4b 	bl	80039f8 <HAL_GPIO_Init>

}
 8002362:	bf00      	nop
 8002364:	3720      	adds	r7, #32
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40021000 	.word	0x40021000
 8002370:	40010800 	.word	0x40010800
 8002374:	40010c00 	.word	0x40010c00

08002378 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800237c:	b672      	cpsid	i
}
 800237e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002380:	e7fe      	b.n	8002380 <Error_Handler+0x8>
	...

08002384 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800238a:	4b15      	ldr	r3, [pc, #84]	; (80023e0 <HAL_MspInit+0x5c>)
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	4a14      	ldr	r2, [pc, #80]	; (80023e0 <HAL_MspInit+0x5c>)
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	6193      	str	r3, [r2, #24]
 8002396:	4b12      	ldr	r3, [pc, #72]	; (80023e0 <HAL_MspInit+0x5c>)
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	60bb      	str	r3, [r7, #8]
 80023a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023a2:	4b0f      	ldr	r3, [pc, #60]	; (80023e0 <HAL_MspInit+0x5c>)
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	4a0e      	ldr	r2, [pc, #56]	; (80023e0 <HAL_MspInit+0x5c>)
 80023a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ac:	61d3      	str	r3, [r2, #28]
 80023ae:	4b0c      	ldr	r3, [pc, #48]	; (80023e0 <HAL_MspInit+0x5c>)
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b6:	607b      	str	r3, [r7, #4]
 80023b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80023ba:	4b0a      	ldr	r3, [pc, #40]	; (80023e4 <HAL_MspInit+0x60>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	4a04      	ldr	r2, [pc, #16]	; (80023e4 <HAL_MspInit+0x60>)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023d6:	bf00      	nop
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40010000 	.word	0x40010000

080023e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08a      	sub	sp, #40	; 0x28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f107 0318 	add.w	r3, r7, #24
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a33      	ldr	r2, [pc, #204]	; (80024d0 <HAL_ADC_MspInit+0xe8>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d15f      	bne.n	80024c8 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002408:	4b32      	ldr	r3, [pc, #200]	; (80024d4 <HAL_ADC_MspInit+0xec>)
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	4a31      	ldr	r2, [pc, #196]	; (80024d4 <HAL_ADC_MspInit+0xec>)
 800240e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002412:	6193      	str	r3, [r2, #24]
 8002414:	4b2f      	ldr	r3, [pc, #188]	; (80024d4 <HAL_ADC_MspInit+0xec>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002420:	4b2c      	ldr	r3, [pc, #176]	; (80024d4 <HAL_ADC_MspInit+0xec>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	4a2b      	ldr	r2, [pc, #172]	; (80024d4 <HAL_ADC_MspInit+0xec>)
 8002426:	f043 0304 	orr.w	r3, r3, #4
 800242a:	6193      	str	r3, [r2, #24]
 800242c:	4b29      	ldr	r3, [pc, #164]	; (80024d4 <HAL_ADC_MspInit+0xec>)
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002438:	4b26      	ldr	r3, [pc, #152]	; (80024d4 <HAL_ADC_MspInit+0xec>)
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	4a25      	ldr	r2, [pc, #148]	; (80024d4 <HAL_ADC_MspInit+0xec>)
 800243e:	f043 0308 	orr.w	r3, r3, #8
 8002442:	6193      	str	r3, [r2, #24]
 8002444:	4b23      	ldr	r3, [pc, #140]	; (80024d4 <HAL_ADC_MspInit+0xec>)
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	f003 0308 	and.w	r3, r3, #8
 800244c:	60fb      	str	r3, [r7, #12]
 800244e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002450:	2308      	movs	r3, #8
 8002452:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002454:	2303      	movs	r3, #3
 8002456:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002458:	f107 0318 	add.w	r3, r7, #24
 800245c:	4619      	mov	r1, r3
 800245e:	481e      	ldr	r0, [pc, #120]	; (80024d8 <HAL_ADC_MspInit+0xf0>)
 8002460:	f001 faca 	bl	80039f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002464:	2302      	movs	r3, #2
 8002466:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002468:	2303      	movs	r3, #3
 800246a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800246c:	f107 0318 	add.w	r3, r7, #24
 8002470:	4619      	mov	r1, r3
 8002472:	481a      	ldr	r0, [pc, #104]	; (80024dc <HAL_ADC_MspInit+0xf4>)
 8002474:	f001 fac0 	bl	80039f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002478:	4b19      	ldr	r3, [pc, #100]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 800247a:	4a1a      	ldr	r2, [pc, #104]	; (80024e4 <HAL_ADC_MspInit+0xfc>)
 800247c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800247e:	4b18      	ldr	r3, [pc, #96]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 8002480:	2200      	movs	r2, #0
 8002482:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002484:	4b16      	ldr	r3, [pc, #88]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 8002486:	2200      	movs	r2, #0
 8002488:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800248a:	4b15      	ldr	r3, [pc, #84]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 800248c:	2280      	movs	r2, #128	; 0x80
 800248e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002490:	4b13      	ldr	r3, [pc, #76]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 8002492:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002496:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002498:	4b11      	ldr	r3, [pc, #68]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 800249a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800249e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80024a0:	4b0f      	ldr	r3, [pc, #60]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 80024a2:	2220      	movs	r2, #32
 80024a4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80024a6:	4b0e      	ldr	r3, [pc, #56]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80024ac:	480c      	ldr	r0, [pc, #48]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 80024ae:	f001 f801 	bl	80034b4 <HAL_DMA_Init>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 80024b8:	f7ff ff5e 	bl	8002378 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a08      	ldr	r2, [pc, #32]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 80024c0:	621a      	str	r2, [r3, #32]
 80024c2:	4a07      	ldr	r2, [pc, #28]	; (80024e0 <HAL_ADC_MspInit+0xf8>)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024c8:	bf00      	nop
 80024ca:	3728      	adds	r7, #40	; 0x28
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40012400 	.word	0x40012400
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40010800 	.word	0x40010800
 80024dc:	40010c00 	.word	0x40010c00
 80024e0:	200003a8 	.word	0x200003a8
 80024e4:	40020008 	.word	0x40020008

080024e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b088      	sub	sp, #32
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f0:	f107 0310 	add.w	r3, r7, #16
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	605a      	str	r2, [r3, #4]
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a15      	ldr	r2, [pc, #84]	; (8002558 <HAL_I2C_MspInit+0x70>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d123      	bne.n	8002550 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002508:	4b14      	ldr	r3, [pc, #80]	; (800255c <HAL_I2C_MspInit+0x74>)
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	4a13      	ldr	r2, [pc, #76]	; (800255c <HAL_I2C_MspInit+0x74>)
 800250e:	f043 0308 	orr.w	r3, r3, #8
 8002512:	6193      	str	r3, [r2, #24]
 8002514:	4b11      	ldr	r3, [pc, #68]	; (800255c <HAL_I2C_MspInit+0x74>)
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	f003 0308 	and.w	r3, r3, #8
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002520:	23c0      	movs	r3, #192	; 0xc0
 8002522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002524:	2312      	movs	r3, #18
 8002526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002528:	2303      	movs	r3, #3
 800252a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252c:	f107 0310 	add.w	r3, r7, #16
 8002530:	4619      	mov	r1, r3
 8002532:	480b      	ldr	r0, [pc, #44]	; (8002560 <HAL_I2C_MspInit+0x78>)
 8002534:	f001 fa60 	bl	80039f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002538:	4b08      	ldr	r3, [pc, #32]	; (800255c <HAL_I2C_MspInit+0x74>)
 800253a:	69db      	ldr	r3, [r3, #28]
 800253c:	4a07      	ldr	r2, [pc, #28]	; (800255c <HAL_I2C_MspInit+0x74>)
 800253e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002542:	61d3      	str	r3, [r2, #28]
 8002544:	4b05      	ldr	r3, [pc, #20]	; (800255c <HAL_I2C_MspInit+0x74>)
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002550:	bf00      	nop
 8002552:	3720      	adds	r7, #32
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40005400 	.word	0x40005400
 800255c:	40021000 	.word	0x40021000
 8002560:	40010c00 	.word	0x40010c00

08002564 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a09      	ldr	r2, [pc, #36]	; (8002598 <HAL_TIM_Base_MspInit+0x34>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d10b      	bne.n	800258e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002576:	4b09      	ldr	r3, [pc, #36]	; (800259c <HAL_TIM_Base_MspInit+0x38>)
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	4a08      	ldr	r2, [pc, #32]	; (800259c <HAL_TIM_Base_MspInit+0x38>)
 800257c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002580:	6193      	str	r3, [r2, #24]
 8002582:	4b06      	ldr	r3, [pc, #24]	; (800259c <HAL_TIM_Base_MspInit+0x38>)
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800258e:	bf00      	nop
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr
 8002598:	40012c00 	.word	0x40012c00
 800259c:	40021000 	.word	0x40021000

080025a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a8:	f107 0310 	add.w	r3, r7, #16
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a20      	ldr	r2, [pc, #128]	; (800263c <HAL_UART_MspInit+0x9c>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d139      	bne.n	8002634 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025c0:	4b1f      	ldr	r3, [pc, #124]	; (8002640 <HAL_UART_MspInit+0xa0>)
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	4a1e      	ldr	r2, [pc, #120]	; (8002640 <HAL_UART_MspInit+0xa0>)
 80025c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025ca:	6193      	str	r3, [r2, #24]
 80025cc:	4b1c      	ldr	r3, [pc, #112]	; (8002640 <HAL_UART_MspInit+0xa0>)
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025d4:	60fb      	str	r3, [r7, #12]
 80025d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d8:	4b19      	ldr	r3, [pc, #100]	; (8002640 <HAL_UART_MspInit+0xa0>)
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	4a18      	ldr	r2, [pc, #96]	; (8002640 <HAL_UART_MspInit+0xa0>)
 80025de:	f043 0304 	orr.w	r3, r3, #4
 80025e2:	6193      	str	r3, [r2, #24]
 80025e4:	4b16      	ldr	r3, [pc, #88]	; (8002640 <HAL_UART_MspInit+0xa0>)
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	f003 0304 	and.w	r3, r3, #4
 80025ec:	60bb      	str	r3, [r7, #8]
 80025ee:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80025f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f6:	2302      	movs	r3, #2
 80025f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025fa:	2303      	movs	r3, #3
 80025fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025fe:	f107 0310 	add.w	r3, r7, #16
 8002602:	4619      	mov	r1, r3
 8002604:	480f      	ldr	r0, [pc, #60]	; (8002644 <HAL_UART_MspInit+0xa4>)
 8002606:	f001 f9f7 	bl	80039f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800260a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800260e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002614:	2300      	movs	r3, #0
 8002616:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002618:	f107 0310 	add.w	r3, r7, #16
 800261c:	4619      	mov	r1, r3
 800261e:	4809      	ldr	r0, [pc, #36]	; (8002644 <HAL_UART_MspInit+0xa4>)
 8002620:	f001 f9ea 	bl	80039f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002624:	2200      	movs	r2, #0
 8002626:	2100      	movs	r1, #0
 8002628:	2025      	movs	r0, #37	; 0x25
 800262a:	f000 ff0c 	bl	8003446 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800262e:	2025      	movs	r0, #37	; 0x25
 8002630:	f000 ff25 	bl	800347e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002634:	bf00      	nop
 8002636:	3720      	adds	r7, #32
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	40013800 	.word	0x40013800
 8002640:	40021000 	.word	0x40021000
 8002644:	40010800 	.word	0x40010800

08002648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800264c:	e7fe      	b.n	800264c <NMI_Handler+0x4>

0800264e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800264e:	b480      	push	{r7}
 8002650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002652:	e7fe      	b.n	8002652 <HardFault_Handler+0x4>

08002654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002658:	e7fe      	b.n	8002658 <MemManage_Handler+0x4>

0800265a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800265a:	b480      	push	{r7}
 800265c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800265e:	e7fe      	b.n	800265e <BusFault_Handler+0x4>

08002660 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002664:	e7fe      	b.n	8002664 <UsageFault_Handler+0x4>

08002666 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002666:	b480      	push	{r7}
 8002668:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr

08002672 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002672:	b480      	push	{r7}
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800267e:	b480      	push	{r7}
 8002680:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	46bd      	mov	sp, r7
 8002686:	bc80      	pop	{r7}
 8002688:	4770      	bx	lr

0800268a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800268e:	f000 f949 	bl	8002924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800269c:	4802      	ldr	r0, [pc, #8]	; (80026a8 <DMA1_Channel1_IRQHandler+0x10>)
 800269e:	f001 f877 	bl	8003790 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	200003a8 	.word	0x200003a8

080026ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80026b0:	4802      	ldr	r0, [pc, #8]	; (80026bc <USART1_IRQHandler+0x10>)
 80026b2:	f003 f953 	bl	800595c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000334 	.word	0x20000334

080026c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
	return 1;
 80026c4:	2301      	movs	r3, #1
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr

080026ce <_kill>:

int _kill(int pid, int sig)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
 80026d6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80026d8:	f003 febe 	bl	8006458 <__errno>
 80026dc:	4603      	mov	r3, r0
 80026de:	2216      	movs	r2, #22
 80026e0:	601a      	str	r2, [r3, #0]
	return -1;
 80026e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <_exit>:

void _exit (int status)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80026f6:	f04f 31ff 	mov.w	r1, #4294967295
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f7ff ffe7 	bl	80026ce <_kill>
	while (1) {}		/* Make sure we hang here */
 8002700:	e7fe      	b.n	8002700 <_exit+0x12>

08002702 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b086      	sub	sp, #24
 8002706:	af00      	add	r7, sp, #0
 8002708:	60f8      	str	r0, [r7, #12]
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
 8002712:	e00a      	b.n	800272a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002714:	f3af 8000 	nop.w
 8002718:	4601      	mov	r1, r0
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	1c5a      	adds	r2, r3, #1
 800271e:	60ba      	str	r2, [r7, #8]
 8002720:	b2ca      	uxtb	r2, r1
 8002722:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	3301      	adds	r3, #1
 8002728:	617b      	str	r3, [r7, #20]
 800272a:	697a      	ldr	r2, [r7, #20]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	429a      	cmp	r2, r3
 8002730:	dbf0      	blt.n	8002714 <_read+0x12>
	}

return len;
 8002732:	687b      	ldr	r3, [r7, #4]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
 800274c:	e009      	b.n	8002762 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	1c5a      	adds	r2, r3, #1
 8002752:	60ba      	str	r2, [r7, #8]
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	4618      	mov	r0, r3
 8002758:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	3301      	adds	r3, #1
 8002760:	617b      	str	r3, [r7, #20]
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	429a      	cmp	r2, r3
 8002768:	dbf1      	blt.n	800274e <_write+0x12>
	}
	return len;
 800276a:	687b      	ldr	r3, [r7, #4]
}
 800276c:	4618      	mov	r0, r3
 800276e:	3718      	adds	r7, #24
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <_close>:

int _close(int file)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
	return -1;
 800277c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002780:	4618      	mov	r0, r3
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	bc80      	pop	{r7}
 8002788:	4770      	bx	lr

0800278a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
 8002792:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800279a:	605a      	str	r2, [r3, #4]
	return 0;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <_isatty>:

int _isatty(int file)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
	return 1;
 80027b0:	2301      	movs	r3, #1
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
	return 0;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3714      	adds	r7, #20
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bc80      	pop	{r7}
 80027d2:	4770      	bx	lr

080027d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027dc:	4a14      	ldr	r2, [pc, #80]	; (8002830 <_sbrk+0x5c>)
 80027de:	4b15      	ldr	r3, [pc, #84]	; (8002834 <_sbrk+0x60>)
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027e8:	4b13      	ldr	r3, [pc, #76]	; (8002838 <_sbrk+0x64>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d102      	bne.n	80027f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027f0:	4b11      	ldr	r3, [pc, #68]	; (8002838 <_sbrk+0x64>)
 80027f2:	4a12      	ldr	r2, [pc, #72]	; (800283c <_sbrk+0x68>)
 80027f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027f6:	4b10      	ldr	r3, [pc, #64]	; (8002838 <_sbrk+0x64>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4413      	add	r3, r2
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	429a      	cmp	r2, r3
 8002802:	d207      	bcs.n	8002814 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002804:	f003 fe28 	bl	8006458 <__errno>
 8002808:	4603      	mov	r3, r0
 800280a:	220c      	movs	r2, #12
 800280c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800280e:	f04f 33ff 	mov.w	r3, #4294967295
 8002812:	e009      	b.n	8002828 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002814:	4b08      	ldr	r3, [pc, #32]	; (8002838 <_sbrk+0x64>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800281a:	4b07      	ldr	r3, [pc, #28]	; (8002838 <_sbrk+0x64>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4413      	add	r3, r2
 8002822:	4a05      	ldr	r2, [pc, #20]	; (8002838 <_sbrk+0x64>)
 8002824:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002826:	68fb      	ldr	r3, [r7, #12]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20005000 	.word	0x20005000
 8002834:	00000400 	.word	0x00000400
 8002838:	2000020c 	.word	0x2000020c
 800283c:	20000498 	.word	0x20000498

08002840 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002844:	bf00      	nop
 8002846:	46bd      	mov	sp, r7
 8002848:	bc80      	pop	{r7}
 800284a:	4770      	bx	lr

0800284c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800284c:	f7ff fff8 	bl	8002840 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002850:	480b      	ldr	r0, [pc, #44]	; (8002880 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002852:	490c      	ldr	r1, [pc, #48]	; (8002884 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002854:	4a0c      	ldr	r2, [pc, #48]	; (8002888 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002858:	e002      	b.n	8002860 <LoopCopyDataInit>

0800285a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800285a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800285c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285e:	3304      	adds	r3, #4

08002860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002864:	d3f9      	bcc.n	800285a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002866:	4a09      	ldr	r2, [pc, #36]	; (800288c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002868:	4c09      	ldr	r4, [pc, #36]	; (8002890 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800286a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800286c:	e001      	b.n	8002872 <LoopFillZerobss>

0800286e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002870:	3204      	adds	r2, #4

08002872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002874:	d3fb      	bcc.n	800286e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002876:	f003 fdf5 	bl	8006464 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800287a:	f7ff f9f5 	bl	8001c68 <main>
  bx lr
 800287e:	4770      	bx	lr
  ldr r0, =_sdata
 8002880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002884:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002888:	080096d4 	.word	0x080096d4
  ldr r2, =_sbss
 800288c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002890:	20000498 	.word	0x20000498

08002894 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002894:	e7fe      	b.n	8002894 <ADC1_2_IRQHandler>
	...

08002898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800289c:	4b08      	ldr	r3, [pc, #32]	; (80028c0 <HAL_Init+0x28>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a07      	ldr	r2, [pc, #28]	; (80028c0 <HAL_Init+0x28>)
 80028a2:	f043 0310 	orr.w	r3, r3, #16
 80028a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028a8:	2003      	movs	r0, #3
 80028aa:	f000 fdc1 	bl	8003430 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ae:	2000      	movs	r0, #0
 80028b0:	f000 f808 	bl	80028c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028b4:	f7ff fd66 	bl	8002384 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40022000 	.word	0x40022000

080028c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028cc:	4b12      	ldr	r3, [pc, #72]	; (8002918 <HAL_InitTick+0x54>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	4b12      	ldr	r3, [pc, #72]	; (800291c <HAL_InitTick+0x58>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	4619      	mov	r1, r3
 80028d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028da:	fbb3 f3f1 	udiv	r3, r3, r1
 80028de:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 fdd9 	bl	800349a <HAL_SYSTICK_Config>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e00e      	b.n	8002910 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b0f      	cmp	r3, #15
 80028f6:	d80a      	bhi.n	800290e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028f8:	2200      	movs	r2, #0
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002900:	f000 fda1 	bl	8003446 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002904:	4a06      	ldr	r2, [pc, #24]	; (8002920 <HAL_InitTick+0x5c>)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	e000      	b.n	8002910 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
}
 8002910:	4618      	mov	r0, r3
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000000 	.word	0x20000000
 800291c:	20000008 	.word	0x20000008
 8002920:	20000004 	.word	0x20000004

08002924 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002928:	4b05      	ldr	r3, [pc, #20]	; (8002940 <HAL_IncTick+0x1c>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	461a      	mov	r2, r3
 800292e:	4b05      	ldr	r3, [pc, #20]	; (8002944 <HAL_IncTick+0x20>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4413      	add	r3, r2
 8002934:	4a03      	ldr	r2, [pc, #12]	; (8002944 <HAL_IncTick+0x20>)
 8002936:	6013      	str	r3, [r2, #0]
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr
 8002940:	20000008 	.word	0x20000008
 8002944:	20000484 	.word	0x20000484

08002948 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  return uwTick;
 800294c:	4b02      	ldr	r3, [pc, #8]	; (8002958 <HAL_GetTick+0x10>)
 800294e:	681b      	ldr	r3, [r3, #0]
}
 8002950:	4618      	mov	r0, r3
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr
 8002958:	20000484 	.word	0x20000484

0800295c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002964:	f7ff fff0 	bl	8002948 <HAL_GetTick>
 8002968:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002974:	d005      	beq.n	8002982 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002976:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <HAL_Delay+0x44>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	461a      	mov	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4413      	add	r3, r2
 8002980:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002982:	bf00      	nop
 8002984:	f7ff ffe0 	bl	8002948 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	429a      	cmp	r2, r3
 8002992:	d8f7      	bhi.n	8002984 <HAL_Delay+0x28>
  {
  }
}
 8002994:	bf00      	nop
 8002996:	bf00      	nop
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000008 	.word	0x20000008

080029a4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029ac:	2300      	movs	r3, #0
 80029ae:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80029b8:	2300      	movs	r3, #0
 80029ba:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e0be      	b.n	8002b44 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d109      	bne.n	80029e8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7ff fd00 	bl	80023e8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f000 faff 	bl	8002fec <ADC_ConversionStop_Disable>
 80029ee:	4603      	mov	r3, r0
 80029f0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f6:	f003 0310 	and.w	r3, r3, #16
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f040 8099 	bne.w	8002b32 <HAL_ADC_Init+0x18e>
 8002a00:	7dfb      	ldrb	r3, [r7, #23]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	f040 8095 	bne.w	8002b32 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a10:	f023 0302 	bic.w	r3, r3, #2
 8002a14:	f043 0202 	orr.w	r2, r3, #2
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a24:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	7b1b      	ldrb	r3, [r3, #12]
 8002a2a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a2c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a3c:	d003      	beq.n	8002a46 <HAL_ADC_Init+0xa2>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d102      	bne.n	8002a4c <HAL_ADC_Init+0xa8>
 8002a46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a4a:	e000      	b.n	8002a4e <HAL_ADC_Init+0xaa>
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	693a      	ldr	r2, [r7, #16]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	7d1b      	ldrb	r3, [r3, #20]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d119      	bne.n	8002a90 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	7b1b      	ldrb	r3, [r3, #12]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d109      	bne.n	8002a78 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	035a      	lsls	r2, r3, #13
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	e00b      	b.n	8002a90 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7c:	f043 0220 	orr.w	r2, r3, #32
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a88:	f043 0201 	orr.w	r2, r3, #1
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	4b28      	ldr	r3, [pc, #160]	; (8002b4c <HAL_ADC_Init+0x1a8>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	68b9      	ldr	r1, [r7, #8]
 8002ab4:	430b      	orrs	r3, r1
 8002ab6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ac0:	d003      	beq.n	8002aca <HAL_ADC_Init+0x126>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d104      	bne.n	8002ad4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	051b      	lsls	r3, r3, #20
 8002ad2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ada:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	4b18      	ldr	r3, [pc, #96]	; (8002b50 <HAL_ADC_Init+0x1ac>)
 8002af0:	4013      	ands	r3, r2
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d10b      	bne.n	8002b10 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b02:	f023 0303 	bic.w	r3, r3, #3
 8002b06:	f043 0201 	orr.w	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b0e:	e018      	b.n	8002b42 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b14:	f023 0312 	bic.w	r3, r3, #18
 8002b18:	f043 0210 	orr.w	r2, r3, #16
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b24:	f043 0201 	orr.w	r2, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b30:	e007      	b.n	8002b42 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b36:	f043 0210 	orr.w	r2, r3, #16
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b42:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	ffe1f7fd 	.word	0xffe1f7fd
 8002b50:	ff1f0efe 	.word	0xff1f0efe

08002b54 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b60:	2300      	movs	r3, #0
 8002b62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a64      	ldr	r2, [pc, #400]	; (8002cfc <HAL_ADC_Start_DMA+0x1a8>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d004      	beq.n	8002b78 <HAL_ADC_Start_DMA+0x24>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a63      	ldr	r2, [pc, #396]	; (8002d00 <HAL_ADC_Start_DMA+0x1ac>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d106      	bne.n	8002b86 <HAL_ADC_Start_DMA+0x32>
 8002b78:	4b60      	ldr	r3, [pc, #384]	; (8002cfc <HAL_ADC_Start_DMA+0x1a8>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f040 80b3 	bne.w	8002cec <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d101      	bne.n	8002b94 <HAL_ADC_Start_DMA+0x40>
 8002b90:	2302      	movs	r3, #2
 8002b92:	e0ae      	b.n	8002cf2 <HAL_ADC_Start_DMA+0x19e>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f000 f9cb 	bl	8002f38 <ADC_Enable>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002ba6:	7dfb      	ldrb	r3, [r7, #23]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f040 809a 	bne.w	8002ce2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002bb6:	f023 0301 	bic.w	r3, r3, #1
 8002bba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a4e      	ldr	r2, [pc, #312]	; (8002d00 <HAL_ADC_Start_DMA+0x1ac>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d105      	bne.n	8002bd8 <HAL_ADC_Start_DMA+0x84>
 8002bcc:	4b4b      	ldr	r3, [pc, #300]	; (8002cfc <HAL_ADC_Start_DMA+0x1a8>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d115      	bne.n	8002c04 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bdc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d026      	beq.n	8002c40 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bfa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c02:	e01d      	b.n	8002c40 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c08:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a39      	ldr	r2, [pc, #228]	; (8002cfc <HAL_ADC_Start_DMA+0x1a8>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d004      	beq.n	8002c24 <HAL_ADC_Start_DMA+0xd0>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a38      	ldr	r2, [pc, #224]	; (8002d00 <HAL_ADC_Start_DMA+0x1ac>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d10d      	bne.n	8002c40 <HAL_ADC_Start_DMA+0xec>
 8002c24:	4b35      	ldr	r3, [pc, #212]	; (8002cfc <HAL_ADC_Start_DMA+0x1a8>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d007      	beq.n	8002c40 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c34:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c38:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d006      	beq.n	8002c5a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c50:	f023 0206 	bic.w	r2, r3, #6
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c58:	e002      	b.n	8002c60 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	4a25      	ldr	r2, [pc, #148]	; (8002d04 <HAL_ADC_Start_DMA+0x1b0>)
 8002c6e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	4a24      	ldr	r2, [pc, #144]	; (8002d08 <HAL_ADC_Start_DMA+0x1b4>)
 8002c76:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	4a23      	ldr	r2, [pc, #140]	; (8002d0c <HAL_ADC_Start_DMA+0x1b8>)
 8002c7e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f06f 0202 	mvn.w	r2, #2
 8002c88:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c98:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6a18      	ldr	r0, [r3, #32]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	334c      	adds	r3, #76	; 0x4c
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f000 fc5d 	bl	8003568 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002cb8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002cbc:	d108      	bne.n	8002cd0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002ccc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002cce:	e00f      	b.n	8002cf0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689a      	ldr	r2, [r3, #8]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002cde:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002ce0:	e006      	b.n	8002cf0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002cea:	e001      	b.n	8002cf0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002cf0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	40012400 	.word	0x40012400
 8002d00:	40012800 	.word	0x40012800
 8002d04:	0800306f 	.word	0x0800306f
 8002d08:	080030eb 	.word	0x080030eb
 8002d0c:	08003107 	.word	0x08003107

08002d10 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr

08002d22 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b083      	sub	sp, #12
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002d2a:	bf00      	nop
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr

08002d34 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr
	...

08002d48 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x20>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e0dc      	b.n	8002f22 <HAL_ADC_ConfigChannel+0x1da>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	2b06      	cmp	r3, #6
 8002d76:	d81c      	bhi.n	8002db2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	3b05      	subs	r3, #5
 8002d8a:	221f      	movs	r2, #31
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	43db      	mvns	r3, r3
 8002d92:	4019      	ands	r1, r3
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	6818      	ldr	r0, [r3, #0]
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	4413      	add	r3, r2
 8002da2:	3b05      	subs	r3, #5
 8002da4:	fa00 f203 	lsl.w	r2, r0, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	635a      	str	r2, [r3, #52]	; 0x34
 8002db0:	e03c      	b.n	8002e2c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	2b0c      	cmp	r3, #12
 8002db8:	d81c      	bhi.n	8002df4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	3b23      	subs	r3, #35	; 0x23
 8002dcc:	221f      	movs	r2, #31
 8002dce:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd2:	43db      	mvns	r3, r3
 8002dd4:	4019      	ands	r1, r3
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	6818      	ldr	r0, [r3, #0]
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	4613      	mov	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4413      	add	r3, r2
 8002de4:	3b23      	subs	r3, #35	; 0x23
 8002de6:	fa00 f203 	lsl.w	r2, r0, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	631a      	str	r2, [r3, #48]	; 0x30
 8002df2:	e01b      	b.n	8002e2c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685a      	ldr	r2, [r3, #4]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	3b41      	subs	r3, #65	; 0x41
 8002e06:	221f      	movs	r2, #31
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	4019      	ands	r1, r3
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	6818      	ldr	r0, [r3, #0]
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3b41      	subs	r3, #65	; 0x41
 8002e20:	fa00 f203 	lsl.w	r2, r0, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2b09      	cmp	r3, #9
 8002e32:	d91c      	bls.n	8002e6e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68d9      	ldr	r1, [r3, #12]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	005b      	lsls	r3, r3, #1
 8002e42:	4413      	add	r3, r2
 8002e44:	3b1e      	subs	r3, #30
 8002e46:	2207      	movs	r2, #7
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	4019      	ands	r1, r3
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	6898      	ldr	r0, [r3, #8]
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3b1e      	subs	r3, #30
 8002e60:	fa00 f203 	lsl.w	r2, r0, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	60da      	str	r2, [r3, #12]
 8002e6c:	e019      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6919      	ldr	r1, [r3, #16]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	4413      	add	r3, r2
 8002e7e:	2207      	movs	r2, #7
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	43db      	mvns	r3, r3
 8002e86:	4019      	ands	r1, r3
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	6898      	ldr	r0, [r3, #8]
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4613      	mov	r3, r2
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	4413      	add	r3, r2
 8002e96:	fa00 f203 	lsl.w	r2, r0, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2b10      	cmp	r3, #16
 8002ea8:	d003      	beq.n	8002eb2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002eae:	2b11      	cmp	r3, #17
 8002eb0:	d132      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a1d      	ldr	r2, [pc, #116]	; (8002f2c <HAL_ADC_ConfigChannel+0x1e4>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d125      	bne.n	8002f08 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d126      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002ed8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2b10      	cmp	r3, #16
 8002ee0:	d11a      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ee2:	4b13      	ldr	r3, [pc, #76]	; (8002f30 <HAL_ADC_ConfigChannel+0x1e8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a13      	ldr	r2, [pc, #76]	; (8002f34 <HAL_ADC_ConfigChannel+0x1ec>)
 8002ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8002eec:	0c9a      	lsrs	r2, r3, #18
 8002eee:	4613      	mov	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ef8:	e002      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	3b01      	subs	r3, #1
 8002efe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1f9      	bne.n	8002efa <HAL_ADC_ConfigChannel+0x1b2>
 8002f06:	e007      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0c:	f043 0220 	orr.w	r2, r3, #32
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr
 8002f2c:	40012400 	.word	0x40012400
 8002f30:	20000000 	.word	0x20000000
 8002f34:	431bde83 	.word	0x431bde83

08002f38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002f44:	2300      	movs	r3, #0
 8002f46:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d040      	beq.n	8002fd8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f042 0201 	orr.w	r2, r2, #1
 8002f64:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f66:	4b1f      	ldr	r3, [pc, #124]	; (8002fe4 <ADC_Enable+0xac>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a1f      	ldr	r2, [pc, #124]	; (8002fe8 <ADC_Enable+0xb0>)
 8002f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f70:	0c9b      	lsrs	r3, r3, #18
 8002f72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f74:	e002      	b.n	8002f7c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1f9      	bne.n	8002f76 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f82:	f7ff fce1 	bl	8002948 <HAL_GetTick>
 8002f86:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f88:	e01f      	b.n	8002fca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f8a:	f7ff fcdd 	bl	8002948 <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d918      	bls.n	8002fca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d011      	beq.n	8002fca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002faa:	f043 0210 	orr.w	r2, r3, #16
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb6:	f043 0201 	orr.w	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e007      	b.n	8002fda <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d1d8      	bne.n	8002f8a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000000 	.word	0x20000000
 8002fe8:	431bde83 	.word	0x431bde83

08002fec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	2b01      	cmp	r3, #1
 8003004:	d12e      	bne.n	8003064 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0201 	bic.w	r2, r2, #1
 8003014:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003016:	f7ff fc97 	bl	8002948 <HAL_GetTick>
 800301a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800301c:	e01b      	b.n	8003056 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800301e:	f7ff fc93 	bl	8002948 <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	2b02      	cmp	r3, #2
 800302a:	d914      	bls.n	8003056 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b01      	cmp	r3, #1
 8003038:	d10d      	bne.n	8003056 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303e:	f043 0210 	orr.w	r2, r3, #16
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304a:	f043 0201 	orr.w	r2, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e007      	b.n	8003066 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b01      	cmp	r3, #1
 8003062:	d0dc      	beq.n	800301e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3710      	adds	r7, #16
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b084      	sub	sp, #16
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003080:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003084:	2b00      	cmp	r3, #0
 8003086:	d127      	bne.n	80030d8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800309e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80030a2:	d115      	bne.n	80030d0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d111      	bne.n	80030d0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d105      	bne.n	80030d0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c8:	f043 0201 	orr.w	r2, r3, #1
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f7ff fe1d 	bl	8002d10 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80030d6:	e004      	b.n	80030e2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	4798      	blx	r3
}
 80030e2:	bf00      	nop
 80030e4:	3710      	adds	r7, #16
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b084      	sub	sp, #16
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f7ff fe12 	bl	8002d22 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80030fe:	bf00      	nop
 8003100:	3710      	adds	r7, #16
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}

08003106 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b084      	sub	sp, #16
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003118:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003124:	f043 0204 	orr.w	r2, r3, #4
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f7ff fe01 	bl	8002d34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003132:	bf00      	nop
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800313c:	b590      	push	{r4, r7, lr}
 800313e:	b087      	sub	sp, #28
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003144:	2300      	movs	r3, #0
 8003146:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003148:	2300      	movs	r3, #0
 800314a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003152:	2b01      	cmp	r3, #1
 8003154:	d101      	bne.n	800315a <HAL_ADCEx_Calibration_Start+0x1e>
 8003156:	2302      	movs	r3, #2
 8003158:	e097      	b.n	800328a <HAL_ADCEx_Calibration_Start+0x14e>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2201      	movs	r2, #1
 800315e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7ff ff42 	bl	8002fec <ADC_ConversionStop_Disable>
 8003168:	4603      	mov	r3, r0
 800316a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7ff fee3 	bl	8002f38 <ADC_Enable>
 8003172:	4603      	mov	r3, r0
 8003174:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003176:	7dfb      	ldrb	r3, [r7, #23]
 8003178:	2b00      	cmp	r3, #0
 800317a:	f040 8081 	bne.w	8003280 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003182:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003186:	f023 0302 	bic.w	r3, r3, #2
 800318a:	f043 0202 	orr.w	r2, r3, #2
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003192:	4b40      	ldr	r3, [pc, #256]	; (8003294 <HAL_ADCEx_Calibration_Start+0x158>)
 8003194:	681c      	ldr	r4, [r3, #0]
 8003196:	2002      	movs	r0, #2
 8003198:	f001 ff42 	bl	8005020 <HAL_RCCEx_GetPeriphCLKFreq>
 800319c:	4603      	mov	r3, r0
 800319e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80031a2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80031a4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80031a6:	e002      	b.n	80031ae <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1f9      	bne.n	80031a8 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f042 0208 	orr.w	r2, r2, #8
 80031c2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80031c4:	f7ff fbc0 	bl	8002948 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80031ca:	e01b      	b.n	8003204 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80031cc:	f7ff fbbc 	bl	8002948 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b0a      	cmp	r3, #10
 80031d8:	d914      	bls.n	8003204 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f003 0308 	and.w	r3, r3, #8
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00d      	beq.n	8003204 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ec:	f023 0312 	bic.w	r3, r3, #18
 80031f0:	f043 0210 	orr.w	r2, r3, #16
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e042      	b.n	800328a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 0308 	and.w	r3, r3, #8
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1dc      	bne.n	80031cc <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f042 0204 	orr.w	r2, r2, #4
 8003220:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003222:	f7ff fb91 	bl	8002948 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003228:	e01b      	b.n	8003262 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800322a:	f7ff fb8d 	bl	8002948 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b0a      	cmp	r3, #10
 8003236:	d914      	bls.n	8003262 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00d      	beq.n	8003262 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324a:	f023 0312 	bic.w	r3, r3, #18
 800324e:	f043 0210 	orr.w	r2, r3, #16
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e013      	b.n	800328a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1dc      	bne.n	800322a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003274:	f023 0303 	bic.w	r3, r3, #3
 8003278:	f043 0201 	orr.w	r2, r3, #1
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003288:	7dfb      	ldrb	r3, [r7, #23]
}
 800328a:	4618      	mov	r0, r3
 800328c:	371c      	adds	r7, #28
 800328e:	46bd      	mov	sp, r7
 8003290:	bd90      	pop	{r4, r7, pc}
 8003292:	bf00      	nop
 8003294:	20000000 	.word	0x20000000

08003298 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032a8:	4b0c      	ldr	r3, [pc, #48]	; (80032dc <__NVIC_SetPriorityGrouping+0x44>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032b4:	4013      	ands	r3, r2
 80032b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032ca:	4a04      	ldr	r2, [pc, #16]	; (80032dc <__NVIC_SetPriorityGrouping+0x44>)
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	60d3      	str	r3, [r2, #12]
}
 80032d0:	bf00      	nop
 80032d2:	3714      	adds	r7, #20
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	e000ed00 	.word	0xe000ed00

080032e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032e4:	4b04      	ldr	r3, [pc, #16]	; (80032f8 <__NVIC_GetPriorityGrouping+0x18>)
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	0a1b      	lsrs	r3, r3, #8
 80032ea:	f003 0307 	and.w	r3, r3, #7
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	e000ed00 	.word	0xe000ed00

080032fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330a:	2b00      	cmp	r3, #0
 800330c:	db0b      	blt.n	8003326 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800330e:	79fb      	ldrb	r3, [r7, #7]
 8003310:	f003 021f 	and.w	r2, r3, #31
 8003314:	4906      	ldr	r1, [pc, #24]	; (8003330 <__NVIC_EnableIRQ+0x34>)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	095b      	lsrs	r3, r3, #5
 800331c:	2001      	movs	r0, #1
 800331e:	fa00 f202 	lsl.w	r2, r0, r2
 8003322:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr
 8003330:	e000e100 	.word	0xe000e100

08003334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	6039      	str	r1, [r7, #0]
 800333e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003344:	2b00      	cmp	r3, #0
 8003346:	db0a      	blt.n	800335e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	b2da      	uxtb	r2, r3
 800334c:	490c      	ldr	r1, [pc, #48]	; (8003380 <__NVIC_SetPriority+0x4c>)
 800334e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003352:	0112      	lsls	r2, r2, #4
 8003354:	b2d2      	uxtb	r2, r2
 8003356:	440b      	add	r3, r1
 8003358:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800335c:	e00a      	b.n	8003374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	b2da      	uxtb	r2, r3
 8003362:	4908      	ldr	r1, [pc, #32]	; (8003384 <__NVIC_SetPriority+0x50>)
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	3b04      	subs	r3, #4
 800336c:	0112      	lsls	r2, r2, #4
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	440b      	add	r3, r1
 8003372:	761a      	strb	r2, [r3, #24]
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	e000e100 	.word	0xe000e100
 8003384:	e000ed00 	.word	0xe000ed00

08003388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003388:	b480      	push	{r7}
 800338a:	b089      	sub	sp, #36	; 0x24
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	f1c3 0307 	rsb	r3, r3, #7
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	bf28      	it	cs
 80033a6:	2304      	movcs	r3, #4
 80033a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	3304      	adds	r3, #4
 80033ae:	2b06      	cmp	r3, #6
 80033b0:	d902      	bls.n	80033b8 <NVIC_EncodePriority+0x30>
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	3b03      	subs	r3, #3
 80033b6:	e000      	b.n	80033ba <NVIC_EncodePriority+0x32>
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033bc:	f04f 32ff 	mov.w	r2, #4294967295
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	43da      	mvns	r2, r3
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	401a      	ands	r2, r3
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033d0:	f04f 31ff 	mov.w	r1, #4294967295
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	fa01 f303 	lsl.w	r3, r1, r3
 80033da:	43d9      	mvns	r1, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e0:	4313      	orrs	r3, r2
         );
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3724      	adds	r7, #36	; 0x24
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bc80      	pop	{r7}
 80033ea:	4770      	bx	lr

080033ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3b01      	subs	r3, #1
 80033f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033fc:	d301      	bcc.n	8003402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033fe:	2301      	movs	r3, #1
 8003400:	e00f      	b.n	8003422 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003402:	4a0a      	ldr	r2, [pc, #40]	; (800342c <SysTick_Config+0x40>)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3b01      	subs	r3, #1
 8003408:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800340a:	210f      	movs	r1, #15
 800340c:	f04f 30ff 	mov.w	r0, #4294967295
 8003410:	f7ff ff90 	bl	8003334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003414:	4b05      	ldr	r3, [pc, #20]	; (800342c <SysTick_Config+0x40>)
 8003416:	2200      	movs	r2, #0
 8003418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800341a:	4b04      	ldr	r3, [pc, #16]	; (800342c <SysTick_Config+0x40>)
 800341c:	2207      	movs	r2, #7
 800341e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	e000e010 	.word	0xe000e010

08003430 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7ff ff2d 	bl	8003298 <__NVIC_SetPriorityGrouping>
}
 800343e:	bf00      	nop
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003446:	b580      	push	{r7, lr}
 8003448:	b086      	sub	sp, #24
 800344a:	af00      	add	r7, sp, #0
 800344c:	4603      	mov	r3, r0
 800344e:	60b9      	str	r1, [r7, #8]
 8003450:	607a      	str	r2, [r7, #4]
 8003452:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003454:	2300      	movs	r3, #0
 8003456:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003458:	f7ff ff42 	bl	80032e0 <__NVIC_GetPriorityGrouping>
 800345c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	68b9      	ldr	r1, [r7, #8]
 8003462:	6978      	ldr	r0, [r7, #20]
 8003464:	f7ff ff90 	bl	8003388 <NVIC_EncodePriority>
 8003468:	4602      	mov	r2, r0
 800346a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800346e:	4611      	mov	r1, r2
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff ff5f 	bl	8003334 <__NVIC_SetPriority>
}
 8003476:	bf00      	nop
 8003478:	3718      	adds	r7, #24
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b082      	sub	sp, #8
 8003482:	af00      	add	r7, sp, #0
 8003484:	4603      	mov	r3, r0
 8003486:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff ff35 	bl	80032fc <__NVIC_EnableIRQ>
}
 8003492:	bf00      	nop
 8003494:	3708      	adds	r7, #8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff ffa2 	bl	80033ec <SysTick_Config>
 80034a8:	4603      	mov	r3, r0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
	...

080034b4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034bc:	2300      	movs	r3, #0
 80034be:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e043      	b.n	8003552 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	4b22      	ldr	r3, [pc, #136]	; (800355c <HAL_DMA_Init+0xa8>)
 80034d2:	4413      	add	r3, r2
 80034d4:	4a22      	ldr	r2, [pc, #136]	; (8003560 <HAL_DMA_Init+0xac>)
 80034d6:	fba2 2303 	umull	r2, r3, r2, r3
 80034da:	091b      	lsrs	r3, r3, #4
 80034dc:	009a      	lsls	r2, r3, #2
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a1f      	ldr	r2, [pc, #124]	; (8003564 <HAL_DMA_Init+0xb0>)
 80034e6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80034fe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003502:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800350c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003518:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003524:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	4313      	orrs	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3714      	adds	r7, #20
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr
 800355c:	bffdfff8 	.word	0xbffdfff8
 8003560:	cccccccd 	.word	0xcccccccd
 8003564:	40020000 	.word	0x40020000

08003568 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
 8003574:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003576:	2300      	movs	r3, #0
 8003578:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d101      	bne.n	8003588 <HAL_DMA_Start_IT+0x20>
 8003584:	2302      	movs	r3, #2
 8003586:	e04b      	b.n	8003620 <HAL_DMA_Start_IT+0xb8>
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b01      	cmp	r3, #1
 800359a:	d13a      	bne.n	8003612 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2202      	movs	r2, #2
 80035a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 0201 	bic.w	r2, r2, #1
 80035b8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	68b9      	ldr	r1, [r7, #8]
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f000 f9eb 	bl	800399c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d008      	beq.n	80035e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f042 020e 	orr.w	r2, r2, #14
 80035dc:	601a      	str	r2, [r3, #0]
 80035de:	e00f      	b.n	8003600 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 0204 	bic.w	r2, r2, #4
 80035ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f042 020a 	orr.w	r2, r2, #10
 80035fe:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0201 	orr.w	r2, r2, #1
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	e005      	b.n	800361e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800361a:	2302      	movs	r3, #2
 800361c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800361e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003620:	4618      	mov	r0, r3
 8003622:	3718      	adds	r7, #24
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003630:	2300      	movs	r3, #0
 8003632:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d008      	beq.n	8003652 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2204      	movs	r2, #4
 8003644:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e020      	b.n	8003694 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 020e 	bic.w	r2, r2, #14
 8003660:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0201 	bic.w	r2, r2, #1
 8003670:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800367a:	2101      	movs	r1, #1
 800367c:	fa01 f202 	lsl.w	r2, r1, r2
 8003680:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003692:	7bfb      	ldrb	r3, [r7, #15]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3714      	adds	r7, #20
 8003698:	46bd      	mov	sp, r7
 800369a:	bc80      	pop	{r7}
 800369c:	4770      	bx	lr
	...

080036a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036a8:	2300      	movs	r3, #0
 80036aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d005      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2204      	movs	r2, #4
 80036bc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	73fb      	strb	r3, [r7, #15]
 80036c2:	e051      	b.n	8003768 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 020e 	bic.w	r2, r2, #14
 80036d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0201 	bic.w	r2, r2, #1
 80036e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a22      	ldr	r2, [pc, #136]	; (8003774 <HAL_DMA_Abort_IT+0xd4>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d029      	beq.n	8003742 <HAL_DMA_Abort_IT+0xa2>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a21      	ldr	r2, [pc, #132]	; (8003778 <HAL_DMA_Abort_IT+0xd8>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d022      	beq.n	800373e <HAL_DMA_Abort_IT+0x9e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a1f      	ldr	r2, [pc, #124]	; (800377c <HAL_DMA_Abort_IT+0xdc>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d01a      	beq.n	8003738 <HAL_DMA_Abort_IT+0x98>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a1e      	ldr	r2, [pc, #120]	; (8003780 <HAL_DMA_Abort_IT+0xe0>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d012      	beq.n	8003732 <HAL_DMA_Abort_IT+0x92>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a1c      	ldr	r2, [pc, #112]	; (8003784 <HAL_DMA_Abort_IT+0xe4>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d00a      	beq.n	800372c <HAL_DMA_Abort_IT+0x8c>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a1b      	ldr	r2, [pc, #108]	; (8003788 <HAL_DMA_Abort_IT+0xe8>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d102      	bne.n	8003726 <HAL_DMA_Abort_IT+0x86>
 8003720:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003724:	e00e      	b.n	8003744 <HAL_DMA_Abort_IT+0xa4>
 8003726:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800372a:	e00b      	b.n	8003744 <HAL_DMA_Abort_IT+0xa4>
 800372c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003730:	e008      	b.n	8003744 <HAL_DMA_Abort_IT+0xa4>
 8003732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003736:	e005      	b.n	8003744 <HAL_DMA_Abort_IT+0xa4>
 8003738:	f44f 7380 	mov.w	r3, #256	; 0x100
 800373c:	e002      	b.n	8003744 <HAL_DMA_Abort_IT+0xa4>
 800373e:	2310      	movs	r3, #16
 8003740:	e000      	b.n	8003744 <HAL_DMA_Abort_IT+0xa4>
 8003742:	2301      	movs	r3, #1
 8003744:	4a11      	ldr	r2, [pc, #68]	; (800378c <HAL_DMA_Abort_IT+0xec>)
 8003746:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800375c:	2b00      	cmp	r3, #0
 800375e:	d003      	beq.n	8003768 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	4798      	blx	r3
    } 
  }
  return status;
 8003768:	7bfb      	ldrb	r3, [r7, #15]
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	40020008 	.word	0x40020008
 8003778:	4002001c 	.word	0x4002001c
 800377c:	40020030 	.word	0x40020030
 8003780:	40020044 	.word	0x40020044
 8003784:	40020058 	.word	0x40020058
 8003788:	4002006c 	.word	0x4002006c
 800378c:	40020000 	.word	0x40020000

08003790 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ac:	2204      	movs	r2, #4
 80037ae:	409a      	lsls	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d04f      	beq.n	8003858 <HAL_DMA_IRQHandler+0xc8>
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	f003 0304 	and.w	r3, r3, #4
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d04a      	beq.n	8003858 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0320 	and.w	r3, r3, #32
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d107      	bne.n	80037e0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 0204 	bic.w	r2, r2, #4
 80037de:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a66      	ldr	r2, [pc, #408]	; (8003980 <HAL_DMA_IRQHandler+0x1f0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d029      	beq.n	800383e <HAL_DMA_IRQHandler+0xae>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a65      	ldr	r2, [pc, #404]	; (8003984 <HAL_DMA_IRQHandler+0x1f4>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d022      	beq.n	800383a <HAL_DMA_IRQHandler+0xaa>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a63      	ldr	r2, [pc, #396]	; (8003988 <HAL_DMA_IRQHandler+0x1f8>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d01a      	beq.n	8003834 <HAL_DMA_IRQHandler+0xa4>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a62      	ldr	r2, [pc, #392]	; (800398c <HAL_DMA_IRQHandler+0x1fc>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d012      	beq.n	800382e <HAL_DMA_IRQHandler+0x9e>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a60      	ldr	r2, [pc, #384]	; (8003990 <HAL_DMA_IRQHandler+0x200>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d00a      	beq.n	8003828 <HAL_DMA_IRQHandler+0x98>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a5f      	ldr	r2, [pc, #380]	; (8003994 <HAL_DMA_IRQHandler+0x204>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d102      	bne.n	8003822 <HAL_DMA_IRQHandler+0x92>
 800381c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003820:	e00e      	b.n	8003840 <HAL_DMA_IRQHandler+0xb0>
 8003822:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003826:	e00b      	b.n	8003840 <HAL_DMA_IRQHandler+0xb0>
 8003828:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800382c:	e008      	b.n	8003840 <HAL_DMA_IRQHandler+0xb0>
 800382e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003832:	e005      	b.n	8003840 <HAL_DMA_IRQHandler+0xb0>
 8003834:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003838:	e002      	b.n	8003840 <HAL_DMA_IRQHandler+0xb0>
 800383a:	2340      	movs	r3, #64	; 0x40
 800383c:	e000      	b.n	8003840 <HAL_DMA_IRQHandler+0xb0>
 800383e:	2304      	movs	r3, #4
 8003840:	4a55      	ldr	r2, [pc, #340]	; (8003998 <HAL_DMA_IRQHandler+0x208>)
 8003842:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 8094 	beq.w	8003976 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003856:	e08e      	b.n	8003976 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	2202      	movs	r2, #2
 800385e:	409a      	lsls	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4013      	ands	r3, r2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d056      	beq.n	8003916 <HAL_DMA_IRQHandler+0x186>
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d051      	beq.n	8003916 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0320 	and.w	r3, r3, #32
 800387c:	2b00      	cmp	r3, #0
 800387e:	d10b      	bne.n	8003898 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 020a 	bic.w	r2, r2, #10
 800388e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a38      	ldr	r2, [pc, #224]	; (8003980 <HAL_DMA_IRQHandler+0x1f0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d029      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x166>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a37      	ldr	r2, [pc, #220]	; (8003984 <HAL_DMA_IRQHandler+0x1f4>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d022      	beq.n	80038f2 <HAL_DMA_IRQHandler+0x162>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a35      	ldr	r2, [pc, #212]	; (8003988 <HAL_DMA_IRQHandler+0x1f8>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d01a      	beq.n	80038ec <HAL_DMA_IRQHandler+0x15c>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a34      	ldr	r2, [pc, #208]	; (800398c <HAL_DMA_IRQHandler+0x1fc>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d012      	beq.n	80038e6 <HAL_DMA_IRQHandler+0x156>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a32      	ldr	r2, [pc, #200]	; (8003990 <HAL_DMA_IRQHandler+0x200>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d00a      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x150>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a31      	ldr	r2, [pc, #196]	; (8003994 <HAL_DMA_IRQHandler+0x204>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d102      	bne.n	80038da <HAL_DMA_IRQHandler+0x14a>
 80038d4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038d8:	e00e      	b.n	80038f8 <HAL_DMA_IRQHandler+0x168>
 80038da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038de:	e00b      	b.n	80038f8 <HAL_DMA_IRQHandler+0x168>
 80038e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038e4:	e008      	b.n	80038f8 <HAL_DMA_IRQHandler+0x168>
 80038e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038ea:	e005      	b.n	80038f8 <HAL_DMA_IRQHandler+0x168>
 80038ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038f0:	e002      	b.n	80038f8 <HAL_DMA_IRQHandler+0x168>
 80038f2:	2320      	movs	r3, #32
 80038f4:	e000      	b.n	80038f8 <HAL_DMA_IRQHandler+0x168>
 80038f6:	2302      	movs	r3, #2
 80038f8:	4a27      	ldr	r2, [pc, #156]	; (8003998 <HAL_DMA_IRQHandler+0x208>)
 80038fa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003908:	2b00      	cmp	r3, #0
 800390a:	d034      	beq.n	8003976 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003914:	e02f      	b.n	8003976 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391a:	2208      	movs	r2, #8
 800391c:	409a      	lsls	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	4013      	ands	r3, r2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d028      	beq.n	8003978 <HAL_DMA_IRQHandler+0x1e8>
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	2b00      	cmp	r3, #0
 800392e:	d023      	beq.n	8003978 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 020e 	bic.w	r2, r2, #14
 800393e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003948:	2101      	movs	r1, #1
 800394a:	fa01 f202 	lsl.w	r2, r1, r2
 800394e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396a:	2b00      	cmp	r3, #0
 800396c:	d004      	beq.n	8003978 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	4798      	blx	r3
    }
  }
  return;
 8003976:	bf00      	nop
 8003978:	bf00      	nop
}
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40020008 	.word	0x40020008
 8003984:	4002001c 	.word	0x4002001c
 8003988:	40020030 	.word	0x40020030
 800398c:	40020044 	.word	0x40020044
 8003990:	40020058 	.word	0x40020058
 8003994:	4002006c 	.word	0x4002006c
 8003998:	40020000 	.word	0x40020000

0800399c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
 80039a8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b2:	2101      	movs	r1, #1
 80039b4:	fa01 f202 	lsl.w	r2, r1, r2
 80039b8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b10      	cmp	r3, #16
 80039c8:	d108      	bne.n	80039dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68ba      	ldr	r2, [r7, #8]
 80039d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80039da:	e007      	b.n	80039ec <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	68ba      	ldr	r2, [r7, #8]
 80039e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	60da      	str	r2, [r3, #12]
}
 80039ec:	bf00      	nop
 80039ee:	3714      	adds	r7, #20
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bc80      	pop	{r7}
 80039f4:	4770      	bx	lr
	...

080039f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b08b      	sub	sp, #44	; 0x2c
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a02:	2300      	movs	r3, #0
 8003a04:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a06:	2300      	movs	r3, #0
 8003a08:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a0a:	e169      	b.n	8003ce0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	69fa      	ldr	r2, [r7, #28]
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	f040 8158 	bne.w	8003cda <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	4a9a      	ldr	r2, [pc, #616]	; (8003c98 <HAL_GPIO_Init+0x2a0>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d05e      	beq.n	8003af2 <HAL_GPIO_Init+0xfa>
 8003a34:	4a98      	ldr	r2, [pc, #608]	; (8003c98 <HAL_GPIO_Init+0x2a0>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d875      	bhi.n	8003b26 <HAL_GPIO_Init+0x12e>
 8003a3a:	4a98      	ldr	r2, [pc, #608]	; (8003c9c <HAL_GPIO_Init+0x2a4>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d058      	beq.n	8003af2 <HAL_GPIO_Init+0xfa>
 8003a40:	4a96      	ldr	r2, [pc, #600]	; (8003c9c <HAL_GPIO_Init+0x2a4>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d86f      	bhi.n	8003b26 <HAL_GPIO_Init+0x12e>
 8003a46:	4a96      	ldr	r2, [pc, #600]	; (8003ca0 <HAL_GPIO_Init+0x2a8>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d052      	beq.n	8003af2 <HAL_GPIO_Init+0xfa>
 8003a4c:	4a94      	ldr	r2, [pc, #592]	; (8003ca0 <HAL_GPIO_Init+0x2a8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d869      	bhi.n	8003b26 <HAL_GPIO_Init+0x12e>
 8003a52:	4a94      	ldr	r2, [pc, #592]	; (8003ca4 <HAL_GPIO_Init+0x2ac>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d04c      	beq.n	8003af2 <HAL_GPIO_Init+0xfa>
 8003a58:	4a92      	ldr	r2, [pc, #584]	; (8003ca4 <HAL_GPIO_Init+0x2ac>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d863      	bhi.n	8003b26 <HAL_GPIO_Init+0x12e>
 8003a5e:	4a92      	ldr	r2, [pc, #584]	; (8003ca8 <HAL_GPIO_Init+0x2b0>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d046      	beq.n	8003af2 <HAL_GPIO_Init+0xfa>
 8003a64:	4a90      	ldr	r2, [pc, #576]	; (8003ca8 <HAL_GPIO_Init+0x2b0>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d85d      	bhi.n	8003b26 <HAL_GPIO_Init+0x12e>
 8003a6a:	2b12      	cmp	r3, #18
 8003a6c:	d82a      	bhi.n	8003ac4 <HAL_GPIO_Init+0xcc>
 8003a6e:	2b12      	cmp	r3, #18
 8003a70:	d859      	bhi.n	8003b26 <HAL_GPIO_Init+0x12e>
 8003a72:	a201      	add	r2, pc, #4	; (adr r2, 8003a78 <HAL_GPIO_Init+0x80>)
 8003a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a78:	08003af3 	.word	0x08003af3
 8003a7c:	08003acd 	.word	0x08003acd
 8003a80:	08003adf 	.word	0x08003adf
 8003a84:	08003b21 	.word	0x08003b21
 8003a88:	08003b27 	.word	0x08003b27
 8003a8c:	08003b27 	.word	0x08003b27
 8003a90:	08003b27 	.word	0x08003b27
 8003a94:	08003b27 	.word	0x08003b27
 8003a98:	08003b27 	.word	0x08003b27
 8003a9c:	08003b27 	.word	0x08003b27
 8003aa0:	08003b27 	.word	0x08003b27
 8003aa4:	08003b27 	.word	0x08003b27
 8003aa8:	08003b27 	.word	0x08003b27
 8003aac:	08003b27 	.word	0x08003b27
 8003ab0:	08003b27 	.word	0x08003b27
 8003ab4:	08003b27 	.word	0x08003b27
 8003ab8:	08003b27 	.word	0x08003b27
 8003abc:	08003ad5 	.word	0x08003ad5
 8003ac0:	08003ae9 	.word	0x08003ae9
 8003ac4:	4a79      	ldr	r2, [pc, #484]	; (8003cac <HAL_GPIO_Init+0x2b4>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d013      	beq.n	8003af2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003aca:	e02c      	b.n	8003b26 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	623b      	str	r3, [r7, #32]
          break;
 8003ad2:	e029      	b.n	8003b28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	3304      	adds	r3, #4
 8003ada:	623b      	str	r3, [r7, #32]
          break;
 8003adc:	e024      	b.n	8003b28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	3308      	adds	r3, #8
 8003ae4:	623b      	str	r3, [r7, #32]
          break;
 8003ae6:	e01f      	b.n	8003b28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	330c      	adds	r3, #12
 8003aee:	623b      	str	r3, [r7, #32]
          break;
 8003af0:	e01a      	b.n	8003b28 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d102      	bne.n	8003b00 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003afa:	2304      	movs	r3, #4
 8003afc:	623b      	str	r3, [r7, #32]
          break;
 8003afe:	e013      	b.n	8003b28 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d105      	bne.n	8003b14 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b08:	2308      	movs	r3, #8
 8003b0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	69fa      	ldr	r2, [r7, #28]
 8003b10:	611a      	str	r2, [r3, #16]
          break;
 8003b12:	e009      	b.n	8003b28 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b14:	2308      	movs	r3, #8
 8003b16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	69fa      	ldr	r2, [r7, #28]
 8003b1c:	615a      	str	r2, [r3, #20]
          break;
 8003b1e:	e003      	b.n	8003b28 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b20:	2300      	movs	r3, #0
 8003b22:	623b      	str	r3, [r7, #32]
          break;
 8003b24:	e000      	b.n	8003b28 <HAL_GPIO_Init+0x130>
          break;
 8003b26:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	2bff      	cmp	r3, #255	; 0xff
 8003b2c:	d801      	bhi.n	8003b32 <HAL_GPIO_Init+0x13a>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	e001      	b.n	8003b36 <HAL_GPIO_Init+0x13e>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	3304      	adds	r3, #4
 8003b36:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	2bff      	cmp	r3, #255	; 0xff
 8003b3c:	d802      	bhi.n	8003b44 <HAL_GPIO_Init+0x14c>
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	e002      	b.n	8003b4a <HAL_GPIO_Init+0x152>
 8003b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b46:	3b08      	subs	r3, #8
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	210f      	movs	r1, #15
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	fa01 f303 	lsl.w	r3, r1, r3
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	6a39      	ldr	r1, [r7, #32]
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	fa01 f303 	lsl.w	r3, r1, r3
 8003b64:	431a      	orrs	r2, r3
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f000 80b1 	beq.w	8003cda <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003b78:	4b4d      	ldr	r3, [pc, #308]	; (8003cb0 <HAL_GPIO_Init+0x2b8>)
 8003b7a:	699b      	ldr	r3, [r3, #24]
 8003b7c:	4a4c      	ldr	r2, [pc, #304]	; (8003cb0 <HAL_GPIO_Init+0x2b8>)
 8003b7e:	f043 0301 	orr.w	r3, r3, #1
 8003b82:	6193      	str	r3, [r2, #24]
 8003b84:	4b4a      	ldr	r3, [pc, #296]	; (8003cb0 <HAL_GPIO_Init+0x2b8>)
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	60bb      	str	r3, [r7, #8]
 8003b8e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003b90:	4a48      	ldr	r2, [pc, #288]	; (8003cb4 <HAL_GPIO_Init+0x2bc>)
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	089b      	lsrs	r3, r3, #2
 8003b96:	3302      	adds	r3, #2
 8003b98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b9c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba0:	f003 0303 	and.w	r3, r3, #3
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	220f      	movs	r2, #15
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	43db      	mvns	r3, r3
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a40      	ldr	r2, [pc, #256]	; (8003cb8 <HAL_GPIO_Init+0x2c0>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d013      	beq.n	8003be4 <HAL_GPIO_Init+0x1ec>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a3f      	ldr	r2, [pc, #252]	; (8003cbc <HAL_GPIO_Init+0x2c4>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d00d      	beq.n	8003be0 <HAL_GPIO_Init+0x1e8>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a3e      	ldr	r2, [pc, #248]	; (8003cc0 <HAL_GPIO_Init+0x2c8>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d007      	beq.n	8003bdc <HAL_GPIO_Init+0x1e4>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a3d      	ldr	r2, [pc, #244]	; (8003cc4 <HAL_GPIO_Init+0x2cc>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d101      	bne.n	8003bd8 <HAL_GPIO_Init+0x1e0>
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e006      	b.n	8003be6 <HAL_GPIO_Init+0x1ee>
 8003bd8:	2304      	movs	r3, #4
 8003bda:	e004      	b.n	8003be6 <HAL_GPIO_Init+0x1ee>
 8003bdc:	2302      	movs	r3, #2
 8003bde:	e002      	b.n	8003be6 <HAL_GPIO_Init+0x1ee>
 8003be0:	2301      	movs	r3, #1
 8003be2:	e000      	b.n	8003be6 <HAL_GPIO_Init+0x1ee>
 8003be4:	2300      	movs	r3, #0
 8003be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003be8:	f002 0203 	and.w	r2, r2, #3
 8003bec:	0092      	lsls	r2, r2, #2
 8003bee:	4093      	lsls	r3, r2
 8003bf0:	68fa      	ldr	r2, [r7, #12]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003bf6:	492f      	ldr	r1, [pc, #188]	; (8003cb4 <HAL_GPIO_Init+0x2bc>)
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfa:	089b      	lsrs	r3, r3, #2
 8003bfc:	3302      	adds	r3, #2
 8003bfe:	68fa      	ldr	r2, [r7, #12]
 8003c00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d006      	beq.n	8003c1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c10:	4b2d      	ldr	r3, [pc, #180]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c12:	689a      	ldr	r2, [r3, #8]
 8003c14:	492c      	ldr	r1, [pc, #176]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	608b      	str	r3, [r1, #8]
 8003c1c:	e006      	b.n	8003c2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c1e:	4b2a      	ldr	r3, [pc, #168]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c20:	689a      	ldr	r2, [r3, #8]
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	43db      	mvns	r3, r3
 8003c26:	4928      	ldr	r1, [pc, #160]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c28:	4013      	ands	r3, r2
 8003c2a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d006      	beq.n	8003c46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c38:	4b23      	ldr	r3, [pc, #140]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c3a:	68da      	ldr	r2, [r3, #12]
 8003c3c:	4922      	ldr	r1, [pc, #136]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	60cb      	str	r3, [r1, #12]
 8003c44:	e006      	b.n	8003c54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003c46:	4b20      	ldr	r3, [pc, #128]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c48:	68da      	ldr	r2, [r3, #12]
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	491e      	ldr	r1, [pc, #120]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c50:	4013      	ands	r3, r2
 8003c52:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d006      	beq.n	8003c6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c60:	4b19      	ldr	r3, [pc, #100]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	4918      	ldr	r1, [pc, #96]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c66:	69bb      	ldr	r3, [r7, #24]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	604b      	str	r3, [r1, #4]
 8003c6c:	e006      	b.n	8003c7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c6e:	4b16      	ldr	r3, [pc, #88]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	43db      	mvns	r3, r3
 8003c76:	4914      	ldr	r1, [pc, #80]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c78:	4013      	ands	r3, r2
 8003c7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d021      	beq.n	8003ccc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003c88:	4b0f      	ldr	r3, [pc, #60]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	490e      	ldr	r1, [pc, #56]	; (8003cc8 <HAL_GPIO_Init+0x2d0>)
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	600b      	str	r3, [r1, #0]
 8003c94:	e021      	b.n	8003cda <HAL_GPIO_Init+0x2e2>
 8003c96:	bf00      	nop
 8003c98:	10320000 	.word	0x10320000
 8003c9c:	10310000 	.word	0x10310000
 8003ca0:	10220000 	.word	0x10220000
 8003ca4:	10210000 	.word	0x10210000
 8003ca8:	10120000 	.word	0x10120000
 8003cac:	10110000 	.word	0x10110000
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	40010000 	.word	0x40010000
 8003cb8:	40010800 	.word	0x40010800
 8003cbc:	40010c00 	.word	0x40010c00
 8003cc0:	40011000 	.word	0x40011000
 8003cc4:	40011400 	.word	0x40011400
 8003cc8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	; (8003cfc <HAL_GPIO_Init+0x304>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	4909      	ldr	r1, [pc, #36]	; (8003cfc <HAL_GPIO_Init+0x304>)
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cdc:	3301      	adds	r3, #1
 8003cde:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f47f ae8e 	bne.w	8003a0c <HAL_GPIO_Init+0x14>
  }
}
 8003cf0:	bf00      	nop
 8003cf2:	bf00      	nop
 8003cf4:	372c      	adds	r7, #44	; 0x2c
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr
 8003cfc:	40010400 	.word	0x40010400

08003d00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	460b      	mov	r3, r1
 8003d0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	887b      	ldrh	r3, [r7, #2]
 8003d12:	4013      	ands	r3, r2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d002      	beq.n	8003d1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	73fb      	strb	r3, [r7, #15]
 8003d1c:	e001      	b.n	8003d22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3714      	adds	r7, #20
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bc80      	pop	{r7}
 8003d2c:	4770      	bx	lr

08003d2e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
 8003d36:	460b      	mov	r3, r1
 8003d38:	807b      	strh	r3, [r7, #2]
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d3e:	787b      	ldrb	r3, [r7, #1]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d44:	887a      	ldrh	r2, [r7, #2]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d4a:	e003      	b.n	8003d54 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d4c:	887b      	ldrh	r3, [r7, #2]
 8003d4e:	041a      	lsls	r2, r3, #16
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	611a      	str	r2, [r3, #16]
}
 8003d54:	bf00      	nop
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bc80      	pop	{r7}
 8003d5c:	4770      	bx	lr
	...

08003d60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e12b      	b.n	8003fca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d106      	bne.n	8003d8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7fe fbae 	bl	80024e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2224      	movs	r2, #36	; 0x24
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0201 	bic.w	r2, r2, #1
 8003da2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003db2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003dc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003dc4:	f001 f830 	bl	8004e28 <HAL_RCC_GetPCLK1Freq>
 8003dc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	4a81      	ldr	r2, [pc, #516]	; (8003fd4 <HAL_I2C_Init+0x274>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d807      	bhi.n	8003de4 <HAL_I2C_Init+0x84>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4a80      	ldr	r2, [pc, #512]	; (8003fd8 <HAL_I2C_Init+0x278>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	bf94      	ite	ls
 8003ddc:	2301      	movls	r3, #1
 8003dde:	2300      	movhi	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	e006      	b.n	8003df2 <HAL_I2C_Init+0x92>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4a7d      	ldr	r2, [pc, #500]	; (8003fdc <HAL_I2C_Init+0x27c>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	bf94      	ite	ls
 8003dec:	2301      	movls	r3, #1
 8003dee:	2300      	movhi	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e0e7      	b.n	8003fca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	4a78      	ldr	r2, [pc, #480]	; (8003fe0 <HAL_I2C_Init+0x280>)
 8003dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003e02:	0c9b      	lsrs	r3, r3, #18
 8003e04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68ba      	ldr	r2, [r7, #8]
 8003e16:	430a      	orrs	r2, r1
 8003e18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	6a1b      	ldr	r3, [r3, #32]
 8003e20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	4a6a      	ldr	r2, [pc, #424]	; (8003fd4 <HAL_I2C_Init+0x274>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d802      	bhi.n	8003e34 <HAL_I2C_Init+0xd4>
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	3301      	adds	r3, #1
 8003e32:	e009      	b.n	8003e48 <HAL_I2C_Init+0xe8>
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e3a:	fb02 f303 	mul.w	r3, r2, r3
 8003e3e:	4a69      	ldr	r2, [pc, #420]	; (8003fe4 <HAL_I2C_Init+0x284>)
 8003e40:	fba2 2303 	umull	r2, r3, r2, r3
 8003e44:	099b      	lsrs	r3, r3, #6
 8003e46:	3301      	adds	r3, #1
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6812      	ldr	r2, [r2, #0]
 8003e4c:	430b      	orrs	r3, r1
 8003e4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e5a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	495c      	ldr	r1, [pc, #368]	; (8003fd4 <HAL_I2C_Init+0x274>)
 8003e64:	428b      	cmp	r3, r1
 8003e66:	d819      	bhi.n	8003e9c <HAL_I2C_Init+0x13c>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	1e59      	subs	r1, r3, #1
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e76:	1c59      	adds	r1, r3, #1
 8003e78:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003e7c:	400b      	ands	r3, r1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00a      	beq.n	8003e98 <HAL_I2C_Init+0x138>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	1e59      	subs	r1, r3, #1
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e90:	3301      	adds	r3, #1
 8003e92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e96:	e051      	b.n	8003f3c <HAL_I2C_Init+0x1dc>
 8003e98:	2304      	movs	r3, #4
 8003e9a:	e04f      	b.n	8003f3c <HAL_I2C_Init+0x1dc>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d111      	bne.n	8003ec8 <HAL_I2C_Init+0x168>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	1e58      	subs	r0, r3, #1
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6859      	ldr	r1, [r3, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	005b      	lsls	r3, r3, #1
 8003eb0:	440b      	add	r3, r1
 8003eb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	bf0c      	ite	eq
 8003ec0:	2301      	moveq	r3, #1
 8003ec2:	2300      	movne	r3, #0
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	e012      	b.n	8003eee <HAL_I2C_Init+0x18e>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	1e58      	subs	r0, r3, #1
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6859      	ldr	r1, [r3, #4]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	440b      	add	r3, r1
 8003ed6:	0099      	lsls	r1, r3, #2
 8003ed8:	440b      	add	r3, r1
 8003eda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	bf0c      	ite	eq
 8003ee8:	2301      	moveq	r3, #1
 8003eea:	2300      	movne	r3, #0
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d001      	beq.n	8003ef6 <HAL_I2C_Init+0x196>
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e022      	b.n	8003f3c <HAL_I2C_Init+0x1dc>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10e      	bne.n	8003f1c <HAL_I2C_Init+0x1bc>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	1e58      	subs	r0, r3, #1
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6859      	ldr	r1, [r3, #4]
 8003f06:	460b      	mov	r3, r1
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	440b      	add	r3, r1
 8003f0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f10:	3301      	adds	r3, #1
 8003f12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f1a:	e00f      	b.n	8003f3c <HAL_I2C_Init+0x1dc>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	1e58      	subs	r0, r3, #1
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6859      	ldr	r1, [r3, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	440b      	add	r3, r1
 8003f2a:	0099      	lsls	r1, r3, #2
 8003f2c:	440b      	add	r3, r1
 8003f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f32:	3301      	adds	r3, #1
 8003f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f3c:	6879      	ldr	r1, [r7, #4]
 8003f3e:	6809      	ldr	r1, [r1, #0]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	69da      	ldr	r2, [r3, #28]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	431a      	orrs	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f6a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	6911      	ldr	r1, [r2, #16]
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	68d2      	ldr	r2, [r2, #12]
 8003f76:	4311      	orrs	r1, r2
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6812      	ldr	r2, [r2, #0]
 8003f7c:	430b      	orrs	r3, r1
 8003f7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	695a      	ldr	r2, [r3, #20]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	431a      	orrs	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	430a      	orrs	r2, r1
 8003f9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0201 	orr.w	r2, r2, #1
 8003faa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3710      	adds	r7, #16
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	000186a0 	.word	0x000186a0
 8003fd8:	001e847f 	.word	0x001e847f
 8003fdc:	003d08ff 	.word	0x003d08ff
 8003fe0:	431bde83 	.word	0x431bde83
 8003fe4:	10624dd3 	.word	0x10624dd3

08003fe8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b088      	sub	sp, #32
 8003fec:	af02      	add	r7, sp, #8
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	607a      	str	r2, [r7, #4]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	817b      	strh	r3, [r7, #10]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ffc:	f7fe fca4 	bl	8002948 <HAL_GetTick>
 8004000:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b20      	cmp	r3, #32
 800400c:	f040 80e0 	bne.w	80041d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	2319      	movs	r3, #25
 8004016:	2201      	movs	r2, #1
 8004018:	4970      	ldr	r1, [pc, #448]	; (80041dc <HAL_I2C_Master_Transmit+0x1f4>)
 800401a:	68f8      	ldr	r0, [r7, #12]
 800401c:	f000 f964 	bl	80042e8 <I2C_WaitOnFlagUntilTimeout>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004026:	2302      	movs	r3, #2
 8004028:	e0d3      	b.n	80041d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004030:	2b01      	cmp	r3, #1
 8004032:	d101      	bne.n	8004038 <HAL_I2C_Master_Transmit+0x50>
 8004034:	2302      	movs	r3, #2
 8004036:	e0cc      	b.n	80041d2 <HAL_I2C_Master_Transmit+0x1ea>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b01      	cmp	r3, #1
 800404c:	d007      	beq.n	800405e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f042 0201 	orr.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800406c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2221      	movs	r2, #33	; 0x21
 8004072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2210      	movs	r2, #16
 800407a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	893a      	ldrh	r2, [r7, #8]
 800408e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004094:	b29a      	uxth	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	4a50      	ldr	r2, [pc, #320]	; (80041e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800409e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80040a0:	8979      	ldrh	r1, [r7, #10]
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	6a3a      	ldr	r2, [r7, #32]
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f000 f89c 	bl	80041e4 <I2C_MasterRequestWrite>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d001      	beq.n	80040b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e08d      	b.n	80041d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040b6:	2300      	movs	r3, #0
 80040b8:	613b      	str	r3, [r7, #16]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	613b      	str	r3, [r7, #16]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	613b      	str	r3, [r7, #16]
 80040ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80040cc:	e066      	b.n	800419c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	6a39      	ldr	r1, [r7, #32]
 80040d2:	68f8      	ldr	r0, [r7, #12]
 80040d4:	f000 fa22 	bl	800451c <I2C_WaitOnTXEFlagUntilTimeout>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00d      	beq.n	80040fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d107      	bne.n	80040f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e06b      	b.n	80041d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fe:	781a      	ldrb	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410a:	1c5a      	adds	r2, r3, #1
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004114:	b29b      	uxth	r3, r3
 8004116:	3b01      	subs	r3, #1
 8004118:	b29a      	uxth	r2, r3
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004122:	3b01      	subs	r3, #1
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	695b      	ldr	r3, [r3, #20]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b04      	cmp	r3, #4
 8004136:	d11b      	bne.n	8004170 <HAL_I2C_Master_Transmit+0x188>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800413c:	2b00      	cmp	r3, #0
 800413e:	d017      	beq.n	8004170 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004144:	781a      	ldrb	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800415a:	b29b      	uxth	r3, r3
 800415c:	3b01      	subs	r3, #1
 800415e:	b29a      	uxth	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004168:	3b01      	subs	r3, #1
 800416a:	b29a      	uxth	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	6a39      	ldr	r1, [r7, #32]
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 fa19 	bl	80045ac <I2C_WaitOnBTFFlagUntilTimeout>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00d      	beq.n	800419c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004184:	2b04      	cmp	r3, #4
 8004186:	d107      	bne.n	8004198 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004196:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e01a      	b.n	80041d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d194      	bne.n	80040ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2220      	movs	r2, #32
 80041b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80041cc:	2300      	movs	r3, #0
 80041ce:	e000      	b.n	80041d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80041d0:	2302      	movs	r3, #2
  }
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3718      	adds	r7, #24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	00100002 	.word	0x00100002
 80041e0:	ffff0000 	.word	0xffff0000

080041e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b088      	sub	sp, #32
 80041e8:	af02      	add	r7, sp, #8
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	607a      	str	r2, [r7, #4]
 80041ee:	603b      	str	r3, [r7, #0]
 80041f0:	460b      	mov	r3, r1
 80041f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d006      	beq.n	800420e <I2C_MasterRequestWrite+0x2a>
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d003      	beq.n	800420e <I2C_MasterRequestWrite+0x2a>
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800420c:	d108      	bne.n	8004220 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	e00b      	b.n	8004238 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004224:	2b12      	cmp	r3, #18
 8004226:	d107      	bne.n	8004238 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004236:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f000 f84f 	bl	80042e8 <I2C_WaitOnFlagUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00d      	beq.n	800426c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800425a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800425e:	d103      	bne.n	8004268 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004266:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e035      	b.n	80042d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004274:	d108      	bne.n	8004288 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004276:	897b      	ldrh	r3, [r7, #10]
 8004278:	b2db      	uxtb	r3, r3
 800427a:	461a      	mov	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004284:	611a      	str	r2, [r3, #16]
 8004286:	e01b      	b.n	80042c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004288:	897b      	ldrh	r3, [r7, #10]
 800428a:	11db      	asrs	r3, r3, #7
 800428c:	b2db      	uxtb	r3, r3
 800428e:	f003 0306 	and.w	r3, r3, #6
 8004292:	b2db      	uxtb	r3, r3
 8004294:	f063 030f 	orn	r3, r3, #15
 8004298:	b2da      	uxtb	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	490e      	ldr	r1, [pc, #56]	; (80042e0 <I2C_MasterRequestWrite+0xfc>)
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f000 f898 	bl	80043dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e010      	b.n	80042d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80042b6:	897b      	ldrh	r3, [r7, #10]
 80042b8:	b2da      	uxtb	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	4907      	ldr	r1, [pc, #28]	; (80042e4 <I2C_MasterRequestWrite+0x100>)
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f888 	bl	80043dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e000      	b.n	80042d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3718      	adds	r7, #24
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	00010008 	.word	0x00010008
 80042e4:	00010002 	.word	0x00010002

080042e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	603b      	str	r3, [r7, #0]
 80042f4:	4613      	mov	r3, r2
 80042f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042f8:	e048      	b.n	800438c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004300:	d044      	beq.n	800438c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004302:	f7fe fb21 	bl	8002948 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d302      	bcc.n	8004318 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d139      	bne.n	800438c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	0c1b      	lsrs	r3, r3, #16
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b01      	cmp	r3, #1
 8004320:	d10d      	bne.n	800433e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	43da      	mvns	r2, r3
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	4013      	ands	r3, r2
 800432e:	b29b      	uxth	r3, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	bf0c      	ite	eq
 8004334:	2301      	moveq	r3, #1
 8004336:	2300      	movne	r3, #0
 8004338:	b2db      	uxtb	r3, r3
 800433a:	461a      	mov	r2, r3
 800433c:	e00c      	b.n	8004358 <I2C_WaitOnFlagUntilTimeout+0x70>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	43da      	mvns	r2, r3
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	4013      	ands	r3, r2
 800434a:	b29b      	uxth	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	bf0c      	ite	eq
 8004350:	2301      	moveq	r3, #1
 8004352:	2300      	movne	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	461a      	mov	r2, r3
 8004358:	79fb      	ldrb	r3, [r7, #7]
 800435a:	429a      	cmp	r2, r3
 800435c:	d116      	bne.n	800438c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004378:	f043 0220 	orr.w	r2, r3, #32
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e023      	b.n	80043d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	0c1b      	lsrs	r3, r3, #16
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b01      	cmp	r3, #1
 8004394:	d10d      	bne.n	80043b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	43da      	mvns	r2, r3
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	4013      	ands	r3, r2
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	bf0c      	ite	eq
 80043a8:	2301      	moveq	r3, #1
 80043aa:	2300      	movne	r3, #0
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	461a      	mov	r2, r3
 80043b0:	e00c      	b.n	80043cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	43da      	mvns	r2, r3
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	4013      	ands	r3, r2
 80043be:	b29b      	uxth	r3, r3
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	bf0c      	ite	eq
 80043c4:	2301      	moveq	r3, #1
 80043c6:	2300      	movne	r3, #0
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	461a      	mov	r2, r3
 80043cc:	79fb      	ldrb	r3, [r7, #7]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d093      	beq.n	80042fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
 80043e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80043ea:	e071      	b.n	80044d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043fa:	d123      	bne.n	8004444 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800440a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004414:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2220      	movs	r2, #32
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004430:	f043 0204 	orr.w	r2, r3, #4
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e067      	b.n	8004514 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444a:	d041      	beq.n	80044d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800444c:	f7fe fa7c 	bl	8002948 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	429a      	cmp	r2, r3
 800445a:	d302      	bcc.n	8004462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d136      	bne.n	80044d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	0c1b      	lsrs	r3, r3, #16
 8004466:	b2db      	uxtb	r3, r3
 8004468:	2b01      	cmp	r3, #1
 800446a:	d10c      	bne.n	8004486 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	43da      	mvns	r2, r3
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	4013      	ands	r3, r2
 8004478:	b29b      	uxth	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	bf14      	ite	ne
 800447e:	2301      	movne	r3, #1
 8004480:	2300      	moveq	r3, #0
 8004482:	b2db      	uxtb	r3, r3
 8004484:	e00b      	b.n	800449e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	43da      	mvns	r2, r3
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	4013      	ands	r3, r2
 8004492:	b29b      	uxth	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	bf14      	ite	ne
 8004498:	2301      	movne	r3, #1
 800449a:	2300      	moveq	r3, #0
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d016      	beq.n	80044d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2220      	movs	r2, #32
 80044ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044bc:	f043 0220 	orr.w	r2, r3, #32
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e021      	b.n	8004514 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	0c1b      	lsrs	r3, r3, #16
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d10c      	bne.n	80044f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	695b      	ldr	r3, [r3, #20]
 80044e0:	43da      	mvns	r2, r3
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	4013      	ands	r3, r2
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	bf14      	ite	ne
 80044ec:	2301      	movne	r3, #1
 80044ee:	2300      	moveq	r3, #0
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	e00b      	b.n	800450c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	699b      	ldr	r3, [r3, #24]
 80044fa:	43da      	mvns	r2, r3
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	4013      	ands	r3, r2
 8004500:	b29b      	uxth	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	bf14      	ite	ne
 8004506:	2301      	movne	r3, #1
 8004508:	2300      	moveq	r3, #0
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b00      	cmp	r3, #0
 800450e:	f47f af6d 	bne.w	80043ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004512:	2300      	movs	r3, #0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004528:	e034      	b.n	8004594 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800452a:	68f8      	ldr	r0, [r7, #12]
 800452c:	f000 f886 	bl	800463c <I2C_IsAcknowledgeFailed>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e034      	b.n	80045a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004540:	d028      	beq.n	8004594 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004542:	f7fe fa01 	bl	8002948 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	429a      	cmp	r2, r3
 8004550:	d302      	bcc.n	8004558 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d11d      	bne.n	8004594 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	695b      	ldr	r3, [r3, #20]
 800455e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004562:	2b80      	cmp	r3, #128	; 0x80
 8004564:	d016      	beq.n	8004594 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2220      	movs	r2, #32
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004580:	f043 0220 	orr.w	r2, r3, #32
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e007      	b.n	80045a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800459e:	2b80      	cmp	r3, #128	; 0x80
 80045a0:	d1c3      	bne.n	800452a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045a2:	2300      	movs	r3, #0
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045b8:	e034      	b.n	8004624 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	f000 f83e 	bl	800463c <I2C_IsAcknowledgeFailed>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d001      	beq.n	80045ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e034      	b.n	8004634 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d0:	d028      	beq.n	8004624 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045d2:	f7fe f9b9 	bl	8002948 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d302      	bcc.n	80045e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d11d      	bne.n	8004624 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	f003 0304 	and.w	r3, r3, #4
 80045f2:	2b04      	cmp	r3, #4
 80045f4:	d016      	beq.n	8004624 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2220      	movs	r2, #32
 8004600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004610:	f043 0220 	orr.w	r2, r3, #32
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e007      	b.n	8004634 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	f003 0304 	and.w	r3, r3, #4
 800462e:	2b04      	cmp	r3, #4
 8004630:	d1c3      	bne.n	80045ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800464e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004652:	d11b      	bne.n	800468c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800465c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2220      	movs	r2, #32
 8004668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004678:	f043 0204 	orr.w	r2, r3, #4
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e000      	b.n	800468e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	370c      	adds	r7, #12
 8004692:	46bd      	mov	sp, r7
 8004694:	bc80      	pop	{r7}
 8004696:	4770      	bx	lr

08004698 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e26c      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f000 8087 	beq.w	80047c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046b8:	4b92      	ldr	r3, [pc, #584]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 030c 	and.w	r3, r3, #12
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d00c      	beq.n	80046de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80046c4:	4b8f      	ldr	r3, [pc, #572]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 030c 	and.w	r3, r3, #12
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	d112      	bne.n	80046f6 <HAL_RCC_OscConfig+0x5e>
 80046d0:	4b8c      	ldr	r3, [pc, #560]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046dc:	d10b      	bne.n	80046f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046de:	4b89      	ldr	r3, [pc, #548]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d06c      	beq.n	80047c4 <HAL_RCC_OscConfig+0x12c>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d168      	bne.n	80047c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e246      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046fe:	d106      	bne.n	800470e <HAL_RCC_OscConfig+0x76>
 8004700:	4b80      	ldr	r3, [pc, #512]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a7f      	ldr	r2, [pc, #508]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004706:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800470a:	6013      	str	r3, [r2, #0]
 800470c:	e02e      	b.n	800476c <HAL_RCC_OscConfig+0xd4>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d10c      	bne.n	8004730 <HAL_RCC_OscConfig+0x98>
 8004716:	4b7b      	ldr	r3, [pc, #492]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a7a      	ldr	r2, [pc, #488]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800471c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004720:	6013      	str	r3, [r2, #0]
 8004722:	4b78      	ldr	r3, [pc, #480]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a77      	ldr	r2, [pc, #476]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004728:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	e01d      	b.n	800476c <HAL_RCC_OscConfig+0xd4>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004738:	d10c      	bne.n	8004754 <HAL_RCC_OscConfig+0xbc>
 800473a:	4b72      	ldr	r3, [pc, #456]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a71      	ldr	r2, [pc, #452]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004740:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	4b6f      	ldr	r3, [pc, #444]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a6e      	ldr	r2, [pc, #440]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800474c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004750:	6013      	str	r3, [r2, #0]
 8004752:	e00b      	b.n	800476c <HAL_RCC_OscConfig+0xd4>
 8004754:	4b6b      	ldr	r3, [pc, #428]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a6a      	ldr	r2, [pc, #424]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800475a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	4b68      	ldr	r3, [pc, #416]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a67      	ldr	r2, [pc, #412]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004766:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800476a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d013      	beq.n	800479c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004774:	f7fe f8e8 	bl	8002948 <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800477c:	f7fe f8e4 	bl	8002948 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b64      	cmp	r3, #100	; 0x64
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e1fa      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800478e:	4b5d      	ldr	r3, [pc, #372]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0f0      	beq.n	800477c <HAL_RCC_OscConfig+0xe4>
 800479a:	e014      	b.n	80047c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479c:	f7fe f8d4 	bl	8002948 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a4:	f7fe f8d0 	bl	8002948 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b64      	cmp	r3, #100	; 0x64
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e1e6      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047b6:	4b53      	ldr	r3, [pc, #332]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0x10c>
 80047c2:	e000      	b.n	80047c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d063      	beq.n	800489a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047d2:	4b4c      	ldr	r3, [pc, #304]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f003 030c 	and.w	r3, r3, #12
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00b      	beq.n	80047f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80047de:	4b49      	ldr	r3, [pc, #292]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f003 030c 	and.w	r3, r3, #12
 80047e6:	2b08      	cmp	r3, #8
 80047e8:	d11c      	bne.n	8004824 <HAL_RCC_OscConfig+0x18c>
 80047ea:	4b46      	ldr	r3, [pc, #280]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d116      	bne.n	8004824 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047f6:	4b43      	ldr	r3, [pc, #268]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d005      	beq.n	800480e <HAL_RCC_OscConfig+0x176>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d001      	beq.n	800480e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e1ba      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800480e:	4b3d      	ldr	r3, [pc, #244]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	4939      	ldr	r1, [pc, #228]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800481e:	4313      	orrs	r3, r2
 8004820:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004822:	e03a      	b.n	800489a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d020      	beq.n	800486e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800482c:	4b36      	ldr	r3, [pc, #216]	; (8004908 <HAL_RCC_OscConfig+0x270>)
 800482e:	2201      	movs	r2, #1
 8004830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004832:	f7fe f889 	bl	8002948 <HAL_GetTick>
 8004836:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004838:	e008      	b.n	800484c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800483a:	f7fe f885 	bl	8002948 <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d901      	bls.n	800484c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e19b      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800484c:	4b2d      	ldr	r3, [pc, #180]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0f0      	beq.n	800483a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004858:	4b2a      	ldr	r3, [pc, #168]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	00db      	lsls	r3, r3, #3
 8004866:	4927      	ldr	r1, [pc, #156]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004868:	4313      	orrs	r3, r2
 800486a:	600b      	str	r3, [r1, #0]
 800486c:	e015      	b.n	800489a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800486e:	4b26      	ldr	r3, [pc, #152]	; (8004908 <HAL_RCC_OscConfig+0x270>)
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004874:	f7fe f868 	bl	8002948 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800487c:	f7fe f864 	bl	8002948 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e17a      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800488e:	4b1d      	ldr	r3, [pc, #116]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d03a      	beq.n	800491c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d019      	beq.n	80048e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048ae:	4b17      	ldr	r3, [pc, #92]	; (800490c <HAL_RCC_OscConfig+0x274>)
 80048b0:	2201      	movs	r2, #1
 80048b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048b4:	f7fe f848 	bl	8002948 <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048bc:	f7fe f844 	bl	8002948 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e15a      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ce:	4b0d      	ldr	r3, [pc, #52]	; (8004904 <HAL_RCC_OscConfig+0x26c>)
 80048d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80048da:	2001      	movs	r0, #1
 80048dc:	f000 facc 	bl	8004e78 <RCC_Delay>
 80048e0:	e01c      	b.n	800491c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048e2:	4b0a      	ldr	r3, [pc, #40]	; (800490c <HAL_RCC_OscConfig+0x274>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048e8:	f7fe f82e 	bl	8002948 <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048ee:	e00f      	b.n	8004910 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048f0:	f7fe f82a 	bl	8002948 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d908      	bls.n	8004910 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e140      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000
 8004908:	42420000 	.word	0x42420000
 800490c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004910:	4b9e      	ldr	r3, [pc, #632]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1e9      	bne.n	80048f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0304 	and.w	r3, r3, #4
 8004924:	2b00      	cmp	r3, #0
 8004926:	f000 80a6 	beq.w	8004a76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800492a:	2300      	movs	r3, #0
 800492c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800492e:	4b97      	ldr	r3, [pc, #604]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004930:	69db      	ldr	r3, [r3, #28]
 8004932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10d      	bne.n	8004956 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800493a:	4b94      	ldr	r3, [pc, #592]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	4a93      	ldr	r2, [pc, #588]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004944:	61d3      	str	r3, [r2, #28]
 8004946:	4b91      	ldr	r3, [pc, #580]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800494e:	60bb      	str	r3, [r7, #8]
 8004950:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004952:	2301      	movs	r3, #1
 8004954:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004956:	4b8e      	ldr	r3, [pc, #568]	; (8004b90 <HAL_RCC_OscConfig+0x4f8>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800495e:	2b00      	cmp	r3, #0
 8004960:	d118      	bne.n	8004994 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004962:	4b8b      	ldr	r3, [pc, #556]	; (8004b90 <HAL_RCC_OscConfig+0x4f8>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a8a      	ldr	r2, [pc, #552]	; (8004b90 <HAL_RCC_OscConfig+0x4f8>)
 8004968:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800496c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800496e:	f7fd ffeb 	bl	8002948 <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004974:	e008      	b.n	8004988 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004976:	f7fd ffe7 	bl	8002948 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b64      	cmp	r3, #100	; 0x64
 8004982:	d901      	bls.n	8004988 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e0fd      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004988:	4b81      	ldr	r3, [pc, #516]	; (8004b90 <HAL_RCC_OscConfig+0x4f8>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004990:	2b00      	cmp	r3, #0
 8004992:	d0f0      	beq.n	8004976 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	2b01      	cmp	r3, #1
 800499a:	d106      	bne.n	80049aa <HAL_RCC_OscConfig+0x312>
 800499c:	4b7b      	ldr	r3, [pc, #492]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	4a7a      	ldr	r2, [pc, #488]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049a2:	f043 0301 	orr.w	r3, r3, #1
 80049a6:	6213      	str	r3, [r2, #32]
 80049a8:	e02d      	b.n	8004a06 <HAL_RCC_OscConfig+0x36e>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10c      	bne.n	80049cc <HAL_RCC_OscConfig+0x334>
 80049b2:	4b76      	ldr	r3, [pc, #472]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	4a75      	ldr	r2, [pc, #468]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049b8:	f023 0301 	bic.w	r3, r3, #1
 80049bc:	6213      	str	r3, [r2, #32]
 80049be:	4b73      	ldr	r3, [pc, #460]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	4a72      	ldr	r2, [pc, #456]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049c4:	f023 0304 	bic.w	r3, r3, #4
 80049c8:	6213      	str	r3, [r2, #32]
 80049ca:	e01c      	b.n	8004a06 <HAL_RCC_OscConfig+0x36e>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	2b05      	cmp	r3, #5
 80049d2:	d10c      	bne.n	80049ee <HAL_RCC_OscConfig+0x356>
 80049d4:	4b6d      	ldr	r3, [pc, #436]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	4a6c      	ldr	r2, [pc, #432]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049da:	f043 0304 	orr.w	r3, r3, #4
 80049de:	6213      	str	r3, [r2, #32]
 80049e0:	4b6a      	ldr	r3, [pc, #424]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	4a69      	ldr	r2, [pc, #420]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049e6:	f043 0301 	orr.w	r3, r3, #1
 80049ea:	6213      	str	r3, [r2, #32]
 80049ec:	e00b      	b.n	8004a06 <HAL_RCC_OscConfig+0x36e>
 80049ee:	4b67      	ldr	r3, [pc, #412]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	4a66      	ldr	r2, [pc, #408]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049f4:	f023 0301 	bic.w	r3, r3, #1
 80049f8:	6213      	str	r3, [r2, #32]
 80049fa:	4b64      	ldr	r3, [pc, #400]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	4a63      	ldr	r2, [pc, #396]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004a00:	f023 0304 	bic.w	r3, r3, #4
 8004a04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d015      	beq.n	8004a3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a0e:	f7fd ff9b 	bl	8002948 <HAL_GetTick>
 8004a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a14:	e00a      	b.n	8004a2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a16:	f7fd ff97 	bl	8002948 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d901      	bls.n	8004a2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e0ab      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a2c:	4b57      	ldr	r3, [pc, #348]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d0ee      	beq.n	8004a16 <HAL_RCC_OscConfig+0x37e>
 8004a38:	e014      	b.n	8004a64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a3a:	f7fd ff85 	bl	8002948 <HAL_GetTick>
 8004a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a40:	e00a      	b.n	8004a58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a42:	f7fd ff81 	bl	8002948 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d901      	bls.n	8004a58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e095      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a58:	4b4c      	ldr	r3, [pc, #304]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1ee      	bne.n	8004a42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004a64:	7dfb      	ldrb	r3, [r7, #23]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d105      	bne.n	8004a76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a6a:	4b48      	ldr	r3, [pc, #288]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004a6c:	69db      	ldr	r3, [r3, #28]
 8004a6e:	4a47      	ldr	r2, [pc, #284]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004a70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	69db      	ldr	r3, [r3, #28]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 8081 	beq.w	8004b82 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a80:	4b42      	ldr	r3, [pc, #264]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f003 030c 	and.w	r3, r3, #12
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d061      	beq.n	8004b50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	69db      	ldr	r3, [r3, #28]
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d146      	bne.n	8004b22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a94:	4b3f      	ldr	r3, [pc, #252]	; (8004b94 <HAL_RCC_OscConfig+0x4fc>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a9a:	f7fd ff55 	bl	8002948 <HAL_GetTick>
 8004a9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004aa0:	e008      	b.n	8004ab4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aa2:	f7fd ff51 	bl	8002948 <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d901      	bls.n	8004ab4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e067      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ab4:	4b35      	ldr	r3, [pc, #212]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1f0      	bne.n	8004aa2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ac8:	d108      	bne.n	8004adc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004aca:	4b30      	ldr	r3, [pc, #192]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	492d      	ldr	r1, [pc, #180]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004adc:	4b2b      	ldr	r3, [pc, #172]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a19      	ldr	r1, [r3, #32]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aec:	430b      	orrs	r3, r1
 8004aee:	4927      	ldr	r1, [pc, #156]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004af4:	4b27      	ldr	r3, [pc, #156]	; (8004b94 <HAL_RCC_OscConfig+0x4fc>)
 8004af6:	2201      	movs	r2, #1
 8004af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afa:	f7fd ff25 	bl	8002948 <HAL_GetTick>
 8004afe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b00:	e008      	b.n	8004b14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b02:	f7fd ff21 	bl	8002948 <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e037      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b14:	4b1d      	ldr	r3, [pc, #116]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0f0      	beq.n	8004b02 <HAL_RCC_OscConfig+0x46a>
 8004b20:	e02f      	b.n	8004b82 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b22:	4b1c      	ldr	r3, [pc, #112]	; (8004b94 <HAL_RCC_OscConfig+0x4fc>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b28:	f7fd ff0e 	bl	8002948 <HAL_GetTick>
 8004b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b2e:	e008      	b.n	8004b42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b30:	f7fd ff0a 	bl	8002948 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e020      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b42:	4b12      	ldr	r3, [pc, #72]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1f0      	bne.n	8004b30 <HAL_RCC_OscConfig+0x498>
 8004b4e:	e018      	b.n	8004b82 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	69db      	ldr	r3, [r3, #28]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d101      	bne.n	8004b5c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e013      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004b5c:	4b0b      	ldr	r3, [pc, #44]	; (8004b8c <HAL_RCC_OscConfig+0x4f4>)
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d106      	bne.n	8004b7e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d001      	beq.n	8004b82 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e000      	b.n	8004b84 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3718      	adds	r7, #24
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	40007000 	.word	0x40007000
 8004b94:	42420060 	.word	0x42420060

08004b98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d101      	bne.n	8004bac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e0d0      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bac:	4b6a      	ldr	r3, [pc, #424]	; (8004d58 <HAL_RCC_ClockConfig+0x1c0>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0307 	and.w	r3, r3, #7
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d910      	bls.n	8004bdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bba:	4b67      	ldr	r3, [pc, #412]	; (8004d58 <HAL_RCC_ClockConfig+0x1c0>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f023 0207 	bic.w	r2, r3, #7
 8004bc2:	4965      	ldr	r1, [pc, #404]	; (8004d58 <HAL_RCC_ClockConfig+0x1c0>)
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bca:	4b63      	ldr	r3, [pc, #396]	; (8004d58 <HAL_RCC_ClockConfig+0x1c0>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	683a      	ldr	r2, [r7, #0]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d001      	beq.n	8004bdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e0b8      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d020      	beq.n	8004c2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0304 	and.w	r3, r3, #4
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d005      	beq.n	8004c00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bf4:	4b59      	ldr	r3, [pc, #356]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	4a58      	ldr	r2, [pc, #352]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004bfa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004bfe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0308 	and.w	r3, r3, #8
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d005      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c0c:	4b53      	ldr	r3, [pc, #332]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	4a52      	ldr	r2, [pc, #328]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004c16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c18:	4b50      	ldr	r3, [pc, #320]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	494d      	ldr	r1, [pc, #308]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0301 	and.w	r3, r3, #1
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d040      	beq.n	8004cb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d107      	bne.n	8004c4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c3e:	4b47      	ldr	r3, [pc, #284]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d115      	bne.n	8004c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e07f      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d107      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c56:	4b41      	ldr	r3, [pc, #260]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d109      	bne.n	8004c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e073      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c66:	4b3d      	ldr	r3, [pc, #244]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0302 	and.w	r3, r3, #2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e06b      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c76:	4b39      	ldr	r3, [pc, #228]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f023 0203 	bic.w	r2, r3, #3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	4936      	ldr	r1, [pc, #216]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c88:	f7fd fe5e 	bl	8002948 <HAL_GetTick>
 8004c8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c8e:	e00a      	b.n	8004ca6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c90:	f7fd fe5a 	bl	8002948 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e053      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ca6:	4b2d      	ldr	r3, [pc, #180]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f003 020c 	and.w	r2, r3, #12
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d1eb      	bne.n	8004c90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004cb8:	4b27      	ldr	r3, [pc, #156]	; (8004d58 <HAL_RCC_ClockConfig+0x1c0>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0307 	and.w	r3, r3, #7
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d210      	bcs.n	8004ce8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cc6:	4b24      	ldr	r3, [pc, #144]	; (8004d58 <HAL_RCC_ClockConfig+0x1c0>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f023 0207 	bic.w	r2, r3, #7
 8004cce:	4922      	ldr	r1, [pc, #136]	; (8004d58 <HAL_RCC_ClockConfig+0x1c0>)
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cd6:	4b20      	ldr	r3, [pc, #128]	; (8004d58 <HAL_RCC_ClockConfig+0x1c0>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0307 	and.w	r3, r3, #7
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d001      	beq.n	8004ce8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e032      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0304 	and.w	r3, r3, #4
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d008      	beq.n	8004d06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cf4:	4b19      	ldr	r3, [pc, #100]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	4916      	ldr	r1, [pc, #88]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0308 	and.w	r3, r3, #8
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d009      	beq.n	8004d26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d12:	4b12      	ldr	r3, [pc, #72]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	490e      	ldr	r1, [pc, #56]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d26:	f000 f821 	bl	8004d6c <HAL_RCC_GetSysClockFreq>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	4b0b      	ldr	r3, [pc, #44]	; (8004d5c <HAL_RCC_ClockConfig+0x1c4>)
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	091b      	lsrs	r3, r3, #4
 8004d32:	f003 030f 	and.w	r3, r3, #15
 8004d36:	490a      	ldr	r1, [pc, #40]	; (8004d60 <HAL_RCC_ClockConfig+0x1c8>)
 8004d38:	5ccb      	ldrb	r3, [r1, r3]
 8004d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d3e:	4a09      	ldr	r2, [pc, #36]	; (8004d64 <HAL_RCC_ClockConfig+0x1cc>)
 8004d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d42:	4b09      	ldr	r3, [pc, #36]	; (8004d68 <HAL_RCC_ClockConfig+0x1d0>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fd fdbc 	bl	80028c4 <HAL_InitTick>

  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	40022000 	.word	0x40022000
 8004d5c:	40021000 	.word	0x40021000
 8004d60:	080092a8 	.word	0x080092a8
 8004d64:	20000000 	.word	0x20000000
 8004d68:	20000004 	.word	0x20000004

08004d6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	2300      	movs	r3, #0
 8004d78:	60bb      	str	r3, [r7, #8]
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	2300      	movs	r3, #0
 8004d80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004d82:	2300      	movs	r3, #0
 8004d84:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004d86:	4b1e      	ldr	r3, [pc, #120]	; (8004e00 <HAL_RCC_GetSysClockFreq+0x94>)
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f003 030c 	and.w	r3, r3, #12
 8004d92:	2b04      	cmp	r3, #4
 8004d94:	d002      	beq.n	8004d9c <HAL_RCC_GetSysClockFreq+0x30>
 8004d96:	2b08      	cmp	r3, #8
 8004d98:	d003      	beq.n	8004da2 <HAL_RCC_GetSysClockFreq+0x36>
 8004d9a:	e027      	b.n	8004dec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004d9c:	4b19      	ldr	r3, [pc, #100]	; (8004e04 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d9e:	613b      	str	r3, [r7, #16]
      break;
 8004da0:	e027      	b.n	8004df2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	0c9b      	lsrs	r3, r3, #18
 8004da6:	f003 030f 	and.w	r3, r3, #15
 8004daa:	4a17      	ldr	r2, [pc, #92]	; (8004e08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004dac:	5cd3      	ldrb	r3, [r2, r3]
 8004dae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d010      	beq.n	8004ddc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004dba:	4b11      	ldr	r3, [pc, #68]	; (8004e00 <HAL_RCC_GetSysClockFreq+0x94>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	0c5b      	lsrs	r3, r3, #17
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	4a11      	ldr	r2, [pc, #68]	; (8004e0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004dc6:	5cd3      	ldrb	r3, [r2, r3]
 8004dc8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a0d      	ldr	r2, [pc, #52]	; (8004e04 <HAL_RCC_GetSysClockFreq+0x98>)
 8004dce:	fb02 f203 	mul.w	r2, r2, r3
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	e004      	b.n	8004de6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a0c      	ldr	r2, [pc, #48]	; (8004e10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004de0:	fb02 f303 	mul.w	r3, r2, r3
 8004de4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	613b      	str	r3, [r7, #16]
      break;
 8004dea:	e002      	b.n	8004df2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004dec:	4b05      	ldr	r3, [pc, #20]	; (8004e04 <HAL_RCC_GetSysClockFreq+0x98>)
 8004dee:	613b      	str	r3, [r7, #16]
      break;
 8004df0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004df2:	693b      	ldr	r3, [r7, #16]
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	371c      	adds	r7, #28
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bc80      	pop	{r7}
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	40021000 	.word	0x40021000
 8004e04:	007a1200 	.word	0x007a1200
 8004e08:	080092c0 	.word	0x080092c0
 8004e0c:	080092d0 	.word	0x080092d0
 8004e10:	003d0900 	.word	0x003d0900

08004e14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e14:	b480      	push	{r7}
 8004e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e18:	4b02      	ldr	r3, [pc, #8]	; (8004e24 <HAL_RCC_GetHCLKFreq+0x10>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bc80      	pop	{r7}
 8004e22:	4770      	bx	lr
 8004e24:	20000000 	.word	0x20000000

08004e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e2c:	f7ff fff2 	bl	8004e14 <HAL_RCC_GetHCLKFreq>
 8004e30:	4602      	mov	r2, r0
 8004e32:	4b05      	ldr	r3, [pc, #20]	; (8004e48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	0a1b      	lsrs	r3, r3, #8
 8004e38:	f003 0307 	and.w	r3, r3, #7
 8004e3c:	4903      	ldr	r1, [pc, #12]	; (8004e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e3e:	5ccb      	ldrb	r3, [r1, r3]
 8004e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	40021000 	.word	0x40021000
 8004e4c:	080092b8 	.word	0x080092b8

08004e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e54:	f7ff ffde 	bl	8004e14 <HAL_RCC_GetHCLKFreq>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	4b05      	ldr	r3, [pc, #20]	; (8004e70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	0adb      	lsrs	r3, r3, #11
 8004e60:	f003 0307 	and.w	r3, r3, #7
 8004e64:	4903      	ldr	r1, [pc, #12]	; (8004e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e66:	5ccb      	ldrb	r3, [r1, r3]
 8004e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40021000 	.word	0x40021000
 8004e74:	080092b8 	.word	0x080092b8

08004e78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004e80:	4b0a      	ldr	r3, [pc, #40]	; (8004eac <RCC_Delay+0x34>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a0a      	ldr	r2, [pc, #40]	; (8004eb0 <RCC_Delay+0x38>)
 8004e86:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8a:	0a5b      	lsrs	r3, r3, #9
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	fb02 f303 	mul.w	r3, r2, r3
 8004e92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004e94:	bf00      	nop
  }
  while (Delay --);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	1e5a      	subs	r2, r3, #1
 8004e9a:	60fa      	str	r2, [r7, #12]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d1f9      	bne.n	8004e94 <RCC_Delay+0x1c>
}
 8004ea0:	bf00      	nop
 8004ea2:	bf00      	nop
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr
 8004eac:	20000000 	.word	0x20000000
 8004eb0:	10624dd3 	.word	0x10624dd3

08004eb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	613b      	str	r3, [r7, #16]
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d07d      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ed4:	4b4f      	ldr	r3, [pc, #316]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ed6:	69db      	ldr	r3, [r3, #28]
 8004ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d10d      	bne.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ee0:	4b4c      	ldr	r3, [pc, #304]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ee2:	69db      	ldr	r3, [r3, #28]
 8004ee4:	4a4b      	ldr	r2, [pc, #300]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eea:	61d3      	str	r3, [r2, #28]
 8004eec:	4b49      	ldr	r3, [pc, #292]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eee:	69db      	ldr	r3, [r3, #28]
 8004ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ef4:	60bb      	str	r3, [r7, #8]
 8004ef6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004efc:	4b46      	ldr	r3, [pc, #280]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d118      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f08:	4b43      	ldr	r3, [pc, #268]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a42      	ldr	r2, [pc, #264]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f14:	f7fd fd18 	bl	8002948 <HAL_GetTick>
 8004f18:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f1a:	e008      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f1c:	f7fd fd14 	bl	8002948 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b64      	cmp	r3, #100	; 0x64
 8004f28:	d901      	bls.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e06d      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f2e:	4b3a      	ldr	r3, [pc, #232]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d0f0      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f3a:	4b36      	ldr	r3, [pc, #216]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f42:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d02e      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d027      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f58:	4b2e      	ldr	r3, [pc, #184]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f60:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f62:	4b2e      	ldr	r3, [pc, #184]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f64:	2201      	movs	r2, #1
 8004f66:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f68:	4b2c      	ldr	r3, [pc, #176]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004f6e:	4a29      	ldr	r2, [pc, #164]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d014      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f7e:	f7fd fce3 	bl	8002948 <HAL_GetTick>
 8004f82:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f84:	e00a      	b.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f86:	f7fd fcdf 	bl	8002948 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d901      	bls.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e036      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f9c:	4b1d      	ldr	r3, [pc, #116]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0ee      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fa8:	4b1a      	ldr	r3, [pc, #104]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	4917      	ldr	r1, [pc, #92]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004fba:	7dfb      	ldrb	r3, [r7, #23]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d105      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fc0:	4b14      	ldr	r3, [pc, #80]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	4a13      	ldr	r2, [pc, #76]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0302 	and.w	r3, r3, #2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d008      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fd8:	4b0e      	ldr	r3, [pc, #56]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	490b      	ldr	r1, [pc, #44]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0310 	and.w	r3, r3, #16
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d008      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ff6:	4b07      	ldr	r3, [pc, #28]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	4904      	ldr	r1, [pc, #16]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005004:	4313      	orrs	r3, r2
 8005006:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3718      	adds	r7, #24
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	40021000 	.word	0x40021000
 8005018:	40007000 	.word	0x40007000
 800501c:	42420440 	.word	0x42420440

08005020 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b088      	sub	sp, #32
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	617b      	str	r3, [r7, #20]
 800502c:	2300      	movs	r3, #0
 800502e:	61fb      	str	r3, [r7, #28]
 8005030:	2300      	movs	r3, #0
 8005032:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	60fb      	str	r3, [r7, #12]
 8005038:	2300      	movs	r3, #0
 800503a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b10      	cmp	r3, #16
 8005040:	d00a      	beq.n	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b10      	cmp	r3, #16
 8005046:	f200 808a 	bhi.w	800515e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d045      	beq.n	80050dc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b02      	cmp	r3, #2
 8005054:	d075      	beq.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005056:	e082      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005058:	4b46      	ldr	r3, [pc, #280]	; (8005174 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800505e:	4b45      	ldr	r3, [pc, #276]	; (8005174 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d07b      	beq.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	0c9b      	lsrs	r3, r3, #18
 800506e:	f003 030f 	and.w	r3, r3, #15
 8005072:	4a41      	ldr	r2, [pc, #260]	; (8005178 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005074:	5cd3      	ldrb	r3, [r2, r3]
 8005076:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d015      	beq.n	80050ae <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005082:	4b3c      	ldr	r3, [pc, #240]	; (8005174 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	0c5b      	lsrs	r3, r3, #17
 8005088:	f003 0301 	and.w	r3, r3, #1
 800508c:	4a3b      	ldr	r2, [pc, #236]	; (800517c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800508e:	5cd3      	ldrb	r3, [r2, r3]
 8005090:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00d      	beq.n	80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800509c:	4a38      	ldr	r2, [pc, #224]	; (8005180 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	fb02 f303 	mul.w	r3, r2, r3
 80050aa:	61fb      	str	r3, [r7, #28]
 80050ac:	e004      	b.n	80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	4a34      	ldr	r2, [pc, #208]	; (8005184 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80050b2:	fb02 f303 	mul.w	r3, r2, r3
 80050b6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80050b8:	4b2e      	ldr	r3, [pc, #184]	; (8005174 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050c4:	d102      	bne.n	80050cc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	61bb      	str	r3, [r7, #24]
      break;
 80050ca:	e04a      	b.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	005b      	lsls	r3, r3, #1
 80050d0:	4a2d      	ldr	r2, [pc, #180]	; (8005188 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80050d2:	fba2 2303 	umull	r2, r3, r2, r3
 80050d6:	085b      	lsrs	r3, r3, #1
 80050d8:	61bb      	str	r3, [r7, #24]
      break;
 80050da:	e042      	b.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80050dc:	4b25      	ldr	r3, [pc, #148]	; (8005174 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050ec:	d108      	bne.n	8005100 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f003 0302 	and.w	r3, r3, #2
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d003      	beq.n	8005100 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80050f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050fc:	61bb      	str	r3, [r7, #24]
 80050fe:	e01f      	b.n	8005140 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005106:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800510a:	d109      	bne.n	8005120 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800510c:	4b19      	ldr	r3, [pc, #100]	; (8005174 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800510e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d003      	beq.n	8005120 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005118:	f649 4340 	movw	r3, #40000	; 0x9c40
 800511c:	61bb      	str	r3, [r7, #24]
 800511e:	e00f      	b.n	8005140 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005126:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800512a:	d11c      	bne.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800512c:	4b11      	ldr	r3, [pc, #68]	; (8005174 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d016      	beq.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005138:	f24f 4324 	movw	r3, #62500	; 0xf424
 800513c:	61bb      	str	r3, [r7, #24]
      break;
 800513e:	e012      	b.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005140:	e011      	b.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005142:	f7ff fe85 	bl	8004e50 <HAL_RCC_GetPCLK2Freq>
 8005146:	4602      	mov	r2, r0
 8005148:	4b0a      	ldr	r3, [pc, #40]	; (8005174 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	0b9b      	lsrs	r3, r3, #14
 800514e:	f003 0303 	and.w	r3, r3, #3
 8005152:	3301      	adds	r3, #1
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	fbb2 f3f3 	udiv	r3, r2, r3
 800515a:	61bb      	str	r3, [r7, #24]
      break;
 800515c:	e004      	b.n	8005168 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800515e:	bf00      	nop
 8005160:	e002      	b.n	8005168 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005162:	bf00      	nop
 8005164:	e000      	b.n	8005168 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005166:	bf00      	nop
    }
  }
  return (frequency);
 8005168:	69bb      	ldr	r3, [r7, #24]
}
 800516a:	4618      	mov	r0, r3
 800516c:	3720      	adds	r7, #32
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	40021000 	.word	0x40021000
 8005178:	080092d4 	.word	0x080092d4
 800517c:	080092e4 	.word	0x080092e4
 8005180:	007a1200 	.word	0x007a1200
 8005184:	003d0900 	.word	0x003d0900
 8005188:	aaaaaaab 	.word	0xaaaaaaab

0800518c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d101      	bne.n	800519e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e041      	b.n	8005222 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d106      	bne.n	80051b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f7fd f9d6 	bl	8002564 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	3304      	adds	r3, #4
 80051c8:	4619      	mov	r1, r3
 80051ca:	4610      	mov	r0, r2
 80051cc:	f000 f940 	bl	8005450 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
	...

0800522c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800523a:	b2db      	uxtb	r3, r3
 800523c:	2b01      	cmp	r3, #1
 800523e:	d001      	beq.n	8005244 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e032      	b.n	80052aa <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2202      	movs	r2, #2
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a18      	ldr	r2, [pc, #96]	; (80052b4 <HAL_TIM_Base_Start+0x88>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d00e      	beq.n	8005274 <HAL_TIM_Base_Start+0x48>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800525e:	d009      	beq.n	8005274 <HAL_TIM_Base_Start+0x48>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a14      	ldr	r2, [pc, #80]	; (80052b8 <HAL_TIM_Base_Start+0x8c>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d004      	beq.n	8005274 <HAL_TIM_Base_Start+0x48>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a13      	ldr	r2, [pc, #76]	; (80052bc <HAL_TIM_Base_Start+0x90>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d111      	bne.n	8005298 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 0307 	and.w	r3, r3, #7
 800527e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2b06      	cmp	r3, #6
 8005284:	d010      	beq.n	80052a8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f042 0201 	orr.w	r2, r2, #1
 8005294:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005296:	e007      	b.n	80052a8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f042 0201 	orr.w	r2, r2, #1
 80052a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3714      	adds	r7, #20
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bc80      	pop	{r7}
 80052b2:	4770      	bx	lr
 80052b4:	40012c00 	.word	0x40012c00
 80052b8:	40000400 	.word	0x40000400
 80052bc:	40000800 	.word	0x40000800

080052c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052ca:	2300      	movs	r3, #0
 80052cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d101      	bne.n	80052dc <HAL_TIM_ConfigClockSource+0x1c>
 80052d8:	2302      	movs	r3, #2
 80052da:	e0b4      	b.n	8005446 <HAL_TIM_ConfigClockSource+0x186>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2202      	movs	r2, #2
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005302:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005314:	d03e      	beq.n	8005394 <HAL_TIM_ConfigClockSource+0xd4>
 8005316:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800531a:	f200 8087 	bhi.w	800542c <HAL_TIM_ConfigClockSource+0x16c>
 800531e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005322:	f000 8086 	beq.w	8005432 <HAL_TIM_ConfigClockSource+0x172>
 8005326:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800532a:	d87f      	bhi.n	800542c <HAL_TIM_ConfigClockSource+0x16c>
 800532c:	2b70      	cmp	r3, #112	; 0x70
 800532e:	d01a      	beq.n	8005366 <HAL_TIM_ConfigClockSource+0xa6>
 8005330:	2b70      	cmp	r3, #112	; 0x70
 8005332:	d87b      	bhi.n	800542c <HAL_TIM_ConfigClockSource+0x16c>
 8005334:	2b60      	cmp	r3, #96	; 0x60
 8005336:	d050      	beq.n	80053da <HAL_TIM_ConfigClockSource+0x11a>
 8005338:	2b60      	cmp	r3, #96	; 0x60
 800533a:	d877      	bhi.n	800542c <HAL_TIM_ConfigClockSource+0x16c>
 800533c:	2b50      	cmp	r3, #80	; 0x50
 800533e:	d03c      	beq.n	80053ba <HAL_TIM_ConfigClockSource+0xfa>
 8005340:	2b50      	cmp	r3, #80	; 0x50
 8005342:	d873      	bhi.n	800542c <HAL_TIM_ConfigClockSource+0x16c>
 8005344:	2b40      	cmp	r3, #64	; 0x40
 8005346:	d058      	beq.n	80053fa <HAL_TIM_ConfigClockSource+0x13a>
 8005348:	2b40      	cmp	r3, #64	; 0x40
 800534a:	d86f      	bhi.n	800542c <HAL_TIM_ConfigClockSource+0x16c>
 800534c:	2b30      	cmp	r3, #48	; 0x30
 800534e:	d064      	beq.n	800541a <HAL_TIM_ConfigClockSource+0x15a>
 8005350:	2b30      	cmp	r3, #48	; 0x30
 8005352:	d86b      	bhi.n	800542c <HAL_TIM_ConfigClockSource+0x16c>
 8005354:	2b20      	cmp	r3, #32
 8005356:	d060      	beq.n	800541a <HAL_TIM_ConfigClockSource+0x15a>
 8005358:	2b20      	cmp	r3, #32
 800535a:	d867      	bhi.n	800542c <HAL_TIM_ConfigClockSource+0x16c>
 800535c:	2b00      	cmp	r3, #0
 800535e:	d05c      	beq.n	800541a <HAL_TIM_ConfigClockSource+0x15a>
 8005360:	2b10      	cmp	r3, #16
 8005362:	d05a      	beq.n	800541a <HAL_TIM_ConfigClockSource+0x15a>
 8005364:	e062      	b.n	800542c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6818      	ldr	r0, [r3, #0]
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	6899      	ldr	r1, [r3, #8]
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	685a      	ldr	r2, [r3, #4]
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	f000 f944 	bl	8005602 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005388:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	609a      	str	r2, [r3, #8]
      break;
 8005392:	e04f      	b.n	8005434 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6818      	ldr	r0, [r3, #0]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	6899      	ldr	r1, [r3, #8]
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685a      	ldr	r2, [r3, #4]
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f000 f92d 	bl	8005602 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689a      	ldr	r2, [r3, #8]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053b6:	609a      	str	r2, [r3, #8]
      break;
 80053b8:	e03c      	b.n	8005434 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6818      	ldr	r0, [r3, #0]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	6859      	ldr	r1, [r3, #4]
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	461a      	mov	r2, r3
 80053c8:	f000 f8a4 	bl	8005514 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2150      	movs	r1, #80	; 0x50
 80053d2:	4618      	mov	r0, r3
 80053d4:	f000 f8fb 	bl	80055ce <TIM_ITRx_SetConfig>
      break;
 80053d8:	e02c      	b.n	8005434 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6818      	ldr	r0, [r3, #0]
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	6859      	ldr	r1, [r3, #4]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	461a      	mov	r2, r3
 80053e8:	f000 f8c2 	bl	8005570 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2160      	movs	r1, #96	; 0x60
 80053f2:	4618      	mov	r0, r3
 80053f4:	f000 f8eb 	bl	80055ce <TIM_ITRx_SetConfig>
      break;
 80053f8:	e01c      	b.n	8005434 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6818      	ldr	r0, [r3, #0]
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	6859      	ldr	r1, [r3, #4]
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	461a      	mov	r2, r3
 8005408:	f000 f884 	bl	8005514 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2140      	movs	r1, #64	; 0x40
 8005412:	4618      	mov	r0, r3
 8005414:	f000 f8db 	bl	80055ce <TIM_ITRx_SetConfig>
      break;
 8005418:	e00c      	b.n	8005434 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4619      	mov	r1, r3
 8005424:	4610      	mov	r0, r2
 8005426:	f000 f8d2 	bl	80055ce <TIM_ITRx_SetConfig>
      break;
 800542a:	e003      	b.n	8005434 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	73fb      	strb	r3, [r7, #15]
      break;
 8005430:	e000      	b.n	8005434 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005432:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005444:	7bfb      	ldrb	r3, [r7, #15]
}
 8005446:	4618      	mov	r0, r3
 8005448:	3710      	adds	r7, #16
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
	...

08005450 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a29      	ldr	r2, [pc, #164]	; (8005508 <TIM_Base_SetConfig+0xb8>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d00b      	beq.n	8005480 <TIM_Base_SetConfig+0x30>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800546e:	d007      	beq.n	8005480 <TIM_Base_SetConfig+0x30>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a26      	ldr	r2, [pc, #152]	; (800550c <TIM_Base_SetConfig+0xbc>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d003      	beq.n	8005480 <TIM_Base_SetConfig+0x30>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a25      	ldr	r2, [pc, #148]	; (8005510 <TIM_Base_SetConfig+0xc0>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d108      	bne.n	8005492 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005486:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	4313      	orrs	r3, r2
 8005490:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a1c      	ldr	r2, [pc, #112]	; (8005508 <TIM_Base_SetConfig+0xb8>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d00b      	beq.n	80054b2 <TIM_Base_SetConfig+0x62>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054a0:	d007      	beq.n	80054b2 <TIM_Base_SetConfig+0x62>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a19      	ldr	r2, [pc, #100]	; (800550c <TIM_Base_SetConfig+0xbc>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d003      	beq.n	80054b2 <TIM_Base_SetConfig+0x62>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a18      	ldr	r2, [pc, #96]	; (8005510 <TIM_Base_SetConfig+0xc0>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d108      	bne.n	80054c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	689a      	ldr	r2, [r3, #8]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a07      	ldr	r2, [pc, #28]	; (8005508 <TIM_Base_SetConfig+0xb8>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d103      	bne.n	80054f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	691a      	ldr	r2, [r3, #16]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	615a      	str	r2, [r3, #20]
}
 80054fe:	bf00      	nop
 8005500:	3714      	adds	r7, #20
 8005502:	46bd      	mov	sp, r7
 8005504:	bc80      	pop	{r7}
 8005506:	4770      	bx	lr
 8005508:	40012c00 	.word	0x40012c00
 800550c:	40000400 	.word	0x40000400
 8005510:	40000800 	.word	0x40000800

08005514 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005514:	b480      	push	{r7}
 8005516:	b087      	sub	sp, #28
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6a1b      	ldr	r3, [r3, #32]
 8005524:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6a1b      	ldr	r3, [r3, #32]
 800552a:	f023 0201 	bic.w	r2, r3, #1
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800553e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	011b      	lsls	r3, r3, #4
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	4313      	orrs	r3, r2
 8005548:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	f023 030a 	bic.w	r3, r3, #10
 8005550:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005552:	697a      	ldr	r2, [r7, #20]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	4313      	orrs	r3, r2
 8005558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	697a      	ldr	r2, [r7, #20]
 8005564:	621a      	str	r2, [r3, #32]
}
 8005566:	bf00      	nop
 8005568:	371c      	adds	r7, #28
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr

08005570 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005570:	b480      	push	{r7}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6a1b      	ldr	r3, [r3, #32]
 8005580:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	f023 0210 	bic.w	r2, r3, #16
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800559a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	031b      	lsls	r3, r3, #12
 80055a0:	693a      	ldr	r2, [r7, #16]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	011b      	lsls	r3, r3, #4
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	693a      	ldr	r2, [r7, #16]
 80055bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	621a      	str	r2, [r3, #32]
}
 80055c4:	bf00      	nop
 80055c6:	371c      	adds	r7, #28
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bc80      	pop	{r7}
 80055cc:	4770      	bx	lr

080055ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055ce:	b480      	push	{r7}
 80055d0:	b085      	sub	sp, #20
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
 80055d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055e6:	683a      	ldr	r2, [r7, #0]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	f043 0307 	orr.w	r3, r3, #7
 80055f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	609a      	str	r2, [r3, #8]
}
 80055f8:	bf00      	nop
 80055fa:	3714      	adds	r7, #20
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr

08005602 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005602:	b480      	push	{r7}
 8005604:	b087      	sub	sp, #28
 8005606:	af00      	add	r7, sp, #0
 8005608:	60f8      	str	r0, [r7, #12]
 800560a:	60b9      	str	r1, [r7, #8]
 800560c:	607a      	str	r2, [r7, #4]
 800560e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800561c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	021a      	lsls	r2, r3, #8
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	431a      	orrs	r2, r3
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	4313      	orrs	r3, r2
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	4313      	orrs	r3, r2
 800562e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	609a      	str	r2, [r3, #8]
}
 8005636:	bf00      	nop
 8005638:	371c      	adds	r7, #28
 800563a:	46bd      	mov	sp, r7
 800563c:	bc80      	pop	{r7}
 800563e:	4770      	bx	lr

08005640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005650:	2b01      	cmp	r3, #1
 8005652:	d101      	bne.n	8005658 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005654:	2302      	movs	r3, #2
 8005656:	e046      	b.n	80056e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2202      	movs	r2, #2
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	4313      	orrs	r3, r2
 8005688:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a16      	ldr	r2, [pc, #88]	; (80056f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d00e      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056a4:	d009      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a12      	ldr	r2, [pc, #72]	; (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d004      	beq.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a10      	ldr	r2, [pc, #64]	; (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d10c      	bne.n	80056d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bc80      	pop	{r7}
 80056ee:	4770      	bx	lr
 80056f0:	40012c00 	.word	0x40012c00
 80056f4:	40000400 	.word	0x40000400
 80056f8:	40000800 	.word	0x40000800

080056fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e042      	b.n	8005794 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d106      	bne.n	8005728 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f7fc ff3c 	bl	80025a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2224      	movs	r2, #36	; 0x24
 800572c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68da      	ldr	r2, [r3, #12]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800573e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f000 fdfb 	bl	800633c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	691a      	ldr	r2, [r3, #16]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005754:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	695a      	ldr	r2, [r3, #20]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005764:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68da      	ldr	r2, [r3, #12]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005774:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2220      	movs	r2, #32
 8005780:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2220      	movs	r2, #32
 8005788:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3708      	adds	r7, #8
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b08a      	sub	sp, #40	; 0x28
 80057a0:	af02      	add	r7, sp, #8
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	603b      	str	r3, [r7, #0]
 80057a8:	4613      	mov	r3, r2
 80057aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b20      	cmp	r3, #32
 80057ba:	d16d      	bne.n	8005898 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d002      	beq.n	80057c8 <HAL_UART_Transmit+0x2c>
 80057c2:	88fb      	ldrh	r3, [r7, #6]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d101      	bne.n	80057cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e066      	b.n	800589a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2221      	movs	r2, #33	; 0x21
 80057d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057da:	f7fd f8b5 	bl	8002948 <HAL_GetTick>
 80057de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	88fa      	ldrh	r2, [r7, #6]
 80057e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	88fa      	ldrh	r2, [r7, #6]
 80057ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057f4:	d108      	bne.n	8005808 <HAL_UART_Transmit+0x6c>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d104      	bne.n	8005808 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80057fe:	2300      	movs	r3, #0
 8005800:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	61bb      	str	r3, [r7, #24]
 8005806:	e003      	b.n	8005810 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800580c:	2300      	movs	r3, #0
 800580e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005810:	e02a      	b.n	8005868 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	2200      	movs	r2, #0
 800581a:	2180      	movs	r1, #128	; 0x80
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 fb4a 	bl	8005eb6 <UART_WaitOnFlagUntilTimeout>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e036      	b.n	800589a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10b      	bne.n	800584a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	881b      	ldrh	r3, [r3, #0]
 8005836:	461a      	mov	r2, r3
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005840:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	3302      	adds	r3, #2
 8005846:	61bb      	str	r3, [r7, #24]
 8005848:	e007      	b.n	800585a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	781a      	ldrb	r2, [r3, #0]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	3301      	adds	r3, #1
 8005858:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800585e:	b29b      	uxth	r3, r3
 8005860:	3b01      	subs	r3, #1
 8005862:	b29a      	uxth	r2, r3
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800586c:	b29b      	uxth	r3, r3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1cf      	bne.n	8005812 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	2200      	movs	r2, #0
 800587a:	2140      	movs	r1, #64	; 0x40
 800587c:	68f8      	ldr	r0, [r7, #12]
 800587e:	f000 fb1a 	bl	8005eb6 <UART_WaitOnFlagUntilTimeout>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e006      	b.n	800589a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005894:	2300      	movs	r3, #0
 8005896:	e000      	b.n	800589a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005898:	2302      	movs	r3, #2
  }
}
 800589a:	4618      	mov	r0, r3
 800589c:	3720      	adds	r7, #32
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b08c      	sub	sp, #48	; 0x30
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	60f8      	str	r0, [r7, #12]
 80058aa:	60b9      	str	r1, [r7, #8]
 80058ac:	4613      	mov	r3, r2
 80058ae:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	2b20      	cmp	r3, #32
 80058ba:	d14a      	bne.n	8005952 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d002      	beq.n	80058c8 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80058c2:	88fb      	ldrh	r3, [r7, #6]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d101      	bne.n	80058cc <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e043      	b.n	8005954 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2201      	movs	r2, #1
 80058d0:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80058d8:	88fb      	ldrh	r3, [r7, #6]
 80058da:	461a      	mov	r2, r3
 80058dc:	68b9      	ldr	r1, [r7, #8]
 80058de:	68f8      	ldr	r0, [r7, #12]
 80058e0:	f000 fb57 	bl	8005f92 <UART_Start_Receive_IT>
 80058e4:	4603      	mov	r3, r0
 80058e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80058ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d12c      	bne.n	800594c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d125      	bne.n	8005946 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058fa:	2300      	movs	r3, #0
 80058fc:	613b      	str	r3, [r7, #16]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	613b      	str	r3, [r7, #16]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	613b      	str	r3, [r7, #16]
 800590e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	330c      	adds	r3, #12
 8005916:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	e853 3f00 	ldrex	r3, [r3]
 800591e:	617b      	str	r3, [r7, #20]
   return(result);
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	f043 0310 	orr.w	r3, r3, #16
 8005926:	62bb      	str	r3, [r7, #40]	; 0x28
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	330c      	adds	r3, #12
 800592e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005930:	627a      	str	r2, [r7, #36]	; 0x24
 8005932:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005934:	6a39      	ldr	r1, [r7, #32]
 8005936:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005938:	e841 2300 	strex	r3, r2, [r1]
 800593c:	61fb      	str	r3, [r7, #28]
   return(result);
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1e5      	bne.n	8005910 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8005944:	e002      	b.n	800594c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800594c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005950:	e000      	b.n	8005954 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005952:	2302      	movs	r3, #2
  }
}
 8005954:	4618      	mov	r0, r3
 8005956:	3730      	adds	r7, #48	; 0x30
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b0ba      	sub	sp, #232	; 0xe8
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005982:	2300      	movs	r3, #0
 8005984:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005988:	2300      	movs	r3, #0
 800598a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800598e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005992:	f003 030f 	and.w	r3, r3, #15
 8005996:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800599a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10f      	bne.n	80059c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059a6:	f003 0320 	and.w	r3, r3, #32
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d009      	beq.n	80059c2 <HAL_UART_IRQHandler+0x66>
 80059ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059b2:	f003 0320 	and.w	r3, r3, #32
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d003      	beq.n	80059c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 fbff 	bl	80061be <UART_Receive_IT>
      return;
 80059c0:	e25b      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80059c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 80de 	beq.w	8005b88 <HAL_UART_IRQHandler+0x22c>
 80059cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059d0:	f003 0301 	and.w	r3, r3, #1
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d106      	bne.n	80059e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f000 80d1 	beq.w	8005b88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00b      	beq.n	8005a0a <HAL_UART_IRQHandler+0xae>
 80059f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d005      	beq.n	8005a0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a02:	f043 0201 	orr.w	r2, r3, #1
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a0e:	f003 0304 	and.w	r3, r3, #4
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00b      	beq.n	8005a2e <HAL_UART_IRQHandler+0xd2>
 8005a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d005      	beq.n	8005a2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a26:	f043 0202 	orr.w	r2, r3, #2
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00b      	beq.n	8005a52 <HAL_UART_IRQHandler+0xf6>
 8005a3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d005      	beq.n	8005a52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a4a:	f043 0204 	orr.w	r2, r3, #4
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a56:	f003 0308 	and.w	r3, r3, #8
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d011      	beq.n	8005a82 <HAL_UART_IRQHandler+0x126>
 8005a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a62:	f003 0320 	and.w	r3, r3, #32
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d105      	bne.n	8005a76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a6e:	f003 0301 	and.w	r3, r3, #1
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d005      	beq.n	8005a82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a7a:	f043 0208 	orr.w	r2, r3, #8
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f000 81f2 	beq.w	8005e70 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a90:	f003 0320 	and.w	r3, r3, #32
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d008      	beq.n	8005aaa <HAL_UART_IRQHandler+0x14e>
 8005a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a9c:	f003 0320 	and.w	r3, r3, #32
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d002      	beq.n	8005aaa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 fb8a 	bl	80061be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	bf14      	ite	ne
 8005ab8:	2301      	movne	r3, #1
 8005aba:	2300      	moveq	r3, #0
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac6:	f003 0308 	and.w	r3, r3, #8
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d103      	bne.n	8005ad6 <HAL_UART_IRQHandler+0x17a>
 8005ace:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d04f      	beq.n	8005b76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 fa94 	bl	8006004 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d041      	beq.n	8005b6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3314      	adds	r3, #20
 8005af0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005af8:	e853 3f00 	ldrex	r3, [r3]
 8005afc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005b00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005b04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	3314      	adds	r3, #20
 8005b12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005b16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005b1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005b22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b26:	e841 2300 	strex	r3, r2, [r1]
 8005b2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005b2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1d9      	bne.n	8005aea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d013      	beq.n	8005b66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b42:	4a7e      	ldr	r2, [pc, #504]	; (8005d3c <HAL_UART_IRQHandler+0x3e0>)
 8005b44:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f7fd fda8 	bl	80036a0 <HAL_DMA_Abort_IT>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d016      	beq.n	8005b84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005b60:	4610      	mov	r0, r2
 8005b62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b64:	e00e      	b.n	8005b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 f99c 	bl	8005ea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b6c:	e00a      	b.n	8005b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f998 	bl	8005ea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b74:	e006      	b.n	8005b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f994 	bl	8005ea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005b82:	e175      	b.n	8005e70 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b84:	bf00      	nop
    return;
 8005b86:	e173      	b.n	8005e70 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	f040 814f 	bne.w	8005e30 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b96:	f003 0310 	and.w	r3, r3, #16
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f000 8148 	beq.w	8005e30 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ba4:	f003 0310 	and.w	r3, r3, #16
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 8141 	beq.w	8005e30 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bae:	2300      	movs	r3, #0
 8005bb0:	60bb      	str	r3, [r7, #8]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	60bb      	str	r3, [r7, #8]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	60bb      	str	r3, [r7, #8]
 8005bc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f000 80b6 	beq.w	8005d40 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005be0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 8145 	beq.w	8005e74 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005bee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	f080 813e 	bcs.w	8005e74 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bfe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	2b20      	cmp	r3, #32
 8005c08:	f000 8088 	beq.w	8005d1c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	330c      	adds	r3, #12
 8005c12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c16:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005c1a:	e853 3f00 	ldrex	r3, [r3]
 8005c1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005c22:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c2a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	330c      	adds	r3, #12
 8005c34:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005c38:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c3c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c40:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005c44:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005c48:	e841 2300 	strex	r3, r2, [r1]
 8005c4c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005c50:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1d9      	bne.n	8005c0c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	3314      	adds	r3, #20
 8005c5e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c62:	e853 3f00 	ldrex	r3, [r3]
 8005c66:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005c68:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c6a:	f023 0301 	bic.w	r3, r3, #1
 8005c6e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	3314      	adds	r3, #20
 8005c78:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005c7c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005c80:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c82:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005c84:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c88:	e841 2300 	strex	r3, r2, [r1]
 8005c8c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005c8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1e1      	bne.n	8005c58 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	3314      	adds	r3, #20
 8005c9a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c9e:	e853 3f00 	ldrex	r3, [r3]
 8005ca2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005ca4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ca6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005caa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	3314      	adds	r3, #20
 8005cb4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005cb8:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005cba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cbc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005cbe:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005cc0:	e841 2300 	strex	r3, r2, [r1]
 8005cc4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005cc6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d1e3      	bne.n	8005c94 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2220      	movs	r2, #32
 8005cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	330c      	adds	r3, #12
 8005ce0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ce4:	e853 3f00 	ldrex	r3, [r3]
 8005ce8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005cea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cec:	f023 0310 	bic.w	r3, r3, #16
 8005cf0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	330c      	adds	r3, #12
 8005cfa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005cfe:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d00:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d02:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d06:	e841 2300 	strex	r3, r2, [r1]
 8005d0a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1e3      	bne.n	8005cda <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7fd fc86 	bl	8003628 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	4619      	mov	r1, r3
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f7fb fde4 	bl	8001900 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d38:	e09c      	b.n	8005e74 <HAL_UART_IRQHandler+0x518>
 8005d3a:	bf00      	nop
 8005d3c:	080060c9 	.word	0x080060c9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f000 808e 	beq.w	8005e78 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005d5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f000 8089 	beq.w	8005e78 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	330c      	adds	r3, #12
 8005d6c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d70:	e853 3f00 	ldrex	r3, [r3]
 8005d74:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d7c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	330c      	adds	r3, #12
 8005d86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005d8a:	647a      	str	r2, [r7, #68]	; 0x44
 8005d8c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d92:	e841 2300 	strex	r3, r2, [r1]
 8005d96:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1e3      	bne.n	8005d66 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	3314      	adds	r3, #20
 8005da4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da8:	e853 3f00 	ldrex	r3, [r3]
 8005dac:	623b      	str	r3, [r7, #32]
   return(result);
 8005dae:	6a3b      	ldr	r3, [r7, #32]
 8005db0:	f023 0301 	bic.w	r3, r3, #1
 8005db4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3314      	adds	r3, #20
 8005dbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005dc2:	633a      	str	r2, [r7, #48]	; 0x30
 8005dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005dc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dca:	e841 2300 	strex	r3, r2, [r1]
 8005dce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1e3      	bne.n	8005d9e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2220      	movs	r2, #32
 8005dda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	330c      	adds	r3, #12
 8005dea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	e853 3f00 	ldrex	r3, [r3]
 8005df2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0310 	bic.w	r3, r3, #16
 8005dfa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	330c      	adds	r3, #12
 8005e04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005e08:	61fa      	str	r2, [r7, #28]
 8005e0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0c:	69b9      	ldr	r1, [r7, #24]
 8005e0e:	69fa      	ldr	r2, [r7, #28]
 8005e10:	e841 2300 	strex	r3, r2, [r1]
 8005e14:	617b      	str	r3, [r7, #20]
   return(result);
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1e3      	bne.n	8005de4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e26:	4619      	mov	r1, r3
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f7fb fd69 	bl	8001900 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e2e:	e023      	b.n	8005e78 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d009      	beq.n	8005e50 <HAL_UART_IRQHandler+0x4f4>
 8005e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f951 	bl	80060f0 <UART_Transmit_IT>
    return;
 8005e4e:	e014      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d00e      	beq.n	8005e7a <HAL_UART_IRQHandler+0x51e>
 8005e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d008      	beq.n	8005e7a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 f990 	bl	800618e <UART_EndTransmit_IT>
    return;
 8005e6e:	e004      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
    return;
 8005e70:	bf00      	nop
 8005e72:	e002      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
      return;
 8005e74:	bf00      	nop
 8005e76:	e000      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
      return;
 8005e78:	bf00      	nop
  }
}
 8005e7a:	37e8      	adds	r7, #232	; 0xe8
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr

08005e92 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e92:	b480      	push	{r7}
 8005e94:	b083      	sub	sp, #12
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005e9a:	bf00      	nop
 8005e9c:	370c      	adds	r7, #12
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bc80      	pop	{r7}
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005eac:	bf00      	nop
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bc80      	pop	{r7}
 8005eb4:	4770      	bx	lr

08005eb6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b090      	sub	sp, #64	; 0x40
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	60f8      	str	r0, [r7, #12]
 8005ebe:	60b9      	str	r1, [r7, #8]
 8005ec0:	603b      	str	r3, [r7, #0]
 8005ec2:	4613      	mov	r3, r2
 8005ec4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ec6:	e050      	b.n	8005f6a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ec8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ece:	d04c      	beq.n	8005f6a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ed0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d007      	beq.n	8005ee6 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ed6:	f7fc fd37 	bl	8002948 <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d241      	bcs.n	8005f6a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	330c      	adds	r3, #12
 8005eec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ef0:	e853 3f00 	ldrex	r3, [r3]
 8005ef4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005efc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	330c      	adds	r3, #12
 8005f04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f06:	637a      	str	r2, [r7, #52]	; 0x34
 8005f08:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f0e:	e841 2300 	strex	r3, r2, [r1]
 8005f12:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1e5      	bne.n	8005ee6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3314      	adds	r3, #20
 8005f20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	e853 3f00 	ldrex	r3, [r3]
 8005f28:	613b      	str	r3, [r7, #16]
   return(result);
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f023 0301 	bic.w	r3, r3, #1
 8005f30:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	3314      	adds	r3, #20
 8005f38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f3a:	623a      	str	r2, [r7, #32]
 8005f3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3e:	69f9      	ldr	r1, [r7, #28]
 8005f40:	6a3a      	ldr	r2, [r7, #32]
 8005f42:	e841 2300 	strex	r3, r2, [r1]
 8005f46:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d1e5      	bne.n	8005f1a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2220      	movs	r2, #32
 8005f52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2220      	movs	r2, #32
 8005f5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e00f      	b.n	8005f8a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	4013      	ands	r3, r2
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	bf0c      	ite	eq
 8005f7a:	2301      	moveq	r3, #1
 8005f7c:	2300      	movne	r3, #0
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	79fb      	ldrb	r3, [r7, #7]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d09f      	beq.n	8005ec8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3740      	adds	r7, #64	; 0x40
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f92:	b480      	push	{r7}
 8005f94:	b085      	sub	sp, #20
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	60f8      	str	r0, [r7, #12]
 8005f9a:	60b9      	str	r1, [r7, #8]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	88fa      	ldrh	r2, [r7, #6]
 8005faa:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	88fa      	ldrh	r2, [r7, #6]
 8005fb0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2222      	movs	r2, #34	; 0x22
 8005fbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d007      	beq.n	8005fd8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	68da      	ldr	r2, [r3, #12]
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fd6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	695a      	ldr	r2, [r3, #20]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f042 0201 	orr.w	r2, r2, #1
 8005fe6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f042 0220 	orr.w	r2, r2, #32
 8005ff6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3714      	adds	r7, #20
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bc80      	pop	{r7}
 8006002:	4770      	bx	lr

08006004 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006004:	b480      	push	{r7}
 8006006:	b095      	sub	sp, #84	; 0x54
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	330c      	adds	r3, #12
 8006012:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006016:	e853 3f00 	ldrex	r3, [r3]
 800601a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800601c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800601e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006022:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	330c      	adds	r3, #12
 800602a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800602c:	643a      	str	r2, [r7, #64]	; 0x40
 800602e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006030:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006032:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006034:	e841 2300 	strex	r3, r2, [r1]
 8006038:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800603a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800603c:	2b00      	cmp	r3, #0
 800603e:	d1e5      	bne.n	800600c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	3314      	adds	r3, #20
 8006046:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	6a3b      	ldr	r3, [r7, #32]
 800604a:	e853 3f00 	ldrex	r3, [r3]
 800604e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	f023 0301 	bic.w	r3, r3, #1
 8006056:	64bb      	str	r3, [r7, #72]	; 0x48
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	3314      	adds	r3, #20
 800605e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006060:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006062:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006064:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006066:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006068:	e841 2300 	strex	r3, r2, [r1]
 800606c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800606e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e5      	bne.n	8006040 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006078:	2b01      	cmp	r3, #1
 800607a:	d119      	bne.n	80060b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	330c      	adds	r3, #12
 8006082:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	e853 3f00 	ldrex	r3, [r3]
 800608a:	60bb      	str	r3, [r7, #8]
   return(result);
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	f023 0310 	bic.w	r3, r3, #16
 8006092:	647b      	str	r3, [r7, #68]	; 0x44
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	330c      	adds	r3, #12
 800609a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800609c:	61ba      	str	r2, [r7, #24]
 800609e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a0:	6979      	ldr	r1, [r7, #20]
 80060a2:	69ba      	ldr	r2, [r7, #24]
 80060a4:	e841 2300 	strex	r3, r2, [r1]
 80060a8:	613b      	str	r3, [r7, #16]
   return(result);
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d1e5      	bne.n	800607c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2220      	movs	r2, #32
 80060b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80060be:	bf00      	nop
 80060c0:	3754      	adds	r7, #84	; 0x54
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bc80      	pop	{r7}
 80060c6:	4770      	bx	lr

080060c8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f7ff fede 	bl	8005ea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060e8:	bf00      	nop
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	2b21      	cmp	r3, #33	; 0x21
 8006102:	d13e      	bne.n	8006182 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800610c:	d114      	bne.n	8006138 <UART_Transmit_IT+0x48>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d110      	bne.n	8006138 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	881b      	ldrh	r3, [r3, #0]
 8006120:	461a      	mov	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800612a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	1c9a      	adds	r2, r3, #2
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	621a      	str	r2, [r3, #32]
 8006136:	e008      	b.n	800614a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a1b      	ldr	r3, [r3, #32]
 800613c:	1c59      	adds	r1, r3, #1
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	6211      	str	r1, [r2, #32]
 8006142:	781a      	ldrb	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800614e:	b29b      	uxth	r3, r3
 8006150:	3b01      	subs	r3, #1
 8006152:	b29b      	uxth	r3, r3
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	4619      	mov	r1, r3
 8006158:	84d1      	strh	r1, [r2, #38]	; 0x26
 800615a:	2b00      	cmp	r3, #0
 800615c:	d10f      	bne.n	800617e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68da      	ldr	r2, [r3, #12]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800616c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68da      	ldr	r2, [r3, #12]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800617c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800617e:	2300      	movs	r3, #0
 8006180:	e000      	b.n	8006184 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006182:	2302      	movs	r3, #2
  }
}
 8006184:	4618      	mov	r0, r3
 8006186:	3714      	adds	r7, #20
 8006188:	46bd      	mov	sp, r7
 800618a:	bc80      	pop	{r7}
 800618c:	4770      	bx	lr

0800618e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800618e:	b580      	push	{r7, lr}
 8006190:	b082      	sub	sp, #8
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68da      	ldr	r2, [r3, #12]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f7ff fe66 	bl	8005e80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b08c      	sub	sp, #48	; 0x30
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b22      	cmp	r3, #34	; 0x22
 80061d0:	f040 80ae 	bne.w	8006330 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061dc:	d117      	bne.n	800620e <UART_Receive_IT+0x50>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d113      	bne.n	800620e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80061e6:	2300      	movs	r3, #0
 80061e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ee:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006200:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006206:	1c9a      	adds	r2, r3, #2
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	629a      	str	r2, [r3, #40]	; 0x28
 800620c:	e026      	b.n	800625c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006212:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006214:	2300      	movs	r3, #0
 8006216:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006220:	d007      	beq.n	8006232 <UART_Receive_IT+0x74>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10a      	bne.n	8006240 <UART_Receive_IT+0x82>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d106      	bne.n	8006240 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	b2da      	uxtb	r2, r3
 800623a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800623c:	701a      	strb	r2, [r3, #0]
 800623e:	e008      	b.n	8006252 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	b2db      	uxtb	r3, r3
 8006248:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800624c:	b2da      	uxtb	r2, r3
 800624e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006250:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006256:	1c5a      	adds	r2, r3, #1
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006260:	b29b      	uxth	r3, r3
 8006262:	3b01      	subs	r3, #1
 8006264:	b29b      	uxth	r3, r3
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	4619      	mov	r1, r3
 800626a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800626c:	2b00      	cmp	r3, #0
 800626e:	d15d      	bne.n	800632c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68da      	ldr	r2, [r3, #12]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 0220 	bic.w	r2, r2, #32
 800627e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68da      	ldr	r2, [r3, #12]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800628e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695a      	ldr	r2, [r3, #20]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f022 0201 	bic.w	r2, r2, #1
 800629e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d135      	bne.n	8006322 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	330c      	adds	r3, #12
 80062c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	e853 3f00 	ldrex	r3, [r3]
 80062ca:	613b      	str	r3, [r7, #16]
   return(result);
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	f023 0310 	bic.w	r3, r3, #16
 80062d2:	627b      	str	r3, [r7, #36]	; 0x24
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	330c      	adds	r3, #12
 80062da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062dc:	623a      	str	r2, [r7, #32]
 80062de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e0:	69f9      	ldr	r1, [r7, #28]
 80062e2:	6a3a      	ldr	r2, [r7, #32]
 80062e4:	e841 2300 	strex	r3, r2, [r1]
 80062e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1e5      	bne.n	80062bc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0310 	and.w	r3, r3, #16
 80062fa:	2b10      	cmp	r3, #16
 80062fc:	d10a      	bne.n	8006314 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062fe:	2300      	movs	r3, #0
 8006300:	60fb      	str	r3, [r7, #12]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	60fb      	str	r3, [r7, #12]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	60fb      	str	r3, [r7, #12]
 8006312:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006318:	4619      	mov	r1, r3
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f7fb faf0 	bl	8001900 <HAL_UARTEx_RxEventCallback>
 8006320:	e002      	b.n	8006328 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7ff fdb5 	bl	8005e92 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006328:	2300      	movs	r3, #0
 800632a:	e002      	b.n	8006332 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800632c:	2300      	movs	r3, #0
 800632e:	e000      	b.n	8006332 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006330:	2302      	movs	r3, #2
  }
}
 8006332:	4618      	mov	r0, r3
 8006334:	3730      	adds	r7, #48	; 0x30
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
	...

0800633c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	68da      	ldr	r2, [r3, #12]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	689a      	ldr	r2, [r3, #8]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	431a      	orrs	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	695b      	ldr	r3, [r3, #20]
 8006368:	4313      	orrs	r3, r2
 800636a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006376:	f023 030c 	bic.w	r3, r3, #12
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	6812      	ldr	r2, [r2, #0]
 800637e:	68b9      	ldr	r1, [r7, #8]
 8006380:	430b      	orrs	r3, r1
 8006382:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	695b      	ldr	r3, [r3, #20]
 800638a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	430a      	orrs	r2, r1
 8006398:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a2c      	ldr	r2, [pc, #176]	; (8006450 <UART_SetConfig+0x114>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d103      	bne.n	80063ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80063a4:	f7fe fd54 	bl	8004e50 <HAL_RCC_GetPCLK2Freq>
 80063a8:	60f8      	str	r0, [r7, #12]
 80063aa:	e002      	b.n	80063b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80063ac:	f7fe fd3c 	bl	8004e28 <HAL_RCC_GetPCLK1Freq>
 80063b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	4613      	mov	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	009a      	lsls	r2, r3, #2
 80063bc:	441a      	add	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c8:	4a22      	ldr	r2, [pc, #136]	; (8006454 <UART_SetConfig+0x118>)
 80063ca:	fba2 2303 	umull	r2, r3, r2, r3
 80063ce:	095b      	lsrs	r3, r3, #5
 80063d0:	0119      	lsls	r1, r3, #4
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	4613      	mov	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	4413      	add	r3, r2
 80063da:	009a      	lsls	r2, r3, #2
 80063dc:	441a      	add	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80063e8:	4b1a      	ldr	r3, [pc, #104]	; (8006454 <UART_SetConfig+0x118>)
 80063ea:	fba3 0302 	umull	r0, r3, r3, r2
 80063ee:	095b      	lsrs	r3, r3, #5
 80063f0:	2064      	movs	r0, #100	; 0x64
 80063f2:	fb00 f303 	mul.w	r3, r0, r3
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	011b      	lsls	r3, r3, #4
 80063fa:	3332      	adds	r3, #50	; 0x32
 80063fc:	4a15      	ldr	r2, [pc, #84]	; (8006454 <UART_SetConfig+0x118>)
 80063fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006402:	095b      	lsrs	r3, r3, #5
 8006404:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006408:	4419      	add	r1, r3
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	4613      	mov	r3, r2
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	4413      	add	r3, r2
 8006412:	009a      	lsls	r2, r3, #2
 8006414:	441a      	add	r2, r3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006420:	4b0c      	ldr	r3, [pc, #48]	; (8006454 <UART_SetConfig+0x118>)
 8006422:	fba3 0302 	umull	r0, r3, r3, r2
 8006426:	095b      	lsrs	r3, r3, #5
 8006428:	2064      	movs	r0, #100	; 0x64
 800642a:	fb00 f303 	mul.w	r3, r0, r3
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	011b      	lsls	r3, r3, #4
 8006432:	3332      	adds	r3, #50	; 0x32
 8006434:	4a07      	ldr	r2, [pc, #28]	; (8006454 <UART_SetConfig+0x118>)
 8006436:	fba2 2303 	umull	r2, r3, r2, r3
 800643a:	095b      	lsrs	r3, r3, #5
 800643c:	f003 020f 	and.w	r2, r3, #15
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	440a      	add	r2, r1
 8006446:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006448:	bf00      	nop
 800644a:	3710      	adds	r7, #16
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	40013800 	.word	0x40013800
 8006454:	51eb851f 	.word	0x51eb851f

08006458 <__errno>:
 8006458:	4b01      	ldr	r3, [pc, #4]	; (8006460 <__errno+0x8>)
 800645a:	6818      	ldr	r0, [r3, #0]
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	2000000c 	.word	0x2000000c

08006464 <__libc_init_array>:
 8006464:	b570      	push	{r4, r5, r6, lr}
 8006466:	2600      	movs	r6, #0
 8006468:	4d0c      	ldr	r5, [pc, #48]	; (800649c <__libc_init_array+0x38>)
 800646a:	4c0d      	ldr	r4, [pc, #52]	; (80064a0 <__libc_init_array+0x3c>)
 800646c:	1b64      	subs	r4, r4, r5
 800646e:	10a4      	asrs	r4, r4, #2
 8006470:	42a6      	cmp	r6, r4
 8006472:	d109      	bne.n	8006488 <__libc_init_array+0x24>
 8006474:	f002 feba 	bl	80091ec <_init>
 8006478:	2600      	movs	r6, #0
 800647a:	4d0a      	ldr	r5, [pc, #40]	; (80064a4 <__libc_init_array+0x40>)
 800647c:	4c0a      	ldr	r4, [pc, #40]	; (80064a8 <__libc_init_array+0x44>)
 800647e:	1b64      	subs	r4, r4, r5
 8006480:	10a4      	asrs	r4, r4, #2
 8006482:	42a6      	cmp	r6, r4
 8006484:	d105      	bne.n	8006492 <__libc_init_array+0x2e>
 8006486:	bd70      	pop	{r4, r5, r6, pc}
 8006488:	f855 3b04 	ldr.w	r3, [r5], #4
 800648c:	4798      	blx	r3
 800648e:	3601      	adds	r6, #1
 8006490:	e7ee      	b.n	8006470 <__libc_init_array+0xc>
 8006492:	f855 3b04 	ldr.w	r3, [r5], #4
 8006496:	4798      	blx	r3
 8006498:	3601      	adds	r6, #1
 800649a:	e7f2      	b.n	8006482 <__libc_init_array+0x1e>
 800649c:	080096cc 	.word	0x080096cc
 80064a0:	080096cc 	.word	0x080096cc
 80064a4:	080096cc 	.word	0x080096cc
 80064a8:	080096d0 	.word	0x080096d0

080064ac <memset>:
 80064ac:	4603      	mov	r3, r0
 80064ae:	4402      	add	r2, r0
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d100      	bne.n	80064b6 <memset+0xa>
 80064b4:	4770      	bx	lr
 80064b6:	f803 1b01 	strb.w	r1, [r3], #1
 80064ba:	e7f9      	b.n	80064b0 <memset+0x4>

080064bc <__cvt>:
 80064bc:	2b00      	cmp	r3, #0
 80064be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064c2:	461f      	mov	r7, r3
 80064c4:	bfbb      	ittet	lt
 80064c6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80064ca:	461f      	movlt	r7, r3
 80064cc:	2300      	movge	r3, #0
 80064ce:	232d      	movlt	r3, #45	; 0x2d
 80064d0:	b088      	sub	sp, #32
 80064d2:	4614      	mov	r4, r2
 80064d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064d6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80064d8:	7013      	strb	r3, [r2, #0]
 80064da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80064dc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80064e0:	f023 0820 	bic.w	r8, r3, #32
 80064e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80064e8:	d005      	beq.n	80064f6 <__cvt+0x3a>
 80064ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80064ee:	d100      	bne.n	80064f2 <__cvt+0x36>
 80064f0:	3501      	adds	r5, #1
 80064f2:	2302      	movs	r3, #2
 80064f4:	e000      	b.n	80064f8 <__cvt+0x3c>
 80064f6:	2303      	movs	r3, #3
 80064f8:	aa07      	add	r2, sp, #28
 80064fa:	9204      	str	r2, [sp, #16]
 80064fc:	aa06      	add	r2, sp, #24
 80064fe:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006502:	e9cd 3500 	strd	r3, r5, [sp]
 8006506:	4622      	mov	r2, r4
 8006508:	463b      	mov	r3, r7
 800650a:	f000 fce5 	bl	8006ed8 <_dtoa_r>
 800650e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006512:	4606      	mov	r6, r0
 8006514:	d102      	bne.n	800651c <__cvt+0x60>
 8006516:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006518:	07db      	lsls	r3, r3, #31
 800651a:	d522      	bpl.n	8006562 <__cvt+0xa6>
 800651c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006520:	eb06 0905 	add.w	r9, r6, r5
 8006524:	d110      	bne.n	8006548 <__cvt+0x8c>
 8006526:	7833      	ldrb	r3, [r6, #0]
 8006528:	2b30      	cmp	r3, #48	; 0x30
 800652a:	d10a      	bne.n	8006542 <__cvt+0x86>
 800652c:	2200      	movs	r2, #0
 800652e:	2300      	movs	r3, #0
 8006530:	4620      	mov	r0, r4
 8006532:	4639      	mov	r1, r7
 8006534:	f7fa fa42 	bl	80009bc <__aeabi_dcmpeq>
 8006538:	b918      	cbnz	r0, 8006542 <__cvt+0x86>
 800653a:	f1c5 0501 	rsb	r5, r5, #1
 800653e:	f8ca 5000 	str.w	r5, [sl]
 8006542:	f8da 3000 	ldr.w	r3, [sl]
 8006546:	4499      	add	r9, r3
 8006548:	2200      	movs	r2, #0
 800654a:	2300      	movs	r3, #0
 800654c:	4620      	mov	r0, r4
 800654e:	4639      	mov	r1, r7
 8006550:	f7fa fa34 	bl	80009bc <__aeabi_dcmpeq>
 8006554:	b108      	cbz	r0, 800655a <__cvt+0x9e>
 8006556:	f8cd 901c 	str.w	r9, [sp, #28]
 800655a:	2230      	movs	r2, #48	; 0x30
 800655c:	9b07      	ldr	r3, [sp, #28]
 800655e:	454b      	cmp	r3, r9
 8006560:	d307      	bcc.n	8006572 <__cvt+0xb6>
 8006562:	4630      	mov	r0, r6
 8006564:	9b07      	ldr	r3, [sp, #28]
 8006566:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006568:	1b9b      	subs	r3, r3, r6
 800656a:	6013      	str	r3, [r2, #0]
 800656c:	b008      	add	sp, #32
 800656e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006572:	1c59      	adds	r1, r3, #1
 8006574:	9107      	str	r1, [sp, #28]
 8006576:	701a      	strb	r2, [r3, #0]
 8006578:	e7f0      	b.n	800655c <__cvt+0xa0>

0800657a <__exponent>:
 800657a:	4603      	mov	r3, r0
 800657c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800657e:	2900      	cmp	r1, #0
 8006580:	f803 2b02 	strb.w	r2, [r3], #2
 8006584:	bfb6      	itet	lt
 8006586:	222d      	movlt	r2, #45	; 0x2d
 8006588:	222b      	movge	r2, #43	; 0x2b
 800658a:	4249      	neglt	r1, r1
 800658c:	2909      	cmp	r1, #9
 800658e:	7042      	strb	r2, [r0, #1]
 8006590:	dd2b      	ble.n	80065ea <__exponent+0x70>
 8006592:	f10d 0407 	add.w	r4, sp, #7
 8006596:	46a4      	mov	ip, r4
 8006598:	270a      	movs	r7, #10
 800659a:	fb91 f6f7 	sdiv	r6, r1, r7
 800659e:	460a      	mov	r2, r1
 80065a0:	46a6      	mov	lr, r4
 80065a2:	fb07 1516 	mls	r5, r7, r6, r1
 80065a6:	2a63      	cmp	r2, #99	; 0x63
 80065a8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80065ac:	4631      	mov	r1, r6
 80065ae:	f104 34ff 	add.w	r4, r4, #4294967295
 80065b2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80065b6:	dcf0      	bgt.n	800659a <__exponent+0x20>
 80065b8:	3130      	adds	r1, #48	; 0x30
 80065ba:	f1ae 0502 	sub.w	r5, lr, #2
 80065be:	f804 1c01 	strb.w	r1, [r4, #-1]
 80065c2:	4629      	mov	r1, r5
 80065c4:	1c44      	adds	r4, r0, #1
 80065c6:	4561      	cmp	r1, ip
 80065c8:	d30a      	bcc.n	80065e0 <__exponent+0x66>
 80065ca:	f10d 0209 	add.w	r2, sp, #9
 80065ce:	eba2 020e 	sub.w	r2, r2, lr
 80065d2:	4565      	cmp	r5, ip
 80065d4:	bf88      	it	hi
 80065d6:	2200      	movhi	r2, #0
 80065d8:	4413      	add	r3, r2
 80065da:	1a18      	subs	r0, r3, r0
 80065dc:	b003      	add	sp, #12
 80065de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065e4:	f804 2f01 	strb.w	r2, [r4, #1]!
 80065e8:	e7ed      	b.n	80065c6 <__exponent+0x4c>
 80065ea:	2330      	movs	r3, #48	; 0x30
 80065ec:	3130      	adds	r1, #48	; 0x30
 80065ee:	7083      	strb	r3, [r0, #2]
 80065f0:	70c1      	strb	r1, [r0, #3]
 80065f2:	1d03      	adds	r3, r0, #4
 80065f4:	e7f1      	b.n	80065da <__exponent+0x60>
	...

080065f8 <_printf_float>:
 80065f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065fc:	b091      	sub	sp, #68	; 0x44
 80065fe:	460c      	mov	r4, r1
 8006600:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006604:	4616      	mov	r6, r2
 8006606:	461f      	mov	r7, r3
 8006608:	4605      	mov	r5, r0
 800660a:	f001 fa53 	bl	8007ab4 <_localeconv_r>
 800660e:	6803      	ldr	r3, [r0, #0]
 8006610:	4618      	mov	r0, r3
 8006612:	9309      	str	r3, [sp, #36]	; 0x24
 8006614:	f7f9 fda6 	bl	8000164 <strlen>
 8006618:	2300      	movs	r3, #0
 800661a:	930e      	str	r3, [sp, #56]	; 0x38
 800661c:	f8d8 3000 	ldr.w	r3, [r8]
 8006620:	900a      	str	r0, [sp, #40]	; 0x28
 8006622:	3307      	adds	r3, #7
 8006624:	f023 0307 	bic.w	r3, r3, #7
 8006628:	f103 0208 	add.w	r2, r3, #8
 800662c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006630:	f8d4 b000 	ldr.w	fp, [r4]
 8006634:	f8c8 2000 	str.w	r2, [r8]
 8006638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006640:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006644:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006648:	930b      	str	r3, [sp, #44]	; 0x2c
 800664a:	f04f 32ff 	mov.w	r2, #4294967295
 800664e:	4640      	mov	r0, r8
 8006650:	4b9c      	ldr	r3, [pc, #624]	; (80068c4 <_printf_float+0x2cc>)
 8006652:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006654:	f7fa f9e4 	bl	8000a20 <__aeabi_dcmpun>
 8006658:	bb70      	cbnz	r0, 80066b8 <_printf_float+0xc0>
 800665a:	f04f 32ff 	mov.w	r2, #4294967295
 800665e:	4640      	mov	r0, r8
 8006660:	4b98      	ldr	r3, [pc, #608]	; (80068c4 <_printf_float+0x2cc>)
 8006662:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006664:	f7fa f9be 	bl	80009e4 <__aeabi_dcmple>
 8006668:	bb30      	cbnz	r0, 80066b8 <_printf_float+0xc0>
 800666a:	2200      	movs	r2, #0
 800666c:	2300      	movs	r3, #0
 800666e:	4640      	mov	r0, r8
 8006670:	4651      	mov	r1, sl
 8006672:	f7fa f9ad 	bl	80009d0 <__aeabi_dcmplt>
 8006676:	b110      	cbz	r0, 800667e <_printf_float+0x86>
 8006678:	232d      	movs	r3, #45	; 0x2d
 800667a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800667e:	4b92      	ldr	r3, [pc, #584]	; (80068c8 <_printf_float+0x2d0>)
 8006680:	4892      	ldr	r0, [pc, #584]	; (80068cc <_printf_float+0x2d4>)
 8006682:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006686:	bf94      	ite	ls
 8006688:	4698      	movls	r8, r3
 800668a:	4680      	movhi	r8, r0
 800668c:	2303      	movs	r3, #3
 800668e:	f04f 0a00 	mov.w	sl, #0
 8006692:	6123      	str	r3, [r4, #16]
 8006694:	f02b 0304 	bic.w	r3, fp, #4
 8006698:	6023      	str	r3, [r4, #0]
 800669a:	4633      	mov	r3, r6
 800669c:	4621      	mov	r1, r4
 800669e:	4628      	mov	r0, r5
 80066a0:	9700      	str	r7, [sp, #0]
 80066a2:	aa0f      	add	r2, sp, #60	; 0x3c
 80066a4:	f000 f9d4 	bl	8006a50 <_printf_common>
 80066a8:	3001      	adds	r0, #1
 80066aa:	f040 8090 	bne.w	80067ce <_printf_float+0x1d6>
 80066ae:	f04f 30ff 	mov.w	r0, #4294967295
 80066b2:	b011      	add	sp, #68	; 0x44
 80066b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066b8:	4642      	mov	r2, r8
 80066ba:	4653      	mov	r3, sl
 80066bc:	4640      	mov	r0, r8
 80066be:	4651      	mov	r1, sl
 80066c0:	f7fa f9ae 	bl	8000a20 <__aeabi_dcmpun>
 80066c4:	b148      	cbz	r0, 80066da <_printf_float+0xe2>
 80066c6:	f1ba 0f00 	cmp.w	sl, #0
 80066ca:	bfb8      	it	lt
 80066cc:	232d      	movlt	r3, #45	; 0x2d
 80066ce:	4880      	ldr	r0, [pc, #512]	; (80068d0 <_printf_float+0x2d8>)
 80066d0:	bfb8      	it	lt
 80066d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80066d6:	4b7f      	ldr	r3, [pc, #508]	; (80068d4 <_printf_float+0x2dc>)
 80066d8:	e7d3      	b.n	8006682 <_printf_float+0x8a>
 80066da:	6863      	ldr	r3, [r4, #4]
 80066dc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80066e0:	1c5a      	adds	r2, r3, #1
 80066e2:	d142      	bne.n	800676a <_printf_float+0x172>
 80066e4:	2306      	movs	r3, #6
 80066e6:	6063      	str	r3, [r4, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	9206      	str	r2, [sp, #24]
 80066ec:	aa0e      	add	r2, sp, #56	; 0x38
 80066ee:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80066f2:	aa0d      	add	r2, sp, #52	; 0x34
 80066f4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80066f8:	9203      	str	r2, [sp, #12]
 80066fa:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80066fe:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006702:	6023      	str	r3, [r4, #0]
 8006704:	6863      	ldr	r3, [r4, #4]
 8006706:	4642      	mov	r2, r8
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	4628      	mov	r0, r5
 800670c:	4653      	mov	r3, sl
 800670e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006710:	f7ff fed4 	bl	80064bc <__cvt>
 8006714:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006716:	4680      	mov	r8, r0
 8006718:	2947      	cmp	r1, #71	; 0x47
 800671a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800671c:	d108      	bne.n	8006730 <_printf_float+0x138>
 800671e:	1cc8      	adds	r0, r1, #3
 8006720:	db02      	blt.n	8006728 <_printf_float+0x130>
 8006722:	6863      	ldr	r3, [r4, #4]
 8006724:	4299      	cmp	r1, r3
 8006726:	dd40      	ble.n	80067aa <_printf_float+0x1b2>
 8006728:	f1a9 0902 	sub.w	r9, r9, #2
 800672c:	fa5f f989 	uxtb.w	r9, r9
 8006730:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006734:	d81f      	bhi.n	8006776 <_printf_float+0x17e>
 8006736:	464a      	mov	r2, r9
 8006738:	3901      	subs	r1, #1
 800673a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800673e:	910d      	str	r1, [sp, #52]	; 0x34
 8006740:	f7ff ff1b 	bl	800657a <__exponent>
 8006744:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006746:	4682      	mov	sl, r0
 8006748:	1813      	adds	r3, r2, r0
 800674a:	2a01      	cmp	r2, #1
 800674c:	6123      	str	r3, [r4, #16]
 800674e:	dc02      	bgt.n	8006756 <_printf_float+0x15e>
 8006750:	6822      	ldr	r2, [r4, #0]
 8006752:	07d2      	lsls	r2, r2, #31
 8006754:	d501      	bpl.n	800675a <_printf_float+0x162>
 8006756:	3301      	adds	r3, #1
 8006758:	6123      	str	r3, [r4, #16]
 800675a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800675e:	2b00      	cmp	r3, #0
 8006760:	d09b      	beq.n	800669a <_printf_float+0xa2>
 8006762:	232d      	movs	r3, #45	; 0x2d
 8006764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006768:	e797      	b.n	800669a <_printf_float+0xa2>
 800676a:	2947      	cmp	r1, #71	; 0x47
 800676c:	d1bc      	bne.n	80066e8 <_printf_float+0xf0>
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1ba      	bne.n	80066e8 <_printf_float+0xf0>
 8006772:	2301      	movs	r3, #1
 8006774:	e7b7      	b.n	80066e6 <_printf_float+0xee>
 8006776:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800677a:	d118      	bne.n	80067ae <_printf_float+0x1b6>
 800677c:	2900      	cmp	r1, #0
 800677e:	6863      	ldr	r3, [r4, #4]
 8006780:	dd0b      	ble.n	800679a <_printf_float+0x1a2>
 8006782:	6121      	str	r1, [r4, #16]
 8006784:	b913      	cbnz	r3, 800678c <_printf_float+0x194>
 8006786:	6822      	ldr	r2, [r4, #0]
 8006788:	07d0      	lsls	r0, r2, #31
 800678a:	d502      	bpl.n	8006792 <_printf_float+0x19a>
 800678c:	3301      	adds	r3, #1
 800678e:	440b      	add	r3, r1
 8006790:	6123      	str	r3, [r4, #16]
 8006792:	f04f 0a00 	mov.w	sl, #0
 8006796:	65a1      	str	r1, [r4, #88]	; 0x58
 8006798:	e7df      	b.n	800675a <_printf_float+0x162>
 800679a:	b913      	cbnz	r3, 80067a2 <_printf_float+0x1aa>
 800679c:	6822      	ldr	r2, [r4, #0]
 800679e:	07d2      	lsls	r2, r2, #31
 80067a0:	d501      	bpl.n	80067a6 <_printf_float+0x1ae>
 80067a2:	3302      	adds	r3, #2
 80067a4:	e7f4      	b.n	8006790 <_printf_float+0x198>
 80067a6:	2301      	movs	r3, #1
 80067a8:	e7f2      	b.n	8006790 <_printf_float+0x198>
 80067aa:	f04f 0967 	mov.w	r9, #103	; 0x67
 80067ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067b0:	4299      	cmp	r1, r3
 80067b2:	db05      	blt.n	80067c0 <_printf_float+0x1c8>
 80067b4:	6823      	ldr	r3, [r4, #0]
 80067b6:	6121      	str	r1, [r4, #16]
 80067b8:	07d8      	lsls	r0, r3, #31
 80067ba:	d5ea      	bpl.n	8006792 <_printf_float+0x19a>
 80067bc:	1c4b      	adds	r3, r1, #1
 80067be:	e7e7      	b.n	8006790 <_printf_float+0x198>
 80067c0:	2900      	cmp	r1, #0
 80067c2:	bfcc      	ite	gt
 80067c4:	2201      	movgt	r2, #1
 80067c6:	f1c1 0202 	rsble	r2, r1, #2
 80067ca:	4413      	add	r3, r2
 80067cc:	e7e0      	b.n	8006790 <_printf_float+0x198>
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	055a      	lsls	r2, r3, #21
 80067d2:	d407      	bmi.n	80067e4 <_printf_float+0x1ec>
 80067d4:	6923      	ldr	r3, [r4, #16]
 80067d6:	4642      	mov	r2, r8
 80067d8:	4631      	mov	r1, r6
 80067da:	4628      	mov	r0, r5
 80067dc:	47b8      	blx	r7
 80067de:	3001      	adds	r0, #1
 80067e0:	d12b      	bne.n	800683a <_printf_float+0x242>
 80067e2:	e764      	b.n	80066ae <_printf_float+0xb6>
 80067e4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80067e8:	f240 80dd 	bls.w	80069a6 <_printf_float+0x3ae>
 80067ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80067f0:	2200      	movs	r2, #0
 80067f2:	2300      	movs	r3, #0
 80067f4:	f7fa f8e2 	bl	80009bc <__aeabi_dcmpeq>
 80067f8:	2800      	cmp	r0, #0
 80067fa:	d033      	beq.n	8006864 <_printf_float+0x26c>
 80067fc:	2301      	movs	r3, #1
 80067fe:	4631      	mov	r1, r6
 8006800:	4628      	mov	r0, r5
 8006802:	4a35      	ldr	r2, [pc, #212]	; (80068d8 <_printf_float+0x2e0>)
 8006804:	47b8      	blx	r7
 8006806:	3001      	adds	r0, #1
 8006808:	f43f af51 	beq.w	80066ae <_printf_float+0xb6>
 800680c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006810:	429a      	cmp	r2, r3
 8006812:	db02      	blt.n	800681a <_printf_float+0x222>
 8006814:	6823      	ldr	r3, [r4, #0]
 8006816:	07d8      	lsls	r0, r3, #31
 8006818:	d50f      	bpl.n	800683a <_printf_float+0x242>
 800681a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800681e:	4631      	mov	r1, r6
 8006820:	4628      	mov	r0, r5
 8006822:	47b8      	blx	r7
 8006824:	3001      	adds	r0, #1
 8006826:	f43f af42 	beq.w	80066ae <_printf_float+0xb6>
 800682a:	f04f 0800 	mov.w	r8, #0
 800682e:	f104 091a 	add.w	r9, r4, #26
 8006832:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006834:	3b01      	subs	r3, #1
 8006836:	4543      	cmp	r3, r8
 8006838:	dc09      	bgt.n	800684e <_printf_float+0x256>
 800683a:	6823      	ldr	r3, [r4, #0]
 800683c:	079b      	lsls	r3, r3, #30
 800683e:	f100 8102 	bmi.w	8006a46 <_printf_float+0x44e>
 8006842:	68e0      	ldr	r0, [r4, #12]
 8006844:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006846:	4298      	cmp	r0, r3
 8006848:	bfb8      	it	lt
 800684a:	4618      	movlt	r0, r3
 800684c:	e731      	b.n	80066b2 <_printf_float+0xba>
 800684e:	2301      	movs	r3, #1
 8006850:	464a      	mov	r2, r9
 8006852:	4631      	mov	r1, r6
 8006854:	4628      	mov	r0, r5
 8006856:	47b8      	blx	r7
 8006858:	3001      	adds	r0, #1
 800685a:	f43f af28 	beq.w	80066ae <_printf_float+0xb6>
 800685e:	f108 0801 	add.w	r8, r8, #1
 8006862:	e7e6      	b.n	8006832 <_printf_float+0x23a>
 8006864:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006866:	2b00      	cmp	r3, #0
 8006868:	dc38      	bgt.n	80068dc <_printf_float+0x2e4>
 800686a:	2301      	movs	r3, #1
 800686c:	4631      	mov	r1, r6
 800686e:	4628      	mov	r0, r5
 8006870:	4a19      	ldr	r2, [pc, #100]	; (80068d8 <_printf_float+0x2e0>)
 8006872:	47b8      	blx	r7
 8006874:	3001      	adds	r0, #1
 8006876:	f43f af1a 	beq.w	80066ae <_printf_float+0xb6>
 800687a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800687e:	4313      	orrs	r3, r2
 8006880:	d102      	bne.n	8006888 <_printf_float+0x290>
 8006882:	6823      	ldr	r3, [r4, #0]
 8006884:	07d9      	lsls	r1, r3, #31
 8006886:	d5d8      	bpl.n	800683a <_printf_float+0x242>
 8006888:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800688c:	4631      	mov	r1, r6
 800688e:	4628      	mov	r0, r5
 8006890:	47b8      	blx	r7
 8006892:	3001      	adds	r0, #1
 8006894:	f43f af0b 	beq.w	80066ae <_printf_float+0xb6>
 8006898:	f04f 0900 	mov.w	r9, #0
 800689c:	f104 0a1a 	add.w	sl, r4, #26
 80068a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068a2:	425b      	negs	r3, r3
 80068a4:	454b      	cmp	r3, r9
 80068a6:	dc01      	bgt.n	80068ac <_printf_float+0x2b4>
 80068a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068aa:	e794      	b.n	80067d6 <_printf_float+0x1de>
 80068ac:	2301      	movs	r3, #1
 80068ae:	4652      	mov	r2, sl
 80068b0:	4631      	mov	r1, r6
 80068b2:	4628      	mov	r0, r5
 80068b4:	47b8      	blx	r7
 80068b6:	3001      	adds	r0, #1
 80068b8:	f43f aef9 	beq.w	80066ae <_printf_float+0xb6>
 80068bc:	f109 0901 	add.w	r9, r9, #1
 80068c0:	e7ee      	b.n	80068a0 <_printf_float+0x2a8>
 80068c2:	bf00      	nop
 80068c4:	7fefffff 	.word	0x7fefffff
 80068c8:	080092ec 	.word	0x080092ec
 80068cc:	080092f0 	.word	0x080092f0
 80068d0:	080092f8 	.word	0x080092f8
 80068d4:	080092f4 	.word	0x080092f4
 80068d8:	080092fc 	.word	0x080092fc
 80068dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80068de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80068e0:	429a      	cmp	r2, r3
 80068e2:	bfa8      	it	ge
 80068e4:	461a      	movge	r2, r3
 80068e6:	2a00      	cmp	r2, #0
 80068e8:	4691      	mov	r9, r2
 80068ea:	dc37      	bgt.n	800695c <_printf_float+0x364>
 80068ec:	f04f 0b00 	mov.w	fp, #0
 80068f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068f4:	f104 021a 	add.w	r2, r4, #26
 80068f8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80068fc:	ebaa 0309 	sub.w	r3, sl, r9
 8006900:	455b      	cmp	r3, fp
 8006902:	dc33      	bgt.n	800696c <_printf_float+0x374>
 8006904:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006908:	429a      	cmp	r2, r3
 800690a:	db3b      	blt.n	8006984 <_printf_float+0x38c>
 800690c:	6823      	ldr	r3, [r4, #0]
 800690e:	07da      	lsls	r2, r3, #31
 8006910:	d438      	bmi.n	8006984 <_printf_float+0x38c>
 8006912:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006914:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006916:	eba2 030a 	sub.w	r3, r2, sl
 800691a:	eba2 0901 	sub.w	r9, r2, r1
 800691e:	4599      	cmp	r9, r3
 8006920:	bfa8      	it	ge
 8006922:	4699      	movge	r9, r3
 8006924:	f1b9 0f00 	cmp.w	r9, #0
 8006928:	dc34      	bgt.n	8006994 <_printf_float+0x39c>
 800692a:	f04f 0800 	mov.w	r8, #0
 800692e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006932:	f104 0a1a 	add.w	sl, r4, #26
 8006936:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800693a:	1a9b      	subs	r3, r3, r2
 800693c:	eba3 0309 	sub.w	r3, r3, r9
 8006940:	4543      	cmp	r3, r8
 8006942:	f77f af7a 	ble.w	800683a <_printf_float+0x242>
 8006946:	2301      	movs	r3, #1
 8006948:	4652      	mov	r2, sl
 800694a:	4631      	mov	r1, r6
 800694c:	4628      	mov	r0, r5
 800694e:	47b8      	blx	r7
 8006950:	3001      	adds	r0, #1
 8006952:	f43f aeac 	beq.w	80066ae <_printf_float+0xb6>
 8006956:	f108 0801 	add.w	r8, r8, #1
 800695a:	e7ec      	b.n	8006936 <_printf_float+0x33e>
 800695c:	4613      	mov	r3, r2
 800695e:	4631      	mov	r1, r6
 8006960:	4642      	mov	r2, r8
 8006962:	4628      	mov	r0, r5
 8006964:	47b8      	blx	r7
 8006966:	3001      	adds	r0, #1
 8006968:	d1c0      	bne.n	80068ec <_printf_float+0x2f4>
 800696a:	e6a0      	b.n	80066ae <_printf_float+0xb6>
 800696c:	2301      	movs	r3, #1
 800696e:	4631      	mov	r1, r6
 8006970:	4628      	mov	r0, r5
 8006972:	920b      	str	r2, [sp, #44]	; 0x2c
 8006974:	47b8      	blx	r7
 8006976:	3001      	adds	r0, #1
 8006978:	f43f ae99 	beq.w	80066ae <_printf_float+0xb6>
 800697c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800697e:	f10b 0b01 	add.w	fp, fp, #1
 8006982:	e7b9      	b.n	80068f8 <_printf_float+0x300>
 8006984:	4631      	mov	r1, r6
 8006986:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800698a:	4628      	mov	r0, r5
 800698c:	47b8      	blx	r7
 800698e:	3001      	adds	r0, #1
 8006990:	d1bf      	bne.n	8006912 <_printf_float+0x31a>
 8006992:	e68c      	b.n	80066ae <_printf_float+0xb6>
 8006994:	464b      	mov	r3, r9
 8006996:	4631      	mov	r1, r6
 8006998:	4628      	mov	r0, r5
 800699a:	eb08 020a 	add.w	r2, r8, sl
 800699e:	47b8      	blx	r7
 80069a0:	3001      	adds	r0, #1
 80069a2:	d1c2      	bne.n	800692a <_printf_float+0x332>
 80069a4:	e683      	b.n	80066ae <_printf_float+0xb6>
 80069a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069a8:	2a01      	cmp	r2, #1
 80069aa:	dc01      	bgt.n	80069b0 <_printf_float+0x3b8>
 80069ac:	07db      	lsls	r3, r3, #31
 80069ae:	d537      	bpl.n	8006a20 <_printf_float+0x428>
 80069b0:	2301      	movs	r3, #1
 80069b2:	4642      	mov	r2, r8
 80069b4:	4631      	mov	r1, r6
 80069b6:	4628      	mov	r0, r5
 80069b8:	47b8      	blx	r7
 80069ba:	3001      	adds	r0, #1
 80069bc:	f43f ae77 	beq.w	80066ae <_printf_float+0xb6>
 80069c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069c4:	4631      	mov	r1, r6
 80069c6:	4628      	mov	r0, r5
 80069c8:	47b8      	blx	r7
 80069ca:	3001      	adds	r0, #1
 80069cc:	f43f ae6f 	beq.w	80066ae <_printf_float+0xb6>
 80069d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069d4:	2200      	movs	r2, #0
 80069d6:	2300      	movs	r3, #0
 80069d8:	f7f9 fff0 	bl	80009bc <__aeabi_dcmpeq>
 80069dc:	b9d8      	cbnz	r0, 8006a16 <_printf_float+0x41e>
 80069de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069e0:	f108 0201 	add.w	r2, r8, #1
 80069e4:	3b01      	subs	r3, #1
 80069e6:	4631      	mov	r1, r6
 80069e8:	4628      	mov	r0, r5
 80069ea:	47b8      	blx	r7
 80069ec:	3001      	adds	r0, #1
 80069ee:	d10e      	bne.n	8006a0e <_printf_float+0x416>
 80069f0:	e65d      	b.n	80066ae <_printf_float+0xb6>
 80069f2:	2301      	movs	r3, #1
 80069f4:	464a      	mov	r2, r9
 80069f6:	4631      	mov	r1, r6
 80069f8:	4628      	mov	r0, r5
 80069fa:	47b8      	blx	r7
 80069fc:	3001      	adds	r0, #1
 80069fe:	f43f ae56 	beq.w	80066ae <_printf_float+0xb6>
 8006a02:	f108 0801 	add.w	r8, r8, #1
 8006a06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	4543      	cmp	r3, r8
 8006a0c:	dcf1      	bgt.n	80069f2 <_printf_float+0x3fa>
 8006a0e:	4653      	mov	r3, sl
 8006a10:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a14:	e6e0      	b.n	80067d8 <_printf_float+0x1e0>
 8006a16:	f04f 0800 	mov.w	r8, #0
 8006a1a:	f104 091a 	add.w	r9, r4, #26
 8006a1e:	e7f2      	b.n	8006a06 <_printf_float+0x40e>
 8006a20:	2301      	movs	r3, #1
 8006a22:	4642      	mov	r2, r8
 8006a24:	e7df      	b.n	80069e6 <_printf_float+0x3ee>
 8006a26:	2301      	movs	r3, #1
 8006a28:	464a      	mov	r2, r9
 8006a2a:	4631      	mov	r1, r6
 8006a2c:	4628      	mov	r0, r5
 8006a2e:	47b8      	blx	r7
 8006a30:	3001      	adds	r0, #1
 8006a32:	f43f ae3c 	beq.w	80066ae <_printf_float+0xb6>
 8006a36:	f108 0801 	add.w	r8, r8, #1
 8006a3a:	68e3      	ldr	r3, [r4, #12]
 8006a3c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006a3e:	1a5b      	subs	r3, r3, r1
 8006a40:	4543      	cmp	r3, r8
 8006a42:	dcf0      	bgt.n	8006a26 <_printf_float+0x42e>
 8006a44:	e6fd      	b.n	8006842 <_printf_float+0x24a>
 8006a46:	f04f 0800 	mov.w	r8, #0
 8006a4a:	f104 0919 	add.w	r9, r4, #25
 8006a4e:	e7f4      	b.n	8006a3a <_printf_float+0x442>

08006a50 <_printf_common>:
 8006a50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a54:	4616      	mov	r6, r2
 8006a56:	4699      	mov	r9, r3
 8006a58:	688a      	ldr	r2, [r1, #8]
 8006a5a:	690b      	ldr	r3, [r1, #16]
 8006a5c:	4607      	mov	r7, r0
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	bfb8      	it	lt
 8006a62:	4613      	movlt	r3, r2
 8006a64:	6033      	str	r3, [r6, #0]
 8006a66:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a6a:	460c      	mov	r4, r1
 8006a6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a70:	b10a      	cbz	r2, 8006a76 <_printf_common+0x26>
 8006a72:	3301      	adds	r3, #1
 8006a74:	6033      	str	r3, [r6, #0]
 8006a76:	6823      	ldr	r3, [r4, #0]
 8006a78:	0699      	lsls	r1, r3, #26
 8006a7a:	bf42      	ittt	mi
 8006a7c:	6833      	ldrmi	r3, [r6, #0]
 8006a7e:	3302      	addmi	r3, #2
 8006a80:	6033      	strmi	r3, [r6, #0]
 8006a82:	6825      	ldr	r5, [r4, #0]
 8006a84:	f015 0506 	ands.w	r5, r5, #6
 8006a88:	d106      	bne.n	8006a98 <_printf_common+0x48>
 8006a8a:	f104 0a19 	add.w	sl, r4, #25
 8006a8e:	68e3      	ldr	r3, [r4, #12]
 8006a90:	6832      	ldr	r2, [r6, #0]
 8006a92:	1a9b      	subs	r3, r3, r2
 8006a94:	42ab      	cmp	r3, r5
 8006a96:	dc28      	bgt.n	8006aea <_printf_common+0x9a>
 8006a98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a9c:	1e13      	subs	r3, r2, #0
 8006a9e:	6822      	ldr	r2, [r4, #0]
 8006aa0:	bf18      	it	ne
 8006aa2:	2301      	movne	r3, #1
 8006aa4:	0692      	lsls	r2, r2, #26
 8006aa6:	d42d      	bmi.n	8006b04 <_printf_common+0xb4>
 8006aa8:	4649      	mov	r1, r9
 8006aaa:	4638      	mov	r0, r7
 8006aac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ab0:	47c0      	blx	r8
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	d020      	beq.n	8006af8 <_printf_common+0xa8>
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	68e5      	ldr	r5, [r4, #12]
 8006aba:	f003 0306 	and.w	r3, r3, #6
 8006abe:	2b04      	cmp	r3, #4
 8006ac0:	bf18      	it	ne
 8006ac2:	2500      	movne	r5, #0
 8006ac4:	6832      	ldr	r2, [r6, #0]
 8006ac6:	f04f 0600 	mov.w	r6, #0
 8006aca:	68a3      	ldr	r3, [r4, #8]
 8006acc:	bf08      	it	eq
 8006ace:	1aad      	subeq	r5, r5, r2
 8006ad0:	6922      	ldr	r2, [r4, #16]
 8006ad2:	bf08      	it	eq
 8006ad4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	bfc4      	itt	gt
 8006adc:	1a9b      	subgt	r3, r3, r2
 8006ade:	18ed      	addgt	r5, r5, r3
 8006ae0:	341a      	adds	r4, #26
 8006ae2:	42b5      	cmp	r5, r6
 8006ae4:	d11a      	bne.n	8006b1c <_printf_common+0xcc>
 8006ae6:	2000      	movs	r0, #0
 8006ae8:	e008      	b.n	8006afc <_printf_common+0xac>
 8006aea:	2301      	movs	r3, #1
 8006aec:	4652      	mov	r2, sl
 8006aee:	4649      	mov	r1, r9
 8006af0:	4638      	mov	r0, r7
 8006af2:	47c0      	blx	r8
 8006af4:	3001      	adds	r0, #1
 8006af6:	d103      	bne.n	8006b00 <_printf_common+0xb0>
 8006af8:	f04f 30ff 	mov.w	r0, #4294967295
 8006afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b00:	3501      	adds	r5, #1
 8006b02:	e7c4      	b.n	8006a8e <_printf_common+0x3e>
 8006b04:	2030      	movs	r0, #48	; 0x30
 8006b06:	18e1      	adds	r1, r4, r3
 8006b08:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b12:	4422      	add	r2, r4
 8006b14:	3302      	adds	r3, #2
 8006b16:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b1a:	e7c5      	b.n	8006aa8 <_printf_common+0x58>
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	4622      	mov	r2, r4
 8006b20:	4649      	mov	r1, r9
 8006b22:	4638      	mov	r0, r7
 8006b24:	47c0      	blx	r8
 8006b26:	3001      	adds	r0, #1
 8006b28:	d0e6      	beq.n	8006af8 <_printf_common+0xa8>
 8006b2a:	3601      	adds	r6, #1
 8006b2c:	e7d9      	b.n	8006ae2 <_printf_common+0x92>
	...

08006b30 <_printf_i>:
 8006b30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b34:	460c      	mov	r4, r1
 8006b36:	7e27      	ldrb	r7, [r4, #24]
 8006b38:	4691      	mov	r9, r2
 8006b3a:	2f78      	cmp	r7, #120	; 0x78
 8006b3c:	4680      	mov	r8, r0
 8006b3e:	469a      	mov	sl, r3
 8006b40:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006b42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b46:	d807      	bhi.n	8006b58 <_printf_i+0x28>
 8006b48:	2f62      	cmp	r7, #98	; 0x62
 8006b4a:	d80a      	bhi.n	8006b62 <_printf_i+0x32>
 8006b4c:	2f00      	cmp	r7, #0
 8006b4e:	f000 80d9 	beq.w	8006d04 <_printf_i+0x1d4>
 8006b52:	2f58      	cmp	r7, #88	; 0x58
 8006b54:	f000 80a4 	beq.w	8006ca0 <_printf_i+0x170>
 8006b58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006b5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b60:	e03a      	b.n	8006bd8 <_printf_i+0xa8>
 8006b62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b66:	2b15      	cmp	r3, #21
 8006b68:	d8f6      	bhi.n	8006b58 <_printf_i+0x28>
 8006b6a:	a001      	add	r0, pc, #4	; (adr r0, 8006b70 <_printf_i+0x40>)
 8006b6c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006b70:	08006bc9 	.word	0x08006bc9
 8006b74:	08006bdd 	.word	0x08006bdd
 8006b78:	08006b59 	.word	0x08006b59
 8006b7c:	08006b59 	.word	0x08006b59
 8006b80:	08006b59 	.word	0x08006b59
 8006b84:	08006b59 	.word	0x08006b59
 8006b88:	08006bdd 	.word	0x08006bdd
 8006b8c:	08006b59 	.word	0x08006b59
 8006b90:	08006b59 	.word	0x08006b59
 8006b94:	08006b59 	.word	0x08006b59
 8006b98:	08006b59 	.word	0x08006b59
 8006b9c:	08006ceb 	.word	0x08006ceb
 8006ba0:	08006c0d 	.word	0x08006c0d
 8006ba4:	08006ccd 	.word	0x08006ccd
 8006ba8:	08006b59 	.word	0x08006b59
 8006bac:	08006b59 	.word	0x08006b59
 8006bb0:	08006d0d 	.word	0x08006d0d
 8006bb4:	08006b59 	.word	0x08006b59
 8006bb8:	08006c0d 	.word	0x08006c0d
 8006bbc:	08006b59 	.word	0x08006b59
 8006bc0:	08006b59 	.word	0x08006b59
 8006bc4:	08006cd5 	.word	0x08006cd5
 8006bc8:	680b      	ldr	r3, [r1, #0]
 8006bca:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006bce:	1d1a      	adds	r2, r3, #4
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	600a      	str	r2, [r1, #0]
 8006bd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e0a4      	b.n	8006d26 <_printf_i+0x1f6>
 8006bdc:	6825      	ldr	r5, [r4, #0]
 8006bde:	6808      	ldr	r0, [r1, #0]
 8006be0:	062e      	lsls	r6, r5, #24
 8006be2:	f100 0304 	add.w	r3, r0, #4
 8006be6:	d50a      	bpl.n	8006bfe <_printf_i+0xce>
 8006be8:	6805      	ldr	r5, [r0, #0]
 8006bea:	600b      	str	r3, [r1, #0]
 8006bec:	2d00      	cmp	r5, #0
 8006bee:	da03      	bge.n	8006bf8 <_printf_i+0xc8>
 8006bf0:	232d      	movs	r3, #45	; 0x2d
 8006bf2:	426d      	negs	r5, r5
 8006bf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bf8:	230a      	movs	r3, #10
 8006bfa:	485e      	ldr	r0, [pc, #376]	; (8006d74 <_printf_i+0x244>)
 8006bfc:	e019      	b.n	8006c32 <_printf_i+0x102>
 8006bfe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006c02:	6805      	ldr	r5, [r0, #0]
 8006c04:	600b      	str	r3, [r1, #0]
 8006c06:	bf18      	it	ne
 8006c08:	b22d      	sxthne	r5, r5
 8006c0a:	e7ef      	b.n	8006bec <_printf_i+0xbc>
 8006c0c:	680b      	ldr	r3, [r1, #0]
 8006c0e:	6825      	ldr	r5, [r4, #0]
 8006c10:	1d18      	adds	r0, r3, #4
 8006c12:	6008      	str	r0, [r1, #0]
 8006c14:	0628      	lsls	r0, r5, #24
 8006c16:	d501      	bpl.n	8006c1c <_printf_i+0xec>
 8006c18:	681d      	ldr	r5, [r3, #0]
 8006c1a:	e002      	b.n	8006c22 <_printf_i+0xf2>
 8006c1c:	0669      	lsls	r1, r5, #25
 8006c1e:	d5fb      	bpl.n	8006c18 <_printf_i+0xe8>
 8006c20:	881d      	ldrh	r5, [r3, #0]
 8006c22:	2f6f      	cmp	r7, #111	; 0x6f
 8006c24:	bf0c      	ite	eq
 8006c26:	2308      	moveq	r3, #8
 8006c28:	230a      	movne	r3, #10
 8006c2a:	4852      	ldr	r0, [pc, #328]	; (8006d74 <_printf_i+0x244>)
 8006c2c:	2100      	movs	r1, #0
 8006c2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c32:	6866      	ldr	r6, [r4, #4]
 8006c34:	2e00      	cmp	r6, #0
 8006c36:	bfa8      	it	ge
 8006c38:	6821      	ldrge	r1, [r4, #0]
 8006c3a:	60a6      	str	r6, [r4, #8]
 8006c3c:	bfa4      	itt	ge
 8006c3e:	f021 0104 	bicge.w	r1, r1, #4
 8006c42:	6021      	strge	r1, [r4, #0]
 8006c44:	b90d      	cbnz	r5, 8006c4a <_printf_i+0x11a>
 8006c46:	2e00      	cmp	r6, #0
 8006c48:	d04d      	beq.n	8006ce6 <_printf_i+0x1b6>
 8006c4a:	4616      	mov	r6, r2
 8006c4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c50:	fb03 5711 	mls	r7, r3, r1, r5
 8006c54:	5dc7      	ldrb	r7, [r0, r7]
 8006c56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c5a:	462f      	mov	r7, r5
 8006c5c:	42bb      	cmp	r3, r7
 8006c5e:	460d      	mov	r5, r1
 8006c60:	d9f4      	bls.n	8006c4c <_printf_i+0x11c>
 8006c62:	2b08      	cmp	r3, #8
 8006c64:	d10b      	bne.n	8006c7e <_printf_i+0x14e>
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	07df      	lsls	r7, r3, #31
 8006c6a:	d508      	bpl.n	8006c7e <_printf_i+0x14e>
 8006c6c:	6923      	ldr	r3, [r4, #16]
 8006c6e:	6861      	ldr	r1, [r4, #4]
 8006c70:	4299      	cmp	r1, r3
 8006c72:	bfde      	ittt	le
 8006c74:	2330      	movle	r3, #48	; 0x30
 8006c76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c7e:	1b92      	subs	r2, r2, r6
 8006c80:	6122      	str	r2, [r4, #16]
 8006c82:	464b      	mov	r3, r9
 8006c84:	4621      	mov	r1, r4
 8006c86:	4640      	mov	r0, r8
 8006c88:	f8cd a000 	str.w	sl, [sp]
 8006c8c:	aa03      	add	r2, sp, #12
 8006c8e:	f7ff fedf 	bl	8006a50 <_printf_common>
 8006c92:	3001      	adds	r0, #1
 8006c94:	d14c      	bne.n	8006d30 <_printf_i+0x200>
 8006c96:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9a:	b004      	add	sp, #16
 8006c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ca0:	4834      	ldr	r0, [pc, #208]	; (8006d74 <_printf_i+0x244>)
 8006ca2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006ca6:	680e      	ldr	r6, [r1, #0]
 8006ca8:	6823      	ldr	r3, [r4, #0]
 8006caa:	f856 5b04 	ldr.w	r5, [r6], #4
 8006cae:	061f      	lsls	r7, r3, #24
 8006cb0:	600e      	str	r6, [r1, #0]
 8006cb2:	d514      	bpl.n	8006cde <_printf_i+0x1ae>
 8006cb4:	07d9      	lsls	r1, r3, #31
 8006cb6:	bf44      	itt	mi
 8006cb8:	f043 0320 	orrmi.w	r3, r3, #32
 8006cbc:	6023      	strmi	r3, [r4, #0]
 8006cbe:	b91d      	cbnz	r5, 8006cc8 <_printf_i+0x198>
 8006cc0:	6823      	ldr	r3, [r4, #0]
 8006cc2:	f023 0320 	bic.w	r3, r3, #32
 8006cc6:	6023      	str	r3, [r4, #0]
 8006cc8:	2310      	movs	r3, #16
 8006cca:	e7af      	b.n	8006c2c <_printf_i+0xfc>
 8006ccc:	6823      	ldr	r3, [r4, #0]
 8006cce:	f043 0320 	orr.w	r3, r3, #32
 8006cd2:	6023      	str	r3, [r4, #0]
 8006cd4:	2378      	movs	r3, #120	; 0x78
 8006cd6:	4828      	ldr	r0, [pc, #160]	; (8006d78 <_printf_i+0x248>)
 8006cd8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006cdc:	e7e3      	b.n	8006ca6 <_printf_i+0x176>
 8006cde:	065e      	lsls	r6, r3, #25
 8006ce0:	bf48      	it	mi
 8006ce2:	b2ad      	uxthmi	r5, r5
 8006ce4:	e7e6      	b.n	8006cb4 <_printf_i+0x184>
 8006ce6:	4616      	mov	r6, r2
 8006ce8:	e7bb      	b.n	8006c62 <_printf_i+0x132>
 8006cea:	680b      	ldr	r3, [r1, #0]
 8006cec:	6826      	ldr	r6, [r4, #0]
 8006cee:	1d1d      	adds	r5, r3, #4
 8006cf0:	6960      	ldr	r0, [r4, #20]
 8006cf2:	600d      	str	r5, [r1, #0]
 8006cf4:	0635      	lsls	r5, r6, #24
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	d501      	bpl.n	8006cfe <_printf_i+0x1ce>
 8006cfa:	6018      	str	r0, [r3, #0]
 8006cfc:	e002      	b.n	8006d04 <_printf_i+0x1d4>
 8006cfe:	0671      	lsls	r1, r6, #25
 8006d00:	d5fb      	bpl.n	8006cfa <_printf_i+0x1ca>
 8006d02:	8018      	strh	r0, [r3, #0]
 8006d04:	2300      	movs	r3, #0
 8006d06:	4616      	mov	r6, r2
 8006d08:	6123      	str	r3, [r4, #16]
 8006d0a:	e7ba      	b.n	8006c82 <_printf_i+0x152>
 8006d0c:	680b      	ldr	r3, [r1, #0]
 8006d0e:	1d1a      	adds	r2, r3, #4
 8006d10:	600a      	str	r2, [r1, #0]
 8006d12:	681e      	ldr	r6, [r3, #0]
 8006d14:	2100      	movs	r1, #0
 8006d16:	4630      	mov	r0, r6
 8006d18:	6862      	ldr	r2, [r4, #4]
 8006d1a:	f000 fed7 	bl	8007acc <memchr>
 8006d1e:	b108      	cbz	r0, 8006d24 <_printf_i+0x1f4>
 8006d20:	1b80      	subs	r0, r0, r6
 8006d22:	6060      	str	r0, [r4, #4]
 8006d24:	6863      	ldr	r3, [r4, #4]
 8006d26:	6123      	str	r3, [r4, #16]
 8006d28:	2300      	movs	r3, #0
 8006d2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d2e:	e7a8      	b.n	8006c82 <_printf_i+0x152>
 8006d30:	4632      	mov	r2, r6
 8006d32:	4649      	mov	r1, r9
 8006d34:	4640      	mov	r0, r8
 8006d36:	6923      	ldr	r3, [r4, #16]
 8006d38:	47d0      	blx	sl
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	d0ab      	beq.n	8006c96 <_printf_i+0x166>
 8006d3e:	6823      	ldr	r3, [r4, #0]
 8006d40:	079b      	lsls	r3, r3, #30
 8006d42:	d413      	bmi.n	8006d6c <_printf_i+0x23c>
 8006d44:	68e0      	ldr	r0, [r4, #12]
 8006d46:	9b03      	ldr	r3, [sp, #12]
 8006d48:	4298      	cmp	r0, r3
 8006d4a:	bfb8      	it	lt
 8006d4c:	4618      	movlt	r0, r3
 8006d4e:	e7a4      	b.n	8006c9a <_printf_i+0x16a>
 8006d50:	2301      	movs	r3, #1
 8006d52:	4632      	mov	r2, r6
 8006d54:	4649      	mov	r1, r9
 8006d56:	4640      	mov	r0, r8
 8006d58:	47d0      	blx	sl
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	d09b      	beq.n	8006c96 <_printf_i+0x166>
 8006d5e:	3501      	adds	r5, #1
 8006d60:	68e3      	ldr	r3, [r4, #12]
 8006d62:	9903      	ldr	r1, [sp, #12]
 8006d64:	1a5b      	subs	r3, r3, r1
 8006d66:	42ab      	cmp	r3, r5
 8006d68:	dcf2      	bgt.n	8006d50 <_printf_i+0x220>
 8006d6a:	e7eb      	b.n	8006d44 <_printf_i+0x214>
 8006d6c:	2500      	movs	r5, #0
 8006d6e:	f104 0619 	add.w	r6, r4, #25
 8006d72:	e7f5      	b.n	8006d60 <_printf_i+0x230>
 8006d74:	080092fe 	.word	0x080092fe
 8006d78:	0800930f 	.word	0x0800930f

08006d7c <siprintf>:
 8006d7c:	b40e      	push	{r1, r2, r3}
 8006d7e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d82:	b500      	push	{lr}
 8006d84:	b09c      	sub	sp, #112	; 0x70
 8006d86:	ab1d      	add	r3, sp, #116	; 0x74
 8006d88:	9002      	str	r0, [sp, #8]
 8006d8a:	9006      	str	r0, [sp, #24]
 8006d8c:	9107      	str	r1, [sp, #28]
 8006d8e:	9104      	str	r1, [sp, #16]
 8006d90:	4808      	ldr	r0, [pc, #32]	; (8006db4 <siprintf+0x38>)
 8006d92:	4909      	ldr	r1, [pc, #36]	; (8006db8 <siprintf+0x3c>)
 8006d94:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d98:	9105      	str	r1, [sp, #20]
 8006d9a:	6800      	ldr	r0, [r0, #0]
 8006d9c:	a902      	add	r1, sp, #8
 8006d9e:	9301      	str	r3, [sp, #4]
 8006da0:	f001 fb42 	bl	8008428 <_svfiprintf_r>
 8006da4:	2200      	movs	r2, #0
 8006da6:	9b02      	ldr	r3, [sp, #8]
 8006da8:	701a      	strb	r2, [r3, #0]
 8006daa:	b01c      	add	sp, #112	; 0x70
 8006dac:	f85d eb04 	ldr.w	lr, [sp], #4
 8006db0:	b003      	add	sp, #12
 8006db2:	4770      	bx	lr
 8006db4:	2000000c 	.word	0x2000000c
 8006db8:	ffff0208 	.word	0xffff0208

08006dbc <quorem>:
 8006dbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc0:	6903      	ldr	r3, [r0, #16]
 8006dc2:	690c      	ldr	r4, [r1, #16]
 8006dc4:	4607      	mov	r7, r0
 8006dc6:	42a3      	cmp	r3, r4
 8006dc8:	f2c0 8083 	blt.w	8006ed2 <quorem+0x116>
 8006dcc:	3c01      	subs	r4, #1
 8006dce:	f100 0514 	add.w	r5, r0, #20
 8006dd2:	f101 0814 	add.w	r8, r1, #20
 8006dd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006dda:	9301      	str	r3, [sp, #4]
 8006ddc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006de0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006de4:	3301      	adds	r3, #1
 8006de6:	429a      	cmp	r2, r3
 8006de8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006dec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006df0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006df4:	d332      	bcc.n	8006e5c <quorem+0xa0>
 8006df6:	f04f 0e00 	mov.w	lr, #0
 8006dfa:	4640      	mov	r0, r8
 8006dfc:	46ac      	mov	ip, r5
 8006dfe:	46f2      	mov	sl, lr
 8006e00:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e04:	b293      	uxth	r3, r2
 8006e06:	fb06 e303 	mla	r3, r6, r3, lr
 8006e0a:	0c12      	lsrs	r2, r2, #16
 8006e0c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006e10:	fb06 e202 	mla	r2, r6, r2, lr
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	ebaa 0303 	sub.w	r3, sl, r3
 8006e1a:	f8dc a000 	ldr.w	sl, [ip]
 8006e1e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e22:	fa1f fa8a 	uxth.w	sl, sl
 8006e26:	4453      	add	r3, sl
 8006e28:	fa1f fa82 	uxth.w	sl, r2
 8006e2c:	f8dc 2000 	ldr.w	r2, [ip]
 8006e30:	4581      	cmp	r9, r0
 8006e32:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006e36:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e40:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006e44:	f84c 3b04 	str.w	r3, [ip], #4
 8006e48:	d2da      	bcs.n	8006e00 <quorem+0x44>
 8006e4a:	f855 300b 	ldr.w	r3, [r5, fp]
 8006e4e:	b92b      	cbnz	r3, 8006e5c <quorem+0xa0>
 8006e50:	9b01      	ldr	r3, [sp, #4]
 8006e52:	3b04      	subs	r3, #4
 8006e54:	429d      	cmp	r5, r3
 8006e56:	461a      	mov	r2, r3
 8006e58:	d32f      	bcc.n	8006eba <quorem+0xfe>
 8006e5a:	613c      	str	r4, [r7, #16]
 8006e5c:	4638      	mov	r0, r7
 8006e5e:	f001 f8cb 	bl	8007ff8 <__mcmp>
 8006e62:	2800      	cmp	r0, #0
 8006e64:	db25      	blt.n	8006eb2 <quorem+0xf6>
 8006e66:	4628      	mov	r0, r5
 8006e68:	f04f 0c00 	mov.w	ip, #0
 8006e6c:	3601      	adds	r6, #1
 8006e6e:	f858 1b04 	ldr.w	r1, [r8], #4
 8006e72:	f8d0 e000 	ldr.w	lr, [r0]
 8006e76:	b28b      	uxth	r3, r1
 8006e78:	ebac 0303 	sub.w	r3, ip, r3
 8006e7c:	fa1f f28e 	uxth.w	r2, lr
 8006e80:	4413      	add	r3, r2
 8006e82:	0c0a      	lsrs	r2, r1, #16
 8006e84:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006e88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e92:	45c1      	cmp	r9, r8
 8006e94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006e98:	f840 3b04 	str.w	r3, [r0], #4
 8006e9c:	d2e7      	bcs.n	8006e6e <quorem+0xb2>
 8006e9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ea2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ea6:	b922      	cbnz	r2, 8006eb2 <quorem+0xf6>
 8006ea8:	3b04      	subs	r3, #4
 8006eaa:	429d      	cmp	r5, r3
 8006eac:	461a      	mov	r2, r3
 8006eae:	d30a      	bcc.n	8006ec6 <quorem+0x10a>
 8006eb0:	613c      	str	r4, [r7, #16]
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	b003      	add	sp, #12
 8006eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eba:	6812      	ldr	r2, [r2, #0]
 8006ebc:	3b04      	subs	r3, #4
 8006ebe:	2a00      	cmp	r2, #0
 8006ec0:	d1cb      	bne.n	8006e5a <quorem+0x9e>
 8006ec2:	3c01      	subs	r4, #1
 8006ec4:	e7c6      	b.n	8006e54 <quorem+0x98>
 8006ec6:	6812      	ldr	r2, [r2, #0]
 8006ec8:	3b04      	subs	r3, #4
 8006eca:	2a00      	cmp	r2, #0
 8006ecc:	d1f0      	bne.n	8006eb0 <quorem+0xf4>
 8006ece:	3c01      	subs	r4, #1
 8006ed0:	e7eb      	b.n	8006eaa <quorem+0xee>
 8006ed2:	2000      	movs	r0, #0
 8006ed4:	e7ee      	b.n	8006eb4 <quorem+0xf8>
	...

08006ed8 <_dtoa_r>:
 8006ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006edc:	4616      	mov	r6, r2
 8006ede:	461f      	mov	r7, r3
 8006ee0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006ee2:	b099      	sub	sp, #100	; 0x64
 8006ee4:	4605      	mov	r5, r0
 8006ee6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006eea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006eee:	b974      	cbnz	r4, 8006f0e <_dtoa_r+0x36>
 8006ef0:	2010      	movs	r0, #16
 8006ef2:	f000 fde3 	bl	8007abc <malloc>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	6268      	str	r0, [r5, #36]	; 0x24
 8006efa:	b920      	cbnz	r0, 8006f06 <_dtoa_r+0x2e>
 8006efc:	21ea      	movs	r1, #234	; 0xea
 8006efe:	4bae      	ldr	r3, [pc, #696]	; (80071b8 <_dtoa_r+0x2e0>)
 8006f00:	48ae      	ldr	r0, [pc, #696]	; (80071bc <_dtoa_r+0x2e4>)
 8006f02:	f001 fba1 	bl	8008648 <__assert_func>
 8006f06:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f0a:	6004      	str	r4, [r0, #0]
 8006f0c:	60c4      	str	r4, [r0, #12]
 8006f0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f10:	6819      	ldr	r1, [r3, #0]
 8006f12:	b151      	cbz	r1, 8006f2a <_dtoa_r+0x52>
 8006f14:	685a      	ldr	r2, [r3, #4]
 8006f16:	2301      	movs	r3, #1
 8006f18:	4093      	lsls	r3, r2
 8006f1a:	604a      	str	r2, [r1, #4]
 8006f1c:	608b      	str	r3, [r1, #8]
 8006f1e:	4628      	mov	r0, r5
 8006f20:	f000 fe30 	bl	8007b84 <_Bfree>
 8006f24:	2200      	movs	r2, #0
 8006f26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f28:	601a      	str	r2, [r3, #0]
 8006f2a:	1e3b      	subs	r3, r7, #0
 8006f2c:	bfaf      	iteee	ge
 8006f2e:	2300      	movge	r3, #0
 8006f30:	2201      	movlt	r2, #1
 8006f32:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006f36:	9305      	strlt	r3, [sp, #20]
 8006f38:	bfa8      	it	ge
 8006f3a:	f8c8 3000 	strge.w	r3, [r8]
 8006f3e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006f42:	4b9f      	ldr	r3, [pc, #636]	; (80071c0 <_dtoa_r+0x2e8>)
 8006f44:	bfb8      	it	lt
 8006f46:	f8c8 2000 	strlt.w	r2, [r8]
 8006f4a:	ea33 0309 	bics.w	r3, r3, r9
 8006f4e:	d119      	bne.n	8006f84 <_dtoa_r+0xac>
 8006f50:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f54:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006f56:	6013      	str	r3, [r2, #0]
 8006f58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f5c:	4333      	orrs	r3, r6
 8006f5e:	f000 8580 	beq.w	8007a62 <_dtoa_r+0xb8a>
 8006f62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f64:	b953      	cbnz	r3, 8006f7c <_dtoa_r+0xa4>
 8006f66:	4b97      	ldr	r3, [pc, #604]	; (80071c4 <_dtoa_r+0x2ec>)
 8006f68:	e022      	b.n	8006fb0 <_dtoa_r+0xd8>
 8006f6a:	4b97      	ldr	r3, [pc, #604]	; (80071c8 <_dtoa_r+0x2f0>)
 8006f6c:	9308      	str	r3, [sp, #32]
 8006f6e:	3308      	adds	r3, #8
 8006f70:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006f72:	6013      	str	r3, [r2, #0]
 8006f74:	9808      	ldr	r0, [sp, #32]
 8006f76:	b019      	add	sp, #100	; 0x64
 8006f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f7c:	4b91      	ldr	r3, [pc, #580]	; (80071c4 <_dtoa_r+0x2ec>)
 8006f7e:	9308      	str	r3, [sp, #32]
 8006f80:	3303      	adds	r3, #3
 8006f82:	e7f5      	b.n	8006f70 <_dtoa_r+0x98>
 8006f84:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006f88:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006f8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f90:	2200      	movs	r2, #0
 8006f92:	2300      	movs	r3, #0
 8006f94:	f7f9 fd12 	bl	80009bc <__aeabi_dcmpeq>
 8006f98:	4680      	mov	r8, r0
 8006f9a:	b158      	cbz	r0, 8006fb4 <_dtoa_r+0xdc>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006fa0:	6013      	str	r3, [r2, #0]
 8006fa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 8559 	beq.w	8007a5c <_dtoa_r+0xb84>
 8006faa:	4888      	ldr	r0, [pc, #544]	; (80071cc <_dtoa_r+0x2f4>)
 8006fac:	6018      	str	r0, [r3, #0]
 8006fae:	1e43      	subs	r3, r0, #1
 8006fb0:	9308      	str	r3, [sp, #32]
 8006fb2:	e7df      	b.n	8006f74 <_dtoa_r+0x9c>
 8006fb4:	ab16      	add	r3, sp, #88	; 0x58
 8006fb6:	9301      	str	r3, [sp, #4]
 8006fb8:	ab17      	add	r3, sp, #92	; 0x5c
 8006fba:	9300      	str	r3, [sp, #0]
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006fc2:	f001 f8c5 	bl	8008150 <__d2b>
 8006fc6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006fca:	4682      	mov	sl, r0
 8006fcc:	2c00      	cmp	r4, #0
 8006fce:	d07e      	beq.n	80070ce <_dtoa_r+0x1f6>
 8006fd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006fd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fd6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006fda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fde:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006fe2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006fe6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006fea:	2200      	movs	r2, #0
 8006fec:	4b78      	ldr	r3, [pc, #480]	; (80071d0 <_dtoa_r+0x2f8>)
 8006fee:	f7f9 f8c5 	bl	800017c <__aeabi_dsub>
 8006ff2:	a36b      	add	r3, pc, #428	; (adr r3, 80071a0 <_dtoa_r+0x2c8>)
 8006ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff8:	f7f9 fa78 	bl	80004ec <__aeabi_dmul>
 8006ffc:	a36a      	add	r3, pc, #424	; (adr r3, 80071a8 <_dtoa_r+0x2d0>)
 8006ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007002:	f7f9 f8bd 	bl	8000180 <__adddf3>
 8007006:	4606      	mov	r6, r0
 8007008:	4620      	mov	r0, r4
 800700a:	460f      	mov	r7, r1
 800700c:	f7f9 fa04 	bl	8000418 <__aeabi_i2d>
 8007010:	a367      	add	r3, pc, #412	; (adr r3, 80071b0 <_dtoa_r+0x2d8>)
 8007012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007016:	f7f9 fa69 	bl	80004ec <__aeabi_dmul>
 800701a:	4602      	mov	r2, r0
 800701c:	460b      	mov	r3, r1
 800701e:	4630      	mov	r0, r6
 8007020:	4639      	mov	r1, r7
 8007022:	f7f9 f8ad 	bl	8000180 <__adddf3>
 8007026:	4606      	mov	r6, r0
 8007028:	460f      	mov	r7, r1
 800702a:	f7f9 fd0f 	bl	8000a4c <__aeabi_d2iz>
 800702e:	2200      	movs	r2, #0
 8007030:	4681      	mov	r9, r0
 8007032:	2300      	movs	r3, #0
 8007034:	4630      	mov	r0, r6
 8007036:	4639      	mov	r1, r7
 8007038:	f7f9 fcca 	bl	80009d0 <__aeabi_dcmplt>
 800703c:	b148      	cbz	r0, 8007052 <_dtoa_r+0x17a>
 800703e:	4648      	mov	r0, r9
 8007040:	f7f9 f9ea 	bl	8000418 <__aeabi_i2d>
 8007044:	4632      	mov	r2, r6
 8007046:	463b      	mov	r3, r7
 8007048:	f7f9 fcb8 	bl	80009bc <__aeabi_dcmpeq>
 800704c:	b908      	cbnz	r0, 8007052 <_dtoa_r+0x17a>
 800704e:	f109 39ff 	add.w	r9, r9, #4294967295
 8007052:	f1b9 0f16 	cmp.w	r9, #22
 8007056:	d857      	bhi.n	8007108 <_dtoa_r+0x230>
 8007058:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800705c:	4b5d      	ldr	r3, [pc, #372]	; (80071d4 <_dtoa_r+0x2fc>)
 800705e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007066:	f7f9 fcb3 	bl	80009d0 <__aeabi_dcmplt>
 800706a:	2800      	cmp	r0, #0
 800706c:	d04e      	beq.n	800710c <_dtoa_r+0x234>
 800706e:	2300      	movs	r3, #0
 8007070:	f109 39ff 	add.w	r9, r9, #4294967295
 8007074:	930f      	str	r3, [sp, #60]	; 0x3c
 8007076:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007078:	1b1c      	subs	r4, r3, r4
 800707a:	1e63      	subs	r3, r4, #1
 800707c:	9309      	str	r3, [sp, #36]	; 0x24
 800707e:	bf49      	itett	mi
 8007080:	f1c4 0301 	rsbmi	r3, r4, #1
 8007084:	2300      	movpl	r3, #0
 8007086:	9306      	strmi	r3, [sp, #24]
 8007088:	2300      	movmi	r3, #0
 800708a:	bf54      	ite	pl
 800708c:	9306      	strpl	r3, [sp, #24]
 800708e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007090:	f1b9 0f00 	cmp.w	r9, #0
 8007094:	db3c      	blt.n	8007110 <_dtoa_r+0x238>
 8007096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007098:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800709c:	444b      	add	r3, r9
 800709e:	9309      	str	r3, [sp, #36]	; 0x24
 80070a0:	2300      	movs	r3, #0
 80070a2:	930a      	str	r3, [sp, #40]	; 0x28
 80070a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80070a6:	2b09      	cmp	r3, #9
 80070a8:	d86c      	bhi.n	8007184 <_dtoa_r+0x2ac>
 80070aa:	2b05      	cmp	r3, #5
 80070ac:	bfc4      	itt	gt
 80070ae:	3b04      	subgt	r3, #4
 80070b0:	9322      	strgt	r3, [sp, #136]	; 0x88
 80070b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80070b4:	bfc8      	it	gt
 80070b6:	2400      	movgt	r4, #0
 80070b8:	f1a3 0302 	sub.w	r3, r3, #2
 80070bc:	bfd8      	it	le
 80070be:	2401      	movle	r4, #1
 80070c0:	2b03      	cmp	r3, #3
 80070c2:	f200 808b 	bhi.w	80071dc <_dtoa_r+0x304>
 80070c6:	e8df f003 	tbb	[pc, r3]
 80070ca:	4f2d      	.short	0x4f2d
 80070cc:	5b4d      	.short	0x5b4d
 80070ce:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80070d2:	441c      	add	r4, r3
 80070d4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80070d8:	2b20      	cmp	r3, #32
 80070da:	bfc3      	ittte	gt
 80070dc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80070e0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80070e4:	fa09 f303 	lslgt.w	r3, r9, r3
 80070e8:	f1c3 0320 	rsble	r3, r3, #32
 80070ec:	bfc6      	itte	gt
 80070ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 80070f2:	4318      	orrgt	r0, r3
 80070f4:	fa06 f003 	lslle.w	r0, r6, r3
 80070f8:	f7f9 f97e 	bl	80003f8 <__aeabi_ui2d>
 80070fc:	2301      	movs	r3, #1
 80070fe:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007102:	3c01      	subs	r4, #1
 8007104:	9313      	str	r3, [sp, #76]	; 0x4c
 8007106:	e770      	b.n	8006fea <_dtoa_r+0x112>
 8007108:	2301      	movs	r3, #1
 800710a:	e7b3      	b.n	8007074 <_dtoa_r+0x19c>
 800710c:	900f      	str	r0, [sp, #60]	; 0x3c
 800710e:	e7b2      	b.n	8007076 <_dtoa_r+0x19e>
 8007110:	9b06      	ldr	r3, [sp, #24]
 8007112:	eba3 0309 	sub.w	r3, r3, r9
 8007116:	9306      	str	r3, [sp, #24]
 8007118:	f1c9 0300 	rsb	r3, r9, #0
 800711c:	930a      	str	r3, [sp, #40]	; 0x28
 800711e:	2300      	movs	r3, #0
 8007120:	930e      	str	r3, [sp, #56]	; 0x38
 8007122:	e7bf      	b.n	80070a4 <_dtoa_r+0x1cc>
 8007124:	2300      	movs	r3, #0
 8007126:	930b      	str	r3, [sp, #44]	; 0x2c
 8007128:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800712a:	2b00      	cmp	r3, #0
 800712c:	dc59      	bgt.n	80071e2 <_dtoa_r+0x30a>
 800712e:	f04f 0b01 	mov.w	fp, #1
 8007132:	465b      	mov	r3, fp
 8007134:	f8cd b008 	str.w	fp, [sp, #8]
 8007138:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800713c:	2200      	movs	r2, #0
 800713e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007140:	6042      	str	r2, [r0, #4]
 8007142:	2204      	movs	r2, #4
 8007144:	f102 0614 	add.w	r6, r2, #20
 8007148:	429e      	cmp	r6, r3
 800714a:	6841      	ldr	r1, [r0, #4]
 800714c:	d94f      	bls.n	80071ee <_dtoa_r+0x316>
 800714e:	4628      	mov	r0, r5
 8007150:	f000 fcd8 	bl	8007b04 <_Balloc>
 8007154:	9008      	str	r0, [sp, #32]
 8007156:	2800      	cmp	r0, #0
 8007158:	d14d      	bne.n	80071f6 <_dtoa_r+0x31e>
 800715a:	4602      	mov	r2, r0
 800715c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007160:	4b1d      	ldr	r3, [pc, #116]	; (80071d8 <_dtoa_r+0x300>)
 8007162:	e6cd      	b.n	8006f00 <_dtoa_r+0x28>
 8007164:	2301      	movs	r3, #1
 8007166:	e7de      	b.n	8007126 <_dtoa_r+0x24e>
 8007168:	2300      	movs	r3, #0
 800716a:	930b      	str	r3, [sp, #44]	; 0x2c
 800716c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800716e:	eb09 0b03 	add.w	fp, r9, r3
 8007172:	f10b 0301 	add.w	r3, fp, #1
 8007176:	2b01      	cmp	r3, #1
 8007178:	9302      	str	r3, [sp, #8]
 800717a:	bfb8      	it	lt
 800717c:	2301      	movlt	r3, #1
 800717e:	e7dd      	b.n	800713c <_dtoa_r+0x264>
 8007180:	2301      	movs	r3, #1
 8007182:	e7f2      	b.n	800716a <_dtoa_r+0x292>
 8007184:	2401      	movs	r4, #1
 8007186:	2300      	movs	r3, #0
 8007188:	940b      	str	r4, [sp, #44]	; 0x2c
 800718a:	9322      	str	r3, [sp, #136]	; 0x88
 800718c:	f04f 3bff 	mov.w	fp, #4294967295
 8007190:	2200      	movs	r2, #0
 8007192:	2312      	movs	r3, #18
 8007194:	f8cd b008 	str.w	fp, [sp, #8]
 8007198:	9223      	str	r2, [sp, #140]	; 0x8c
 800719a:	e7cf      	b.n	800713c <_dtoa_r+0x264>
 800719c:	f3af 8000 	nop.w
 80071a0:	636f4361 	.word	0x636f4361
 80071a4:	3fd287a7 	.word	0x3fd287a7
 80071a8:	8b60c8b3 	.word	0x8b60c8b3
 80071ac:	3fc68a28 	.word	0x3fc68a28
 80071b0:	509f79fb 	.word	0x509f79fb
 80071b4:	3fd34413 	.word	0x3fd34413
 80071b8:	0800932d 	.word	0x0800932d
 80071bc:	08009344 	.word	0x08009344
 80071c0:	7ff00000 	.word	0x7ff00000
 80071c4:	08009329 	.word	0x08009329
 80071c8:	08009320 	.word	0x08009320
 80071cc:	080092fd 	.word	0x080092fd
 80071d0:	3ff80000 	.word	0x3ff80000
 80071d4:	08009440 	.word	0x08009440
 80071d8:	080093a3 	.word	0x080093a3
 80071dc:	2301      	movs	r3, #1
 80071de:	930b      	str	r3, [sp, #44]	; 0x2c
 80071e0:	e7d4      	b.n	800718c <_dtoa_r+0x2b4>
 80071e2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80071e6:	465b      	mov	r3, fp
 80071e8:	f8cd b008 	str.w	fp, [sp, #8]
 80071ec:	e7a6      	b.n	800713c <_dtoa_r+0x264>
 80071ee:	3101      	adds	r1, #1
 80071f0:	6041      	str	r1, [r0, #4]
 80071f2:	0052      	lsls	r2, r2, #1
 80071f4:	e7a6      	b.n	8007144 <_dtoa_r+0x26c>
 80071f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80071f8:	9a08      	ldr	r2, [sp, #32]
 80071fa:	601a      	str	r2, [r3, #0]
 80071fc:	9b02      	ldr	r3, [sp, #8]
 80071fe:	2b0e      	cmp	r3, #14
 8007200:	f200 80a8 	bhi.w	8007354 <_dtoa_r+0x47c>
 8007204:	2c00      	cmp	r4, #0
 8007206:	f000 80a5 	beq.w	8007354 <_dtoa_r+0x47c>
 800720a:	f1b9 0f00 	cmp.w	r9, #0
 800720e:	dd34      	ble.n	800727a <_dtoa_r+0x3a2>
 8007210:	4a9a      	ldr	r2, [pc, #616]	; (800747c <_dtoa_r+0x5a4>)
 8007212:	f009 030f 	and.w	r3, r9, #15
 8007216:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800721a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800721e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007222:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007226:	ea4f 1429 	mov.w	r4, r9, asr #4
 800722a:	d016      	beq.n	800725a <_dtoa_r+0x382>
 800722c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007230:	4b93      	ldr	r3, [pc, #588]	; (8007480 <_dtoa_r+0x5a8>)
 8007232:	2703      	movs	r7, #3
 8007234:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007238:	f7f9 fa82 	bl	8000740 <__aeabi_ddiv>
 800723c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007240:	f004 040f 	and.w	r4, r4, #15
 8007244:	4e8e      	ldr	r6, [pc, #568]	; (8007480 <_dtoa_r+0x5a8>)
 8007246:	b954      	cbnz	r4, 800725e <_dtoa_r+0x386>
 8007248:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800724c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007250:	f7f9 fa76 	bl	8000740 <__aeabi_ddiv>
 8007254:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007258:	e029      	b.n	80072ae <_dtoa_r+0x3d6>
 800725a:	2702      	movs	r7, #2
 800725c:	e7f2      	b.n	8007244 <_dtoa_r+0x36c>
 800725e:	07e1      	lsls	r1, r4, #31
 8007260:	d508      	bpl.n	8007274 <_dtoa_r+0x39c>
 8007262:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007266:	e9d6 2300 	ldrd	r2, r3, [r6]
 800726a:	f7f9 f93f 	bl	80004ec <__aeabi_dmul>
 800726e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007272:	3701      	adds	r7, #1
 8007274:	1064      	asrs	r4, r4, #1
 8007276:	3608      	adds	r6, #8
 8007278:	e7e5      	b.n	8007246 <_dtoa_r+0x36e>
 800727a:	f000 80a5 	beq.w	80073c8 <_dtoa_r+0x4f0>
 800727e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007282:	f1c9 0400 	rsb	r4, r9, #0
 8007286:	4b7d      	ldr	r3, [pc, #500]	; (800747c <_dtoa_r+0x5a4>)
 8007288:	f004 020f 	and.w	r2, r4, #15
 800728c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	f7f9 f92a 	bl	80004ec <__aeabi_dmul>
 8007298:	2702      	movs	r7, #2
 800729a:	2300      	movs	r3, #0
 800729c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072a0:	4e77      	ldr	r6, [pc, #476]	; (8007480 <_dtoa_r+0x5a8>)
 80072a2:	1124      	asrs	r4, r4, #4
 80072a4:	2c00      	cmp	r4, #0
 80072a6:	f040 8084 	bne.w	80073b2 <_dtoa_r+0x4da>
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1d2      	bne.n	8007254 <_dtoa_r+0x37c>
 80072ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f000 808b 	beq.w	80073cc <_dtoa_r+0x4f4>
 80072b6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80072ba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80072be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072c2:	2200      	movs	r2, #0
 80072c4:	4b6f      	ldr	r3, [pc, #444]	; (8007484 <_dtoa_r+0x5ac>)
 80072c6:	f7f9 fb83 	bl	80009d0 <__aeabi_dcmplt>
 80072ca:	2800      	cmp	r0, #0
 80072cc:	d07e      	beq.n	80073cc <_dtoa_r+0x4f4>
 80072ce:	9b02      	ldr	r3, [sp, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d07b      	beq.n	80073cc <_dtoa_r+0x4f4>
 80072d4:	f1bb 0f00 	cmp.w	fp, #0
 80072d8:	dd38      	ble.n	800734c <_dtoa_r+0x474>
 80072da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072de:	2200      	movs	r2, #0
 80072e0:	4b69      	ldr	r3, [pc, #420]	; (8007488 <_dtoa_r+0x5b0>)
 80072e2:	f7f9 f903 	bl	80004ec <__aeabi_dmul>
 80072e6:	465c      	mov	r4, fp
 80072e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072ec:	f109 38ff 	add.w	r8, r9, #4294967295
 80072f0:	3701      	adds	r7, #1
 80072f2:	4638      	mov	r0, r7
 80072f4:	f7f9 f890 	bl	8000418 <__aeabi_i2d>
 80072f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072fc:	f7f9 f8f6 	bl	80004ec <__aeabi_dmul>
 8007300:	2200      	movs	r2, #0
 8007302:	4b62      	ldr	r3, [pc, #392]	; (800748c <_dtoa_r+0x5b4>)
 8007304:	f7f8 ff3c 	bl	8000180 <__adddf3>
 8007308:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800730c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007310:	9611      	str	r6, [sp, #68]	; 0x44
 8007312:	2c00      	cmp	r4, #0
 8007314:	d15d      	bne.n	80073d2 <_dtoa_r+0x4fa>
 8007316:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800731a:	2200      	movs	r2, #0
 800731c:	4b5c      	ldr	r3, [pc, #368]	; (8007490 <_dtoa_r+0x5b8>)
 800731e:	f7f8 ff2d 	bl	800017c <__aeabi_dsub>
 8007322:	4602      	mov	r2, r0
 8007324:	460b      	mov	r3, r1
 8007326:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800732a:	4633      	mov	r3, r6
 800732c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800732e:	f7f9 fb6d 	bl	8000a0c <__aeabi_dcmpgt>
 8007332:	2800      	cmp	r0, #0
 8007334:	f040 829e 	bne.w	8007874 <_dtoa_r+0x99c>
 8007338:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800733c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800733e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007342:	f7f9 fb45 	bl	80009d0 <__aeabi_dcmplt>
 8007346:	2800      	cmp	r0, #0
 8007348:	f040 8292 	bne.w	8007870 <_dtoa_r+0x998>
 800734c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007350:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007354:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007356:	2b00      	cmp	r3, #0
 8007358:	f2c0 8153 	blt.w	8007602 <_dtoa_r+0x72a>
 800735c:	f1b9 0f0e 	cmp.w	r9, #14
 8007360:	f300 814f 	bgt.w	8007602 <_dtoa_r+0x72a>
 8007364:	4b45      	ldr	r3, [pc, #276]	; (800747c <_dtoa_r+0x5a4>)
 8007366:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800736a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800736e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007372:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007374:	2b00      	cmp	r3, #0
 8007376:	f280 80db 	bge.w	8007530 <_dtoa_r+0x658>
 800737a:	9b02      	ldr	r3, [sp, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	f300 80d7 	bgt.w	8007530 <_dtoa_r+0x658>
 8007382:	f040 8274 	bne.w	800786e <_dtoa_r+0x996>
 8007386:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800738a:	2200      	movs	r2, #0
 800738c:	4b40      	ldr	r3, [pc, #256]	; (8007490 <_dtoa_r+0x5b8>)
 800738e:	f7f9 f8ad 	bl	80004ec <__aeabi_dmul>
 8007392:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007396:	f7f9 fb2f 	bl	80009f8 <__aeabi_dcmpge>
 800739a:	9c02      	ldr	r4, [sp, #8]
 800739c:	4626      	mov	r6, r4
 800739e:	2800      	cmp	r0, #0
 80073a0:	f040 824a 	bne.w	8007838 <_dtoa_r+0x960>
 80073a4:	2331      	movs	r3, #49	; 0x31
 80073a6:	9f08      	ldr	r7, [sp, #32]
 80073a8:	f109 0901 	add.w	r9, r9, #1
 80073ac:	f807 3b01 	strb.w	r3, [r7], #1
 80073b0:	e246      	b.n	8007840 <_dtoa_r+0x968>
 80073b2:	07e2      	lsls	r2, r4, #31
 80073b4:	d505      	bpl.n	80073c2 <_dtoa_r+0x4ea>
 80073b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80073ba:	f7f9 f897 	bl	80004ec <__aeabi_dmul>
 80073be:	2301      	movs	r3, #1
 80073c0:	3701      	adds	r7, #1
 80073c2:	1064      	asrs	r4, r4, #1
 80073c4:	3608      	adds	r6, #8
 80073c6:	e76d      	b.n	80072a4 <_dtoa_r+0x3cc>
 80073c8:	2702      	movs	r7, #2
 80073ca:	e770      	b.n	80072ae <_dtoa_r+0x3d6>
 80073cc:	46c8      	mov	r8, r9
 80073ce:	9c02      	ldr	r4, [sp, #8]
 80073d0:	e78f      	b.n	80072f2 <_dtoa_r+0x41a>
 80073d2:	9908      	ldr	r1, [sp, #32]
 80073d4:	4b29      	ldr	r3, [pc, #164]	; (800747c <_dtoa_r+0x5a4>)
 80073d6:	4421      	add	r1, r4
 80073d8:	9112      	str	r1, [sp, #72]	; 0x48
 80073da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80073e0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80073e4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073e8:	2900      	cmp	r1, #0
 80073ea:	d055      	beq.n	8007498 <_dtoa_r+0x5c0>
 80073ec:	2000      	movs	r0, #0
 80073ee:	4929      	ldr	r1, [pc, #164]	; (8007494 <_dtoa_r+0x5bc>)
 80073f0:	f7f9 f9a6 	bl	8000740 <__aeabi_ddiv>
 80073f4:	463b      	mov	r3, r7
 80073f6:	4632      	mov	r2, r6
 80073f8:	f7f8 fec0 	bl	800017c <__aeabi_dsub>
 80073fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007400:	9f08      	ldr	r7, [sp, #32]
 8007402:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007406:	f7f9 fb21 	bl	8000a4c <__aeabi_d2iz>
 800740a:	4604      	mov	r4, r0
 800740c:	f7f9 f804 	bl	8000418 <__aeabi_i2d>
 8007410:	4602      	mov	r2, r0
 8007412:	460b      	mov	r3, r1
 8007414:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007418:	f7f8 feb0 	bl	800017c <__aeabi_dsub>
 800741c:	4602      	mov	r2, r0
 800741e:	460b      	mov	r3, r1
 8007420:	3430      	adds	r4, #48	; 0x30
 8007422:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007426:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800742a:	f807 4b01 	strb.w	r4, [r7], #1
 800742e:	f7f9 facf 	bl	80009d0 <__aeabi_dcmplt>
 8007432:	2800      	cmp	r0, #0
 8007434:	d174      	bne.n	8007520 <_dtoa_r+0x648>
 8007436:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800743a:	2000      	movs	r0, #0
 800743c:	4911      	ldr	r1, [pc, #68]	; (8007484 <_dtoa_r+0x5ac>)
 800743e:	f7f8 fe9d 	bl	800017c <__aeabi_dsub>
 8007442:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007446:	f7f9 fac3 	bl	80009d0 <__aeabi_dcmplt>
 800744a:	2800      	cmp	r0, #0
 800744c:	f040 80b6 	bne.w	80075bc <_dtoa_r+0x6e4>
 8007450:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007452:	429f      	cmp	r7, r3
 8007454:	f43f af7a 	beq.w	800734c <_dtoa_r+0x474>
 8007458:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800745c:	2200      	movs	r2, #0
 800745e:	4b0a      	ldr	r3, [pc, #40]	; (8007488 <_dtoa_r+0x5b0>)
 8007460:	f7f9 f844 	bl	80004ec <__aeabi_dmul>
 8007464:	2200      	movs	r2, #0
 8007466:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800746a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800746e:	4b06      	ldr	r3, [pc, #24]	; (8007488 <_dtoa_r+0x5b0>)
 8007470:	f7f9 f83c 	bl	80004ec <__aeabi_dmul>
 8007474:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007478:	e7c3      	b.n	8007402 <_dtoa_r+0x52a>
 800747a:	bf00      	nop
 800747c:	08009440 	.word	0x08009440
 8007480:	08009418 	.word	0x08009418
 8007484:	3ff00000 	.word	0x3ff00000
 8007488:	40240000 	.word	0x40240000
 800748c:	401c0000 	.word	0x401c0000
 8007490:	40140000 	.word	0x40140000
 8007494:	3fe00000 	.word	0x3fe00000
 8007498:	4630      	mov	r0, r6
 800749a:	4639      	mov	r1, r7
 800749c:	f7f9 f826 	bl	80004ec <__aeabi_dmul>
 80074a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80074a6:	9c08      	ldr	r4, [sp, #32]
 80074a8:	9314      	str	r3, [sp, #80]	; 0x50
 80074aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074ae:	f7f9 facd 	bl	8000a4c <__aeabi_d2iz>
 80074b2:	9015      	str	r0, [sp, #84]	; 0x54
 80074b4:	f7f8 ffb0 	bl	8000418 <__aeabi_i2d>
 80074b8:	4602      	mov	r2, r0
 80074ba:	460b      	mov	r3, r1
 80074bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074c0:	f7f8 fe5c 	bl	800017c <__aeabi_dsub>
 80074c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80074c6:	4606      	mov	r6, r0
 80074c8:	3330      	adds	r3, #48	; 0x30
 80074ca:	f804 3b01 	strb.w	r3, [r4], #1
 80074ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074d0:	460f      	mov	r7, r1
 80074d2:	429c      	cmp	r4, r3
 80074d4:	f04f 0200 	mov.w	r2, #0
 80074d8:	d124      	bne.n	8007524 <_dtoa_r+0x64c>
 80074da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80074de:	4bb3      	ldr	r3, [pc, #716]	; (80077ac <_dtoa_r+0x8d4>)
 80074e0:	f7f8 fe4e 	bl	8000180 <__adddf3>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	4630      	mov	r0, r6
 80074ea:	4639      	mov	r1, r7
 80074ec:	f7f9 fa8e 	bl	8000a0c <__aeabi_dcmpgt>
 80074f0:	2800      	cmp	r0, #0
 80074f2:	d162      	bne.n	80075ba <_dtoa_r+0x6e2>
 80074f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80074f8:	2000      	movs	r0, #0
 80074fa:	49ac      	ldr	r1, [pc, #688]	; (80077ac <_dtoa_r+0x8d4>)
 80074fc:	f7f8 fe3e 	bl	800017c <__aeabi_dsub>
 8007500:	4602      	mov	r2, r0
 8007502:	460b      	mov	r3, r1
 8007504:	4630      	mov	r0, r6
 8007506:	4639      	mov	r1, r7
 8007508:	f7f9 fa62 	bl	80009d0 <__aeabi_dcmplt>
 800750c:	2800      	cmp	r0, #0
 800750e:	f43f af1d 	beq.w	800734c <_dtoa_r+0x474>
 8007512:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007514:	1e7b      	subs	r3, r7, #1
 8007516:	9314      	str	r3, [sp, #80]	; 0x50
 8007518:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800751c:	2b30      	cmp	r3, #48	; 0x30
 800751e:	d0f8      	beq.n	8007512 <_dtoa_r+0x63a>
 8007520:	46c1      	mov	r9, r8
 8007522:	e03a      	b.n	800759a <_dtoa_r+0x6c2>
 8007524:	4ba2      	ldr	r3, [pc, #648]	; (80077b0 <_dtoa_r+0x8d8>)
 8007526:	f7f8 ffe1 	bl	80004ec <__aeabi_dmul>
 800752a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800752e:	e7bc      	b.n	80074aa <_dtoa_r+0x5d2>
 8007530:	9f08      	ldr	r7, [sp, #32]
 8007532:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007536:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800753a:	f7f9 f901 	bl	8000740 <__aeabi_ddiv>
 800753e:	f7f9 fa85 	bl	8000a4c <__aeabi_d2iz>
 8007542:	4604      	mov	r4, r0
 8007544:	f7f8 ff68 	bl	8000418 <__aeabi_i2d>
 8007548:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800754c:	f7f8 ffce 	bl	80004ec <__aeabi_dmul>
 8007550:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007554:	460b      	mov	r3, r1
 8007556:	4602      	mov	r2, r0
 8007558:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800755c:	f7f8 fe0e 	bl	800017c <__aeabi_dsub>
 8007560:	f807 6b01 	strb.w	r6, [r7], #1
 8007564:	9e08      	ldr	r6, [sp, #32]
 8007566:	9b02      	ldr	r3, [sp, #8]
 8007568:	1bbe      	subs	r6, r7, r6
 800756a:	42b3      	cmp	r3, r6
 800756c:	d13a      	bne.n	80075e4 <_dtoa_r+0x70c>
 800756e:	4602      	mov	r2, r0
 8007570:	460b      	mov	r3, r1
 8007572:	f7f8 fe05 	bl	8000180 <__adddf3>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800757e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007582:	f7f9 fa43 	bl	8000a0c <__aeabi_dcmpgt>
 8007586:	bb58      	cbnz	r0, 80075e0 <_dtoa_r+0x708>
 8007588:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800758c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007590:	f7f9 fa14 	bl	80009bc <__aeabi_dcmpeq>
 8007594:	b108      	cbz	r0, 800759a <_dtoa_r+0x6c2>
 8007596:	07e1      	lsls	r1, r4, #31
 8007598:	d422      	bmi.n	80075e0 <_dtoa_r+0x708>
 800759a:	4628      	mov	r0, r5
 800759c:	4651      	mov	r1, sl
 800759e:	f000 faf1 	bl	8007b84 <_Bfree>
 80075a2:	2300      	movs	r3, #0
 80075a4:	703b      	strb	r3, [r7, #0]
 80075a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80075a8:	f109 0001 	add.w	r0, r9, #1
 80075ac:	6018      	str	r0, [r3, #0]
 80075ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f43f acdf 	beq.w	8006f74 <_dtoa_r+0x9c>
 80075b6:	601f      	str	r7, [r3, #0]
 80075b8:	e4dc      	b.n	8006f74 <_dtoa_r+0x9c>
 80075ba:	4627      	mov	r7, r4
 80075bc:	463b      	mov	r3, r7
 80075be:	461f      	mov	r7, r3
 80075c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075c4:	2a39      	cmp	r2, #57	; 0x39
 80075c6:	d107      	bne.n	80075d8 <_dtoa_r+0x700>
 80075c8:	9a08      	ldr	r2, [sp, #32]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d1f7      	bne.n	80075be <_dtoa_r+0x6e6>
 80075ce:	2230      	movs	r2, #48	; 0x30
 80075d0:	9908      	ldr	r1, [sp, #32]
 80075d2:	f108 0801 	add.w	r8, r8, #1
 80075d6:	700a      	strb	r2, [r1, #0]
 80075d8:	781a      	ldrb	r2, [r3, #0]
 80075da:	3201      	adds	r2, #1
 80075dc:	701a      	strb	r2, [r3, #0]
 80075de:	e79f      	b.n	8007520 <_dtoa_r+0x648>
 80075e0:	46c8      	mov	r8, r9
 80075e2:	e7eb      	b.n	80075bc <_dtoa_r+0x6e4>
 80075e4:	2200      	movs	r2, #0
 80075e6:	4b72      	ldr	r3, [pc, #456]	; (80077b0 <_dtoa_r+0x8d8>)
 80075e8:	f7f8 ff80 	bl	80004ec <__aeabi_dmul>
 80075ec:	4602      	mov	r2, r0
 80075ee:	460b      	mov	r3, r1
 80075f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80075f4:	2200      	movs	r2, #0
 80075f6:	2300      	movs	r3, #0
 80075f8:	f7f9 f9e0 	bl	80009bc <__aeabi_dcmpeq>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	d098      	beq.n	8007532 <_dtoa_r+0x65a>
 8007600:	e7cb      	b.n	800759a <_dtoa_r+0x6c2>
 8007602:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007604:	2a00      	cmp	r2, #0
 8007606:	f000 80cd 	beq.w	80077a4 <_dtoa_r+0x8cc>
 800760a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800760c:	2a01      	cmp	r2, #1
 800760e:	f300 80af 	bgt.w	8007770 <_dtoa_r+0x898>
 8007612:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007614:	2a00      	cmp	r2, #0
 8007616:	f000 80a7 	beq.w	8007768 <_dtoa_r+0x890>
 800761a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800761e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007620:	9f06      	ldr	r7, [sp, #24]
 8007622:	9a06      	ldr	r2, [sp, #24]
 8007624:	2101      	movs	r1, #1
 8007626:	441a      	add	r2, r3
 8007628:	9206      	str	r2, [sp, #24]
 800762a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800762c:	4628      	mov	r0, r5
 800762e:	441a      	add	r2, r3
 8007630:	9209      	str	r2, [sp, #36]	; 0x24
 8007632:	f000 fb61 	bl	8007cf8 <__i2b>
 8007636:	4606      	mov	r6, r0
 8007638:	2f00      	cmp	r7, #0
 800763a:	dd0c      	ble.n	8007656 <_dtoa_r+0x77e>
 800763c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800763e:	2b00      	cmp	r3, #0
 8007640:	dd09      	ble.n	8007656 <_dtoa_r+0x77e>
 8007642:	42bb      	cmp	r3, r7
 8007644:	bfa8      	it	ge
 8007646:	463b      	movge	r3, r7
 8007648:	9a06      	ldr	r2, [sp, #24]
 800764a:	1aff      	subs	r7, r7, r3
 800764c:	1ad2      	subs	r2, r2, r3
 800764e:	9206      	str	r2, [sp, #24]
 8007650:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	9309      	str	r3, [sp, #36]	; 0x24
 8007656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007658:	b1f3      	cbz	r3, 8007698 <_dtoa_r+0x7c0>
 800765a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 80a9 	beq.w	80077b4 <_dtoa_r+0x8dc>
 8007662:	2c00      	cmp	r4, #0
 8007664:	dd10      	ble.n	8007688 <_dtoa_r+0x7b0>
 8007666:	4631      	mov	r1, r6
 8007668:	4622      	mov	r2, r4
 800766a:	4628      	mov	r0, r5
 800766c:	f000 fbfe 	bl	8007e6c <__pow5mult>
 8007670:	4652      	mov	r2, sl
 8007672:	4601      	mov	r1, r0
 8007674:	4606      	mov	r6, r0
 8007676:	4628      	mov	r0, r5
 8007678:	f000 fb54 	bl	8007d24 <__multiply>
 800767c:	4680      	mov	r8, r0
 800767e:	4651      	mov	r1, sl
 8007680:	4628      	mov	r0, r5
 8007682:	f000 fa7f 	bl	8007b84 <_Bfree>
 8007686:	46c2      	mov	sl, r8
 8007688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800768a:	1b1a      	subs	r2, r3, r4
 800768c:	d004      	beq.n	8007698 <_dtoa_r+0x7c0>
 800768e:	4651      	mov	r1, sl
 8007690:	4628      	mov	r0, r5
 8007692:	f000 fbeb 	bl	8007e6c <__pow5mult>
 8007696:	4682      	mov	sl, r0
 8007698:	2101      	movs	r1, #1
 800769a:	4628      	mov	r0, r5
 800769c:	f000 fb2c 	bl	8007cf8 <__i2b>
 80076a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076a2:	4604      	mov	r4, r0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	f340 8087 	ble.w	80077b8 <_dtoa_r+0x8e0>
 80076aa:	461a      	mov	r2, r3
 80076ac:	4601      	mov	r1, r0
 80076ae:	4628      	mov	r0, r5
 80076b0:	f000 fbdc 	bl	8007e6c <__pow5mult>
 80076b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076b6:	4604      	mov	r4, r0
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	f340 8080 	ble.w	80077be <_dtoa_r+0x8e6>
 80076be:	f04f 0800 	mov.w	r8, #0
 80076c2:	6923      	ldr	r3, [r4, #16]
 80076c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80076c8:	6918      	ldr	r0, [r3, #16]
 80076ca:	f000 fac7 	bl	8007c5c <__hi0bits>
 80076ce:	f1c0 0020 	rsb	r0, r0, #32
 80076d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076d4:	4418      	add	r0, r3
 80076d6:	f010 001f 	ands.w	r0, r0, #31
 80076da:	f000 8092 	beq.w	8007802 <_dtoa_r+0x92a>
 80076de:	f1c0 0320 	rsb	r3, r0, #32
 80076e2:	2b04      	cmp	r3, #4
 80076e4:	f340 808a 	ble.w	80077fc <_dtoa_r+0x924>
 80076e8:	f1c0 001c 	rsb	r0, r0, #28
 80076ec:	9b06      	ldr	r3, [sp, #24]
 80076ee:	4407      	add	r7, r0
 80076f0:	4403      	add	r3, r0
 80076f2:	9306      	str	r3, [sp, #24]
 80076f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076f6:	4403      	add	r3, r0
 80076f8:	9309      	str	r3, [sp, #36]	; 0x24
 80076fa:	9b06      	ldr	r3, [sp, #24]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	dd05      	ble.n	800770c <_dtoa_r+0x834>
 8007700:	4651      	mov	r1, sl
 8007702:	461a      	mov	r2, r3
 8007704:	4628      	mov	r0, r5
 8007706:	f000 fc0b 	bl	8007f20 <__lshift>
 800770a:	4682      	mov	sl, r0
 800770c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800770e:	2b00      	cmp	r3, #0
 8007710:	dd05      	ble.n	800771e <_dtoa_r+0x846>
 8007712:	4621      	mov	r1, r4
 8007714:	461a      	mov	r2, r3
 8007716:	4628      	mov	r0, r5
 8007718:	f000 fc02 	bl	8007f20 <__lshift>
 800771c:	4604      	mov	r4, r0
 800771e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007720:	2b00      	cmp	r3, #0
 8007722:	d070      	beq.n	8007806 <_dtoa_r+0x92e>
 8007724:	4621      	mov	r1, r4
 8007726:	4650      	mov	r0, sl
 8007728:	f000 fc66 	bl	8007ff8 <__mcmp>
 800772c:	2800      	cmp	r0, #0
 800772e:	da6a      	bge.n	8007806 <_dtoa_r+0x92e>
 8007730:	2300      	movs	r3, #0
 8007732:	4651      	mov	r1, sl
 8007734:	220a      	movs	r2, #10
 8007736:	4628      	mov	r0, r5
 8007738:	f000 fa46 	bl	8007bc8 <__multadd>
 800773c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800773e:	4682      	mov	sl, r0
 8007740:	f109 39ff 	add.w	r9, r9, #4294967295
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 8193 	beq.w	8007a70 <_dtoa_r+0xb98>
 800774a:	4631      	mov	r1, r6
 800774c:	2300      	movs	r3, #0
 800774e:	220a      	movs	r2, #10
 8007750:	4628      	mov	r0, r5
 8007752:	f000 fa39 	bl	8007bc8 <__multadd>
 8007756:	f1bb 0f00 	cmp.w	fp, #0
 800775a:	4606      	mov	r6, r0
 800775c:	f300 8093 	bgt.w	8007886 <_dtoa_r+0x9ae>
 8007760:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007762:	2b02      	cmp	r3, #2
 8007764:	dc57      	bgt.n	8007816 <_dtoa_r+0x93e>
 8007766:	e08e      	b.n	8007886 <_dtoa_r+0x9ae>
 8007768:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800776a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800776e:	e756      	b.n	800761e <_dtoa_r+0x746>
 8007770:	9b02      	ldr	r3, [sp, #8]
 8007772:	1e5c      	subs	r4, r3, #1
 8007774:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007776:	42a3      	cmp	r3, r4
 8007778:	bfb7      	itett	lt
 800777a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800777c:	1b1c      	subge	r4, r3, r4
 800777e:	1ae2      	sublt	r2, r4, r3
 8007780:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007782:	bfbe      	ittt	lt
 8007784:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007786:	189b      	addlt	r3, r3, r2
 8007788:	930e      	strlt	r3, [sp, #56]	; 0x38
 800778a:	9b02      	ldr	r3, [sp, #8]
 800778c:	bfb8      	it	lt
 800778e:	2400      	movlt	r4, #0
 8007790:	2b00      	cmp	r3, #0
 8007792:	bfbb      	ittet	lt
 8007794:	9b06      	ldrlt	r3, [sp, #24]
 8007796:	9a02      	ldrlt	r2, [sp, #8]
 8007798:	9f06      	ldrge	r7, [sp, #24]
 800779a:	1a9f      	sublt	r7, r3, r2
 800779c:	bfac      	ite	ge
 800779e:	9b02      	ldrge	r3, [sp, #8]
 80077a0:	2300      	movlt	r3, #0
 80077a2:	e73e      	b.n	8007622 <_dtoa_r+0x74a>
 80077a4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80077a6:	9f06      	ldr	r7, [sp, #24]
 80077a8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80077aa:	e745      	b.n	8007638 <_dtoa_r+0x760>
 80077ac:	3fe00000 	.word	0x3fe00000
 80077b0:	40240000 	.word	0x40240000
 80077b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077b6:	e76a      	b.n	800768e <_dtoa_r+0x7b6>
 80077b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	dc19      	bgt.n	80077f2 <_dtoa_r+0x91a>
 80077be:	9b04      	ldr	r3, [sp, #16]
 80077c0:	b9bb      	cbnz	r3, 80077f2 <_dtoa_r+0x91a>
 80077c2:	9b05      	ldr	r3, [sp, #20]
 80077c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077c8:	b99b      	cbnz	r3, 80077f2 <_dtoa_r+0x91a>
 80077ca:	9b05      	ldr	r3, [sp, #20]
 80077cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80077d0:	0d1b      	lsrs	r3, r3, #20
 80077d2:	051b      	lsls	r3, r3, #20
 80077d4:	b183      	cbz	r3, 80077f8 <_dtoa_r+0x920>
 80077d6:	f04f 0801 	mov.w	r8, #1
 80077da:	9b06      	ldr	r3, [sp, #24]
 80077dc:	3301      	adds	r3, #1
 80077de:	9306      	str	r3, [sp, #24]
 80077e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077e2:	3301      	adds	r3, #1
 80077e4:	9309      	str	r3, [sp, #36]	; 0x24
 80077e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f47f af6a 	bne.w	80076c2 <_dtoa_r+0x7ea>
 80077ee:	2001      	movs	r0, #1
 80077f0:	e76f      	b.n	80076d2 <_dtoa_r+0x7fa>
 80077f2:	f04f 0800 	mov.w	r8, #0
 80077f6:	e7f6      	b.n	80077e6 <_dtoa_r+0x90e>
 80077f8:	4698      	mov	r8, r3
 80077fa:	e7f4      	b.n	80077e6 <_dtoa_r+0x90e>
 80077fc:	f43f af7d 	beq.w	80076fa <_dtoa_r+0x822>
 8007800:	4618      	mov	r0, r3
 8007802:	301c      	adds	r0, #28
 8007804:	e772      	b.n	80076ec <_dtoa_r+0x814>
 8007806:	9b02      	ldr	r3, [sp, #8]
 8007808:	2b00      	cmp	r3, #0
 800780a:	dc36      	bgt.n	800787a <_dtoa_r+0x9a2>
 800780c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800780e:	2b02      	cmp	r3, #2
 8007810:	dd33      	ble.n	800787a <_dtoa_r+0x9a2>
 8007812:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007816:	f1bb 0f00 	cmp.w	fp, #0
 800781a:	d10d      	bne.n	8007838 <_dtoa_r+0x960>
 800781c:	4621      	mov	r1, r4
 800781e:	465b      	mov	r3, fp
 8007820:	2205      	movs	r2, #5
 8007822:	4628      	mov	r0, r5
 8007824:	f000 f9d0 	bl	8007bc8 <__multadd>
 8007828:	4601      	mov	r1, r0
 800782a:	4604      	mov	r4, r0
 800782c:	4650      	mov	r0, sl
 800782e:	f000 fbe3 	bl	8007ff8 <__mcmp>
 8007832:	2800      	cmp	r0, #0
 8007834:	f73f adb6 	bgt.w	80073a4 <_dtoa_r+0x4cc>
 8007838:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800783a:	9f08      	ldr	r7, [sp, #32]
 800783c:	ea6f 0903 	mvn.w	r9, r3
 8007840:	f04f 0800 	mov.w	r8, #0
 8007844:	4621      	mov	r1, r4
 8007846:	4628      	mov	r0, r5
 8007848:	f000 f99c 	bl	8007b84 <_Bfree>
 800784c:	2e00      	cmp	r6, #0
 800784e:	f43f aea4 	beq.w	800759a <_dtoa_r+0x6c2>
 8007852:	f1b8 0f00 	cmp.w	r8, #0
 8007856:	d005      	beq.n	8007864 <_dtoa_r+0x98c>
 8007858:	45b0      	cmp	r8, r6
 800785a:	d003      	beq.n	8007864 <_dtoa_r+0x98c>
 800785c:	4641      	mov	r1, r8
 800785e:	4628      	mov	r0, r5
 8007860:	f000 f990 	bl	8007b84 <_Bfree>
 8007864:	4631      	mov	r1, r6
 8007866:	4628      	mov	r0, r5
 8007868:	f000 f98c 	bl	8007b84 <_Bfree>
 800786c:	e695      	b.n	800759a <_dtoa_r+0x6c2>
 800786e:	2400      	movs	r4, #0
 8007870:	4626      	mov	r6, r4
 8007872:	e7e1      	b.n	8007838 <_dtoa_r+0x960>
 8007874:	46c1      	mov	r9, r8
 8007876:	4626      	mov	r6, r4
 8007878:	e594      	b.n	80073a4 <_dtoa_r+0x4cc>
 800787a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800787c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 80fc 	beq.w	8007a7e <_dtoa_r+0xba6>
 8007886:	2f00      	cmp	r7, #0
 8007888:	dd05      	ble.n	8007896 <_dtoa_r+0x9be>
 800788a:	4631      	mov	r1, r6
 800788c:	463a      	mov	r2, r7
 800788e:	4628      	mov	r0, r5
 8007890:	f000 fb46 	bl	8007f20 <__lshift>
 8007894:	4606      	mov	r6, r0
 8007896:	f1b8 0f00 	cmp.w	r8, #0
 800789a:	d05c      	beq.n	8007956 <_dtoa_r+0xa7e>
 800789c:	4628      	mov	r0, r5
 800789e:	6871      	ldr	r1, [r6, #4]
 80078a0:	f000 f930 	bl	8007b04 <_Balloc>
 80078a4:	4607      	mov	r7, r0
 80078a6:	b928      	cbnz	r0, 80078b4 <_dtoa_r+0x9dc>
 80078a8:	4602      	mov	r2, r0
 80078aa:	f240 21ea 	movw	r1, #746	; 0x2ea
 80078ae:	4b7e      	ldr	r3, [pc, #504]	; (8007aa8 <_dtoa_r+0xbd0>)
 80078b0:	f7ff bb26 	b.w	8006f00 <_dtoa_r+0x28>
 80078b4:	6932      	ldr	r2, [r6, #16]
 80078b6:	f106 010c 	add.w	r1, r6, #12
 80078ba:	3202      	adds	r2, #2
 80078bc:	0092      	lsls	r2, r2, #2
 80078be:	300c      	adds	r0, #12
 80078c0:	f000 f912 	bl	8007ae8 <memcpy>
 80078c4:	2201      	movs	r2, #1
 80078c6:	4639      	mov	r1, r7
 80078c8:	4628      	mov	r0, r5
 80078ca:	f000 fb29 	bl	8007f20 <__lshift>
 80078ce:	46b0      	mov	r8, r6
 80078d0:	4606      	mov	r6, r0
 80078d2:	9b08      	ldr	r3, [sp, #32]
 80078d4:	3301      	adds	r3, #1
 80078d6:	9302      	str	r3, [sp, #8]
 80078d8:	9b08      	ldr	r3, [sp, #32]
 80078da:	445b      	add	r3, fp
 80078dc:	930a      	str	r3, [sp, #40]	; 0x28
 80078de:	9b04      	ldr	r3, [sp, #16]
 80078e0:	f003 0301 	and.w	r3, r3, #1
 80078e4:	9309      	str	r3, [sp, #36]	; 0x24
 80078e6:	9b02      	ldr	r3, [sp, #8]
 80078e8:	4621      	mov	r1, r4
 80078ea:	4650      	mov	r0, sl
 80078ec:	f103 3bff 	add.w	fp, r3, #4294967295
 80078f0:	f7ff fa64 	bl	8006dbc <quorem>
 80078f4:	4603      	mov	r3, r0
 80078f6:	4641      	mov	r1, r8
 80078f8:	3330      	adds	r3, #48	; 0x30
 80078fa:	9004      	str	r0, [sp, #16]
 80078fc:	4650      	mov	r0, sl
 80078fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007900:	f000 fb7a 	bl	8007ff8 <__mcmp>
 8007904:	4632      	mov	r2, r6
 8007906:	9006      	str	r0, [sp, #24]
 8007908:	4621      	mov	r1, r4
 800790a:	4628      	mov	r0, r5
 800790c:	f000 fb90 	bl	8008030 <__mdiff>
 8007910:	68c2      	ldr	r2, [r0, #12]
 8007912:	4607      	mov	r7, r0
 8007914:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007916:	bb02      	cbnz	r2, 800795a <_dtoa_r+0xa82>
 8007918:	4601      	mov	r1, r0
 800791a:	4650      	mov	r0, sl
 800791c:	f000 fb6c 	bl	8007ff8 <__mcmp>
 8007920:	4602      	mov	r2, r0
 8007922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007924:	4639      	mov	r1, r7
 8007926:	4628      	mov	r0, r5
 8007928:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800792c:	f000 f92a 	bl	8007b84 <_Bfree>
 8007930:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007932:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007934:	9f02      	ldr	r7, [sp, #8]
 8007936:	ea43 0102 	orr.w	r1, r3, r2
 800793a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800793c:	430b      	orrs	r3, r1
 800793e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007940:	d10d      	bne.n	800795e <_dtoa_r+0xa86>
 8007942:	2b39      	cmp	r3, #57	; 0x39
 8007944:	d027      	beq.n	8007996 <_dtoa_r+0xabe>
 8007946:	9a06      	ldr	r2, [sp, #24]
 8007948:	2a00      	cmp	r2, #0
 800794a:	dd01      	ble.n	8007950 <_dtoa_r+0xa78>
 800794c:	9b04      	ldr	r3, [sp, #16]
 800794e:	3331      	adds	r3, #49	; 0x31
 8007950:	f88b 3000 	strb.w	r3, [fp]
 8007954:	e776      	b.n	8007844 <_dtoa_r+0x96c>
 8007956:	4630      	mov	r0, r6
 8007958:	e7b9      	b.n	80078ce <_dtoa_r+0x9f6>
 800795a:	2201      	movs	r2, #1
 800795c:	e7e2      	b.n	8007924 <_dtoa_r+0xa4c>
 800795e:	9906      	ldr	r1, [sp, #24]
 8007960:	2900      	cmp	r1, #0
 8007962:	db04      	blt.n	800796e <_dtoa_r+0xa96>
 8007964:	9822      	ldr	r0, [sp, #136]	; 0x88
 8007966:	4301      	orrs	r1, r0
 8007968:	9809      	ldr	r0, [sp, #36]	; 0x24
 800796a:	4301      	orrs	r1, r0
 800796c:	d120      	bne.n	80079b0 <_dtoa_r+0xad8>
 800796e:	2a00      	cmp	r2, #0
 8007970:	ddee      	ble.n	8007950 <_dtoa_r+0xa78>
 8007972:	4651      	mov	r1, sl
 8007974:	2201      	movs	r2, #1
 8007976:	4628      	mov	r0, r5
 8007978:	9302      	str	r3, [sp, #8]
 800797a:	f000 fad1 	bl	8007f20 <__lshift>
 800797e:	4621      	mov	r1, r4
 8007980:	4682      	mov	sl, r0
 8007982:	f000 fb39 	bl	8007ff8 <__mcmp>
 8007986:	2800      	cmp	r0, #0
 8007988:	9b02      	ldr	r3, [sp, #8]
 800798a:	dc02      	bgt.n	8007992 <_dtoa_r+0xaba>
 800798c:	d1e0      	bne.n	8007950 <_dtoa_r+0xa78>
 800798e:	07da      	lsls	r2, r3, #31
 8007990:	d5de      	bpl.n	8007950 <_dtoa_r+0xa78>
 8007992:	2b39      	cmp	r3, #57	; 0x39
 8007994:	d1da      	bne.n	800794c <_dtoa_r+0xa74>
 8007996:	2339      	movs	r3, #57	; 0x39
 8007998:	f88b 3000 	strb.w	r3, [fp]
 800799c:	463b      	mov	r3, r7
 800799e:	461f      	mov	r7, r3
 80079a0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80079a4:	3b01      	subs	r3, #1
 80079a6:	2a39      	cmp	r2, #57	; 0x39
 80079a8:	d050      	beq.n	8007a4c <_dtoa_r+0xb74>
 80079aa:	3201      	adds	r2, #1
 80079ac:	701a      	strb	r2, [r3, #0]
 80079ae:	e749      	b.n	8007844 <_dtoa_r+0x96c>
 80079b0:	2a00      	cmp	r2, #0
 80079b2:	dd03      	ble.n	80079bc <_dtoa_r+0xae4>
 80079b4:	2b39      	cmp	r3, #57	; 0x39
 80079b6:	d0ee      	beq.n	8007996 <_dtoa_r+0xabe>
 80079b8:	3301      	adds	r3, #1
 80079ba:	e7c9      	b.n	8007950 <_dtoa_r+0xa78>
 80079bc:	9a02      	ldr	r2, [sp, #8]
 80079be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80079c0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80079c4:	428a      	cmp	r2, r1
 80079c6:	d02a      	beq.n	8007a1e <_dtoa_r+0xb46>
 80079c8:	4651      	mov	r1, sl
 80079ca:	2300      	movs	r3, #0
 80079cc:	220a      	movs	r2, #10
 80079ce:	4628      	mov	r0, r5
 80079d0:	f000 f8fa 	bl	8007bc8 <__multadd>
 80079d4:	45b0      	cmp	r8, r6
 80079d6:	4682      	mov	sl, r0
 80079d8:	f04f 0300 	mov.w	r3, #0
 80079dc:	f04f 020a 	mov.w	r2, #10
 80079e0:	4641      	mov	r1, r8
 80079e2:	4628      	mov	r0, r5
 80079e4:	d107      	bne.n	80079f6 <_dtoa_r+0xb1e>
 80079e6:	f000 f8ef 	bl	8007bc8 <__multadd>
 80079ea:	4680      	mov	r8, r0
 80079ec:	4606      	mov	r6, r0
 80079ee:	9b02      	ldr	r3, [sp, #8]
 80079f0:	3301      	adds	r3, #1
 80079f2:	9302      	str	r3, [sp, #8]
 80079f4:	e777      	b.n	80078e6 <_dtoa_r+0xa0e>
 80079f6:	f000 f8e7 	bl	8007bc8 <__multadd>
 80079fa:	4631      	mov	r1, r6
 80079fc:	4680      	mov	r8, r0
 80079fe:	2300      	movs	r3, #0
 8007a00:	220a      	movs	r2, #10
 8007a02:	4628      	mov	r0, r5
 8007a04:	f000 f8e0 	bl	8007bc8 <__multadd>
 8007a08:	4606      	mov	r6, r0
 8007a0a:	e7f0      	b.n	80079ee <_dtoa_r+0xb16>
 8007a0c:	f1bb 0f00 	cmp.w	fp, #0
 8007a10:	bfcc      	ite	gt
 8007a12:	465f      	movgt	r7, fp
 8007a14:	2701      	movle	r7, #1
 8007a16:	f04f 0800 	mov.w	r8, #0
 8007a1a:	9a08      	ldr	r2, [sp, #32]
 8007a1c:	4417      	add	r7, r2
 8007a1e:	4651      	mov	r1, sl
 8007a20:	2201      	movs	r2, #1
 8007a22:	4628      	mov	r0, r5
 8007a24:	9302      	str	r3, [sp, #8]
 8007a26:	f000 fa7b 	bl	8007f20 <__lshift>
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	4682      	mov	sl, r0
 8007a2e:	f000 fae3 	bl	8007ff8 <__mcmp>
 8007a32:	2800      	cmp	r0, #0
 8007a34:	dcb2      	bgt.n	800799c <_dtoa_r+0xac4>
 8007a36:	d102      	bne.n	8007a3e <_dtoa_r+0xb66>
 8007a38:	9b02      	ldr	r3, [sp, #8]
 8007a3a:	07db      	lsls	r3, r3, #31
 8007a3c:	d4ae      	bmi.n	800799c <_dtoa_r+0xac4>
 8007a3e:	463b      	mov	r3, r7
 8007a40:	461f      	mov	r7, r3
 8007a42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a46:	2a30      	cmp	r2, #48	; 0x30
 8007a48:	d0fa      	beq.n	8007a40 <_dtoa_r+0xb68>
 8007a4a:	e6fb      	b.n	8007844 <_dtoa_r+0x96c>
 8007a4c:	9a08      	ldr	r2, [sp, #32]
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d1a5      	bne.n	800799e <_dtoa_r+0xac6>
 8007a52:	2331      	movs	r3, #49	; 0x31
 8007a54:	f109 0901 	add.w	r9, r9, #1
 8007a58:	7013      	strb	r3, [r2, #0]
 8007a5a:	e6f3      	b.n	8007844 <_dtoa_r+0x96c>
 8007a5c:	4b13      	ldr	r3, [pc, #76]	; (8007aac <_dtoa_r+0xbd4>)
 8007a5e:	f7ff baa7 	b.w	8006fb0 <_dtoa_r+0xd8>
 8007a62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	f47f aa80 	bne.w	8006f6a <_dtoa_r+0x92>
 8007a6a:	4b11      	ldr	r3, [pc, #68]	; (8007ab0 <_dtoa_r+0xbd8>)
 8007a6c:	f7ff baa0 	b.w	8006fb0 <_dtoa_r+0xd8>
 8007a70:	f1bb 0f00 	cmp.w	fp, #0
 8007a74:	dc03      	bgt.n	8007a7e <_dtoa_r+0xba6>
 8007a76:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a78:	2b02      	cmp	r3, #2
 8007a7a:	f73f aecc 	bgt.w	8007816 <_dtoa_r+0x93e>
 8007a7e:	9f08      	ldr	r7, [sp, #32]
 8007a80:	4621      	mov	r1, r4
 8007a82:	4650      	mov	r0, sl
 8007a84:	f7ff f99a 	bl	8006dbc <quorem>
 8007a88:	9a08      	ldr	r2, [sp, #32]
 8007a8a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007a8e:	f807 3b01 	strb.w	r3, [r7], #1
 8007a92:	1aba      	subs	r2, r7, r2
 8007a94:	4593      	cmp	fp, r2
 8007a96:	ddb9      	ble.n	8007a0c <_dtoa_r+0xb34>
 8007a98:	4651      	mov	r1, sl
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	220a      	movs	r2, #10
 8007a9e:	4628      	mov	r0, r5
 8007aa0:	f000 f892 	bl	8007bc8 <__multadd>
 8007aa4:	4682      	mov	sl, r0
 8007aa6:	e7eb      	b.n	8007a80 <_dtoa_r+0xba8>
 8007aa8:	080093a3 	.word	0x080093a3
 8007aac:	080092fc 	.word	0x080092fc
 8007ab0:	08009320 	.word	0x08009320

08007ab4 <_localeconv_r>:
 8007ab4:	4800      	ldr	r0, [pc, #0]	; (8007ab8 <_localeconv_r+0x4>)
 8007ab6:	4770      	bx	lr
 8007ab8:	20000160 	.word	0x20000160

08007abc <malloc>:
 8007abc:	4b02      	ldr	r3, [pc, #8]	; (8007ac8 <malloc+0xc>)
 8007abe:	4601      	mov	r1, r0
 8007ac0:	6818      	ldr	r0, [r3, #0]
 8007ac2:	f000 bbfb 	b.w	80082bc <_malloc_r>
 8007ac6:	bf00      	nop
 8007ac8:	2000000c 	.word	0x2000000c

08007acc <memchr>:
 8007acc:	4603      	mov	r3, r0
 8007ace:	b510      	push	{r4, lr}
 8007ad0:	b2c9      	uxtb	r1, r1
 8007ad2:	4402      	add	r2, r0
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	d101      	bne.n	8007ade <memchr+0x12>
 8007ada:	2000      	movs	r0, #0
 8007adc:	e003      	b.n	8007ae6 <memchr+0x1a>
 8007ade:	7804      	ldrb	r4, [r0, #0]
 8007ae0:	3301      	adds	r3, #1
 8007ae2:	428c      	cmp	r4, r1
 8007ae4:	d1f6      	bne.n	8007ad4 <memchr+0x8>
 8007ae6:	bd10      	pop	{r4, pc}

08007ae8 <memcpy>:
 8007ae8:	440a      	add	r2, r1
 8007aea:	4291      	cmp	r1, r2
 8007aec:	f100 33ff 	add.w	r3, r0, #4294967295
 8007af0:	d100      	bne.n	8007af4 <memcpy+0xc>
 8007af2:	4770      	bx	lr
 8007af4:	b510      	push	{r4, lr}
 8007af6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007afa:	4291      	cmp	r1, r2
 8007afc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b00:	d1f9      	bne.n	8007af6 <memcpy+0xe>
 8007b02:	bd10      	pop	{r4, pc}

08007b04 <_Balloc>:
 8007b04:	b570      	push	{r4, r5, r6, lr}
 8007b06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b08:	4604      	mov	r4, r0
 8007b0a:	460d      	mov	r5, r1
 8007b0c:	b976      	cbnz	r6, 8007b2c <_Balloc+0x28>
 8007b0e:	2010      	movs	r0, #16
 8007b10:	f7ff ffd4 	bl	8007abc <malloc>
 8007b14:	4602      	mov	r2, r0
 8007b16:	6260      	str	r0, [r4, #36]	; 0x24
 8007b18:	b920      	cbnz	r0, 8007b24 <_Balloc+0x20>
 8007b1a:	2166      	movs	r1, #102	; 0x66
 8007b1c:	4b17      	ldr	r3, [pc, #92]	; (8007b7c <_Balloc+0x78>)
 8007b1e:	4818      	ldr	r0, [pc, #96]	; (8007b80 <_Balloc+0x7c>)
 8007b20:	f000 fd92 	bl	8008648 <__assert_func>
 8007b24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b28:	6006      	str	r6, [r0, #0]
 8007b2a:	60c6      	str	r6, [r0, #12]
 8007b2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b2e:	68f3      	ldr	r3, [r6, #12]
 8007b30:	b183      	cbz	r3, 8007b54 <_Balloc+0x50>
 8007b32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b3a:	b9b8      	cbnz	r0, 8007b6c <_Balloc+0x68>
 8007b3c:	2101      	movs	r1, #1
 8007b3e:	fa01 f605 	lsl.w	r6, r1, r5
 8007b42:	1d72      	adds	r2, r6, #5
 8007b44:	4620      	mov	r0, r4
 8007b46:	0092      	lsls	r2, r2, #2
 8007b48:	f000 fb5e 	bl	8008208 <_calloc_r>
 8007b4c:	b160      	cbz	r0, 8007b68 <_Balloc+0x64>
 8007b4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b52:	e00e      	b.n	8007b72 <_Balloc+0x6e>
 8007b54:	2221      	movs	r2, #33	; 0x21
 8007b56:	2104      	movs	r1, #4
 8007b58:	4620      	mov	r0, r4
 8007b5a:	f000 fb55 	bl	8008208 <_calloc_r>
 8007b5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b60:	60f0      	str	r0, [r6, #12]
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1e4      	bne.n	8007b32 <_Balloc+0x2e>
 8007b68:	2000      	movs	r0, #0
 8007b6a:	bd70      	pop	{r4, r5, r6, pc}
 8007b6c:	6802      	ldr	r2, [r0, #0]
 8007b6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007b72:	2300      	movs	r3, #0
 8007b74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007b78:	e7f7      	b.n	8007b6a <_Balloc+0x66>
 8007b7a:	bf00      	nop
 8007b7c:	0800932d 	.word	0x0800932d
 8007b80:	080093b4 	.word	0x080093b4

08007b84 <_Bfree>:
 8007b84:	b570      	push	{r4, r5, r6, lr}
 8007b86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b88:	4605      	mov	r5, r0
 8007b8a:	460c      	mov	r4, r1
 8007b8c:	b976      	cbnz	r6, 8007bac <_Bfree+0x28>
 8007b8e:	2010      	movs	r0, #16
 8007b90:	f7ff ff94 	bl	8007abc <malloc>
 8007b94:	4602      	mov	r2, r0
 8007b96:	6268      	str	r0, [r5, #36]	; 0x24
 8007b98:	b920      	cbnz	r0, 8007ba4 <_Bfree+0x20>
 8007b9a:	218a      	movs	r1, #138	; 0x8a
 8007b9c:	4b08      	ldr	r3, [pc, #32]	; (8007bc0 <_Bfree+0x3c>)
 8007b9e:	4809      	ldr	r0, [pc, #36]	; (8007bc4 <_Bfree+0x40>)
 8007ba0:	f000 fd52 	bl	8008648 <__assert_func>
 8007ba4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ba8:	6006      	str	r6, [r0, #0]
 8007baa:	60c6      	str	r6, [r0, #12]
 8007bac:	b13c      	cbz	r4, 8007bbe <_Bfree+0x3a>
 8007bae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007bb0:	6862      	ldr	r2, [r4, #4]
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bb8:	6021      	str	r1, [r4, #0]
 8007bba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007bbe:	bd70      	pop	{r4, r5, r6, pc}
 8007bc0:	0800932d 	.word	0x0800932d
 8007bc4:	080093b4 	.word	0x080093b4

08007bc8 <__multadd>:
 8007bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bcc:	4698      	mov	r8, r3
 8007bce:	460c      	mov	r4, r1
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	690e      	ldr	r6, [r1, #16]
 8007bd4:	4607      	mov	r7, r0
 8007bd6:	f101 0014 	add.w	r0, r1, #20
 8007bda:	6805      	ldr	r5, [r0, #0]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	b2a9      	uxth	r1, r5
 8007be0:	fb02 8101 	mla	r1, r2, r1, r8
 8007be4:	0c2d      	lsrs	r5, r5, #16
 8007be6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007bea:	fb02 c505 	mla	r5, r2, r5, ip
 8007bee:	b289      	uxth	r1, r1
 8007bf0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007bf4:	429e      	cmp	r6, r3
 8007bf6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007bfa:	f840 1b04 	str.w	r1, [r0], #4
 8007bfe:	dcec      	bgt.n	8007bda <__multadd+0x12>
 8007c00:	f1b8 0f00 	cmp.w	r8, #0
 8007c04:	d022      	beq.n	8007c4c <__multadd+0x84>
 8007c06:	68a3      	ldr	r3, [r4, #8]
 8007c08:	42b3      	cmp	r3, r6
 8007c0a:	dc19      	bgt.n	8007c40 <__multadd+0x78>
 8007c0c:	6861      	ldr	r1, [r4, #4]
 8007c0e:	4638      	mov	r0, r7
 8007c10:	3101      	adds	r1, #1
 8007c12:	f7ff ff77 	bl	8007b04 <_Balloc>
 8007c16:	4605      	mov	r5, r0
 8007c18:	b928      	cbnz	r0, 8007c26 <__multadd+0x5e>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	21b5      	movs	r1, #181	; 0xb5
 8007c1e:	4b0d      	ldr	r3, [pc, #52]	; (8007c54 <__multadd+0x8c>)
 8007c20:	480d      	ldr	r0, [pc, #52]	; (8007c58 <__multadd+0x90>)
 8007c22:	f000 fd11 	bl	8008648 <__assert_func>
 8007c26:	6922      	ldr	r2, [r4, #16]
 8007c28:	f104 010c 	add.w	r1, r4, #12
 8007c2c:	3202      	adds	r2, #2
 8007c2e:	0092      	lsls	r2, r2, #2
 8007c30:	300c      	adds	r0, #12
 8007c32:	f7ff ff59 	bl	8007ae8 <memcpy>
 8007c36:	4621      	mov	r1, r4
 8007c38:	4638      	mov	r0, r7
 8007c3a:	f7ff ffa3 	bl	8007b84 <_Bfree>
 8007c3e:	462c      	mov	r4, r5
 8007c40:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007c44:	3601      	adds	r6, #1
 8007c46:	f8c3 8014 	str.w	r8, [r3, #20]
 8007c4a:	6126      	str	r6, [r4, #16]
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c52:	bf00      	nop
 8007c54:	080093a3 	.word	0x080093a3
 8007c58:	080093b4 	.word	0x080093b4

08007c5c <__hi0bits>:
 8007c5c:	0c02      	lsrs	r2, r0, #16
 8007c5e:	0412      	lsls	r2, r2, #16
 8007c60:	4603      	mov	r3, r0
 8007c62:	b9ca      	cbnz	r2, 8007c98 <__hi0bits+0x3c>
 8007c64:	0403      	lsls	r3, r0, #16
 8007c66:	2010      	movs	r0, #16
 8007c68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007c6c:	bf04      	itt	eq
 8007c6e:	021b      	lsleq	r3, r3, #8
 8007c70:	3008      	addeq	r0, #8
 8007c72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007c76:	bf04      	itt	eq
 8007c78:	011b      	lsleq	r3, r3, #4
 8007c7a:	3004      	addeq	r0, #4
 8007c7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007c80:	bf04      	itt	eq
 8007c82:	009b      	lsleq	r3, r3, #2
 8007c84:	3002      	addeq	r0, #2
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	db05      	blt.n	8007c96 <__hi0bits+0x3a>
 8007c8a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007c8e:	f100 0001 	add.w	r0, r0, #1
 8007c92:	bf08      	it	eq
 8007c94:	2020      	moveq	r0, #32
 8007c96:	4770      	bx	lr
 8007c98:	2000      	movs	r0, #0
 8007c9a:	e7e5      	b.n	8007c68 <__hi0bits+0xc>

08007c9c <__lo0bits>:
 8007c9c:	6803      	ldr	r3, [r0, #0]
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	f013 0007 	ands.w	r0, r3, #7
 8007ca4:	d00b      	beq.n	8007cbe <__lo0bits+0x22>
 8007ca6:	07d9      	lsls	r1, r3, #31
 8007ca8:	d422      	bmi.n	8007cf0 <__lo0bits+0x54>
 8007caa:	0798      	lsls	r0, r3, #30
 8007cac:	bf49      	itett	mi
 8007cae:	085b      	lsrmi	r3, r3, #1
 8007cb0:	089b      	lsrpl	r3, r3, #2
 8007cb2:	2001      	movmi	r0, #1
 8007cb4:	6013      	strmi	r3, [r2, #0]
 8007cb6:	bf5c      	itt	pl
 8007cb8:	2002      	movpl	r0, #2
 8007cba:	6013      	strpl	r3, [r2, #0]
 8007cbc:	4770      	bx	lr
 8007cbe:	b299      	uxth	r1, r3
 8007cc0:	b909      	cbnz	r1, 8007cc6 <__lo0bits+0x2a>
 8007cc2:	2010      	movs	r0, #16
 8007cc4:	0c1b      	lsrs	r3, r3, #16
 8007cc6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007cca:	bf04      	itt	eq
 8007ccc:	0a1b      	lsreq	r3, r3, #8
 8007cce:	3008      	addeq	r0, #8
 8007cd0:	0719      	lsls	r1, r3, #28
 8007cd2:	bf04      	itt	eq
 8007cd4:	091b      	lsreq	r3, r3, #4
 8007cd6:	3004      	addeq	r0, #4
 8007cd8:	0799      	lsls	r1, r3, #30
 8007cda:	bf04      	itt	eq
 8007cdc:	089b      	lsreq	r3, r3, #2
 8007cde:	3002      	addeq	r0, #2
 8007ce0:	07d9      	lsls	r1, r3, #31
 8007ce2:	d403      	bmi.n	8007cec <__lo0bits+0x50>
 8007ce4:	085b      	lsrs	r3, r3, #1
 8007ce6:	f100 0001 	add.w	r0, r0, #1
 8007cea:	d003      	beq.n	8007cf4 <__lo0bits+0x58>
 8007cec:	6013      	str	r3, [r2, #0]
 8007cee:	4770      	bx	lr
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	4770      	bx	lr
 8007cf4:	2020      	movs	r0, #32
 8007cf6:	4770      	bx	lr

08007cf8 <__i2b>:
 8007cf8:	b510      	push	{r4, lr}
 8007cfa:	460c      	mov	r4, r1
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	f7ff ff01 	bl	8007b04 <_Balloc>
 8007d02:	4602      	mov	r2, r0
 8007d04:	b928      	cbnz	r0, 8007d12 <__i2b+0x1a>
 8007d06:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007d0a:	4b04      	ldr	r3, [pc, #16]	; (8007d1c <__i2b+0x24>)
 8007d0c:	4804      	ldr	r0, [pc, #16]	; (8007d20 <__i2b+0x28>)
 8007d0e:	f000 fc9b 	bl	8008648 <__assert_func>
 8007d12:	2301      	movs	r3, #1
 8007d14:	6144      	str	r4, [r0, #20]
 8007d16:	6103      	str	r3, [r0, #16]
 8007d18:	bd10      	pop	{r4, pc}
 8007d1a:	bf00      	nop
 8007d1c:	080093a3 	.word	0x080093a3
 8007d20:	080093b4 	.word	0x080093b4

08007d24 <__multiply>:
 8007d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d28:	4614      	mov	r4, r2
 8007d2a:	690a      	ldr	r2, [r1, #16]
 8007d2c:	6923      	ldr	r3, [r4, #16]
 8007d2e:	460d      	mov	r5, r1
 8007d30:	429a      	cmp	r2, r3
 8007d32:	bfbe      	ittt	lt
 8007d34:	460b      	movlt	r3, r1
 8007d36:	4625      	movlt	r5, r4
 8007d38:	461c      	movlt	r4, r3
 8007d3a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007d3e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007d42:	68ab      	ldr	r3, [r5, #8]
 8007d44:	6869      	ldr	r1, [r5, #4]
 8007d46:	eb0a 0709 	add.w	r7, sl, r9
 8007d4a:	42bb      	cmp	r3, r7
 8007d4c:	b085      	sub	sp, #20
 8007d4e:	bfb8      	it	lt
 8007d50:	3101      	addlt	r1, #1
 8007d52:	f7ff fed7 	bl	8007b04 <_Balloc>
 8007d56:	b930      	cbnz	r0, 8007d66 <__multiply+0x42>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	f240 115d 	movw	r1, #349	; 0x15d
 8007d5e:	4b41      	ldr	r3, [pc, #260]	; (8007e64 <__multiply+0x140>)
 8007d60:	4841      	ldr	r0, [pc, #260]	; (8007e68 <__multiply+0x144>)
 8007d62:	f000 fc71 	bl	8008648 <__assert_func>
 8007d66:	f100 0614 	add.w	r6, r0, #20
 8007d6a:	4633      	mov	r3, r6
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007d72:	4543      	cmp	r3, r8
 8007d74:	d31e      	bcc.n	8007db4 <__multiply+0x90>
 8007d76:	f105 0c14 	add.w	ip, r5, #20
 8007d7a:	f104 0314 	add.w	r3, r4, #20
 8007d7e:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007d82:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007d86:	9202      	str	r2, [sp, #8]
 8007d88:	ebac 0205 	sub.w	r2, ip, r5
 8007d8c:	3a15      	subs	r2, #21
 8007d8e:	f022 0203 	bic.w	r2, r2, #3
 8007d92:	3204      	adds	r2, #4
 8007d94:	f105 0115 	add.w	r1, r5, #21
 8007d98:	458c      	cmp	ip, r1
 8007d9a:	bf38      	it	cc
 8007d9c:	2204      	movcc	r2, #4
 8007d9e:	9201      	str	r2, [sp, #4]
 8007da0:	9a02      	ldr	r2, [sp, #8]
 8007da2:	9303      	str	r3, [sp, #12]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d808      	bhi.n	8007dba <__multiply+0x96>
 8007da8:	2f00      	cmp	r7, #0
 8007daa:	dc55      	bgt.n	8007e58 <__multiply+0x134>
 8007dac:	6107      	str	r7, [r0, #16]
 8007dae:	b005      	add	sp, #20
 8007db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007db4:	f843 2b04 	str.w	r2, [r3], #4
 8007db8:	e7db      	b.n	8007d72 <__multiply+0x4e>
 8007dba:	f8b3 a000 	ldrh.w	sl, [r3]
 8007dbe:	f1ba 0f00 	cmp.w	sl, #0
 8007dc2:	d020      	beq.n	8007e06 <__multiply+0xe2>
 8007dc4:	46b1      	mov	r9, r6
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f105 0e14 	add.w	lr, r5, #20
 8007dcc:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007dd0:	f8d9 b000 	ldr.w	fp, [r9]
 8007dd4:	b2a1      	uxth	r1, r4
 8007dd6:	fa1f fb8b 	uxth.w	fp, fp
 8007dda:	fb0a b101 	mla	r1, sl, r1, fp
 8007dde:	4411      	add	r1, r2
 8007de0:	f8d9 2000 	ldr.w	r2, [r9]
 8007de4:	0c24      	lsrs	r4, r4, #16
 8007de6:	0c12      	lsrs	r2, r2, #16
 8007de8:	fb0a 2404 	mla	r4, sl, r4, r2
 8007dec:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007df0:	b289      	uxth	r1, r1
 8007df2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007df6:	45f4      	cmp	ip, lr
 8007df8:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007dfc:	f849 1b04 	str.w	r1, [r9], #4
 8007e00:	d8e4      	bhi.n	8007dcc <__multiply+0xa8>
 8007e02:	9901      	ldr	r1, [sp, #4]
 8007e04:	5072      	str	r2, [r6, r1]
 8007e06:	9a03      	ldr	r2, [sp, #12]
 8007e08:	3304      	adds	r3, #4
 8007e0a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e0e:	f1b9 0f00 	cmp.w	r9, #0
 8007e12:	d01f      	beq.n	8007e54 <__multiply+0x130>
 8007e14:	46b6      	mov	lr, r6
 8007e16:	f04f 0a00 	mov.w	sl, #0
 8007e1a:	6834      	ldr	r4, [r6, #0]
 8007e1c:	f105 0114 	add.w	r1, r5, #20
 8007e20:	880a      	ldrh	r2, [r1, #0]
 8007e22:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007e26:	b2a4      	uxth	r4, r4
 8007e28:	fb09 b202 	mla	r2, r9, r2, fp
 8007e2c:	4492      	add	sl, r2
 8007e2e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007e32:	f84e 4b04 	str.w	r4, [lr], #4
 8007e36:	f851 4b04 	ldr.w	r4, [r1], #4
 8007e3a:	f8be 2000 	ldrh.w	r2, [lr]
 8007e3e:	0c24      	lsrs	r4, r4, #16
 8007e40:	fb09 2404 	mla	r4, r9, r4, r2
 8007e44:	458c      	cmp	ip, r1
 8007e46:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007e4a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007e4e:	d8e7      	bhi.n	8007e20 <__multiply+0xfc>
 8007e50:	9a01      	ldr	r2, [sp, #4]
 8007e52:	50b4      	str	r4, [r6, r2]
 8007e54:	3604      	adds	r6, #4
 8007e56:	e7a3      	b.n	8007da0 <__multiply+0x7c>
 8007e58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d1a5      	bne.n	8007dac <__multiply+0x88>
 8007e60:	3f01      	subs	r7, #1
 8007e62:	e7a1      	b.n	8007da8 <__multiply+0x84>
 8007e64:	080093a3 	.word	0x080093a3
 8007e68:	080093b4 	.word	0x080093b4

08007e6c <__pow5mult>:
 8007e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e70:	4615      	mov	r5, r2
 8007e72:	f012 0203 	ands.w	r2, r2, #3
 8007e76:	4606      	mov	r6, r0
 8007e78:	460f      	mov	r7, r1
 8007e7a:	d007      	beq.n	8007e8c <__pow5mult+0x20>
 8007e7c:	4c25      	ldr	r4, [pc, #148]	; (8007f14 <__pow5mult+0xa8>)
 8007e7e:	3a01      	subs	r2, #1
 8007e80:	2300      	movs	r3, #0
 8007e82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e86:	f7ff fe9f 	bl	8007bc8 <__multadd>
 8007e8a:	4607      	mov	r7, r0
 8007e8c:	10ad      	asrs	r5, r5, #2
 8007e8e:	d03d      	beq.n	8007f0c <__pow5mult+0xa0>
 8007e90:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007e92:	b97c      	cbnz	r4, 8007eb4 <__pow5mult+0x48>
 8007e94:	2010      	movs	r0, #16
 8007e96:	f7ff fe11 	bl	8007abc <malloc>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	6270      	str	r0, [r6, #36]	; 0x24
 8007e9e:	b928      	cbnz	r0, 8007eac <__pow5mult+0x40>
 8007ea0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007ea4:	4b1c      	ldr	r3, [pc, #112]	; (8007f18 <__pow5mult+0xac>)
 8007ea6:	481d      	ldr	r0, [pc, #116]	; (8007f1c <__pow5mult+0xb0>)
 8007ea8:	f000 fbce 	bl	8008648 <__assert_func>
 8007eac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007eb0:	6004      	str	r4, [r0, #0]
 8007eb2:	60c4      	str	r4, [r0, #12]
 8007eb4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007eb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ebc:	b94c      	cbnz	r4, 8007ed2 <__pow5mult+0x66>
 8007ebe:	f240 2171 	movw	r1, #625	; 0x271
 8007ec2:	4630      	mov	r0, r6
 8007ec4:	f7ff ff18 	bl	8007cf8 <__i2b>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	4604      	mov	r4, r0
 8007ecc:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ed0:	6003      	str	r3, [r0, #0]
 8007ed2:	f04f 0900 	mov.w	r9, #0
 8007ed6:	07eb      	lsls	r3, r5, #31
 8007ed8:	d50a      	bpl.n	8007ef0 <__pow5mult+0x84>
 8007eda:	4639      	mov	r1, r7
 8007edc:	4622      	mov	r2, r4
 8007ede:	4630      	mov	r0, r6
 8007ee0:	f7ff ff20 	bl	8007d24 <__multiply>
 8007ee4:	4680      	mov	r8, r0
 8007ee6:	4639      	mov	r1, r7
 8007ee8:	4630      	mov	r0, r6
 8007eea:	f7ff fe4b 	bl	8007b84 <_Bfree>
 8007eee:	4647      	mov	r7, r8
 8007ef0:	106d      	asrs	r5, r5, #1
 8007ef2:	d00b      	beq.n	8007f0c <__pow5mult+0xa0>
 8007ef4:	6820      	ldr	r0, [r4, #0]
 8007ef6:	b938      	cbnz	r0, 8007f08 <__pow5mult+0x9c>
 8007ef8:	4622      	mov	r2, r4
 8007efa:	4621      	mov	r1, r4
 8007efc:	4630      	mov	r0, r6
 8007efe:	f7ff ff11 	bl	8007d24 <__multiply>
 8007f02:	6020      	str	r0, [r4, #0]
 8007f04:	f8c0 9000 	str.w	r9, [r0]
 8007f08:	4604      	mov	r4, r0
 8007f0a:	e7e4      	b.n	8007ed6 <__pow5mult+0x6a>
 8007f0c:	4638      	mov	r0, r7
 8007f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f12:	bf00      	nop
 8007f14:	08009508 	.word	0x08009508
 8007f18:	0800932d 	.word	0x0800932d
 8007f1c:	080093b4 	.word	0x080093b4

08007f20 <__lshift>:
 8007f20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f24:	460c      	mov	r4, r1
 8007f26:	4607      	mov	r7, r0
 8007f28:	4691      	mov	r9, r2
 8007f2a:	6923      	ldr	r3, [r4, #16]
 8007f2c:	6849      	ldr	r1, [r1, #4]
 8007f2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f32:	68a3      	ldr	r3, [r4, #8]
 8007f34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f38:	f108 0601 	add.w	r6, r8, #1
 8007f3c:	42b3      	cmp	r3, r6
 8007f3e:	db0b      	blt.n	8007f58 <__lshift+0x38>
 8007f40:	4638      	mov	r0, r7
 8007f42:	f7ff fddf 	bl	8007b04 <_Balloc>
 8007f46:	4605      	mov	r5, r0
 8007f48:	b948      	cbnz	r0, 8007f5e <__lshift+0x3e>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007f50:	4b27      	ldr	r3, [pc, #156]	; (8007ff0 <__lshift+0xd0>)
 8007f52:	4828      	ldr	r0, [pc, #160]	; (8007ff4 <__lshift+0xd4>)
 8007f54:	f000 fb78 	bl	8008648 <__assert_func>
 8007f58:	3101      	adds	r1, #1
 8007f5a:	005b      	lsls	r3, r3, #1
 8007f5c:	e7ee      	b.n	8007f3c <__lshift+0x1c>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	f100 0114 	add.w	r1, r0, #20
 8007f64:	f100 0210 	add.w	r2, r0, #16
 8007f68:	4618      	mov	r0, r3
 8007f6a:	4553      	cmp	r3, sl
 8007f6c:	db33      	blt.n	8007fd6 <__lshift+0xb6>
 8007f6e:	6920      	ldr	r0, [r4, #16]
 8007f70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007f74:	f104 0314 	add.w	r3, r4, #20
 8007f78:	f019 091f 	ands.w	r9, r9, #31
 8007f7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007f80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007f84:	d02b      	beq.n	8007fde <__lshift+0xbe>
 8007f86:	468a      	mov	sl, r1
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f1c9 0e20 	rsb	lr, r9, #32
 8007f8e:	6818      	ldr	r0, [r3, #0]
 8007f90:	fa00 f009 	lsl.w	r0, r0, r9
 8007f94:	4302      	orrs	r2, r0
 8007f96:	f84a 2b04 	str.w	r2, [sl], #4
 8007f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f9e:	459c      	cmp	ip, r3
 8007fa0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007fa4:	d8f3      	bhi.n	8007f8e <__lshift+0x6e>
 8007fa6:	ebac 0304 	sub.w	r3, ip, r4
 8007faa:	3b15      	subs	r3, #21
 8007fac:	f023 0303 	bic.w	r3, r3, #3
 8007fb0:	3304      	adds	r3, #4
 8007fb2:	f104 0015 	add.w	r0, r4, #21
 8007fb6:	4584      	cmp	ip, r0
 8007fb8:	bf38      	it	cc
 8007fba:	2304      	movcc	r3, #4
 8007fbc:	50ca      	str	r2, [r1, r3]
 8007fbe:	b10a      	cbz	r2, 8007fc4 <__lshift+0xa4>
 8007fc0:	f108 0602 	add.w	r6, r8, #2
 8007fc4:	3e01      	subs	r6, #1
 8007fc6:	4638      	mov	r0, r7
 8007fc8:	4621      	mov	r1, r4
 8007fca:	612e      	str	r6, [r5, #16]
 8007fcc:	f7ff fdda 	bl	8007b84 <_Bfree>
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fd6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007fda:	3301      	adds	r3, #1
 8007fdc:	e7c5      	b.n	8007f6a <__lshift+0x4a>
 8007fde:	3904      	subs	r1, #4
 8007fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fe4:	459c      	cmp	ip, r3
 8007fe6:	f841 2f04 	str.w	r2, [r1, #4]!
 8007fea:	d8f9      	bhi.n	8007fe0 <__lshift+0xc0>
 8007fec:	e7ea      	b.n	8007fc4 <__lshift+0xa4>
 8007fee:	bf00      	nop
 8007ff0:	080093a3 	.word	0x080093a3
 8007ff4:	080093b4 	.word	0x080093b4

08007ff8 <__mcmp>:
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	690a      	ldr	r2, [r1, #16]
 8007ffc:	6900      	ldr	r0, [r0, #16]
 8007ffe:	b530      	push	{r4, r5, lr}
 8008000:	1a80      	subs	r0, r0, r2
 8008002:	d10d      	bne.n	8008020 <__mcmp+0x28>
 8008004:	3314      	adds	r3, #20
 8008006:	3114      	adds	r1, #20
 8008008:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800800c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008010:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008014:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008018:	4295      	cmp	r5, r2
 800801a:	d002      	beq.n	8008022 <__mcmp+0x2a>
 800801c:	d304      	bcc.n	8008028 <__mcmp+0x30>
 800801e:	2001      	movs	r0, #1
 8008020:	bd30      	pop	{r4, r5, pc}
 8008022:	42a3      	cmp	r3, r4
 8008024:	d3f4      	bcc.n	8008010 <__mcmp+0x18>
 8008026:	e7fb      	b.n	8008020 <__mcmp+0x28>
 8008028:	f04f 30ff 	mov.w	r0, #4294967295
 800802c:	e7f8      	b.n	8008020 <__mcmp+0x28>
	...

08008030 <__mdiff>:
 8008030:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008034:	460c      	mov	r4, r1
 8008036:	4606      	mov	r6, r0
 8008038:	4611      	mov	r1, r2
 800803a:	4620      	mov	r0, r4
 800803c:	4692      	mov	sl, r2
 800803e:	f7ff ffdb 	bl	8007ff8 <__mcmp>
 8008042:	1e05      	subs	r5, r0, #0
 8008044:	d111      	bne.n	800806a <__mdiff+0x3a>
 8008046:	4629      	mov	r1, r5
 8008048:	4630      	mov	r0, r6
 800804a:	f7ff fd5b 	bl	8007b04 <_Balloc>
 800804e:	4602      	mov	r2, r0
 8008050:	b928      	cbnz	r0, 800805e <__mdiff+0x2e>
 8008052:	f240 2132 	movw	r1, #562	; 0x232
 8008056:	4b3c      	ldr	r3, [pc, #240]	; (8008148 <__mdiff+0x118>)
 8008058:	483c      	ldr	r0, [pc, #240]	; (800814c <__mdiff+0x11c>)
 800805a:	f000 faf5 	bl	8008648 <__assert_func>
 800805e:	2301      	movs	r3, #1
 8008060:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008064:	4610      	mov	r0, r2
 8008066:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800806a:	bfa4      	itt	ge
 800806c:	4653      	movge	r3, sl
 800806e:	46a2      	movge	sl, r4
 8008070:	4630      	mov	r0, r6
 8008072:	f8da 1004 	ldr.w	r1, [sl, #4]
 8008076:	bfa6      	itte	ge
 8008078:	461c      	movge	r4, r3
 800807a:	2500      	movge	r5, #0
 800807c:	2501      	movlt	r5, #1
 800807e:	f7ff fd41 	bl	8007b04 <_Balloc>
 8008082:	4602      	mov	r2, r0
 8008084:	b918      	cbnz	r0, 800808e <__mdiff+0x5e>
 8008086:	f44f 7110 	mov.w	r1, #576	; 0x240
 800808a:	4b2f      	ldr	r3, [pc, #188]	; (8008148 <__mdiff+0x118>)
 800808c:	e7e4      	b.n	8008058 <__mdiff+0x28>
 800808e:	f100 0814 	add.w	r8, r0, #20
 8008092:	f8da 7010 	ldr.w	r7, [sl, #16]
 8008096:	60c5      	str	r5, [r0, #12]
 8008098:	f04f 0c00 	mov.w	ip, #0
 800809c:	f10a 0514 	add.w	r5, sl, #20
 80080a0:	f10a 0010 	add.w	r0, sl, #16
 80080a4:	46c2      	mov	sl, r8
 80080a6:	6926      	ldr	r6, [r4, #16]
 80080a8:	f104 0914 	add.w	r9, r4, #20
 80080ac:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80080b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80080b4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80080b8:	f859 3b04 	ldr.w	r3, [r9], #4
 80080bc:	fa1f f18b 	uxth.w	r1, fp
 80080c0:	4461      	add	r1, ip
 80080c2:	fa1f fc83 	uxth.w	ip, r3
 80080c6:	0c1b      	lsrs	r3, r3, #16
 80080c8:	eba1 010c 	sub.w	r1, r1, ip
 80080cc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80080d0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80080d4:	b289      	uxth	r1, r1
 80080d6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80080da:	454e      	cmp	r6, r9
 80080dc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80080e0:	f84a 3b04 	str.w	r3, [sl], #4
 80080e4:	d8e6      	bhi.n	80080b4 <__mdiff+0x84>
 80080e6:	1b33      	subs	r3, r6, r4
 80080e8:	3b15      	subs	r3, #21
 80080ea:	f023 0303 	bic.w	r3, r3, #3
 80080ee:	3415      	adds	r4, #21
 80080f0:	3304      	adds	r3, #4
 80080f2:	42a6      	cmp	r6, r4
 80080f4:	bf38      	it	cc
 80080f6:	2304      	movcc	r3, #4
 80080f8:	441d      	add	r5, r3
 80080fa:	4443      	add	r3, r8
 80080fc:	461e      	mov	r6, r3
 80080fe:	462c      	mov	r4, r5
 8008100:	4574      	cmp	r4, lr
 8008102:	d30e      	bcc.n	8008122 <__mdiff+0xf2>
 8008104:	f10e 0103 	add.w	r1, lr, #3
 8008108:	1b49      	subs	r1, r1, r5
 800810a:	f021 0103 	bic.w	r1, r1, #3
 800810e:	3d03      	subs	r5, #3
 8008110:	45ae      	cmp	lr, r5
 8008112:	bf38      	it	cc
 8008114:	2100      	movcc	r1, #0
 8008116:	4419      	add	r1, r3
 8008118:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800811c:	b18b      	cbz	r3, 8008142 <__mdiff+0x112>
 800811e:	6117      	str	r7, [r2, #16]
 8008120:	e7a0      	b.n	8008064 <__mdiff+0x34>
 8008122:	f854 8b04 	ldr.w	r8, [r4], #4
 8008126:	fa1f f188 	uxth.w	r1, r8
 800812a:	4461      	add	r1, ip
 800812c:	1408      	asrs	r0, r1, #16
 800812e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8008132:	b289      	uxth	r1, r1
 8008134:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008138:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800813c:	f846 1b04 	str.w	r1, [r6], #4
 8008140:	e7de      	b.n	8008100 <__mdiff+0xd0>
 8008142:	3f01      	subs	r7, #1
 8008144:	e7e8      	b.n	8008118 <__mdiff+0xe8>
 8008146:	bf00      	nop
 8008148:	080093a3 	.word	0x080093a3
 800814c:	080093b4 	.word	0x080093b4

08008150 <__d2b>:
 8008150:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008154:	2101      	movs	r1, #1
 8008156:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800815a:	4690      	mov	r8, r2
 800815c:	461d      	mov	r5, r3
 800815e:	f7ff fcd1 	bl	8007b04 <_Balloc>
 8008162:	4604      	mov	r4, r0
 8008164:	b930      	cbnz	r0, 8008174 <__d2b+0x24>
 8008166:	4602      	mov	r2, r0
 8008168:	f240 310a 	movw	r1, #778	; 0x30a
 800816c:	4b24      	ldr	r3, [pc, #144]	; (8008200 <__d2b+0xb0>)
 800816e:	4825      	ldr	r0, [pc, #148]	; (8008204 <__d2b+0xb4>)
 8008170:	f000 fa6a 	bl	8008648 <__assert_func>
 8008174:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008178:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800817c:	bb2d      	cbnz	r5, 80081ca <__d2b+0x7a>
 800817e:	9301      	str	r3, [sp, #4]
 8008180:	f1b8 0300 	subs.w	r3, r8, #0
 8008184:	d026      	beq.n	80081d4 <__d2b+0x84>
 8008186:	4668      	mov	r0, sp
 8008188:	9300      	str	r3, [sp, #0]
 800818a:	f7ff fd87 	bl	8007c9c <__lo0bits>
 800818e:	9900      	ldr	r1, [sp, #0]
 8008190:	b1f0      	cbz	r0, 80081d0 <__d2b+0x80>
 8008192:	9a01      	ldr	r2, [sp, #4]
 8008194:	f1c0 0320 	rsb	r3, r0, #32
 8008198:	fa02 f303 	lsl.w	r3, r2, r3
 800819c:	430b      	orrs	r3, r1
 800819e:	40c2      	lsrs	r2, r0
 80081a0:	6163      	str	r3, [r4, #20]
 80081a2:	9201      	str	r2, [sp, #4]
 80081a4:	9b01      	ldr	r3, [sp, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	bf14      	ite	ne
 80081aa:	2102      	movne	r1, #2
 80081ac:	2101      	moveq	r1, #1
 80081ae:	61a3      	str	r3, [r4, #24]
 80081b0:	6121      	str	r1, [r4, #16]
 80081b2:	b1c5      	cbz	r5, 80081e6 <__d2b+0x96>
 80081b4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80081b8:	4405      	add	r5, r0
 80081ba:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081be:	603d      	str	r5, [r7, #0]
 80081c0:	6030      	str	r0, [r6, #0]
 80081c2:	4620      	mov	r0, r4
 80081c4:	b002      	add	sp, #8
 80081c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081ce:	e7d6      	b.n	800817e <__d2b+0x2e>
 80081d0:	6161      	str	r1, [r4, #20]
 80081d2:	e7e7      	b.n	80081a4 <__d2b+0x54>
 80081d4:	a801      	add	r0, sp, #4
 80081d6:	f7ff fd61 	bl	8007c9c <__lo0bits>
 80081da:	2101      	movs	r1, #1
 80081dc:	9b01      	ldr	r3, [sp, #4]
 80081de:	6121      	str	r1, [r4, #16]
 80081e0:	6163      	str	r3, [r4, #20]
 80081e2:	3020      	adds	r0, #32
 80081e4:	e7e5      	b.n	80081b2 <__d2b+0x62>
 80081e6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80081ea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081ee:	6038      	str	r0, [r7, #0]
 80081f0:	6918      	ldr	r0, [r3, #16]
 80081f2:	f7ff fd33 	bl	8007c5c <__hi0bits>
 80081f6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80081fa:	6031      	str	r1, [r6, #0]
 80081fc:	e7e1      	b.n	80081c2 <__d2b+0x72>
 80081fe:	bf00      	nop
 8008200:	080093a3 	.word	0x080093a3
 8008204:	080093b4 	.word	0x080093b4

08008208 <_calloc_r>:
 8008208:	b538      	push	{r3, r4, r5, lr}
 800820a:	fb02 f501 	mul.w	r5, r2, r1
 800820e:	4629      	mov	r1, r5
 8008210:	f000 f854 	bl	80082bc <_malloc_r>
 8008214:	4604      	mov	r4, r0
 8008216:	b118      	cbz	r0, 8008220 <_calloc_r+0x18>
 8008218:	462a      	mov	r2, r5
 800821a:	2100      	movs	r1, #0
 800821c:	f7fe f946 	bl	80064ac <memset>
 8008220:	4620      	mov	r0, r4
 8008222:	bd38      	pop	{r3, r4, r5, pc}

08008224 <_free_r>:
 8008224:	b538      	push	{r3, r4, r5, lr}
 8008226:	4605      	mov	r5, r0
 8008228:	2900      	cmp	r1, #0
 800822a:	d043      	beq.n	80082b4 <_free_r+0x90>
 800822c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008230:	1f0c      	subs	r4, r1, #4
 8008232:	2b00      	cmp	r3, #0
 8008234:	bfb8      	it	lt
 8008236:	18e4      	addlt	r4, r4, r3
 8008238:	f000 fa62 	bl	8008700 <__malloc_lock>
 800823c:	4a1e      	ldr	r2, [pc, #120]	; (80082b8 <_free_r+0x94>)
 800823e:	6813      	ldr	r3, [r2, #0]
 8008240:	4610      	mov	r0, r2
 8008242:	b933      	cbnz	r3, 8008252 <_free_r+0x2e>
 8008244:	6063      	str	r3, [r4, #4]
 8008246:	6014      	str	r4, [r2, #0]
 8008248:	4628      	mov	r0, r5
 800824a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800824e:	f000 ba5d 	b.w	800870c <__malloc_unlock>
 8008252:	42a3      	cmp	r3, r4
 8008254:	d90a      	bls.n	800826c <_free_r+0x48>
 8008256:	6821      	ldr	r1, [r4, #0]
 8008258:	1862      	adds	r2, r4, r1
 800825a:	4293      	cmp	r3, r2
 800825c:	bf01      	itttt	eq
 800825e:	681a      	ldreq	r2, [r3, #0]
 8008260:	685b      	ldreq	r3, [r3, #4]
 8008262:	1852      	addeq	r2, r2, r1
 8008264:	6022      	streq	r2, [r4, #0]
 8008266:	6063      	str	r3, [r4, #4]
 8008268:	6004      	str	r4, [r0, #0]
 800826a:	e7ed      	b.n	8008248 <_free_r+0x24>
 800826c:	461a      	mov	r2, r3
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	b10b      	cbz	r3, 8008276 <_free_r+0x52>
 8008272:	42a3      	cmp	r3, r4
 8008274:	d9fa      	bls.n	800826c <_free_r+0x48>
 8008276:	6811      	ldr	r1, [r2, #0]
 8008278:	1850      	adds	r0, r2, r1
 800827a:	42a0      	cmp	r0, r4
 800827c:	d10b      	bne.n	8008296 <_free_r+0x72>
 800827e:	6820      	ldr	r0, [r4, #0]
 8008280:	4401      	add	r1, r0
 8008282:	1850      	adds	r0, r2, r1
 8008284:	4283      	cmp	r3, r0
 8008286:	6011      	str	r1, [r2, #0]
 8008288:	d1de      	bne.n	8008248 <_free_r+0x24>
 800828a:	6818      	ldr	r0, [r3, #0]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	4401      	add	r1, r0
 8008290:	6011      	str	r1, [r2, #0]
 8008292:	6053      	str	r3, [r2, #4]
 8008294:	e7d8      	b.n	8008248 <_free_r+0x24>
 8008296:	d902      	bls.n	800829e <_free_r+0x7a>
 8008298:	230c      	movs	r3, #12
 800829a:	602b      	str	r3, [r5, #0]
 800829c:	e7d4      	b.n	8008248 <_free_r+0x24>
 800829e:	6820      	ldr	r0, [r4, #0]
 80082a0:	1821      	adds	r1, r4, r0
 80082a2:	428b      	cmp	r3, r1
 80082a4:	bf01      	itttt	eq
 80082a6:	6819      	ldreq	r1, [r3, #0]
 80082a8:	685b      	ldreq	r3, [r3, #4]
 80082aa:	1809      	addeq	r1, r1, r0
 80082ac:	6021      	streq	r1, [r4, #0]
 80082ae:	6063      	str	r3, [r4, #4]
 80082b0:	6054      	str	r4, [r2, #4]
 80082b2:	e7c9      	b.n	8008248 <_free_r+0x24>
 80082b4:	bd38      	pop	{r3, r4, r5, pc}
 80082b6:	bf00      	nop
 80082b8:	20000210 	.word	0x20000210

080082bc <_malloc_r>:
 80082bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082be:	1ccd      	adds	r5, r1, #3
 80082c0:	f025 0503 	bic.w	r5, r5, #3
 80082c4:	3508      	adds	r5, #8
 80082c6:	2d0c      	cmp	r5, #12
 80082c8:	bf38      	it	cc
 80082ca:	250c      	movcc	r5, #12
 80082cc:	2d00      	cmp	r5, #0
 80082ce:	4606      	mov	r6, r0
 80082d0:	db01      	blt.n	80082d6 <_malloc_r+0x1a>
 80082d2:	42a9      	cmp	r1, r5
 80082d4:	d903      	bls.n	80082de <_malloc_r+0x22>
 80082d6:	230c      	movs	r3, #12
 80082d8:	6033      	str	r3, [r6, #0]
 80082da:	2000      	movs	r0, #0
 80082dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082de:	f000 fa0f 	bl	8008700 <__malloc_lock>
 80082e2:	4921      	ldr	r1, [pc, #132]	; (8008368 <_malloc_r+0xac>)
 80082e4:	680a      	ldr	r2, [r1, #0]
 80082e6:	4614      	mov	r4, r2
 80082e8:	b99c      	cbnz	r4, 8008312 <_malloc_r+0x56>
 80082ea:	4f20      	ldr	r7, [pc, #128]	; (800836c <_malloc_r+0xb0>)
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	b923      	cbnz	r3, 80082fa <_malloc_r+0x3e>
 80082f0:	4621      	mov	r1, r4
 80082f2:	4630      	mov	r0, r6
 80082f4:	f000 f998 	bl	8008628 <_sbrk_r>
 80082f8:	6038      	str	r0, [r7, #0]
 80082fa:	4629      	mov	r1, r5
 80082fc:	4630      	mov	r0, r6
 80082fe:	f000 f993 	bl	8008628 <_sbrk_r>
 8008302:	1c43      	adds	r3, r0, #1
 8008304:	d123      	bne.n	800834e <_malloc_r+0x92>
 8008306:	230c      	movs	r3, #12
 8008308:	4630      	mov	r0, r6
 800830a:	6033      	str	r3, [r6, #0]
 800830c:	f000 f9fe 	bl	800870c <__malloc_unlock>
 8008310:	e7e3      	b.n	80082da <_malloc_r+0x1e>
 8008312:	6823      	ldr	r3, [r4, #0]
 8008314:	1b5b      	subs	r3, r3, r5
 8008316:	d417      	bmi.n	8008348 <_malloc_r+0x8c>
 8008318:	2b0b      	cmp	r3, #11
 800831a:	d903      	bls.n	8008324 <_malloc_r+0x68>
 800831c:	6023      	str	r3, [r4, #0]
 800831e:	441c      	add	r4, r3
 8008320:	6025      	str	r5, [r4, #0]
 8008322:	e004      	b.n	800832e <_malloc_r+0x72>
 8008324:	6863      	ldr	r3, [r4, #4]
 8008326:	42a2      	cmp	r2, r4
 8008328:	bf0c      	ite	eq
 800832a:	600b      	streq	r3, [r1, #0]
 800832c:	6053      	strne	r3, [r2, #4]
 800832e:	4630      	mov	r0, r6
 8008330:	f000 f9ec 	bl	800870c <__malloc_unlock>
 8008334:	f104 000b 	add.w	r0, r4, #11
 8008338:	1d23      	adds	r3, r4, #4
 800833a:	f020 0007 	bic.w	r0, r0, #7
 800833e:	1ac2      	subs	r2, r0, r3
 8008340:	d0cc      	beq.n	80082dc <_malloc_r+0x20>
 8008342:	1a1b      	subs	r3, r3, r0
 8008344:	50a3      	str	r3, [r4, r2]
 8008346:	e7c9      	b.n	80082dc <_malloc_r+0x20>
 8008348:	4622      	mov	r2, r4
 800834a:	6864      	ldr	r4, [r4, #4]
 800834c:	e7cc      	b.n	80082e8 <_malloc_r+0x2c>
 800834e:	1cc4      	adds	r4, r0, #3
 8008350:	f024 0403 	bic.w	r4, r4, #3
 8008354:	42a0      	cmp	r0, r4
 8008356:	d0e3      	beq.n	8008320 <_malloc_r+0x64>
 8008358:	1a21      	subs	r1, r4, r0
 800835a:	4630      	mov	r0, r6
 800835c:	f000 f964 	bl	8008628 <_sbrk_r>
 8008360:	3001      	adds	r0, #1
 8008362:	d1dd      	bne.n	8008320 <_malloc_r+0x64>
 8008364:	e7cf      	b.n	8008306 <_malloc_r+0x4a>
 8008366:	bf00      	nop
 8008368:	20000210 	.word	0x20000210
 800836c:	20000214 	.word	0x20000214

08008370 <__ssputs_r>:
 8008370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008374:	688e      	ldr	r6, [r1, #8]
 8008376:	4682      	mov	sl, r0
 8008378:	429e      	cmp	r6, r3
 800837a:	460c      	mov	r4, r1
 800837c:	4690      	mov	r8, r2
 800837e:	461f      	mov	r7, r3
 8008380:	d838      	bhi.n	80083f4 <__ssputs_r+0x84>
 8008382:	898a      	ldrh	r2, [r1, #12]
 8008384:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008388:	d032      	beq.n	80083f0 <__ssputs_r+0x80>
 800838a:	6825      	ldr	r5, [r4, #0]
 800838c:	6909      	ldr	r1, [r1, #16]
 800838e:	3301      	adds	r3, #1
 8008390:	eba5 0901 	sub.w	r9, r5, r1
 8008394:	6965      	ldr	r5, [r4, #20]
 8008396:	444b      	add	r3, r9
 8008398:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800839c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083a0:	106d      	asrs	r5, r5, #1
 80083a2:	429d      	cmp	r5, r3
 80083a4:	bf38      	it	cc
 80083a6:	461d      	movcc	r5, r3
 80083a8:	0553      	lsls	r3, r2, #21
 80083aa:	d531      	bpl.n	8008410 <__ssputs_r+0xa0>
 80083ac:	4629      	mov	r1, r5
 80083ae:	f7ff ff85 	bl	80082bc <_malloc_r>
 80083b2:	4606      	mov	r6, r0
 80083b4:	b950      	cbnz	r0, 80083cc <__ssputs_r+0x5c>
 80083b6:	230c      	movs	r3, #12
 80083b8:	f04f 30ff 	mov.w	r0, #4294967295
 80083bc:	f8ca 3000 	str.w	r3, [sl]
 80083c0:	89a3      	ldrh	r3, [r4, #12]
 80083c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083c6:	81a3      	strh	r3, [r4, #12]
 80083c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083cc:	464a      	mov	r2, r9
 80083ce:	6921      	ldr	r1, [r4, #16]
 80083d0:	f7ff fb8a 	bl	8007ae8 <memcpy>
 80083d4:	89a3      	ldrh	r3, [r4, #12]
 80083d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80083da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083de:	81a3      	strh	r3, [r4, #12]
 80083e0:	6126      	str	r6, [r4, #16]
 80083e2:	444e      	add	r6, r9
 80083e4:	6026      	str	r6, [r4, #0]
 80083e6:	463e      	mov	r6, r7
 80083e8:	6165      	str	r5, [r4, #20]
 80083ea:	eba5 0509 	sub.w	r5, r5, r9
 80083ee:	60a5      	str	r5, [r4, #8]
 80083f0:	42be      	cmp	r6, r7
 80083f2:	d900      	bls.n	80083f6 <__ssputs_r+0x86>
 80083f4:	463e      	mov	r6, r7
 80083f6:	4632      	mov	r2, r6
 80083f8:	4641      	mov	r1, r8
 80083fa:	6820      	ldr	r0, [r4, #0]
 80083fc:	f000 f966 	bl	80086cc <memmove>
 8008400:	68a3      	ldr	r3, [r4, #8]
 8008402:	6822      	ldr	r2, [r4, #0]
 8008404:	1b9b      	subs	r3, r3, r6
 8008406:	4432      	add	r2, r6
 8008408:	2000      	movs	r0, #0
 800840a:	60a3      	str	r3, [r4, #8]
 800840c:	6022      	str	r2, [r4, #0]
 800840e:	e7db      	b.n	80083c8 <__ssputs_r+0x58>
 8008410:	462a      	mov	r2, r5
 8008412:	f000 f981 	bl	8008718 <_realloc_r>
 8008416:	4606      	mov	r6, r0
 8008418:	2800      	cmp	r0, #0
 800841a:	d1e1      	bne.n	80083e0 <__ssputs_r+0x70>
 800841c:	4650      	mov	r0, sl
 800841e:	6921      	ldr	r1, [r4, #16]
 8008420:	f7ff ff00 	bl	8008224 <_free_r>
 8008424:	e7c7      	b.n	80083b6 <__ssputs_r+0x46>
	...

08008428 <_svfiprintf_r>:
 8008428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800842c:	4698      	mov	r8, r3
 800842e:	898b      	ldrh	r3, [r1, #12]
 8008430:	4607      	mov	r7, r0
 8008432:	061b      	lsls	r3, r3, #24
 8008434:	460d      	mov	r5, r1
 8008436:	4614      	mov	r4, r2
 8008438:	b09d      	sub	sp, #116	; 0x74
 800843a:	d50e      	bpl.n	800845a <_svfiprintf_r+0x32>
 800843c:	690b      	ldr	r3, [r1, #16]
 800843e:	b963      	cbnz	r3, 800845a <_svfiprintf_r+0x32>
 8008440:	2140      	movs	r1, #64	; 0x40
 8008442:	f7ff ff3b 	bl	80082bc <_malloc_r>
 8008446:	6028      	str	r0, [r5, #0]
 8008448:	6128      	str	r0, [r5, #16]
 800844a:	b920      	cbnz	r0, 8008456 <_svfiprintf_r+0x2e>
 800844c:	230c      	movs	r3, #12
 800844e:	603b      	str	r3, [r7, #0]
 8008450:	f04f 30ff 	mov.w	r0, #4294967295
 8008454:	e0d1      	b.n	80085fa <_svfiprintf_r+0x1d2>
 8008456:	2340      	movs	r3, #64	; 0x40
 8008458:	616b      	str	r3, [r5, #20]
 800845a:	2300      	movs	r3, #0
 800845c:	9309      	str	r3, [sp, #36]	; 0x24
 800845e:	2320      	movs	r3, #32
 8008460:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008464:	2330      	movs	r3, #48	; 0x30
 8008466:	f04f 0901 	mov.w	r9, #1
 800846a:	f8cd 800c 	str.w	r8, [sp, #12]
 800846e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008614 <_svfiprintf_r+0x1ec>
 8008472:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008476:	4623      	mov	r3, r4
 8008478:	469a      	mov	sl, r3
 800847a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800847e:	b10a      	cbz	r2, 8008484 <_svfiprintf_r+0x5c>
 8008480:	2a25      	cmp	r2, #37	; 0x25
 8008482:	d1f9      	bne.n	8008478 <_svfiprintf_r+0x50>
 8008484:	ebba 0b04 	subs.w	fp, sl, r4
 8008488:	d00b      	beq.n	80084a2 <_svfiprintf_r+0x7a>
 800848a:	465b      	mov	r3, fp
 800848c:	4622      	mov	r2, r4
 800848e:	4629      	mov	r1, r5
 8008490:	4638      	mov	r0, r7
 8008492:	f7ff ff6d 	bl	8008370 <__ssputs_r>
 8008496:	3001      	adds	r0, #1
 8008498:	f000 80aa 	beq.w	80085f0 <_svfiprintf_r+0x1c8>
 800849c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800849e:	445a      	add	r2, fp
 80084a0:	9209      	str	r2, [sp, #36]	; 0x24
 80084a2:	f89a 3000 	ldrb.w	r3, [sl]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	f000 80a2 	beq.w	80085f0 <_svfiprintf_r+0x1c8>
 80084ac:	2300      	movs	r3, #0
 80084ae:	f04f 32ff 	mov.w	r2, #4294967295
 80084b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084b6:	f10a 0a01 	add.w	sl, sl, #1
 80084ba:	9304      	str	r3, [sp, #16]
 80084bc:	9307      	str	r3, [sp, #28]
 80084be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80084c2:	931a      	str	r3, [sp, #104]	; 0x68
 80084c4:	4654      	mov	r4, sl
 80084c6:	2205      	movs	r2, #5
 80084c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084cc:	4851      	ldr	r0, [pc, #324]	; (8008614 <_svfiprintf_r+0x1ec>)
 80084ce:	f7ff fafd 	bl	8007acc <memchr>
 80084d2:	9a04      	ldr	r2, [sp, #16]
 80084d4:	b9d8      	cbnz	r0, 800850e <_svfiprintf_r+0xe6>
 80084d6:	06d0      	lsls	r0, r2, #27
 80084d8:	bf44      	itt	mi
 80084da:	2320      	movmi	r3, #32
 80084dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084e0:	0711      	lsls	r1, r2, #28
 80084e2:	bf44      	itt	mi
 80084e4:	232b      	movmi	r3, #43	; 0x2b
 80084e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084ea:	f89a 3000 	ldrb.w	r3, [sl]
 80084ee:	2b2a      	cmp	r3, #42	; 0x2a
 80084f0:	d015      	beq.n	800851e <_svfiprintf_r+0xf6>
 80084f2:	4654      	mov	r4, sl
 80084f4:	2000      	movs	r0, #0
 80084f6:	f04f 0c0a 	mov.w	ip, #10
 80084fa:	9a07      	ldr	r2, [sp, #28]
 80084fc:	4621      	mov	r1, r4
 80084fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008502:	3b30      	subs	r3, #48	; 0x30
 8008504:	2b09      	cmp	r3, #9
 8008506:	d94e      	bls.n	80085a6 <_svfiprintf_r+0x17e>
 8008508:	b1b0      	cbz	r0, 8008538 <_svfiprintf_r+0x110>
 800850a:	9207      	str	r2, [sp, #28]
 800850c:	e014      	b.n	8008538 <_svfiprintf_r+0x110>
 800850e:	eba0 0308 	sub.w	r3, r0, r8
 8008512:	fa09 f303 	lsl.w	r3, r9, r3
 8008516:	4313      	orrs	r3, r2
 8008518:	46a2      	mov	sl, r4
 800851a:	9304      	str	r3, [sp, #16]
 800851c:	e7d2      	b.n	80084c4 <_svfiprintf_r+0x9c>
 800851e:	9b03      	ldr	r3, [sp, #12]
 8008520:	1d19      	adds	r1, r3, #4
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	9103      	str	r1, [sp, #12]
 8008526:	2b00      	cmp	r3, #0
 8008528:	bfbb      	ittet	lt
 800852a:	425b      	neglt	r3, r3
 800852c:	f042 0202 	orrlt.w	r2, r2, #2
 8008530:	9307      	strge	r3, [sp, #28]
 8008532:	9307      	strlt	r3, [sp, #28]
 8008534:	bfb8      	it	lt
 8008536:	9204      	strlt	r2, [sp, #16]
 8008538:	7823      	ldrb	r3, [r4, #0]
 800853a:	2b2e      	cmp	r3, #46	; 0x2e
 800853c:	d10c      	bne.n	8008558 <_svfiprintf_r+0x130>
 800853e:	7863      	ldrb	r3, [r4, #1]
 8008540:	2b2a      	cmp	r3, #42	; 0x2a
 8008542:	d135      	bne.n	80085b0 <_svfiprintf_r+0x188>
 8008544:	9b03      	ldr	r3, [sp, #12]
 8008546:	3402      	adds	r4, #2
 8008548:	1d1a      	adds	r2, r3, #4
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	9203      	str	r2, [sp, #12]
 800854e:	2b00      	cmp	r3, #0
 8008550:	bfb8      	it	lt
 8008552:	f04f 33ff 	movlt.w	r3, #4294967295
 8008556:	9305      	str	r3, [sp, #20]
 8008558:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008624 <_svfiprintf_r+0x1fc>
 800855c:	2203      	movs	r2, #3
 800855e:	4650      	mov	r0, sl
 8008560:	7821      	ldrb	r1, [r4, #0]
 8008562:	f7ff fab3 	bl	8007acc <memchr>
 8008566:	b140      	cbz	r0, 800857a <_svfiprintf_r+0x152>
 8008568:	2340      	movs	r3, #64	; 0x40
 800856a:	eba0 000a 	sub.w	r0, r0, sl
 800856e:	fa03 f000 	lsl.w	r0, r3, r0
 8008572:	9b04      	ldr	r3, [sp, #16]
 8008574:	3401      	adds	r4, #1
 8008576:	4303      	orrs	r3, r0
 8008578:	9304      	str	r3, [sp, #16]
 800857a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800857e:	2206      	movs	r2, #6
 8008580:	4825      	ldr	r0, [pc, #148]	; (8008618 <_svfiprintf_r+0x1f0>)
 8008582:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008586:	f7ff faa1 	bl	8007acc <memchr>
 800858a:	2800      	cmp	r0, #0
 800858c:	d038      	beq.n	8008600 <_svfiprintf_r+0x1d8>
 800858e:	4b23      	ldr	r3, [pc, #140]	; (800861c <_svfiprintf_r+0x1f4>)
 8008590:	bb1b      	cbnz	r3, 80085da <_svfiprintf_r+0x1b2>
 8008592:	9b03      	ldr	r3, [sp, #12]
 8008594:	3307      	adds	r3, #7
 8008596:	f023 0307 	bic.w	r3, r3, #7
 800859a:	3308      	adds	r3, #8
 800859c:	9303      	str	r3, [sp, #12]
 800859e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085a0:	4433      	add	r3, r6
 80085a2:	9309      	str	r3, [sp, #36]	; 0x24
 80085a4:	e767      	b.n	8008476 <_svfiprintf_r+0x4e>
 80085a6:	460c      	mov	r4, r1
 80085a8:	2001      	movs	r0, #1
 80085aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80085ae:	e7a5      	b.n	80084fc <_svfiprintf_r+0xd4>
 80085b0:	2300      	movs	r3, #0
 80085b2:	f04f 0c0a 	mov.w	ip, #10
 80085b6:	4619      	mov	r1, r3
 80085b8:	3401      	adds	r4, #1
 80085ba:	9305      	str	r3, [sp, #20]
 80085bc:	4620      	mov	r0, r4
 80085be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085c2:	3a30      	subs	r2, #48	; 0x30
 80085c4:	2a09      	cmp	r2, #9
 80085c6:	d903      	bls.n	80085d0 <_svfiprintf_r+0x1a8>
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d0c5      	beq.n	8008558 <_svfiprintf_r+0x130>
 80085cc:	9105      	str	r1, [sp, #20]
 80085ce:	e7c3      	b.n	8008558 <_svfiprintf_r+0x130>
 80085d0:	4604      	mov	r4, r0
 80085d2:	2301      	movs	r3, #1
 80085d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80085d8:	e7f0      	b.n	80085bc <_svfiprintf_r+0x194>
 80085da:	ab03      	add	r3, sp, #12
 80085dc:	9300      	str	r3, [sp, #0]
 80085de:	462a      	mov	r2, r5
 80085e0:	4638      	mov	r0, r7
 80085e2:	4b0f      	ldr	r3, [pc, #60]	; (8008620 <_svfiprintf_r+0x1f8>)
 80085e4:	a904      	add	r1, sp, #16
 80085e6:	f7fe f807 	bl	80065f8 <_printf_float>
 80085ea:	1c42      	adds	r2, r0, #1
 80085ec:	4606      	mov	r6, r0
 80085ee:	d1d6      	bne.n	800859e <_svfiprintf_r+0x176>
 80085f0:	89ab      	ldrh	r3, [r5, #12]
 80085f2:	065b      	lsls	r3, r3, #25
 80085f4:	f53f af2c 	bmi.w	8008450 <_svfiprintf_r+0x28>
 80085f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085fa:	b01d      	add	sp, #116	; 0x74
 80085fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008600:	ab03      	add	r3, sp, #12
 8008602:	9300      	str	r3, [sp, #0]
 8008604:	462a      	mov	r2, r5
 8008606:	4638      	mov	r0, r7
 8008608:	4b05      	ldr	r3, [pc, #20]	; (8008620 <_svfiprintf_r+0x1f8>)
 800860a:	a904      	add	r1, sp, #16
 800860c:	f7fe fa90 	bl	8006b30 <_printf_i>
 8008610:	e7eb      	b.n	80085ea <_svfiprintf_r+0x1c2>
 8008612:	bf00      	nop
 8008614:	08009514 	.word	0x08009514
 8008618:	0800951e 	.word	0x0800951e
 800861c:	080065f9 	.word	0x080065f9
 8008620:	08008371 	.word	0x08008371
 8008624:	0800951a 	.word	0x0800951a

08008628 <_sbrk_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	2300      	movs	r3, #0
 800862c:	4d05      	ldr	r5, [pc, #20]	; (8008644 <_sbrk_r+0x1c>)
 800862e:	4604      	mov	r4, r0
 8008630:	4608      	mov	r0, r1
 8008632:	602b      	str	r3, [r5, #0]
 8008634:	f7fa f8ce 	bl	80027d4 <_sbrk>
 8008638:	1c43      	adds	r3, r0, #1
 800863a:	d102      	bne.n	8008642 <_sbrk_r+0x1a>
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	b103      	cbz	r3, 8008642 <_sbrk_r+0x1a>
 8008640:	6023      	str	r3, [r4, #0]
 8008642:	bd38      	pop	{r3, r4, r5, pc}
 8008644:	20000488 	.word	0x20000488

08008648 <__assert_func>:
 8008648:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800864a:	4614      	mov	r4, r2
 800864c:	461a      	mov	r2, r3
 800864e:	4b09      	ldr	r3, [pc, #36]	; (8008674 <__assert_func+0x2c>)
 8008650:	4605      	mov	r5, r0
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	68d8      	ldr	r0, [r3, #12]
 8008656:	b14c      	cbz	r4, 800866c <__assert_func+0x24>
 8008658:	4b07      	ldr	r3, [pc, #28]	; (8008678 <__assert_func+0x30>)
 800865a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800865e:	9100      	str	r1, [sp, #0]
 8008660:	462b      	mov	r3, r5
 8008662:	4906      	ldr	r1, [pc, #24]	; (800867c <__assert_func+0x34>)
 8008664:	f000 f80e 	bl	8008684 <fiprintf>
 8008668:	f000 faa2 	bl	8008bb0 <abort>
 800866c:	4b04      	ldr	r3, [pc, #16]	; (8008680 <__assert_func+0x38>)
 800866e:	461c      	mov	r4, r3
 8008670:	e7f3      	b.n	800865a <__assert_func+0x12>
 8008672:	bf00      	nop
 8008674:	2000000c 	.word	0x2000000c
 8008678:	08009525 	.word	0x08009525
 800867c:	08009532 	.word	0x08009532
 8008680:	08009560 	.word	0x08009560

08008684 <fiprintf>:
 8008684:	b40e      	push	{r1, r2, r3}
 8008686:	b503      	push	{r0, r1, lr}
 8008688:	4601      	mov	r1, r0
 800868a:	ab03      	add	r3, sp, #12
 800868c:	4805      	ldr	r0, [pc, #20]	; (80086a4 <fiprintf+0x20>)
 800868e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008692:	6800      	ldr	r0, [r0, #0]
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	f000 f88d 	bl	80087b4 <_vfiprintf_r>
 800869a:	b002      	add	sp, #8
 800869c:	f85d eb04 	ldr.w	lr, [sp], #4
 80086a0:	b003      	add	sp, #12
 80086a2:	4770      	bx	lr
 80086a4:	2000000c 	.word	0x2000000c

080086a8 <__ascii_mbtowc>:
 80086a8:	b082      	sub	sp, #8
 80086aa:	b901      	cbnz	r1, 80086ae <__ascii_mbtowc+0x6>
 80086ac:	a901      	add	r1, sp, #4
 80086ae:	b142      	cbz	r2, 80086c2 <__ascii_mbtowc+0x1a>
 80086b0:	b14b      	cbz	r3, 80086c6 <__ascii_mbtowc+0x1e>
 80086b2:	7813      	ldrb	r3, [r2, #0]
 80086b4:	600b      	str	r3, [r1, #0]
 80086b6:	7812      	ldrb	r2, [r2, #0]
 80086b8:	1e10      	subs	r0, r2, #0
 80086ba:	bf18      	it	ne
 80086bc:	2001      	movne	r0, #1
 80086be:	b002      	add	sp, #8
 80086c0:	4770      	bx	lr
 80086c2:	4610      	mov	r0, r2
 80086c4:	e7fb      	b.n	80086be <__ascii_mbtowc+0x16>
 80086c6:	f06f 0001 	mvn.w	r0, #1
 80086ca:	e7f8      	b.n	80086be <__ascii_mbtowc+0x16>

080086cc <memmove>:
 80086cc:	4288      	cmp	r0, r1
 80086ce:	b510      	push	{r4, lr}
 80086d0:	eb01 0402 	add.w	r4, r1, r2
 80086d4:	d902      	bls.n	80086dc <memmove+0x10>
 80086d6:	4284      	cmp	r4, r0
 80086d8:	4623      	mov	r3, r4
 80086da:	d807      	bhi.n	80086ec <memmove+0x20>
 80086dc:	1e43      	subs	r3, r0, #1
 80086de:	42a1      	cmp	r1, r4
 80086e0:	d008      	beq.n	80086f4 <memmove+0x28>
 80086e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80086ea:	e7f8      	b.n	80086de <memmove+0x12>
 80086ec:	4601      	mov	r1, r0
 80086ee:	4402      	add	r2, r0
 80086f0:	428a      	cmp	r2, r1
 80086f2:	d100      	bne.n	80086f6 <memmove+0x2a>
 80086f4:	bd10      	pop	{r4, pc}
 80086f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086fe:	e7f7      	b.n	80086f0 <memmove+0x24>

08008700 <__malloc_lock>:
 8008700:	4801      	ldr	r0, [pc, #4]	; (8008708 <__malloc_lock+0x8>)
 8008702:	f000 bc15 	b.w	8008f30 <__retarget_lock_acquire_recursive>
 8008706:	bf00      	nop
 8008708:	20000490 	.word	0x20000490

0800870c <__malloc_unlock>:
 800870c:	4801      	ldr	r0, [pc, #4]	; (8008714 <__malloc_unlock+0x8>)
 800870e:	f000 bc10 	b.w	8008f32 <__retarget_lock_release_recursive>
 8008712:	bf00      	nop
 8008714:	20000490 	.word	0x20000490

08008718 <_realloc_r>:
 8008718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800871a:	4607      	mov	r7, r0
 800871c:	4614      	mov	r4, r2
 800871e:	460e      	mov	r6, r1
 8008720:	b921      	cbnz	r1, 800872c <_realloc_r+0x14>
 8008722:	4611      	mov	r1, r2
 8008724:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008728:	f7ff bdc8 	b.w	80082bc <_malloc_r>
 800872c:	b922      	cbnz	r2, 8008738 <_realloc_r+0x20>
 800872e:	f7ff fd79 	bl	8008224 <_free_r>
 8008732:	4625      	mov	r5, r4
 8008734:	4628      	mov	r0, r5
 8008736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008738:	f000 fc60 	bl	8008ffc <_malloc_usable_size_r>
 800873c:	42a0      	cmp	r0, r4
 800873e:	d20f      	bcs.n	8008760 <_realloc_r+0x48>
 8008740:	4621      	mov	r1, r4
 8008742:	4638      	mov	r0, r7
 8008744:	f7ff fdba 	bl	80082bc <_malloc_r>
 8008748:	4605      	mov	r5, r0
 800874a:	2800      	cmp	r0, #0
 800874c:	d0f2      	beq.n	8008734 <_realloc_r+0x1c>
 800874e:	4631      	mov	r1, r6
 8008750:	4622      	mov	r2, r4
 8008752:	f7ff f9c9 	bl	8007ae8 <memcpy>
 8008756:	4631      	mov	r1, r6
 8008758:	4638      	mov	r0, r7
 800875a:	f7ff fd63 	bl	8008224 <_free_r>
 800875e:	e7e9      	b.n	8008734 <_realloc_r+0x1c>
 8008760:	4635      	mov	r5, r6
 8008762:	e7e7      	b.n	8008734 <_realloc_r+0x1c>

08008764 <__sfputc_r>:
 8008764:	6893      	ldr	r3, [r2, #8]
 8008766:	b410      	push	{r4}
 8008768:	3b01      	subs	r3, #1
 800876a:	2b00      	cmp	r3, #0
 800876c:	6093      	str	r3, [r2, #8]
 800876e:	da07      	bge.n	8008780 <__sfputc_r+0x1c>
 8008770:	6994      	ldr	r4, [r2, #24]
 8008772:	42a3      	cmp	r3, r4
 8008774:	db01      	blt.n	800877a <__sfputc_r+0x16>
 8008776:	290a      	cmp	r1, #10
 8008778:	d102      	bne.n	8008780 <__sfputc_r+0x1c>
 800877a:	bc10      	pop	{r4}
 800877c:	f000 b94a 	b.w	8008a14 <__swbuf_r>
 8008780:	6813      	ldr	r3, [r2, #0]
 8008782:	1c58      	adds	r0, r3, #1
 8008784:	6010      	str	r0, [r2, #0]
 8008786:	7019      	strb	r1, [r3, #0]
 8008788:	4608      	mov	r0, r1
 800878a:	bc10      	pop	{r4}
 800878c:	4770      	bx	lr

0800878e <__sfputs_r>:
 800878e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008790:	4606      	mov	r6, r0
 8008792:	460f      	mov	r7, r1
 8008794:	4614      	mov	r4, r2
 8008796:	18d5      	adds	r5, r2, r3
 8008798:	42ac      	cmp	r4, r5
 800879a:	d101      	bne.n	80087a0 <__sfputs_r+0x12>
 800879c:	2000      	movs	r0, #0
 800879e:	e007      	b.n	80087b0 <__sfputs_r+0x22>
 80087a0:	463a      	mov	r2, r7
 80087a2:	4630      	mov	r0, r6
 80087a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087a8:	f7ff ffdc 	bl	8008764 <__sfputc_r>
 80087ac:	1c43      	adds	r3, r0, #1
 80087ae:	d1f3      	bne.n	8008798 <__sfputs_r+0xa>
 80087b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080087b4 <_vfiprintf_r>:
 80087b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b8:	460d      	mov	r5, r1
 80087ba:	4614      	mov	r4, r2
 80087bc:	4698      	mov	r8, r3
 80087be:	4606      	mov	r6, r0
 80087c0:	b09d      	sub	sp, #116	; 0x74
 80087c2:	b118      	cbz	r0, 80087cc <_vfiprintf_r+0x18>
 80087c4:	6983      	ldr	r3, [r0, #24]
 80087c6:	b90b      	cbnz	r3, 80087cc <_vfiprintf_r+0x18>
 80087c8:	f000 fb14 	bl	8008df4 <__sinit>
 80087cc:	4b89      	ldr	r3, [pc, #548]	; (80089f4 <_vfiprintf_r+0x240>)
 80087ce:	429d      	cmp	r5, r3
 80087d0:	d11b      	bne.n	800880a <_vfiprintf_r+0x56>
 80087d2:	6875      	ldr	r5, [r6, #4]
 80087d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087d6:	07d9      	lsls	r1, r3, #31
 80087d8:	d405      	bmi.n	80087e6 <_vfiprintf_r+0x32>
 80087da:	89ab      	ldrh	r3, [r5, #12]
 80087dc:	059a      	lsls	r2, r3, #22
 80087de:	d402      	bmi.n	80087e6 <_vfiprintf_r+0x32>
 80087e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087e2:	f000 fba5 	bl	8008f30 <__retarget_lock_acquire_recursive>
 80087e6:	89ab      	ldrh	r3, [r5, #12]
 80087e8:	071b      	lsls	r3, r3, #28
 80087ea:	d501      	bpl.n	80087f0 <_vfiprintf_r+0x3c>
 80087ec:	692b      	ldr	r3, [r5, #16]
 80087ee:	b9eb      	cbnz	r3, 800882c <_vfiprintf_r+0x78>
 80087f0:	4629      	mov	r1, r5
 80087f2:	4630      	mov	r0, r6
 80087f4:	f000 f96e 	bl	8008ad4 <__swsetup_r>
 80087f8:	b1c0      	cbz	r0, 800882c <_vfiprintf_r+0x78>
 80087fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087fc:	07dc      	lsls	r4, r3, #31
 80087fe:	d50e      	bpl.n	800881e <_vfiprintf_r+0x6a>
 8008800:	f04f 30ff 	mov.w	r0, #4294967295
 8008804:	b01d      	add	sp, #116	; 0x74
 8008806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800880a:	4b7b      	ldr	r3, [pc, #492]	; (80089f8 <_vfiprintf_r+0x244>)
 800880c:	429d      	cmp	r5, r3
 800880e:	d101      	bne.n	8008814 <_vfiprintf_r+0x60>
 8008810:	68b5      	ldr	r5, [r6, #8]
 8008812:	e7df      	b.n	80087d4 <_vfiprintf_r+0x20>
 8008814:	4b79      	ldr	r3, [pc, #484]	; (80089fc <_vfiprintf_r+0x248>)
 8008816:	429d      	cmp	r5, r3
 8008818:	bf08      	it	eq
 800881a:	68f5      	ldreq	r5, [r6, #12]
 800881c:	e7da      	b.n	80087d4 <_vfiprintf_r+0x20>
 800881e:	89ab      	ldrh	r3, [r5, #12]
 8008820:	0598      	lsls	r0, r3, #22
 8008822:	d4ed      	bmi.n	8008800 <_vfiprintf_r+0x4c>
 8008824:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008826:	f000 fb84 	bl	8008f32 <__retarget_lock_release_recursive>
 800882a:	e7e9      	b.n	8008800 <_vfiprintf_r+0x4c>
 800882c:	2300      	movs	r3, #0
 800882e:	9309      	str	r3, [sp, #36]	; 0x24
 8008830:	2320      	movs	r3, #32
 8008832:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008836:	2330      	movs	r3, #48	; 0x30
 8008838:	f04f 0901 	mov.w	r9, #1
 800883c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008840:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008a00 <_vfiprintf_r+0x24c>
 8008844:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008848:	4623      	mov	r3, r4
 800884a:	469a      	mov	sl, r3
 800884c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008850:	b10a      	cbz	r2, 8008856 <_vfiprintf_r+0xa2>
 8008852:	2a25      	cmp	r2, #37	; 0x25
 8008854:	d1f9      	bne.n	800884a <_vfiprintf_r+0x96>
 8008856:	ebba 0b04 	subs.w	fp, sl, r4
 800885a:	d00b      	beq.n	8008874 <_vfiprintf_r+0xc0>
 800885c:	465b      	mov	r3, fp
 800885e:	4622      	mov	r2, r4
 8008860:	4629      	mov	r1, r5
 8008862:	4630      	mov	r0, r6
 8008864:	f7ff ff93 	bl	800878e <__sfputs_r>
 8008868:	3001      	adds	r0, #1
 800886a:	f000 80aa 	beq.w	80089c2 <_vfiprintf_r+0x20e>
 800886e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008870:	445a      	add	r2, fp
 8008872:	9209      	str	r2, [sp, #36]	; 0x24
 8008874:	f89a 3000 	ldrb.w	r3, [sl]
 8008878:	2b00      	cmp	r3, #0
 800887a:	f000 80a2 	beq.w	80089c2 <_vfiprintf_r+0x20e>
 800887e:	2300      	movs	r3, #0
 8008880:	f04f 32ff 	mov.w	r2, #4294967295
 8008884:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008888:	f10a 0a01 	add.w	sl, sl, #1
 800888c:	9304      	str	r3, [sp, #16]
 800888e:	9307      	str	r3, [sp, #28]
 8008890:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008894:	931a      	str	r3, [sp, #104]	; 0x68
 8008896:	4654      	mov	r4, sl
 8008898:	2205      	movs	r2, #5
 800889a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800889e:	4858      	ldr	r0, [pc, #352]	; (8008a00 <_vfiprintf_r+0x24c>)
 80088a0:	f7ff f914 	bl	8007acc <memchr>
 80088a4:	9a04      	ldr	r2, [sp, #16]
 80088a6:	b9d8      	cbnz	r0, 80088e0 <_vfiprintf_r+0x12c>
 80088a8:	06d1      	lsls	r1, r2, #27
 80088aa:	bf44      	itt	mi
 80088ac:	2320      	movmi	r3, #32
 80088ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088b2:	0713      	lsls	r3, r2, #28
 80088b4:	bf44      	itt	mi
 80088b6:	232b      	movmi	r3, #43	; 0x2b
 80088b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088bc:	f89a 3000 	ldrb.w	r3, [sl]
 80088c0:	2b2a      	cmp	r3, #42	; 0x2a
 80088c2:	d015      	beq.n	80088f0 <_vfiprintf_r+0x13c>
 80088c4:	4654      	mov	r4, sl
 80088c6:	2000      	movs	r0, #0
 80088c8:	f04f 0c0a 	mov.w	ip, #10
 80088cc:	9a07      	ldr	r2, [sp, #28]
 80088ce:	4621      	mov	r1, r4
 80088d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088d4:	3b30      	subs	r3, #48	; 0x30
 80088d6:	2b09      	cmp	r3, #9
 80088d8:	d94e      	bls.n	8008978 <_vfiprintf_r+0x1c4>
 80088da:	b1b0      	cbz	r0, 800890a <_vfiprintf_r+0x156>
 80088dc:	9207      	str	r2, [sp, #28]
 80088de:	e014      	b.n	800890a <_vfiprintf_r+0x156>
 80088e0:	eba0 0308 	sub.w	r3, r0, r8
 80088e4:	fa09 f303 	lsl.w	r3, r9, r3
 80088e8:	4313      	orrs	r3, r2
 80088ea:	46a2      	mov	sl, r4
 80088ec:	9304      	str	r3, [sp, #16]
 80088ee:	e7d2      	b.n	8008896 <_vfiprintf_r+0xe2>
 80088f0:	9b03      	ldr	r3, [sp, #12]
 80088f2:	1d19      	adds	r1, r3, #4
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	9103      	str	r1, [sp, #12]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	bfbb      	ittet	lt
 80088fc:	425b      	neglt	r3, r3
 80088fe:	f042 0202 	orrlt.w	r2, r2, #2
 8008902:	9307      	strge	r3, [sp, #28]
 8008904:	9307      	strlt	r3, [sp, #28]
 8008906:	bfb8      	it	lt
 8008908:	9204      	strlt	r2, [sp, #16]
 800890a:	7823      	ldrb	r3, [r4, #0]
 800890c:	2b2e      	cmp	r3, #46	; 0x2e
 800890e:	d10c      	bne.n	800892a <_vfiprintf_r+0x176>
 8008910:	7863      	ldrb	r3, [r4, #1]
 8008912:	2b2a      	cmp	r3, #42	; 0x2a
 8008914:	d135      	bne.n	8008982 <_vfiprintf_r+0x1ce>
 8008916:	9b03      	ldr	r3, [sp, #12]
 8008918:	3402      	adds	r4, #2
 800891a:	1d1a      	adds	r2, r3, #4
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	9203      	str	r2, [sp, #12]
 8008920:	2b00      	cmp	r3, #0
 8008922:	bfb8      	it	lt
 8008924:	f04f 33ff 	movlt.w	r3, #4294967295
 8008928:	9305      	str	r3, [sp, #20]
 800892a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008a10 <_vfiprintf_r+0x25c>
 800892e:	2203      	movs	r2, #3
 8008930:	4650      	mov	r0, sl
 8008932:	7821      	ldrb	r1, [r4, #0]
 8008934:	f7ff f8ca 	bl	8007acc <memchr>
 8008938:	b140      	cbz	r0, 800894c <_vfiprintf_r+0x198>
 800893a:	2340      	movs	r3, #64	; 0x40
 800893c:	eba0 000a 	sub.w	r0, r0, sl
 8008940:	fa03 f000 	lsl.w	r0, r3, r0
 8008944:	9b04      	ldr	r3, [sp, #16]
 8008946:	3401      	adds	r4, #1
 8008948:	4303      	orrs	r3, r0
 800894a:	9304      	str	r3, [sp, #16]
 800894c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008950:	2206      	movs	r2, #6
 8008952:	482c      	ldr	r0, [pc, #176]	; (8008a04 <_vfiprintf_r+0x250>)
 8008954:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008958:	f7ff f8b8 	bl	8007acc <memchr>
 800895c:	2800      	cmp	r0, #0
 800895e:	d03f      	beq.n	80089e0 <_vfiprintf_r+0x22c>
 8008960:	4b29      	ldr	r3, [pc, #164]	; (8008a08 <_vfiprintf_r+0x254>)
 8008962:	bb1b      	cbnz	r3, 80089ac <_vfiprintf_r+0x1f8>
 8008964:	9b03      	ldr	r3, [sp, #12]
 8008966:	3307      	adds	r3, #7
 8008968:	f023 0307 	bic.w	r3, r3, #7
 800896c:	3308      	adds	r3, #8
 800896e:	9303      	str	r3, [sp, #12]
 8008970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008972:	443b      	add	r3, r7
 8008974:	9309      	str	r3, [sp, #36]	; 0x24
 8008976:	e767      	b.n	8008848 <_vfiprintf_r+0x94>
 8008978:	460c      	mov	r4, r1
 800897a:	2001      	movs	r0, #1
 800897c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008980:	e7a5      	b.n	80088ce <_vfiprintf_r+0x11a>
 8008982:	2300      	movs	r3, #0
 8008984:	f04f 0c0a 	mov.w	ip, #10
 8008988:	4619      	mov	r1, r3
 800898a:	3401      	adds	r4, #1
 800898c:	9305      	str	r3, [sp, #20]
 800898e:	4620      	mov	r0, r4
 8008990:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008994:	3a30      	subs	r2, #48	; 0x30
 8008996:	2a09      	cmp	r2, #9
 8008998:	d903      	bls.n	80089a2 <_vfiprintf_r+0x1ee>
 800899a:	2b00      	cmp	r3, #0
 800899c:	d0c5      	beq.n	800892a <_vfiprintf_r+0x176>
 800899e:	9105      	str	r1, [sp, #20]
 80089a0:	e7c3      	b.n	800892a <_vfiprintf_r+0x176>
 80089a2:	4604      	mov	r4, r0
 80089a4:	2301      	movs	r3, #1
 80089a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80089aa:	e7f0      	b.n	800898e <_vfiprintf_r+0x1da>
 80089ac:	ab03      	add	r3, sp, #12
 80089ae:	9300      	str	r3, [sp, #0]
 80089b0:	462a      	mov	r2, r5
 80089b2:	4630      	mov	r0, r6
 80089b4:	4b15      	ldr	r3, [pc, #84]	; (8008a0c <_vfiprintf_r+0x258>)
 80089b6:	a904      	add	r1, sp, #16
 80089b8:	f7fd fe1e 	bl	80065f8 <_printf_float>
 80089bc:	4607      	mov	r7, r0
 80089be:	1c78      	adds	r0, r7, #1
 80089c0:	d1d6      	bne.n	8008970 <_vfiprintf_r+0x1bc>
 80089c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089c4:	07d9      	lsls	r1, r3, #31
 80089c6:	d405      	bmi.n	80089d4 <_vfiprintf_r+0x220>
 80089c8:	89ab      	ldrh	r3, [r5, #12]
 80089ca:	059a      	lsls	r2, r3, #22
 80089cc:	d402      	bmi.n	80089d4 <_vfiprintf_r+0x220>
 80089ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089d0:	f000 faaf 	bl	8008f32 <__retarget_lock_release_recursive>
 80089d4:	89ab      	ldrh	r3, [r5, #12]
 80089d6:	065b      	lsls	r3, r3, #25
 80089d8:	f53f af12 	bmi.w	8008800 <_vfiprintf_r+0x4c>
 80089dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089de:	e711      	b.n	8008804 <_vfiprintf_r+0x50>
 80089e0:	ab03      	add	r3, sp, #12
 80089e2:	9300      	str	r3, [sp, #0]
 80089e4:	462a      	mov	r2, r5
 80089e6:	4630      	mov	r0, r6
 80089e8:	4b08      	ldr	r3, [pc, #32]	; (8008a0c <_vfiprintf_r+0x258>)
 80089ea:	a904      	add	r1, sp, #16
 80089ec:	f7fe f8a0 	bl	8006b30 <_printf_i>
 80089f0:	e7e4      	b.n	80089bc <_vfiprintf_r+0x208>
 80089f2:	bf00      	nop
 80089f4:	0800968c 	.word	0x0800968c
 80089f8:	080096ac 	.word	0x080096ac
 80089fc:	0800966c 	.word	0x0800966c
 8008a00:	08009514 	.word	0x08009514
 8008a04:	0800951e 	.word	0x0800951e
 8008a08:	080065f9 	.word	0x080065f9
 8008a0c:	0800878f 	.word	0x0800878f
 8008a10:	0800951a 	.word	0x0800951a

08008a14 <__swbuf_r>:
 8008a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a16:	460e      	mov	r6, r1
 8008a18:	4614      	mov	r4, r2
 8008a1a:	4605      	mov	r5, r0
 8008a1c:	b118      	cbz	r0, 8008a26 <__swbuf_r+0x12>
 8008a1e:	6983      	ldr	r3, [r0, #24]
 8008a20:	b90b      	cbnz	r3, 8008a26 <__swbuf_r+0x12>
 8008a22:	f000 f9e7 	bl	8008df4 <__sinit>
 8008a26:	4b21      	ldr	r3, [pc, #132]	; (8008aac <__swbuf_r+0x98>)
 8008a28:	429c      	cmp	r4, r3
 8008a2a:	d12b      	bne.n	8008a84 <__swbuf_r+0x70>
 8008a2c:	686c      	ldr	r4, [r5, #4]
 8008a2e:	69a3      	ldr	r3, [r4, #24]
 8008a30:	60a3      	str	r3, [r4, #8]
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	071a      	lsls	r2, r3, #28
 8008a36:	d52f      	bpl.n	8008a98 <__swbuf_r+0x84>
 8008a38:	6923      	ldr	r3, [r4, #16]
 8008a3a:	b36b      	cbz	r3, 8008a98 <__swbuf_r+0x84>
 8008a3c:	6923      	ldr	r3, [r4, #16]
 8008a3e:	6820      	ldr	r0, [r4, #0]
 8008a40:	b2f6      	uxtb	r6, r6
 8008a42:	1ac0      	subs	r0, r0, r3
 8008a44:	6963      	ldr	r3, [r4, #20]
 8008a46:	4637      	mov	r7, r6
 8008a48:	4283      	cmp	r3, r0
 8008a4a:	dc04      	bgt.n	8008a56 <__swbuf_r+0x42>
 8008a4c:	4621      	mov	r1, r4
 8008a4e:	4628      	mov	r0, r5
 8008a50:	f000 f93c 	bl	8008ccc <_fflush_r>
 8008a54:	bb30      	cbnz	r0, 8008aa4 <__swbuf_r+0x90>
 8008a56:	68a3      	ldr	r3, [r4, #8]
 8008a58:	3001      	adds	r0, #1
 8008a5a:	3b01      	subs	r3, #1
 8008a5c:	60a3      	str	r3, [r4, #8]
 8008a5e:	6823      	ldr	r3, [r4, #0]
 8008a60:	1c5a      	adds	r2, r3, #1
 8008a62:	6022      	str	r2, [r4, #0]
 8008a64:	701e      	strb	r6, [r3, #0]
 8008a66:	6963      	ldr	r3, [r4, #20]
 8008a68:	4283      	cmp	r3, r0
 8008a6a:	d004      	beq.n	8008a76 <__swbuf_r+0x62>
 8008a6c:	89a3      	ldrh	r3, [r4, #12]
 8008a6e:	07db      	lsls	r3, r3, #31
 8008a70:	d506      	bpl.n	8008a80 <__swbuf_r+0x6c>
 8008a72:	2e0a      	cmp	r6, #10
 8008a74:	d104      	bne.n	8008a80 <__swbuf_r+0x6c>
 8008a76:	4621      	mov	r1, r4
 8008a78:	4628      	mov	r0, r5
 8008a7a:	f000 f927 	bl	8008ccc <_fflush_r>
 8008a7e:	b988      	cbnz	r0, 8008aa4 <__swbuf_r+0x90>
 8008a80:	4638      	mov	r0, r7
 8008a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a84:	4b0a      	ldr	r3, [pc, #40]	; (8008ab0 <__swbuf_r+0x9c>)
 8008a86:	429c      	cmp	r4, r3
 8008a88:	d101      	bne.n	8008a8e <__swbuf_r+0x7a>
 8008a8a:	68ac      	ldr	r4, [r5, #8]
 8008a8c:	e7cf      	b.n	8008a2e <__swbuf_r+0x1a>
 8008a8e:	4b09      	ldr	r3, [pc, #36]	; (8008ab4 <__swbuf_r+0xa0>)
 8008a90:	429c      	cmp	r4, r3
 8008a92:	bf08      	it	eq
 8008a94:	68ec      	ldreq	r4, [r5, #12]
 8008a96:	e7ca      	b.n	8008a2e <__swbuf_r+0x1a>
 8008a98:	4621      	mov	r1, r4
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	f000 f81a 	bl	8008ad4 <__swsetup_r>
 8008aa0:	2800      	cmp	r0, #0
 8008aa2:	d0cb      	beq.n	8008a3c <__swbuf_r+0x28>
 8008aa4:	f04f 37ff 	mov.w	r7, #4294967295
 8008aa8:	e7ea      	b.n	8008a80 <__swbuf_r+0x6c>
 8008aaa:	bf00      	nop
 8008aac:	0800968c 	.word	0x0800968c
 8008ab0:	080096ac 	.word	0x080096ac
 8008ab4:	0800966c 	.word	0x0800966c

08008ab8 <__ascii_wctomb>:
 8008ab8:	4603      	mov	r3, r0
 8008aba:	4608      	mov	r0, r1
 8008abc:	b141      	cbz	r1, 8008ad0 <__ascii_wctomb+0x18>
 8008abe:	2aff      	cmp	r2, #255	; 0xff
 8008ac0:	d904      	bls.n	8008acc <__ascii_wctomb+0x14>
 8008ac2:	228a      	movs	r2, #138	; 0x8a
 8008ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac8:	601a      	str	r2, [r3, #0]
 8008aca:	4770      	bx	lr
 8008acc:	2001      	movs	r0, #1
 8008ace:	700a      	strb	r2, [r1, #0]
 8008ad0:	4770      	bx	lr
	...

08008ad4 <__swsetup_r>:
 8008ad4:	4b32      	ldr	r3, [pc, #200]	; (8008ba0 <__swsetup_r+0xcc>)
 8008ad6:	b570      	push	{r4, r5, r6, lr}
 8008ad8:	681d      	ldr	r5, [r3, #0]
 8008ada:	4606      	mov	r6, r0
 8008adc:	460c      	mov	r4, r1
 8008ade:	b125      	cbz	r5, 8008aea <__swsetup_r+0x16>
 8008ae0:	69ab      	ldr	r3, [r5, #24]
 8008ae2:	b913      	cbnz	r3, 8008aea <__swsetup_r+0x16>
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	f000 f985 	bl	8008df4 <__sinit>
 8008aea:	4b2e      	ldr	r3, [pc, #184]	; (8008ba4 <__swsetup_r+0xd0>)
 8008aec:	429c      	cmp	r4, r3
 8008aee:	d10f      	bne.n	8008b10 <__swsetup_r+0x3c>
 8008af0:	686c      	ldr	r4, [r5, #4]
 8008af2:	89a3      	ldrh	r3, [r4, #12]
 8008af4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008af8:	0719      	lsls	r1, r3, #28
 8008afa:	d42c      	bmi.n	8008b56 <__swsetup_r+0x82>
 8008afc:	06dd      	lsls	r5, r3, #27
 8008afe:	d411      	bmi.n	8008b24 <__swsetup_r+0x50>
 8008b00:	2309      	movs	r3, #9
 8008b02:	6033      	str	r3, [r6, #0]
 8008b04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008b08:	f04f 30ff 	mov.w	r0, #4294967295
 8008b0c:	81a3      	strh	r3, [r4, #12]
 8008b0e:	e03e      	b.n	8008b8e <__swsetup_r+0xba>
 8008b10:	4b25      	ldr	r3, [pc, #148]	; (8008ba8 <__swsetup_r+0xd4>)
 8008b12:	429c      	cmp	r4, r3
 8008b14:	d101      	bne.n	8008b1a <__swsetup_r+0x46>
 8008b16:	68ac      	ldr	r4, [r5, #8]
 8008b18:	e7eb      	b.n	8008af2 <__swsetup_r+0x1e>
 8008b1a:	4b24      	ldr	r3, [pc, #144]	; (8008bac <__swsetup_r+0xd8>)
 8008b1c:	429c      	cmp	r4, r3
 8008b1e:	bf08      	it	eq
 8008b20:	68ec      	ldreq	r4, [r5, #12]
 8008b22:	e7e6      	b.n	8008af2 <__swsetup_r+0x1e>
 8008b24:	0758      	lsls	r0, r3, #29
 8008b26:	d512      	bpl.n	8008b4e <__swsetup_r+0x7a>
 8008b28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b2a:	b141      	cbz	r1, 8008b3e <__swsetup_r+0x6a>
 8008b2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b30:	4299      	cmp	r1, r3
 8008b32:	d002      	beq.n	8008b3a <__swsetup_r+0x66>
 8008b34:	4630      	mov	r0, r6
 8008b36:	f7ff fb75 	bl	8008224 <_free_r>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	6363      	str	r3, [r4, #52]	; 0x34
 8008b3e:	89a3      	ldrh	r3, [r4, #12]
 8008b40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b44:	81a3      	strh	r3, [r4, #12]
 8008b46:	2300      	movs	r3, #0
 8008b48:	6063      	str	r3, [r4, #4]
 8008b4a:	6923      	ldr	r3, [r4, #16]
 8008b4c:	6023      	str	r3, [r4, #0]
 8008b4e:	89a3      	ldrh	r3, [r4, #12]
 8008b50:	f043 0308 	orr.w	r3, r3, #8
 8008b54:	81a3      	strh	r3, [r4, #12]
 8008b56:	6923      	ldr	r3, [r4, #16]
 8008b58:	b94b      	cbnz	r3, 8008b6e <__swsetup_r+0x9a>
 8008b5a:	89a3      	ldrh	r3, [r4, #12]
 8008b5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b64:	d003      	beq.n	8008b6e <__swsetup_r+0x9a>
 8008b66:	4621      	mov	r1, r4
 8008b68:	4630      	mov	r0, r6
 8008b6a:	f000 fa07 	bl	8008f7c <__smakebuf_r>
 8008b6e:	89a0      	ldrh	r0, [r4, #12]
 8008b70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b74:	f010 0301 	ands.w	r3, r0, #1
 8008b78:	d00a      	beq.n	8008b90 <__swsetup_r+0xbc>
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	60a3      	str	r3, [r4, #8]
 8008b7e:	6963      	ldr	r3, [r4, #20]
 8008b80:	425b      	negs	r3, r3
 8008b82:	61a3      	str	r3, [r4, #24]
 8008b84:	6923      	ldr	r3, [r4, #16]
 8008b86:	b943      	cbnz	r3, 8008b9a <__swsetup_r+0xc6>
 8008b88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b8c:	d1ba      	bne.n	8008b04 <__swsetup_r+0x30>
 8008b8e:	bd70      	pop	{r4, r5, r6, pc}
 8008b90:	0781      	lsls	r1, r0, #30
 8008b92:	bf58      	it	pl
 8008b94:	6963      	ldrpl	r3, [r4, #20]
 8008b96:	60a3      	str	r3, [r4, #8]
 8008b98:	e7f4      	b.n	8008b84 <__swsetup_r+0xb0>
 8008b9a:	2000      	movs	r0, #0
 8008b9c:	e7f7      	b.n	8008b8e <__swsetup_r+0xba>
 8008b9e:	bf00      	nop
 8008ba0:	2000000c 	.word	0x2000000c
 8008ba4:	0800968c 	.word	0x0800968c
 8008ba8:	080096ac 	.word	0x080096ac
 8008bac:	0800966c 	.word	0x0800966c

08008bb0 <abort>:
 8008bb0:	2006      	movs	r0, #6
 8008bb2:	b508      	push	{r3, lr}
 8008bb4:	f000 fa52 	bl	800905c <raise>
 8008bb8:	2001      	movs	r0, #1
 8008bba:	f7f9 fd98 	bl	80026ee <_exit>
	...

08008bc0 <__sflush_r>:
 8008bc0:	898a      	ldrh	r2, [r1, #12]
 8008bc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bc6:	4605      	mov	r5, r0
 8008bc8:	0710      	lsls	r0, r2, #28
 8008bca:	460c      	mov	r4, r1
 8008bcc:	d458      	bmi.n	8008c80 <__sflush_r+0xc0>
 8008bce:	684b      	ldr	r3, [r1, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	dc05      	bgt.n	8008be0 <__sflush_r+0x20>
 8008bd4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	dc02      	bgt.n	8008be0 <__sflush_r+0x20>
 8008bda:	2000      	movs	r0, #0
 8008bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008be0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008be2:	2e00      	cmp	r6, #0
 8008be4:	d0f9      	beq.n	8008bda <__sflush_r+0x1a>
 8008be6:	2300      	movs	r3, #0
 8008be8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008bec:	682f      	ldr	r7, [r5, #0]
 8008bee:	602b      	str	r3, [r5, #0]
 8008bf0:	d032      	beq.n	8008c58 <__sflush_r+0x98>
 8008bf2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008bf4:	89a3      	ldrh	r3, [r4, #12]
 8008bf6:	075a      	lsls	r2, r3, #29
 8008bf8:	d505      	bpl.n	8008c06 <__sflush_r+0x46>
 8008bfa:	6863      	ldr	r3, [r4, #4]
 8008bfc:	1ac0      	subs	r0, r0, r3
 8008bfe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008c00:	b10b      	cbz	r3, 8008c06 <__sflush_r+0x46>
 8008c02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c04:	1ac0      	subs	r0, r0, r3
 8008c06:	2300      	movs	r3, #0
 8008c08:	4602      	mov	r2, r0
 8008c0a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c0c:	4628      	mov	r0, r5
 8008c0e:	6a21      	ldr	r1, [r4, #32]
 8008c10:	47b0      	blx	r6
 8008c12:	1c43      	adds	r3, r0, #1
 8008c14:	89a3      	ldrh	r3, [r4, #12]
 8008c16:	d106      	bne.n	8008c26 <__sflush_r+0x66>
 8008c18:	6829      	ldr	r1, [r5, #0]
 8008c1a:	291d      	cmp	r1, #29
 8008c1c:	d82c      	bhi.n	8008c78 <__sflush_r+0xb8>
 8008c1e:	4a2a      	ldr	r2, [pc, #168]	; (8008cc8 <__sflush_r+0x108>)
 8008c20:	40ca      	lsrs	r2, r1
 8008c22:	07d6      	lsls	r6, r2, #31
 8008c24:	d528      	bpl.n	8008c78 <__sflush_r+0xb8>
 8008c26:	2200      	movs	r2, #0
 8008c28:	6062      	str	r2, [r4, #4]
 8008c2a:	6922      	ldr	r2, [r4, #16]
 8008c2c:	04d9      	lsls	r1, r3, #19
 8008c2e:	6022      	str	r2, [r4, #0]
 8008c30:	d504      	bpl.n	8008c3c <__sflush_r+0x7c>
 8008c32:	1c42      	adds	r2, r0, #1
 8008c34:	d101      	bne.n	8008c3a <__sflush_r+0x7a>
 8008c36:	682b      	ldr	r3, [r5, #0]
 8008c38:	b903      	cbnz	r3, 8008c3c <__sflush_r+0x7c>
 8008c3a:	6560      	str	r0, [r4, #84]	; 0x54
 8008c3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c3e:	602f      	str	r7, [r5, #0]
 8008c40:	2900      	cmp	r1, #0
 8008c42:	d0ca      	beq.n	8008bda <__sflush_r+0x1a>
 8008c44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c48:	4299      	cmp	r1, r3
 8008c4a:	d002      	beq.n	8008c52 <__sflush_r+0x92>
 8008c4c:	4628      	mov	r0, r5
 8008c4e:	f7ff fae9 	bl	8008224 <_free_r>
 8008c52:	2000      	movs	r0, #0
 8008c54:	6360      	str	r0, [r4, #52]	; 0x34
 8008c56:	e7c1      	b.n	8008bdc <__sflush_r+0x1c>
 8008c58:	6a21      	ldr	r1, [r4, #32]
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	4628      	mov	r0, r5
 8008c5e:	47b0      	blx	r6
 8008c60:	1c41      	adds	r1, r0, #1
 8008c62:	d1c7      	bne.n	8008bf4 <__sflush_r+0x34>
 8008c64:	682b      	ldr	r3, [r5, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d0c4      	beq.n	8008bf4 <__sflush_r+0x34>
 8008c6a:	2b1d      	cmp	r3, #29
 8008c6c:	d001      	beq.n	8008c72 <__sflush_r+0xb2>
 8008c6e:	2b16      	cmp	r3, #22
 8008c70:	d101      	bne.n	8008c76 <__sflush_r+0xb6>
 8008c72:	602f      	str	r7, [r5, #0]
 8008c74:	e7b1      	b.n	8008bda <__sflush_r+0x1a>
 8008c76:	89a3      	ldrh	r3, [r4, #12]
 8008c78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c7c:	81a3      	strh	r3, [r4, #12]
 8008c7e:	e7ad      	b.n	8008bdc <__sflush_r+0x1c>
 8008c80:	690f      	ldr	r7, [r1, #16]
 8008c82:	2f00      	cmp	r7, #0
 8008c84:	d0a9      	beq.n	8008bda <__sflush_r+0x1a>
 8008c86:	0793      	lsls	r3, r2, #30
 8008c88:	bf18      	it	ne
 8008c8a:	2300      	movne	r3, #0
 8008c8c:	680e      	ldr	r6, [r1, #0]
 8008c8e:	bf08      	it	eq
 8008c90:	694b      	ldreq	r3, [r1, #20]
 8008c92:	eba6 0807 	sub.w	r8, r6, r7
 8008c96:	600f      	str	r7, [r1, #0]
 8008c98:	608b      	str	r3, [r1, #8]
 8008c9a:	f1b8 0f00 	cmp.w	r8, #0
 8008c9e:	dd9c      	ble.n	8008bda <__sflush_r+0x1a>
 8008ca0:	4643      	mov	r3, r8
 8008ca2:	463a      	mov	r2, r7
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	6a21      	ldr	r1, [r4, #32]
 8008ca8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008caa:	47b0      	blx	r6
 8008cac:	2800      	cmp	r0, #0
 8008cae:	dc06      	bgt.n	8008cbe <__sflush_r+0xfe>
 8008cb0:	89a3      	ldrh	r3, [r4, #12]
 8008cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cba:	81a3      	strh	r3, [r4, #12]
 8008cbc:	e78e      	b.n	8008bdc <__sflush_r+0x1c>
 8008cbe:	4407      	add	r7, r0
 8008cc0:	eba8 0800 	sub.w	r8, r8, r0
 8008cc4:	e7e9      	b.n	8008c9a <__sflush_r+0xda>
 8008cc6:	bf00      	nop
 8008cc8:	20400001 	.word	0x20400001

08008ccc <_fflush_r>:
 8008ccc:	b538      	push	{r3, r4, r5, lr}
 8008cce:	690b      	ldr	r3, [r1, #16]
 8008cd0:	4605      	mov	r5, r0
 8008cd2:	460c      	mov	r4, r1
 8008cd4:	b913      	cbnz	r3, 8008cdc <_fflush_r+0x10>
 8008cd6:	2500      	movs	r5, #0
 8008cd8:	4628      	mov	r0, r5
 8008cda:	bd38      	pop	{r3, r4, r5, pc}
 8008cdc:	b118      	cbz	r0, 8008ce6 <_fflush_r+0x1a>
 8008cde:	6983      	ldr	r3, [r0, #24]
 8008ce0:	b90b      	cbnz	r3, 8008ce6 <_fflush_r+0x1a>
 8008ce2:	f000 f887 	bl	8008df4 <__sinit>
 8008ce6:	4b14      	ldr	r3, [pc, #80]	; (8008d38 <_fflush_r+0x6c>)
 8008ce8:	429c      	cmp	r4, r3
 8008cea:	d11b      	bne.n	8008d24 <_fflush_r+0x58>
 8008cec:	686c      	ldr	r4, [r5, #4]
 8008cee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d0ef      	beq.n	8008cd6 <_fflush_r+0xa>
 8008cf6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008cf8:	07d0      	lsls	r0, r2, #31
 8008cfa:	d404      	bmi.n	8008d06 <_fflush_r+0x3a>
 8008cfc:	0599      	lsls	r1, r3, #22
 8008cfe:	d402      	bmi.n	8008d06 <_fflush_r+0x3a>
 8008d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d02:	f000 f915 	bl	8008f30 <__retarget_lock_acquire_recursive>
 8008d06:	4628      	mov	r0, r5
 8008d08:	4621      	mov	r1, r4
 8008d0a:	f7ff ff59 	bl	8008bc0 <__sflush_r>
 8008d0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d10:	4605      	mov	r5, r0
 8008d12:	07da      	lsls	r2, r3, #31
 8008d14:	d4e0      	bmi.n	8008cd8 <_fflush_r+0xc>
 8008d16:	89a3      	ldrh	r3, [r4, #12]
 8008d18:	059b      	lsls	r3, r3, #22
 8008d1a:	d4dd      	bmi.n	8008cd8 <_fflush_r+0xc>
 8008d1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d1e:	f000 f908 	bl	8008f32 <__retarget_lock_release_recursive>
 8008d22:	e7d9      	b.n	8008cd8 <_fflush_r+0xc>
 8008d24:	4b05      	ldr	r3, [pc, #20]	; (8008d3c <_fflush_r+0x70>)
 8008d26:	429c      	cmp	r4, r3
 8008d28:	d101      	bne.n	8008d2e <_fflush_r+0x62>
 8008d2a:	68ac      	ldr	r4, [r5, #8]
 8008d2c:	e7df      	b.n	8008cee <_fflush_r+0x22>
 8008d2e:	4b04      	ldr	r3, [pc, #16]	; (8008d40 <_fflush_r+0x74>)
 8008d30:	429c      	cmp	r4, r3
 8008d32:	bf08      	it	eq
 8008d34:	68ec      	ldreq	r4, [r5, #12]
 8008d36:	e7da      	b.n	8008cee <_fflush_r+0x22>
 8008d38:	0800968c 	.word	0x0800968c
 8008d3c:	080096ac 	.word	0x080096ac
 8008d40:	0800966c 	.word	0x0800966c

08008d44 <std>:
 8008d44:	2300      	movs	r3, #0
 8008d46:	b510      	push	{r4, lr}
 8008d48:	4604      	mov	r4, r0
 8008d4a:	e9c0 3300 	strd	r3, r3, [r0]
 8008d4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d52:	6083      	str	r3, [r0, #8]
 8008d54:	8181      	strh	r1, [r0, #12]
 8008d56:	6643      	str	r3, [r0, #100]	; 0x64
 8008d58:	81c2      	strh	r2, [r0, #14]
 8008d5a:	6183      	str	r3, [r0, #24]
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	2208      	movs	r2, #8
 8008d60:	305c      	adds	r0, #92	; 0x5c
 8008d62:	f7fd fba3 	bl	80064ac <memset>
 8008d66:	4b05      	ldr	r3, [pc, #20]	; (8008d7c <std+0x38>)
 8008d68:	6224      	str	r4, [r4, #32]
 8008d6a:	6263      	str	r3, [r4, #36]	; 0x24
 8008d6c:	4b04      	ldr	r3, [pc, #16]	; (8008d80 <std+0x3c>)
 8008d6e:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d70:	4b04      	ldr	r3, [pc, #16]	; (8008d84 <std+0x40>)
 8008d72:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d74:	4b04      	ldr	r3, [pc, #16]	; (8008d88 <std+0x44>)
 8008d76:	6323      	str	r3, [r4, #48]	; 0x30
 8008d78:	bd10      	pop	{r4, pc}
 8008d7a:	bf00      	nop
 8008d7c:	08009095 	.word	0x08009095
 8008d80:	080090b7 	.word	0x080090b7
 8008d84:	080090ef 	.word	0x080090ef
 8008d88:	08009113 	.word	0x08009113

08008d8c <_cleanup_r>:
 8008d8c:	4901      	ldr	r1, [pc, #4]	; (8008d94 <_cleanup_r+0x8>)
 8008d8e:	f000 b8af 	b.w	8008ef0 <_fwalk_reent>
 8008d92:	bf00      	nop
 8008d94:	08008ccd 	.word	0x08008ccd

08008d98 <__sfmoreglue>:
 8008d98:	b570      	push	{r4, r5, r6, lr}
 8008d9a:	2568      	movs	r5, #104	; 0x68
 8008d9c:	1e4a      	subs	r2, r1, #1
 8008d9e:	4355      	muls	r5, r2
 8008da0:	460e      	mov	r6, r1
 8008da2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008da6:	f7ff fa89 	bl	80082bc <_malloc_r>
 8008daa:	4604      	mov	r4, r0
 8008dac:	b140      	cbz	r0, 8008dc0 <__sfmoreglue+0x28>
 8008dae:	2100      	movs	r1, #0
 8008db0:	e9c0 1600 	strd	r1, r6, [r0]
 8008db4:	300c      	adds	r0, #12
 8008db6:	60a0      	str	r0, [r4, #8]
 8008db8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008dbc:	f7fd fb76 	bl	80064ac <memset>
 8008dc0:	4620      	mov	r0, r4
 8008dc2:	bd70      	pop	{r4, r5, r6, pc}

08008dc4 <__sfp_lock_acquire>:
 8008dc4:	4801      	ldr	r0, [pc, #4]	; (8008dcc <__sfp_lock_acquire+0x8>)
 8008dc6:	f000 b8b3 	b.w	8008f30 <__retarget_lock_acquire_recursive>
 8008dca:	bf00      	nop
 8008dcc:	20000494 	.word	0x20000494

08008dd0 <__sfp_lock_release>:
 8008dd0:	4801      	ldr	r0, [pc, #4]	; (8008dd8 <__sfp_lock_release+0x8>)
 8008dd2:	f000 b8ae 	b.w	8008f32 <__retarget_lock_release_recursive>
 8008dd6:	bf00      	nop
 8008dd8:	20000494 	.word	0x20000494

08008ddc <__sinit_lock_acquire>:
 8008ddc:	4801      	ldr	r0, [pc, #4]	; (8008de4 <__sinit_lock_acquire+0x8>)
 8008dde:	f000 b8a7 	b.w	8008f30 <__retarget_lock_acquire_recursive>
 8008de2:	bf00      	nop
 8008de4:	2000048f 	.word	0x2000048f

08008de8 <__sinit_lock_release>:
 8008de8:	4801      	ldr	r0, [pc, #4]	; (8008df0 <__sinit_lock_release+0x8>)
 8008dea:	f000 b8a2 	b.w	8008f32 <__retarget_lock_release_recursive>
 8008dee:	bf00      	nop
 8008df0:	2000048f 	.word	0x2000048f

08008df4 <__sinit>:
 8008df4:	b510      	push	{r4, lr}
 8008df6:	4604      	mov	r4, r0
 8008df8:	f7ff fff0 	bl	8008ddc <__sinit_lock_acquire>
 8008dfc:	69a3      	ldr	r3, [r4, #24]
 8008dfe:	b11b      	cbz	r3, 8008e08 <__sinit+0x14>
 8008e00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e04:	f7ff bff0 	b.w	8008de8 <__sinit_lock_release>
 8008e08:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008e0c:	6523      	str	r3, [r4, #80]	; 0x50
 8008e0e:	4b13      	ldr	r3, [pc, #76]	; (8008e5c <__sinit+0x68>)
 8008e10:	4a13      	ldr	r2, [pc, #76]	; (8008e60 <__sinit+0x6c>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	62a2      	str	r2, [r4, #40]	; 0x28
 8008e16:	42a3      	cmp	r3, r4
 8008e18:	bf08      	it	eq
 8008e1a:	2301      	moveq	r3, #1
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	bf08      	it	eq
 8008e20:	61a3      	streq	r3, [r4, #24]
 8008e22:	f000 f81f 	bl	8008e64 <__sfp>
 8008e26:	6060      	str	r0, [r4, #4]
 8008e28:	4620      	mov	r0, r4
 8008e2a:	f000 f81b 	bl	8008e64 <__sfp>
 8008e2e:	60a0      	str	r0, [r4, #8]
 8008e30:	4620      	mov	r0, r4
 8008e32:	f000 f817 	bl	8008e64 <__sfp>
 8008e36:	2200      	movs	r2, #0
 8008e38:	2104      	movs	r1, #4
 8008e3a:	60e0      	str	r0, [r4, #12]
 8008e3c:	6860      	ldr	r0, [r4, #4]
 8008e3e:	f7ff ff81 	bl	8008d44 <std>
 8008e42:	2201      	movs	r2, #1
 8008e44:	2109      	movs	r1, #9
 8008e46:	68a0      	ldr	r0, [r4, #8]
 8008e48:	f7ff ff7c 	bl	8008d44 <std>
 8008e4c:	2202      	movs	r2, #2
 8008e4e:	2112      	movs	r1, #18
 8008e50:	68e0      	ldr	r0, [r4, #12]
 8008e52:	f7ff ff77 	bl	8008d44 <std>
 8008e56:	2301      	movs	r3, #1
 8008e58:	61a3      	str	r3, [r4, #24]
 8008e5a:	e7d1      	b.n	8008e00 <__sinit+0xc>
 8008e5c:	080092e8 	.word	0x080092e8
 8008e60:	08008d8d 	.word	0x08008d8d

08008e64 <__sfp>:
 8008e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e66:	4607      	mov	r7, r0
 8008e68:	f7ff ffac 	bl	8008dc4 <__sfp_lock_acquire>
 8008e6c:	4b1e      	ldr	r3, [pc, #120]	; (8008ee8 <__sfp+0x84>)
 8008e6e:	681e      	ldr	r6, [r3, #0]
 8008e70:	69b3      	ldr	r3, [r6, #24]
 8008e72:	b913      	cbnz	r3, 8008e7a <__sfp+0x16>
 8008e74:	4630      	mov	r0, r6
 8008e76:	f7ff ffbd 	bl	8008df4 <__sinit>
 8008e7a:	3648      	adds	r6, #72	; 0x48
 8008e7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008e80:	3b01      	subs	r3, #1
 8008e82:	d503      	bpl.n	8008e8c <__sfp+0x28>
 8008e84:	6833      	ldr	r3, [r6, #0]
 8008e86:	b30b      	cbz	r3, 8008ecc <__sfp+0x68>
 8008e88:	6836      	ldr	r6, [r6, #0]
 8008e8a:	e7f7      	b.n	8008e7c <__sfp+0x18>
 8008e8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008e90:	b9d5      	cbnz	r5, 8008ec8 <__sfp+0x64>
 8008e92:	4b16      	ldr	r3, [pc, #88]	; (8008eec <__sfp+0x88>)
 8008e94:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008e98:	60e3      	str	r3, [r4, #12]
 8008e9a:	6665      	str	r5, [r4, #100]	; 0x64
 8008e9c:	f000 f847 	bl	8008f2e <__retarget_lock_init_recursive>
 8008ea0:	f7ff ff96 	bl	8008dd0 <__sfp_lock_release>
 8008ea4:	2208      	movs	r2, #8
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008eac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008eb0:	6025      	str	r5, [r4, #0]
 8008eb2:	61a5      	str	r5, [r4, #24]
 8008eb4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008eb8:	f7fd faf8 	bl	80064ac <memset>
 8008ebc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ec0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ec8:	3468      	adds	r4, #104	; 0x68
 8008eca:	e7d9      	b.n	8008e80 <__sfp+0x1c>
 8008ecc:	2104      	movs	r1, #4
 8008ece:	4638      	mov	r0, r7
 8008ed0:	f7ff ff62 	bl	8008d98 <__sfmoreglue>
 8008ed4:	4604      	mov	r4, r0
 8008ed6:	6030      	str	r0, [r6, #0]
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	d1d5      	bne.n	8008e88 <__sfp+0x24>
 8008edc:	f7ff ff78 	bl	8008dd0 <__sfp_lock_release>
 8008ee0:	230c      	movs	r3, #12
 8008ee2:	603b      	str	r3, [r7, #0]
 8008ee4:	e7ee      	b.n	8008ec4 <__sfp+0x60>
 8008ee6:	bf00      	nop
 8008ee8:	080092e8 	.word	0x080092e8
 8008eec:	ffff0001 	.word	0xffff0001

08008ef0 <_fwalk_reent>:
 8008ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ef4:	4606      	mov	r6, r0
 8008ef6:	4688      	mov	r8, r1
 8008ef8:	2700      	movs	r7, #0
 8008efa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008efe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f02:	f1b9 0901 	subs.w	r9, r9, #1
 8008f06:	d505      	bpl.n	8008f14 <_fwalk_reent+0x24>
 8008f08:	6824      	ldr	r4, [r4, #0]
 8008f0a:	2c00      	cmp	r4, #0
 8008f0c:	d1f7      	bne.n	8008efe <_fwalk_reent+0xe>
 8008f0e:	4638      	mov	r0, r7
 8008f10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f14:	89ab      	ldrh	r3, [r5, #12]
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d907      	bls.n	8008f2a <_fwalk_reent+0x3a>
 8008f1a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	d003      	beq.n	8008f2a <_fwalk_reent+0x3a>
 8008f22:	4629      	mov	r1, r5
 8008f24:	4630      	mov	r0, r6
 8008f26:	47c0      	blx	r8
 8008f28:	4307      	orrs	r7, r0
 8008f2a:	3568      	adds	r5, #104	; 0x68
 8008f2c:	e7e9      	b.n	8008f02 <_fwalk_reent+0x12>

08008f2e <__retarget_lock_init_recursive>:
 8008f2e:	4770      	bx	lr

08008f30 <__retarget_lock_acquire_recursive>:
 8008f30:	4770      	bx	lr

08008f32 <__retarget_lock_release_recursive>:
 8008f32:	4770      	bx	lr

08008f34 <__swhatbuf_r>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	460e      	mov	r6, r1
 8008f38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f3c:	4614      	mov	r4, r2
 8008f3e:	2900      	cmp	r1, #0
 8008f40:	461d      	mov	r5, r3
 8008f42:	b096      	sub	sp, #88	; 0x58
 8008f44:	da07      	bge.n	8008f56 <__swhatbuf_r+0x22>
 8008f46:	2300      	movs	r3, #0
 8008f48:	602b      	str	r3, [r5, #0]
 8008f4a:	89b3      	ldrh	r3, [r6, #12]
 8008f4c:	061a      	lsls	r2, r3, #24
 8008f4e:	d410      	bmi.n	8008f72 <__swhatbuf_r+0x3e>
 8008f50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f54:	e00e      	b.n	8008f74 <__swhatbuf_r+0x40>
 8008f56:	466a      	mov	r2, sp
 8008f58:	f000 f902 	bl	8009160 <_fstat_r>
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	dbf2      	blt.n	8008f46 <__swhatbuf_r+0x12>
 8008f60:	9a01      	ldr	r2, [sp, #4]
 8008f62:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008f66:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008f6a:	425a      	negs	r2, r3
 8008f6c:	415a      	adcs	r2, r3
 8008f6e:	602a      	str	r2, [r5, #0]
 8008f70:	e7ee      	b.n	8008f50 <__swhatbuf_r+0x1c>
 8008f72:	2340      	movs	r3, #64	; 0x40
 8008f74:	2000      	movs	r0, #0
 8008f76:	6023      	str	r3, [r4, #0]
 8008f78:	b016      	add	sp, #88	; 0x58
 8008f7a:	bd70      	pop	{r4, r5, r6, pc}

08008f7c <__smakebuf_r>:
 8008f7c:	898b      	ldrh	r3, [r1, #12]
 8008f7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008f80:	079d      	lsls	r5, r3, #30
 8008f82:	4606      	mov	r6, r0
 8008f84:	460c      	mov	r4, r1
 8008f86:	d507      	bpl.n	8008f98 <__smakebuf_r+0x1c>
 8008f88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008f8c:	6023      	str	r3, [r4, #0]
 8008f8e:	6123      	str	r3, [r4, #16]
 8008f90:	2301      	movs	r3, #1
 8008f92:	6163      	str	r3, [r4, #20]
 8008f94:	b002      	add	sp, #8
 8008f96:	bd70      	pop	{r4, r5, r6, pc}
 8008f98:	466a      	mov	r2, sp
 8008f9a:	ab01      	add	r3, sp, #4
 8008f9c:	f7ff ffca 	bl	8008f34 <__swhatbuf_r>
 8008fa0:	9900      	ldr	r1, [sp, #0]
 8008fa2:	4605      	mov	r5, r0
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	f7ff f989 	bl	80082bc <_malloc_r>
 8008faa:	b948      	cbnz	r0, 8008fc0 <__smakebuf_r+0x44>
 8008fac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fb0:	059a      	lsls	r2, r3, #22
 8008fb2:	d4ef      	bmi.n	8008f94 <__smakebuf_r+0x18>
 8008fb4:	f023 0303 	bic.w	r3, r3, #3
 8008fb8:	f043 0302 	orr.w	r3, r3, #2
 8008fbc:	81a3      	strh	r3, [r4, #12]
 8008fbe:	e7e3      	b.n	8008f88 <__smakebuf_r+0xc>
 8008fc0:	4b0d      	ldr	r3, [pc, #52]	; (8008ff8 <__smakebuf_r+0x7c>)
 8008fc2:	62b3      	str	r3, [r6, #40]	; 0x28
 8008fc4:	89a3      	ldrh	r3, [r4, #12]
 8008fc6:	6020      	str	r0, [r4, #0]
 8008fc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fcc:	81a3      	strh	r3, [r4, #12]
 8008fce:	9b00      	ldr	r3, [sp, #0]
 8008fd0:	6120      	str	r0, [r4, #16]
 8008fd2:	6163      	str	r3, [r4, #20]
 8008fd4:	9b01      	ldr	r3, [sp, #4]
 8008fd6:	b15b      	cbz	r3, 8008ff0 <__smakebuf_r+0x74>
 8008fd8:	4630      	mov	r0, r6
 8008fda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fde:	f000 f8d1 	bl	8009184 <_isatty_r>
 8008fe2:	b128      	cbz	r0, 8008ff0 <__smakebuf_r+0x74>
 8008fe4:	89a3      	ldrh	r3, [r4, #12]
 8008fe6:	f023 0303 	bic.w	r3, r3, #3
 8008fea:	f043 0301 	orr.w	r3, r3, #1
 8008fee:	81a3      	strh	r3, [r4, #12]
 8008ff0:	89a0      	ldrh	r0, [r4, #12]
 8008ff2:	4305      	orrs	r5, r0
 8008ff4:	81a5      	strh	r5, [r4, #12]
 8008ff6:	e7cd      	b.n	8008f94 <__smakebuf_r+0x18>
 8008ff8:	08008d8d 	.word	0x08008d8d

08008ffc <_malloc_usable_size_r>:
 8008ffc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009000:	1f18      	subs	r0, r3, #4
 8009002:	2b00      	cmp	r3, #0
 8009004:	bfbc      	itt	lt
 8009006:	580b      	ldrlt	r3, [r1, r0]
 8009008:	18c0      	addlt	r0, r0, r3
 800900a:	4770      	bx	lr

0800900c <_raise_r>:
 800900c:	291f      	cmp	r1, #31
 800900e:	b538      	push	{r3, r4, r5, lr}
 8009010:	4604      	mov	r4, r0
 8009012:	460d      	mov	r5, r1
 8009014:	d904      	bls.n	8009020 <_raise_r+0x14>
 8009016:	2316      	movs	r3, #22
 8009018:	6003      	str	r3, [r0, #0]
 800901a:	f04f 30ff 	mov.w	r0, #4294967295
 800901e:	bd38      	pop	{r3, r4, r5, pc}
 8009020:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009022:	b112      	cbz	r2, 800902a <_raise_r+0x1e>
 8009024:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009028:	b94b      	cbnz	r3, 800903e <_raise_r+0x32>
 800902a:	4620      	mov	r0, r4
 800902c:	f000 f830 	bl	8009090 <_getpid_r>
 8009030:	462a      	mov	r2, r5
 8009032:	4601      	mov	r1, r0
 8009034:	4620      	mov	r0, r4
 8009036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800903a:	f000 b817 	b.w	800906c <_kill_r>
 800903e:	2b01      	cmp	r3, #1
 8009040:	d00a      	beq.n	8009058 <_raise_r+0x4c>
 8009042:	1c59      	adds	r1, r3, #1
 8009044:	d103      	bne.n	800904e <_raise_r+0x42>
 8009046:	2316      	movs	r3, #22
 8009048:	6003      	str	r3, [r0, #0]
 800904a:	2001      	movs	r0, #1
 800904c:	e7e7      	b.n	800901e <_raise_r+0x12>
 800904e:	2400      	movs	r4, #0
 8009050:	4628      	mov	r0, r5
 8009052:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009056:	4798      	blx	r3
 8009058:	2000      	movs	r0, #0
 800905a:	e7e0      	b.n	800901e <_raise_r+0x12>

0800905c <raise>:
 800905c:	4b02      	ldr	r3, [pc, #8]	; (8009068 <raise+0xc>)
 800905e:	4601      	mov	r1, r0
 8009060:	6818      	ldr	r0, [r3, #0]
 8009062:	f7ff bfd3 	b.w	800900c <_raise_r>
 8009066:	bf00      	nop
 8009068:	2000000c 	.word	0x2000000c

0800906c <_kill_r>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	2300      	movs	r3, #0
 8009070:	4d06      	ldr	r5, [pc, #24]	; (800908c <_kill_r+0x20>)
 8009072:	4604      	mov	r4, r0
 8009074:	4608      	mov	r0, r1
 8009076:	4611      	mov	r1, r2
 8009078:	602b      	str	r3, [r5, #0]
 800907a:	f7f9 fb28 	bl	80026ce <_kill>
 800907e:	1c43      	adds	r3, r0, #1
 8009080:	d102      	bne.n	8009088 <_kill_r+0x1c>
 8009082:	682b      	ldr	r3, [r5, #0]
 8009084:	b103      	cbz	r3, 8009088 <_kill_r+0x1c>
 8009086:	6023      	str	r3, [r4, #0]
 8009088:	bd38      	pop	{r3, r4, r5, pc}
 800908a:	bf00      	nop
 800908c:	20000488 	.word	0x20000488

08009090 <_getpid_r>:
 8009090:	f7f9 bb16 	b.w	80026c0 <_getpid>

08009094 <__sread>:
 8009094:	b510      	push	{r4, lr}
 8009096:	460c      	mov	r4, r1
 8009098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800909c:	f000 f894 	bl	80091c8 <_read_r>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	bfab      	itete	ge
 80090a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80090a6:	89a3      	ldrhlt	r3, [r4, #12]
 80090a8:	181b      	addge	r3, r3, r0
 80090aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80090ae:	bfac      	ite	ge
 80090b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80090b2:	81a3      	strhlt	r3, [r4, #12]
 80090b4:	bd10      	pop	{r4, pc}

080090b6 <__swrite>:
 80090b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090ba:	461f      	mov	r7, r3
 80090bc:	898b      	ldrh	r3, [r1, #12]
 80090be:	4605      	mov	r5, r0
 80090c0:	05db      	lsls	r3, r3, #23
 80090c2:	460c      	mov	r4, r1
 80090c4:	4616      	mov	r6, r2
 80090c6:	d505      	bpl.n	80090d4 <__swrite+0x1e>
 80090c8:	2302      	movs	r3, #2
 80090ca:	2200      	movs	r2, #0
 80090cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090d0:	f000 f868 	bl	80091a4 <_lseek_r>
 80090d4:	89a3      	ldrh	r3, [r4, #12]
 80090d6:	4632      	mov	r2, r6
 80090d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80090dc:	81a3      	strh	r3, [r4, #12]
 80090de:	4628      	mov	r0, r5
 80090e0:	463b      	mov	r3, r7
 80090e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090ea:	f000 b817 	b.w	800911c <_write_r>

080090ee <__sseek>:
 80090ee:	b510      	push	{r4, lr}
 80090f0:	460c      	mov	r4, r1
 80090f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090f6:	f000 f855 	bl	80091a4 <_lseek_r>
 80090fa:	1c43      	adds	r3, r0, #1
 80090fc:	89a3      	ldrh	r3, [r4, #12]
 80090fe:	bf15      	itete	ne
 8009100:	6560      	strne	r0, [r4, #84]	; 0x54
 8009102:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009106:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800910a:	81a3      	strheq	r3, [r4, #12]
 800910c:	bf18      	it	ne
 800910e:	81a3      	strhne	r3, [r4, #12]
 8009110:	bd10      	pop	{r4, pc}

08009112 <__sclose>:
 8009112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009116:	f000 b813 	b.w	8009140 <_close_r>
	...

0800911c <_write_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	4604      	mov	r4, r0
 8009120:	4608      	mov	r0, r1
 8009122:	4611      	mov	r1, r2
 8009124:	2200      	movs	r2, #0
 8009126:	4d05      	ldr	r5, [pc, #20]	; (800913c <_write_r+0x20>)
 8009128:	602a      	str	r2, [r5, #0]
 800912a:	461a      	mov	r2, r3
 800912c:	f7f9 fb06 	bl	800273c <_write>
 8009130:	1c43      	adds	r3, r0, #1
 8009132:	d102      	bne.n	800913a <_write_r+0x1e>
 8009134:	682b      	ldr	r3, [r5, #0]
 8009136:	b103      	cbz	r3, 800913a <_write_r+0x1e>
 8009138:	6023      	str	r3, [r4, #0]
 800913a:	bd38      	pop	{r3, r4, r5, pc}
 800913c:	20000488 	.word	0x20000488

08009140 <_close_r>:
 8009140:	b538      	push	{r3, r4, r5, lr}
 8009142:	2300      	movs	r3, #0
 8009144:	4d05      	ldr	r5, [pc, #20]	; (800915c <_close_r+0x1c>)
 8009146:	4604      	mov	r4, r0
 8009148:	4608      	mov	r0, r1
 800914a:	602b      	str	r3, [r5, #0]
 800914c:	f7f9 fb12 	bl	8002774 <_close>
 8009150:	1c43      	adds	r3, r0, #1
 8009152:	d102      	bne.n	800915a <_close_r+0x1a>
 8009154:	682b      	ldr	r3, [r5, #0]
 8009156:	b103      	cbz	r3, 800915a <_close_r+0x1a>
 8009158:	6023      	str	r3, [r4, #0]
 800915a:	bd38      	pop	{r3, r4, r5, pc}
 800915c:	20000488 	.word	0x20000488

08009160 <_fstat_r>:
 8009160:	b538      	push	{r3, r4, r5, lr}
 8009162:	2300      	movs	r3, #0
 8009164:	4d06      	ldr	r5, [pc, #24]	; (8009180 <_fstat_r+0x20>)
 8009166:	4604      	mov	r4, r0
 8009168:	4608      	mov	r0, r1
 800916a:	4611      	mov	r1, r2
 800916c:	602b      	str	r3, [r5, #0]
 800916e:	f7f9 fb0c 	bl	800278a <_fstat>
 8009172:	1c43      	adds	r3, r0, #1
 8009174:	d102      	bne.n	800917c <_fstat_r+0x1c>
 8009176:	682b      	ldr	r3, [r5, #0]
 8009178:	b103      	cbz	r3, 800917c <_fstat_r+0x1c>
 800917a:	6023      	str	r3, [r4, #0]
 800917c:	bd38      	pop	{r3, r4, r5, pc}
 800917e:	bf00      	nop
 8009180:	20000488 	.word	0x20000488

08009184 <_isatty_r>:
 8009184:	b538      	push	{r3, r4, r5, lr}
 8009186:	2300      	movs	r3, #0
 8009188:	4d05      	ldr	r5, [pc, #20]	; (80091a0 <_isatty_r+0x1c>)
 800918a:	4604      	mov	r4, r0
 800918c:	4608      	mov	r0, r1
 800918e:	602b      	str	r3, [r5, #0]
 8009190:	f7f9 fb0a 	bl	80027a8 <_isatty>
 8009194:	1c43      	adds	r3, r0, #1
 8009196:	d102      	bne.n	800919e <_isatty_r+0x1a>
 8009198:	682b      	ldr	r3, [r5, #0]
 800919a:	b103      	cbz	r3, 800919e <_isatty_r+0x1a>
 800919c:	6023      	str	r3, [r4, #0]
 800919e:	bd38      	pop	{r3, r4, r5, pc}
 80091a0:	20000488 	.word	0x20000488

080091a4 <_lseek_r>:
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	4604      	mov	r4, r0
 80091a8:	4608      	mov	r0, r1
 80091aa:	4611      	mov	r1, r2
 80091ac:	2200      	movs	r2, #0
 80091ae:	4d05      	ldr	r5, [pc, #20]	; (80091c4 <_lseek_r+0x20>)
 80091b0:	602a      	str	r2, [r5, #0]
 80091b2:	461a      	mov	r2, r3
 80091b4:	f7f9 fb02 	bl	80027bc <_lseek>
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d102      	bne.n	80091c2 <_lseek_r+0x1e>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	b103      	cbz	r3, 80091c2 <_lseek_r+0x1e>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	bd38      	pop	{r3, r4, r5, pc}
 80091c4:	20000488 	.word	0x20000488

080091c8 <_read_r>:
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	4604      	mov	r4, r0
 80091cc:	4608      	mov	r0, r1
 80091ce:	4611      	mov	r1, r2
 80091d0:	2200      	movs	r2, #0
 80091d2:	4d05      	ldr	r5, [pc, #20]	; (80091e8 <_read_r+0x20>)
 80091d4:	602a      	str	r2, [r5, #0]
 80091d6:	461a      	mov	r2, r3
 80091d8:	f7f9 fa93 	bl	8002702 <_read>
 80091dc:	1c43      	adds	r3, r0, #1
 80091de:	d102      	bne.n	80091e6 <_read_r+0x1e>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	b103      	cbz	r3, 80091e6 <_read_r+0x1e>
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	bd38      	pop	{r3, r4, r5, pc}
 80091e8:	20000488 	.word	0x20000488

080091ec <_init>:
 80091ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ee:	bf00      	nop
 80091f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091f2:	bc08      	pop	{r3}
 80091f4:	469e      	mov	lr, r3
 80091f6:	4770      	bx	lr

080091f8 <_fini>:
 80091f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fa:	bf00      	nop
 80091fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091fe:	bc08      	pop	{r3}
 8009200:	469e      	mov	lr, r3
 8009202:	4770      	bx	lr
