// Seed: 3189739517
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    output wire id_7,
    output tri id_8,
    input uwire id_9,
    input wire id_10,
    input supply1 id_11,
    output uwire id_12
);
  struct packed {logic [1 : 1] id_14;} id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4
  );
endmodule
