Vivado Simulator v2024.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/pack/vitis-2024.2-dz/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot find_bw_left_edge_tb_behav xil_defaultlib.find_bw_left_edge_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/bsc25h10/mdietz/bachelors_thesis/rtl/src/find_bw_edge_left.sv" Line 1. Module find_bw_left_edge(ACCUM_WIDTH=18,FREQ_BIN_WIDTH=16,THRESHOLD_DB=7680,NUM_ACCUMS=24) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsc25h10/mdietz/bachelors_thesis/rtl/src/find_bw_edge_left.sv" Line 1. Module find_bw_left_edge(ACCUM_WIDTH=18,FREQ_BIN_WIDTH=16,THRESHOLD_DB=7680,NUM_ACCUMS=24) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
ERROR: [XSIM 43-3388] /usr/bin/gcc not found, please install GCC for your Linux distribution.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
