{"version":"1.1.0","info":[["/home/timprice/repos/csci-4532-hw/try-verilog/counter.sv",[[],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/andgate_ifelse.v",[[[[[["andgate_if_else",[[0,0],[0,30]],[[0,7],[0,22]],[],["module"]],[19,9]],[[["x",[[1,6],[1,7]],[[1,6],[1,7]],["andgate_if_else"],["port"]],["y",[[1,7],[1,9]],[[1,8],[1,9]],["andgate_if_else"],["port","x"]],["z",[[0,27],[0,28]],[[0,27],[0,28]],["andgate_if_else"],["port","y"]],["z",[[2,7],[2,8]],[[2,7],[2,8]],["andgate_if_else"],["port"]],["a",[[3,0],[3,5]],[[3,4],[3,5]],["andgate_if_else"],["variable","reg"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/andgate.v",[[[[[["andgate",[[9,0],[9,22]],[[9,7],[9,14]],[],["module"]],[13,9]],[[["x",[[10,10],[10,11]],[[10,10],[10,11]],["andgate"],["port"]],["y",[[10,11],[10,13]],[[10,12],[10,13]],["andgate"],["port","x"]],["z",[[9,19],[9,20]],[[9,19],[9,20]],["andgate"],["port","y"]],["z",[[11,11],[11,12]],[[11,11],[11,12]],["andgate"],["port"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/fulladder.v",[[[[[["fa",[[0,0],[0,27]],[[0,7],[0,9]],[],["module"]],[7,9]],[[["x",[[1,6],[1,7]],[[1,6],[1,7]],["fa"],["port"]],["y",[[1,7],[1,9]],[[1,8],[1,9]],["fa"],["port","x"]],["cin",[[1,9],[1,13]],[[1,10],[1,13]],["fa"],["port","y"]],["s0",[[0,18],[0,20]],[[0,18],[0,20]],["fa"],["port","cin"]],["cout",[[2,9],[2,14]],[[2,10],[2,14]],["fa"],["port","s0"]],["s0",[[2,7],[2,9]],[[2,7],[2,9]],["fa"],["port"]],["w1",[[3,0],[3,7]],[[3,5],[3,7]],["fa"],["variable","wire"]],["w2",[[3,0],[3,10]],[[3,8],[3,10]],["fa"],["variable","w1"]],["w3",[[3,0],[3,13]],[[3,11],[3,13]],["fa"],["variable","w2"]],["h1",[[4,0],[4,16]],[[4,3],[4,5]],["fa"],["instance","ha"]],["h2",[[5,0],[5,19]],[[5,3],[5,5]],["fa"],["instance","ha"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/ha.v",[[[[[["ha",[[0,0],[0,23]],[[0,7],[0,9]],[],["module"]],[6,9]],[[["x",[[1,6],[1,7]],[[1,6],[1,7]],["ha"],["port"]],["y",[[1,7],[1,9]],[[1,8],[1,9]],["ha"],["port","x"]],["s0",[[0,14],[0,16]],[[0,14],[0,16]],["ha"],["port","y"]],["cout",[[2,9],[2,14]],[[2,10],[2,14]],["ha"],["port","s0"]],["s0",[[2,7],[2,9]],[[2,7],[2,9]],["ha"],["port"]],["x1",[[3,0],[3,18]],[[3,8],[3,10]],["ha"],["instance","xorgate"]],["a1",[[4,0],[4,20]],[[4,8],[4,10]],["ha"],["instance","andgate"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/multiplier.v",[[[[[["multiplier",[[0,0],[0,25]],[[0,7],[0,17]],[],["module"]],[32,9]],[[["x",[[1,5],[1,11]],[[1,10],[1,11]],["multiplier"],["port"]],["y",[[1,11],[1,13]],[[1,12],[1,13]],["multiplier"],["port","x"]],["z",[[0,22],[0,23]],[[0,22],[0,23]],["multiplier"],["port","y"]],["z",[[2,7],[2,14]],[[2,13],[2,14]],["multiplier"],["port"]],["p0",[[3,0],[3,7]],[[3,5],[3,7]],["multiplier"],["variable","wire"]],["p1",[[3,0],[3,10]],[[3,8],[3,10]],["multiplier"],["variable","p0"]],["p2",[[3,0],[3,13]],[[3,11],[3,13]],["multiplier"],["variable","p1"]],["p3",[[3,0],[3,16]],[[3,14],[3,16]],["multiplier"],["variable","p2"]],["p4",[[3,0],[3,19]],[[3,17],[3,19]],["multiplier"],["variable","p3"]],["p5",[[3,0],[3,22]],[[3,20],[3,22]],["multiplier"],["variable","p4"]],["p6",[[3,0],[3,25]],[[3,23],[3,25]],["multiplier"],["variable","p5"]],["p7",[[3,0],[3,28]],[[3,26],[3,28]],["multiplier"],["variable","p6"]],["p8",[[3,0],[3,31]],[[3,29],[3,31]],["multiplier"],["variable","p7"]],["p9",[[3,0],[3,34]],[[3,32],[3,34]],["multiplier"],["variable","p8"]],["p10",[[3,0],[3,38]],[[3,35],[3,38]],["multiplier"],["variable","p9"]],["p11",[[3,0],[3,42]],[[3,39],[3,42]],["multiplier"],["variable","p10"]],["p12",[[3,0],[3,46]],[[3,43],[3,46]],["multiplier"],["variable","p11"]],["p13",[[3,0],[3,50]],[[3,47],[3,50]],["multiplier"],["variable","p12"]],["p14",[[3,0],[3,54]],[[3,51],[3,54]],["multiplier"],["variable","p13"]],["p15",[[3,0],[3,58]],[[3,55],[3,58]],["multiplier"],["variable","p14"]],["s0",[[4,0],[4,13]],[[4,11],[4,13]],["multiplier"],["variable","wire"]],["s1",[[4,0],[4,16]],[[4,14],[4,16]],["multiplier"],["variable","s0"]],["s2",[[4,0],[4,19]],[[4,17],[4,19]],["multiplier"],["variable","s1"]],["c0",[[5,0],[5,7]],[[5,5],[5,7]],["multiplier"],["variable","wire"]],["c1",[[5,0],[5,10]],[[5,8],[5,10]],["multiplier"],["variable","c0"]],["c2",[[5,0],[5,13]],[[5,11],[5,13]],["multiplier"],["variable","c1"]],["w1",[[22,0],[22,29]],[[22,11],[22,13]],["multiplier"],["variable","wire"]],["w2",[[23,0],[23,27]],[[23,11],[23,13]],["multiplier"],["variable","wire"]],["r1",[[24,0],[24,33]],[[24,13],[24,15]],["multiplier"],["instance","ripple_carry"]],["w3",[[25,0],[25,26]],[[25,11],[25,13]],["multiplier"],["variable","wire"]],["w4",[[26,0],[26,29]],[[26,11],[26,13]],["multiplier"],["variable","wire"]],["r2",[[27,0],[27,33]],[[27,13],[27,15]],["multiplier"],["instance","ripple_carry"]],["w5",[[28,0],[28,26]],[[28,11],[28,13]],["multiplier"],["variable","wire"]],["w6",[[29,0],[29,31]],[[29,11],[29,13]],["multiplier"],["variable","wire"]],["r3",[[30,0],[30,33]],[[30,13],[30,15]],["multiplier"],["instance","ripple_carry"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/orgate.v",[[[[[["orgate",[[10,0],[10,21]],[[10,7],[10,13]],[],["module"]],[26,0]],[[["x",[[11,6],[11,7]],[[11,6],[11,7]],["orgate"],["port"]],["y",[[11,7],[11,9]],[[11,8],[11,9]],["orgate"],["port","x"]],["z",[[10,18],[10,19]],[[10,18],[10,19]],["orgate"],["port","y"]],["z",[[12,7],[12,8]],[[12,7],[12,8]],["orgate"],["port"]],["a",[[13,0],[13,5]],[[13,4],[13,5]],["orgate"],["variable","reg"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/ripple_carry.v",[[[[[["ripple_carry",[[0,0],[0,39]],[[0,7],[0,19]],[],["module"]],[11,9]],[[["x",[[1,6],[1,13]],[[1,12],[1,13]],["ripple_carry"],["port"]],["y",[[1,13],[1,15]],[[1,14],[1,15]],["ripple_carry"],["port","x"]],["cin",[[0,24],[0,27]],[[0,24],[0,27]],["ripple_carry"],["port","y"]],["sum",[[0,28],[0,31]],[[0,28],[0,31]],["ripple_carry"],["port","cin"]],["c_out",[[0,32],[0,37]],[[0,32],[0,37]],["ripple_carry"],["port","sum"]],["cin",[[2,6],[2,9]],[[2,6],[2,9]],["ripple_carry"],["port"]],["sum",[[3,7],[3,16]],[[3,13],[3,16]],["ripple_carry"],["port"]],["c_out",[[4,7],[4,12]],[[4,7],[4,12]],["ripple_carry"],["port"]],["w1",[[5,0],[5,13]],[[5,11],[5,13]],["ripple_carry"],["variable","wire"]],["f1",[[6,0],[6,33]],[[6,3],[6,5]],["ripple_carry"],["instance","fa"]],["f2",[[7,0],[7,35]],[[7,3],[7,5]],["ripple_carry"],["instance","fa"]],["f3",[[8,0],[8,35]],[[8,3],[8,5]],["ripple_carry"],["instance","fa"]],["f4",[[9,0],[9,35]],[[9,3],[9,5]],["ripple_carry"],["instance","fa"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/subtractor.v",[[[[[["sub",[[0,0],[0,31]],[[0,7],[0,10]],[],["module"]],[8,9]],[[["x",[[1,6],[1,13]],[[1,12],[1,13]],["sub"],["port"]],["y",[[1,13],[1,15]],[[1,14],[1,15]],["sub"],["port","x"]],["cin",[[0,15],[0,18]],[[0,15],[0,18]],["sub"],["port","y"]],["diff",[[0,19],[0,23]],[[0,19],[0,23]],["sub"],["port","cin"]],["c_out",[[0,24],[0,29]],[[0,24],[0,29]],["sub"],["port","diff"]],["cin",[[2,6],[2,9]],[[2,6],[2,9]],["sub"],["port"]],["diff",[[3,7],[3,17]],[[3,13],[3,17]],["sub"],["port"]],["c_out",[[4,7],[4,12]],[[4,7],[4,12]],["sub"],["port"]],["w_y",[[5,0],[5,14]],[[5,11],[5,14]],["sub"],["variable","wire"]],["r1",[[7,0],[7,37]],[[7,13],[7,15]],["sub"],["instance","ripple_carry"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/testbench/tb_and1.v",[[[[[["tb_and1",[[0,0],[0,17]],[[0,7],[0,14]],[],["module"]],[18,9]],[[["a",[[1,0],[1,5]],[[1,4],[1,5]],["tb_and1"],["variable","reg"]],["b",[[1,0],[1,7]],[[1,6],[1,7]],["tb_and1"],["variable","a"]],["c",[[2,0],[2,6]],[[2,5],[2,6]],["tb_and1"],["variable","wire"]],["a1",[[3,0],[3,25]],[[3,16],[3,18]],["tb_and1"],["instance","andgate_if_else"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/testbench/tb_fulladder.v",[[[[[["tb_fa",[[0,0],[0,15]],[[0,7],[0,12]],[],["module"]],[23,0]],[[["a",[[1,0],[1,5]],[[1,4],[1,5]],["tb_fa"],["variable","reg"]],["b",[[1,0],[1,7]],[[1,6],[1,7]],["tb_fa"],["variable","a"]],["c",[[1,0],[1,9]],[[1,8],[1,9]],["tb_fa"],["variable","b"]],["s0",[[2,7],[2,9]],[[2,7],[2,9]],["tb_fa"],["port"]],["c_out",[[2,9],[2,15]],[[2,10],[2,15]],["tb_fa"],["port","s0"]],["i",[[3,0],[3,9]],[[3,8],[3,9]],["tb_fa"],["variable","integer"]],["f1",[[4,0],[4,21]],[[4,3],[4,5]],["tb_fa"],["instance","fa"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/testbench/tb_ha.v",[[[[[["tb_ha",[[0,0],[0,15]],[[0,7],[0,12]],[],["module"]],[21,9]],[[["a",[[1,0],[1,5]],[[1,4],[1,5]],["tb_ha"],["variable","reg"]],["b",[[1,0],[1,7]],[[1,6],[1,7]],["tb_ha"],["variable","a"]],["s0",[[2,0],[2,7]],[[2,5],[2,7]],["tb_ha"],["variable","wire"]],["cout",[[2,0],[2,12]],[[2,8],[2,12]],["tb_ha"],["variable","s0"]],["h1",[[3,0],[3,18]],[[3,3],[3,5]],["tb_ha"],["instance","ha"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/testbench/tb_mul.v",[[[[[["tb_sub",[[0,0],[0,16]],[[0,7],[0,13]],[],["module"]],[24,9]],[[["a",[[1,0],[1,10]],[[1,9],[1,10]],["tb_sub"],["variable","reg"]],["b",[[1,0],[1,12]],[[1,11],[1,12]],["tb_sub"],["variable","a"]],["c",[[2,0],[2,11]],[[2,10],[2,11]],["tb_sub"],["variable","wire"]],["i",[[3,0],[3,9]],[[3,8],[3,9]],["tb_sub"],["variable","integer"]],["j",[[3,0],[3,11]],[[3,10],[3,11]],["tb_sub"],["variable","i"]],["m1",[[4,0],[4,20]],[[4,11],[4,13]],["tb_sub"],["instance","multiplier"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/testbench/tb_rc.v",[[[[[["tb_rc",[[0,0],[0,15]],[[0,7],[0,12]],[],["module"]],[29,0]],[[["a",[[1,0],[1,11]],[[1,10],[1,11]],["tb_rc"],["variable","reg"]],["b",[[1,0],[1,13]],[[1,12],[1,13]],["tb_rc"],["variable","a"]],["cin",[[2,0],[2,7]],[[2,4],[2,7]],["tb_rc"],["variable","reg"]],["sum",[[3,0],[3,14]],[[3,11],[3,14]],["tb_rc"],["variable","wire"]],["c_out",[[4,0],[4,10]],[[4,5],[4,10]],["tb_rc"],["variable","wire"]],["i",[[5,0],[5,9]],[[5,8],[5,9]],["tb_rc"],["variable","integer"]],["j",[[5,0],[5,11]],[[5,10],[5,11]],["tb_rc"],["variable","i"]],["r1",[[6,0],[6,34]],[[6,13],[6,15]],["tb_rc"],["instance","ripple_carry"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/testbench/tb_sub.v",[[[[[["tb_sub",[[0,0],[0,16]],[[0,7],[0,13]],[],["module"]],[27,9]],[[["a",[[1,0],[1,10]],[[1,9],[1,10]],["tb_sub"],["variable","reg"]],["b",[[1,0],[1,12]],[[1,11],[1,12]],["tb_sub"],["variable","a"]],["c",[[2,0],[2,5]],[[2,4],[2,5]],["tb_sub"],["variable","reg"]],["diff",[[3,0],[3,14]],[[3,10],[3,14]],["tb_sub"],["variable","wire"]],["c_out",[[4,0],[4,10]],[[4,5],[4,10]],["tb_sub"],["variable","wire"]],["i",[[5,0],[5,9]],[[5,8],[5,9]],["tb_sub"],["variable","integer"]],["j",[[5,0],[5,11]],[[5,10],[5,11]],["tb_sub"],["variable","i"]],["s1",[[6,0],[6,24]],[[6,4],[6,6]],["tb_sub"],["instance","sub"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/testbench/tb_twos.v",[[[[[["tb_twos",[[0,0],[0,17]],[[0,7],[0,14]],[],["module"]],[19,0]],[[["a",[[1,0],[1,10]],[[1,9],[1,10]],["tb_twos"],["variable","reg"]],["b",[[2,0],[2,12]],[[2,11],[2,12]],["tb_twos"],["variable","wire"]],["i",[[3,0],[3,9]],[[3,8],[3,9]],["tb_twos"],["variable","integer"]],["t1",[[4,0],[4,12]],[[4,5],[4,7]],["tb_twos"],["instance","twos"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/testbench/tb_xor.v",[[[[[["tb_xor",[[0,0],[0,16]],[[0,7],[0,13]],[],["module"]],[17,0]],[[["a",[[1,0],[1,5]],[[1,4],[1,5]],["tb_xor"],["variable","reg"]],["b",[[1,0],[1,7]],[[1,6],[1,7]],["tb_xor"],["variable","a"]],["o",[[2,0],[2,6]],[[2,5],[2,6]],["tb_xor"],["variable","wire"]],["i",[[3,0],[3,9]],[[3,8],[3,9]],["tb_xor"],["variable","integer"]],["x1",[[4,0],[4,17]],[[4,8],[4,10]],["tb_xor"],["instance","xorgate"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/testbench/tbandgate.v",[[[[[["tb_and",[[0,0],[0,16]],[[0,7],[0,13]],[],["module"]],[20,0]],[[["a",[[1,0],[1,5]],[[1,4],[1,5]],["tb_and"],["variable","reg"]],["b",[[1,0],[1,7]],[[1,6],[1,7]],["tb_and"],["variable","a"]],["o",[[2,0],[2,6]],[[2,5],[2,6]],["tb_and"],["variable","wire"]],["a1",[[3,0],[3,18]],[[3,8],[3,10]],["tb_and"],["instance","andgate"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/twoscomplement.v",[[[[[["twos",[[0,0],[0,17]],[[0,7],[0,11]],[],["module"]],[6,9]],[[["a",[[1,6],[1,13]],[[1,12],[1,13]],["twos"],["port"]],["b",[[0,14],[0,15]],[[0,14],[0,15]],["twos"],["port","a"]],["b",[[2,7],[2,14]],[[2,13],[2,14]],["twos"],["port"]],["x",[[3,0],[3,11]],[[3,10],[3,11]],["twos"],["variable","wire"]]]]]]],null,0]],["/home/timprice/repos/csci-4532-hw/verilog_codes/xorgate.v",[[[[[["xorgate",[[0,0],[0,22]],[[0,7],[0,14]],[],["module"]],[4,9]],[[["x",[[1,6],[1,7]],[[1,6],[1,7]],["xorgate"],["port"]],["y",[[1,7],[1,9]],[[1,8],[1,9]],["xorgate"],["port","x"]],["z",[[0,19],[0,20]],[[0,19],[0,20]],["xorgate"],["port","y"]],["z",[[2,7],[2,8]],[[2,7],[2,8]],["xorgate"],["port"]]]]]]],null,0]]]}