============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:00:45 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (11 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (R) S[17]

                   Capture    Launch  
      Path Delay:+    2900         -  
      Drv Adjust:+       0         0  
         Arrival:=    2900            
                                      
   Required Time:=    2900            
       Data Path:-    2889            
           Slack:=      11            

Exceptions/Constraints:
  max_delay             2900            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  A[0]                          -       -      F     (arrival)                       3 13.2  1000     0       0    (-,-) 
  addinc_add_7_30_g1303__9945/Y -       A->Y   R     sky130_fd_sc_hd__nor2_2         1  3.8   196   326     326    (-,-) 
  addinc_add_7_30_g1248__2398/Y -       B2->Y  F     sky130_fd_sc_hd__o2bb2ai_1      2 10.4   111   134     460    (-,-) 
  addinc_add_7_30_g1241/Y       -       A->Y   R     sky130_fd_sc_hd__inv_2          1  6.0    48    77     536    (-,-) 
  addinc_add_7_30_g1234__5115/Y -       A2->Y  F     sky130_fd_sc_hd__o21ai_2        2 10.4    88    66     603    (-,-) 
  addinc_add_7_30_g1232__6131/Y -       A->Y   R     sky130_fd_sc_hd__nand2_2        1  5.9    56    76     679    (-,-) 
  addinc_add_7_30_g1230__8246/Y -       A->Y   F     sky130_fd_sc_hd__nand2_2        2 10.4    76    62     742    (-,-) 
  addinc_add_7_30_g1229__5122/Y -       A->Y   R     sky130_fd_sc_hd__nand2_2        1  5.9    56    71     813    (-,-) 
  addinc_add_7_30_g1227__2802/Y -       A->Y   F     sky130_fd_sc_hd__nand2_2        3 13.2    85    70     883    (-,-) 
  addinc_add_7_30_g1225__1617/Y -       A->Y   R     sky130_fd_sc_hd__nand2_2        1  5.9    55    75     959    (-,-) 
  addinc_add_7_30_g1222__5526/Y -       A->Y   F     sky130_fd_sc_hd__nand2_2        2  8.4    46    57    1016    (-,-) 
  addinc_add_7_30_g1221__8428/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1        1  3.7    56    60    1075    (-,-) 
  addinc_add_7_30_g1219__6260/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1        2  8.4    87    77    1152    (-,-) 
  g1379/X                       -       A1->X  F     sky130_fd_sc_hd__a21bo_1        3 11.3    72   217    1369    (-,-) 
  addinc_add_7_30_g1212__2346/X -       A1->X  F     sky130_fd_sc_hd__a21o_1         3 16.3    89   216    1585    (-,-) 
  addinc_add_7_30_g1204__1881/Y -       A1->Y  R     sky130_fd_sc_hd__a31oi_4        4 14.5   186   188    1774    (-,-) 
  addinc_add_7_30_g1199__5122/Y -       B->Y   F     sky130_fd_sc_hd__nor2_1         2  5.5    88    79    1852    (-,-) 
  addinc_add_7_30_g1192__8428/Y -       A_N->Y F     sky130_fd_sc_hd__nand2b_1       1  5.8    81   173    2025    (-,-) 
  g1377/Y                       -       B->Y   R     sky130_fd_sc_hd__xnor2_1        1 51.3  1101   863    2888    (-,-) 
  S[17]                         <<<     -      R     (port)                          -    -     -     0    2889    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

