
---------- Begin Simulation Statistics ----------
simSeconds                                   0.776482                       # Number of seconds simulated (Second)
simTicks                                 776482186000                       # Number of ticks simulated (Tick)
finalTick                                776482186000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     88.84                       # Real time elapsed on the host (Second)
hostTickRate                               8740508182                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     783788                       # Number of bytes of host memory used (Byte)
simInsts                                    138609241                       # Number of instructions simulated (Count)
simOps                                      138609241                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1560260                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1560260                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        776482186                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       48839481                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          48839481                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      48839481                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         48839481                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       368225                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          368225                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       368225                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         368225                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  26587456000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  26587456000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  26587456000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  26587456000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     49207706                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      49207706                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     49207706                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     49207706                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007483                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007483                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007483                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007483                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 72204.375042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 72204.375042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 72204.375042                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 72204.375042                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       245661                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            245661                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       368225                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       368225                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       368225                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       368225                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  25114556000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  25114556000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  25114556000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  25114556000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007483                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007483                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007483                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007483                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 68204.375042                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 68204.375042                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 68204.375042                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68204.375042                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 359285                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     37193982                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        37193982                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       209990                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        209990                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  12192667000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  12192667000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     37403972                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     37403972                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005614                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005614                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 58063.083956                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 58063.083956                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       209990                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       209990                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  11352707000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  11352707000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005614                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005614                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 54063.083956                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 54063.083956                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     11645499                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       11645499                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       158235                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       158235                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  14394789000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  14394789000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     11803734                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     11803734                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.013406                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.013406                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 90970.954593                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 90970.954593                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       158235                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       158235                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  13761849000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  13761849000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.013406                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.013406                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 86970.954593                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 86970.954593                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.394715                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             49207706                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             359797                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             136.765193                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              482000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.394715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          419                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          394021445                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         394021445                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    138609241                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     138609241                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    138208661                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       600147                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      6597315                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    138208661                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    200599380                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    132606114                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     49208098                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     37403971                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     11804127                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 776482185.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      7198348                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     89401545     64.50%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     64.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     37403971     26.99%     91.48% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     11804109      8.52%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    138609643                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      138609211                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         138609211                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     138609211                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        138609211                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          432                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             432                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          432                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            432                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     99966000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     99966000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     99966000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     99966000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    138609643                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     138609643                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    138609643                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    138609643                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 231402.777778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 231402.777778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 231402.777778                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 231402.777778                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          432                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          432                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          432                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     98238000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     98238000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     98238000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     98238000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 227402.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 227402.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 227402.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 227402.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     21                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    138609211                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       138609211                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          432                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           432                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     99966000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     99966000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    138609643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    138609643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 231402.777778                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 231402.777778                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          432                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          432                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     98238000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     98238000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 227402.777778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 227402.777778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           368.026865                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            138609643                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                432                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           320855.655093                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              233000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   368.026865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.718802                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.718802                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          411                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          362                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.802734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1108877576                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1108877576                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               210422                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         474120                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             114141                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq               8428                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp              8428                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              149807                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             149807                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          210422                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          885                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1095735                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  1096620                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        27648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     38749312                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  38776960                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            228955                       # Total snoops (Count)
system.l2bus.snoopTraffic                    14621376                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              597612                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000699                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.026438                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    597194     99.93%     99.93% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       418      0.07%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                597612                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           1219285000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1296000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          1087819000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          727963                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       367734                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               415                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          415                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 1                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            123109                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               123110                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                1                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           123109                       # number of overall hits (Count)
system.l2cache.overallHits::total              123110                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             431                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          236688                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             237119                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            431                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         236688                       # number of overall misses (Count)
system.l2cache.overallMisses::total            237119                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     96057000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  21037294000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   21133351000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     96057000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  21037294000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  21133351000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           432                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        359797                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           360229                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          432                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       359797                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          360229                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.997685                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.657838                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.658245                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.997685                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.657838                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.658245                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 222870.069606                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 88881.962753                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 89125.506602                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 222870.069606                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 88881.962753                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 89125.506602                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          228459                       # number of writebacks (Count)
system.l2cache.writebacks::total               228459                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          431                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       236688                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         237119                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          431                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       236688                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        237119                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     89161000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  17250286000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  17339447000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     89161000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  17250286000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  17339447000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.997685                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.657838                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.658245                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.997685                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.657838                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.658245                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 206870.069606                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 72881.962753                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 73125.506602                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 206870.069606                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 72881.962753                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 73125.506602                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    228955                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           25                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           25                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         35211                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            35211                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       114596                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         114596                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  12228811000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  12228811000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       149807                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       149807                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.764958                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.764958                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 106712.372160                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 106712.372160                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       114596                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       114596                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  10395275000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  10395275000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.764958                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.764958                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 90712.372160                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 90712.372160                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            1                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        87898                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        87899                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          431                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       122092                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       122523                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     96057000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   8808483000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   8904540000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          432                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       209990                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       210422                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.997685                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.581418                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.582273                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 222870.069606                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 72146.274940                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 72676.477070                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          431                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       122092                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       122523                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     89161000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   6855011000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   6944172000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.997685                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.581418                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.582273                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 206870.069606                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 56146.274940                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 56676.477070                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data         8428                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total            8428                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data         8428                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total         8428                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       245661                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       245661                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       245661                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       245661                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             7830.998186                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  727935                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                237147                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.069552                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 216000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.476090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    32.898187                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  7797.623909                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.004016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.951858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.955932                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              38                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              44                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            2465                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            5645                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               6060827                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              6060827                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp               122523                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty         228459                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict                114                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              114596                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             114596                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq          122523                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port       702811                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     29796992                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                                 0                       # Total snoops (Count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples              237119                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                    237119    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total                237119                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            922610000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy           711357000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests          465692                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests       228573                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                 1                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data            211474                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total               211475                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst                1                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data           211474                       # number of overall hits (Count)
system.l3cache.overallHits::total              211475                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst             430                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data           25214                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total              25644                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst            430                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data          25214                       # number of overall misses (Count)
system.l3cache.overallMisses::total             25644                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     81365000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data   4953890000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total    5035255000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     81365000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data   4953890000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total   5035255000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst           431                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        236688                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           237119                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst          431                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       236688                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          237119                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.997680                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.106528                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.108148                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.997680                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.106528                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.108148                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 189220.930233                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 196473.784405                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 196352.168148                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 189220.930233                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 196473.784405                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 196352.168148                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.demandMshrMisses::cpu.inst          430                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data        25214                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total          25644                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst          430                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data        25214                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total         25644                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     65455000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data   4020972000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total   4086427000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     65455000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data   4020972000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total   4086427000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.997680                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.106528                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.108148                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.997680                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.106528                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.108148                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 152220.930233                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 159473.784405                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 159352.168148                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 152220.930233                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 159473.784405                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 159352.168148                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                         0                       # number of replacements (Count)
system.l3cache.ReadExReq.hits::cpu.data         89498                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total            89498                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data        25098                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total          25098                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data   4931623000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total   4931623000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       114596                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       114596                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.219013                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.219013                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 196494.660929                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 196494.660929                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data        25098                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total        25098                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data   4002997000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total   4002997000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.219013                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.219013                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 159494.660929                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 159494.660929                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst            1                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data       121976                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total       121977                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst          430                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data          116                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total          546                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     81365000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data     22267000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    103632000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst          431                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       122092                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       122523                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.997680                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.000950                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.004456                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 189220.930233                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 191956.896552                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 189802.197802                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst          430                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data          116                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total          546                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     65455000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data     17975000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total     83430000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.997680                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.000950                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.004456                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 152220.930233                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 154956.896552                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 152802.197802                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks       228459                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       228459                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       228459                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       228459                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            22068.907960                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                  465692                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                 25644                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                 18.159881                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 178000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu.inst   371.105711                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data 21697.802249                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.002831                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.165541                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.168372                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024        25644                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1              27                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           25581                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024     0.195648                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               7476716                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              7476716                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.transDist::ReadResp                  546                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExReq               25098                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExResp              25098                       # Transaction distribution (Count)
system.l4bus.transDist::ReadSharedReq             546                       # Transaction distribution (Count)
system.l4bus.pktCount_system.l3cache.mem_side_port::system.l4cache.cpu_side_port        51288                       # Packet count per connected requestor and responder (Count)
system.l4bus.pktSize_system.l3cache.mem_side_port::system.l4cache.cpu_side_port      1641216                       # Cumulative packet size per connected requestor and responder (Byte)
system.l4bus.snoops                                 0                       # Total snoops (Count)
system.l4bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l4bus.snoopFanout::samples               25644                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::0                     25644    100.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::total                 25644                       # Request fanout histogram (Count)
system.l4bus.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.reqLayer0.occupancy             25644000                       # Layer occupancy (ticks) (Tick)
system.l4bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l4bus.respLayer0.occupancy            76932000                       # Layer occupancy (ticks) (Tick)
system.l4bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l4bus.snoop_filter.totRequests           25644                       # Total number of requests made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4cache.demandMisses::cpu.inst             430                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::cpu.data           25214                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::total              25644                       # number of demand (read+write) misses (Count)
system.l4cache.overallMisses::cpu.inst            430                       # number of overall misses (Count)
system.l4cache.overallMisses::cpu.data          25214                       # number of overall misses (Count)
system.l4cache.overallMisses::total             25644                       # number of overall misses (Count)
system.l4cache.demandMissLatency::cpu.inst     48685000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::cpu.data   3037626000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::total    3086311000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.inst     48685000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.data   3037626000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::total   3086311000                       # number of overall miss ticks (Tick)
system.l4cache.demandAccesses::cpu.inst           430                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::cpu.data         25214                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::total            25644                       # number of demand (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.inst          430                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.data        25214                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::total           25644                       # number of overall (read+write) accesses (Count)
system.l4cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::cpu.data             1                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l4cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l4cache.demandAvgMissLatency::cpu.inst 113220.930233                       # average overall miss latency in ticks ((Tick/Count))
system.l4cache.demandAvgMissLatency::cpu.data 120473.784405                       # average overall miss latency in ticks ((Tick/Count))
system.l4cache.demandAvgMissLatency::total 120352.168148                       # average overall miss latency in ticks ((Tick/Count))
system.l4cache.overallAvgMissLatency::cpu.inst 113220.930233                       # average overall miss latency ((Tick/Count))
system.l4cache.overallAvgMissLatency::cpu.data 120473.784405                       # average overall miss latency ((Tick/Count))
system.l4cache.overallAvgMissLatency::total 120352.168148                       # average overall miss latency ((Tick/Count))
system.l4cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l4cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l4cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.demandMshrMisses::cpu.inst          430                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::cpu.data        25214                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::total          25644                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.inst          430                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.data        25214                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::total         25644                       # number of overall MSHR misses (Count)
system.l4cache.demandMshrMissLatency::cpu.inst     37075000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::cpu.data   2356848000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::total   2393923000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.inst     37075000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.data   2356848000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::total   2393923000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.demandAvgMshrMissLatency::cpu.inst 86220.930233                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.demandAvgMshrMissLatency::cpu.data 93473.784405                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.demandAvgMshrMissLatency::total 93352.168148                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.inst 86220.930233                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.data 93473.784405                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.overallAvgMshrMissLatency::total 93352.168148                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.replacements                         0                       # number of replacements (Count)
system.l4cache.ReadExReq.misses::cpu.data        25098                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.misses::total          25098                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.missLatency::cpu.data   3024175000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.missLatency::total   3024175000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.accesses::cpu.data        25098                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.accesses::total        25098                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMissLatency::cpu.data 120494.660929                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMissLatency::total 120494.660929                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.mshrMisses::cpu.data        25098                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMisses::total        25098                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMissLatency::cpu.data   2346529000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissLatency::total   2346529000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMshrMissLatency::cpu.data 93494.660929                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMshrMissLatency::total 93494.660929                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.misses::cpu.inst          430                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::cpu.data          116                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::total          546                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.missLatency::cpu.inst     48685000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::cpu.data     13451000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::total     62136000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.accesses::cpu.inst          430                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::cpu.data          116                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::total          546                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMissLatency::cpu.inst 113220.930233                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::cpu.data 115956.896552                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::total 113802.197802                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.mshrMisses::cpu.inst          430                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::cpu.data          116                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::total          546                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.inst     37075000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.data     10319000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::total     47394000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 86220.930233                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.data 88956.896552                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::total 86802.197802                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4cache.tags.tagsInUse            22068.908885                       # Average ticks per tags in use ((Tick/Count))
system.l4cache.tags.totalRefs                   25644                       # Total number of references to valid blocks. (Count)
system.l4cache.tags.sampledRefs                 25644                       # Sample count of references to valid blocks. (Count)
system.l4cache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.l4cache.tags.warmupTick                 150000                       # The tick when the warmup percentage was hit. (Tick)
system.l4cache.tags.occupancies::cpu.inst   371.105727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.occupancies::cpu.data 21697.803158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.avgOccs::cpu.inst        0.001416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::cpu.data        0.082771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::total           0.084186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.occupanciesTaskId::1024        25644                       # Occupied blocks per task id (Count)
system.l4cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::1              27                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::4           25581                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ratioOccsTaskId::1024     0.097824                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l4cache.tags.tagAccesses                435948                       # Number of tag accesses (Count)
system.l4cache.tags.dataAccesses               435948                       # Number of data accesses (Count)
system.l4cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples       430.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     25214.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000577500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               250736                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        25644                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      25644                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  25644                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    25644                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1641216                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               2113655.70207685                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   776481909000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    30279282.05                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        27520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1613696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 35441.894864024609                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 2078213.807212829124                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          430                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        25214                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     11996750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    882929000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27899.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35017.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        27520                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1613696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1641216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        27520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        27520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           430                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         25214                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            25644                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           35442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         2078214                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            2113656                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        35442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          35442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          35442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        2078214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           2113656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 25644                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1688                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1569                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1622                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                414100750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              128220000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           894925750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16148.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34898.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 4232                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             16.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        21409                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    76.594329                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    71.799857                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    39.386479                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        18601     86.88%     86.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2744     12.82%     99.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           26      0.12%     99.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           19      0.09%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            8      0.04%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            4      0.02%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            3      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            4      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        21409                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1641216                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 2.113656                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                16.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         77875980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         41384475                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        93826740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 61294359360.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  30693562350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 272321949120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   364522958025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    469.454373                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 707659930500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  25928240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  42894015500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         75005700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         39862680                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        89271420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 61294359360.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  30052334010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 272861930880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   364412764050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    469.312459                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 709070071500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  25928240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  41483874500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 546                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              25098                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             25098                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            546                       # Transaction distribution (Count)
system.membus.pktCount_system.l4cache.mem_side_port::system.mem_ctrl.port        51288                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   51288                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l4cache.mem_side_port::system.mem_ctrl.port      1641216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1641216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              25644                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    25644    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                25644                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 776482186000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            25644000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          139865250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          25644                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
