# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 13:00:44  January 05, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		p2_grms_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY p2_grms
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:00:44  JANUARY 05, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name QSYS_FILE p2_grms_qsys.qsys
set_global_assignment -name SOURCE_FILE p2_grms_qsys.cmp
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_timer_grms.v
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_rsp_xbar_demux.sv
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_ph_grms.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_pf_grms.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_pd_grms.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_pc_grms.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_pb_grms.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_pa_grms.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_nios2_qsys_grms_test_bench.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_nios2_qsys_grms_oci_test_bench.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_nios2_qsys_grms_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_nios2_qsys_grms_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_nios2_qsys_grms_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_nios2_qsys_grms.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_new_sdram_controller_grms.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_lcd_16207_grms.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_jtag_uart_grms.v
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_irq_mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_id_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_id_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/p2_grms_qsys_addr_router.sv
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name SYSTEMVERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
set_global_assignment -name VERILOG_FILE p2_grms_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_width_adapter_001.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_width_adapter.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_timer_grms_s1_translator.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_pc_grms_s1_translator.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_pa_grms_s1_translator.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_nios2_qsys_grms_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_nios2_qsys_grms_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_nios2_qsys_grms_jtag_debug_module_translator.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_nios2_qsys_grms_instruction_master_translator.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_nios2_qsys_grms_data_master_translator.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_new_sdram_controller_grms_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_new_sdram_controller_grms_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_new_sdram_controller_grms_s1_translator_avalon_universal_slave_0_agent.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_new_sdram_controller_grms_s1_translator.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_lcd_16207_grms_control_slave_translator.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys_jtag_uart_grms_avalon_jtag_slave_translator.vhd
set_global_assignment -name VHDL_FILE p2_grms_qsys/synthesis/p2_grms_qsys.vhd
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_FILE p2_grms.vhd
set_global_assignment -name VHDL_FILE controlador_serial_usart.vhd
set_global_assignment -name VHDL_FILE conv_7seg.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top