static void F_1 ( struct V_1 * V_2 , bool V_3 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nT_1 V_9 ;\r\nif ( F_3 ( V_5 ) ) {\r\nV_9 = F_4 ( V_10 + V_8 -> V_11 ) ;\r\nif ( V_3 )\r\nV_9 |= V_12 ;\r\nelse\r\nV_9 &= ~ V_12 ;\r\nF_5 ( V_10 + V_8 -> V_11 , V_9 ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nV_9 = F_4 ( V_13 + V_8 -> V_11 ) ;\r\nif ( V_3 )\r\nV_9 |= V_14 ;\r\nelse\r\nV_9 &= ~ V_14 ;\r\nF_5 ( V_13 + V_8 -> V_11 , V_9 ) ;\r\n} else {\r\nV_9 = F_4 ( V_15 + V_8 -> V_11 ) ;\r\nif ( V_3 )\r\nV_9 |= V_16 ;\r\nelse\r\nV_9 &= ~ V_16 ;\r\nF_5 ( V_15 + V_8 -> V_11 , V_9 ) ;\r\n}\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_8 ( V_17 + V_8 -> V_11 ,\r\nF_9 ( V_18 ) |\r\nF_10 ( V_19 ) ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nF_8 ( V_20 + V_8 -> V_11 ,\r\n( V_21 << V_22 ) ) ;\r\n} else {\r\nT_2 V_23 ;\r\nswitch ( V_8 -> V_24 ) {\r\ncase 0 :\r\nV_23 = V_25 ;\r\nbreak;\r\ncase 1 :\r\nV_23 = V_26 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_8 ( V_23 , F_11 ( V_23 ) & ~ V_27 ) ;\r\n}\r\n}\r\nstatic void F_12 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_28 , V_17 + V_8 -> V_11 ) ;\r\nF_5 ( V_29 , V_30 |\r\nF_9 ( V_18 ) |\r\nF_10 ( V_19 ) ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nF_5 ( V_28 , V_20 + V_8 -> V_11 ) ;\r\nF_5 ( V_29 , V_31 |\r\n( V_21 << V_22 ) ) ;\r\n} else {\r\nswitch ( V_8 -> V_24 ) {\r\ncase 0 :\r\nF_5 ( V_28 , V_25 ) ;\r\nbreak;\r\ncase 1 :\r\nF_5 ( V_28 , V_26 ) ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_13 ( V_29 , ( V_27 |\r\n( V_32 << V_33 ) ) ,\r\n~ ( V_27 | V_34 ) ) ;\r\n}\r\n}\r\nstatic void F_14 ( struct V_1 * V_2 , struct V_35 * V_36 ,\r\nT_3 V_37 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_38 + V_8 -> V_11 ,\r\nF_15 ( V_37 ) ) ;\r\nF_5 ( V_39 + V_8 -> V_11 ,\r\nV_37 & 0xffffffff ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nif ( V_5 -> V_40 >= V_41 ) {\r\nif ( V_8 -> V_24 )\r\nF_5 ( V_42 , F_15 ( V_37 ) ) ;\r\nelse\r\nF_5 ( V_43 , F_15 ( V_37 ) ) ;\r\n}\r\nF_5 ( V_44 + V_8 -> V_11 ,\r\nV_37 & 0xffffffff ) ;\r\n} else {\r\nV_8 -> V_45 = V_37 - V_8 -> V_46 ;\r\nF_5 ( V_15 + V_8 -> V_11 , V_8 -> V_45 ) ;\r\n}\r\n}\r\nint F_16 ( struct V_1 * V_2 ,\r\nstruct V_47 * V_48 ,\r\nT_1 V_49 ,\r\nT_1 V_50 ,\r\nT_1 V_51 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nstruct V_35 * V_36 ;\r\nstruct V_52 * V_53 ;\r\nT_3 V_37 ;\r\nint V_54 ;\r\nif ( ! V_49 ) {\r\nF_7 ( V_2 ) ;\r\nV_36 = NULL ;\r\ngoto V_55;\r\n}\r\nif ( ( V_50 > V_8 -> V_56 ) ||\r\n( V_51 > V_8 -> V_57 ) ) {\r\nF_17 ( L_1 , V_50 , V_51 ) ;\r\nreturn - V_58 ;\r\n}\r\nV_36 = F_18 ( V_2 -> V_6 , V_48 , V_49 ) ;\r\nif ( ! V_36 ) {\r\nF_17 ( L_2 , V_49 , V_8 -> V_24 ) ;\r\nreturn - V_59 ;\r\n}\r\nV_53 = F_19 ( V_36 ) ;\r\nV_54 = F_20 ( V_53 , false ) ;\r\nif ( F_21 ( V_54 != 0 ) )\r\ngoto V_60;\r\nV_54 = F_22 ( V_53 , V_61 ,\r\nF_6 ( V_5 ) ? 0 : 1 << 27 ,\r\n& V_37 ) ;\r\nF_23 ( V_53 ) ;\r\nif ( V_54 )\r\ngoto V_60;\r\nV_8 -> V_62 = V_50 ;\r\nV_8 -> V_63 = V_51 ;\r\nF_1 ( V_2 , true ) ;\r\nF_14 ( V_2 , V_36 , V_37 ) ;\r\nF_12 ( V_2 ) ;\r\nF_1 ( V_2 , false ) ;\r\nV_55:\r\nif ( V_8 -> V_64 ) {\r\nV_53 = F_19 ( V_8 -> V_64 ) ;\r\nV_54 = F_20 ( V_53 , false ) ;\r\nif ( F_24 ( V_54 == 0 ) ) {\r\nF_25 ( V_53 ) ;\r\nF_23 ( V_53 ) ;\r\n}\r\nF_26 ( V_8 -> V_64 ) ;\r\n}\r\nV_8 -> V_64 = V_36 ;\r\nreturn 0 ;\r\nV_60:\r\nF_26 ( V_36 ) ;\r\nreturn V_54 ;\r\n}\r\nint F_27 ( struct V_1 * V_2 ,\r\nint V_65 , int V_66 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nint V_67 = 0 , V_68 = 0 ;\r\nint V_69 = V_8 -> V_62 ;\r\nif ( F_6 ( V_5 ) ) {\r\nV_65 += V_2 -> V_65 ;\r\nV_66 += V_2 -> V_66 ;\r\n}\r\nF_28 ( L_3 , V_65 , V_66 , V_2 -> V_65 , V_2 -> V_66 ) ;\r\nif ( V_65 < 0 ) {\r\nV_67 = F_29 ( - V_65 , V_8 -> V_56 - 1 ) ;\r\nV_65 = 0 ;\r\n}\r\nif ( V_66 < 0 ) {\r\nV_68 = F_29 ( - V_66 , V_8 -> V_57 - 1 ) ;\r\nV_66 = 0 ;\r\n}\r\nif ( F_6 ( V_5 ) && ! F_30 ( V_5 ) ) {\r\nint V_70 = 0 ;\r\nstruct V_1 * V_71 ;\r\nF_31 (crtc_p, &crtc->dev->mode_config.crtc_list, head) {\r\nif ( V_71 -> V_72 )\r\nV_70 ++ ;\r\n}\r\nif ( V_70 > 1 ) {\r\nint V_73 , V_74 ;\r\nV_73 = V_65 - V_67 + V_69 ;\r\nV_74 = V_2 -> V_65 + V_2 -> V_75 . V_76 ;\r\nif ( V_73 >= V_74 ) {\r\nV_69 = V_69 - ( V_73 - V_74 ) ;\r\nif ( ! ( V_74 & 0x7f ) )\r\nV_69 -- ;\r\n} else {\r\nif ( ! ( V_73 & 0x7f ) )\r\nV_69 -- ;\r\n}\r\nif ( V_69 <= 0 ) {\r\nV_69 = 1 ;\r\nV_73 = V_65 - V_67 + V_69 ;\r\nif ( ! ( V_73 & 0x7f ) ) {\r\nV_65 -- ;\r\nF_32 ( V_65 < 0 ) ;\r\n}\r\n}\r\n}\r\n}\r\nF_1 ( V_2 , true ) ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_77 + V_8 -> V_11 , ( V_65 << 16 ) | V_66 ) ;\r\nF_5 ( V_78 + V_8 -> V_11 , ( V_67 << 16 ) | V_68 ) ;\r\nF_5 ( V_79 + V_8 -> V_11 ,\r\n( ( V_69 - 1 ) << 16 ) | ( V_8 -> V_63 - 1 ) ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nF_5 ( V_80 + V_8 -> V_11 , ( V_65 << 16 ) | V_66 ) ;\r\nF_5 ( V_81 + V_8 -> V_11 , ( V_67 << 16 ) | V_68 ) ;\r\nF_5 ( V_82 + V_8 -> V_11 ,\r\n( ( V_69 - 1 ) << 16 ) | ( V_8 -> V_63 - 1 ) ) ;\r\n} else {\r\nif ( V_2 -> V_75 . V_83 & V_84 )\r\nV_66 *= 2 ;\r\nF_5 ( V_85 + V_8 -> V_11 ,\r\n( V_16\r\n| ( V_67 << 16 )\r\n| V_68 ) ) ;\r\nF_5 ( V_86 + V_8 -> V_11 ,\r\n( V_16\r\n| ( V_65 << 16 )\r\n| V_66 ) ) ;\r\nF_5 ( V_15 + V_8 -> V_11 , ( V_8 -> V_45 +\r\n( V_68 * 256 ) ) ) ;\r\n}\r\nF_1 ( V_2 , false ) ;\r\nreturn 0 ;\r\n}
