Loading plugins phase: Elapsed time ==> 0s.342ms
Initializing data phase: Elapsed time ==> 2s.887ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Robot_2013\asservissement\asservissement.cydsn\asservissement.cyprj -d CY8C3866AXI-040 -s D:\Robot_2013\asservissement\asservissement.cydsn\Generated_Source\PSoC3 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: quaddec_left. The QuadDec_v1_50 component (quaddec_left) is a Prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * D:\Robot_2013\asservissement\asservissement.cydsn\TopDesign\TopDesign.cysch (Instance 'quaddec_left')

ADD: sdb.M0061: information: Info from component: quaddec_right. The QuadDec_v1_50 component (quaddec_right) is a Prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * D:\Robot_2013\asservissement\asservissement.cydsn\TopDesign\TopDesign.cysch (Instance 'quaddec_right')

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.107ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  asservissement.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\Robot_2013\asservissement\asservissement.cydsn\asservissement.cyprj -dcpsoc3 asservissement.v -verilog
======================================================================

======================================================================
Compiling:  asservissement.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\Robot_2013\asservissement\asservissement.cydsn\asservissement.cyprj -dcpsoc3 asservissement.v -verilog
======================================================================

======================================================================
Compiling:  asservissement.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\Robot_2013\asservissement\asservissement.cydsn\asservissement.cyprj -dcpsoc3 -verilog asservissement.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 13 22:25:35 2012


======================================================================
Compiling:  asservissement.v
Program  :   vpp
Options  :    -yv2 -q10 asservissement.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 13 22:25:35 2012

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v1_50\B_Counter_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v1_50\bQuadDec_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_0\B_Timer_v2_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_0\demux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_50\CyControlReg_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'asservissement.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v (line 1070, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v (line 1079, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v (line 1340, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v (line 1374, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v (line 1443, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v (line 1499, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v (line 1500, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_0\B_Timer_v2_0.v (line 350, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_0\B_Timer_v2_0.v (line 356, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  asservissement.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\Robot_2013\asservissement\asservissement.cydsn\asservissement.cyprj -dcpsoc3 -verilog asservissement.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 13 22:25:36 2012

Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Robot_2013\asservissement\asservissement.cydsn\codegentemp\asservissement.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Robot_2013\asservissement\asservissement.cydsn\codegentemp\asservissement.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v1_50\B_Counter_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v1_50\bQuadDec_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_0\B_Timer_v2_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_0\demux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_50\CyControlReg_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  asservissement.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\Robot_2013\asservissement\asservissement.cydsn\asservissement.cyprj -dcpsoc3 -verilog asservissement.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 13 22:25:39 2012

Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Robot_2013\asservissement\asservissement.cydsn\codegentemp\asservissement.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Robot_2013\asservissement\asservissement.cydsn\codegentemp\asservissement.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_0\B_UART_v2_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v1_50\B_Counter_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v1_50\bQuadDec_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_0\B_Timer_v2_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_0\demux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_50\CyControlReg_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_6
	\uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	Net_3
	\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:xeq\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:xlt\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:xlte\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:xgt\
	\uart_pc:BUART:sRX:MODULE_4:g1:a0:xgte\
	\uart_pc:BUART:sRX:MODULE_4:lt\
	\uart_pc:BUART:sRX:MODULE_4:eq\
	\uart_pc:BUART:sRX:MODULE_4:gt\
	\uart_pc:BUART:sRX:MODULE_4:gte\
	\uart_pc:BUART:sRX:MODULE_4:lte\
	\quaddec_left:Net_1129\
	\quaddec_left:Net_1127\
	\quaddec_left:Cnt16:Net_82\
	\quaddec_left:Cnt16:Net_95\
	\quaddec_left:Cnt16:Net_91\
	\quaddec_left:Cnt16:Net_102\
	\quaddec_left:Cnt16:CounterUDB:ctrl_cmod_2\
	\quaddec_left:Cnt16:CounterUDB:ctrl_cmod_1\
	\quaddec_left:Cnt16:CounterUDB:ctrl_cmod_0\
	\timer_asserv:Net_260\
	Net_16
	\timer_asserv:TimerUDB:ctrl_cmode_0\
	\timer_asserv:TimerUDB:ctrl_tmode_1\
	\timer_asserv:TimerUDB:ctrl_tmode_0\
	\timer_asserv:TimerUDB:ctrl_ten\
	\timer_asserv:TimerUDB:ctrl_ic_1\
	\timer_asserv:TimerUDB:ctrl_ic_0\
	Net_21
	\timer_asserv:TimerUDB:zeros_3\
	\timer_asserv:Net_102\
	\timer_asserv:Net_266\
	\quaddec_right:Net_1129\
	\quaddec_right:Net_1127\
	\quaddec_right:Cnt16:Net_82\
	\quaddec_right:Cnt16:Net_95\
	\quaddec_right:Cnt16:Net_91\
	\quaddec_right:Cnt16:Net_102\
	\quaddec_right:Cnt16:CounterUDB:ctrl_cmod_2\
	\quaddec_right:Cnt16:CounterUDB:ctrl_cmod_1\
	\quaddec_right:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_30
	Net_26
	\pwm_right:Net_114\
	Net_43
	Net_40
	\pwm_left:Net_114\
	Net_50
	Net_51
	Net_52
	Net_54
	Net_55
	Net_56
	Net_57
	Net_60
	Net_61
	Net_62
	Net_63
	Net_64
	Net_65
	Net_66


Deleted 74 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \uart_pc:BUART:tx_hd_send_break\ to Net_53
Aliasing \uart_pc:BUART:HalfDuplexSend\ to Net_53
Aliasing \uart_pc:BUART:FinalParityType_1\ to Net_53
Aliasing \uart_pc:BUART:FinalParityType_0\ to Net_53
Aliasing \uart_pc:BUART:FinalAddrMode_2\ to Net_53
Aliasing \uart_pc:BUART:FinalAddrMode_1\ to Net_53
Aliasing \uart_pc:BUART:FinalAddrMode_0\ to Net_53
Aliasing \uart_pc:BUART:tx_ctrl_mark\ to Net_53
Aliasing zero to Net_53
Aliasing \uart_pc:BUART:tx_status_6\ to Net_53
Aliasing \uart_pc:BUART:tx_status_5\ to Net_53
Aliasing \uart_pc:BUART:tx_status_4\ to Net_53
Aliasing \uart_pc:BUART:rx_count7_bit8_wire\ to Net_53
Aliasing \uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \uart_pc:BUART:sRX:s23Poll:MODIN2_1\ to \uart_pc:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \uart_pc:BUART:sRX:s23Poll:MODIN2_0\ to \uart_pc:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to one
Aliasing \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to Net_53
Aliasing \uart_pc:BUART:rx_status_1\ to Net_53
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_6\ to Net_53
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_5\ to Net_53
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_4\ to Net_53
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_6\ to Net_53
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_5\ to Net_53
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_4\ to Net_53
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_3\ to Net_53
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_2\ to one
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_1\ to one
Aliasing \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_0\ to Net_53
Aliasing \uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__rx_pc_net_0 to one
Aliasing tmpOE__tx_pc_net_0 to one
Aliasing \quaddec_left:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_53
Aliasing \quaddec_left:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_53
Aliasing \quaddec_left:Cnt16:CounterUDB:capt_rising\ to Net_53
Aliasing \quaddec_left:Cnt16:CounterUDB:status_1\ to \quaddec_left:Cnt16:CounterUDB:underflow\
Aliasing \quaddec_left:bQuadDec:status_2\ to \quaddec_left:Cnt16:CounterUDB:final_reset\
Aliasing \quaddec_left:bQuadDec:status_4\ to Net_53
Aliasing \quaddec_left:bQuadDec:status_5\ to Net_53
Aliasing \quaddec_left:bQuadDec:status_6\ to Net_53
Aliasing \quaddec_left:Net_1229\ to one
Aliasing tmpOE__encoder_left_sig_a_net_0 to one
Aliasing tmpOE__encoder_left_sig_b_net_0 to one
Aliasing \timer_asserv:TimerUDB:ctrl_cmode_1\ to Net_53
Aliasing \timer_asserv:TimerUDB:trigger_enable\ to one
Aliasing \timer_asserv:TimerUDB:status_6\ to Net_53
Aliasing \timer_asserv:TimerUDB:status_5\ to Net_53
Aliasing \timer_asserv:TimerUDB:status_4\ to Net_53
Aliasing \timer_asserv:TimerUDB:status_0\ to \timer_asserv:TimerUDB:tc_i\
Aliasing Net_22 to Net_53
Aliasing \quaddec_right:Cnt16:Net_60\ to \quaddec_left:Cnt16:Net_60\
Aliasing \quaddec_right:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_53
Aliasing \quaddec_right:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_53
Aliasing \quaddec_right:Cnt16:CounterUDB:capt_rising\ to Net_53
Aliasing \quaddec_right:Cnt16:CounterUDB:status_1\ to \quaddec_right:Cnt16:CounterUDB:underflow\
Aliasing \quaddec_right:bQuadDec:status_2\ to \quaddec_right:Cnt16:CounterUDB:final_reset\
Aliasing \quaddec_right:bQuadDec:status_4\ to Net_53
Aliasing \quaddec_right:bQuadDec:status_5\ to Net_53
Aliasing \quaddec_right:bQuadDec:status_6\ to Net_53
Aliasing \quaddec_right:Net_1229\ to one
Aliasing tmpOE__encoder_right_sig_a_net_0 to one
Aliasing tmpOE__encoder_right_sig_b_net_0 to one
Aliasing \pwm_right:Net_113\ to one
Aliasing Net_98 to Net_53
Aliasing Net_133 to Net_53
Aliasing \pwm_left:Net_113\ to one
Aliasing Net_112 to Net_53
Aliasing Net_118 to Net_53
Aliasing \pwm_right_control_reg:clk\ to Net_53
Aliasing \pwm_right_control_reg:rst\ to Net_53
Aliasing \pwm_left_control_reg:clk\ to Net_53
Aliasing \pwm_left_control_reg:rst\ to Net_53
Aliasing tmpOE__mot_right_backward_net_0 to one
Aliasing tmpOE__mot_right_forward_net_0 to one
Aliasing tmpOE__mot_left_backward_net_0 to one
Aliasing tmpOE__mot_left_forward_net_0 to one
Aliasing \uart_pc:BUART:rx_break_status\\D\ to Net_53
Aliasing \quaddec_left:Cnt16:CounterUDB:prevCapture\\D\ to Net_53
Aliasing \timer_asserv:TimerUDB:capture_last\\D\ to Net_53
Aliasing \timer_asserv:TimerUDB:capture_out_reg_i\\D\ to \timer_asserv:TimerUDB:capt_fifo_load_int\
Aliasing \quaddec_right:Cnt16:CounterUDB:prevCapture\\D\ to Net_53
Removing Rhs of wire Net_8[3] = \uart_pc:BUART:rx_interrupt_out\[21]
Removing Lhs of wire \uart_pc:Net_61\[4] = \uart_pc:Net_9\[1]
Removing Lhs of wire \uart_pc:BUART:reset_reg_dp\[10] = \uart_pc:BUART:reset_reg\[8]
Removing Lhs of wire \uart_pc:BUART:tx_hd_send_break\[11] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:HalfDuplexSend\[12] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:FinalParityType_1\[13] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:FinalParityType_0\[14] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:FinalAddrMode_2\[15] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:FinalAddrMode_1\[16] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:FinalAddrMode_0\[17] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:tx_ctrl_mark\[18] = Net_53[9]
Removing Lhs of wire zero[26] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:tx_status_6\[75] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:tx_status_5\[76] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:tx_status_4\[77] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:tx_status_1\[79] = \uart_pc:BUART:tx_fifo_empty\[40]
Removing Lhs of wire \uart_pc:BUART:tx_status_3\[81] = \uart_pc:BUART:tx_fifo_notfull\[39]
Removing Lhs of wire \uart_pc:BUART:rx_count7_bit8_wire\[140] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[149] = \uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[151] = \uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[152] = \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \uart_pc:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODIN1_1\[154] = \uart_pc:BUART:pollcount_1\[147]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \uart_pc:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODIN1_0\[156] = \uart_pc:BUART:pollcount_0\[150]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[6]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[6]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \uart_pc:BUART:pollcount_1\[147]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODIN2_1\[165] = \uart_pc:BUART:pollcount_1\[147]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \uart_pc:BUART:pollcount_0\[150]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODIN2_0\[167] = \uart_pc:BUART:pollcount_0\[150]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = one[6]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \uart_pc:BUART:pollcount_1\[147]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \uart_pc:BUART:pollcount_0\[150]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = one[6]
Removing Lhs of wire \uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:rx_status_1\[180] = Net_53[9]
Removing Rhs of wire \uart_pc:BUART:rx_status_2\[181] = \uart_pc:BUART:rx_parity_error_status\[182]
Removing Rhs of wire \uart_pc:BUART:rx_status_3\[183] = \uart_pc:BUART:rx_stop_bit_error\[184]
Removing Lhs of wire \uart_pc:BUART:sRX:cmp_vv_vv_MODGEN_3\[194] = \uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_0\[241]
Removing Lhs of wire \uart_pc:BUART:sRX:cmp_vv_vv_MODGEN_4\[196] = \uart_pc:BUART:sRX:MODULE_4:g1:a0:xneq\[263]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_6\[197] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_5\[198] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_4\[199] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_3\[200] = \uart_pc:BUART:sRX:MODIN3_6\[201]
Removing Lhs of wire \uart_pc:BUART:sRX:MODIN3_6\[201] = \uart_pc:BUART:rx_count_6\[135]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_2\[202] = \uart_pc:BUART:sRX:MODIN3_5\[203]
Removing Lhs of wire \uart_pc:BUART:sRX:MODIN3_5\[203] = \uart_pc:BUART:rx_count_5\[136]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_1\[204] = \uart_pc:BUART:sRX:MODIN3_4\[205]
Removing Lhs of wire \uart_pc:BUART:sRX:MODIN3_4\[205] = \uart_pc:BUART:rx_count_4\[137]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newa_0\[206] = \uart_pc:BUART:sRX:MODIN3_3\[207]
Removing Lhs of wire \uart_pc:BUART:sRX:MODIN3_3\[207] = \uart_pc:BUART:rx_count_3\[138]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_6\[208] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_5\[209] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_4\[210] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_3\[211] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_2\[212] = one[6]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_1\[213] = one[6]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:newb_0\[214] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:dataa_6\[215] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:dataa_5\[216] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:dataa_4\[217] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:dataa_3\[218] = \uart_pc:BUART:rx_count_6\[135]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:dataa_2\[219] = \uart_pc:BUART:rx_count_5\[136]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:dataa_1\[220] = \uart_pc:BUART:rx_count_4\[137]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:dataa_0\[221] = \uart_pc:BUART:rx_count_3\[138]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:datab_6\[222] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:datab_5\[223] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:datab_4\[224] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:datab_3\[225] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:datab_2\[226] = one[6]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:datab_1\[227] = one[6]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_3:g2:a0:datab_0\[228] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_4:g1:a0:newa_0\[243] = \uart_pc:BUART:rx_postpoll\[92]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_4:g1:a0:newb_0\[244] = \uart_pc:BUART:rx_parity_bit\[195]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_4:g1:a0:dataa_0\[245] = \uart_pc:BUART:rx_postpoll\[92]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_4:g1:a0:datab_0\[246] = \uart_pc:BUART:rx_parity_bit\[195]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[247] = \uart_pc:BUART:rx_postpoll\[92]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[248] = \uart_pc:BUART:rx_parity_bit\[195]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[250] = one[6]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[251] = \uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[249]
Removing Lhs of wire \uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[252] = \uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[249]
Removing Lhs of wire tmpOE__rx_pc_net_0[274] = one[6]
Removing Lhs of wire tmpOE__tx_pc_net_0[279] = one[6]
Removing Rhs of wire \quaddec_left:Net_1210\[288] = \quaddec_left:Cnt16:Net_49\[289]
Removing Rhs of wire \quaddec_left:Cnt16:Net_55\[291] = \quaddec_left:Cnt16:CounterUDB:cmp_equal\[342]
Removing Lhs of wire \quaddec_left:Cnt16:Net_89\[293] = \quaddec_left:Net_1163\[294]
Removing Lhs of wire \quaddec_left:Cnt16:Net_60\[299] = Net_164[300]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:ctrl_capmode_1\[304] = Net_53[9]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:ctrl_capmode_0\[305] = Net_53[9]
Removing Rhs of wire \quaddec_left:Cnt16:CounterUDB:ctrl_enable\[306] = \quaddec_left:Cnt16:CounterUDB:control_7\[307]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:capt_rising\[318] = Net_53[9]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:capt_falling\[319] = \quaddec_left:Cnt16:CounterUDB:prevCapture\[317]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:final_reset\[322] = \quaddec_left:Net_1195\[323]
Removing Rhs of wire \quaddec_left:Net_1195\[323] = \quaddec_left:bQuadDec:state_2\[451]
Removing Rhs of wire \quaddec_left:Cnt16:CounterUDB:overflow\[325] = \quaddec_left:Cnt16:CounterUDB:per_FF\[341]
Removing Rhs of wire \quaddec_left:Cnt16:CounterUDB:underflow\[326] = \quaddec_left:Cnt16:CounterUDB:per_zero\[332]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:counter_enable\[328] = \quaddec_left:Cnt16:CounterUDB:final_enable\[327]
Removing Rhs of wire \quaddec_left:Cnt16:CounterUDB:status_0\[329] = \quaddec_left:Cnt16:CounterUDB:cmp_out_status\[330]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:status_1\[331] = \quaddec_left:Cnt16:CounterUDB:underflow\[326]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:status_2\[333] = \quaddec_left:Cnt16:CounterUDB:overflow\[325]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:status_3\[334] = \quaddec_left:Cnt16:CounterUDB:underflow\[326]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:status_4\[335] = \quaddec_left:Cnt16:CounterUDB:hwCapture\[321]
Removing Rhs of wire \quaddec_left:Cnt16:CounterUDB:status_5\[336] = \quaddec_left:Cnt16:CounterUDB:fifo_full\[337]
Removing Rhs of wire \quaddec_left:Cnt16:CounterUDB:status_6\[338] = \quaddec_left:Cnt16:CounterUDB:fifo_nempty\[339]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:dp_clock\[344] = Net_164[300]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:dp_dir\[345] = \quaddec_left:Net_1163\[294]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:cs_addr_2\[346] = \quaddec_left:Net_1163\[294]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:cs_addr_1\[347] = \quaddec_left:Cnt16:CounterUDB:final_enable\[327]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:cs_addr_0\[348] = \quaddec_left:Cnt16:CounterUDB:reload\[324]
Removing Lhs of wire \quaddec_left:Net_1151\[426] = \quaddec_left:Net_1210\[288]
Removing Lhs of wire \quaddec_left:bQuadDec:index_filt\[449] = \quaddec_left:Net_1232\[450]
Removing Lhs of wire \quaddec_left:Net_1232\[450] = one[6]
Removing Rhs of wire \quaddec_left:bQuadDec:error\[452] = \quaddec_left:bQuadDec:state_3\[453]
Removing Lhs of wire \quaddec_left:bQuadDec:status_0\[456] = \quaddec_left:Net_530\[457]
Removing Lhs of wire \quaddec_left:bQuadDec:status_1\[458] = \quaddec_left:Net_611\[459]
Removing Lhs of wire \quaddec_left:bQuadDec:status_2\[460] = \quaddec_left:Net_1195\[323]
Removing Lhs of wire \quaddec_left:bQuadDec:status_3\[461] = \quaddec_left:bQuadDec:error\[452]
Removing Lhs of wire \quaddec_left:bQuadDec:status_4\[462] = Net_53[9]
Removing Lhs of wire \quaddec_left:bQuadDec:status_5\[463] = Net_53[9]
Removing Lhs of wire \quaddec_left:bQuadDec:status_6\[464] = Net_53[9]
Removing Lhs of wire \quaddec_left:Net_1229\[467] = one[6]
Removing Lhs of wire tmpOE__encoder_left_sig_a_net_0[470] = one[6]
Removing Lhs of wire tmpOE__encoder_left_sig_b_net_0[475] = one[6]
Removing Rhs of wire Net_36[482] = \timer_asserv:Net_53\[483]
Removing Rhs of wire Net_36[482] = \timer_asserv:TimerUDB:tc_reg_i\[515]
Removing Lhs of wire \timer_asserv:TimerUDB:ctrl_enable\[498] = \timer_asserv:TimerUDB:control_7\[490]
Removing Lhs of wire \timer_asserv:TimerUDB:ctrl_cmode_1\[499] = Net_53[9]
Removing Rhs of wire \timer_asserv:TimerUDB:timer_enable\[509] = \timer_asserv:TimerUDB:runmode_enable\[519]
Removing Lhs of wire \timer_asserv:TimerUDB:hwEnable\[511] = \timer_asserv:TimerUDB:control_7\[490]
Removing Lhs of wire \timer_asserv:TimerUDB:trigger_enable\[512] = one[6]
Removing Lhs of wire \timer_asserv:TimerUDB:tc_i\[514] = \timer_asserv:TimerUDB:status_tc\[510]
Removing Lhs of wire \timer_asserv:TimerUDB:capt_fifo_load_int\[518] = \timer_asserv:TimerUDB:capt_fifo_load\[508]
Removing Lhs of wire \timer_asserv:TimerUDB:status_6\[521] = Net_53[9]
Removing Lhs of wire \timer_asserv:TimerUDB:status_5\[522] = Net_53[9]
Removing Lhs of wire \timer_asserv:TimerUDB:status_4\[523] = Net_53[9]
Removing Lhs of wire \timer_asserv:TimerUDB:status_0\[524] = \timer_asserv:TimerUDB:status_tc\[510]
Removing Lhs of wire \timer_asserv:TimerUDB:status_1\[525] = \timer_asserv:TimerUDB:capt_fifo_load\[508]
Removing Rhs of wire \timer_asserv:TimerUDB:status_2\[526] = \timer_asserv:TimerUDB:fifo_full\[527]
Removing Rhs of wire \timer_asserv:TimerUDB:status_3\[528] = \timer_asserv:TimerUDB:fifo_nempty\[529]
Removing Lhs of wire Net_22[531] = Net_53[9]
Removing Lhs of wire \timer_asserv:TimerUDB:cs_addr_2\[532] = Net_53[9]
Removing Lhs of wire \timer_asserv:TimerUDB:cs_addr_1\[533] = \timer_asserv:TimerUDB:trig_reg\[520]
Removing Lhs of wire \timer_asserv:TimerUDB:cs_addr_0\[534] = \timer_asserv:TimerUDB:per_zero\[513]
Removing Rhs of wire \quaddec_right:Net_1210\[670] = \quaddec_right:Cnt16:Net_49\[671]
Removing Rhs of wire \quaddec_right:Cnt16:Net_55\[673] = \quaddec_right:Cnt16:CounterUDB:cmp_equal\[723]
Removing Lhs of wire \quaddec_right:Cnt16:Net_89\[675] = \quaddec_right:Net_1163\[676]
Removing Lhs of wire \quaddec_right:Cnt16:Net_60\[681] = Net_164[300]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:ctrl_capmode_1\[685] = Net_53[9]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:ctrl_capmode_0\[686] = Net_53[9]
Removing Rhs of wire \quaddec_right:Cnt16:CounterUDB:ctrl_enable\[687] = \quaddec_right:Cnt16:CounterUDB:control_7\[688]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:capt_rising\[699] = Net_53[9]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:capt_falling\[700] = \quaddec_right:Cnt16:CounterUDB:prevCapture\[698]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:final_reset\[703] = \quaddec_right:Net_1195\[704]
Removing Rhs of wire \quaddec_right:Net_1195\[704] = \quaddec_right:bQuadDec:state_2\[832]
Removing Rhs of wire \quaddec_right:Cnt16:CounterUDB:overflow\[706] = \quaddec_right:Cnt16:CounterUDB:per_FF\[722]
Removing Rhs of wire \quaddec_right:Cnt16:CounterUDB:underflow\[707] = \quaddec_right:Cnt16:CounterUDB:per_zero\[713]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:counter_enable\[709] = \quaddec_right:Cnt16:CounterUDB:final_enable\[708]
Removing Rhs of wire \quaddec_right:Cnt16:CounterUDB:status_0\[710] = \quaddec_right:Cnt16:CounterUDB:cmp_out_status\[711]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:status_1\[712] = \quaddec_right:Cnt16:CounterUDB:underflow\[707]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:status_2\[714] = \quaddec_right:Cnt16:CounterUDB:overflow\[706]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:status_3\[715] = \quaddec_right:Cnt16:CounterUDB:underflow\[707]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:status_4\[716] = \quaddec_right:Cnt16:CounterUDB:hwCapture\[702]
Removing Rhs of wire \quaddec_right:Cnt16:CounterUDB:status_5\[717] = \quaddec_right:Cnt16:CounterUDB:fifo_full\[718]
Removing Rhs of wire \quaddec_right:Cnt16:CounterUDB:status_6\[719] = \quaddec_right:Cnt16:CounterUDB:fifo_nempty\[720]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:dp_clock\[725] = Net_164[300]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:dp_dir\[726] = \quaddec_right:Net_1163\[676]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:cs_addr_2\[727] = \quaddec_right:Net_1163\[676]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:cs_addr_1\[728] = \quaddec_right:Cnt16:CounterUDB:final_enable\[708]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:cs_addr_0\[729] = \quaddec_right:Cnt16:CounterUDB:reload\[705]
Removing Lhs of wire \quaddec_right:Net_1151\[807] = \quaddec_right:Net_1210\[670]
Removing Lhs of wire \quaddec_right:bQuadDec:index_filt\[830] = \quaddec_right:Net_1232\[831]
Removing Lhs of wire \quaddec_right:Net_1232\[831] = one[6]
Removing Rhs of wire \quaddec_right:bQuadDec:error\[833] = \quaddec_right:bQuadDec:state_3\[834]
Removing Lhs of wire \quaddec_right:bQuadDec:status_0\[837] = \quaddec_right:Net_530\[838]
Removing Lhs of wire \quaddec_right:bQuadDec:status_1\[839] = \quaddec_right:Net_611\[840]
Removing Lhs of wire \quaddec_right:bQuadDec:status_2\[841] = \quaddec_right:Net_1195\[704]
Removing Lhs of wire \quaddec_right:bQuadDec:status_3\[842] = \quaddec_right:bQuadDec:error\[833]
Removing Lhs of wire \quaddec_right:bQuadDec:status_4\[843] = Net_53[9]
Removing Lhs of wire \quaddec_right:bQuadDec:status_5\[844] = Net_53[9]
Removing Lhs of wire \quaddec_right:bQuadDec:status_6\[845] = Net_53[9]
Removing Lhs of wire \quaddec_right:Net_1229\[848] = one[6]
Removing Lhs of wire tmpOE__encoder_right_sig_a_net_0[850] = one[6]
Removing Lhs of wire tmpOE__encoder_right_sig_b_net_0[855] = one[6]
Removing Lhs of wire \pwm_right:Net_107\[861] = Net_53[9]
Removing Lhs of wire \pwm_right:Net_113\[862] = one[6]
Removing Lhs of wire Net_98[863] = Net_53[9]
Removing Rhs of wire Net_148[867] = \pwm_right:Net_57\[865]
Removing Lhs of wire Net_133[870] = Net_53[9]
Removing Lhs of wire \pwm_left:Net_107\[873] = Net_53[9]
Removing Lhs of wire \pwm_left:Net_113\[874] = one[6]
Removing Lhs of wire Net_112[875] = Net_53[9]
Removing Rhs of wire Net_152[879] = \pwm_left:Net_57\[877]
Removing Lhs of wire Net_118[882] = Net_53[9]
Removing Rhs of wire Net_149[885] = \pwm_right_control_reg:control_0\[894]
Removing Rhs of wire Net_203[887] = \demux_1:tmp__demux_1_0_reg\[884]
Removing Rhs of wire Net_204[888] = \demux_1:tmp__demux_1_1_reg\[886]
Removing Rhs of wire Net_153[890] = \pwm_left_control_reg:control_0\[912]
Removing Rhs of wire Net_205[892] = \demux_2:tmp__demux_2_0_reg\[889]
Removing Rhs of wire Net_206[893] = \demux_2:tmp__demux_2_1_reg\[891]
Removing Lhs of wire \pwm_right_control_reg:clk\[909] = Net_53[9]
Removing Lhs of wire \pwm_right_control_reg:rst\[910] = Net_53[9]
Removing Lhs of wire \pwm_left_control_reg:clk\[927] = Net_53[9]
Removing Lhs of wire \pwm_left_control_reg:rst\[928] = Net_53[9]
Removing Lhs of wire tmpOE__mot_right_backward_net_0[931] = one[6]
Removing Lhs of wire tmpOE__mot_right_forward_net_0[937] = one[6]
Removing Lhs of wire tmpOE__mot_left_backward_net_0[943] = one[6]
Removing Lhs of wire tmpOE__mot_left_forward_net_0[949] = one[6]
Removing Lhs of wire \uart_pc:BUART:reset_reg\\D\[955] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:tx_bitclk\\D\[959] = \uart_pc:BUART:tx_bitclk_enable_pre\[25]
Removing Lhs of wire \uart_pc:BUART:rx_bitclk\\D\[969] = \uart_pc:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \uart_pc:BUART:rx_parity_error_pre\\D\[977] = \uart_pc:BUART:rx_parity_error_pre\[191]
Removing Lhs of wire \uart_pc:BUART:rx_break_status\\D\[978] = Net_53[9]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:prevCapture\\D\[983] = Net_53[9]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:prevCompare\\D\[985] = \quaddec_left:Cnt16:Net_55\[291]
Removing Lhs of wire \timer_asserv:TimerUDB:capture_last\\D\[992] = Net_53[9]
Removing Lhs of wire \timer_asserv:TimerUDB:tc_reg_i\\D\[993] = \timer_asserv:TimerUDB:status_tc\[510]
Removing Lhs of wire \timer_asserv:TimerUDB:capture_out_reg_i\\D\[994] = \timer_asserv:TimerUDB:capt_fifo_load\[508]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:prevCapture\\D\[997] = Net_53[9]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:prevCompare\\D\[999] = \quaddec_right:Cnt16:Net_55\[673]

------------------------------------------------------
Aliased 0 equations, 221 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_53' (cost = 0):
Net_53 <=  ('0') ;

Note:  Expanding virtual equation for '\uart_pc:BUART:counter_load\' (cost = 3):
\uart_pc:BUART:counter_load\ <= ((not \uart_pc:BUART:tx_state_1\ and not \uart_pc:BUART:tx_state_0\ and \uart_pc:BUART:tx_bitclk\)
	OR (not \uart_pc:BUART:tx_state_1\ and not \uart_pc:BUART:tx_state_0\ and not \uart_pc:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\uart_pc:BUART:tx_counter_tc\' (cost = 0):
\uart_pc:BUART:tx_counter_tc\ <= (not \uart_pc:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\uart_pc:BUART:rx_load_fifo\' (cost = 1):
\uart_pc:BUART:rx_load_fifo\ <= ((not \uart_pc:BUART:rx_state_1\ and not \uart_pc:BUART:rx_state_0\ and \uart_pc:BUART:rx_state_3\ and \uart_pc:BUART:rx_state_2\));

Note:  Expanding virtual equation for '\uart_pc:BUART:rx_bitclk_pre\' (cost = 1):
\uart_pc:BUART:rx_bitclk_pre\ <= ((not \uart_pc:BUART:rx_count_2\ and not \uart_pc:BUART:rx_count_1\ and not \uart_pc:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_pc:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart_pc:BUART:rx_bitclk_pre16x\ <= ((not \uart_pc:BUART:rx_count_1\ and \uart_pc:BUART:rx_count_2\ and \uart_pc:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_pc:BUART:rx_poll_bit0\' (cost = 1):
\uart_pc:BUART:rx_poll_bit0\ <= ((not \uart_pc:BUART:rx_count_2\ and not \uart_pc:BUART:rx_count_0\ and \uart_pc:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart_pc:BUART:rx_poll_bit1\' (cost = 1):
\uart_pc:BUART:rx_poll_bit1\ <= ((not \uart_pc:BUART:rx_count_2\ and not \uart_pc:BUART:rx_count_1\ and \uart_pc:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_pc:BUART:rx_poll_bit2\' (cost = 1):
\uart_pc:BUART:rx_poll_bit2\ <= ((not \uart_pc:BUART:rx_count_2\ and not \uart_pc:BUART:rx_count_1\ and not \uart_pc:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_pc:BUART:pollingrange\' (cost = 8):
\uart_pc:BUART:pollingrange\ <= ((not \uart_pc:BUART:rx_count_2\ and not \uart_pc:BUART:rx_count_1\)
	OR (not \uart_pc:BUART:rx_count_2\ and not \uart_pc:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\uart_pc:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \uart_pc:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <= (not \uart_pc:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\uart_pc:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not \uart_pc:BUART:rx_count_6\ and not \uart_pc:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\uart_pc:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not \uart_pc:BUART:rx_count_6\ and not \uart_pc:BUART:rx_count_4\)
	OR (not \uart_pc:BUART:rx_count_6\ and not \uart_pc:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\uart_pc:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 6):
\uart_pc:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \uart_pc:BUART:rx_count_6\ and not \uart_pc:BUART:rx_count_4\)
	OR (not \uart_pc:BUART:rx_count_6\ and not \uart_pc:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\quaddec_left:Net_1210\' (cost = 4):
\quaddec_left:Net_1210\ <= (\quaddec_left:Cnt16:CounterUDB:underflow\
	OR \quaddec_left:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\quaddec_left:bQuadDec:A_j\' (cost = 1):
\quaddec_left:bQuadDec:A_j\ <= ((\quaddec_left:bQuadDec:quad_A_delayed_0\ and \quaddec_left:bQuadDec:quad_A_delayed_1\ and \quaddec_left:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\quaddec_left:bQuadDec:A_k\' (cost = 3):
\quaddec_left:bQuadDec:A_k\ <= ((not \quaddec_left:bQuadDec:quad_A_delayed_0\ and not \quaddec_left:bQuadDec:quad_A_delayed_1\ and not \quaddec_left:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\quaddec_left:bQuadDec:B_j\' (cost = 1):
\quaddec_left:bQuadDec:B_j\ <= ((\quaddec_left:bQuadDec:quad_B_delayed_0\ and \quaddec_left:bQuadDec:quad_B_delayed_1\ and \quaddec_left:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\quaddec_left:bQuadDec:B_k\' (cost = 3):
\quaddec_left:bQuadDec:B_k\ <= ((not \quaddec_left:bQuadDec:quad_B_delayed_0\ and not \quaddec_left:bQuadDec:quad_B_delayed_1\ and not \quaddec_left:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\quaddec_left:Net_1176\' (cost = 0):
\quaddec_left:Net_1176\ <= (not \quaddec_left:Net_1163\);

Note:  Expanding virtual equation for '\timer_asserv:TimerUDB:fifo_load_polarized\' (cost = 0):
\timer_asserv:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\timer_asserv:TimerUDB:timer_enable\' (cost = 0):
\timer_asserv:TimerUDB:timer_enable\ <= (\timer_asserv:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\quaddec_right:Net_1210\' (cost = 4):
\quaddec_right:Net_1210\ <= (\quaddec_right:Cnt16:CounterUDB:underflow\
	OR \quaddec_right:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\quaddec_right:bQuadDec:A_j\' (cost = 1):
\quaddec_right:bQuadDec:A_j\ <= ((\quaddec_right:bQuadDec:quad_A_delayed_0\ and \quaddec_right:bQuadDec:quad_A_delayed_1\ and \quaddec_right:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\quaddec_right:bQuadDec:A_k\' (cost = 3):
\quaddec_right:bQuadDec:A_k\ <= ((not \quaddec_right:bQuadDec:quad_A_delayed_0\ and not \quaddec_right:bQuadDec:quad_A_delayed_1\ and not \quaddec_right:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\quaddec_right:bQuadDec:B_j\' (cost = 1):
\quaddec_right:bQuadDec:B_j\ <= ((\quaddec_right:bQuadDec:quad_B_delayed_0\ and \quaddec_right:bQuadDec:quad_B_delayed_1\ and \quaddec_right:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\quaddec_right:bQuadDec:B_k\' (cost = 3):
\quaddec_right:bQuadDec:B_k\ <= ((not \quaddec_right:bQuadDec:quad_B_delayed_0\ and not \quaddec_right:bQuadDec:quad_B_delayed_1\ and not \quaddec_right:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\quaddec_right:Net_1176\' (cost = 0):
\quaddec_right:Net_1176\ <= (not \quaddec_right:Net_1163\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 0):
\uart_pc:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= (not \uart_pc:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 4):
\uart_pc:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \uart_pc:BUART:pollcount_0\ and \uart_pc:BUART:pollcount_1\)
	OR (not \uart_pc:BUART:pollcount_1\ and \uart_pc:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\uart_pc:BUART:rx_postpoll\' (cost = 0):
\uart_pc:BUART:rx_postpoll\ <= (\uart_pc:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not \uart_pc:BUART:pollcount_1\ and not \uart_pc:BUART:rx_parity_bit\)
	OR (\uart_pc:BUART:pollcount_1\ and \uart_pc:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\uart_pc:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not \uart_pc:BUART:pollcount_1\ and not \uart_pc:BUART:rx_parity_bit\)
	OR (\uart_pc:BUART:pollcount_1\ and \uart_pc:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 47 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \uart_pc:BUART:rx_status_0\ to Net_53
Aliasing \uart_pc:BUART:rx_status_6\ to Net_53
Aliasing \quaddec_left:Cnt16:CounterUDB:hwCapture\ to Net_53
Aliasing \timer_asserv:TimerUDB:capt_fifo_load\ to Net_53
Aliasing \quaddec_right:Cnt16:CounterUDB:hwCapture\ to Net_53
Aliasing \uart_pc:BUART:rx_markspace_status\\D\ to Net_53
Aliasing \uart_pc:BUART:rx_parity_error_status\\D\ to Net_53
Removing Rhs of wire \uart_pc:BUART:rx_bitclk_enable\[91] = \uart_pc:BUART:rx_bitclk\[141]
Removing Lhs of wire \uart_pc:BUART:rx_status_0\[178] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:rx_status_6\[187] = Net_53[9]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:hwCapture\[321] = Net_53[9]
Removing Lhs of wire \timer_asserv:TimerUDB:capt_fifo_load\[508] = Net_53[9]
Removing Lhs of wire \timer_asserv:TimerUDB:trig_reg\[520] = \timer_asserv:TimerUDB:control_7\[490]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:hwCapture\[702] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:tx_ctrl_mark_last\\D\[961] = \uart_pc:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \uart_pc:BUART:rx_markspace_status\\D\[973] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:rx_parity_error_status\\D\[974] = Net_53[9]
Removing Lhs of wire \uart_pc:BUART:rx_markspace_pre\\D\[976] = \uart_pc:BUART:rx_markspace_pre\[190]
Removing Lhs of wire \uart_pc:BUART:rx_parity_bit\\D\[980] = \uart_pc:BUART:rx_parity_bit\[195]
Removing Lhs of wire \quaddec_left:Cnt16:CounterUDB:capt_either_edge\\D\[984] = \quaddec_left:Cnt16:CounterUDB:prevCapture\[317]
Removing Lhs of wire \quaddec_right:Cnt16:CounterUDB:capt_either_edge\\D\[998] = \quaddec_right:Cnt16:CounterUDB:prevCapture\[698]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\uart_pc:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \uart_pc:BUART:rx_parity_bit\ and \uart_pc:BUART:pollcount_1\)
	OR (not \uart_pc:BUART:pollcount_1\ and \uart_pc:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\Robot_2013\asservissement\asservissement.cydsn\asservissement.cyprj -dcpsoc3 asservissement.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.870ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Sunday, 13 May 2012 22:25:42
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\Robot_2013\asservissement\asservissement.cydsn\asservissement.cyprj -d CY8C3866AXI-040 asservissement.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \quaddec_left:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \quaddec_right:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \timer_asserv:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \timer_asserv:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \uart_pc:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart_pc:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_pc:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_pc:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_4:macrocell'
    Removed unused cell/equation '\quaddec_left:Cnt16:CounterUDB:capt_either_edge\:macrocell'
    Removed unused cell/equation '\quaddec_right:Cnt16:CounterUDB:capt_either_edge\:macrocell'
    Removed unused cell/equation '\timer_asserv:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\timer_asserv:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_4D:macrocell'
    Removed unused cell/equation '\quaddec_left:Cnt16:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\quaddec_right:Cnt16:CounterUDB:prevCapture\:macrocell'
Done removing unused cells.
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_PWM to clock BUS_CLK because it is a pass-through
Assigning clock quaddec_left_Cnt16_Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock quaddec_right_Cnt16_Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'uart_pc_IntClock'. Fanout=1, Signal=\uart_pc:Net_9\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \quaddec_left:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \quaddec_right:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \timer_asserv:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \timer_asserv:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \uart_pc:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: uart_pc_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: uart_pc_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 10 pin(s) will be assigned a location by the fitter: encoder_left_sig_a(0), encoder_left_sig_b(0), encoder_right_sig_a(0), encoder_right_sig_b(0), mot_left_backward(0), mot_left_forward(0), mot_right_backward(0), mot_right_forward(0), rx_pc(0), tx_pc(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_2D:macrocell'
    Removed unused cell/equation '\quaddec_left:Net_1163\\D\:macrocell'
    Removed unused cell/equation '\quaddec_left:Net_1203\\D\:macrocell'
    Removed unused cell/equation '\quaddec_left:bQuadDec:quad_A_filt\\D\:macrocell'
    Removed unused cell/equation '\quaddec_left:bQuadDec:quad_B_filt\\D\:macrocell'
    Removed unused cell/equation '\quaddec_left:bQuadDec:state_0\\D\:macrocell'
    Removed unused cell/equation '\quaddec_left:bQuadDec:state_1\\D\:macrocell'
    Removed unused cell/equation '\quaddec_left:bQuadDec:state_2\\D\:macrocell'
    Removed unused cell/equation '\quaddec_left:bQuadDec:state_3\\D\:macrocell'
    Removed unused cell/equation '\quaddec_right:Net_1163\\D\:macrocell'
    Removed unused cell/equation '\quaddec_right:Net_1203\\D\:macrocell'
    Removed unused cell/equation '\quaddec_right:bQuadDec:quad_A_filt\\D\:macrocell'
    Removed unused cell/equation '\quaddec_right:bQuadDec:quad_B_filt\\D\:macrocell'
    Removed unused cell/equation '\quaddec_right:bQuadDec:state_0\\D\:macrocell'
    Removed unused cell/equation '\quaddec_right:bQuadDec:state_1\\D\:macrocell'
    Removed unused cell/equation '\quaddec_right:bQuadDec:state_2\\D\:macrocell'
    Removed unused cell/equation '\quaddec_right:bQuadDec:state_3\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart_pc:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \uart_pc:BUART:tx_parity_bit\, Duplicate of \uart_pc:BUART:rx_markspace_pre\ 
    MacroCell: Name=\uart_pc:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_pc:BUART:tx_parity_bit\ (fanout=0)

    Removing \uart_pc:BUART:tx_mark\, Duplicate of \uart_pc:BUART:rx_markspace_pre\ 
    MacroCell: Name=\uart_pc:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_pc:BUART:tx_mark\ (fanout=0)

    Removing \uart_pc:BUART:tx_ctrl_mark_last\, Duplicate of \uart_pc:BUART:rx_markspace_pre\ 
    MacroCell: Name=\uart_pc:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_pc:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \uart_pc:BUART:rx_state_1\, Duplicate of \uart_pc:BUART:rx_markspace_pre\ 
    MacroCell: Name=\uart_pc:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_pc:BUART:rx_state_1\ (fanout=9)

    Removing \uart_pc:BUART:rx_parity_error_pre\, Duplicate of \uart_pc:BUART:rx_markspace_pre\ 
    MacroCell: Name=\uart_pc:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_pc:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \uart_pc:BUART:rx_parity_bit\, Duplicate of \uart_pc:BUART:rx_markspace_pre\ 
    MacroCell: Name=\uart_pc:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_pc:BUART:rx_parity_bit\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = encoder_left_sig_a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_19 ,
            pad => encoder_left_sig_a(0)_PAD );

    Pin : Name = encoder_left_sig_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_361 ,
            pad => encoder_left_sig_b(0)_PAD );

    Pin : Name = encoder_right_sig_a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_37 ,
            pad => encoder_right_sig_a(0)_PAD );

    Pin : Name = encoder_right_sig_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_38 ,
            pad => encoder_right_sig_b(0)_PAD );

    Pin : Name = mot_left_backward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_205 ,
            pad => mot_left_backward(0)_PAD );

    Pin : Name = mot_left_forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_206 ,
            pad => mot_left_forward(0)_PAD );

    Pin : Name = mot_right_backward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_203 ,
            pad => mot_right_backward(0)_PAD );

    Pin : Name = mot_right_forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_204 ,
            pad => mot_right_forward(0)_PAD );

    Pin : Name = rx_pc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_7 ,
            pad => rx_pc(0)_PAD );

    Pin : Name = tx_pc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2 ,
            pad => tx_pc(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_shift_out\ * !\uart_pc:BUART:tx_state_2\
            + !\uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_state_2\ * !\uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_shift_out\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\ * \uart_pc:BUART:tx_counter_dp\
            + \uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_bitclk\ * 
              !Net_2
            + \uart_pc:BUART:tx_state_2\ * !Net_2
        );
        Output = Net_2 (fanout=2)

    MacroCell: Name=Net_203, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_148 * !Net_149
        );
        Output = Net_203 (fanout=1)

    MacroCell: Name=Net_204, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_148 * Net_149
        );
        Output = Net_204 (fanout=1)

    MacroCell: Name=Net_205, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_152 * !Net_153
        );
        Output = Net_205 (fanout=1)

    MacroCell: Name=Net_206, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_152 * Net_153
        );
        Output = Net_206 (fanout=1)

    MacroCell: Name=Net_36, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \timer_asserv:TimerUDB:control_7\ * 
              \timer_asserv:TimerUDB:per_zero\
        );
        Output = Net_36 (fanout=1)

    MacroCell: Name=\quaddec_left:Cnt16:CounterUDB:final_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:Net_1203\ * 
              \quaddec_left:Cnt16:CounterUDB:ctrl_enable\
        );
        Output = \quaddec_left:Cnt16:CounterUDB:final_enable\ (fanout=2)

    MacroCell: Name=\quaddec_left:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:Cnt16:Net_55\
        );
        Output = \quaddec_left:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\quaddec_left:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\quaddec_left:Net_1195\ * 
              !\quaddec_left:Cnt16:CounterUDB:overflow\ * 
              !\quaddec_left:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_left:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\quaddec_left:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:Cnt16:Net_55\ * 
              !\quaddec_left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \quaddec_left:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\quaddec_left:Net_1163\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              !\quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_0\
            + \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\
            + \quaddec_left:Net_1163_split\
        );
        Output = \quaddec_left:Net_1163\ (fanout=6)

    MacroCell: Name=\quaddec_left:Net_1163_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\
            + \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              \quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:Net_1163\ * !\quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:Net_1163\ * \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:Net_1163_split\ (fanout=1)

    MacroCell: Name=\quaddec_left:Net_1195\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:error\
            + !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:Net_1195\ (fanout=10)

    MacroCell: Name=\quaddec_left:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \quaddec_left:Net_1203\ * !\quaddec_left:Net_1195\ * 
              \quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:Net_1203\ (fanout=2)

    MacroCell: Name=\quaddec_left:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \quaddec_left:Net_1163\ * 
              \quaddec_left:Cnt16:CounterUDB:overflow\
            + \quaddec_left:Net_1163\ * 
              \quaddec_left:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_left:Net_530\ (fanout=1)

    MacroCell: Name=\quaddec_left:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_left:Net_1163\ * 
              \quaddec_left:Cnt16:CounterUDB:overflow\
            + !\quaddec_left:Net_1163\ * 
              \quaddec_left:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_left:Net_611\ (fanout=1)

    MacroCell: Name=\quaddec_left:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              \quaddec_left:bQuadDec:state_0\
            + \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\quaddec_left:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19
        );
        Output = \quaddec_left:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\quaddec_left:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:bQuadDec:quad_A_delayed_0\
        );
        Output = \quaddec_left:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\quaddec_left:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:bQuadDec:quad_A_delayed_1\
        );
        Output = \quaddec_left:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\quaddec_left:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_left:bQuadDec:quad_A_delayed_0\ * 
              !\quaddec_left:bQuadDec:quad_A_delayed_1\ * 
              !\quaddec_left:bQuadDec:quad_A_delayed_2\ * 
              \quaddec_left:bQuadDec:quad_A_filt\
            + \quaddec_left:bQuadDec:quad_A_delayed_0\ * 
              \quaddec_left:bQuadDec:quad_A_delayed_1\ * 
              \quaddec_left:bQuadDec:quad_A_delayed_2\ * 
              !\quaddec_left:bQuadDec:quad_A_filt\
        );
        Output = \quaddec_left:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\quaddec_left:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_361
        );
        Output = \quaddec_left:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\quaddec_left:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:bQuadDec:quad_B_delayed_0\
        );
        Output = \quaddec_left:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\quaddec_left:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:bQuadDec:quad_B_delayed_1\
        );
        Output = \quaddec_left:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\quaddec_left:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_left:bQuadDec:quad_B_delayed_0\ * 
              !\quaddec_left:bQuadDec:quad_B_delayed_1\ * 
              !\quaddec_left:bQuadDec:quad_B_delayed_2\ * 
              \quaddec_left:bQuadDec:quad_B_filt\
            + \quaddec_left:bQuadDec:quad_B_delayed_0\ * 
              \quaddec_left:bQuadDec:quad_B_delayed_1\ * 
              \quaddec_left:bQuadDec:quad_B_delayed_2\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\
        );
        Output = \quaddec_left:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\quaddec_left:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_B_filt\ * 
              \quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\quaddec_left:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\quaddec_right:Cnt16:CounterUDB:final_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:Net_1203\ * 
              \quaddec_right:Cnt16:CounterUDB:ctrl_enable\
        );
        Output = \quaddec_right:Cnt16:CounterUDB:final_enable\ (fanout=2)

    MacroCell: Name=\quaddec_right:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:Cnt16:Net_55\
        );
        Output = \quaddec_right:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\quaddec_right:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\quaddec_right:Net_1195\ * 
              !\quaddec_right:Cnt16:CounterUDB:overflow\ * 
              !\quaddec_right:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_right:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\quaddec_right:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:Cnt16:Net_55\ * 
              !\quaddec_right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \quaddec_right:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\quaddec_right:Net_1163\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_0\
            + \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\
            + \quaddec_right:Net_1163_split\
        );
        Output = \quaddec_right:Net_1163\ (fanout=6)

    MacroCell: Name=\quaddec_right:Net_1163_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\
            + \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:Net_1163\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:Net_1163\ * \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:Net_1163_split\ (fanout=1)

    MacroCell: Name=\quaddec_right:Net_1195\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\quaddec_right:Net_1195\ * !\quaddec_right:bQuadDec:error\
            + !\quaddec_right:Net_1195\ * !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:Net_1195\ (fanout=10)

    MacroCell: Name=\quaddec_right:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \quaddec_right:Net_1203\ * !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:Net_1203\ (fanout=2)

    MacroCell: Name=\quaddec_right:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \quaddec_right:Net_1163\ * 
              \quaddec_right:Cnt16:CounterUDB:overflow\
            + \quaddec_right:Net_1163\ * 
              \quaddec_right:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_right:Net_530\ (fanout=1)

    MacroCell: Name=\quaddec_right:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_right:Net_1163\ * 
              \quaddec_right:Cnt16:CounterUDB:overflow\
            + !\quaddec_right:Net_1163\ * 
              \quaddec_right:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_right:Net_611\ (fanout=1)

    MacroCell: Name=\quaddec_right:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              \quaddec_right:bQuadDec:state_0\
            + \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\quaddec_right:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_37
        );
        Output = \quaddec_right:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\quaddec_right:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:bQuadDec:quad_A_delayed_0\
        );
        Output = \quaddec_right:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\quaddec_right:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:bQuadDec:quad_A_delayed_1\
        );
        Output = \quaddec_right:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\quaddec_right:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_right:bQuadDec:quad_A_delayed_0\ * 
              !\quaddec_right:bQuadDec:quad_A_delayed_1\ * 
              !\quaddec_right:bQuadDec:quad_A_delayed_2\ * 
              \quaddec_right:bQuadDec:quad_A_filt\
            + \quaddec_right:bQuadDec:quad_A_delayed_0\ * 
              \quaddec_right:bQuadDec:quad_A_delayed_1\ * 
              \quaddec_right:bQuadDec:quad_A_delayed_2\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\
        );
        Output = \quaddec_right:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\quaddec_right:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_38
        );
        Output = \quaddec_right:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\quaddec_right:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:bQuadDec:quad_B_delayed_0\
        );
        Output = \quaddec_right:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\quaddec_right:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:bQuadDec:quad_B_delayed_1\
        );
        Output = \quaddec_right:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\quaddec_right:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_right:bQuadDec:quad_B_delayed_0\ * 
              !\quaddec_right:bQuadDec:quad_B_delayed_1\ * 
              !\quaddec_right:bQuadDec:quad_B_delayed_2\ * 
              \quaddec_right:bQuadDec:quad_B_filt\
            + \quaddec_right:bQuadDec:quad_B_delayed_0\ * 
              \quaddec_right:bQuadDec:quad_B_delayed_1\ * 
              \quaddec_right:bQuadDec:quad_B_delayed_2\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\
        );
        Output = \quaddec_right:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\quaddec_right:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              \quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\quaddec_right:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\timer_asserv:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \timer_asserv:TimerUDB:control_7\ * 
              \timer_asserv:TimerUDB:per_zero\
        );
        Output = \timer_asserv:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_state_2\
            + !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_bitclk\
        );
        Output = \uart_pc:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_1\ * 
              !Net_7 * \uart_pc:BUART:pollcount_0\
            + !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_1\ * 
              Net_7 * !\uart_pc:BUART:pollcount_0\
            + !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_0\ * 
              !Net_7 * \uart_pc:BUART:pollcount_0\
            + !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_0\ * 
              Net_7 * !\uart_pc:BUART:pollcount_0\
        );
        Output = \uart_pc:BUART:pollcount_0\ (fanout=2)

    MacroCell: Name=\uart_pc:BUART:pollcount_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_1\ * 
              Net_7 * \uart_pc:BUART:pollcount_0\
            + !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_0\ * 
              Net_7 * \uart_pc:BUART:pollcount_0\
            + \uart_pc:BUART:rx_count_2\ * \uart_pc:BUART:pollcount_1\
            + \uart_pc:BUART:rx_count_1\ * \uart_pc:BUART:rx_count_0\ * 
              \uart_pc:BUART:pollcount_1\
        );
        Output = \uart_pc:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\uart_pc:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_1\ * 
              !\uart_pc:BUART:rx_count_0\
        );
        Output = \uart_pc:BUART:rx_bitclk_enable\ (fanout=5)

    MacroCell: Name=\uart_pc:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \uart_pc:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:rx_load_fifo\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_state_3\ * 
              \uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_load_fifo\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_pc:BUART:rx_markspace_pre\ (fanout=9)

    MacroCell: Name=\uart_pc:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              !\uart_pc:BUART:rx_state_3\ * \uart_pc:BUART:rx_state_2\ * 
              !\uart_pc:BUART:pollcount_1\ * 
              !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_5\ * !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_4\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_state_0\ (fanout=9)

    MacroCell: Name=\uart_pc:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              \uart_pc:BUART:rx_state_3\ * !\uart_pc:BUART:rx_markspace_pre\
            + !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              \uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_markspace_pre\
            + !\uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !Net_7 * 
              !\uart_pc:BUART:rx_markspace_pre\ * \uart_pc:BUART:rx_last\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_5\ * !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_4\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_state_2\ (fanout=8)

    MacroCell: Name=\uart_pc:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              \uart_pc:BUART:rx_state_3\ * \uart_pc:BUART:rx_state_2\ * 
              !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_5\ * !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_4\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_state_3\ (fanout=8)

    MacroCell: Name=\uart_pc:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_state_3\ * 
              \uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              \uart_pc:BUART:rx_state_3\ * \uart_pc:BUART:rx_state_2\ * 
              !\uart_pc:BUART:pollcount_1\ * 
              !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_fifofull\ * 
              \uart_pc:BUART:rx_state_3\ * \uart_pc:BUART:rx_state_2\ * 
              !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_pc:BUART:rx_fifonotempty\ * 
              \uart_pc:BUART:rx_state_stop1_reg\
        );
        Output = \uart_pc:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:tx_bitclk_dp\
        );
        Output = \uart_pc:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\uart_pc:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:tx_bitclk_dp\
        );
        Output = \uart_pc:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_fifo_empty\ * !\uart_pc:BUART:tx_state_2\
            + !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_fifo_empty\ * \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_fifo_empty\ * \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_0\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\
        );
        Output = \uart_pc:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\uart_pc:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\ * !\uart_pc:BUART:tx_counter_dp\
            + \uart_pc:BUART:tx_state_0\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\
        );
        Output = \uart_pc:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\uart_pc:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_state_2\ * \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\ * !\uart_pc:BUART:tx_counter_dp\
        );
        Output = \uart_pc:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\uart_pc:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_fifo_empty\ * \uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\
        );
        Output = \uart_pc:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\uart_pc:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:tx_fifo_notfull\
        );
        Output = \uart_pc:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \quaddec_left:Net_1163\ ,
            cs_addr_1 => \quaddec_left:Cnt16:CounterUDB:final_enable\ ,
            cs_addr_0 => \quaddec_left:Cnt16:CounterUDB:reload\ ,
            chain_out => \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000111000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \quaddec_left:Net_1163\ ,
            cs_addr_1 => \quaddec_left:Cnt16:CounterUDB:final_enable\ ,
            cs_addr_0 => \quaddec_left:Cnt16:CounterUDB:reload\ ,
            z0_comb => \quaddec_left:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \quaddec_left:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \quaddec_left:Cnt16:Net_55\ ,
            f0_bus_stat_comb => \quaddec_left:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \quaddec_left:Cnt16:CounterUDB:status_5\ ,
            chain_in => \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000111000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \quaddec_right:Net_1163\ ,
            cs_addr_1 => \quaddec_right:Cnt16:CounterUDB:final_enable\ ,
            cs_addr_0 => \quaddec_right:Cnt16:CounterUDB:reload\ ,
            chain_out => \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000111000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \quaddec_right:Net_1163\ ,
            cs_addr_1 => \quaddec_right:Cnt16:CounterUDB:final_enable\ ,
            cs_addr_0 => \quaddec_right:Cnt16:CounterUDB:reload\ ,
            z0_comb => \quaddec_right:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \quaddec_right:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \quaddec_right:Cnt16:Net_55\ ,
            f0_bus_stat_comb => \quaddec_right:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \quaddec_right:Cnt16:CounterUDB:status_5\ ,
            chain_in => \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000111000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\timer_asserv:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \timer_asserv:TimerUDB:control_7\ ,
            cs_addr_0 => \timer_asserv:TimerUDB:per_zero\ ,
            chain_out => \timer_asserv:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \timer_asserv:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\timer_asserv:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \timer_asserv:TimerUDB:control_7\ ,
            cs_addr_0 => \timer_asserv:TimerUDB:per_zero\ ,
            chain_in => \timer_asserv:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \timer_asserv:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \timer_asserv:TimerUDB:sT24:timerdp:u0\
        Next in chain : \timer_asserv:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\timer_asserv:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \timer_asserv:TimerUDB:control_7\ ,
            cs_addr_0 => \timer_asserv:TimerUDB:per_zero\ ,
            z0_comb => \timer_asserv:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \timer_asserv:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \timer_asserv:TimerUDB:status_2\ ,
            chain_in => \timer_asserv:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \timer_asserv:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\uart_pc:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart_pc:Net_9\ ,
            cs_addr_2 => \uart_pc:BUART:rx_markspace_pre\ ,
            cs_addr_1 => \uart_pc:BUART:rx_state_0\ ,
            cs_addr_0 => \uart_pc:BUART:rx_bitclk_enable\ ,
            route_si => \uart_pc:BUART:pollcount_1\ ,
            f0_load => \uart_pc:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \uart_pc:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart_pc:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_pc:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \uart_pc:Net_9\ ,
            cs_addr_2 => \uart_pc:BUART:tx_state_1\ ,
            cs_addr_1 => \uart_pc:BUART:tx_state_0\ ,
            cs_addr_0 => \uart_pc:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \uart_pc:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \uart_pc:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \uart_pc:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \uart_pc:Net_9\ ,
            cs_addr_0 => \uart_pc:BUART:counter_load_not\ ,
            cl0_comb => \uart_pc:BUART:tx_bitclk_dp\ ,
            cl1_comb => \uart_pc:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \quaddec_left:Net_1195\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \quaddec_left:Cnt16:CounterUDB:status_6\ ,
            status_5 => \quaddec_left:Cnt16:CounterUDB:status_5\ ,
            status_3 => \quaddec_left:Cnt16:CounterUDB:underflow\ ,
            status_2 => \quaddec_left:Cnt16:CounterUDB:overflow\ ,
            status_1 => \quaddec_left:Cnt16:CounterUDB:underflow\ ,
            status_0 => \quaddec_left:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\quaddec_left:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \quaddec_left:bQuadDec:error\ ,
            status_2 => \quaddec_left:Net_1195\ ,
            status_1 => \quaddec_left:Net_611\ ,
            status_0 => \quaddec_left:Net_530\ ,
            interrupt => Net_14 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \quaddec_right:Net_1195\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \quaddec_right:Cnt16:CounterUDB:status_6\ ,
            status_5 => \quaddec_right:Cnt16:CounterUDB:status_5\ ,
            status_3 => \quaddec_right:Cnt16:CounterUDB:underflow\ ,
            status_2 => \quaddec_right:Cnt16:CounterUDB:overflow\ ,
            status_1 => \quaddec_right:Cnt16:CounterUDB:underflow\ ,
            status_0 => \quaddec_right:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\quaddec_right:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \quaddec_right:bQuadDec:error\ ,
            status_2 => \quaddec_right:Net_1195\ ,
            status_1 => \quaddec_right:Net_611\ ,
            status_0 => \quaddec_right:Net_530\ ,
            interrupt => Net_25 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\timer_asserv:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \timer_asserv:TimerUDB:status_3\ ,
            status_2 => \timer_asserv:TimerUDB:status_2\ ,
            status_0 => \timer_asserv:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_pc:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart_pc:Net_9\ ,
            status_5 => \uart_pc:BUART:rx_status_5\ ,
            status_4 => \uart_pc:BUART:rx_status_4\ ,
            status_3 => \uart_pc:BUART:rx_status_3\ ,
            interrupt => Net_8 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_pc:BUART:sTX:TxSts\
        PORT MAP (
            clock => \uart_pc:Net_9\ ,
            status_3 => \uart_pc:BUART:tx_fifo_notfull\ ,
            status_2 => \uart_pc:BUART:tx_status_2\ ,
            status_1 => \uart_pc:BUART:tx_fifo_empty\ ,
            status_0 => \uart_pc:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\pwm_left_control_reg:ctrl_reg\
        PORT MAP (
            control_7 => \pwm_left_control_reg:control_7\ ,
            control_6 => \pwm_left_control_reg:control_6\ ,
            control_5 => \pwm_left_control_reg:control_5\ ,
            control_4 => \pwm_left_control_reg:control_4\ ,
            control_3 => \pwm_left_control_reg:control_3\ ,
            control_2 => \pwm_left_control_reg:control_2\ ,
            control_1 => \pwm_left_control_reg:control_1\ ,
            control_0 => Net_153 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\pwm_right_control_reg:ctrl_reg\
        PORT MAP (
            control_7 => \pwm_right_control_reg:control_7\ ,
            control_6 => \pwm_right_control_reg:control_6\ ,
            control_5 => \pwm_right_control_reg:control_5\ ,
            control_4 => \pwm_right_control_reg:control_4\ ,
            control_3 => \pwm_right_control_reg:control_3\ ,
            control_2 => \pwm_right_control_reg:control_2\ ,
            control_1 => \pwm_right_control_reg:control_1\ ,
            control_0 => Net_149 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\quaddec_left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            control_7 => \quaddec_left:Cnt16:CounterUDB:ctrl_enable\ ,
            control_6 => \quaddec_left:Cnt16:CounterUDB:control_6\ ,
            control_5 => \quaddec_left:Cnt16:CounterUDB:control_5\ ,
            control_4 => \quaddec_left:Cnt16:CounterUDB:control_4\ ,
            control_3 => \quaddec_left:Cnt16:CounterUDB:control_3\ ,
            control_2 => \quaddec_left:Cnt16:CounterUDB:control_2\ ,
            control_1 => \quaddec_left:Cnt16:CounterUDB:control_1\ ,
            control_0 => \quaddec_left:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\quaddec_right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            control_7 => \quaddec_right:Cnt16:CounterUDB:ctrl_enable\ ,
            control_6 => \quaddec_right:Cnt16:CounterUDB:control_6\ ,
            control_5 => \quaddec_right:Cnt16:CounterUDB:control_5\ ,
            control_4 => \quaddec_right:Cnt16:CounterUDB:control_4\ ,
            control_3 => \quaddec_right:Cnt16:CounterUDB:control_3\ ,
            control_2 => \quaddec_right:Cnt16:CounterUDB:control_2\ ,
            control_1 => \quaddec_right:Cnt16:CounterUDB:control_1\ ,
            control_0 => \quaddec_right:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \timer_asserv:TimerUDB:control_7\ ,
            control_6 => \timer_asserv:TimerUDB:control_6\ ,
            control_5 => \timer_asserv:TimerUDB:control_5\ ,
            control_4 => \timer_asserv:TimerUDB:control_4\ ,
            control_3 => \timer_asserv:TimerUDB:control_3\ ,
            control_2 => \timer_asserv:TimerUDB:control_2\ ,
            control_1 => \timer_asserv:TimerUDB:control_1\ ,
            control_0 => \timer_asserv:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\uart_pc:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart_pc:Net_9\ ,
            load => \uart_pc:BUART:rx_counter_load\ ,
            count_6 => \uart_pc:BUART:rx_count_6\ ,
            count_5 => \uart_pc:BUART:rx_count_5\ ,
            count_4 => \uart_pc:BUART:rx_count_4\ ,
            count_3 => \uart_pc:BUART:rx_count_3\ ,
            count_2 => \uart_pc:BUART:rx_count_2\ ,
            count_1 => \uart_pc:BUART:rx_count_1\ ,
            count_0 => \uart_pc:BUART:rx_count_0\ ,
            tc => \uart_pc:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110100"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\quaddec_left:isr\
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\quaddec_right:isr\
        PORT MAP (
            interrupt => Net_25 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\uart_pc:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_positionning
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    1 :    7 :    8 :  12.50%
 Analog domain clock dividers :    0 :    4 :    4 :   0.00%
                         Pins :   13 :   59 :   72 :  18.06%
                   Macrocells :   72 :  120 :  192 :  37.50%
                Unique Pterms :  134 :  250 :  384 :  34.90%
                 Total Pterms :  150 :      :      : 
               Datapath Cells :   10 :   14 :   24 :  41.67%
                 Status Cells :    7 :   17 :   24 :  29.17%
         Control/Count7 Cells :    6 :   18 :   24 :  25.00%
                   Sync Cells :    0 :   68 :   68 :   0.00%
                         Drqs :    0 :   24 :   24 :   0.00%
                   Interrupts :    4 :   28 :   32 :  12.50%
             DSM Fixed Blocks :    0 :    1 :    1 :   0.00%
           VIDAC Fixed Blocks :    0 :    4 :    4 :   0.00%
              SC Fixed Blocks :    0 :    4 :    4 :   0.00%
      Comparator Fixed Blocks :    0 :    4 :    4 :   0.00%
           Opamp Fixed Blocks :    0 :    4 :    4 :   0.00%
             CapSense Buffers :    0 :    2 :    2 :   0.00%
             CAN Fixed Blocks :    0 :    1 :    1 :   0.00%
       Decimator Fixed Blocks :    0 :    1 :    1 :   0.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    2 :    2 :    4 :  50.00%
             DFB Fixed Blocks :    0 :    1 :    1 :   0.00%
             USB Fixed Blocks :    0 :    1 :    1 :   0.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.102ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.331ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
Analog Placement phase: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Analog Routing phase: Elapsed time ==> 1s.159ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.14
                   Pterms :            6.55
               Macrocells :            3.27
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.242ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.349ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 922, final cost is 488 (47.07% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         17 :       7.35 :       4.24
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_left:Net_1163\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              !\quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_0\
            + \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\
            + \quaddec_left:Net_1163_split\
        );
        Output = \quaddec_left:Net_1163\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\quaddec_left:Net_1203\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \quaddec_left:Net_1203\ * !\quaddec_left:Net_1195\ * 
              \quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:Net_1203\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\quaddec_left:Cnt16:CounterUDB:final_enable\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:Net_1203\ * 
              \quaddec_left:Cnt16:CounterUDB:ctrl_enable\
        );
        Output = \quaddec_left:Cnt16:CounterUDB:final_enable\ (fanout=2)

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_left:Net_1163_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\
            + \quaddec_left:Net_1163\ * !\quaddec_left:Net_1195\ * 
              \quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:Net_1163\ * !\quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:Net_1163\ * \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:Net_1163_split\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\quaddec_left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        control_7 => \quaddec_left:Cnt16:CounterUDB:ctrl_enable\ ,
        control_6 => \quaddec_left:Cnt16:CounterUDB:control_6\ ,
        control_5 => \quaddec_left:Cnt16:CounterUDB:control_5\ ,
        control_4 => \quaddec_left:Cnt16:CounterUDB:control_4\ ,
        control_3 => \quaddec_left:Cnt16:CounterUDB:control_3\ ,
        control_2 => \quaddec_left:Cnt16:CounterUDB:control_2\ ,
        control_1 => \quaddec_left:Cnt16:CounterUDB:control_1\ ,
        control_0 => \quaddec_left:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_left:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_left:bQuadDec:quad_B_delayed_0\ * 
              !\quaddec_left:bQuadDec:quad_B_delayed_1\ * 
              !\quaddec_left:bQuadDec:quad_B_delayed_2\ * 
              \quaddec_left:bQuadDec:quad_B_filt\
            + \quaddec_left:bQuadDec:quad_B_delayed_0\ * 
              \quaddec_left:bQuadDec:quad_B_delayed_1\ * 
              \quaddec_left:bQuadDec:quad_B_delayed_2\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\
        );
        Output = \quaddec_left:bQuadDec:quad_B_filt\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\quaddec_left:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:bQuadDec:quad_B_delayed_0\
        );
        Output = \quaddec_left:bQuadDec:quad_B_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\quaddec_left:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:bQuadDec:quad_B_delayed_1\
        );
        Output = \quaddec_left:bQuadDec:quad_B_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\quaddec_left:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:Cnt16:Net_55\
        );
        Output = \quaddec_left:Cnt16:CounterUDB:prevCompare\ (fanout=1)
}

datapathcell: Name =\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \quaddec_left:Net_1163\ ,
        cs_addr_1 => \quaddec_left:Cnt16:CounterUDB:final_enable\ ,
        cs_addr_0 => \quaddec_left:Cnt16:CounterUDB:reload\ ,
        z0_comb => \quaddec_left:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \quaddec_left:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \quaddec_left:Cnt16:Net_55\ ,
        f0_bus_stat_comb => \quaddec_left:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \quaddec_left:Cnt16:CounterUDB:status_5\ ,
        chain_in => \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000111000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\quaddec_left:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \quaddec_left:Net_1195\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \quaddec_left:Cnt16:CounterUDB:status_6\ ,
        status_5 => \quaddec_left:Cnt16:CounterUDB:status_5\ ,
        status_3 => \quaddec_left:Cnt16:CounterUDB:underflow\ ,
        status_2 => \quaddec_left:Cnt16:CounterUDB:overflow\ ,
        status_1 => \quaddec_left:Cnt16:CounterUDB:underflow\ ,
        status_0 => \quaddec_left:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_right:Net_1163_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\
            + \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:Net_1163\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:Net_1163\ * \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:Net_1163_split\ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_right:Net_1163\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_0\
            + \quaddec_right:Net_1163\ * !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\
            + \quaddec_right:Net_1163_split\
        );
        Output = \quaddec_right:Net_1163\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\quaddec_right:Net_1203\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \quaddec_right:Net_1203\ * !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:Net_1203\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\quaddec_right:Cnt16:CounterUDB:final_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:Net_1203\ * 
              \quaddec_right:Cnt16:CounterUDB:ctrl_enable\
        );
        Output = \quaddec_right:Cnt16:CounterUDB:final_enable\ (fanout=2)

    [McSlotId=3]: (empty)
}

controlcell: Name =\quaddec_right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        control_7 => \quaddec_right:Cnt16:CounterUDB:ctrl_enable\ ,
        control_6 => \quaddec_right:Cnt16:CounterUDB:control_6\ ,
        control_5 => \quaddec_right:Cnt16:CounterUDB:control_5\ ,
        control_4 => \quaddec_right:Cnt16:CounterUDB:control_4\ ,
        control_3 => \quaddec_right:Cnt16:CounterUDB:control_3\ ,
        control_2 => \quaddec_right:Cnt16:CounterUDB:control_2\ ,
        control_1 => \quaddec_right:Cnt16:CounterUDB:control_1\ ,
        control_0 => \quaddec_right:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_right:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:bQuadDec:state_1\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\quaddec_right:Net_1195\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\quaddec_right:Net_1195\ * !\quaddec_right:bQuadDec:error\
            + !\quaddec_right:Net_1195\ * !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:Net_1195\ (fanout=10)

    [McSlotId=2]:     MacroCell: Name=\quaddec_right:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\quaddec_right:Net_1195\ * 
              !\quaddec_right:Cnt16:CounterUDB:overflow\ * 
              !\quaddec_right:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_right:Cnt16:CounterUDB:reload\ (fanout=2)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_right:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              \quaddec_right:bQuadDec:state_0\
            + \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:bQuadDec:error\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\quaddec_right:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_1\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              \quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:Net_1195\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              \quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
            + !\quaddec_right:bQuadDec:quad_A_filt\ * 
              \quaddec_right:bQuadDec:quad_B_filt\ * 
              !\quaddec_right:bQuadDec:error\ * 
              !\quaddec_right:bQuadDec:state_1\ * 
              !\quaddec_right:bQuadDec:state_0\
        );
        Output = \quaddec_right:bQuadDec:state_0\ (fanout=7)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \quaddec_right:Net_1163\ ,
        cs_addr_1 => \quaddec_right:Cnt16:CounterUDB:final_enable\ ,
        cs_addr_0 => \quaddec_right:Cnt16:CounterUDB:reload\ ,
        z0_comb => \quaddec_right:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \quaddec_right:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \quaddec_right:Cnt16:Net_55\ ,
        f0_bus_stat_comb => \quaddec_right:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \quaddec_right:Cnt16:CounterUDB:status_5\ ,
        chain_in => \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000111000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\quaddec_right:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \quaddec_right:Net_1195\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \quaddec_right:Cnt16:CounterUDB:status_6\ ,
        status_5 => \quaddec_right:Cnt16:CounterUDB:status_5\ ,
        status_3 => \quaddec_right:Cnt16:CounterUDB:underflow\ ,
        status_2 => \quaddec_right:Cnt16:CounterUDB:overflow\ ,
        status_1 => \quaddec_right:Cnt16:CounterUDB:underflow\ ,
        status_0 => \quaddec_right:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_left:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:bQuadDec:state_1\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\quaddec_left:Net_1195\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:error\
            + !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:Net_1195\ (fanout=10)

    [McSlotId=2]:     MacroCell: Name=\quaddec_left:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\quaddec_left:Net_1195\ * 
              !\quaddec_left:Cnt16:CounterUDB:overflow\ * 
              !\quaddec_left:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_left:Cnt16:CounterUDB:reload\ (fanout=2)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_left:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * !\quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              !\quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              \quaddec_left:bQuadDec:state_0\
            + \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:bQuadDec:error\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\quaddec_left:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_1\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              \quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:Net_1195\ * \quaddec_left:bQuadDec:quad_B_filt\ * 
              \quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
            + !\quaddec_left:bQuadDec:quad_A_filt\ * 
              \quaddec_left:bQuadDec:quad_B_filt\ * 
              !\quaddec_left:bQuadDec:error\ * 
              !\quaddec_left:bQuadDec:state_1\ * 
              !\quaddec_left:bQuadDec:state_0\
        );
        Output = \quaddec_left:bQuadDec:state_0\ (fanout=7)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\quaddec_left:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \quaddec_left:bQuadDec:error\ ,
        status_2 => \quaddec_left:Net_1195\ ,
        status_1 => \quaddec_left:Net_611\ ,
        status_0 => \quaddec_left:Net_530\ ,
        interrupt => Net_14 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_right:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_right:bQuadDec:quad_A_delayed_0\ * 
              !\quaddec_right:bQuadDec:quad_A_delayed_1\ * 
              !\quaddec_right:bQuadDec:quad_A_delayed_2\ * 
              \quaddec_right:bQuadDec:quad_A_filt\
            + \quaddec_right:bQuadDec:quad_A_delayed_0\ * 
              \quaddec_right:bQuadDec:quad_A_delayed_1\ * 
              \quaddec_right:bQuadDec:quad_A_delayed_2\ * 
              !\quaddec_right:bQuadDec:quad_A_filt\
        );
        Output = \quaddec_right:bQuadDec:quad_A_filt\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\quaddec_right:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:bQuadDec:quad_A_delayed_0\
        );
        Output = \quaddec_right:bQuadDec:quad_A_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\quaddec_right:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:bQuadDec:quad_A_delayed_1\
        );
        Output = \quaddec_right:bQuadDec:quad_A_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\quaddec_left:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:Cnt16:Net_55\ * 
              !\quaddec_left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \quaddec_left:Cnt16:CounterUDB:status_0\ (fanout=1)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_right:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_right:bQuadDec:quad_B_delayed_0\ * 
              !\quaddec_right:bQuadDec:quad_B_delayed_1\ * 
              !\quaddec_right:bQuadDec:quad_B_delayed_2\ * 
              \quaddec_right:bQuadDec:quad_B_filt\
            + \quaddec_right:bQuadDec:quad_B_delayed_0\ * 
              \quaddec_right:bQuadDec:quad_B_delayed_1\ * 
              \quaddec_right:bQuadDec:quad_B_delayed_2\ * 
              !\quaddec_right:bQuadDec:quad_B_filt\
        );
        Output = \quaddec_right:bQuadDec:quad_B_filt\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\quaddec_right:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:bQuadDec:quad_B_delayed_0\
        );
        Output = \quaddec_right:bQuadDec:quad_B_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\quaddec_right:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:bQuadDec:quad_B_delayed_1\
        );
        Output = \quaddec_right:bQuadDec:quad_B_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\quaddec_left:Net_530\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \quaddec_left:Net_1163\ * 
              \quaddec_left:Cnt16:CounterUDB:overflow\
            + \quaddec_left:Net_1163\ * 
              \quaddec_left:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_left:Net_530\ (fanout=1)
}

datapathcell: Name =\quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \quaddec_left:Net_1163\ ,
        cs_addr_1 => \quaddec_left:Cnt16:CounterUDB:final_enable\ ,
        cs_addr_0 => \quaddec_left:Cnt16:CounterUDB:reload\ ,
        chain_out => \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000111000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \quaddec_left:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
controlcell: Name =\timer_asserv:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \timer_asserv:TimerUDB:control_7\ ,
        control_6 => \timer_asserv:TimerUDB:control_6\ ,
        control_5 => \timer_asserv:TimerUDB:control_5\ ,
        control_4 => \timer_asserv:TimerUDB:control_4\ ,
        control_3 => \timer_asserv:TimerUDB:control_3\ ,
        control_2 => \timer_asserv:TimerUDB:control_2\ ,
        control_1 => \timer_asserv:TimerUDB:control_1\ ,
        control_0 => \timer_asserv:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
controlcell: Name =\pwm_left_control_reg:ctrl_reg\
    PORT MAP (
        control_7 => \pwm_left_control_reg:control_7\ ,
        control_6 => \pwm_left_control_reg:control_6\ ,
        control_5 => \pwm_left_control_reg:control_5\ ,
        control_4 => \pwm_left_control_reg:control_4\ ,
        control_3 => \pwm_left_control_reg:control_3\ ,
        control_2 => \pwm_left_control_reg:control_2\ ,
        control_1 => \pwm_left_control_reg:control_1\ ,
        control_0 => Net_153 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_left:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19
        );
        Output = \quaddec_left:bQuadDec:quad_A_delayed_0\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\quaddec_left:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_361
        );
        Output = \quaddec_left:bQuadDec:quad_B_delayed_0\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\quaddec_right:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:Cnt16:Net_55\
        );
        Output = \quaddec_right:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\quaddec_right:Net_611\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_right:Net_1163\ * 
              \quaddec_right:Cnt16:CounterUDB:overflow\
            + !\quaddec_right:Net_1163\ * 
              \quaddec_right:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_right:Net_611\ (fanout=1)
}

datapathcell: Name =\quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \quaddec_right:Net_1163\ ,
        cs_addr_1 => \quaddec_right:Cnt16:CounterUDB:final_enable\ ,
        cs_addr_0 => \quaddec_right:Cnt16:CounterUDB:reload\ ,
        chain_out => \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000111000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \quaddec_right:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\quaddec_right:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \quaddec_right:bQuadDec:error\ ,
        status_2 => \quaddec_right:Net_1195\ ,
        status_1 => \quaddec_right:Net_611\ ,
        status_0 => \quaddec_right:Net_530\ ,
        interrupt => Net_25 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_pc:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_1\ * 
              !\uart_pc:BUART:rx_count_0\
        );
        Output = \uart_pc:BUART:rx_bitclk_enable\ (fanout=5)

    [McSlotId=1]:     MacroCell: Name=\quaddec_left:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_left:Net_1163\ * 
              \quaddec_left:Cnt16:CounterUDB:overflow\
            + !\quaddec_left:Net_1163\ * 
              \quaddec_left:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_left:Net_611\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\quaddec_right:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_right:Cnt16:Net_55\ * 
              !\quaddec_right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \quaddec_right:Cnt16:CounterUDB:status_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\quaddec_right:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \quaddec_right:Net_1163\ * 
              \quaddec_right:Cnt16:CounterUDB:overflow\
            + \quaddec_right:Net_1163\ * 
              \quaddec_right:Cnt16:CounterUDB:underflow\
        );
        Output = \quaddec_right:Net_530\ (fanout=1)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\uart_pc:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_state_3\ * 
              \uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_state_stop1_reg\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\uart_pc:BUART:rx_load_fifo\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_state_3\ * 
              \uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_load_fifo\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\uart_pc:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_counter_load\ (fanout=2)

    [McSlotId=3]:     MacroCell: Name=\uart_pc:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_fifofull\ * 
              \uart_pc:BUART:rx_state_3\ * \uart_pc:BUART:rx_state_2\ * 
              !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_status_4\ (fanout=1)
}

datapathcell: Name =\uart_pc:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart_pc:Net_9\ ,
        cs_addr_2 => \uart_pc:BUART:rx_markspace_pre\ ,
        cs_addr_1 => \uart_pc:BUART:rx_state_0\ ,
        cs_addr_0 => \uart_pc:BUART:rx_bitclk_enable\ ,
        route_si => \uart_pc:BUART:pollcount_1\ ,
        f0_load => \uart_pc:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \uart_pc:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart_pc:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\uart_pc:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart_pc:Net_9\ ,
        load => \uart_pc:BUART:rx_counter_load\ ,
        count_6 => \uart_pc:BUART:rx_count_6\ ,
        count_5 => \uart_pc:BUART:rx_count_5\ ,
        count_4 => \uart_pc:BUART:rx_count_4\ ,
        count_3 => \uart_pc:BUART:rx_count_3\ ,
        count_2 => \uart_pc:BUART:rx_count_2\ ,
        count_1 => \uart_pc:BUART:rx_count_1\ ,
        count_0 => \uart_pc:BUART:rx_count_0\ ,
        tc => \uart_pc:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110100"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_right:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_37
        );
        Output = \quaddec_right:bQuadDec:quad_A_delayed_0\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\quaddec_right:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_38
        );
        Output = \quaddec_right:bQuadDec:quad_B_delayed_0\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\timer_asserv:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \timer_asserv:TimerUDB:control_7\ * 
              \timer_asserv:TimerUDB:per_zero\
        );
        Output = \timer_asserv:TimerUDB:status_tc\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\uart_pc:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_pc:BUART:rx_fifonotempty\ * 
              \uart_pc:BUART:rx_state_stop1_reg\
        );
        Output = \uart_pc:BUART:rx_status_5\ (fanout=1)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_pc:BUART:pollcount_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_1\ * 
              Net_7 * \uart_pc:BUART:pollcount_0\
            + !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_0\ * 
              Net_7 * \uart_pc:BUART:pollcount_0\
            + \uart_pc:BUART:rx_count_2\ * \uart_pc:BUART:pollcount_1\
            + \uart_pc:BUART:rx_count_1\ * \uart_pc:BUART:rx_count_0\ * 
              \uart_pc:BUART:pollcount_1\
        );
        Output = \uart_pc:BUART:pollcount_1\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\uart_pc:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_1\ * 
              !Net_7 * \uart_pc:BUART:pollcount_0\
            + !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_1\ * 
              Net_7 * !\uart_pc:BUART:pollcount_0\
            + !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_0\ * 
              !Net_7 * \uart_pc:BUART:pollcount_0\
            + !\uart_pc:BUART:rx_count_2\ * !\uart_pc:BUART:rx_count_0\ * 
              Net_7 * !\uart_pc:BUART:pollcount_0\
        );
        Output = \uart_pc:BUART:pollcount_0\ (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\quaddec_left:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\quaddec_left:bQuadDec:quad_A_delayed_0\ * 
              !\quaddec_left:bQuadDec:quad_A_delayed_1\ * 
              !\quaddec_left:bQuadDec:quad_A_delayed_2\ * 
              \quaddec_left:bQuadDec:quad_A_filt\
            + \quaddec_left:bQuadDec:quad_A_delayed_0\ * 
              \quaddec_left:bQuadDec:quad_A_delayed_1\ * 
              \quaddec_left:bQuadDec:quad_A_delayed_2\ * 
              !\quaddec_left:bQuadDec:quad_A_filt\
        );
        Output = \quaddec_left:bQuadDec:quad_A_filt\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\quaddec_left:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:bQuadDec:quad_A_delayed_0\
        );
        Output = \quaddec_left:bQuadDec:quad_A_delayed_1\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\quaddec_left:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \quaddec_left:bQuadDec:quad_A_delayed_1\
        );
        Output = \quaddec_left:bQuadDec:quad_A_delayed_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_36, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \timer_asserv:TimerUDB:control_7\ * 
              \timer_asserv:TimerUDB:per_zero\
        );
        Output = Net_36 (fanout=1)
}

datapathcell: Name =\timer_asserv:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \timer_asserv:TimerUDB:control_7\ ,
        cs_addr_0 => \timer_asserv:TimerUDB:per_zero\ ,
        chain_out => \timer_asserv:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \timer_asserv:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_pc:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_fifo_empty\ * !\uart_pc:BUART:tx_state_2\
            + !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_fifo_empty\ * \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_fifo_empty\ * \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_0\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\
        );
        Output = \uart_pc:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\uart_pc:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_fifo_empty\ * \uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\
        );
        Output = \uart_pc:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\uart_pc:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_state_2\
            + !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_bitclk\
        );
        Output = \uart_pc:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_203, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_148 * !Net_149
        );
        Output = Net_203 (fanout=1)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_pc:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_state_2\ * \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\ * !\uart_pc:BUART:tx_counter_dp\
        );
        Output = \uart_pc:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=Net_204, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_148 * Net_149
        );
        Output = Net_204 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_205, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_152 * !Net_153
        );
        Output = Net_205 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_206, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_152 * Net_153
        );
        Output = Net_206 (fanout=1)
}

datapathcell: Name =\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \uart_pc:Net_9\ ,
        cs_addr_0 => \uart_pc:BUART:counter_load_not\ ,
        cl0_comb => \uart_pc:BUART:tx_bitclk_dp\ ,
        cl1_comb => \uart_pc:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwm_right_control_reg:ctrl_reg\
    PORT MAP (
        control_7 => \pwm_right_control_reg:control_7\ ,
        control_6 => \pwm_right_control_reg:control_6\ ,
        control_5 => \pwm_right_control_reg:control_5\ ,
        control_4 => \pwm_right_control_reg:control_4\ ,
        control_3 => \pwm_right_control_reg:control_3\ ,
        control_2 => \pwm_right_control_reg:control_2\ ,
        control_1 => \pwm_right_control_reg:control_1\ ,
        control_0 => Net_149 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\uart_pc:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \uart_pc:BUART:rx_last\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\uart_pc:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:tx_bitclk_dp\
        );
        Output = \uart_pc:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=2]:     MacroCell: Name=\uart_pc:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:tx_bitclk_dp\
        );
        Output = \uart_pc:BUART:tx_bitclk_enable_pre\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\uart_pc:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:tx_fifo_notfull\
        );
        Output = \uart_pc:BUART:tx_status_2\ (fanout=1)
}

datapathcell: Name =\uart_pc:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \uart_pc:Net_9\ ,
        cs_addr_2 => \uart_pc:BUART:tx_state_1\ ,
        cs_addr_1 => \uart_pc:BUART:tx_state_0\ ,
        cs_addr_0 => \uart_pc:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \uart_pc:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \uart_pc:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \uart_pc:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart_pc:BUART:sTX:TxSts\
    PORT MAP (
        clock => \uart_pc:Net_9\ ,
        status_3 => \uart_pc:BUART:tx_fifo_notfull\ ,
        status_2 => \uart_pc:BUART:tx_status_2\ ,
        status_1 => \uart_pc:BUART:tx_fifo_empty\ ,
        status_0 => \uart_pc:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart_pc:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              \uart_pc:BUART:rx_state_3\ * !\uart_pc:BUART:rx_markspace_pre\
            + !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              \uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_markspace_pre\
            + !\uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !Net_7 * 
              !\uart_pc:BUART:rx_markspace_pre\ * \uart_pc:BUART:rx_last\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_5\ * !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_4\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_state_2\ (fanout=8)

    [McSlotId=1]:     MacroCell: Name=\uart_pc:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              !\uart_pc:BUART:rx_state_3\ * \uart_pc:BUART:rx_state_2\ * 
              !\uart_pc:BUART:pollcount_1\ * 
              !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_5\ * !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_4\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_state_0\ (fanout=9)

    [McSlotId=2]:     MacroCell: Name=\uart_pc:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              \uart_pc:BUART:rx_state_3\ * \uart_pc:BUART:rx_state_2\ * 
              !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_5\ * !\uart_pc:BUART:rx_markspace_pre\
            + \uart_pc:BUART:rx_state_0\ * !\uart_pc:BUART:rx_state_3\ * 
              !\uart_pc:BUART:rx_state_2\ * !\uart_pc:BUART:rx_count_6\ * 
              !\uart_pc:BUART:rx_count_4\ * !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_state_3\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=\uart_pc:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_pc:BUART:rx_state_0\ * \uart_pc:BUART:rx_bitclk_enable\ * 
              \uart_pc:BUART:rx_state_3\ * \uart_pc:BUART:rx_state_2\ * 
              !\uart_pc:BUART:pollcount_1\ * 
              !\uart_pc:BUART:rx_markspace_pre\
        );
        Output = \uart_pc:BUART:rx_status_3\ (fanout=1)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_2, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_shift_out\ * !\uart_pc:BUART:tx_state_2\
            + !\uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_state_2\ * !\uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_0\ * 
              !\uart_pc:BUART:tx_shift_out\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\ * \uart_pc:BUART:tx_counter_dp\
            + \uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_bitclk\ * 
              !Net_2
            + \uart_pc:BUART:tx_state_2\ * !Net_2
        );
        Output = Net_2 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\uart_pc:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart_pc:BUART:tx_state_1\ * \uart_pc:BUART:tx_state_0\ * 
              \uart_pc:BUART:tx_bitclk\
            + \uart_pc:BUART:tx_state_1\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\ * !\uart_pc:BUART:tx_counter_dp\
            + \uart_pc:BUART:tx_state_0\ * !\uart_pc:BUART:tx_state_2\ * 
              \uart_pc:BUART:tx_bitclk\
        );
        Output = \uart_pc:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\uart_pc:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_pc:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_pc:BUART:rx_markspace_pre\ (fanout=9)

    [McSlotId=3]: (empty)
}

statusicell: Name =\uart_pc:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart_pc:Net_9\ ,
        status_5 => \uart_pc:BUART:rx_status_5\ ,
        status_4 => \uart_pc:BUART:rx_status_4\ ,
        status_3 => \uart_pc:BUART:rx_status_3\ ,
        interrupt => Net_8 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
datapathcell: Name =\timer_asserv:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \timer_asserv:TimerUDB:control_7\ ,
        cs_addr_0 => \timer_asserv:TimerUDB:per_zero\ ,
        z0_comb => \timer_asserv:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \timer_asserv:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \timer_asserv:TimerUDB:status_2\ ,
        chain_in => \timer_asserv:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \timer_asserv:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\timer_asserv:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \timer_asserv:TimerUDB:status_3\ ,
        status_2 => \timer_asserv:TimerUDB:status_2\ ,
        status_0 => \timer_asserv:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
datapathcell: Name =\timer_asserv:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \timer_asserv:TimerUDB:control_7\ ,
        cs_addr_0 => \timer_asserv:TimerUDB:per_zero\ ,
        chain_in => \timer_asserv:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \timer_asserv:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \timer_asserv:TimerUDB:sT24:timerdp:u0\
    Next in chain : \timer_asserv:TimerUDB:sT24:timerdp:u2\

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =isr_positionning
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(18)] 
    interrupt: Name =\uart_pc:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(19)] 
    interrupt: Name =\quaddec_left:isr\
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\quaddec_right:isr\
        PORT MAP (
            interrupt => Net_25 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = rx_pc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_7 ,
        pad => rx_pc(0)_PAD );

[IoId=5]: 
Pin : Name = encoder_right_sig_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_38 ,
        pad => encoder_right_sig_b(0)_PAD );

[IoId=6]: 
Pin : Name = encoder_right_sig_a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_37 ,
        pad => encoder_right_sig_a(0)_PAD );

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = mot_right_forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_204 ,
        pad => mot_right_forward(0)_PAD );

Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = encoder_left_sig_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_361 ,
        pad => encoder_left_sig_b(0)_PAD );

[IoId=3]: 
Pin : Name = tx_pc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2 ,
        pad => tx_pc(0)_PAD );

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = mot_right_backward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_203 ,
        pad => mot_right_backward(0)_PAD );

[IoId=1]: 
Pin : Name = encoder_left_sig_a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_19 ,
        pad => encoder_left_sig_a(0)_PAD );

[IoId=2]: 
Pin : Name = mot_left_backward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_205 ,
        pad => mot_left_backward(0)_PAD );

[IoId=3]: 
Pin : Name = mot_left_forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_206 ,
        pad => mot_left_forward(0)_PAD );

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \uart_pc:Net_9\ ,
            dclk_0 => \uart_pc:Net_9_local\ );
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\pwm_left:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \pwm_left:Net_63\ ,
            cmp => Net_152 ,
            irq => \pwm_left:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\pwm_right:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \pwm_right:Net_63\ ,
            cmp => Net_148 ,
            irq => \pwm_right:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+------------
   0 |   4 |       |      NONE |     HI_Z_DIGITAL |               rx_pc(0) | FB(Net_7)
     |   5 |       |      NONE |     HI_Z_DIGITAL | encoder_right_sig_b(0) | FB(Net_38)
     |   6 |       |      NONE |     HI_Z_DIGITAL | encoder_right_sig_a(0) | FB(Net_37)
-----+-----+-------+-----------+------------------+------------------------+------------
   3 |   5 |       |      NONE |         CMOS_OUT |   mot_right_forward(0) | In(Net_204)
-----+-----+-------+-----------+------------------+------------------------+------------
  12 |   2 |       |      NONE |     HI_Z_DIGITAL |  encoder_left_sig_b(0) | FB(Net_361)
     |   3 |       |      NONE |         CMOS_OUT |               tx_pc(0) | In(Net_2)
-----+-----+-------+-----------+------------------+------------------------+------------
  15 |   0 |       |      NONE |         CMOS_OUT |  mot_right_backward(0) | In(Net_203)
     |   1 |       |      NONE |     HI_Z_DIGITAL |  encoder_left_sig_a(0) | FB(Net_19)
     |   2 |       |      NONE |         CMOS_OUT |   mot_left_backward(0) | In(Net_205)
     |   3 |       |      NONE |         CMOS_OUT |    mot_left_forward(0) | In(Net_206)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0040: The pin named rx_pc(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named encoder_right_sig_b(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0039: The pin named encoder_right_sig_a(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0040: The pin named mot_right_forward(0) at location P3[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named encoder_left_sig_b(0) at location P12[2] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named tx_pc(0) at location P12[3] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named mot_right_backward(0) at location P15[0] prevents usage of special purposes: XTAL:Xo. (App=cydsfit)
Log: plm.M0038: The pin named encoder_left_sig_a(0) at location P15[1] prevents usage of special purposes: XTAL:Xi. (App=cydsfit)
Log: plm.M0038: The pin named mot_left_backward(0) at location P15[2] prevents usage of special purposes: XTAL_32kHz:Xo. (App=cydsfit)
Log: plm.M0038: The pin named mot_left_forward(0) at location P15[3] prevents usage of special purposes: XTAL_32kHz:Xi. (App=cydsfit)
Info: plm.M0037: 
      Certain internal analog resources use the following pins for preferred routing: P0[4], P0[5], P0[6], P3[5], P12[2], P12[3], P15[0], P15[1], P15[2], P15[3].
      Please check the "Final Placement Details" section of the report file (asservissement.rpt) to see what resources are impacted by your pin selections.
     (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.009ms
Digital Placement phase: Elapsed time ==> 0s.677ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.086ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.197ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.116ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in asservissement_timing.html
Static timing analysis phase: Elapsed time ==> 0s.799ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.412ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.936ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.992ms
API generation phase: Elapsed time ==> 0s.737ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.002ms
