<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Tue May  9 22:20:27 2023
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1156, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>1452</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>(1152, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>1034</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0</cell>
 <cell>(1155, 162)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</cell>
 <cell>866</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</cell>
 <cell>44</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:Y</cell>
 <cell>(308, 171)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_0_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</cell>
 <cell>(300, 171)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>(0, 5)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 5)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1156, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>1452</cell>
 <cell>1</cell>
 <cell>(576, 178)</cell>
 <cell>753</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(576, 205)</cell>
 <cell>683</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(576, 232)</cell>
 <cell>16</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>(1152, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>1034</cell>
 <cell>1</cell>
 <cell>(576, 177)</cell>
 <cell>475</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(576, 204)</cell>
 <cell>547</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(576, 231)</cell>
 <cell>12</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0</cell>
 <cell>(1155, 162)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</cell>
 <cell>866</cell>
 <cell>1</cell>
 <cell>(580, 179)</cell>
 <cell>427</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(580, 206)</cell>
 <cell>427</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(580, 233)</cell>
 <cell>12</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</cell>
 <cell>44</cell>
 <cell>1</cell>
 <cell>(579, 177)</cell>
 <cell>25</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(579, 204)</cell>
 <cell>16</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(579, 231)</cell>
 <cell>3</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(577, 14)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>2</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>6</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>23</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>322</cell>
</row>
</table>
<text></text>
</section>
</doc>
