<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : DRAM Address Widths Register - dramaddrw</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : DRAM Address Widths Register - dramaddrw</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register configures the width of the various address fields of the DRAM. The values specified in this register must match the memory devices being used.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">DRAM Column Address Bits</a> </td></tr>
<tr>
<td align="left">[9:5] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">DRAM Row Address Bits</a> </td></tr>
<tr>
<td align="left">[12:10] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">DRAM Bank Address Bits</a> </td></tr>
<tr>
<td align="left">[15:13] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">DRAM Chip Address Bits</a> </td></tr>
<tr>
<td align="left">[31:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DRAM Column Address Bits - colbits </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa0db619b2c1039e92e43142a3af753a5"></a><a class="anchor" id="ALT_SDR_CTL_DRAMADDRW_COLBITS"></a></p>
<p>The number of column address bits for the memory devices in your memory interface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gada939a4d5cdc7edfa40071a09a56a7fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gada939a4d5cdc7edfa40071a09a56a7fa">ALT_SDR_CTL_DRAMADDRW_COLBITS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gada939a4d5cdc7edfa40071a09a56a7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3647526d465b98a5a3a1469c73144f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga3647526d465b98a5a3a1469c73144f64">ALT_SDR_CTL_DRAMADDRW_COLBITS_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3647526d465b98a5a3a1469c73144f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62b06150046fa730131208428c27e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gae62b06150046fa730131208428c27e63">ALT_SDR_CTL_DRAMADDRW_COLBITS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae62b06150046fa730131208428c27e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855ebae2fd23392405ffb916a930de80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga855ebae2fd23392405ffb916a930de80">ALT_SDR_CTL_DRAMADDRW_COLBITS_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga855ebae2fd23392405ffb916a930de80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8efabe1a204e84724e71361e27b1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gadf8efabe1a204e84724e71361e27b1f5">ALT_SDR_CTL_DRAMADDRW_COLBITS_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:gadf8efabe1a204e84724e71361e27b1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68171db550666c88fe4346ad5b0d97cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga68171db550666c88fe4346ad5b0d97cc">ALT_SDR_CTL_DRAMADDRW_COLBITS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga68171db550666c88fe4346ad5b0d97cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ce0dde6d80eb27d10ec990a727f927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga66ce0dde6d80eb27d10ec990a727f927">ALT_SDR_CTL_DRAMADDRW_COLBITS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga66ce0dde6d80eb27d10ec990a727f927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553ed858963847a4e3d3da216835ec90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga553ed858963847a4e3d3da216835ec90">ALT_SDR_CTL_DRAMADDRW_COLBITS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga553ed858963847a4e3d3da216835ec90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DRAM Row Address Bits - rowbits </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp00c3588868d50bf4f628e67ab417c184"></a><a class="anchor" id="ALT_SDR_CTL_DRAMADDRW_ROWBITS"></a></p>
<p>The number of row address bits for the memory devices in your memory interface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa73e21715fe9f44c3c55a9960dc96b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gaa73e21715fe9f44c3c55a9960dc96b3d">ALT_SDR_CTL_DRAMADDRW_ROWBITS_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa73e21715fe9f44c3c55a9960dc96b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc02e15704cfef5fbdc3ed3331401e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga2dc02e15704cfef5fbdc3ed3331401e3">ALT_SDR_CTL_DRAMADDRW_ROWBITS_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga2dc02e15704cfef5fbdc3ed3331401e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e94698e7b9cdbd884119f8a585b5121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga1e94698e7b9cdbd884119f8a585b5121">ALT_SDR_CTL_DRAMADDRW_ROWBITS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga1e94698e7b9cdbd884119f8a585b5121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d65a7fe29dae2db600a6d83bd3423a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga33d65a7fe29dae2db600a6d83bd3423a">ALT_SDR_CTL_DRAMADDRW_ROWBITS_SET_MSK</a>&#160;&#160;&#160;0x000003e0</td></tr>
<tr class="separator:ga33d65a7fe29dae2db600a6d83bd3423a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b717c4526cce45fbdc1de8ed4729e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga64b717c4526cce45fbdc1de8ed4729e1">ALT_SDR_CTL_DRAMADDRW_ROWBITS_CLR_MSK</a>&#160;&#160;&#160;0xfffffc1f</td></tr>
<tr class="separator:ga64b717c4526cce45fbdc1de8ed4729e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef34294977e8352a139282e42c2202b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gaaef34294977e8352a139282e42c2202b">ALT_SDR_CTL_DRAMADDRW_ROWBITS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaaef34294977e8352a139282e42c2202b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29c60d88dd01d86b893de0833ad3ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gab29c60d88dd01d86b893de0833ad3ee5">ALT_SDR_CTL_DRAMADDRW_ROWBITS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000003e0) &gt;&gt; 5)</td></tr>
<tr class="separator:gab29c60d88dd01d86b893de0833ad3ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7b1baac84c39f1b77db98a6be44a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga0d7b1baac84c39f1b77db98a6be44a71">ALT_SDR_CTL_DRAMADDRW_ROWBITS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x000003e0)</td></tr>
<tr class="separator:ga0d7b1baac84c39f1b77db98a6be44a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DRAM Bank Address Bits - bankbits </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe0cf1c0b3128dc40d69fb00f4447dc20"></a><a class="anchor" id="ALT_SDR_CTL_DRAMADDRW_BANKBITS"></a></p>
<p>The number of bank address bits for the memory devices in your memory interface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafc04368f68eec251d633f357aa2b8b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gafc04368f68eec251d633f357aa2b8b49">ALT_SDR_CTL_DRAMADDRW_BANKBITS_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gafc04368f68eec251d633f357aa2b8b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa29c918cc99ba8342ff1c7bce61541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga7aa29c918cc99ba8342ff1c7bce61541">ALT_SDR_CTL_DRAMADDRW_BANKBITS_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga7aa29c918cc99ba8342ff1c7bce61541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332c08b468103a19a1656fe73bb9ebc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga332c08b468103a19a1656fe73bb9ebc6">ALT_SDR_CTL_DRAMADDRW_BANKBITS_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga332c08b468103a19a1656fe73bb9ebc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd034bc147f817094ef570f51297711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga3fd034bc147f817094ef570f51297711">ALT_SDR_CTL_DRAMADDRW_BANKBITS_SET_MSK</a>&#160;&#160;&#160;0x00001c00</td></tr>
<tr class="separator:ga3fd034bc147f817094ef570f51297711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab19f5d1ba28611b9e37374ab6e1ed671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gab19f5d1ba28611b9e37374ab6e1ed671">ALT_SDR_CTL_DRAMADDRW_BANKBITS_CLR_MSK</a>&#160;&#160;&#160;0xffffe3ff</td></tr>
<tr class="separator:gab19f5d1ba28611b9e37374ab6e1ed671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd183ac802cc6f37e258ca186dbe78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gaefd183ac802cc6f37e258ca186dbe78d">ALT_SDR_CTL_DRAMADDRW_BANKBITS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaefd183ac802cc6f37e258ca186dbe78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dcaebc6db79fc76ebdc8859de9e4339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga8dcaebc6db79fc76ebdc8859de9e4339">ALT_SDR_CTL_DRAMADDRW_BANKBITS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001c00) &gt;&gt; 10)</td></tr>
<tr class="separator:ga8dcaebc6db79fc76ebdc8859de9e4339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f32da19cd0ee2d6ae43f60ec1faff40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga7f32da19cd0ee2d6ae43f60ec1faff40">ALT_SDR_CTL_DRAMADDRW_BANKBITS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00001c00)</td></tr>
<tr class="separator:ga7f32da19cd0ee2d6ae43f60ec1faff40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DRAM Chip Address Bits - csbits </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf18b2ab08fc9f423deaca30e07caa9a8"></a><a class="anchor" id="ALT_SDR_CTL_DRAMADDRW_CSBITS"></a></p>
<p>The number of chip select address bits for the memory devices in your memory interface.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4914afd4870d5c7fdb58ee82dffe2c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga4914afd4870d5c7fdb58ee82dffe2c67">ALT_SDR_CTL_DRAMADDRW_CSBITS_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga4914afd4870d5c7fdb58ee82dffe2c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be962aaf54c095e49b48b048b7d2c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga7be962aaf54c095e49b48b048b7d2c6b">ALT_SDR_CTL_DRAMADDRW_CSBITS_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga7be962aaf54c095e49b48b048b7d2c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61377ee6b9b8ad99eafe5c5b17e8a10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga61377ee6b9b8ad99eafe5c5b17e8a10a">ALT_SDR_CTL_DRAMADDRW_CSBITS_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga61377ee6b9b8ad99eafe5c5b17e8a10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb23deeb0c7df632eec4ede063097cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gafb23deeb0c7df632eec4ede063097cfa">ALT_SDR_CTL_DRAMADDRW_CSBITS_SET_MSK</a>&#160;&#160;&#160;0x0000e000</td></tr>
<tr class="separator:gafb23deeb0c7df632eec4ede063097cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6742244b0be168c4bf8c311f2ba702f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga6742244b0be168c4bf8c311f2ba702f9">ALT_SDR_CTL_DRAMADDRW_CSBITS_CLR_MSK</a>&#160;&#160;&#160;0xffff1fff</td></tr>
<tr class="separator:ga6742244b0be168c4bf8c311f2ba702f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec621263bde4d35b475dbef5c13f0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga7ec621263bde4d35b475dbef5c13f0f9">ALT_SDR_CTL_DRAMADDRW_CSBITS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7ec621263bde4d35b475dbef5c13f0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3837955e737e9e535e02513dbec6e03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga3837955e737e9e535e02513dbec6e03b">ALT_SDR_CTL_DRAMADDRW_CSBITS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000e000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga3837955e737e9e535e02513dbec6e03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6206a51e01ee4ef408a6da1f07f68dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#gae6206a51e01ee4ef408a6da1f07f68dc">ALT_SDR_CTL_DRAMADDRW_CSBITS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x0000e000)</td></tr>
<tr class="separator:gae6206a51e01ee4ef408a6da1f07f68dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w__s">ALT_SDR_CTL_DRAMADDRW_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9ec2e5e5686e3107c50edf8f569d16b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga9ec2e5e5686e3107c50edf8f569d16b8">ALT_SDR_CTL_DRAMADDRW_OFST</a>&#160;&#160;&#160;0x2c</td></tr>
<tr class="separator:ga9ec2e5e5686e3107c50edf8f569d16b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4cbb9e7e1b06ce222a168510407b7419"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w__s">ALT_SDR_CTL_DRAMADDRW_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga4cbb9e7e1b06ce222a168510407b7419">ALT_SDR_CTL_DRAMADDRW_t</a></td></tr>
<tr class="separator:ga4cbb9e7e1b06ce222a168510407b7419"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w__s" id="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_DRAMADDRW_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html">ALT_SDR_CTL_DRAMADDRW</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5d28749b47ff63d988e7066fc7a7517b"></a>uint32_t</td>
<td class="fieldname">
colbits: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">DRAM Column Address Bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaa091046d4a442a6a6ca4dd3b5c653a1"></a>uint32_t</td>
<td class="fieldname">
rowbits: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">DRAM Row Address Bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a35175d3772239d10983471cc616d7c92"></a>uint32_t</td>
<td class="fieldname">
bankbits: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">DRAM Bank Address Bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a872d5566178d34a7b8ed54eb58190cea"></a>uint32_t</td>
<td class="fieldname">
csbits: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">DRAM Chip Address Bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1d50f8b8882fcb400d064b8e28950c8d"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 16</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gada939a4d5cdc7edfa40071a09a56a7fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_COLBITS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">ALT_SDR_CTL_DRAMADDRW_COLBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3647526d465b98a5a3a1469c73144f64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_COLBITS_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">ALT_SDR_CTL_DRAMADDRW_COLBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae62b06150046fa730131208428c27e63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_COLBITS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">ALT_SDR_CTL_DRAMADDRW_COLBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga855ebae2fd23392405ffb916a930de80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_COLBITS_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">ALT_SDR_CTL_DRAMADDRW_COLBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadf8efabe1a204e84724e71361e27b1f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_COLBITS_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">ALT_SDR_CTL_DRAMADDRW_COLBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga68171db550666c88fe4346ad5b0d97cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_COLBITS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">ALT_SDR_CTL_DRAMADDRW_COLBITS</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga66ce0dde6d80eb27d10ec990a727f927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_COLBITS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">ALT_SDR_CTL_DRAMADDRW_COLBITS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga553ed858963847a4e3d3da216835ec90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_COLBITS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_COLBITS">ALT_SDR_CTL_DRAMADDRW_COLBITS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa73e21715fe9f44c3c55a9960dc96b3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_ROWBITS_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">ALT_SDR_CTL_DRAMADDRW_ROWBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2dc02e15704cfef5fbdc3ed3331401e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_ROWBITS_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">ALT_SDR_CTL_DRAMADDRW_ROWBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1e94698e7b9cdbd884119f8a585b5121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_ROWBITS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">ALT_SDR_CTL_DRAMADDRW_ROWBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga33d65a7fe29dae2db600a6d83bd3423a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_ROWBITS_SET_MSK&#160;&#160;&#160;0x000003e0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">ALT_SDR_CTL_DRAMADDRW_ROWBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga64b717c4526cce45fbdc1de8ed4729e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_ROWBITS_CLR_MSK&#160;&#160;&#160;0xfffffc1f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">ALT_SDR_CTL_DRAMADDRW_ROWBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaaef34294977e8352a139282e42c2202b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_ROWBITS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">ALT_SDR_CTL_DRAMADDRW_ROWBITS</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gab29c60d88dd01d86b893de0833ad3ee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_ROWBITS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000003e0) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">ALT_SDR_CTL_DRAMADDRW_ROWBITS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0d7b1baac84c39f1b77db98a6be44a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_ROWBITS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x000003e0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_ROWBITS">ALT_SDR_CTL_DRAMADDRW_ROWBITS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafc04368f68eec251d633f357aa2b8b49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_BANKBITS_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">ALT_SDR_CTL_DRAMADDRW_BANKBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7aa29c918cc99ba8342ff1c7bce61541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_BANKBITS_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">ALT_SDR_CTL_DRAMADDRW_BANKBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga332c08b468103a19a1656fe73bb9ebc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_BANKBITS_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">ALT_SDR_CTL_DRAMADDRW_BANKBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3fd034bc147f817094ef570f51297711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_BANKBITS_SET_MSK&#160;&#160;&#160;0x00001c00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">ALT_SDR_CTL_DRAMADDRW_BANKBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab19f5d1ba28611b9e37374ab6e1ed671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_BANKBITS_CLR_MSK&#160;&#160;&#160;0xffffe3ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">ALT_SDR_CTL_DRAMADDRW_BANKBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaefd183ac802cc6f37e258ca186dbe78d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_BANKBITS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">ALT_SDR_CTL_DRAMADDRW_BANKBITS</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga8dcaebc6db79fc76ebdc8859de9e4339"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_BANKBITS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001c00) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">ALT_SDR_CTL_DRAMADDRW_BANKBITS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7f32da19cd0ee2d6ae43f60ec1faff40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_BANKBITS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00001c00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_BANKBITS">ALT_SDR_CTL_DRAMADDRW_BANKBITS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4914afd4870d5c7fdb58ee82dffe2c67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_CSBITS_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">ALT_SDR_CTL_DRAMADDRW_CSBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7be962aaf54c095e49b48b048b7d2c6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_CSBITS_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">ALT_SDR_CTL_DRAMADDRW_CSBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga61377ee6b9b8ad99eafe5c5b17e8a10a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_CSBITS_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">ALT_SDR_CTL_DRAMADDRW_CSBITS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb23deeb0c7df632eec4ede063097cfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_CSBITS_SET_MSK&#160;&#160;&#160;0x0000e000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">ALT_SDR_CTL_DRAMADDRW_CSBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6742244b0be168c4bf8c311f2ba702f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_CSBITS_CLR_MSK&#160;&#160;&#160;0xffff1fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">ALT_SDR_CTL_DRAMADDRW_CSBITS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7ec621263bde4d35b475dbef5c13f0f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_CSBITS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">ALT_SDR_CTL_DRAMADDRW_CSBITS</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga3837955e737e9e535e02513dbec6e03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_CSBITS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000e000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">ALT_SDR_CTL_DRAMADDRW_CSBITS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae6206a51e01ee4ef408a6da1f07f68dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_CSBITS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x0000e000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ALT_SDR_CTL_DRAMADDRW_CSBITS">ALT_SDR_CTL_DRAMADDRW_CSBITS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9ec2e5e5686e3107c50edf8f569d16b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMADDRW_OFST&#160;&#160;&#160;0x2c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html">ALT_SDR_CTL_DRAMADDRW</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga4cbb9e7e1b06ce222a168510407b7419"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w__s">ALT_SDR_CTL_DRAMADDRW_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html#ga4cbb9e7e1b06ce222a168510407b7419">ALT_SDR_CTL_DRAMADDRW_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html">ALT_SDR_CTL_DRAMADDRW</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
