[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter RSTTYPE, Total count 2, First module: Module dsp48a1, File D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v, Line 15, Second module: Module mux_reg, File D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v, Line 3","Module":"dsp48a1","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"2119aa62","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:15,1:3","argList":"1=RSTTYPE!@!2=2!@!3=dsp48a1!@!6=mux_reg","argFileList":"4=0!@!7=1","argSignalList":"","argInstanceList":"","argLineList":"5=15!@!8=3","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module mux_reg, File D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v, Line 6.","Module":"mux_reg","Category":"Rtl Design Style","UniqueModuleName":"mux_reg_1896737193","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"bec92ec2","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:6","argList":"9=mux_reg","argFileList":"10=1","argSignalList":"","argInstanceList":"","argLineList":"11=6","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
