// Seed: 3974009320
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input tri0  id_2
);
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wand id_1;
  integer [$realtime : -1 'b0 ==  -1] id_4;
  ;
  assign id_1 = 1 | 1 | id_4 == 1;
endmodule
module module_3 #(
    parameter id_7 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout supply1 id_15;
  inout logic [7:0] id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire _id_7;
  module_2 modCall_1 (
      id_15,
      id_17,
      id_18
  );
  input wire id_6;
  output uwire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_15 = id_14[-1 :-1] + -1;
  logic [id_7 : 1] id_20;
  ;
  wire id_21, id_22, id_23;
  assign id_5 = -1'b0;
  wire  [  ~|  1  :  -1  ]  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
endmodule
