
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.049368                       # Number of seconds simulated
sim_ticks                                1049368278500                       # Number of ticks simulated
final_tick                               1049368278500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35526                       # Simulator instruction rate (inst/s)
host_op_rate                                    51899                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               74559035                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828028                       # Number of bytes of host memory used
host_seconds                                 14074.33                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           71680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        70904320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           70976000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        71680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     38580992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38580992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           553940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              554500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        301414                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             301414                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              68308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67568576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              67636883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         68308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            68308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36765922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36765922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36765922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             68308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67568576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104402805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      554500                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     301414                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1109000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   602828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               70739456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  236544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38571776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                70976000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38580992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3696                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   117                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       244386                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             71697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             69748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             70889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             63241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             67306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             62087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             63399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            69926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            70439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            73264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            74557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            74537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42389                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1049335684500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1109000                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               602828                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  552272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  552163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       511965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.513096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.860163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.929905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24247      4.74%      4.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       357308     69.79%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        65234     12.74%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20950      4.09%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9777      1.91%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5683      1.11%     94.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4467      0.87%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3867      0.76%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20432      3.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       511965                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.675692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.793663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.750247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         34282     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           20      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.565841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.540334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.935171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8035     23.42%     23.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              870      2.54%     25.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24030     70.04%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              738      2.15%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              613      1.79%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34310                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  20619911250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             41344361250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5526520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18655.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37405.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        67.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     67.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   778576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  417447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1225982.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1898731800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1036014375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4207717800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1939237200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          68539139760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         192042422100                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         461158302000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           730821565035                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            696.444411                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 766001346000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35040460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  248319152750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1971723600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1075841250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4413653400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1966155120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          68539139760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         196431545790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         457308193500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           731706252420                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            697.287483                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 759561918250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35040460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  254758580500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2098736557                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2098736557                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1893033                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.161603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           294087113                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1894057                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            155.268354                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3733389500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.161603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          710                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         593864935                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        593864935                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224593101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224593101                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69490090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69490090                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         3922                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3922                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     294083191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        294083191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    294087113                       # number of overall hits
system.cpu.dcache.overall_hits::total       294087113                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1337251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1337251                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       548613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       548613                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        12462                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12462                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1885864                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1885864                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1898326                       # number of overall misses
system.cpu.dcache.overall_misses::total       1898326                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  41510901500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41510901500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  26298856500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26298856500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  67809758000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  67809758000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  67809758000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  67809758000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969055                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969055                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985439                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005919                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007833                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007833                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.760620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.760620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006372                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006372                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006414                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006414                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31041.967065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31041.967065                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47936.991103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47936.991103                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35956.865394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35956.865394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35720.818237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35720.818237                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25841                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   156.612121                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       895689                       # number of writebacks
system.cpu.dcache.writebacks::total            895689                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1337251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1337251                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       548613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       548613                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         8193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1885864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1885864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1894057                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1894057                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  40173650500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40173650500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  25750243500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25750243500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    696391000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    696391000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  65923894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65923894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  66620285000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  66620285000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007833                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.500061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006372                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006399                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006399                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30041.967065                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30041.967065                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46936.991103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46936.991103                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 84998.291224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84998.291224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34956.865394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34956.865394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 35173.326357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35173.326357                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                33                       # number of replacements
system.cpu.icache.tags.tagsinuse           387.165866                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687397299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               561                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1225307.128342                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   387.165866                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.378092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.378092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          528                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796281                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687397299                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687397299                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687397299                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687397299                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687397299                       # number of overall hits
system.cpu.icache.overall_hits::total       687397299                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           561                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          561                       # number of overall misses
system.cpu.icache.overall_misses::total           561                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     48689500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48689500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     48689500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48689500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     48689500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48689500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86790.552585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86790.552585                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 86790.552585                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86790.552585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 86790.552585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86790.552585                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          561                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48128500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48128500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48128500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48128500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48128500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48128500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85790.552585                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85790.552585                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85790.552585                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85790.552585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85790.552585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85790.552585                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    566634                       # number of replacements
system.l2.tags.tagsinuse                  7828.413934                       # Cycle average of tags in use
system.l2.tags.total_refs                     2612853                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    574589                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.547343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              129776051500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3807.153578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.176218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4019.084138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.464740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.490611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955617                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7926                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.971069                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4910885                       # Number of tag accesses
system.l2.tags.data_accesses                  4910885                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       895689                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           895689                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           33                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               33                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             313270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                313270                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1026847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1026847                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1340117                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1340118                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1340117                       # number of overall hits
system.l2.overall_hits::total                 1340118                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           235343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              235343                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              560                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       318597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          318597                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 560                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              553940                       # number of demand (read+write) misses
system.l2.demand_misses::total                 554500                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                560                       # number of overall misses
system.l2.overall_misses::cpu.data             553940                       # number of overall misses
system.l2.overall_misses::total                554500                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21637985500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21637985500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     47273000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47273000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  28069975000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28069975000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      47273000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   49707960500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49755233500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     47273000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  49707960500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49755233500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       895689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       895689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           33                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           33                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         548613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            548613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1345444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1345444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               561                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1894057                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1894618                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              561                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1894057                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1894618                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.428978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.428978                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998217                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.236797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.236797                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998217                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.292462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292671                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998217                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.292462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292671                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91942.337354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91942.337354                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84416.071429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84416.071429                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88104.957046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88104.957046                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84416.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89735.279092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89729.907124                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84416.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89735.279092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89729.907124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               301414                       # number of writebacks
system.l2.writebacks::total                    301414                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        51515                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         51515                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       235343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235343                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          560                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       318597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       318597                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         553940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            554500                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        553940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           554500                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19284555500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19284555500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     41673000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41673000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  24884005000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24884005000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     41673000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  44168560500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44210233500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     41673000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  44168560500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44210233500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.428978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.428978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.236797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.236797                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.292462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292671                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.292462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292671                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81942.337354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81942.337354                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74416.071429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74416.071429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78104.957046                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78104.957046                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74416.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79735.279092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79729.907124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74416.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79735.279092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79729.907124                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             319157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       301414                       # Transaction distribution
system.membus.trans_dist::CleanEvict           244386                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235343                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        319157                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1654800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1654800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1654800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    109556992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    109556992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               109556992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1100300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1100300    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1100300                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3515700000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5230541750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3787684                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1893066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          72349                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        72349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1346005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1197103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1262563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           548613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          548613                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           561                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1345444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5681146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5682301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        76032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    357087488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              357163520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          566634                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2461252                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029396                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.168913                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2388902     97.06%     97.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  72350      2.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2461252                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3685286000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1402500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4735142500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
