.include "macros.inc"
.section .text, "ax"  # 0x80005560 - 0x80221F60

.balign 32, 0
.fn PTconvert__FPPvUl, local
/* 8000BE00 00008D60  80 03 00 00 */	lwz r0, 0(r3)
/* 8000BE04 00008D64  7C 00 20 40 */	cmplw r0, r4
/* 8000BE08 00008D68  4C 80 00 20 */	bgelr 
/* 8000BE0C 00008D6C  28 00 00 00 */	cmplwi r0, 0
/* 8000BE10 00008D70  40 82 00 08 */	bne .L_8000BE18
/* 8000BE14 00008D74  4E 80 00 20 */	blr 
.L_8000BE18:
/* 8000BE18 00008D78  7C 00 22 14 */	add r0, r0, r4
/* 8000BE1C 00008D7C  90 03 00 00 */	stw r0, 0(r3)
/* 8000BE20 00008D80  4E 80 00 20 */	blr 
.endfn PTconvert__FPPvUl

.balign 32, 0
.fn Bank_Test__FPUc, global
/* 8000BE40 00008DA0  7C 08 02 A6 */	mflr r0
/* 8000BE44 00008DA4  90 01 00 04 */	stw r0, 4(r1)
/* 8000BE48 00008DA8  94 21 FF C8 */	stwu r1, -0x38(r1)
/* 8000BE4C 00008DAC  BE C1 00 10 */	stmw r22, 0x10(r1)
/* 8000BE50 00008DB0  3B E3 00 00 */	addi r31, r3, 0
/* 8000BE54 00008DB4  3B C3 00 20 */	addi r30, r3, 0x20
/* 8000BE58 00008DB8  80 83 00 20 */	lwz r4, 0x20(r3)
/* 8000BE5C 00008DBC  3C 04 BD BF */	addis r0, r4, 0xbdbf
/* 8000BE60 00008DC0  28 00 4E 4B */	cmplwi r0, 0x4e4b
/* 8000BE64 00008DC4  41 82 00 0C */	beq .L_8000BE70
/* 8000BE68 00008DC8  38 60 00 00 */	li r3, 0
/* 8000BE6C 00008DCC  48 00 02 30 */	b .L_8000C09C
.L_8000BE70:
/* 8000BE70 00008DD0  3A C0 00 00 */	li r22, 0
/* 8000BE74 00008DD4  3B 60 00 00 */	li r27, 0
.L_8000BE78:
/* 8000BE78 00008DD8  3B 9B 00 04 */	addi r28, r27, 4
/* 8000BE7C 00008DDC  38 9F 00 00 */	addi r4, r31, 0
/* 8000BE80 00008DE0  7F 9E E2 14 */	add r28, r30, r28
/* 8000BE84 00008DE4  38 7C 00 00 */	addi r3, r28, 0
/* 8000BE88 00008DE8  4B FF FF 79 */	bl PTconvert__FPPvUl
/* 8000BE8C 00008DEC  83 5C 00 00 */	lwz r26, 0(r28)
/* 8000BE90 00008DF0  28 1A 00 00 */	cmplwi r26, 0
/* 8000BE94 00008DF4  41 82 00 D4 */	beq .L_8000BF68
/* 8000BE98 00008DF8  3A E0 00 00 */	li r23, 0
/* 8000BE9C 00008DFC  3B 80 00 00 */	li r28, 0
.L_8000BEA0:
/* 8000BEA0 00008E00  7F BA E2 14 */	add r29, r26, r28
/* 8000BEA4 00008E04  38 9F 00 00 */	addi r4, r31, 0
/* 8000BEA8 00008E08  3B 3D 00 10 */	addi r25, r29, 0x10
/* 8000BEAC 00008E0C  38 79 00 00 */	addi r3, r25, 0
/* 8000BEB0 00008E10  4B FF FF 51 */	bl PTconvert__FPPvUl
/* 8000BEB4 00008E14  38 7D 00 18 */	addi r3, r29, 0x18
/* 8000BEB8 00008E18  38 9F 00 00 */	addi r4, r31, 0
/* 8000BEBC 00008E1C  4B FF FF 45 */	bl PTconvert__FPPvUl
/* 8000BEC0 00008E20  38 7D 00 20 */	addi r3, r29, 0x20
/* 8000BEC4 00008E24  38 9F 00 00 */	addi r4, r31, 0
/* 8000BEC8 00008E28  4B FF FF 39 */	bl PTconvert__FPPvUl
/* 8000BECC 00008E2C  80 79 00 00 */	lwz r3, 0(r25)
/* 8000BED0 00008E30  28 03 00 00 */	cmplwi r3, 0
/* 8000BED4 00008E34  41 82 00 20 */	beq .L_8000BEF4
/* 8000BED8 00008E38  38 63 00 08 */	addi r3, r3, 8
/* 8000BEDC 00008E3C  38 9F 00 00 */	addi r4, r31, 0
/* 8000BEE0 00008E40  4B FF FF 21 */	bl PTconvert__FPPvUl
/* 8000BEE4 00008E44  80 79 00 00 */	lwz r3, 0(r25)
/* 8000BEE8 00008E48  38 9F 00 00 */	addi r4, r31, 0
/* 8000BEEC 00008E4C  38 63 00 0C */	addi r3, r3, 0xc
/* 8000BEF0 00008E50  4B FF FF 11 */	bl PTconvert__FPPvUl
.L_8000BEF4:
/* 8000BEF4 00008E54  3A F7 00 01 */	addi r23, r23, 1
/* 8000BEF8 00008E58  3B 9C 00 04 */	addi r28, r28, 4
/* 8000BEFC 00008E5C  28 17 00 02 */	cmplwi r23, 2
/* 8000BF00 00008E60  41 80 FF A0 */	blt .L_8000BEA0
/* 8000BF04 00008E64  3A E0 00 00 */	li r23, 0
/* 8000BF08 00008E68  3B 80 00 00 */	li r28, 0
/* 8000BF0C 00008E6C  48 00 00 50 */	b .L_8000BF5C
.L_8000BF10:
/* 8000BF10 00008E70  7F 3A E2 14 */	add r25, r26, r28
/* 8000BF14 00008E74  38 9F 00 00 */	addi r4, r31, 0
/* 8000BF18 00008E78  38 79 00 2C */	addi r3, r25, 0x2c
/* 8000BF1C 00008E7C  4B FF FE E5 */	bl PTconvert__FPPvUl
/* 8000BF20 00008E80  3B 00 00 00 */	li r24, 0
/* 8000BF24 00008E84  3B A0 00 00 */	li r29, 0
/* 8000BF28 00008E88  48 00 00 1C */	b .L_8000BF44
.L_8000BF2C:
/* 8000BF2C 00008E8C  38 7D 00 08 */	addi r3, r29, 8
/* 8000BF30 00008E90  38 9F 00 00 */	addi r4, r31, 0
/* 8000BF34 00008E94  7C 65 1A 14 */	add r3, r5, r3
/* 8000BF38 00008E98  4B FF FE C9 */	bl PTconvert__FPPvUl
/* 8000BF3C 00008E9C  3B 18 00 01 */	addi r24, r24, 1
/* 8000BF40 00008EA0  3B BD 00 04 */	addi r29, r29, 4
.L_8000BF44:
/* 8000BF44 00008EA4  80 B9 00 2C */	lwz r5, 0x2c(r25)
/* 8000BF48 00008EA8  80 05 00 04 */	lwz r0, 4(r5)
/* 8000BF4C 00008EAC  7C 18 00 40 */	cmplw r24, r0
/* 8000BF50 00008EB0  41 80 FF DC */	blt .L_8000BF2C
/* 8000BF54 00008EB4  3A F7 00 01 */	addi r23, r23, 1
/* 8000BF58 00008EB8  3B 9C 00 04 */	addi r28, r28, 4
.L_8000BF5C:
/* 8000BF5C 00008EBC  80 1A 00 28 */	lwz r0, 0x28(r26)
/* 8000BF60 00008EC0  7C 17 00 40 */	cmplw r23, r0
/* 8000BF64 00008EC4  41 80 FF AC */	blt .L_8000BF10
.L_8000BF68:
/* 8000BF68 00008EC8  3A D6 00 01 */	addi r22, r22, 1
/* 8000BF6C 00008ECC  3B 7B 00 04 */	addi r27, r27, 4
/* 8000BF70 00008ED0  28 16 00 80 */	cmplwi r22, 0x80
/* 8000BF74 00008ED4  41 80 FF 04 */	blt .L_8000BE78
/* 8000BF78 00008ED8  3B 00 00 00 */	li r24, 0
/* 8000BF7C 00008EDC  3B 60 00 00 */	li r27, 0
.L_8000BF80:
/* 8000BF80 00008EE0  3B 3B 02 04 */	addi r25, r27, 0x204
/* 8000BF84 00008EE4  38 9F 00 00 */	addi r4, r31, 0
/* 8000BF88 00008EE8  7F 3E CA 14 */	add r25, r30, r25
/* 8000BF8C 00008EEC  38 79 00 00 */	addi r3, r25, 0
/* 8000BF90 00008EF0  4B FF FE 71 */	bl PTconvert__FPPvUl
/* 8000BF94 00008EF4  83 39 00 00 */	lwz r25, 0(r25)
/* 8000BF98 00008EF8  28 19 00 00 */	cmplwi r25, 0
/* 8000BF9C 00008EFC  41 82 00 34 */	beq .L_8000BFD0
/* 8000BFA0 00008F00  3A E0 00 00 */	li r23, 0
/* 8000BFA4 00008F04  3B 80 00 00 */	li r28, 0
/* 8000BFA8 00008F08  48 00 00 1C */	b .L_8000BFC4
.L_8000BFAC:
/* 8000BFAC 00008F0C  38 7C 00 0C */	addi r3, r28, 0xc
/* 8000BFB0 00008F10  38 9F 00 00 */	addi r4, r31, 0
/* 8000BFB4 00008F14  7C 79 1A 14 */	add r3, r25, r3
/* 8000BFB8 00008F18  4B FF FE 49 */	bl PTconvert__FPPvUl
/* 8000BFBC 00008F1C  3A F7 00 01 */	addi r23, r23, 1
/* 8000BFC0 00008F20  3B 9C 00 04 */	addi r28, r28, 4
.L_8000BFC4:
/* 8000BFC4 00008F24  80 19 00 08 */	lwz r0, 8(r25)
/* 8000BFC8 00008F28  7C 17 00 40 */	cmplw r23, r0
/* 8000BFCC 00008F2C  41 80 FF E0 */	blt .L_8000BFAC
.L_8000BFD0:
/* 8000BFD0 00008F30  3B 18 00 01 */	addi r24, r24, 1
/* 8000BFD4 00008F34  3B 7B 00 04 */	addi r27, r27, 4
/* 8000BFD8 00008F38  28 18 00 64 */	cmplwi r24, 0x64
/* 8000BFDC 00008F3C  41 80 FF A4 */	blt .L_8000BF80
/* 8000BFE0 00008F40  3B 00 00 00 */	li r24, 0
/* 8000BFE4 00008F44  3B A0 00 00 */	li r29, 0
.L_8000BFE8:
/* 8000BFE8 00008F48  3B 3D 03 94 */	addi r25, r29, 0x394
/* 8000BFEC 00008F4C  38 9F 00 00 */	addi r4, r31, 0
/* 8000BFF0 00008F50  7F 3E CA 14 */	add r25, r30, r25
/* 8000BFF4 00008F54  38 79 00 00 */	addi r3, r25, 0
/* 8000BFF8 00008F58  4B FF FE 09 */	bl PTconvert__FPPvUl
/* 8000BFFC 00008F5C  83 39 00 00 */	lwz r25, 0(r25)
/* 8000C000 00008F60  28 19 00 00 */	cmplwi r25, 0
/* 8000C004 00008F64  41 82 00 84 */	beq .L_8000C088
/* 8000C008 00008F68  3A E0 00 00 */	li r23, 0
/* 8000C00C 00008F6C  3B 80 00 00 */	li r28, 0
.L_8000C010:
/* 8000C010 00008F70  3B 5C 00 88 */	addi r26, r28, 0x88
/* 8000C014 00008F74  38 9F 00 00 */	addi r4, r31, 0
/* 8000C018 00008F78  7F 59 D2 14 */	add r26, r25, r26
/* 8000C01C 00008F7C  38 7A 00 00 */	addi r3, r26, 0
/* 8000C020 00008F80  4B FF FD E1 */	bl PTconvert__FPPvUl
/* 8000C024 00008F84  83 5A 00 00 */	lwz r26, 0(r26)
/* 8000C028 00008F88  28 1A 00 00 */	cmplwi r26, 0
/* 8000C02C 00008F8C  41 82 00 4C */	beq .L_8000C078
/* 8000C030 00008F90  38 7A 00 08 */	addi r3, r26, 8
/* 8000C034 00008F94  38 9F 00 00 */	addi r4, r31, 0
/* 8000C038 00008F98  4B FF FD C9 */	bl PTconvert__FPPvUl
/* 8000C03C 00008F9C  38 7A 00 0C */	addi r3, r26, 0xc
/* 8000C040 00008FA0  38 9F 00 00 */	addi r4, r31, 0
/* 8000C044 00008FA4  4B FF FD BD */	bl PTconvert__FPPvUl
/* 8000C048 00008FA8  3A C0 00 00 */	li r22, 0
/* 8000C04C 00008FAC  3B 60 00 00 */	li r27, 0
/* 8000C050 00008FB0  48 00 00 1C */	b .L_8000C06C
.L_8000C054:
/* 8000C054 00008FB4  38 7B 00 14 */	addi r3, r27, 0x14
/* 8000C058 00008FB8  38 9F 00 00 */	addi r4, r31, 0
/* 8000C05C 00008FBC  7C 7A 1A 14 */	add r3, r26, r3
/* 8000C060 00008FC0  4B FF FD A1 */	bl PTconvert__FPPvUl
/* 8000C064 00008FC4  3A D6 00 01 */	addi r22, r22, 1
/* 8000C068 00008FC8  3B 7B 00 04 */	addi r27, r27, 4
.L_8000C06C:
/* 8000C06C 00008FCC  80 1A 00 10 */	lwz r0, 0x10(r26)
/* 8000C070 00008FD0  7C 16 00 40 */	cmplw r22, r0
/* 8000C074 00008FD4  41 80 FF E0 */	blt .L_8000C054
.L_8000C078:
/* 8000C078 00008FD8  3A F7 00 01 */	addi r23, r23, 1
/* 8000C07C 00008FDC  3B 9C 00 04 */	addi r28, r28, 4
/* 8000C080 00008FE0  28 17 00 80 */	cmplwi r23, 0x80
/* 8000C084 00008FE4  41 80 FF 8C */	blt .L_8000C010
.L_8000C088:
/* 8000C088 00008FE8  3B 18 00 01 */	addi r24, r24, 1
/* 8000C08C 00008FEC  3B BD 00 04 */	addi r29, r29, 4
/* 8000C090 00008FF0  28 18 00 0C */	cmplwi r24, 0xc
/* 8000C094 00008FF4  41 80 FF 54 */	blt .L_8000BFE8
/* 8000C098 00008FF8  7F C3 F3 78 */	mr r3, r30
.L_8000C09C:
/* 8000C09C 00008FFC  BA C1 00 10 */	lmw r22, 0x10(r1)
/* 8000C0A0 00009000  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 8000C0A4 00009004  38 21 00 38 */	addi r1, r1, 0x38
/* 8000C0A8 00009008  7C 08 03 A6 */	mtlr r0
/* 8000C0AC 0000900C  4E 80 00 20 */	blr 
.endfn Bank_Test__FPUc

.balign 32, 0
.fn __Bank_Regist_Inner__FPUcUlUl, local
/* 8000C0C0 00009020  7C 08 02 A6 */	mflr r0
/* 8000C0C4 00009024  90 01 00 04 */	stw r0, 4(r1)
/* 8000C0C8 00009028  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8000C0CC 0000902C  BF C1 00 18 */	stmw r30, 0x18(r1)
/* 8000C0D0 00009030  3B C3 00 00 */	addi r30, r3, 0
/* 8000C0D4 00009034  3B E4 00 00 */	addi r31, r4, 0
/* 8000C0D8 00009038  38 65 00 00 */	addi r3, r5, 0
/* 8000C0DC 0000903C  48 00 0E 45 */	bl Jac_BnkConnectTableSet__FUlUl
/* 8000C0E0 00009040  7F C3 F3 78 */	mr r3, r30
/* 8000C0E4 00009044  4B FF FD 5D */	bl Bank_Test__FPUc
/* 8000C0E8 00009048  3C 80 80 31 */	lis r4, bankp@ha
/* 8000C0EC 0000904C  57 E5 10 3A */	slwi r5, r31, 2
.L_8000C0F0:
/* 8000C0F0 00009050  38 04 CA E0 */	addi r0, r4, bankp@l
/* 8000C0F4 00009054  7C 80 2A 14 */	add r4, r0, r5
/* 8000C0F8 00009058  90 64 00 00 */	stw r3, 0(r4)
/* 8000C0FC 0000905C  80 04 00 00 */	lwz r0, 0(r4)
/* 8000C100 00009060  28 00 00 00 */	cmplwi r0, 0
/* 8000C104 00009064  40 82 00 0C */	bne .L_8000C110
/* 8000C108 00009068  38 60 00 00 */	li r3, 0
/* 8000C10C 0000906C  48 00 00 08 */	b .L_8000C114
.L_8000C110:
/* 8000C110 00009070  38 60 00 01 */	li r3, 1
.L_8000C114:
/* 8000C114 00009074  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8000C118 00009078  BB C1 00 18 */	lmw r30, 0x18(r1)
/* 8000C11C 0000907C  38 21 00 20 */	addi r1, r1, 0x20
/* 8000C120 00009080  7C 08 03 A6 */	mtlr r0
/* 8000C124 00009084  4E 80 00 20 */	blr 
.endfn __Bank_Regist_Inner__FPUcUlUl

.balign 32, 0
.fn Bank_Regist__FPvUl, global
/* 8000C140 000090A0  7C 08 02 A6 */	mflr r0
/* 8000C144 000090A4  90 01 00 04 */	stw r0, 4(r1)
/* 8000C148 000090A8  94 21 FF F8 */	stwu r1, -8(r1)
/* 8000C14C 000090AC  80 A3 00 08 */	lwz r5, 8(r3)
/* 8000C150 000090B0  4B FF FF 71 */	bl __Bank_Regist_Inner__FPUcUlUl
/* 8000C154 000090B4  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8000C158 000090B8  38 21 00 08 */	addi r1, r1, 8
/* 8000C15C 000090BC  7C 08 03 A6 */	mtlr r0
/* 8000C160 000090C0  4E 80 00 20 */	blr 
.endfn Bank_Regist__FPvUl

.balign 32, 0
.fn Bank_Init__Fv, global
/* 8000C180 000090E0  38 60 00 00 */	li r3, 0
/* 8000C184 000090E4  3C 80 80 31 */	lis r4, bankp@ha
/* 8000C188 000090E8  38 00 01 00 */	li r0, 0x100
/* 8000C18C 000090EC  38 C3 00 00 */	addi r6, r3, 0
/* 8000C190 000090F0  38 A4 CA E0 */	addi r5, r4, bankp@l
/* 8000C194 000090F4  7C 09 03 A6 */	mtctr r0
.L_8000C198:
/* 8000C198 000090F8  7C 85 1A 14 */	add r4, r5, r3
/* 8000C19C 000090FC  38 63 00 04 */	addi r3, r3, 4
/* 8000C1A0 00009100  90 C4 00 00 */	stw r6, 0(r4)
/* 8000C1A4 00009104  42 00 FF F4 */	bdnz .L_8000C198
/* 8000C1A8 00009108  4E 80 00 20 */	blr 
.endfn Bank_Init__Fv

.balign 32, 0
.fn Bank_Get__FUl, global
/* 8000C1C0 00009120  28 03 01 00 */	cmplwi r3, 0x100
/* 8000C1C4 00009124  41 80 00 0C */	blt .L_8000C1D0
/* 8000C1C8 00009128  38 60 00 00 */	li r3, 0
/* 8000C1CC 0000912C  4E 80 00 20 */	blr 
.L_8000C1D0:
/* 8000C1D0 00009130  3C 80 80 31 */	lis r4, bankp@ha
/* 8000C1D4 00009134  54 63 10 3A */	slwi r3, r3, 2
/* 8000C1D8 00009138  38 04 CA E0 */	addi r0, r4, bankp@l
/* 8000C1DC 0000913C  7C 60 1A 14 */	add r3, r0, r3
/* 8000C1E0 00009140  80 63 00 00 */	lwz r3, 0(r3)
/* 8000C1E4 00009144  4E 80 00 20 */	blr 
.endfn Bank_Get__FUl
