INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:12:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 buffer56/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            buffer181/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.865ns (15.128%)  route 4.853ns (84.872%))
  Logic Levels:           13  (LUT3=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2286, unset)         0.508     0.508    buffer56/clk
                         FDRE                                         r  buffer56/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer56/dataReg_reg[1]/Q
                         net (fo=10, unplaced)        0.431     1.165    buffer56/control/Memory_reg[0][4][1]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.284 r  buffer56/control/Memory[0][1]_i_1__1/O
                         net (fo=8, unplaced)         0.743     2.027    buffer56/control/dataReg_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.070 r  buffer56/control/Memory[0][4]_i_1__25/O
                         net (fo=2, unplaced)         0.345     2.415    buffer56/control/outs_reg[4][3]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.458 f  buffer56/control/Memory[1][0]_i_2__19/O
                         net (fo=30, unplaced)        0.314     2.772    buffer127/fifo/Memory_reg[0][0]_3
                         LUT6 (Prop_lut6_I4_O)        0.043     2.815 f  buffer127/fifo/transmitValue_i_2__98/O
                         net (fo=3, unplaced)         0.262     3.077    buffer65/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     3.120 f  buffer65/control/dataReg[0]_i_2__7/O
                         net (fo=7, unplaced)         0.279     3.399    buffer232/fifo/dataReg[0]_i_3__7
                         LUT3 (Prop_lut3_I1_O)        0.047     3.446 f  buffer232/fifo/minusOp_carry_i_9/O
                         net (fo=7, unplaced)         0.279     3.725    control_merge11/tehb/control/transmitValue_reg_14
                         LUT6 (Prop_lut6_I3_O)        0.043     3.768 f  control_merge11/tehb/control/minusOp_carry_i_8__1/O
                         net (fo=15, unplaced)        0.297     4.065    fork73/control/generateBlocks[1].regblock/G_storeAddr[6]_INST_0_i_2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.108 r  fork73/control/generateBlocks[1].regblock/G_storeAddr[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.377     4.485    control_merge11/tehb/control/fork73_outs_1_valid
                         LUT6 (Prop_lut6_I0_O)        0.043     4.528 f  control_merge11/tehb/control/G_storeAddr[6]_INST_0_i_2/O
                         net (fo=50, unplaced)        0.326     4.854    buffer205/fifo/store5_dataToMem_ready
                         LUT5 (Prop_lut5_I2_O)        0.043     4.897 f  buffer205/fifo/join_inputs/transmitValue_i_9/O
                         net (fo=2, unplaced)         0.255     5.152    buffer204/fifo/addi41_result_ready
                         LUT5 (Prop_lut5_I2_O)        0.043     5.195 f  buffer204/fifo/transmitValue_i_5__4/O
                         net (fo=1, unplaced)         0.377     5.572    fork83/control/generateBlocks[5].regblock/fork83_outs_5_ready
                         LUT6 (Prop_lut6_I0_O)        0.043     5.615 r  fork83/control/generateBlocks[5].regblock/transmitValue_i_3__12/O
                         net (fo=13, unplaced)        0.294     5.909    buffer181/fifo/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     5.952 r  buffer181/fifo/Memory[0][4]_i_1__20/O
                         net (fo=5, unplaced)         0.274     6.226    buffer181/fifo/WriteEn3_out
                         FDRE                                         r  buffer181/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=2286, unset)         0.483    13.183    buffer181/fifo/clk
                         FDRE                                         r  buffer181/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.955    buffer181/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  6.729    




