{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1710921379831 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dev_board EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"dev_board\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710921379848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710921379884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710921379884 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 13 10 4 192 " "Implementing clock multiplication of 13, clock division of 10, and phase shift of 4 degrees (192 ps) for PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1710921379911 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 13 10 4 192 " "Implementing clock multiplication of 13, clock division of 10, and phase shift of 4 degrees (192 ps) for PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1710921379911 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1710921379911 ""}  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1710921379911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710921379959 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710921380020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710921380020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710921380020 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710921380020 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5055 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710921380023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5057 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710921380023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5059 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710921380023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5061 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710921380023 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710921380023 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710921380025 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1710921380038 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pte1 " "Entity dcfifo_pte1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380415 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380415 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1710921380415 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380415 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380415 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1710921380415 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1710921380415 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/SDC1.sdc " "Reading SDC File: '../rtl/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1710921380423 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -phase 4.50 -duty_cycle 55.00 -name \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -phase 4.50 -duty_cycle 55.00 -name \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380424 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -phase 4.50 -duty_cycle 55.00 -name \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -phase 4.50 -duty_cycle 55.00 -name \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380424 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380424 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1710921380424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1710921380424 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dri:u_i2c_dri\|cnt\[0\] i2c_dri:u_i2c_dri\|dri_clk " "Register i2c_dri:u_i2c_dri\|cnt\[0\] is being clocked by i2c_dri:u_i2c_dri\|dri_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1710921380433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710921380433 "|dev_board_top|i2c_dri:u_i2c_dri|dri_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1710921380442 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1710921380442 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380443 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380443 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380443 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.384 PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380443 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  15.384 PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380443 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  10.000 PLL_CLK\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380443 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710921380443 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1710921380443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710921380521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710921380521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710921380521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dri\|dri_clk " "Destination node i2c_dri:u_i2c_dri\|dri_clk" {  } { { "../rtl/rtc_seg_led/i2c_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 493 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5022 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710921380521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } { { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 2105 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710921380521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dri\|dri_clk~0 " "Destination node i2c_dri:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/rtc_seg_led/i2c_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 1081 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } { { "../rtl/rtc_seg_led/i2c_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 493 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710921380521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse_logic_gen:Pulse_logic_gen_u\|IGBT\[0\]~1 " "Destination node Pulse_logic_gen:Pulse_logic_gen_u\|IGBT\[0\]~1" {  } { { "../rtl/IGBT&SCR/Pulse_logic_gen.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 999 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse_logic_gen:Pulse_logic_gen_u\|IGBT_on_EN\[0\]~1 " "Destination node Pulse_logic_gen:Pulse_logic_gen_u\|IGBT_on_EN\[0\]~1" {  } { { "../rtl/IGBT&SCR/Pulse_logic_gen.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 1083 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5023 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710921380521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 3972 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 2681 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710921380521 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 3273 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710921380521 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 364 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 392 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[0\]~input IOIBUF_X11_Y0_N15 " "Node \"Adc_In\[0\]~input\" is constrained to location IOIBUF_X11_Y0_N15 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5024 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[0\] PIN T6 " "Node \"Adc_In\[0\]\" is constrained to location PIN T6 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[0\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[10\] LAB_X1_Y4_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[10\]\" is constrained to location LAB_X1_Y4_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[10\] LAB_X1_Y4_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[10\]\" is constrained to location LAB_X1_Y4_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 368 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[10\] LAB_X1_Y4_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[10\]\" is constrained to location LAB_X1_Y4_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 382 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[10\]~input IOIBUF_X0_Y4_N15 " "Node \"Adc_In\[10\]~input\" is constrained to location IOIBUF_X0_Y4_N15 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5025 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[10\] PIN P2 " "Node \"Adc_In\[10\]\" is constrained to location PIN P2 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[10\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[11\] LAB_X1_Y4_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[11\]\" is constrained to location LAB_X1_Y4_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 353 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[11\] LAB_X1_Y4_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[11\]\" is constrained to location LAB_X1_Y4_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 367 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[11\] LAB_X1_Y4_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[11\]\" is constrained to location LAB_X1_Y4_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[11\]~input IOIBUF_X0_Y4_N22 " "Node \"Adc_In\[11\]~input\" is constrained to location IOIBUF_X0_Y4_N22 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5026 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[11\] PIN P1 " "Node \"Adc_In\[11\]\" is constrained to location PIN P1 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[11\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[12\] LAB_X1_Y7_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[12\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 352 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[12\] LAB_X1_Y7_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[12\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 366 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[12\] LAB_X1_Y7_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[12\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[12\]~input IOIBUF_X0_Y7_N15 " "Node \"Adc_In\[12\]~input\" is constrained to location IOIBUF_X0_Y7_N15 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5027 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[12\] PIN N2 " "Node \"Adc_In\[12\]\" is constrained to location PIN N2 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[12\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[13\] LAB_X1_Y7_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[13\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 351 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[13\] LAB_X1_Y7_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[13\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 365 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[13\] LAB_X1_Y7_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[13\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[13\]~input IOIBUF_X0_Y7_N22 " "Node \"Adc_In\[13\]~input\" is constrained to location IOIBUF_X0_Y7_N22 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5028 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[13\] PIN N1 " "Node \"Adc_In\[13\]\" is constrained to location PIN N1 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[13\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[1\] LAB_X9_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 363 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[1\] LAB_X9_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[1\] LAB_X9_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 391 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[1\]~input IOIBUF_X9_Y0_N8 " "Node \"Adc_In\[1\]~input\" is constrained to location IOIBUF_X9_Y0_N8 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5029 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[1\] PIN R5 " "Node \"Adc_In\[1\]\" is constrained to location PIN R5 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[1\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[2\] LAB_X9_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 362 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[2\] LAB_X9_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 376 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[2\] LAB_X9_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 390 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[2\]~input IOIBUF_X9_Y0_N1 " "Node \"Adc_In\[2\]~input\" is constrained to location IOIBUF_X9_Y0_N1 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5030 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[2\] PIN T5 " "Node \"Adc_In\[2\]\" is constrained to location PIN T5 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[2\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[3\] LAB_X5_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 361 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[3\] LAB_X5_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 375 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[3\] LAB_X5_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 389 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[3\]~input IOIBUF_X5_Y0_N22 " "Node \"Adc_In\[3\]~input\" is constrained to location IOIBUF_X5_Y0_N22 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5031 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[3\] PIN R4 " "Node \"Adc_In\[3\]\" is constrained to location PIN R4 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[3\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[4\] LAB_X5_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[4\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 360 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[4\] LAB_X5_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[4\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 374 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[4\] LAB_X5_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[4\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 388 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[4\]~input IOIBUF_X5_Y0_N15 " "Node \"Adc_In\[4\]~input\" is constrained to location IOIBUF_X5_Y0_N15 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5032 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[4\] PIN T4 " "Node \"Adc_In\[4\]\" is constrained to location PIN T4 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[4\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[5\] LAB_X1_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[5\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 359 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[5\] LAB_X1_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[5\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 373 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[5\] LAB_X1_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[5\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 387 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[5\]~input IOIBUF_X1_Y0_N8 " "Node \"Adc_In\[5\]~input\" is constrained to location IOIBUF_X1_Y0_N8 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5033 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[5\] PIN R3 " "Node \"Adc_In\[5\]\" is constrained to location PIN R3 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[5\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[6\] LAB_X1_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[6\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 358 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[6\] LAB_X1_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[6\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 372 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[6\] LAB_X1_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[6\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 386 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[6\]~input IOIBUF_X1_Y0_N1 " "Node \"Adc_In\[6\]~input\" is constrained to location IOIBUF_X1_Y0_N1 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5034 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[6\] PIN T3 " "Node \"Adc_In\[6\]\" is constrained to location PIN T3 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[6\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[7\] LAB_X1_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[7\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[7\] LAB_X1_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[7\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 371 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[7\] LAB_X1_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[7\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 385 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[7\]~input IOIBUF_X1_Y0_N15 " "Node \"Adc_In\[7\]~input\" is constrained to location IOIBUF_X1_Y0_N15 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5035 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[7\] PIN P3 " "Node \"Adc_In\[7\]\" is constrained to location PIN P3 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[7\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[8\] LAB_X3_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[8\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[8\] LAB_X3_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[8\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 370 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[8\] LAB_X3_Y1_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[8\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 384 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[8\]~input IOIBUF_X3_Y0_N1 " "Node \"Adc_In\[8\]~input\" is constrained to location IOIBUF_X3_Y0_N1 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5036 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[8\] PIN T2 " "Node \"Adc_In\[8\]\" is constrained to location PIN T2 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[8\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[9\] LAB_X1_Y5_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_h\[9\]\" is constrained to location LAB_X1_Y5_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[9\] LAB_X1_Y5_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_cell_l\[9\]\" is constrained to location LAB_X1_Y5_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 369 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[9\] LAB_X1_Y5_N0 " "Node \"DDIO:u_DDIO\|altddio_in:ALTDDIO_IN_component\|ddio_in_sif:auto_generated\|input_latch_l\[9\]\" is constrained to location LAB_X1_Y5_N0 to improve DDIO timing" {  } { { "db/ddio_in_sif.tdf" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 383 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[9\]~input IOIBUF_X0_Y5_N22 " "Node \"Adc_In\[9\]~input\" is constrained to location IOIBUF_X0_Y5_N22 to improve DDIO timing" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 5037 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Adc_In\[9\] PIN R1 " "Node \"Adc_In\[9\]\" is constrained to location PIN R1 to improve DDIO timing" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { Adc_In[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Adc_In\[9\]" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1710921380538 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1710921380538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710921380796 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710921380798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710921380798 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710921380800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710921380803 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710921380806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710921380806 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710921380808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710921380855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710921380857 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710921380857 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] Adc_Clk_B~output " "PLL \"PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"Adc_Clk_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../rtl/AD9248/PLL.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/PLL.v" 112 0 0 } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 350 0 0 } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 56 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1710921380876 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] Adc_Clk_A~output " "PLL \"PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"Adc_Clk_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../rtl/AD9248/PLL.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/PLL.v" 112 0 0 } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 350 0 0 } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 55 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1710921380876 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[2\] clk_test~output " "PLL \"PLL:PLL_CLK\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"clk_test~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../rtl/AD9248/PLL.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/PLL.v" 112 0 0 } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 350 0 0 } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 57 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1710921380876 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710921380899 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1710921380904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710921381283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710921381444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710921381457 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710921382919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710921382920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710921383202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.77 " "Router is attempting to preserve 0.77 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1710921383390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710921383772 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710921383772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710921384035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710921384036 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710921384036 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710921384067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710921384110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710921384254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710921384287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710921384472 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710921384802 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sda_pcf8591 a permanently disabled " "Pin sda_pcf8591 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { sda_pcf8591 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda_pcf8591" } } } } { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1710921385008 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1710921385008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/output_files/dev_board.fit.smsg " "Generated suppressed messages file D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/output_files/dev_board.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710921385124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6291 " "Peak virtual memory: 6291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710921385534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 15:56:25 2024 " "Processing ended: Wed Mar 20 15:56:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710921385534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710921385534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710921385534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710921385534 ""}
