#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 11 23:25:06 2019
# Process ID: 22344
# Current directory: C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2600 C:\Users\ECE\Desktop\LSTM_IOT_SEC\branch_test1\branch_test1.xpr
# Log file: C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/vivado.log
# Journal file: C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/branch_test1.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/lstm_tb_br_behav.wcfg
source lstm_tb_br.tcl
run all
export_ip_user_files -of_objects  [get_files C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.11_branch_implementation.v] -no_script -reset -force -quiet
remove_files  C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.11_branch_implementation.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.11_branch_implementation.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/lstm_tb_br_behav.wcfg
source lstm_tb_br.tcl
run all
relaunch_sim
relaunch_sim
run all
restart
run all
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/lstm_tb_br_behav.wcfg}
restart
run all
relaunch_sim
run all
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/branch_test1/lstm_tb_br_behav.wcfg}
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property part xa7a12tcpg238-2I [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_sim
