0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/EQ_FSM.vhd,1595956121,vhdl,,,,eq_fsm,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/EQ_UAL.vhd,1595956156,vhdl,,,,eq_ual,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/EQ_Wrapper.vhd,1595949198,vhdl,,,,eq_wrapper,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/02_Source/EQ_volume_RAM.vhd,1595865783,vhdl,,,,eq_volume_ram,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/03_Tests/UART_EQ_tb.vhd,1595957337,vhdl,,,,uart_eq_tb,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_2048_16bit/sim/BRAM_2048_16bit.v,1585354461,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_2048_32bit/sim/BRAM_2048_32bit.v,,BRAM_2048_16bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_2048_32bit/sim/BRAM_2048_32bit.v,1585354461,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_8bit_2048/sim/FIFO_8bit_2048.v,,BRAM_2048_32bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FFT_FIFO/sim/FFT_FIFO.v,1585354461,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_32bit/sim/ROM_1024_32bit.v,,FFT_FIFO,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_16bit_1024/sim/FIFO_16bit_1024.v,1595581783,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_32_16bit/sim/ROM_32_16bit.v,,FIFO_16bit_1024,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_32bit/sim/FIFO_32bit.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/sim/ROM_1024_16bit_4.v,,FIFO_32bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_8bit_2048/sim/FIFO_8bit_2048.v,1595581765,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_16bit_1024/sim/FIFO_16bit_1024.v,,FIFO_8bit_2048,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112_clk_wiz.v,,MMCM,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM.v,,MMCM_clk_wiz,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_32bit/sim/FIFO_32bit.v,,MMCM_112,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112_clk_wiz.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112.v,,MMCM_112_clk_wiz,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_u16_s19/sim/Multiplier_u16_s19.vhd,1595946715,vhdl,,,,multiplier_u16_s19,,,,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/sim/RAM_2048_16bit.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_8bit/sim/RAM_4096_8bit.v,,RAM_2048_16bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_8bit/sim/RAM_4096_8bit.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FFT_FIFO/sim/FFT_FIFO.v,,RAM_4096_8bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/sim/ROM_1024_16bit_0.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/sim/ROM_1024_16bit_5.v,,ROM_1024_16bit_0,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/sim/ROM_1024_16bit_1.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/sim/ROM_1024_16bit_0.v,,ROM_1024_16bit_1,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/sim/ROM_1024_16bit_2.v,1582966177,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/sim/ROM_1024_16bit_1.v,,ROM_1024_16bit_2,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/sim/ROM_1024_16bit_3.v,1582966178,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/sim/ROM_1024_16bit_2.v,,ROM_1024_16bit_3,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/sim/ROM_1024_16bit_4.v,1582966178,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/sim/ROM_1024_16bit_3.v,,ROM_1024_16bit_4,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/sim/ROM_1024_16bit_5.v,1582966178,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/sim/RAM_2048_16bit.v,,ROM_1024_16bit_5,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_32bit/sim/ROM_1024_32bit.v,1585354461,verilog,,C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_2048_16bit/sim/BRAM_2048_16bit.v,,ROM_1024_32bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_32_16bit/sim/ROM_32_16bit.v,1595950621,verilog,,,,ROM_32_16bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
