



module part1 (D, Clock, Qa, Qb, Qc);
	input D, Clock;
	output Qa, Qb, Qc;
	//wire, Q_temp1, Q_temp2, Q_temp3;
	
	gatedD(D, Clock, Qa);
	p_e_D(D, Clock, Qb);
	n_e_D(D, Clock, Qc);
	
endmodule

module gatedD(D, Clock, Q);
	input D, Clock;
	output reg Q;
	always @(D, Clock)
		if(Clock)
			Q = D;
			
endmodule

module p_e_D(D, Clock, Q);
	input D, Clock;
	output reg Q;
	
	always @(posedge Clcok)
		Q = D;
		
endmodule

module n_e_D(D, Clock, Q);
	input D, Clock;
	output reg Q;
	
	always @(negedge Clock)
		Q = D;
		
endmodule
