<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SparcGenRegisterInfo.inc source code [llvm/build/lib/Target/Sparc/SparcGenRegisterInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SP::RegisterPressureSets "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Sparc/SparcGenRegisterInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Sparc</a>/<a href='SparcGenRegisterInfo.inc.html'>SparcGenRegisterInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Register Enum Values                                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h.html#44" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h.html#44" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass" id="llvm::MCRegisterClass">MCRegisterClass</a>;</td></tr>
<tr><th id="16">16</th><td><b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> <dfn class="decl" id="llvm::SparcMCRegisterClasses" title='llvm::SparcMCRegisterClasses' data-ref="llvm::SparcMCRegisterClasses" data-ref-filename="llvm..SparcMCRegisterClasses">SparcMCRegisterClasses</dfn>[];</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">SP</span> {</td></tr>
<tr><th id="19">19</th><td><b>enum</b> {</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::SP::NoRegister" title='llvm::SP::NoRegister' data-ref="llvm::SP::NoRegister" data-ref-filename="llvm..SP..NoRegister">NoRegister</dfn>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::SP::CANRESTORE" title='llvm::SP::CANRESTORE' data-ref="llvm::SP::CANRESTORE" data-ref-filename="llvm..SP..CANRESTORE">CANRESTORE</dfn> = <var>1</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::SP::CANSAVE" title='llvm::SP::CANSAVE' data-ref="llvm::SP::CANSAVE" data-ref-filename="llvm..SP..CANSAVE">CANSAVE</dfn> = <var>2</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::SP::CLEANWIN" title='llvm::SP::CLEANWIN' data-ref="llvm::SP::CLEANWIN" data-ref-filename="llvm..SP..CLEANWIN">CLEANWIN</dfn> = <var>3</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::SP::CPQ" title='llvm::SP::CPQ' data-ref="llvm::SP::CPQ" data-ref-filename="llvm..SP..CPQ">CPQ</dfn> = <var>4</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::SP::CPSR" title='llvm::SP::CPSR' data-ref="llvm::SP::CPSR" data-ref-filename="llvm..SP..CPSR">CPSR</dfn> = <var>5</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::SP::CWP" title='llvm::SP::CWP' data-ref="llvm::SP::CWP" data-ref-filename="llvm..SP..CWP">CWP</dfn> = <var>6</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::SP::FQ" title='llvm::SP::FQ' data-ref="llvm::SP::FQ" data-ref-filename="llvm..SP..FQ">FQ</dfn> = <var>7</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::SP::FSR" title='llvm::SP::FSR' data-ref="llvm::SP::FSR" data-ref-filename="llvm..SP..FSR">FSR</dfn> = <var>8</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::SP::ICC" title='llvm::SP::ICC' data-ref="llvm::SP::ICC" data-ref-filename="llvm..SP..ICC">ICC</dfn> = <var>9</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::SP::OTHERWIN" title='llvm::SP::OTHERWIN' data-ref="llvm::SP::OTHERWIN" data-ref-filename="llvm..SP..OTHERWIN">OTHERWIN</dfn> = <var>10</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::SP::PIL" title='llvm::SP::PIL' data-ref="llvm::SP::PIL" data-ref-filename="llvm..SP..PIL">PIL</dfn> = <var>11</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::SP::PSR" title='llvm::SP::PSR' data-ref="llvm::SP::PSR" data-ref-filename="llvm..SP..PSR">PSR</dfn> = <var>12</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::SP::PSTATE" title='llvm::SP::PSTATE' data-ref="llvm::SP::PSTATE" data-ref-filename="llvm..SP..PSTATE">PSTATE</dfn> = <var>13</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::SP::TBA" title='llvm::SP::TBA' data-ref="llvm::SP::TBA" data-ref-filename="llvm..SP..TBA">TBA</dfn> = <var>14</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::SP::TBR" title='llvm::SP::TBR' data-ref="llvm::SP::TBR" data-ref-filename="llvm..SP..TBR">TBR</dfn> = <var>15</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::SP::TICK" title='llvm::SP::TICK' data-ref="llvm::SP::TICK" data-ref-filename="llvm..SP..TICK">TICK</dfn> = <var>16</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::SP::TL" title='llvm::SP::TL' data-ref="llvm::SP::TL" data-ref-filename="llvm..SP..TL">TL</dfn> = <var>17</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::SP::TNPC" title='llvm::SP::TNPC' data-ref="llvm::SP::TNPC" data-ref-filename="llvm..SP..TNPC">TNPC</dfn> = <var>18</var>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::SP::TPC" title='llvm::SP::TPC' data-ref="llvm::SP::TPC" data-ref-filename="llvm..SP..TPC">TPC</dfn> = <var>19</var>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::SP::TSTATE" title='llvm::SP::TSTATE' data-ref="llvm::SP::TSTATE" data-ref-filename="llvm..SP..TSTATE">TSTATE</dfn> = <var>20</var>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::SP::TT" title='llvm::SP::TT' data-ref="llvm::SP::TT" data-ref-filename="llvm..SP..TT">TT</dfn> = <var>21</var>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::SP::WIM" title='llvm::SP::WIM' data-ref="llvm::SP::WIM" data-ref-filename="llvm..SP..WIM">WIM</dfn> = <var>22</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::SP::WSTATE" title='llvm::SP::WSTATE' data-ref="llvm::SP::WSTATE" data-ref-filename="llvm..SP..WSTATE">WSTATE</dfn> = <var>23</var>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::SP::Y" title='llvm::SP::Y' data-ref="llvm::SP::Y" data-ref-filename="llvm..SP..Y">Y</dfn> = <var>24</var>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::SP::ASR1" title='llvm::SP::ASR1' data-ref="llvm::SP::ASR1" data-ref-filename="llvm..SP..ASR1">ASR1</dfn> = <var>25</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::SP::ASR2" title='llvm::SP::ASR2' data-ref="llvm::SP::ASR2" data-ref-filename="llvm..SP..ASR2">ASR2</dfn> = <var>26</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::SP::ASR3" title='llvm::SP::ASR3' data-ref="llvm::SP::ASR3" data-ref-filename="llvm..SP..ASR3">ASR3</dfn> = <var>27</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::SP::ASR4" title='llvm::SP::ASR4' data-ref="llvm::SP::ASR4" data-ref-filename="llvm..SP..ASR4">ASR4</dfn> = <var>28</var>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::SP::ASR5" title='llvm::SP::ASR5' data-ref="llvm::SP::ASR5" data-ref-filename="llvm..SP..ASR5">ASR5</dfn> = <var>29</var>,</td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::SP::ASR6" title='llvm::SP::ASR6' data-ref="llvm::SP::ASR6" data-ref-filename="llvm..SP..ASR6">ASR6</dfn> = <var>30</var>,</td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::SP::ASR7" title='llvm::SP::ASR7' data-ref="llvm::SP::ASR7" data-ref-filename="llvm..SP..ASR7">ASR7</dfn> = <var>31</var>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::SP::ASR8" title='llvm::SP::ASR8' data-ref="llvm::SP::ASR8" data-ref-filename="llvm..SP..ASR8">ASR8</dfn> = <var>32</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::SP::ASR9" title='llvm::SP::ASR9' data-ref="llvm::SP::ASR9" data-ref-filename="llvm..SP..ASR9">ASR9</dfn> = <var>33</var>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::SP::ASR10" title='llvm::SP::ASR10' data-ref="llvm::SP::ASR10" data-ref-filename="llvm..SP..ASR10">ASR10</dfn> = <var>34</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::SP::ASR11" title='llvm::SP::ASR11' data-ref="llvm::SP::ASR11" data-ref-filename="llvm..SP..ASR11">ASR11</dfn> = <var>35</var>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::SP::ASR12" title='llvm::SP::ASR12' data-ref="llvm::SP::ASR12" data-ref-filename="llvm..SP..ASR12">ASR12</dfn> = <var>36</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::SP::ASR13" title='llvm::SP::ASR13' data-ref="llvm::SP::ASR13" data-ref-filename="llvm..SP..ASR13">ASR13</dfn> = <var>37</var>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::SP::ASR14" title='llvm::SP::ASR14' data-ref="llvm::SP::ASR14" data-ref-filename="llvm..SP..ASR14">ASR14</dfn> = <var>38</var>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::SP::ASR15" title='llvm::SP::ASR15' data-ref="llvm::SP::ASR15" data-ref-filename="llvm..SP..ASR15">ASR15</dfn> = <var>39</var>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::SP::ASR16" title='llvm::SP::ASR16' data-ref="llvm::SP::ASR16" data-ref-filename="llvm..SP..ASR16">ASR16</dfn> = <var>40</var>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::SP::ASR17" title='llvm::SP::ASR17' data-ref="llvm::SP::ASR17" data-ref-filename="llvm..SP..ASR17">ASR17</dfn> = <var>41</var>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::SP::ASR18" title='llvm::SP::ASR18' data-ref="llvm::SP::ASR18" data-ref-filename="llvm..SP..ASR18">ASR18</dfn> = <var>42</var>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::SP::ASR19" title='llvm::SP::ASR19' data-ref="llvm::SP::ASR19" data-ref-filename="llvm..SP..ASR19">ASR19</dfn> = <var>43</var>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::SP::ASR20" title='llvm::SP::ASR20' data-ref="llvm::SP::ASR20" data-ref-filename="llvm..SP..ASR20">ASR20</dfn> = <var>44</var>,</td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::SP::ASR21" title='llvm::SP::ASR21' data-ref="llvm::SP::ASR21" data-ref-filename="llvm..SP..ASR21">ASR21</dfn> = <var>45</var>,</td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::SP::ASR22" title='llvm::SP::ASR22' data-ref="llvm::SP::ASR22" data-ref-filename="llvm..SP..ASR22">ASR22</dfn> = <var>46</var>,</td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::SP::ASR23" title='llvm::SP::ASR23' data-ref="llvm::SP::ASR23" data-ref-filename="llvm..SP..ASR23">ASR23</dfn> = <var>47</var>,</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::SP::ASR24" title='llvm::SP::ASR24' data-ref="llvm::SP::ASR24" data-ref-filename="llvm..SP..ASR24">ASR24</dfn> = <var>48</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::SP::ASR25" title='llvm::SP::ASR25' data-ref="llvm::SP::ASR25" data-ref-filename="llvm..SP..ASR25">ASR25</dfn> = <var>49</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::SP::ASR26" title='llvm::SP::ASR26' data-ref="llvm::SP::ASR26" data-ref-filename="llvm..SP..ASR26">ASR26</dfn> = <var>50</var>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::SP::ASR27" title='llvm::SP::ASR27' data-ref="llvm::SP::ASR27" data-ref-filename="llvm..SP..ASR27">ASR27</dfn> = <var>51</var>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::SP::ASR28" title='llvm::SP::ASR28' data-ref="llvm::SP::ASR28" data-ref-filename="llvm..SP..ASR28">ASR28</dfn> = <var>52</var>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::SP::ASR29" title='llvm::SP::ASR29' data-ref="llvm::SP::ASR29" data-ref-filename="llvm..SP..ASR29">ASR29</dfn> = <var>53</var>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::SP::ASR30" title='llvm::SP::ASR30' data-ref="llvm::SP::ASR30" data-ref-filename="llvm..SP..ASR30">ASR30</dfn> = <var>54</var>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::SP::ASR31" title='llvm::SP::ASR31' data-ref="llvm::SP::ASR31" data-ref-filename="llvm..SP..ASR31">ASR31</dfn> = <var>55</var>,</td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::SP::C0" title='llvm::SP::C0' data-ref="llvm::SP::C0" data-ref-filename="llvm..SP..C0">C0</dfn> = <var>56</var>,</td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::SP::C1" title='llvm::SP::C1' data-ref="llvm::SP::C1" data-ref-filename="llvm..SP..C1">C1</dfn> = <var>57</var>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="llvm::SP::C2" title='llvm::SP::C2' data-ref="llvm::SP::C2" data-ref-filename="llvm..SP..C2">C2</dfn> = <var>58</var>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::SP::C3" title='llvm::SP::C3' data-ref="llvm::SP::C3" data-ref-filename="llvm..SP..C3">C3</dfn> = <var>59</var>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::SP::C4" title='llvm::SP::C4' data-ref="llvm::SP::C4" data-ref-filename="llvm..SP..C4">C4</dfn> = <var>60</var>,</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::SP::C5" title='llvm::SP::C5' data-ref="llvm::SP::C5" data-ref-filename="llvm..SP..C5">C5</dfn> = <var>61</var>,</td></tr>
<tr><th id="82">82</th><td>  <dfn class="enum" id="llvm::SP::C6" title='llvm::SP::C6' data-ref="llvm::SP::C6" data-ref-filename="llvm..SP..C6">C6</dfn> = <var>62</var>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::SP::C7" title='llvm::SP::C7' data-ref="llvm::SP::C7" data-ref-filename="llvm..SP..C7">C7</dfn> = <var>63</var>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::SP::C8" title='llvm::SP::C8' data-ref="llvm::SP::C8" data-ref-filename="llvm..SP..C8">C8</dfn> = <var>64</var>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="llvm::SP::C9" title='llvm::SP::C9' data-ref="llvm::SP::C9" data-ref-filename="llvm..SP..C9">C9</dfn> = <var>65</var>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="llvm::SP::C10" title='llvm::SP::C10' data-ref="llvm::SP::C10" data-ref-filename="llvm..SP..C10">C10</dfn> = <var>66</var>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::SP::C11" title='llvm::SP::C11' data-ref="llvm::SP::C11" data-ref-filename="llvm..SP..C11">C11</dfn> = <var>67</var>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="llvm::SP::C12" title='llvm::SP::C12' data-ref="llvm::SP::C12" data-ref-filename="llvm..SP..C12">C12</dfn> = <var>68</var>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="llvm::SP::C13" title='llvm::SP::C13' data-ref="llvm::SP::C13" data-ref-filename="llvm..SP..C13">C13</dfn> = <var>69</var>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="llvm::SP::C14" title='llvm::SP::C14' data-ref="llvm::SP::C14" data-ref-filename="llvm..SP..C14">C14</dfn> = <var>70</var>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::SP::C15" title='llvm::SP::C15' data-ref="llvm::SP::C15" data-ref-filename="llvm..SP..C15">C15</dfn> = <var>71</var>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="llvm::SP::C16" title='llvm::SP::C16' data-ref="llvm::SP::C16" data-ref-filename="llvm..SP..C16">C16</dfn> = <var>72</var>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="llvm::SP::C17" title='llvm::SP::C17' data-ref="llvm::SP::C17" data-ref-filename="llvm..SP..C17">C17</dfn> = <var>73</var>,</td></tr>
<tr><th id="94">94</th><td>  <dfn class="enum" id="llvm::SP::C18" title='llvm::SP::C18' data-ref="llvm::SP::C18" data-ref-filename="llvm..SP..C18">C18</dfn> = <var>74</var>,</td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="llvm::SP::C19" title='llvm::SP::C19' data-ref="llvm::SP::C19" data-ref-filename="llvm..SP..C19">C19</dfn> = <var>75</var>,</td></tr>
<tr><th id="96">96</th><td>  <dfn class="enum" id="llvm::SP::C20" title='llvm::SP::C20' data-ref="llvm::SP::C20" data-ref-filename="llvm..SP..C20">C20</dfn> = <var>76</var>,</td></tr>
<tr><th id="97">97</th><td>  <dfn class="enum" id="llvm::SP::C21" title='llvm::SP::C21' data-ref="llvm::SP::C21" data-ref-filename="llvm..SP..C21">C21</dfn> = <var>77</var>,</td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="llvm::SP::C22" title='llvm::SP::C22' data-ref="llvm::SP::C22" data-ref-filename="llvm..SP..C22">C22</dfn> = <var>78</var>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="llvm::SP::C23" title='llvm::SP::C23' data-ref="llvm::SP::C23" data-ref-filename="llvm..SP..C23">C23</dfn> = <var>79</var>,</td></tr>
<tr><th id="100">100</th><td>  <dfn class="enum" id="llvm::SP::C24" title='llvm::SP::C24' data-ref="llvm::SP::C24" data-ref-filename="llvm..SP..C24">C24</dfn> = <var>80</var>,</td></tr>
<tr><th id="101">101</th><td>  <dfn class="enum" id="llvm::SP::C25" title='llvm::SP::C25' data-ref="llvm::SP::C25" data-ref-filename="llvm..SP..C25">C25</dfn> = <var>81</var>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="llvm::SP::C26" title='llvm::SP::C26' data-ref="llvm::SP::C26" data-ref-filename="llvm..SP..C26">C26</dfn> = <var>82</var>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::SP::C27" title='llvm::SP::C27' data-ref="llvm::SP::C27" data-ref-filename="llvm..SP..C27">C27</dfn> = <var>83</var>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::SP::C28" title='llvm::SP::C28' data-ref="llvm::SP::C28" data-ref-filename="llvm..SP..C28">C28</dfn> = <var>84</var>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::SP::C29" title='llvm::SP::C29' data-ref="llvm::SP::C29" data-ref-filename="llvm..SP..C29">C29</dfn> = <var>85</var>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="llvm::SP::C30" title='llvm::SP::C30' data-ref="llvm::SP::C30" data-ref-filename="llvm..SP..C30">C30</dfn> = <var>86</var>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::SP::C31" title='llvm::SP::C31' data-ref="llvm::SP::C31" data-ref-filename="llvm..SP..C31">C31</dfn> = <var>87</var>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::SP::D0" title='llvm::SP::D0' data-ref="llvm::SP::D0" data-ref-filename="llvm..SP..D0">D0</dfn> = <var>88</var>,</td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::SP::D1" title='llvm::SP::D1' data-ref="llvm::SP::D1" data-ref-filename="llvm..SP..D1">D1</dfn> = <var>89</var>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::SP::D2" title='llvm::SP::D2' data-ref="llvm::SP::D2" data-ref-filename="llvm..SP..D2">D2</dfn> = <var>90</var>,</td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="llvm::SP::D3" title='llvm::SP::D3' data-ref="llvm::SP::D3" data-ref-filename="llvm..SP..D3">D3</dfn> = <var>91</var>,</td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="llvm::SP::D4" title='llvm::SP::D4' data-ref="llvm::SP::D4" data-ref-filename="llvm..SP..D4">D4</dfn> = <var>92</var>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::SP::D5" title='llvm::SP::D5' data-ref="llvm::SP::D5" data-ref-filename="llvm..SP..D5">D5</dfn> = <var>93</var>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="llvm::SP::D6" title='llvm::SP::D6' data-ref="llvm::SP::D6" data-ref-filename="llvm..SP..D6">D6</dfn> = <var>94</var>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::SP::D7" title='llvm::SP::D7' data-ref="llvm::SP::D7" data-ref-filename="llvm..SP..D7">D7</dfn> = <var>95</var>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="llvm::SP::D8" title='llvm::SP::D8' data-ref="llvm::SP::D8" data-ref-filename="llvm..SP..D8">D8</dfn> = <var>96</var>,</td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::SP::D9" title='llvm::SP::D9' data-ref="llvm::SP::D9" data-ref-filename="llvm..SP..D9">D9</dfn> = <var>97</var>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::SP::D10" title='llvm::SP::D10' data-ref="llvm::SP::D10" data-ref-filename="llvm..SP..D10">D10</dfn> = <var>98</var>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::SP::D11" title='llvm::SP::D11' data-ref="llvm::SP::D11" data-ref-filename="llvm..SP..D11">D11</dfn> = <var>99</var>,</td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="llvm::SP::D12" title='llvm::SP::D12' data-ref="llvm::SP::D12" data-ref-filename="llvm..SP..D12">D12</dfn> = <var>100</var>,</td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::SP::D13" title='llvm::SP::D13' data-ref="llvm::SP::D13" data-ref-filename="llvm..SP..D13">D13</dfn> = <var>101</var>,</td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="llvm::SP::D14" title='llvm::SP::D14' data-ref="llvm::SP::D14" data-ref-filename="llvm..SP..D14">D14</dfn> = <var>102</var>,</td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="llvm::SP::D15" title='llvm::SP::D15' data-ref="llvm::SP::D15" data-ref-filename="llvm..SP..D15">D15</dfn> = <var>103</var>,</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::SP::D16" title='llvm::SP::D16' data-ref="llvm::SP::D16" data-ref-filename="llvm..SP..D16">D16</dfn> = <var>104</var>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::SP::D17" title='llvm::SP::D17' data-ref="llvm::SP::D17" data-ref-filename="llvm..SP..D17">D17</dfn> = <var>105</var>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::SP::D18" title='llvm::SP::D18' data-ref="llvm::SP::D18" data-ref-filename="llvm..SP..D18">D18</dfn> = <var>106</var>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::SP::D19" title='llvm::SP::D19' data-ref="llvm::SP::D19" data-ref-filename="llvm..SP..D19">D19</dfn> = <var>107</var>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::SP::D20" title='llvm::SP::D20' data-ref="llvm::SP::D20" data-ref-filename="llvm..SP..D20">D20</dfn> = <var>108</var>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::SP::D21" title='llvm::SP::D21' data-ref="llvm::SP::D21" data-ref-filename="llvm..SP..D21">D21</dfn> = <var>109</var>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::SP::D22" title='llvm::SP::D22' data-ref="llvm::SP::D22" data-ref-filename="llvm..SP..D22">D22</dfn> = <var>110</var>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="llvm::SP::D23" title='llvm::SP::D23' data-ref="llvm::SP::D23" data-ref-filename="llvm..SP..D23">D23</dfn> = <var>111</var>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="llvm::SP::D24" title='llvm::SP::D24' data-ref="llvm::SP::D24" data-ref-filename="llvm..SP..D24">D24</dfn> = <var>112</var>,</td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="llvm::SP::D25" title='llvm::SP::D25' data-ref="llvm::SP::D25" data-ref-filename="llvm..SP..D25">D25</dfn> = <var>113</var>,</td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="llvm::SP::D26" title='llvm::SP::D26' data-ref="llvm::SP::D26" data-ref-filename="llvm..SP..D26">D26</dfn> = <var>114</var>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::SP::D27" title='llvm::SP::D27' data-ref="llvm::SP::D27" data-ref-filename="llvm..SP..D27">D27</dfn> = <var>115</var>,</td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="llvm::SP::D28" title='llvm::SP::D28' data-ref="llvm::SP::D28" data-ref-filename="llvm..SP..D28">D28</dfn> = <var>116</var>,</td></tr>
<tr><th id="137">137</th><td>  <dfn class="enum" id="llvm::SP::D29" title='llvm::SP::D29' data-ref="llvm::SP::D29" data-ref-filename="llvm..SP..D29">D29</dfn> = <var>117</var>,</td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="llvm::SP::D30" title='llvm::SP::D30' data-ref="llvm::SP::D30" data-ref-filename="llvm..SP..D30">D30</dfn> = <var>118</var>,</td></tr>
<tr><th id="139">139</th><td>  <dfn class="enum" id="llvm::SP::D31" title='llvm::SP::D31' data-ref="llvm::SP::D31" data-ref-filename="llvm..SP..D31">D31</dfn> = <var>119</var>,</td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="llvm::SP::F0" title='llvm::SP::F0' data-ref="llvm::SP::F0" data-ref-filename="llvm..SP..F0">F0</dfn> = <var>120</var>,</td></tr>
<tr><th id="141">141</th><td>  <dfn class="enum" id="llvm::SP::F1" title='llvm::SP::F1' data-ref="llvm::SP::F1" data-ref-filename="llvm..SP..F1">F1</dfn> = <var>121</var>,</td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="llvm::SP::F2" title='llvm::SP::F2' data-ref="llvm::SP::F2" data-ref-filename="llvm..SP..F2">F2</dfn> = <var>122</var>,</td></tr>
<tr><th id="143">143</th><td>  <dfn class="enum" id="llvm::SP::F3" title='llvm::SP::F3' data-ref="llvm::SP::F3" data-ref-filename="llvm..SP..F3">F3</dfn> = <var>123</var>,</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="llvm::SP::F4" title='llvm::SP::F4' data-ref="llvm::SP::F4" data-ref-filename="llvm..SP..F4">F4</dfn> = <var>124</var>,</td></tr>
<tr><th id="145">145</th><td>  <dfn class="enum" id="llvm::SP::F5" title='llvm::SP::F5' data-ref="llvm::SP::F5" data-ref-filename="llvm..SP..F5">F5</dfn> = <var>125</var>,</td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="llvm::SP::F6" title='llvm::SP::F6' data-ref="llvm::SP::F6" data-ref-filename="llvm..SP..F6">F6</dfn> = <var>126</var>,</td></tr>
<tr><th id="147">147</th><td>  <dfn class="enum" id="llvm::SP::F7" title='llvm::SP::F7' data-ref="llvm::SP::F7" data-ref-filename="llvm..SP..F7">F7</dfn> = <var>127</var>,</td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::SP::F8" title='llvm::SP::F8' data-ref="llvm::SP::F8" data-ref-filename="llvm..SP..F8">F8</dfn> = <var>128</var>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="llvm::SP::F9" title='llvm::SP::F9' data-ref="llvm::SP::F9" data-ref-filename="llvm..SP..F9">F9</dfn> = <var>129</var>,</td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="llvm::SP::F10" title='llvm::SP::F10' data-ref="llvm::SP::F10" data-ref-filename="llvm..SP..F10">F10</dfn> = <var>130</var>,</td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="llvm::SP::F11" title='llvm::SP::F11' data-ref="llvm::SP::F11" data-ref-filename="llvm..SP..F11">F11</dfn> = <var>131</var>,</td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="llvm::SP::F12" title='llvm::SP::F12' data-ref="llvm::SP::F12" data-ref-filename="llvm..SP..F12">F12</dfn> = <var>132</var>,</td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="llvm::SP::F13" title='llvm::SP::F13' data-ref="llvm::SP::F13" data-ref-filename="llvm..SP..F13">F13</dfn> = <var>133</var>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::SP::F14" title='llvm::SP::F14' data-ref="llvm::SP::F14" data-ref-filename="llvm..SP..F14">F14</dfn> = <var>134</var>,</td></tr>
<tr><th id="155">155</th><td>  <dfn class="enum" id="llvm::SP::F15" title='llvm::SP::F15' data-ref="llvm::SP::F15" data-ref-filename="llvm..SP..F15">F15</dfn> = <var>135</var>,</td></tr>
<tr><th id="156">156</th><td>  <dfn class="enum" id="llvm::SP::F16" title='llvm::SP::F16' data-ref="llvm::SP::F16" data-ref-filename="llvm..SP..F16">F16</dfn> = <var>136</var>,</td></tr>
<tr><th id="157">157</th><td>  <dfn class="enum" id="llvm::SP::F17" title='llvm::SP::F17' data-ref="llvm::SP::F17" data-ref-filename="llvm..SP..F17">F17</dfn> = <var>137</var>,</td></tr>
<tr><th id="158">158</th><td>  <dfn class="enum" id="llvm::SP::F18" title='llvm::SP::F18' data-ref="llvm::SP::F18" data-ref-filename="llvm..SP..F18">F18</dfn> = <var>138</var>,</td></tr>
<tr><th id="159">159</th><td>  <dfn class="enum" id="llvm::SP::F19" title='llvm::SP::F19' data-ref="llvm::SP::F19" data-ref-filename="llvm..SP..F19">F19</dfn> = <var>139</var>,</td></tr>
<tr><th id="160">160</th><td>  <dfn class="enum" id="llvm::SP::F20" title='llvm::SP::F20' data-ref="llvm::SP::F20" data-ref-filename="llvm..SP..F20">F20</dfn> = <var>140</var>,</td></tr>
<tr><th id="161">161</th><td>  <dfn class="enum" id="llvm::SP::F21" title='llvm::SP::F21' data-ref="llvm::SP::F21" data-ref-filename="llvm..SP..F21">F21</dfn> = <var>141</var>,</td></tr>
<tr><th id="162">162</th><td>  <dfn class="enum" id="llvm::SP::F22" title='llvm::SP::F22' data-ref="llvm::SP::F22" data-ref-filename="llvm..SP..F22">F22</dfn> = <var>142</var>,</td></tr>
<tr><th id="163">163</th><td>  <dfn class="enum" id="llvm::SP::F23" title='llvm::SP::F23' data-ref="llvm::SP::F23" data-ref-filename="llvm..SP..F23">F23</dfn> = <var>143</var>,</td></tr>
<tr><th id="164">164</th><td>  <dfn class="enum" id="llvm::SP::F24" title='llvm::SP::F24' data-ref="llvm::SP::F24" data-ref-filename="llvm..SP..F24">F24</dfn> = <var>144</var>,</td></tr>
<tr><th id="165">165</th><td>  <dfn class="enum" id="llvm::SP::F25" title='llvm::SP::F25' data-ref="llvm::SP::F25" data-ref-filename="llvm..SP..F25">F25</dfn> = <var>145</var>,</td></tr>
<tr><th id="166">166</th><td>  <dfn class="enum" id="llvm::SP::F26" title='llvm::SP::F26' data-ref="llvm::SP::F26" data-ref-filename="llvm..SP..F26">F26</dfn> = <var>146</var>,</td></tr>
<tr><th id="167">167</th><td>  <dfn class="enum" id="llvm::SP::F27" title='llvm::SP::F27' data-ref="llvm::SP::F27" data-ref-filename="llvm..SP..F27">F27</dfn> = <var>147</var>,</td></tr>
<tr><th id="168">168</th><td>  <dfn class="enum" id="llvm::SP::F28" title='llvm::SP::F28' data-ref="llvm::SP::F28" data-ref-filename="llvm..SP..F28">F28</dfn> = <var>148</var>,</td></tr>
<tr><th id="169">169</th><td>  <dfn class="enum" id="llvm::SP::F29" title='llvm::SP::F29' data-ref="llvm::SP::F29" data-ref-filename="llvm..SP..F29">F29</dfn> = <var>149</var>,</td></tr>
<tr><th id="170">170</th><td>  <dfn class="enum" id="llvm::SP::F30" title='llvm::SP::F30' data-ref="llvm::SP::F30" data-ref-filename="llvm..SP..F30">F30</dfn> = <var>150</var>,</td></tr>
<tr><th id="171">171</th><td>  <dfn class="enum" id="llvm::SP::F31" title='llvm::SP::F31' data-ref="llvm::SP::F31" data-ref-filename="llvm..SP..F31">F31</dfn> = <var>151</var>,</td></tr>
<tr><th id="172">172</th><td>  <dfn class="enum" id="llvm::SP::FCC0" title='llvm::SP::FCC0' data-ref="llvm::SP::FCC0" data-ref-filename="llvm..SP..FCC0">FCC0</dfn> = <var>152</var>,</td></tr>
<tr><th id="173">173</th><td>  <dfn class="enum" id="llvm::SP::FCC1" title='llvm::SP::FCC1' data-ref="llvm::SP::FCC1" data-ref-filename="llvm..SP..FCC1">FCC1</dfn> = <var>153</var>,</td></tr>
<tr><th id="174">174</th><td>  <dfn class="enum" id="llvm::SP::FCC2" title='llvm::SP::FCC2' data-ref="llvm::SP::FCC2" data-ref-filename="llvm..SP..FCC2">FCC2</dfn> = <var>154</var>,</td></tr>
<tr><th id="175">175</th><td>  <dfn class="enum" id="llvm::SP::FCC3" title='llvm::SP::FCC3' data-ref="llvm::SP::FCC3" data-ref-filename="llvm..SP..FCC3">FCC3</dfn> = <var>155</var>,</td></tr>
<tr><th id="176">176</th><td>  <dfn class="enum" id="llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</dfn> = <var>156</var>,</td></tr>
<tr><th id="177">177</th><td>  <dfn class="enum" id="llvm::SP::G1" title='llvm::SP::G1' data-ref="llvm::SP::G1" data-ref-filename="llvm..SP..G1">G1</dfn> = <var>157</var>,</td></tr>
<tr><th id="178">178</th><td>  <dfn class="enum" id="llvm::SP::G2" title='llvm::SP::G2' data-ref="llvm::SP::G2" data-ref-filename="llvm..SP..G2">G2</dfn> = <var>158</var>,</td></tr>
<tr><th id="179">179</th><td>  <dfn class="enum" id="llvm::SP::G3" title='llvm::SP::G3' data-ref="llvm::SP::G3" data-ref-filename="llvm..SP..G3">G3</dfn> = <var>159</var>,</td></tr>
<tr><th id="180">180</th><td>  <dfn class="enum" id="llvm::SP::G4" title='llvm::SP::G4' data-ref="llvm::SP::G4" data-ref-filename="llvm..SP..G4">G4</dfn> = <var>160</var>,</td></tr>
<tr><th id="181">181</th><td>  <dfn class="enum" id="llvm::SP::G5" title='llvm::SP::G5' data-ref="llvm::SP::G5" data-ref-filename="llvm..SP..G5">G5</dfn> = <var>161</var>,</td></tr>
<tr><th id="182">182</th><td>  <dfn class="enum" id="llvm::SP::G6" title='llvm::SP::G6' data-ref="llvm::SP::G6" data-ref-filename="llvm..SP..G6">G6</dfn> = <var>162</var>,</td></tr>
<tr><th id="183">183</th><td>  <dfn class="enum" id="llvm::SP::G7" title='llvm::SP::G7' data-ref="llvm::SP::G7" data-ref-filename="llvm..SP..G7">G7</dfn> = <var>163</var>,</td></tr>
<tr><th id="184">184</th><td>  <dfn class="enum" id="llvm::SP::I0" title='llvm::SP::I0' data-ref="llvm::SP::I0" data-ref-filename="llvm..SP..I0">I0</dfn> = <var>164</var>,</td></tr>
<tr><th id="185">185</th><td>  <dfn class="enum" id="llvm::SP::I1" title='llvm::SP::I1' data-ref="llvm::SP::I1" data-ref-filename="llvm..SP..I1">I1</dfn> = <var>165</var>,</td></tr>
<tr><th id="186">186</th><td>  <dfn class="enum" id="llvm::SP::I2" title='llvm::SP::I2' data-ref="llvm::SP::I2" data-ref-filename="llvm..SP..I2">I2</dfn> = <var>166</var>,</td></tr>
<tr><th id="187">187</th><td>  <dfn class="enum" id="llvm::SP::I3" title='llvm::SP::I3' data-ref="llvm::SP::I3" data-ref-filename="llvm..SP..I3">I3</dfn> = <var>167</var>,</td></tr>
<tr><th id="188">188</th><td>  <dfn class="enum" id="llvm::SP::I4" title='llvm::SP::I4' data-ref="llvm::SP::I4" data-ref-filename="llvm..SP..I4">I4</dfn> = <var>168</var>,</td></tr>
<tr><th id="189">189</th><td>  <dfn class="enum" id="llvm::SP::I5" title='llvm::SP::I5' data-ref="llvm::SP::I5" data-ref-filename="llvm..SP..I5">I5</dfn> = <var>169</var>,</td></tr>
<tr><th id="190">190</th><td>  <dfn class="enum" id="llvm::SP::I6" title='llvm::SP::I6' data-ref="llvm::SP::I6" data-ref-filename="llvm..SP..I6">I6</dfn> = <var>170</var>,</td></tr>
<tr><th id="191">191</th><td>  <dfn class="enum" id="llvm::SP::I7" title='llvm::SP::I7' data-ref="llvm::SP::I7" data-ref-filename="llvm..SP..I7">I7</dfn> = <var>171</var>,</td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="llvm::SP::L0" title='llvm::SP::L0' data-ref="llvm::SP::L0" data-ref-filename="llvm..SP..L0">L0</dfn> = <var>172</var>,</td></tr>
<tr><th id="193">193</th><td>  <dfn class="enum" id="llvm::SP::L1" title='llvm::SP::L1' data-ref="llvm::SP::L1" data-ref-filename="llvm..SP..L1">L1</dfn> = <var>173</var>,</td></tr>
<tr><th id="194">194</th><td>  <dfn class="enum" id="llvm::SP::L2" title='llvm::SP::L2' data-ref="llvm::SP::L2" data-ref-filename="llvm..SP..L2">L2</dfn> = <var>174</var>,</td></tr>
<tr><th id="195">195</th><td>  <dfn class="enum" id="llvm::SP::L3" title='llvm::SP::L3' data-ref="llvm::SP::L3" data-ref-filename="llvm..SP..L3">L3</dfn> = <var>175</var>,</td></tr>
<tr><th id="196">196</th><td>  <dfn class="enum" id="llvm::SP::L4" title='llvm::SP::L4' data-ref="llvm::SP::L4" data-ref-filename="llvm..SP..L4">L4</dfn> = <var>176</var>,</td></tr>
<tr><th id="197">197</th><td>  <dfn class="enum" id="llvm::SP::L5" title='llvm::SP::L5' data-ref="llvm::SP::L5" data-ref-filename="llvm..SP..L5">L5</dfn> = <var>177</var>,</td></tr>
<tr><th id="198">198</th><td>  <dfn class="enum" id="llvm::SP::L6" title='llvm::SP::L6' data-ref="llvm::SP::L6" data-ref-filename="llvm..SP..L6">L6</dfn> = <var>178</var>,</td></tr>
<tr><th id="199">199</th><td>  <dfn class="enum" id="llvm::SP::L7" title='llvm::SP::L7' data-ref="llvm::SP::L7" data-ref-filename="llvm..SP..L7">L7</dfn> = <var>179</var>,</td></tr>
<tr><th id="200">200</th><td>  <dfn class="enum" id="llvm::SP::O0" title='llvm::SP::O0' data-ref="llvm::SP::O0" data-ref-filename="llvm..SP..O0">O0</dfn> = <var>180</var>,</td></tr>
<tr><th id="201">201</th><td>  <dfn class="enum" id="llvm::SP::O1" title='llvm::SP::O1' data-ref="llvm::SP::O1" data-ref-filename="llvm..SP..O1">O1</dfn> = <var>181</var>,</td></tr>
<tr><th id="202">202</th><td>  <dfn class="enum" id="llvm::SP::O2" title='llvm::SP::O2' data-ref="llvm::SP::O2" data-ref-filename="llvm..SP..O2">O2</dfn> = <var>182</var>,</td></tr>
<tr><th id="203">203</th><td>  <dfn class="enum" id="llvm::SP::O3" title='llvm::SP::O3' data-ref="llvm::SP::O3" data-ref-filename="llvm..SP..O3">O3</dfn> = <var>183</var>,</td></tr>
<tr><th id="204">204</th><td>  <dfn class="enum" id="llvm::SP::O4" title='llvm::SP::O4' data-ref="llvm::SP::O4" data-ref-filename="llvm..SP..O4">O4</dfn> = <var>184</var>,</td></tr>
<tr><th id="205">205</th><td>  <dfn class="enum" id="llvm::SP::O5" title='llvm::SP::O5' data-ref="llvm::SP::O5" data-ref-filename="llvm..SP..O5">O5</dfn> = <var>185</var>,</td></tr>
<tr><th id="206">206</th><td>  <dfn class="enum" id="llvm::SP::O6" title='llvm::SP::O6' data-ref="llvm::SP::O6" data-ref-filename="llvm..SP..O6">O6</dfn> = <var>186</var>,</td></tr>
<tr><th id="207">207</th><td>  <dfn class="enum" id="llvm::SP::O7" title='llvm::SP::O7' data-ref="llvm::SP::O7" data-ref-filename="llvm..SP..O7">O7</dfn> = <var>187</var>,</td></tr>
<tr><th id="208">208</th><td>  <dfn class="enum" id="llvm::SP::Q0" title='llvm::SP::Q0' data-ref="llvm::SP::Q0" data-ref-filename="llvm..SP..Q0">Q0</dfn> = <var>188</var>,</td></tr>
<tr><th id="209">209</th><td>  <dfn class="enum" id="llvm::SP::Q1" title='llvm::SP::Q1' data-ref="llvm::SP::Q1" data-ref-filename="llvm..SP..Q1">Q1</dfn> = <var>189</var>,</td></tr>
<tr><th id="210">210</th><td>  <dfn class="enum" id="llvm::SP::Q2" title='llvm::SP::Q2' data-ref="llvm::SP::Q2" data-ref-filename="llvm..SP..Q2">Q2</dfn> = <var>190</var>,</td></tr>
<tr><th id="211">211</th><td>  <dfn class="enum" id="llvm::SP::Q3" title='llvm::SP::Q3' data-ref="llvm::SP::Q3" data-ref-filename="llvm..SP..Q3">Q3</dfn> = <var>191</var>,</td></tr>
<tr><th id="212">212</th><td>  <dfn class="enum" id="llvm::SP::Q4" title='llvm::SP::Q4' data-ref="llvm::SP::Q4" data-ref-filename="llvm..SP..Q4">Q4</dfn> = <var>192</var>,</td></tr>
<tr><th id="213">213</th><td>  <dfn class="enum" id="llvm::SP::Q5" title='llvm::SP::Q5' data-ref="llvm::SP::Q5" data-ref-filename="llvm..SP..Q5">Q5</dfn> = <var>193</var>,</td></tr>
<tr><th id="214">214</th><td>  <dfn class="enum" id="llvm::SP::Q6" title='llvm::SP::Q6' data-ref="llvm::SP::Q6" data-ref-filename="llvm..SP..Q6">Q6</dfn> = <var>194</var>,</td></tr>
<tr><th id="215">215</th><td>  <dfn class="enum" id="llvm::SP::Q7" title='llvm::SP::Q7' data-ref="llvm::SP::Q7" data-ref-filename="llvm..SP..Q7">Q7</dfn> = <var>195</var>,</td></tr>
<tr><th id="216">216</th><td>  <dfn class="enum" id="llvm::SP::Q8" title='llvm::SP::Q8' data-ref="llvm::SP::Q8" data-ref-filename="llvm..SP..Q8">Q8</dfn> = <var>196</var>,</td></tr>
<tr><th id="217">217</th><td>  <dfn class="enum" id="llvm::SP::Q9" title='llvm::SP::Q9' data-ref="llvm::SP::Q9" data-ref-filename="llvm..SP..Q9">Q9</dfn> = <var>197</var>,</td></tr>
<tr><th id="218">218</th><td>  <dfn class="enum" id="llvm::SP::Q10" title='llvm::SP::Q10' data-ref="llvm::SP::Q10" data-ref-filename="llvm..SP..Q10">Q10</dfn> = <var>198</var>,</td></tr>
<tr><th id="219">219</th><td>  <dfn class="enum" id="llvm::SP::Q11" title='llvm::SP::Q11' data-ref="llvm::SP::Q11" data-ref-filename="llvm..SP..Q11">Q11</dfn> = <var>199</var>,</td></tr>
<tr><th id="220">220</th><td>  <dfn class="enum" id="llvm::SP::Q12" title='llvm::SP::Q12' data-ref="llvm::SP::Q12" data-ref-filename="llvm..SP..Q12">Q12</dfn> = <var>200</var>,</td></tr>
<tr><th id="221">221</th><td>  <dfn class="enum" id="llvm::SP::Q13" title='llvm::SP::Q13' data-ref="llvm::SP::Q13" data-ref-filename="llvm..SP..Q13">Q13</dfn> = <var>201</var>,</td></tr>
<tr><th id="222">222</th><td>  <dfn class="enum" id="llvm::SP::Q14" title='llvm::SP::Q14' data-ref="llvm::SP::Q14" data-ref-filename="llvm..SP..Q14">Q14</dfn> = <var>202</var>,</td></tr>
<tr><th id="223">223</th><td>  <dfn class="enum" id="llvm::SP::Q15" title='llvm::SP::Q15' data-ref="llvm::SP::Q15" data-ref-filename="llvm..SP..Q15">Q15</dfn> = <var>203</var>,</td></tr>
<tr><th id="224">224</th><td>  <dfn class="enum" id="llvm::SP::C0_C1" title='llvm::SP::C0_C1' data-ref="llvm::SP::C0_C1" data-ref-filename="llvm..SP..C0_C1">C0_C1</dfn> = <var>204</var>,</td></tr>
<tr><th id="225">225</th><td>  <dfn class="enum" id="llvm::SP::C2_C3" title='llvm::SP::C2_C3' data-ref="llvm::SP::C2_C3" data-ref-filename="llvm..SP..C2_C3">C2_C3</dfn> = <var>205</var>,</td></tr>
<tr><th id="226">226</th><td>  <dfn class="enum" id="llvm::SP::C4_C5" title='llvm::SP::C4_C5' data-ref="llvm::SP::C4_C5" data-ref-filename="llvm..SP..C4_C5">C4_C5</dfn> = <var>206</var>,</td></tr>
<tr><th id="227">227</th><td>  <dfn class="enum" id="llvm::SP::C6_C7" title='llvm::SP::C6_C7' data-ref="llvm::SP::C6_C7" data-ref-filename="llvm..SP..C6_C7">C6_C7</dfn> = <var>207</var>,</td></tr>
<tr><th id="228">228</th><td>  <dfn class="enum" id="llvm::SP::C8_C9" title='llvm::SP::C8_C9' data-ref="llvm::SP::C8_C9" data-ref-filename="llvm..SP..C8_C9">C8_C9</dfn> = <var>208</var>,</td></tr>
<tr><th id="229">229</th><td>  <dfn class="enum" id="llvm::SP::C10_C11" title='llvm::SP::C10_C11' data-ref="llvm::SP::C10_C11" data-ref-filename="llvm..SP..C10_C11">C10_C11</dfn> = <var>209</var>,</td></tr>
<tr><th id="230">230</th><td>  <dfn class="enum" id="llvm::SP::C12_C13" title='llvm::SP::C12_C13' data-ref="llvm::SP::C12_C13" data-ref-filename="llvm..SP..C12_C13">C12_C13</dfn> = <var>210</var>,</td></tr>
<tr><th id="231">231</th><td>  <dfn class="enum" id="llvm::SP::C14_C15" title='llvm::SP::C14_C15' data-ref="llvm::SP::C14_C15" data-ref-filename="llvm..SP..C14_C15">C14_C15</dfn> = <var>211</var>,</td></tr>
<tr><th id="232">232</th><td>  <dfn class="enum" id="llvm::SP::C16_C17" title='llvm::SP::C16_C17' data-ref="llvm::SP::C16_C17" data-ref-filename="llvm..SP..C16_C17">C16_C17</dfn> = <var>212</var>,</td></tr>
<tr><th id="233">233</th><td>  <dfn class="enum" id="llvm::SP::C18_C19" title='llvm::SP::C18_C19' data-ref="llvm::SP::C18_C19" data-ref-filename="llvm..SP..C18_C19">C18_C19</dfn> = <var>213</var>,</td></tr>
<tr><th id="234">234</th><td>  <dfn class="enum" id="llvm::SP::C20_C21" title='llvm::SP::C20_C21' data-ref="llvm::SP::C20_C21" data-ref-filename="llvm..SP..C20_C21">C20_C21</dfn> = <var>214</var>,</td></tr>
<tr><th id="235">235</th><td>  <dfn class="enum" id="llvm::SP::C22_C23" title='llvm::SP::C22_C23' data-ref="llvm::SP::C22_C23" data-ref-filename="llvm..SP..C22_C23">C22_C23</dfn> = <var>215</var>,</td></tr>
<tr><th id="236">236</th><td>  <dfn class="enum" id="llvm::SP::C24_C25" title='llvm::SP::C24_C25' data-ref="llvm::SP::C24_C25" data-ref-filename="llvm..SP..C24_C25">C24_C25</dfn> = <var>216</var>,</td></tr>
<tr><th id="237">237</th><td>  <dfn class="enum" id="llvm::SP::C26_C27" title='llvm::SP::C26_C27' data-ref="llvm::SP::C26_C27" data-ref-filename="llvm..SP..C26_C27">C26_C27</dfn> = <var>217</var>,</td></tr>
<tr><th id="238">238</th><td>  <dfn class="enum" id="llvm::SP::C28_C29" title='llvm::SP::C28_C29' data-ref="llvm::SP::C28_C29" data-ref-filename="llvm..SP..C28_C29">C28_C29</dfn> = <var>218</var>,</td></tr>
<tr><th id="239">239</th><td>  <dfn class="enum" id="llvm::SP::C30_C31" title='llvm::SP::C30_C31' data-ref="llvm::SP::C30_C31" data-ref-filename="llvm..SP..C30_C31">C30_C31</dfn> = <var>219</var>,</td></tr>
<tr><th id="240">240</th><td>  <dfn class="enum" id="llvm::SP::G0_G1" title='llvm::SP::G0_G1' data-ref="llvm::SP::G0_G1" data-ref-filename="llvm..SP..G0_G1">G0_G1</dfn> = <var>220</var>,</td></tr>
<tr><th id="241">241</th><td>  <dfn class="enum" id="llvm::SP::G2_G3" title='llvm::SP::G2_G3' data-ref="llvm::SP::G2_G3" data-ref-filename="llvm..SP..G2_G3">G2_G3</dfn> = <var>221</var>,</td></tr>
<tr><th id="242">242</th><td>  <dfn class="enum" id="llvm::SP::G4_G5" title='llvm::SP::G4_G5' data-ref="llvm::SP::G4_G5" data-ref-filename="llvm..SP..G4_G5">G4_G5</dfn> = <var>222</var>,</td></tr>
<tr><th id="243">243</th><td>  <dfn class="enum" id="llvm::SP::G6_G7" title='llvm::SP::G6_G7' data-ref="llvm::SP::G6_G7" data-ref-filename="llvm..SP..G6_G7">G6_G7</dfn> = <var>223</var>,</td></tr>
<tr><th id="244">244</th><td>  <dfn class="enum" id="llvm::SP::I0_I1" title='llvm::SP::I0_I1' data-ref="llvm::SP::I0_I1" data-ref-filename="llvm..SP..I0_I1">I0_I1</dfn> = <var>224</var>,</td></tr>
<tr><th id="245">245</th><td>  <dfn class="enum" id="llvm::SP::I2_I3" title='llvm::SP::I2_I3' data-ref="llvm::SP::I2_I3" data-ref-filename="llvm..SP..I2_I3">I2_I3</dfn> = <var>225</var>,</td></tr>
<tr><th id="246">246</th><td>  <dfn class="enum" id="llvm::SP::I4_I5" title='llvm::SP::I4_I5' data-ref="llvm::SP::I4_I5" data-ref-filename="llvm..SP..I4_I5">I4_I5</dfn> = <var>226</var>,</td></tr>
<tr><th id="247">247</th><td>  <dfn class="enum" id="llvm::SP::I6_I7" title='llvm::SP::I6_I7' data-ref="llvm::SP::I6_I7" data-ref-filename="llvm..SP..I6_I7">I6_I7</dfn> = <var>227</var>,</td></tr>
<tr><th id="248">248</th><td>  <dfn class="enum" id="llvm::SP::L0_L1" title='llvm::SP::L0_L1' data-ref="llvm::SP::L0_L1" data-ref-filename="llvm..SP..L0_L1">L0_L1</dfn> = <var>228</var>,</td></tr>
<tr><th id="249">249</th><td>  <dfn class="enum" id="llvm::SP::L2_L3" title='llvm::SP::L2_L3' data-ref="llvm::SP::L2_L3" data-ref-filename="llvm..SP..L2_L3">L2_L3</dfn> = <var>229</var>,</td></tr>
<tr><th id="250">250</th><td>  <dfn class="enum" id="llvm::SP::L4_L5" title='llvm::SP::L4_L5' data-ref="llvm::SP::L4_L5" data-ref-filename="llvm..SP..L4_L5">L4_L5</dfn> = <var>230</var>,</td></tr>
<tr><th id="251">251</th><td>  <dfn class="enum" id="llvm::SP::L6_L7" title='llvm::SP::L6_L7' data-ref="llvm::SP::L6_L7" data-ref-filename="llvm..SP..L6_L7">L6_L7</dfn> = <var>231</var>,</td></tr>
<tr><th id="252">252</th><td>  <dfn class="enum" id="llvm::SP::O0_O1" title='llvm::SP::O0_O1' data-ref="llvm::SP::O0_O1" data-ref-filename="llvm..SP..O0_O1">O0_O1</dfn> = <var>232</var>,</td></tr>
<tr><th id="253">253</th><td>  <dfn class="enum" id="llvm::SP::O2_O3" title='llvm::SP::O2_O3' data-ref="llvm::SP::O2_O3" data-ref-filename="llvm..SP..O2_O3">O2_O3</dfn> = <var>233</var>,</td></tr>
<tr><th id="254">254</th><td>  <dfn class="enum" id="llvm::SP::O4_O5" title='llvm::SP::O4_O5' data-ref="llvm::SP::O4_O5" data-ref-filename="llvm..SP..O4_O5">O4_O5</dfn> = <var>234</var>,</td></tr>
<tr><th id="255">255</th><td>  <dfn class="enum" id="llvm::SP::O6_O7" title='llvm::SP::O6_O7' data-ref="llvm::SP::O6_O7" data-ref-filename="llvm..SP..O6_O7">O6_O7</dfn> = <var>235</var>,</td></tr>
<tr><th id="256">256</th><td>  <dfn class="enum" id="llvm::SP::NUM_TARGET_REGS" title='llvm::SP::NUM_TARGET_REGS' data-ref="llvm::SP::NUM_TARGET_REGS" data-ref-filename="llvm..SP..NUM_TARGET_REGS">NUM_TARGET_REGS</dfn> <i>// 236</i></td></tr>
<tr><th id="257">257</th><td>};</td></tr>
<tr><th id="258">258</th><td>} <i>// end namespace SP</i></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i>// Register classes</i></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><b>namespace</b> <span class="namespace">SP</span> {</td></tr>
<tr><th id="263">263</th><td><b>enum</b> {</td></tr>
<tr><th id="264">264</th><td>  <dfn class="enum" id="llvm::SP::FCCRegsRegClassID" title='llvm::SP::FCCRegsRegClassID' data-ref="llvm::SP::FCCRegsRegClassID" data-ref-filename="llvm..SP..FCCRegsRegClassID">FCCRegsRegClassID</dfn> = <var>0</var>,</td></tr>
<tr><th id="265">265</th><td>  <dfn class="enum" id="llvm::SP::ASRRegsRegClassID" title='llvm::SP::ASRRegsRegClassID' data-ref="llvm::SP::ASRRegsRegClassID" data-ref-filename="llvm..SP..ASRRegsRegClassID">ASRRegsRegClassID</dfn> = <var>1</var>,</td></tr>
<tr><th id="266">266</th><td>  <dfn class="enum" id="llvm::SP::CoprocRegsRegClassID" title='llvm::SP::CoprocRegsRegClassID' data-ref="llvm::SP::CoprocRegsRegClassID" data-ref-filename="llvm..SP..CoprocRegsRegClassID">CoprocRegsRegClassID</dfn> = <var>2</var>,</td></tr>
<tr><th id="267">267</th><td>  <dfn class="enum" id="llvm::SP::FPRegsRegClassID" title='llvm::SP::FPRegsRegClassID' data-ref="llvm::SP::FPRegsRegClassID" data-ref-filename="llvm..SP..FPRegsRegClassID">FPRegsRegClassID</dfn> = <var>3</var>,</td></tr>
<tr><th id="268">268</th><td>  <dfn class="enum" id="llvm::SP::IntRegsRegClassID" title='llvm::SP::IntRegsRegClassID' data-ref="llvm::SP::IntRegsRegClassID" data-ref-filename="llvm..SP..IntRegsRegClassID">IntRegsRegClassID</dfn> = <var>4</var>,</td></tr>
<tr><th id="269">269</th><td>  <dfn class="enum" id="llvm::SP::DFPRegsRegClassID" title='llvm::SP::DFPRegsRegClassID' data-ref="llvm::SP::DFPRegsRegClassID" data-ref-filename="llvm..SP..DFPRegsRegClassID">DFPRegsRegClassID</dfn> = <var>5</var>,</td></tr>
<tr><th id="270">270</th><td>  <dfn class="enum" id="llvm::SP::I64RegsRegClassID" title='llvm::SP::I64RegsRegClassID' data-ref="llvm::SP::I64RegsRegClassID" data-ref-filename="llvm..SP..I64RegsRegClassID">I64RegsRegClassID</dfn> = <var>6</var>,</td></tr>
<tr><th id="271">271</th><td>  <dfn class="enum" id="llvm::SP::CoprocPairRegClassID" title='llvm::SP::CoprocPairRegClassID' data-ref="llvm::SP::CoprocPairRegClassID" data-ref-filename="llvm..SP..CoprocPairRegClassID">CoprocPairRegClassID</dfn> = <var>7</var>,</td></tr>
<tr><th id="272">272</th><td>  <dfn class="enum" id="llvm::SP::IntPairRegClassID" title='llvm::SP::IntPairRegClassID' data-ref="llvm::SP::IntPairRegClassID" data-ref-filename="llvm..SP..IntPairRegClassID">IntPairRegClassID</dfn> = <var>8</var>,</td></tr>
<tr><th id="273">273</th><td>  <dfn class="enum" id="llvm::SP::LowDFPRegsRegClassID" title='llvm::SP::LowDFPRegsRegClassID' data-ref="llvm::SP::LowDFPRegsRegClassID" data-ref-filename="llvm..SP..LowDFPRegsRegClassID">LowDFPRegsRegClassID</dfn> = <var>9</var>,</td></tr>
<tr><th id="274">274</th><td>  <dfn class="enum" id="llvm::SP::PRRegsRegClassID" title='llvm::SP::PRRegsRegClassID' data-ref="llvm::SP::PRRegsRegClassID" data-ref-filename="llvm..SP..PRRegsRegClassID">PRRegsRegClassID</dfn> = <var>10</var>,</td></tr>
<tr><th id="275">275</th><td>  <dfn class="enum" id="llvm::SP::QFPRegsRegClassID" title='llvm::SP::QFPRegsRegClassID' data-ref="llvm::SP::QFPRegsRegClassID" data-ref-filename="llvm..SP..QFPRegsRegClassID">QFPRegsRegClassID</dfn> = <var>11</var>,</td></tr>
<tr><th id="276">276</th><td>  <dfn class="enum" id="llvm::SP::LowQFPRegsRegClassID" title='llvm::SP::LowQFPRegsRegClassID' data-ref="llvm::SP::LowQFPRegsRegClassID" data-ref-filename="llvm..SP..LowQFPRegsRegClassID">LowQFPRegsRegClassID</dfn> = <var>12</var>,</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>};</td></tr>
<tr><th id="279">279</th><td>} <i>// end namespace SP</i></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i>// Subregister indices</i></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><b>namespace</b> <span class="namespace">SP</span> {</td></tr>
<tr><th id="285">285</th><td><b>enum</b> : uint16_t {</td></tr>
<tr><th id="286">286</th><td>  <dfn class="enum" id="llvm::SP::NoSubRegister" title='llvm::SP::NoSubRegister' data-ref="llvm::SP::NoSubRegister" data-ref-filename="llvm..SP..NoSubRegister">NoSubRegister</dfn>,</td></tr>
<tr><th id="287">287</th><td>  <dfn class="enum" id="llvm::SP::sub_even" title='llvm::SP::sub_even' data-ref="llvm::SP::sub_even" data-ref-filename="llvm..SP..sub_even">sub_even</dfn>,	<i>// 1</i></td></tr>
<tr><th id="288">288</th><td>  <dfn class="enum" id="llvm::SP::sub_even64" title='llvm::SP::sub_even64' data-ref="llvm::SP::sub_even64" data-ref-filename="llvm..SP..sub_even64">sub_even64</dfn>,	<i>// 2</i></td></tr>
<tr><th id="289">289</th><td>  <dfn class="enum" id="llvm::SP::sub_odd" title='llvm::SP::sub_odd' data-ref="llvm::SP::sub_odd" data-ref-filename="llvm..SP..sub_odd">sub_odd</dfn>,	<i>// 3</i></td></tr>
<tr><th id="290">290</th><td>  <dfn class="enum" id="llvm::SP::sub_odd64" title='llvm::SP::sub_odd64' data-ref="llvm::SP::sub_odd64" data-ref-filename="llvm..SP..sub_odd64">sub_odd64</dfn>,	<i>// 4</i></td></tr>
<tr><th id="291">291</th><td>  <dfn class="enum" id="llvm::SP::sub_odd64_then_sub_even" title='llvm::SP::sub_odd64_then_sub_even' data-ref="llvm::SP::sub_odd64_then_sub_even" data-ref-filename="llvm..SP..sub_odd64_then_sub_even">sub_odd64_then_sub_even</dfn>,	<i>// 5</i></td></tr>
<tr><th id="292">292</th><td>  <dfn class="enum" id="llvm::SP::sub_odd64_then_sub_odd" title='llvm::SP::sub_odd64_then_sub_odd' data-ref="llvm::SP::sub_odd64_then_sub_odd" data-ref-filename="llvm..SP..sub_odd64_then_sub_odd">sub_odd64_then_sub_odd</dfn>,	<i>// 6</i></td></tr>
<tr><th id="293">293</th><td>  <dfn class="enum" id="llvm::SP::NUM_TARGET_SUBREGS" title='llvm::SP::NUM_TARGET_SUBREGS' data-ref="llvm::SP::NUM_TARGET_SUBREGS" data-ref-filename="llvm..SP..NUM_TARGET_SUBREGS">NUM_TARGET_SUBREGS</dfn></td></tr>
<tr><th id="294">294</th><td>};</td></tr>
<tr><th id="295">295</th><td>} <i>// end namespace SP</i></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>// Register pressure sets enum.</i></td></tr>
<tr><th id="298">298</th><td><b>namespace</b> <span class="namespace">SP</span> {</td></tr>
<tr><th id="299">299</th><td><b>enum</b> <dfn class="type def" id="llvm::SP::RegisterPressureSets" title='llvm::SP::RegisterPressureSets' data-ref="llvm::SP::RegisterPressureSets" data-ref-filename="llvm..SP..RegisterPressureSets">RegisterPressureSets</dfn> {</td></tr>
<tr><th id="300">300</th><td>  <dfn class="enum" id="llvm::SP::FCCRegs" title='llvm::SP::FCCRegs' data-ref="llvm::SP::FCCRegs" data-ref-filename="llvm..SP..FCCRegs">FCCRegs</dfn> = <var>0</var>,</td></tr>
<tr><th id="301">301</th><td>  <dfn class="enum" id="llvm::SP::PRRegs" title='llvm::SP::PRRegs' data-ref="llvm::SP::PRRegs" data-ref-filename="llvm..SP..PRRegs">PRRegs</dfn> = <var>1</var>,</td></tr>
<tr><th id="302">302</th><td>  <dfn class="enum" id="llvm::SP::FPRegs" title='llvm::SP::FPRegs' data-ref="llvm::SP::FPRegs" data-ref-filename="llvm..SP..FPRegs">FPRegs</dfn> = <var>2</var>,</td></tr>
<tr><th id="303">303</th><td>  <dfn class="enum" id="llvm::SP::IntRegs" title='llvm::SP::IntRegs' data-ref="llvm::SP::IntRegs" data-ref-filename="llvm..SP..IntRegs">IntRegs</dfn> = <var>3</var>,</td></tr>
<tr><th id="304">304</th><td>  <dfn class="enum" id="llvm::SP::DFPRegs" title='llvm::SP::DFPRegs' data-ref="llvm::SP::DFPRegs" data-ref-filename="llvm..SP..DFPRegs">DFPRegs</dfn> = <var>4</var>,</td></tr>
<tr><th id="305">305</th><td>};</td></tr>
<tr><th id="306">306</th><td>} <i>// end namespace SP</i></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><u>#<span data-ppcond="10">endif</span> // GET_REGINFO_ENUM</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="313">313</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="314">314</th><td><i>|* MC Register Information                                                    *|</i></td></tr>
<tr><th id="315">315</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="316">316</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="317">317</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="318">318</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><u>#<span data-ppcond="321">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</span></u></td></tr>
<tr><th id="322">322</th><td><u>#undef GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><b>extern</b> <em>const</em> MCPhysReg SparcRegDiffLists[] = {</td></tr>
<tr><th id="327">327</th><td>  <i>/* 0 */</i> <var>64871</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="328">328</th><td>  <i>/* 5 */</i> <var>32</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="329">329</th><td>  <i>/* 8 */</i> <var>65436</var>, <var>32</var>, <var>1</var>, <var>65504</var>, <var>33</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="330">330</th><td>  <i>/* 15 */</i> <var>34</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="331">331</th><td>  <i>/* 18 */</i> <var>65437</var>, <var>34</var>, <var>1</var>, <var>65502</var>, <var>35</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="332">332</th><td>  <i>/* 25 */</i> <var>36</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="333">333</th><td>  <i>/* 28 */</i> <var>65438</var>, <var>36</var>, <var>1</var>, <var>65500</var>, <var>37</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="334">334</th><td>  <i>/* 35 */</i> <var>38</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="335">335</th><td>  <i>/* 38 */</i> <var>65439</var>, <var>38</var>, <var>1</var>, <var>65498</var>, <var>39</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="336">336</th><td>  <i>/* 45 */</i> <var>40</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="337">337</th><td>  <i>/* 48 */</i> <var>65440</var>, <var>40</var>, <var>1</var>, <var>65496</var>, <var>41</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="338">338</th><td>  <i>/* 55 */</i> <var>42</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="339">339</th><td>  <i>/* 58 */</i> <var>65441</var>, <var>42</var>, <var>1</var>, <var>65494</var>, <var>43</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="340">340</th><td>  <i>/* 65 */</i> <var>44</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="341">341</th><td>  <i>/* 68 */</i> <var>65442</var>, <var>44</var>, <var>1</var>, <var>65492</var>, <var>45</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="342">342</th><td>  <i>/* 75 */</i> <var>46</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="343">343</th><td>  <i>/* 78 */</i> <var>65443</var>, <var>46</var>, <var>1</var>, <var>65490</var>, <var>47</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="344">344</th><td>  <i>/* 85 */</i> <var>65183</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="345">345</th><td>  <i>/* 88 */</i> <var>65235</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="346">346</th><td>  <i>/* 91 */</i> <var>65263</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="347">347</th><td>  <i>/* 94 */</i> <var>65388</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="348">348</th><td>  <i>/* 97 */</i> <var>65389</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="349">349</th><td>  <i>/* 100 */</i> <var>65390</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="350">350</th><td>  <i>/* 103 */</i> <var>65391</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="351">351</th><td>  <i>/* 106 */</i> <var>65392</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="352">352</th><td>  <i>/* 109 */</i> <var>65393</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="353">353</th><td>  <i>/* 112 */</i> <var>65394</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="354">354</th><td>  <i>/* 115 */</i> <var>65395</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="355">355</th><td>  <i>/* 118 */</i> <var>65396</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="356">356</th><td>  <i>/* 121 */</i> <var>65397</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="357">357</th><td>  <i>/* 124 */</i> <var>65398</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="358">358</th><td>  <i>/* 127 */</i> <var>65399</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="359">359</th><td>  <i>/* 130 */</i> <var>65400</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="360">360</th><td>  <i>/* 133 */</i> <var>65401</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="361">361</th><td>  <i>/* 136 */</i> <var>65402</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="362">362</th><td>  <i>/* 139 */</i> <var>65403</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="363">363</th><td>  <i>/* 142 */</i> <var>65444</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="364">364</th><td>  <i>/* 145 */</i> <var>65445</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="365">365</th><td>  <i>/* 148 */</i> <var>65446</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="366">366</th><td>  <i>/* 151 */</i> <var>65447</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="367">367</th><td>  <i>/* 154 */</i> <var>65448</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="368">368</th><td>  <i>/* 157 */</i> <var>65449</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="369">369</th><td>  <i>/* 160 */</i> <var>65450</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="370">370</th><td>  <i>/* 163 */</i> <var>65451</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="371">371</th><td>  <i>/* 166 */</i> <var>65472</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="372">372</th><td>  <i>/* 169 */</i> <var>65473</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="373">373</th><td>  <i>/* 172 */</i> <var>65474</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="374">374</th><td>  <i>/* 175 */</i> <var>65475</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="375">375</th><td>  <i>/* 178 */</i> <var>65476</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="376">376</th><td>  <i>/* 181 */</i> <var>65477</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="377">377</th><td>  <i>/* 184 */</i> <var>65478</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="378">378</th><td>  <i>/* 187 */</i> <var>65479</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="379">379</th><td>  <i>/* 190 */</i> <var>65480</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="380">380</th><td>  <i>/* 193 */</i> <var>65481</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="381">381</th><td>  <i>/* 196 */</i> <var>65482</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="382">382</th><td>  <i>/* 199 */</i> <var>65483</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="383">383</th><td>  <i>/* 202 */</i> <var>65484</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="384">384</th><td>  <i>/* 205 */</i> <var>65485</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="385">385</th><td>  <i>/* 208 */</i> <var>65486</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="386">386</th><td>  <i>/* 211 */</i> <var>65487</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="387">387</th><td>  <i>/* 214 */</i> <var>15</var>, <var>0</var>,</td></tr>
<tr><th id="388">388</th><td>  <i>/* 216 */</i> <var>48</var>, <var>0</var>,</td></tr>
<tr><th id="389">389</th><td>  <i>/* 218 */</i> <var>49</var>, <var>0</var>,</td></tr>
<tr><th id="390">390</th><td>  <i>/* 220 */</i> <var>50</var>, <var>0</var>,</td></tr>
<tr><th id="391">391</th><td>  <i>/* 222 */</i> <var>51</var>, <var>0</var>,</td></tr>
<tr><th id="392">392</th><td>  <i>/* 224 */</i> <var>52</var>, <var>0</var>,</td></tr>
<tr><th id="393">393</th><td>  <i>/* 226 */</i> <var>53</var>, <var>0</var>,</td></tr>
<tr><th id="394">394</th><td>  <i>/* 228 */</i> <var>54</var>, <var>0</var>,</td></tr>
<tr><th id="395">395</th><td>  <i>/* 230 */</i> <var>55</var>, <var>0</var>,</td></tr>
<tr><th id="396">396</th><td>  <i>/* 232 */</i> <var>56</var>, <var>0</var>,</td></tr>
<tr><th id="397">397</th><td>  <i>/* 234 */</i> <var>57</var>, <var>0</var>,</td></tr>
<tr><th id="398">398</th><td>  <i>/* 236 */</i> <var>58</var>, <var>0</var>,</td></tr>
<tr><th id="399">399</th><td>  <i>/* 238 */</i> <var>59</var>, <var>0</var>,</td></tr>
<tr><th id="400">400</th><td>  <i>/* 240 */</i> <var>60</var>, <var>0</var>,</td></tr>
<tr><th id="401">401</th><td>  <i>/* 242 */</i> <var>61</var>, <var>0</var>,</td></tr>
<tr><th id="402">402</th><td>  <i>/* 244 */</i> <var>62</var>, <var>0</var>,</td></tr>
<tr><th id="403">403</th><td>  <i>/* 246 */</i> <var>63</var>, <var>0</var>,</td></tr>
<tr><th id="404">404</th><td>  <i>/* 248 */</i> <var>64</var>, <var>0</var>,</td></tr>
<tr><th id="405">405</th><td>  <i>/* 250 */</i> <var>84</var>, <var>0</var>,</td></tr>
<tr><th id="406">406</th><td>  <i>/* 252 */</i> <var>85</var>, <var>0</var>,</td></tr>
<tr><th id="407">407</th><td>  <i>/* 254 */</i> <var>86</var>, <var>0</var>,</td></tr>
<tr><th id="408">408</th><td>  <i>/* 256 */</i> <var>87</var>, <var>0</var>,</td></tr>
<tr><th id="409">409</th><td>  <i>/* 258 */</i> <var>88</var>, <var>0</var>,</td></tr>
<tr><th id="410">410</th><td>  <i>/* 260 */</i> <var>89</var>, <var>0</var>,</td></tr>
<tr><th id="411">411</th><td>  <i>/* 262 */</i> <var>90</var>, <var>0</var>,</td></tr>
<tr><th id="412">412</th><td>  <i>/* 264 */</i> <var>91</var>, <var>0</var>,</td></tr>
<tr><th id="413">413</th><td>  <i>/* 266 */</i> <var>65488</var>, <var>92</var>, <var>0</var>,</td></tr>
<tr><th id="414">414</th><td>  <i>/* 269 */</i> <var>65489</var>, <var>92</var>, <var>0</var>,</td></tr>
<tr><th id="415">415</th><td>  <i>/* 272 */</i> <var>65489</var>, <var>93</var>, <var>0</var>,</td></tr>
<tr><th id="416">416</th><td>  <i>/* 275 */</i> <var>65490</var>, <var>93</var>, <var>0</var>,</td></tr>
<tr><th id="417">417</th><td>  <i>/* 278 */</i> <var>65491</var>, <var>93</var>, <var>0</var>,</td></tr>
<tr><th id="418">418</th><td>  <i>/* 281 */</i> <var>65491</var>, <var>94</var>, <var>0</var>,</td></tr>
<tr><th id="419">419</th><td>  <i>/* 284 */</i> <var>65492</var>, <var>94</var>, <var>0</var>,</td></tr>
<tr><th id="420">420</th><td>  <i>/* 287 */</i> <var>65493</var>, <var>94</var>, <var>0</var>,</td></tr>
<tr><th id="421">421</th><td>  <i>/* 290 */</i> <var>65493</var>, <var>95</var>, <var>0</var>,</td></tr>
<tr><th id="422">422</th><td>  <i>/* 293 */</i> <var>65494</var>, <var>95</var>, <var>0</var>,</td></tr>
<tr><th id="423">423</th><td>  <i>/* 296 */</i> <var>65495</var>, <var>95</var>, <var>0</var>,</td></tr>
<tr><th id="424">424</th><td>  <i>/* 299 */</i> <var>65495</var>, <var>96</var>, <var>0</var>,</td></tr>
<tr><th id="425">425</th><td>  <i>/* 302 */</i> <var>65496</var>, <var>96</var>, <var>0</var>,</td></tr>
<tr><th id="426">426</th><td>  <i>/* 305 */</i> <var>65497</var>, <var>96</var>, <var>0</var>,</td></tr>
<tr><th id="427">427</th><td>  <i>/* 308 */</i> <var>65497</var>, <var>97</var>, <var>0</var>,</td></tr>
<tr><th id="428">428</th><td>  <i>/* 311 */</i> <var>65498</var>, <var>97</var>, <var>0</var>,</td></tr>
<tr><th id="429">429</th><td>  <i>/* 314 */</i> <var>65499</var>, <var>97</var>, <var>0</var>,</td></tr>
<tr><th id="430">430</th><td>  <i>/* 317 */</i> <var>65499</var>, <var>98</var>, <var>0</var>,</td></tr>
<tr><th id="431">431</th><td>  <i>/* 320 */</i> <var>65500</var>, <var>98</var>, <var>0</var>,</td></tr>
<tr><th id="432">432</th><td>  <i>/* 323 */</i> <var>65501</var>, <var>98</var>, <var>0</var>,</td></tr>
<tr><th id="433">433</th><td>  <i>/* 326 */</i> <var>65501</var>, <var>99</var>, <var>0</var>,</td></tr>
<tr><th id="434">434</th><td>  <i>/* 329 */</i> <var>65502</var>, <var>99</var>, <var>0</var>,</td></tr>
<tr><th id="435">435</th><td>  <i>/* 332 */</i> <var>65503</var>, <var>99</var>, <var>0</var>,</td></tr>
<tr><th id="436">436</th><td>  <i>/* 335 */</i> <var>65503</var>, <var>100</var>, <var>0</var>,</td></tr>
<tr><th id="437">437</th><td>  <i>/* 338 */</i> <var>65504</var>, <var>100</var>, <var>0</var>,</td></tr>
<tr><th id="438">438</th><td>  <i>/* 341 */</i> <var>132</var>, <var>0</var>,</td></tr>
<tr><th id="439">439</th><td>  <i>/* 343 */</i> <var>133</var>, <var>0</var>,</td></tr>
<tr><th id="440">440</th><td>  <i>/* 345 */</i> <var>134</var>, <var>0</var>,</td></tr>
<tr><th id="441">441</th><td>  <i>/* 347 */</i> <var>135</var>, <var>0</var>,</td></tr>
<tr><th id="442">442</th><td>  <i>/* 349 */</i> <var>136</var>, <var>0</var>,</td></tr>
<tr><th id="443">443</th><td>  <i>/* 351 */</i> <var>137</var>, <var>0</var>,</td></tr>
<tr><th id="444">444</th><td>  <i>/* 353 */</i> <var>138</var>, <var>0</var>,</td></tr>
<tr><th id="445">445</th><td>  <i>/* 355 */</i> <var>139</var>, <var>0</var>,</td></tr>
<tr><th id="446">446</th><td>  <i>/* 357 */</i> <var>140</var>, <var>0</var>,</td></tr>
<tr><th id="447">447</th><td>  <i>/* 359 */</i> <var>141</var>, <var>0</var>,</td></tr>
<tr><th id="448">448</th><td>  <i>/* 361 */</i> <var>142</var>, <var>0</var>,</td></tr>
<tr><th id="449">449</th><td>  <i>/* 363 */</i> <var>143</var>, <var>0</var>,</td></tr>
<tr><th id="450">450</th><td>  <i>/* 365 */</i> <var>144</var>, <var>0</var>,</td></tr>
<tr><th id="451">451</th><td>  <i>/* 367 */</i> <var>145</var>, <var>0</var>,</td></tr>
<tr><th id="452">452</th><td>  <i>/* 369 */</i> <var>146</var>, <var>0</var>,</td></tr>
<tr><th id="453">453</th><td>  <i>/* 371 */</i> <var>147</var>, <var>0</var>,</td></tr>
<tr><th id="454">454</th><td>  <i>/* 373 */</i> <var>148</var>, <var>0</var>,</td></tr>
<tr><th id="455">455</th><td>  <i>/* 375 */</i> <var>65503</var>, <var>0</var>,</td></tr>
<tr><th id="456">456</th><td>  <i>/* 377 */</i> <var>65519</var>, <var>0</var>,</td></tr>
<tr><th id="457">457</th><td>  <i>/* 379 */</i> <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="458">458</th><td>};</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><b>extern</b> <em>const</em> LaneBitmask SparcLaneMaskLists[] = {</td></tr>
<tr><th id="461">461</th><td>  <i>/* 0 */</i> LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="462">462</th><td>  <i>/* 2 */</i> LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="463">463</th><td>  <i>/* 5 */</i> LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask(<var>0x0000000000000004</var>), LaneBitmask(<var>0x0000000000000008</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="464">464</th><td>  <i>/* 10 */</i> LaneBitmask(<var>0x0000000000000003</var>), LaneBitmask(<var>0x000000000000000C</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="465">465</th><td>};</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><b>extern</b> <em>const</em> uint16_t SparcSubRegIdxLists[] = {</td></tr>
<tr><th id="468">468</th><td>  <i>/* 0 */</i> <var>1</var>, <var>3</var>, <var>0</var>,</td></tr>
<tr><th id="469">469</th><td>  <i>/* 3 */</i> <var>2</var>, <var>4</var>, <var>0</var>,</td></tr>
<tr><th id="470">470</th><td>  <i>/* 6 */</i> <var>2</var>, <var>1</var>, <var>3</var>, <var>4</var>, <var>5</var>, <var>6</var>, <var>0</var>,</td></tr>
<tr><th id="471">471</th><td>};</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits SparcSubRegIdxRanges[] = {</td></tr>
<tr><th id="474">474</th><td>  { <var>65535</var>, <var>65535</var> },</td></tr>
<tr><th id="475">475</th><td>  { <var>0</var>, <var>32</var> },	<i>// sub_even</i></td></tr>
<tr><th id="476">476</th><td>  { <var>0</var>, <var>64</var> },	<i>// sub_even64</i></td></tr>
<tr><th id="477">477</th><td>  { <var>32</var>, <var>32</var> },	<i>// sub_odd</i></td></tr>
<tr><th id="478">478</th><td>  { <var>64</var>, <var>64</var> },	<i>// sub_odd64</i></td></tr>
<tr><th id="479">479</th><td>  { <var>64</var>, <var>32</var> },	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="480">480</th><td>  { <var>96</var>, <var>32</var> },	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="481">481</th><td>};</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="485">485</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="486">486</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="487">487</th><td><u>#endif</u></td></tr>
<tr><th id="488">488</th><td><b>extern</b> <em>const</em> <em>char</em> SparcRegStrings[] = {</td></tr>
<tr><th id="489">489</th><td>  <i>/* 0 */</i> <q>"C10\0"</q></td></tr>
<tr><th id="490">490</th><td>  <i>/* 4 */</i> <q>"D10\0"</q></td></tr>
<tr><th id="491">491</th><td>  <i>/* 8 */</i> <q>"F10\0"</q></td></tr>
<tr><th id="492">492</th><td>  <i>/* 12 */</i> <q>"Q10\0"</q></td></tr>
<tr><th id="493">493</th><td>  <i>/* 16 */</i> <q>"ASR10\0"</q></td></tr>
<tr><th id="494">494</th><td>  <i>/* 22 */</i> <q>"C20\0"</q></td></tr>
<tr><th id="495">495</th><td>  <i>/* 26 */</i> <q>"D20\0"</q></td></tr>
<tr><th id="496">496</th><td>  <i>/* 30 */</i> <q>"F20\0"</q></td></tr>
<tr><th id="497">497</th><td>  <i>/* 34 */</i> <q>"ASR20\0"</q></td></tr>
<tr><th id="498">498</th><td>  <i>/* 40 */</i> <q>"C30\0"</q></td></tr>
<tr><th id="499">499</th><td>  <i>/* 44 */</i> <q>"D30\0"</q></td></tr>
<tr><th id="500">500</th><td>  <i>/* 48 */</i> <q>"F30\0"</q></td></tr>
<tr><th id="501">501</th><td>  <i>/* 52 */</i> <q>"ASR30\0"</q></td></tr>
<tr><th id="502">502</th><td>  <i>/* 58 */</i> <q>"FCC0\0"</q></td></tr>
<tr><th id="503">503</th><td>  <i>/* 63 */</i> <q>"D0\0"</q></td></tr>
<tr><th id="504">504</th><td>  <i>/* 66 */</i> <q>"F0\0"</q></td></tr>
<tr><th id="505">505</th><td>  <i>/* 69 */</i> <q>"G0\0"</q></td></tr>
<tr><th id="506">506</th><td>  <i>/* 72 */</i> <q>"I0\0"</q></td></tr>
<tr><th id="507">507</th><td>  <i>/* 75 */</i> <q>"L0\0"</q></td></tr>
<tr><th id="508">508</th><td>  <i>/* 78 */</i> <q>"O0\0"</q></td></tr>
<tr><th id="509">509</th><td>  <i>/* 81 */</i> <q>"Q0\0"</q></td></tr>
<tr><th id="510">510</th><td>  <i>/* 84 */</i> <q>"C10_C11\0"</q></td></tr>
<tr><th id="511">511</th><td>  <i>/* 92 */</i> <q>"D11\0"</q></td></tr>
<tr><th id="512">512</th><td>  <i>/* 96 */</i> <q>"F11\0"</q></td></tr>
<tr><th id="513">513</th><td>  <i>/* 100 */</i> <q>"Q11\0"</q></td></tr>
<tr><th id="514">514</th><td>  <i>/* 104 */</i> <q>"ASR11\0"</q></td></tr>
<tr><th id="515">515</th><td>  <i>/* 110 */</i> <q>"C20_C21\0"</q></td></tr>
<tr><th id="516">516</th><td>  <i>/* 118 */</i> <q>"D21\0"</q></td></tr>
<tr><th id="517">517</th><td>  <i>/* 122 */</i> <q>"F21\0"</q></td></tr>
<tr><th id="518">518</th><td>  <i>/* 126 */</i> <q>"ASR21\0"</q></td></tr>
<tr><th id="519">519</th><td>  <i>/* 132 */</i> <q>"C30_C31\0"</q></td></tr>
<tr><th id="520">520</th><td>  <i>/* 140 */</i> <q>"D31\0"</q></td></tr>
<tr><th id="521">521</th><td>  <i>/* 144 */</i> <q>"F31\0"</q></td></tr>
<tr><th id="522">522</th><td>  <i>/* 148 */</i> <q>"ASR31\0"</q></td></tr>
<tr><th id="523">523</th><td>  <i>/* 154 */</i> <q>"FCC1\0"</q></td></tr>
<tr><th id="524">524</th><td>  <i>/* 159 */</i> <q>"C0_C1\0"</q></td></tr>
<tr><th id="525">525</th><td>  <i>/* 165 */</i> <q>"D1\0"</q></td></tr>
<tr><th id="526">526</th><td>  <i>/* 168 */</i> <q>"F1\0"</q></td></tr>
<tr><th id="527">527</th><td>  <i>/* 171 */</i> <q>"G0_G1\0"</q></td></tr>
<tr><th id="528">528</th><td>  <i>/* 177 */</i> <q>"I0_I1\0"</q></td></tr>
<tr><th id="529">529</th><td>  <i>/* 183 */</i> <q>"L0_L1\0"</q></td></tr>
<tr><th id="530">530</th><td>  <i>/* 189 */</i> <q>"O0_O1\0"</q></td></tr>
<tr><th id="531">531</th><td>  <i>/* 195 */</i> <q>"Q1\0"</q></td></tr>
<tr><th id="532">532</th><td>  <i>/* 198 */</i> <q>"ASR1\0"</q></td></tr>
<tr><th id="533">533</th><td>  <i>/* 203 */</i> <q>"C12\0"</q></td></tr>
<tr><th id="534">534</th><td>  <i>/* 207 */</i> <q>"D12\0"</q></td></tr>
<tr><th id="535">535</th><td>  <i>/* 211 */</i> <q>"F12\0"</q></td></tr>
<tr><th id="536">536</th><td>  <i>/* 215 */</i> <q>"Q12\0"</q></td></tr>
<tr><th id="537">537</th><td>  <i>/* 219 */</i> <q>"ASR12\0"</q></td></tr>
<tr><th id="538">538</th><td>  <i>/* 225 */</i> <q>"C22\0"</q></td></tr>
<tr><th id="539">539</th><td>  <i>/* 229 */</i> <q>"D22\0"</q></td></tr>
<tr><th id="540">540</th><td>  <i>/* 233 */</i> <q>"F22\0"</q></td></tr>
<tr><th id="541">541</th><td>  <i>/* 237 */</i> <q>"ASR22\0"</q></td></tr>
<tr><th id="542">542</th><td>  <i>/* 243 */</i> <q>"FCC2\0"</q></td></tr>
<tr><th id="543">543</th><td>  <i>/* 248 */</i> <q>"D2\0"</q></td></tr>
<tr><th id="544">544</th><td>  <i>/* 251 */</i> <q>"F2\0"</q></td></tr>
<tr><th id="545">545</th><td>  <i>/* 254 */</i> <q>"G2\0"</q></td></tr>
<tr><th id="546">546</th><td>  <i>/* 257 */</i> <q>"I2\0"</q></td></tr>
<tr><th id="547">547</th><td>  <i>/* 260 */</i> <q>"L2\0"</q></td></tr>
<tr><th id="548">548</th><td>  <i>/* 263 */</i> <q>"O2\0"</q></td></tr>
<tr><th id="549">549</th><td>  <i>/* 266 */</i> <q>"Q2\0"</q></td></tr>
<tr><th id="550">550</th><td>  <i>/* 269 */</i> <q>"ASR2\0"</q></td></tr>
<tr><th id="551">551</th><td>  <i>/* 274 */</i> <q>"C12_C13\0"</q></td></tr>
<tr><th id="552">552</th><td>  <i>/* 282 */</i> <q>"D13\0"</q></td></tr>
<tr><th id="553">553</th><td>  <i>/* 286 */</i> <q>"F13\0"</q></td></tr>
<tr><th id="554">554</th><td>  <i>/* 290 */</i> <q>"Q13\0"</q></td></tr>
<tr><th id="555">555</th><td>  <i>/* 294 */</i> <q>"ASR13\0"</q></td></tr>
<tr><th id="556">556</th><td>  <i>/* 300 */</i> <q>"C22_C23\0"</q></td></tr>
<tr><th id="557">557</th><td>  <i>/* 308 */</i> <q>"D23\0"</q></td></tr>
<tr><th id="558">558</th><td>  <i>/* 312 */</i> <q>"F23\0"</q></td></tr>
<tr><th id="559">559</th><td>  <i>/* 316 */</i> <q>"ASR23\0"</q></td></tr>
<tr><th id="560">560</th><td>  <i>/* 322 */</i> <q>"FCC3\0"</q></td></tr>
<tr><th id="561">561</th><td>  <i>/* 327 */</i> <q>"C2_C3\0"</q></td></tr>
<tr><th id="562">562</th><td>  <i>/* 333 */</i> <q>"D3\0"</q></td></tr>
<tr><th id="563">563</th><td>  <i>/* 336 */</i> <q>"F3\0"</q></td></tr>
<tr><th id="564">564</th><td>  <i>/* 339 */</i> <q>"G2_G3\0"</q></td></tr>
<tr><th id="565">565</th><td>  <i>/* 345 */</i> <q>"I2_I3\0"</q></td></tr>
<tr><th id="566">566</th><td>  <i>/* 351 */</i> <q>"L2_L3\0"</q></td></tr>
<tr><th id="567">567</th><td>  <i>/* 357 */</i> <q>"O2_O3\0"</q></td></tr>
<tr><th id="568">568</th><td>  <i>/* 363 */</i> <q>"Q3\0"</q></td></tr>
<tr><th id="569">569</th><td>  <i>/* 366 */</i> <q>"ASR3\0"</q></td></tr>
<tr><th id="570">570</th><td>  <i>/* 371 */</i> <q>"C14\0"</q></td></tr>
<tr><th id="571">571</th><td>  <i>/* 375 */</i> <q>"D14\0"</q></td></tr>
<tr><th id="572">572</th><td>  <i>/* 379 */</i> <q>"F14\0"</q></td></tr>
<tr><th id="573">573</th><td>  <i>/* 383 */</i> <q>"Q14\0"</q></td></tr>
<tr><th id="574">574</th><td>  <i>/* 387 */</i> <q>"ASR14\0"</q></td></tr>
<tr><th id="575">575</th><td>  <i>/* 393 */</i> <q>"C24\0"</q></td></tr>
<tr><th id="576">576</th><td>  <i>/* 397 */</i> <q>"D24\0"</q></td></tr>
<tr><th id="577">577</th><td>  <i>/* 401 */</i> <q>"F24\0"</q></td></tr>
<tr><th id="578">578</th><td>  <i>/* 405 */</i> <q>"ASR24\0"</q></td></tr>
<tr><th id="579">579</th><td>  <i>/* 411 */</i> <q>"C4\0"</q></td></tr>
<tr><th id="580">580</th><td>  <i>/* 414 */</i> <q>"D4\0"</q></td></tr>
<tr><th id="581">581</th><td>  <i>/* 417 */</i> <q>"F4\0"</q></td></tr>
<tr><th id="582">582</th><td>  <i>/* 420 */</i> <q>"G4\0"</q></td></tr>
<tr><th id="583">583</th><td>  <i>/* 423 */</i> <q>"I4\0"</q></td></tr>
<tr><th id="584">584</th><td>  <i>/* 426 */</i> <q>"L4\0"</q></td></tr>
<tr><th id="585">585</th><td>  <i>/* 429 */</i> <q>"O4\0"</q></td></tr>
<tr><th id="586">586</th><td>  <i>/* 432 */</i> <q>"Q4\0"</q></td></tr>
<tr><th id="587">587</th><td>  <i>/* 435 */</i> <q>"ASR4\0"</q></td></tr>
<tr><th id="588">588</th><td>  <i>/* 440 */</i> <q>"C14_C15\0"</q></td></tr>
<tr><th id="589">589</th><td>  <i>/* 448 */</i> <q>"D15\0"</q></td></tr>
<tr><th id="590">590</th><td>  <i>/* 452 */</i> <q>"F15\0"</q></td></tr>
<tr><th id="591">591</th><td>  <i>/* 456 */</i> <q>"Q15\0"</q></td></tr>
<tr><th id="592">592</th><td>  <i>/* 460 */</i> <q>"ASR15\0"</q></td></tr>
<tr><th id="593">593</th><td>  <i>/* 466 */</i> <q>"C24_C25\0"</q></td></tr>
<tr><th id="594">594</th><td>  <i>/* 474 */</i> <q>"D25\0"</q></td></tr>
<tr><th id="595">595</th><td>  <i>/* 478 */</i> <q>"F25\0"</q></td></tr>
<tr><th id="596">596</th><td>  <i>/* 482 */</i> <q>"ASR25\0"</q></td></tr>
<tr><th id="597">597</th><td>  <i>/* 488 */</i> <q>"C4_C5\0"</q></td></tr>
<tr><th id="598">598</th><td>  <i>/* 494 */</i> <q>"D5\0"</q></td></tr>
<tr><th id="599">599</th><td>  <i>/* 497 */</i> <q>"F5\0"</q></td></tr>
<tr><th id="600">600</th><td>  <i>/* 500 */</i> <q>"G4_G5\0"</q></td></tr>
<tr><th id="601">601</th><td>  <i>/* 506 */</i> <q>"I4_I5\0"</q></td></tr>
<tr><th id="602">602</th><td>  <i>/* 512 */</i> <q>"L4_L5\0"</q></td></tr>
<tr><th id="603">603</th><td>  <i>/* 518 */</i> <q>"O4_O5\0"</q></td></tr>
<tr><th id="604">604</th><td>  <i>/* 524 */</i> <q>"Q5\0"</q></td></tr>
<tr><th id="605">605</th><td>  <i>/* 527 */</i> <q>"ASR5\0"</q></td></tr>
<tr><th id="606">606</th><td>  <i>/* 532 */</i> <q>"C16\0"</q></td></tr>
<tr><th id="607">607</th><td>  <i>/* 536 */</i> <q>"D16\0"</q></td></tr>
<tr><th id="608">608</th><td>  <i>/* 540 */</i> <q>"F16\0"</q></td></tr>
<tr><th id="609">609</th><td>  <i>/* 544 */</i> <q>"ASR16\0"</q></td></tr>
<tr><th id="610">610</th><td>  <i>/* 550 */</i> <q>"C26\0"</q></td></tr>
<tr><th id="611">611</th><td>  <i>/* 554 */</i> <q>"D26\0"</q></td></tr>
<tr><th id="612">612</th><td>  <i>/* 558 */</i> <q>"F26\0"</q></td></tr>
<tr><th id="613">613</th><td>  <i>/* 562 */</i> <q>"ASR26\0"</q></td></tr>
<tr><th id="614">614</th><td>  <i>/* 568 */</i> <q>"C6\0"</q></td></tr>
<tr><th id="615">615</th><td>  <i>/* 571 */</i> <q>"D6\0"</q></td></tr>
<tr><th id="616">616</th><td>  <i>/* 574 */</i> <q>"F6\0"</q></td></tr>
<tr><th id="617">617</th><td>  <i>/* 577 */</i> <q>"G6\0"</q></td></tr>
<tr><th id="618">618</th><td>  <i>/* 580 */</i> <q>"I6\0"</q></td></tr>
<tr><th id="619">619</th><td>  <i>/* 583 */</i> <q>"L6\0"</q></td></tr>
<tr><th id="620">620</th><td>  <i>/* 586 */</i> <q>"O6\0"</q></td></tr>
<tr><th id="621">621</th><td>  <i>/* 589 */</i> <q>"Q6\0"</q></td></tr>
<tr><th id="622">622</th><td>  <i>/* 592 */</i> <q>"ASR6\0"</q></td></tr>
<tr><th id="623">623</th><td>  <i>/* 597 */</i> <q>"C16_C17\0"</q></td></tr>
<tr><th id="624">624</th><td>  <i>/* 605 */</i> <q>"D17\0"</q></td></tr>
<tr><th id="625">625</th><td>  <i>/* 609 */</i> <q>"F17\0"</q></td></tr>
<tr><th id="626">626</th><td>  <i>/* 613 */</i> <q>"ASR17\0"</q></td></tr>
<tr><th id="627">627</th><td>  <i>/* 619 */</i> <q>"C26_C27\0"</q></td></tr>
<tr><th id="628">628</th><td>  <i>/* 627 */</i> <q>"D27\0"</q></td></tr>
<tr><th id="629">629</th><td>  <i>/* 631 */</i> <q>"F27\0"</q></td></tr>
<tr><th id="630">630</th><td>  <i>/* 635 */</i> <q>"ASR27\0"</q></td></tr>
<tr><th id="631">631</th><td>  <i>/* 641 */</i> <q>"C6_C7\0"</q></td></tr>
<tr><th id="632">632</th><td>  <i>/* 647 */</i> <q>"D7\0"</q></td></tr>
<tr><th id="633">633</th><td>  <i>/* 650 */</i> <q>"F7\0"</q></td></tr>
<tr><th id="634">634</th><td>  <i>/* 653 */</i> <q>"G6_G7\0"</q></td></tr>
<tr><th id="635">635</th><td>  <i>/* 659 */</i> <q>"I6_I7\0"</q></td></tr>
<tr><th id="636">636</th><td>  <i>/* 665 */</i> <q>"L6_L7\0"</q></td></tr>
<tr><th id="637">637</th><td>  <i>/* 671 */</i> <q>"O6_O7\0"</q></td></tr>
<tr><th id="638">638</th><td>  <i>/* 677 */</i> <q>"Q7\0"</q></td></tr>
<tr><th id="639">639</th><td>  <i>/* 680 */</i> <q>"ASR7\0"</q></td></tr>
<tr><th id="640">640</th><td>  <i>/* 685 */</i> <q>"C18\0"</q></td></tr>
<tr><th id="641">641</th><td>  <i>/* 689 */</i> <q>"D18\0"</q></td></tr>
<tr><th id="642">642</th><td>  <i>/* 693 */</i> <q>"F18\0"</q></td></tr>
<tr><th id="643">643</th><td>  <i>/* 697 */</i> <q>"ASR18\0"</q></td></tr>
<tr><th id="644">644</th><td>  <i>/* 703 */</i> <q>"C28\0"</q></td></tr>
<tr><th id="645">645</th><td>  <i>/* 707 */</i> <q>"D28\0"</q></td></tr>
<tr><th id="646">646</th><td>  <i>/* 711 */</i> <q>"F28\0"</q></td></tr>
<tr><th id="647">647</th><td>  <i>/* 715 */</i> <q>"ASR28\0"</q></td></tr>
<tr><th id="648">648</th><td>  <i>/* 721 */</i> <q>"C8\0"</q></td></tr>
<tr><th id="649">649</th><td>  <i>/* 724 */</i> <q>"D8\0"</q></td></tr>
<tr><th id="650">650</th><td>  <i>/* 727 */</i> <q>"F8\0"</q></td></tr>
<tr><th id="651">651</th><td>  <i>/* 730 */</i> <q>"Q8\0"</q></td></tr>
<tr><th id="652">652</th><td>  <i>/* 733 */</i> <q>"ASR8\0"</q></td></tr>
<tr><th id="653">653</th><td>  <i>/* 738 */</i> <q>"C18_C19\0"</q></td></tr>
<tr><th id="654">654</th><td>  <i>/* 746 */</i> <q>"D19\0"</q></td></tr>
<tr><th id="655">655</th><td>  <i>/* 750 */</i> <q>"F19\0"</q></td></tr>
<tr><th id="656">656</th><td>  <i>/* 754 */</i> <q>"ASR19\0"</q></td></tr>
<tr><th id="657">657</th><td>  <i>/* 760 */</i> <q>"C28_C29\0"</q></td></tr>
<tr><th id="658">658</th><td>  <i>/* 768 */</i> <q>"D29\0"</q></td></tr>
<tr><th id="659">659</th><td>  <i>/* 772 */</i> <q>"F29\0"</q></td></tr>
<tr><th id="660">660</th><td>  <i>/* 776 */</i> <q>"ASR29\0"</q></td></tr>
<tr><th id="661">661</th><td>  <i>/* 782 */</i> <q>"C8_C9\0"</q></td></tr>
<tr><th id="662">662</th><td>  <i>/* 788 */</i> <q>"D9\0"</q></td></tr>
<tr><th id="663">663</th><td>  <i>/* 791 */</i> <q>"F9\0"</q></td></tr>
<tr><th id="664">664</th><td>  <i>/* 794 */</i> <q>"Q9\0"</q></td></tr>
<tr><th id="665">665</th><td>  <i>/* 797 */</i> <q>"ASR9\0"</q></td></tr>
<tr><th id="666">666</th><td>  <i>/* 802 */</i> <q>"TBA\0"</q></td></tr>
<tr><th id="667">667</th><td>  <i>/* 806 */</i> <q>"ICC\0"</q></td></tr>
<tr><th id="668">668</th><td>  <i>/* 810 */</i> <q>"TNPC\0"</q></td></tr>
<tr><th id="669">669</th><td>  <i>/* 815 */</i> <q>"TPC\0"</q></td></tr>
<tr><th id="670">670</th><td>  <i>/* 819 */</i> <q>"CANRESTORE\0"</q></td></tr>
<tr><th id="671">671</th><td>  <i>/* 830 */</i> <q>"PSTATE\0"</q></td></tr>
<tr><th id="672">672</th><td>  <i>/* 837 */</i> <q>"TSTATE\0"</q></td></tr>
<tr><th id="673">673</th><td>  <i>/* 844 */</i> <q>"WSTATE\0"</q></td></tr>
<tr><th id="674">674</th><td>  <i>/* 851 */</i> <q>"CANSAVE\0"</q></td></tr>
<tr><th id="675">675</th><td>  <i>/* 859 */</i> <q>"TICK\0"</q></td></tr>
<tr><th id="676">676</th><td>  <i>/* 864 */</i> <q>"PIL\0"</q></td></tr>
<tr><th id="677">677</th><td>  <i>/* 868 */</i> <q>"TL\0"</q></td></tr>
<tr><th id="678">678</th><td>  <i>/* 871 */</i> <q>"WIM\0"</q></td></tr>
<tr><th id="679">679</th><td>  <i>/* 875 */</i> <q>"CLEANWIN\0"</q></td></tr>
<tr><th id="680">680</th><td>  <i>/* 884 */</i> <q>"OTHERWIN\0"</q></td></tr>
<tr><th id="681">681</th><td>  <i>/* 893 */</i> <q>"CWP\0"</q></td></tr>
<tr><th id="682">682</th><td>  <i>/* 897 */</i> <q>"FQ\0"</q></td></tr>
<tr><th id="683">683</th><td>  <i>/* 900 */</i> <q>"CPQ\0"</q></td></tr>
<tr><th id="684">684</th><td>  <i>/* 904 */</i> <q>"TBR\0"</q></td></tr>
<tr><th id="685">685</th><td>  <i>/* 908 */</i> <q>"FSR\0"</q></td></tr>
<tr><th id="686">686</th><td>  <i>/* 912 */</i> <q>"CPSR\0"</q></td></tr>
<tr><th id="687">687</th><td>  <i>/* 917 */</i> <q>"TT\0"</q></td></tr>
<tr><th id="688">688</th><td>  <i>/* 920 */</i> <q>"Y\0"</q></td></tr>
<tr><th id="689">689</th><td>};</td></tr>
<tr><th id="690">690</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="691">691</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="692">692</th><td><u>#endif</u></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><b>extern</b> <em>const</em> MCRegisterDesc SparcRegDesc[] = { <i>// Descriptors</i></td></tr>
<tr><th id="695">695</th><td>  { <var>3</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="696">696</th><td>  { <var>819</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="697">697</th><td>  { <var>851</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="698">698</th><td>  { <var>875</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="699">699</th><td>  { <var>900</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="700">700</th><td>  { <var>912</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="701">701</th><td>  { <var>893</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="702">702</th><td>  { <var>897</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="703">703</th><td>  { <var>908</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="704">704</th><td>  { <var>806</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="705">705</th><td>  { <var>884</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="706">706</th><td>  { <var>864</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="707">707</th><td>  { <var>913</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="708">708</th><td>  { <var>830</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="709">709</th><td>  { <var>802</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="710">710</th><td>  { <var>904</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="711">711</th><td>  { <var>859</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="712">712</th><td>  { <var>868</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="713">713</th><td>  { <var>810</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="714">714</th><td>  { <var>815</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="715">715</th><td>  { <var>837</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="716">716</th><td>  { <var>917</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="717">717</th><td>  { <var>871</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="718">718</th><td>  { <var>844</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="719">719</th><td>  { <var>920</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="720">720</th><td>  { <var>198</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="721">721</th><td>  { <var>269</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="722">722</th><td>  { <var>366</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="723">723</th><td>  { <var>435</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="724">724</th><td>  { <var>527</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="725">725</th><td>  { <var>592</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="726">726</th><td>  { <var>680</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="727">727</th><td>  { <var>733</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="728">728</th><td>  { <var>797</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="729">729</th><td>  { <var>16</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="730">730</th><td>  { <var>104</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="731">731</th><td>  { <var>219</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="732">732</th><td>  { <var>294</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="733">733</th><td>  { <var>387</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="734">734</th><td>  { <var>460</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="735">735</th><td>  { <var>544</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="736">736</th><td>  { <var>613</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="737">737</th><td>  { <var>697</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="738">738</th><td>  { <var>754</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="739">739</th><td>  { <var>34</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="740">740</th><td>  { <var>126</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="741">741</th><td>  { <var>237</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="742">742</th><td>  { <var>316</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="743">743</th><td>  { <var>405</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="744">744</th><td>  { <var>482</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="745">745</th><td>  { <var>562</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="746">746</th><td>  { <var>635</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="747">747</th><td>  { <var>715</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="748">748</th><td>  { <var>776</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="749">749</th><td>  { <var>52</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="750">750</th><td>  { <var>148</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="751">751</th><td>  { <var>60</var>, <var>4</var>, <var>373</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="752">752</th><td>  { <var>156</var>, <var>4</var>, <var>371</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="753">753</th><td>  { <var>245</var>, <var>4</var>, <var>371</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="754">754</th><td>  { <var>324</var>, <var>4</var>, <var>369</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="755">755</th><td>  { <var>411</var>, <var>4</var>, <var>369</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="756">756</th><td>  { <var>491</var>, <var>4</var>, <var>367</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="757">757</th><td>  { <var>568</var>, <var>4</var>, <var>367</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="758">758</th><td>  { <var>644</var>, <var>4</var>, <var>365</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="759">759</th><td>  { <var>721</var>, <var>4</var>, <var>365</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="760">760</th><td>  { <var>785</var>, <var>4</var>, <var>363</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="761">761</th><td>  { <var>0</var>, <var>4</var>, <var>363</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="762">762</th><td>  { <var>88</var>, <var>4</var>, <var>361</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="763">763</th><td>  { <var>203</var>, <var>4</var>, <var>361</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="764">764</th><td>  { <var>278</var>, <var>4</var>, <var>359</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="765">765</th><td>  { <var>371</var>, <var>4</var>, <var>359</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="766">766</th><td>  { <var>444</var>, <var>4</var>, <var>357</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="767">767</th><td>  { <var>532</var>, <var>4</var>, <var>357</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="768">768</th><td>  { <var>601</var>, <var>4</var>, <var>355</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="769">769</th><td>  { <var>685</var>, <var>4</var>, <var>355</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="770">770</th><td>  { <var>742</var>, <var>4</var>, <var>353</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="771">771</th><td>  { <var>22</var>, <var>4</var>, <var>353</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="772">772</th><td>  { <var>114</var>, <var>4</var>, <var>351</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="773">773</th><td>  { <var>225</var>, <var>4</var>, <var>351</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="774">774</th><td>  { <var>304</var>, <var>4</var>, <var>349</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="775">775</th><td>  { <var>393</var>, <var>4</var>, <var>349</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="776">776</th><td>  { <var>470</var>, <var>4</var>, <var>347</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="777">777</th><td>  { <var>550</var>, <var>4</var>, <var>347</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="778">778</th><td>  { <var>623</var>, <var>4</var>, <var>345</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="779">779</th><td>  { <var>703</var>, <var>4</var>, <var>345</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="780">780</th><td>  { <var>764</var>, <var>4</var>, <var>343</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="781">781</th><td>  { <var>40</var>, <var>4</var>, <var>343</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="782">782</th><td>  { <var>136</var>, <var>4</var>, <var>341</var>, <var>2</var>, <var>6065</var>, <var>0</var> },</td></tr>
<tr><th id="783">783</th><td>  { <var>63</var>, <var>5</var>, <var>336</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="784">784</th><td>  { <var>165</var>, <var>12</var>, <var>327</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="785">785</th><td>  { <var>248</var>, <var>15</var>, <var>327</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="786">786</th><td>  { <var>333</var>, <var>22</var>, <var>318</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="787">787</th><td>  { <var>414</var>, <var>25</var>, <var>318</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="788">788</th><td>  { <var>494</var>, <var>32</var>, <var>309</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="789">789</th><td>  { <var>571</var>, <var>35</var>, <var>309</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="790">790</th><td>  { <var>647</var>, <var>42</var>, <var>300</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="791">791</th><td>  { <var>724</var>, <var>45</var>, <var>300</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="792">792</th><td>  { <var>788</var>, <var>52</var>, <var>291</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="793">793</th><td>  { <var>4</var>, <var>55</var>, <var>291</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="794">794</th><td>  { <var>92</var>, <var>62</var>, <var>282</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="795">795</th><td>  { <var>207</var>, <var>65</var>, <var>282</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="796">796</th><td>  { <var>282</var>, <var>72</var>, <var>273</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="797">797</th><td>  { <var>375</var>, <var>75</var>, <var>273</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="798">798</th><td>  { <var>448</var>, <var>82</var>, <var>267</var>, <var>0</var>, <var>2418</var>, <var>2</var> },</td></tr>
<tr><th id="799">799</th><td>  { <var>536</var>, <var>4</var>, <var>267</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="800">800</th><td>  { <var>605</var>, <var>4</var>, <var>264</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="801">801</th><td>  { <var>689</var>, <var>4</var>, <var>264</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="802">802</th><td>  { <var>746</var>, <var>4</var>, <var>262</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="803">803</th><td>  { <var>26</var>, <var>4</var>, <var>262</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="804">804</th><td>  { <var>118</var>, <var>4</var>, <var>260</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="805">805</th><td>  { <var>229</var>, <var>4</var>, <var>260</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="806">806</th><td>  { <var>308</var>, <var>4</var>, <var>258</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="807">807</th><td>  { <var>397</var>, <var>4</var>, <var>258</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="808">808</th><td>  { <var>474</var>, <var>4</var>, <var>256</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="809">809</th><td>  { <var>554</var>, <var>4</var>, <var>256</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="810">810</th><td>  { <var>627</var>, <var>4</var>, <var>254</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="811">811</th><td>  { <var>707</var>, <var>4</var>, <var>254</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="812">812</th><td>  { <var>768</var>, <var>4</var>, <var>252</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="813">813</th><td>  { <var>44</var>, <var>4</var>, <var>252</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="814">814</th><td>  { <var>140</var>, <var>4</var>, <var>250</var>, <var>2</var>, <var>3425</var>, <var>0</var> },</td></tr>
<tr><th id="815">815</th><td>  { <var>66</var>, <var>4</var>, <var>338</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="816">816</th><td>  { <var>168</var>, <var>4</var>, <var>335</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="817">817</th><td>  { <var>251</var>, <var>4</var>, <var>332</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="818">818</th><td>  { <var>336</var>, <var>4</var>, <var>329</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="819">819</th><td>  { <var>417</var>, <var>4</var>, <var>329</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="820">820</th><td>  { <var>497</var>, <var>4</var>, <var>326</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="821">821</th><td>  { <var>574</var>, <var>4</var>, <var>323</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="822">822</th><td>  { <var>650</var>, <var>4</var>, <var>320</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="823">823</th><td>  { <var>727</var>, <var>4</var>, <var>320</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="824">824</th><td>  { <var>791</var>, <var>4</var>, <var>317</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="825">825</th><td>  { <var>8</var>, <var>4</var>, <var>314</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="826">826</th><td>  { <var>96</var>, <var>4</var>, <var>311</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="827">827</th><td>  { <var>211</var>, <var>4</var>, <var>311</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="828">828</th><td>  { <var>286</var>, <var>4</var>, <var>308</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="829">829</th><td>  { <var>379</var>, <var>4</var>, <var>305</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="830">830</th><td>  { <var>452</var>, <var>4</var>, <var>302</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="831">831</th><td>  { <var>540</var>, <var>4</var>, <var>302</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="832">832</th><td>  { <var>609</var>, <var>4</var>, <var>299</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="833">833</th><td>  { <var>693</var>, <var>4</var>, <var>296</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="834">834</th><td>  { <var>750</var>, <var>4</var>, <var>293</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="835">835</th><td>  { <var>30</var>, <var>4</var>, <var>293</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="836">836</th><td>  { <var>122</var>, <var>4</var>, <var>290</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="837">837</th><td>  { <var>233</var>, <var>4</var>, <var>287</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="838">838</th><td>  { <var>312</var>, <var>4</var>, <var>284</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="839">839</th><td>  { <var>401</var>, <var>4</var>, <var>284</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="840">840</th><td>  { <var>478</var>, <var>4</var>, <var>281</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="841">841</th><td>  { <var>558</var>, <var>4</var>, <var>278</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="842">842</th><td>  { <var>631</var>, <var>4</var>, <var>275</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="843">843</th><td>  { <var>711</var>, <var>4</var>, <var>275</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="844">844</th><td>  { <var>772</var>, <var>4</var>, <var>272</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="845">845</th><td>  { <var>48</var>, <var>4</var>, <var>269</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="846">846</th><td>  { <var>144</var>, <var>4</var>, <var>266</var>, <var>2</var>, <var>6001</var>, <var>0</var> },</td></tr>
<tr><th id="847">847</th><td>  { <var>58</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="848">848</th><td>  { <var>154</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="849">849</th><td>  { <var>243</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="850">850</th><td>  { <var>322</var>, <var>4</var>, <var>4</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="851">851</th><td>  { <var>69</var>, <var>4</var>, <var>248</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="852">852</th><td>  { <var>174</var>, <var>4</var>, <var>246</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="853">853</th><td>  { <var>254</var>, <var>4</var>, <var>246</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="854">854</th><td>  { <var>342</var>, <var>4</var>, <var>244</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="855">855</th><td>  { <var>420</var>, <var>4</var>, <var>244</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="856">856</th><td>  { <var>503</var>, <var>4</var>, <var>242</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="857">857</th><td>  { <var>577</var>, <var>4</var>, <var>242</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="858">858</th><td>  { <var>656</var>, <var>4</var>, <var>240</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="859">859</th><td>  { <var>72</var>, <var>4</var>, <var>240</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="860">860</th><td>  { <var>180</var>, <var>4</var>, <var>238</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="861">861</th><td>  { <var>257</var>, <var>4</var>, <var>238</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="862">862</th><td>  { <var>348</var>, <var>4</var>, <var>236</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="863">863</th><td>  { <var>423</var>, <var>4</var>, <var>236</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="864">864</th><td>  { <var>509</var>, <var>4</var>, <var>234</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="865">865</th><td>  { <var>580</var>, <var>4</var>, <var>234</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="866">866</th><td>  { <var>662</var>, <var>4</var>, <var>232</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="867">867</th><td>  { <var>75</var>, <var>4</var>, <var>232</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="868">868</th><td>  { <var>186</var>, <var>4</var>, <var>230</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="869">869</th><td>  { <var>260</var>, <var>4</var>, <var>230</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="870">870</th><td>  { <var>354</var>, <var>4</var>, <var>228</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="871">871</th><td>  { <var>426</var>, <var>4</var>, <var>228</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="872">872</th><td>  { <var>515</var>, <var>4</var>, <var>226</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="873">873</th><td>  { <var>583</var>, <var>4</var>, <var>226</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="874">874</th><td>  { <var>668</var>, <var>4</var>, <var>224</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="875">875</th><td>  { <var>78</var>, <var>4</var>, <var>224</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="876">876</th><td>  { <var>192</var>, <var>4</var>, <var>222</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="877">877</th><td>  { <var>263</var>, <var>4</var>, <var>222</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="878">878</th><td>  { <var>360</var>, <var>4</var>, <var>220</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="879">879</th><td>  { <var>429</var>, <var>4</var>, <var>220</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="880">880</th><td>  { <var>521</var>, <var>4</var>, <var>218</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="881">881</th><td>  { <var>586</var>, <var>4</var>, <var>218</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="882">882</th><td>  { <var>674</var>, <var>4</var>, <var>216</var>, <var>2</var>, <var>6033</var>, <var>0</var> },</td></tr>
<tr><th id="883">883</th><td>  { <var>81</var>, <var>8</var>, <var>4</var>, <var>6</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="884">884</th><td>  { <var>195</var>, <var>18</var>, <var>4</var>, <var>6</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="885">885</th><td>  { <var>266</var>, <var>28</var>, <var>4</var>, <var>6</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="886">886</th><td>  { <var>363</var>, <var>38</var>, <var>4</var>, <var>6</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="887">887</th><td>  { <var>432</var>, <var>48</var>, <var>4</var>, <var>6</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="888">888</th><td>  { <var>524</var>, <var>58</var>, <var>4</var>, <var>6</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="889">889</th><td>  { <var>589</var>, <var>68</var>, <var>4</var>, <var>6</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="890">890</th><td>  { <var>677</var>, <var>78</var>, <var>4</var>, <var>6</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="891">891</th><td>  { <var>730</var>, <var>142</var>, <var>4</var>, <var>3</var>, <var>1458</var>, <var>10</var> },</td></tr>
<tr><th id="892">892</th><td>  { <var>794</var>, <var>145</var>, <var>4</var>, <var>3</var>, <var>1458</var>, <var>10</var> },</td></tr>
<tr><th id="893">893</th><td>  { <var>12</var>, <var>148</var>, <var>4</var>, <var>3</var>, <var>1458</var>, <var>10</var> },</td></tr>
<tr><th id="894">894</th><td>  { <var>100</var>, <var>151</var>, <var>4</var>, <var>3</var>, <var>1458</var>, <var>10</var> },</td></tr>
<tr><th id="895">895</th><td>  { <var>215</var>, <var>154</var>, <var>4</var>, <var>3</var>, <var>1458</var>, <var>10</var> },</td></tr>
<tr><th id="896">896</th><td>  { <var>290</var>, <var>157</var>, <var>4</var>, <var>3</var>, <var>1458</var>, <var>10</var> },</td></tr>
<tr><th id="897">897</th><td>  { <var>383</var>, <var>160</var>, <var>4</var>, <var>3</var>, <var>1458</var>, <var>10</var> },</td></tr>
<tr><th id="898">898</th><td>  { <var>456</var>, <var>163</var>, <var>4</var>, <var>3</var>, <var>1458</var>, <var>10</var> },</td></tr>
<tr><th id="899">899</th><td>  { <var>159</var>, <var>94</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="900">900</th><td>  { <var>327</var>, <var>97</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="901">901</th><td>  { <var>488</var>, <var>100</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="902">902</th><td>  { <var>641</var>, <var>103</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="903">903</th><td>  { <var>782</var>, <var>106</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="904">904</th><td>  { <var>84</var>, <var>109</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="905">905</th><td>  { <var>274</var>, <var>112</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="906">906</th><td>  { <var>440</var>, <var>115</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="907">907</th><td>  { <var>597</var>, <var>118</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="908">908</th><td>  { <var>738</var>, <var>121</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="909">909</th><td>  { <var>110</var>, <var>124</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="910">910</th><td>  { <var>300</var>, <var>127</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="911">911</th><td>  { <var>466</var>, <var>130</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="912">912</th><td>  { <var>619</var>, <var>133</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="913">913</th><td>  { <var>760</var>, <var>136</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="914">914</th><td>  { <var>132</var>, <var>139</var>, <var>4</var>, <var>0</var>, <var>1362</var>, <var>2</var> },</td></tr>
<tr><th id="915">915</th><td>  { <var>171</var>, <var>166</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="916">916</th><td>  { <var>339</var>, <var>169</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="917">917</th><td>  { <var>500</var>, <var>172</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="918">918</th><td>  { <var>653</var>, <var>175</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="919">919</th><td>  { <var>177</var>, <var>178</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="920">920</th><td>  { <var>345</var>, <var>181</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="921">921</th><td>  { <var>506</var>, <var>184</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="922">922</th><td>  { <var>659</var>, <var>187</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="923">923</th><td>  { <var>183</var>, <var>190</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="924">924</th><td>  { <var>351</var>, <var>193</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="925">925</th><td>  { <var>512</var>, <var>196</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="926">926</th><td>  { <var>665</var>, <var>199</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="927">927</th><td>  { <var>189</var>, <var>202</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="928">928</th><td>  { <var>357</var>, <var>205</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="929">929</th><td>  { <var>518</var>, <var>208</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="930">930</th><td>  { <var>671</var>, <var>211</var>, <var>4</var>, <var>0</var>, <var>1410</var>, <var>2</var> },</td></tr>
<tr><th id="931">931</th><td>};</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><b>extern</b> <em>const</em> MCPhysReg SparcRegUnitRoots[][<var>2</var>] = {</td></tr>
<tr><th id="934">934</th><td>  { SP::CANRESTORE },</td></tr>
<tr><th id="935">935</th><td>  { SP::CANSAVE },</td></tr>
<tr><th id="936">936</th><td>  { SP::CLEANWIN },</td></tr>
<tr><th id="937">937</th><td>  { SP::CPQ },</td></tr>
<tr><th id="938">938</th><td>  { SP::CPSR },</td></tr>
<tr><th id="939">939</th><td>  { SP::CWP },</td></tr>
<tr><th id="940">940</th><td>  { SP::FQ },</td></tr>
<tr><th id="941">941</th><td>  { SP::FSR },</td></tr>
<tr><th id="942">942</th><td>  { SP::ICC },</td></tr>
<tr><th id="943">943</th><td>  { SP::OTHERWIN },</td></tr>
<tr><th id="944">944</th><td>  { SP::PIL },</td></tr>
<tr><th id="945">945</th><td>  { SP::PSR },</td></tr>
<tr><th id="946">946</th><td>  { SP::PSTATE },</td></tr>
<tr><th id="947">947</th><td>  { SP::TBA },</td></tr>
<tr><th id="948">948</th><td>  { SP::TBR },</td></tr>
<tr><th id="949">949</th><td>  { SP::TICK },</td></tr>
<tr><th id="950">950</th><td>  { SP::TL },</td></tr>
<tr><th id="951">951</th><td>  { SP::TNPC },</td></tr>
<tr><th id="952">952</th><td>  { SP::TPC },</td></tr>
<tr><th id="953">953</th><td>  { SP::TSTATE },</td></tr>
<tr><th id="954">954</th><td>  { SP::TT },</td></tr>
<tr><th id="955">955</th><td>  { SP::WIM },</td></tr>
<tr><th id="956">956</th><td>  { SP::WSTATE },</td></tr>
<tr><th id="957">957</th><td>  { SP::Y },</td></tr>
<tr><th id="958">958</th><td>  { SP::ASR1 },</td></tr>
<tr><th id="959">959</th><td>  { SP::ASR2 },</td></tr>
<tr><th id="960">960</th><td>  { SP::ASR3 },</td></tr>
<tr><th id="961">961</th><td>  { SP::ASR4 },</td></tr>
<tr><th id="962">962</th><td>  { SP::ASR5 },</td></tr>
<tr><th id="963">963</th><td>  { SP::ASR6 },</td></tr>
<tr><th id="964">964</th><td>  { SP::ASR7 },</td></tr>
<tr><th id="965">965</th><td>  { SP::ASR8 },</td></tr>
<tr><th id="966">966</th><td>  { SP::ASR9 },</td></tr>
<tr><th id="967">967</th><td>  { SP::ASR10 },</td></tr>
<tr><th id="968">968</th><td>  { SP::ASR11 },</td></tr>
<tr><th id="969">969</th><td>  { SP::ASR12 },</td></tr>
<tr><th id="970">970</th><td>  { SP::ASR13 },</td></tr>
<tr><th id="971">971</th><td>  { SP::ASR14 },</td></tr>
<tr><th id="972">972</th><td>  { SP::ASR15 },</td></tr>
<tr><th id="973">973</th><td>  { SP::ASR16 },</td></tr>
<tr><th id="974">974</th><td>  { SP::ASR17 },</td></tr>
<tr><th id="975">975</th><td>  { SP::ASR18 },</td></tr>
<tr><th id="976">976</th><td>  { SP::ASR19 },</td></tr>
<tr><th id="977">977</th><td>  { SP::ASR20 },</td></tr>
<tr><th id="978">978</th><td>  { SP::ASR21 },</td></tr>
<tr><th id="979">979</th><td>  { SP::ASR22 },</td></tr>
<tr><th id="980">980</th><td>  { SP::ASR23 },</td></tr>
<tr><th id="981">981</th><td>  { SP::ASR24 },</td></tr>
<tr><th id="982">982</th><td>  { SP::ASR25 },</td></tr>
<tr><th id="983">983</th><td>  { SP::ASR26 },</td></tr>
<tr><th id="984">984</th><td>  { SP::ASR27 },</td></tr>
<tr><th id="985">985</th><td>  { SP::ASR28 },</td></tr>
<tr><th id="986">986</th><td>  { SP::ASR29 },</td></tr>
<tr><th id="987">987</th><td>  { SP::ASR30 },</td></tr>
<tr><th id="988">988</th><td>  { SP::ASR31 },</td></tr>
<tr><th id="989">989</th><td>  { SP::C0 },</td></tr>
<tr><th id="990">990</th><td>  { SP::C1 },</td></tr>
<tr><th id="991">991</th><td>  { SP::C2 },</td></tr>
<tr><th id="992">992</th><td>  { SP::C3 },</td></tr>
<tr><th id="993">993</th><td>  { SP::C4 },</td></tr>
<tr><th id="994">994</th><td>  { SP::C5 },</td></tr>
<tr><th id="995">995</th><td>  { SP::C6 },</td></tr>
<tr><th id="996">996</th><td>  { SP::C7 },</td></tr>
<tr><th id="997">997</th><td>  { SP::C8 },</td></tr>
<tr><th id="998">998</th><td>  { SP::C9 },</td></tr>
<tr><th id="999">999</th><td>  { SP::C10 },</td></tr>
<tr><th id="1000">1000</th><td>  { SP::C11 },</td></tr>
<tr><th id="1001">1001</th><td>  { SP::C12 },</td></tr>
<tr><th id="1002">1002</th><td>  { SP::C13 },</td></tr>
<tr><th id="1003">1003</th><td>  { SP::C14 },</td></tr>
<tr><th id="1004">1004</th><td>  { SP::C15 },</td></tr>
<tr><th id="1005">1005</th><td>  { SP::C16 },</td></tr>
<tr><th id="1006">1006</th><td>  { SP::C17 },</td></tr>
<tr><th id="1007">1007</th><td>  { SP::C18 },</td></tr>
<tr><th id="1008">1008</th><td>  { SP::C19 },</td></tr>
<tr><th id="1009">1009</th><td>  { SP::C20 },</td></tr>
<tr><th id="1010">1010</th><td>  { SP::C21 },</td></tr>
<tr><th id="1011">1011</th><td>  { SP::C22 },</td></tr>
<tr><th id="1012">1012</th><td>  { SP::C23 },</td></tr>
<tr><th id="1013">1013</th><td>  { SP::C24 },</td></tr>
<tr><th id="1014">1014</th><td>  { SP::C25 },</td></tr>
<tr><th id="1015">1015</th><td>  { SP::C26 },</td></tr>
<tr><th id="1016">1016</th><td>  { SP::C27 },</td></tr>
<tr><th id="1017">1017</th><td>  { SP::C28 },</td></tr>
<tr><th id="1018">1018</th><td>  { SP::C29 },</td></tr>
<tr><th id="1019">1019</th><td>  { SP::C30 },</td></tr>
<tr><th id="1020">1020</th><td>  { SP::C31 },</td></tr>
<tr><th id="1021">1021</th><td>  { SP::F0 },</td></tr>
<tr><th id="1022">1022</th><td>  { SP::F1 },</td></tr>
<tr><th id="1023">1023</th><td>  { SP::F2 },</td></tr>
<tr><th id="1024">1024</th><td>  { SP::F3 },</td></tr>
<tr><th id="1025">1025</th><td>  { SP::F4 },</td></tr>
<tr><th id="1026">1026</th><td>  { SP::F5 },</td></tr>
<tr><th id="1027">1027</th><td>  { SP::F6 },</td></tr>
<tr><th id="1028">1028</th><td>  { SP::F7 },</td></tr>
<tr><th id="1029">1029</th><td>  { SP::F8 },</td></tr>
<tr><th id="1030">1030</th><td>  { SP::F9 },</td></tr>
<tr><th id="1031">1031</th><td>  { SP::F10 },</td></tr>
<tr><th id="1032">1032</th><td>  { SP::F11 },</td></tr>
<tr><th id="1033">1033</th><td>  { SP::F12 },</td></tr>
<tr><th id="1034">1034</th><td>  { SP::F13 },</td></tr>
<tr><th id="1035">1035</th><td>  { SP::F14 },</td></tr>
<tr><th id="1036">1036</th><td>  { SP::F15 },</td></tr>
<tr><th id="1037">1037</th><td>  { SP::F16 },</td></tr>
<tr><th id="1038">1038</th><td>  { SP::F17 },</td></tr>
<tr><th id="1039">1039</th><td>  { SP::F18 },</td></tr>
<tr><th id="1040">1040</th><td>  { SP::F19 },</td></tr>
<tr><th id="1041">1041</th><td>  { SP::F20 },</td></tr>
<tr><th id="1042">1042</th><td>  { SP::F21 },</td></tr>
<tr><th id="1043">1043</th><td>  { SP::F22 },</td></tr>
<tr><th id="1044">1044</th><td>  { SP::F23 },</td></tr>
<tr><th id="1045">1045</th><td>  { SP::F24 },</td></tr>
<tr><th id="1046">1046</th><td>  { SP::F25 },</td></tr>
<tr><th id="1047">1047</th><td>  { SP::F26 },</td></tr>
<tr><th id="1048">1048</th><td>  { SP::F27 },</td></tr>
<tr><th id="1049">1049</th><td>  { SP::F28 },</td></tr>
<tr><th id="1050">1050</th><td>  { SP::F29 },</td></tr>
<tr><th id="1051">1051</th><td>  { SP::F30 },</td></tr>
<tr><th id="1052">1052</th><td>  { SP::F31 },</td></tr>
<tr><th id="1053">1053</th><td>  { SP::D16 },</td></tr>
<tr><th id="1054">1054</th><td>  { SP::D17 },</td></tr>
<tr><th id="1055">1055</th><td>  { SP::D18 },</td></tr>
<tr><th id="1056">1056</th><td>  { SP::D19 },</td></tr>
<tr><th id="1057">1057</th><td>  { SP::D20 },</td></tr>
<tr><th id="1058">1058</th><td>  { SP::D21 },</td></tr>
<tr><th id="1059">1059</th><td>  { SP::D22 },</td></tr>
<tr><th id="1060">1060</th><td>  { SP::D23 },</td></tr>
<tr><th id="1061">1061</th><td>  { SP::D24 },</td></tr>
<tr><th id="1062">1062</th><td>  { SP::D25 },</td></tr>
<tr><th id="1063">1063</th><td>  { SP::D26 },</td></tr>
<tr><th id="1064">1064</th><td>  { SP::D27 },</td></tr>
<tr><th id="1065">1065</th><td>  { SP::D28 },</td></tr>
<tr><th id="1066">1066</th><td>  { SP::D29 },</td></tr>
<tr><th id="1067">1067</th><td>  { SP::D30 },</td></tr>
<tr><th id="1068">1068</th><td>  { SP::D31 },</td></tr>
<tr><th id="1069">1069</th><td>  { SP::FCC0 },</td></tr>
<tr><th id="1070">1070</th><td>  { SP::FCC1 },</td></tr>
<tr><th id="1071">1071</th><td>  { SP::FCC2 },</td></tr>
<tr><th id="1072">1072</th><td>  { SP::FCC3 },</td></tr>
<tr><th id="1073">1073</th><td>  { SP::G0 },</td></tr>
<tr><th id="1074">1074</th><td>  { SP::G1 },</td></tr>
<tr><th id="1075">1075</th><td>  { SP::G2 },</td></tr>
<tr><th id="1076">1076</th><td>  { SP::G3 },</td></tr>
<tr><th id="1077">1077</th><td>  { SP::G4 },</td></tr>
<tr><th id="1078">1078</th><td>  { SP::G5 },</td></tr>
<tr><th id="1079">1079</th><td>  { SP::G6 },</td></tr>
<tr><th id="1080">1080</th><td>  { SP::G7 },</td></tr>
<tr><th id="1081">1081</th><td>  { SP::I0 },</td></tr>
<tr><th id="1082">1082</th><td>  { SP::I1 },</td></tr>
<tr><th id="1083">1083</th><td>  { SP::I2 },</td></tr>
<tr><th id="1084">1084</th><td>  { SP::I3 },</td></tr>
<tr><th id="1085">1085</th><td>  { SP::I4 },</td></tr>
<tr><th id="1086">1086</th><td>  { SP::I5 },</td></tr>
<tr><th id="1087">1087</th><td>  { SP::I6 },</td></tr>
<tr><th id="1088">1088</th><td>  { SP::I7 },</td></tr>
<tr><th id="1089">1089</th><td>  { SP::L0 },</td></tr>
<tr><th id="1090">1090</th><td>  { SP::L1 },</td></tr>
<tr><th id="1091">1091</th><td>  { SP::L2 },</td></tr>
<tr><th id="1092">1092</th><td>  { SP::L3 },</td></tr>
<tr><th id="1093">1093</th><td>  { SP::L4 },</td></tr>
<tr><th id="1094">1094</th><td>  { SP::L5 },</td></tr>
<tr><th id="1095">1095</th><td>  { SP::L6 },</td></tr>
<tr><th id="1096">1096</th><td>  { SP::L7 },</td></tr>
<tr><th id="1097">1097</th><td>  { SP::O0 },</td></tr>
<tr><th id="1098">1098</th><td>  { SP::O1 },</td></tr>
<tr><th id="1099">1099</th><td>  { SP::O2 },</td></tr>
<tr><th id="1100">1100</th><td>  { SP::O3 },</td></tr>
<tr><th id="1101">1101</th><td>  { SP::O4 },</td></tr>
<tr><th id="1102">1102</th><td>  { SP::O5 },</td></tr>
<tr><th id="1103">1103</th><td>  { SP::O6 },</td></tr>
<tr><th id="1104">1104</th><td>  { SP::O7 },</td></tr>
<tr><th id="1105">1105</th><td>};</td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td><b>namespace</b> {     <i>// Register classes...</i></td></tr>
<tr><th id="1108">1108</th><td>  <i>// FCCRegs Register Class...</i></td></tr>
<tr><th id="1109">1109</th><td>  <em>const</em> MCPhysReg FCCRegs[] = {</td></tr>
<tr><th id="1110">1110</th><td>    SP::FCC0, SP::FCC1, SP::FCC2, SP::FCC3, </td></tr>
<tr><th id="1111">1111</th><td>  };</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>  <i>// FCCRegs Bit set.</i></td></tr>
<tr><th id="1114">1114</th><td>  <em>const</em> uint8_t FCCRegsBits[] = {</td></tr>
<tr><th id="1115">1115</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1116">1116</th><td>  };</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>  <i>// ASRRegs Register Class...</i></td></tr>
<tr><th id="1119">1119</th><td>  <em>const</em> MCPhysReg ASRRegs[] = {</td></tr>
<tr><th id="1120">1120</th><td>    SP::Y, SP::ASR1, SP::ASR2, SP::ASR3, SP::ASR4, SP::ASR5, SP::ASR6, SP::ASR7, SP::ASR8, SP::ASR9, SP::ASR10, SP::ASR11, SP::ASR12, SP::ASR13, SP::ASR14, SP::ASR15, SP::ASR16, SP::ASR17, SP::ASR18, SP::ASR19, SP::ASR20, SP::ASR21, SP::ASR22, SP::ASR23, SP::ASR24, SP::ASR25, SP::ASR26, SP::ASR27, SP::ASR28, SP::ASR29, SP::ASR30, SP::ASR31, </td></tr>
<tr><th id="1121">1121</th><td>  };</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td>  <i>// ASRRegs Bit set.</i></td></tr>
<tr><th id="1124">1124</th><td>  <em>const</em> uint8_t ASRRegsBits[] = {</td></tr>
<tr><th id="1125">1125</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, </td></tr>
<tr><th id="1126">1126</th><td>  };</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td>  <i>// CoprocRegs Register Class...</i></td></tr>
<tr><th id="1129">1129</th><td>  <em>const</em> MCPhysReg CoprocRegs[] = {</td></tr>
<tr><th id="1130">1130</th><td>    SP::C0, SP::C1, SP::C2, SP::C3, SP::C4, SP::C5, SP::C6, SP::C7, SP::C8, SP::C9, SP::C10, SP::C11, SP::C12, SP::C13, SP::C14, SP::C15, SP::C16, SP::C17, SP::C18, SP::C19, SP::C20, SP::C21, SP::C22, SP::C23, SP::C24, SP::C25, SP::C26, SP::C27, SP::C28, SP::C29, SP::C30, SP::C31, </td></tr>
<tr><th id="1131">1131</th><td>  };</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>  <i>// CoprocRegs Bit set.</i></td></tr>
<tr><th id="1134">1134</th><td>  <em>const</em> uint8_t CoprocRegsBits[] = {</td></tr>
<tr><th id="1135">1135</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, </td></tr>
<tr><th id="1136">1136</th><td>  };</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>  <i>// FPRegs Register Class...</i></td></tr>
<tr><th id="1139">1139</th><td>  <em>const</em> MCPhysReg FPRegs[] = {</td></tr>
<tr><th id="1140">1140</th><td>    SP::F0, SP::F1, SP::F2, SP::F3, SP::F4, SP::F5, SP::F6, SP::F7, SP::F8, SP::F9, SP::F10, SP::F11, SP::F12, SP::F13, SP::F14, SP::F15, SP::F16, SP::F17, SP::F18, SP::F19, SP::F20, SP::F21, SP::F22, SP::F23, SP::F24, SP::F25, SP::F26, SP::F27, SP::F28, SP::F29, SP::F30, SP::F31, </td></tr>
<tr><th id="1141">1141</th><td>  };</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>  <i>// FPRegs Bit set.</i></td></tr>
<tr><th id="1144">1144</th><td>  <em>const</em> uint8_t FPRegsBits[] = {</td></tr>
<tr><th id="1145">1145</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, </td></tr>
<tr><th id="1146">1146</th><td>  };</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>  <i>// IntRegs Register Class...</i></td></tr>
<tr><th id="1149">1149</th><td>  <em>const</em> MCPhysReg IntRegs[] = {</td></tr>
<tr><th id="1150">1150</th><td>    SP::I0, SP::I1, SP::I2, SP::I3, SP::I4, SP::I5, SP::I6, SP::I7, SP::G0, SP::G1, SP::G2, SP::G3, SP::G4, SP::G5, SP::G6, SP::G7, SP::L0, SP::L1, SP::L2, SP::L3, SP::L4, SP::L5, SP::L6, SP::L7, SP::O0, SP::O1, SP::O2, SP::O3, SP::O4, SP::O5, SP::O6, SP::O7, </td></tr>
<tr><th id="1151">1151</th><td>  };</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>  <i>// IntRegs Bit set.</i></td></tr>
<tr><th id="1154">1154</th><td>  <em>const</em> uint8_t IntRegsBits[] = {</td></tr>
<tr><th id="1155">1155</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1156">1156</th><td>  };</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>  <i>// DFPRegs Register Class...</i></td></tr>
<tr><th id="1159">1159</th><td>  <em>const</em> MCPhysReg DFPRegs[] = {</td></tr>
<tr><th id="1160">1160</th><td>    SP::D0, SP::D1, SP::D2, SP::D3, SP::D4, SP::D5, SP::D6, SP::D7, SP::D8, SP::D9, SP::D10, SP::D11, SP::D12, SP::D13, SP::D14, SP::D15, SP::D16, SP::D17, SP::D18, SP::D19, SP::D20, SP::D21, SP::D22, SP::D23, SP::D24, SP::D25, SP::D26, SP::D27, SP::D28, SP::D29, SP::D30, SP::D31, </td></tr>
<tr><th id="1161">1161</th><td>  };</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <i>// DFPRegs Bit set.</i></td></tr>
<tr><th id="1164">1164</th><td>  <em>const</em> uint8_t DFPRegsBits[] = {</td></tr>
<tr><th id="1165">1165</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, </td></tr>
<tr><th id="1166">1166</th><td>  };</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>  <i>// I64Regs Register Class...</i></td></tr>
<tr><th id="1169">1169</th><td>  <em>const</em> MCPhysReg I64Regs[] = {</td></tr>
<tr><th id="1170">1170</th><td>    SP::I0, SP::I1, SP::I2, SP::I3, SP::I4, SP::I5, SP::I6, SP::I7, SP::G0, SP::G1, SP::G2, SP::G3, SP::G4, SP::G5, SP::G6, SP::G7, SP::L0, SP::L1, SP::L2, SP::L3, SP::L4, SP::L5, SP::L6, SP::L7, SP::O0, SP::O1, SP::O2, SP::O3, SP::O4, SP::O5, SP::O6, SP::O7, </td></tr>
<tr><th id="1171">1171</th><td>  };</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>  <i>// I64Regs Bit set.</i></td></tr>
<tr><th id="1174">1174</th><td>  <em>const</em> uint8_t I64RegsBits[] = {</td></tr>
<tr><th id="1175">1175</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1176">1176</th><td>  };</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>  <i>// CoprocPair Register Class...</i></td></tr>
<tr><th id="1179">1179</th><td>  <em>const</em> MCPhysReg CoprocPair[] = {</td></tr>
<tr><th id="1180">1180</th><td>    SP::C0_C1, SP::C2_C3, SP::C4_C5, SP::C6_C7, SP::C8_C9, SP::C10_C11, SP::C12_C13, SP::C14_C15, SP::C16_C17, SP::C18_C19, SP::C20_C21, SP::C22_C23, SP::C24_C25, SP::C26_C27, SP::C28_C29, SP::C30_C31, </td></tr>
<tr><th id="1181">1181</th><td>  };</td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td>  <i>// CoprocPair Bit set.</i></td></tr>
<tr><th id="1184">1184</th><td>  <em>const</em> uint8_t CoprocPairBits[] = {</td></tr>
<tr><th id="1185">1185</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1186">1186</th><td>  };</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>  <i>// IntPair Register Class...</i></td></tr>
<tr><th id="1189">1189</th><td>  <em>const</em> MCPhysReg IntPair[] = {</td></tr>
<tr><th id="1190">1190</th><td>    SP::I0_I1, SP::I2_I3, SP::I4_I5, SP::I6_I7, SP::G0_G1, SP::G2_G3, SP::G4_G5, SP::G6_G7, SP::L0_L1, SP::L2_L3, SP::L4_L5, SP::L6_L7, SP::O0_O1, SP::O2_O3, SP::O4_O5, SP::O6_O7, </td></tr>
<tr><th id="1191">1191</th><td>  };</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <i>// IntPair Bit set.</i></td></tr>
<tr><th id="1194">1194</th><td>  <em>const</em> uint8_t IntPairBits[] = {</td></tr>
<tr><th id="1195">1195</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1196">1196</th><td>  };</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>  <i>// LowDFPRegs Register Class...</i></td></tr>
<tr><th id="1199">1199</th><td>  <em>const</em> MCPhysReg LowDFPRegs[] = {</td></tr>
<tr><th id="1200">1200</th><td>    SP::D0, SP::D1, SP::D2, SP::D3, SP::D4, SP::D5, SP::D6, SP::D7, SP::D8, SP::D9, SP::D10, SP::D11, SP::D12, SP::D13, SP::D14, SP::D15, </td></tr>
<tr><th id="1201">1201</th><td>  };</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td>  <i>// LowDFPRegs Bit set.</i></td></tr>
<tr><th id="1204">1204</th><td>  <em>const</em> uint8_t LowDFPRegsBits[] = {</td></tr>
<tr><th id="1205">1205</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xff</var>, <var>0xff</var>, </td></tr>
<tr><th id="1206">1206</th><td>  };</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <i>// PRRegs Register Class...</i></td></tr>
<tr><th id="1209">1209</th><td>  <em>const</em> MCPhysReg PRRegs[] = {</td></tr>
<tr><th id="1210">1210</th><td>    SP::TPC, SP::TNPC, SP::TSTATE, SP::TT, SP::TICK, SP::TBA, SP::PSTATE, SP::TL, SP::PIL, SP::CWP, SP::CANSAVE, SP::CANRESTORE, SP::CLEANWIN, SP::OTHERWIN, SP::WSTATE, </td></tr>
<tr><th id="1211">1211</th><td>  };</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>  <i>// PRRegs Bit set.</i></td></tr>
<tr><th id="1214">1214</th><td>  <em>const</em> uint8_t PRRegsBits[] = {</td></tr>
<tr><th id="1215">1215</th><td>    <var>0x4e</var>, <var>0x6c</var>, <var>0xbf</var>, </td></tr>
<tr><th id="1216">1216</th><td>  };</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>  <i>// QFPRegs Register Class...</i></td></tr>
<tr><th id="1219">1219</th><td>  <em>const</em> MCPhysReg QFPRegs[] = {</td></tr>
<tr><th id="1220">1220</th><td>    SP::Q0, SP::Q1, SP::Q2, SP::Q3, SP::Q4, SP::Q5, SP::Q6, SP::Q7, SP::Q8, SP::Q9, SP::Q10, SP::Q11, SP::Q12, SP::Q13, SP::Q14, SP::Q15, </td></tr>
<tr><th id="1221">1221</th><td>  };</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>  <i>// QFPRegs Bit set.</i></td></tr>
<tr><th id="1224">1224</th><td>  <em>const</em> uint8_t QFPRegsBits[] = {</td></tr>
<tr><th id="1225">1225</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0xff</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1226">1226</th><td>  };</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>  <i>// LowQFPRegs Register Class...</i></td></tr>
<tr><th id="1229">1229</th><td>  <em>const</em> MCPhysReg LowQFPRegs[] = {</td></tr>
<tr><th id="1230">1230</th><td>    SP::Q0, SP::Q1, SP::Q2, SP::Q3, SP::Q4, SP::Q5, SP::Q6, SP::Q7, </td></tr>
<tr><th id="1231">1231</th><td>  };</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <i>// LowQFPRegs Bit set.</i></td></tr>
<tr><th id="1234">1234</th><td>  <em>const</em> uint8_t LowQFPRegsBits[] = {</td></tr>
<tr><th id="1235">1235</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0x0f</var>, </td></tr>
<tr><th id="1236">1236</th><td>  };</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1242">1242</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="1243">1243</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="1244">1244</th><td><u>#endif</u></td></tr>
<tr><th id="1245">1245</th><td><b>extern</b> <em>const</em> <em>char</em> SparcRegClassStrings[] = {</td></tr>
<tr><th id="1246">1246</th><td>  <i>/* 0 */</i> <q>"CoprocPair\0"</q></td></tr>
<tr><th id="1247">1247</th><td>  <i>/* 11 */</i> <q>"IntPair\0"</q></td></tr>
<tr><th id="1248">1248</th><td>  <i>/* 19 */</i> <q>"I64Regs\0"</q></td></tr>
<tr><th id="1249">1249</th><td>  <i>/* 27 */</i> <q>"FCCRegs\0"</q></td></tr>
<tr><th id="1250">1250</th><td>  <i>/* 35 */</i> <q>"LowDFPRegs\0"</q></td></tr>
<tr><th id="1251">1251</th><td>  <i>/* 46 */</i> <q>"LowQFPRegs\0"</q></td></tr>
<tr><th id="1252">1252</th><td>  <i>/* 57 */</i> <q>"PRRegs\0"</q></td></tr>
<tr><th id="1253">1253</th><td>  <i>/* 64 */</i> <q>"ASRRegs\0"</q></td></tr>
<tr><th id="1254">1254</th><td>  <i>/* 72 */</i> <q>"CoprocRegs\0"</q></td></tr>
<tr><th id="1255">1255</th><td>  <i>/* 83 */</i> <q>"IntRegs\0"</q></td></tr>
<tr><th id="1256">1256</th><td>};</td></tr>
<tr><th id="1257">1257</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1258">1258</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1259">1259</th><td><u>#endif</u></td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td><b>extern</b> <em>const</em> MCRegisterClass SparcMCRegisterClasses[] = {</td></tr>
<tr><th id="1262">1262</th><td>  { FCCRegs, FCCRegsBits, <var>27</var>, <var>4</var>, <b>sizeof</b>(FCCRegsBits), SP::FCCRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1263">1263</th><td>  { ASRRegs, ASRRegsBits, <var>64</var>, <var>32</var>, <b>sizeof</b>(ASRRegsBits), SP::ASRRegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1264">1264</th><td>  { CoprocRegs, CoprocRegsBits, <var>72</var>, <var>32</var>, <b>sizeof</b>(CoprocRegsBits), SP::CoprocRegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1265">1265</th><td>  { FPRegs, FPRegsBits, <var>39</var>, <var>32</var>, <b>sizeof</b>(FPRegsBits), SP::FPRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1266">1266</th><td>  { IntRegs, IntRegsBits, <var>83</var>, <var>32</var>, <b>sizeof</b>(IntRegsBits), SP::IntRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1267">1267</th><td>  { DFPRegs, DFPRegsBits, <var>38</var>, <var>32</var>, <b>sizeof</b>(DFPRegsBits), SP::DFPRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1268">1268</th><td>  { I64Regs, I64RegsBits, <var>19</var>, <var>32</var>, <b>sizeof</b>(I64RegsBits), SP::I64RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1269">1269</th><td>  { CoprocPair, CoprocPairBits, <var>0</var>, <var>16</var>, <b>sizeof</b>(CoprocPairBits), SP::CoprocPairRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="1270">1270</th><td>  { IntPair, IntPairBits, <var>11</var>, <var>16</var>, <b>sizeof</b>(IntPairBits), SP::IntPairRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1271">1271</th><td>  { LowDFPRegs, LowDFPRegsBits, <var>35</var>, <var>16</var>, <b>sizeof</b>(LowDFPRegsBits), SP::LowDFPRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1272">1272</th><td>  { PRRegs, PRRegsBits, <var>57</var>, <var>15</var>, <b>sizeof</b>(PRRegsBits), SP::PRRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1273">1273</th><td>  { QFPRegs, QFPRegsBits, <var>49</var>, <var>16</var>, <b>sizeof</b>(QFPRegsBits), SP::QFPRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1274">1274</th><td>  { LowQFPRegs, LowQFPRegsBits, <var>46</var>, <var>8</var>, <b>sizeof</b>(LowQFPRegsBits), SP::LowQFPRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="1275">1275</th><td>};</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><i>// SP Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="1278">1278</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SPDwarfFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="1279">1279</th><td>  { <var>0U</var>, SP::G0 },</td></tr>
<tr><th id="1280">1280</th><td>  { <var>1U</var>, SP::G1 },</td></tr>
<tr><th id="1281">1281</th><td>  { <var>2U</var>, SP::G2 },</td></tr>
<tr><th id="1282">1282</th><td>  { <var>3U</var>, SP::G3 },</td></tr>
<tr><th id="1283">1283</th><td>  { <var>4U</var>, SP::G4 },</td></tr>
<tr><th id="1284">1284</th><td>  { <var>5U</var>, SP::G5 },</td></tr>
<tr><th id="1285">1285</th><td>  { <var>6U</var>, SP::G6 },</td></tr>
<tr><th id="1286">1286</th><td>  { <var>7U</var>, SP::G7 },</td></tr>
<tr><th id="1287">1287</th><td>  { <var>8U</var>, SP::O0 },</td></tr>
<tr><th id="1288">1288</th><td>  { <var>9U</var>, SP::O1 },</td></tr>
<tr><th id="1289">1289</th><td>  { <var>10U</var>, SP::O2 },</td></tr>
<tr><th id="1290">1290</th><td>  { <var>11U</var>, SP::O3 },</td></tr>
<tr><th id="1291">1291</th><td>  { <var>12U</var>, SP::O4 },</td></tr>
<tr><th id="1292">1292</th><td>  { <var>13U</var>, SP::O5 },</td></tr>
<tr><th id="1293">1293</th><td>  { <var>14U</var>, SP::O6 },</td></tr>
<tr><th id="1294">1294</th><td>  { <var>15U</var>, SP::O7 },</td></tr>
<tr><th id="1295">1295</th><td>  { <var>16U</var>, SP::L0 },</td></tr>
<tr><th id="1296">1296</th><td>  { <var>17U</var>, SP::L1 },</td></tr>
<tr><th id="1297">1297</th><td>  { <var>18U</var>, SP::L2 },</td></tr>
<tr><th id="1298">1298</th><td>  { <var>19U</var>, SP::L3 },</td></tr>
<tr><th id="1299">1299</th><td>  { <var>20U</var>, SP::L4 },</td></tr>
<tr><th id="1300">1300</th><td>  { <var>21U</var>, SP::L5 },</td></tr>
<tr><th id="1301">1301</th><td>  { <var>22U</var>, SP::L6 },</td></tr>
<tr><th id="1302">1302</th><td>  { <var>23U</var>, SP::L7 },</td></tr>
<tr><th id="1303">1303</th><td>  { <var>24U</var>, SP::I0 },</td></tr>
<tr><th id="1304">1304</th><td>  { <var>25U</var>, SP::I1 },</td></tr>
<tr><th id="1305">1305</th><td>  { <var>26U</var>, SP::I2 },</td></tr>
<tr><th id="1306">1306</th><td>  { <var>27U</var>, SP::I3 },</td></tr>
<tr><th id="1307">1307</th><td>  { <var>28U</var>, SP::I4 },</td></tr>
<tr><th id="1308">1308</th><td>  { <var>29U</var>, SP::I5 },</td></tr>
<tr><th id="1309">1309</th><td>  { <var>30U</var>, SP::I6 },</td></tr>
<tr><th id="1310">1310</th><td>  { <var>31U</var>, SP::I7 },</td></tr>
<tr><th id="1311">1311</th><td>  { <var>32U</var>, SP::F0 },</td></tr>
<tr><th id="1312">1312</th><td>  { <var>33U</var>, SP::F1 },</td></tr>
<tr><th id="1313">1313</th><td>  { <var>34U</var>, SP::F2 },</td></tr>
<tr><th id="1314">1314</th><td>  { <var>35U</var>, SP::F3 },</td></tr>
<tr><th id="1315">1315</th><td>  { <var>36U</var>, SP::F4 },</td></tr>
<tr><th id="1316">1316</th><td>  { <var>37U</var>, SP::F5 },</td></tr>
<tr><th id="1317">1317</th><td>  { <var>38U</var>, SP::F6 },</td></tr>
<tr><th id="1318">1318</th><td>  { <var>39U</var>, SP::F7 },</td></tr>
<tr><th id="1319">1319</th><td>  { <var>40U</var>, SP::F8 },</td></tr>
<tr><th id="1320">1320</th><td>  { <var>41U</var>, SP::F9 },</td></tr>
<tr><th id="1321">1321</th><td>  { <var>42U</var>, SP::F10 },</td></tr>
<tr><th id="1322">1322</th><td>  { <var>43U</var>, SP::F11 },</td></tr>
<tr><th id="1323">1323</th><td>  { <var>44U</var>, SP::F12 },</td></tr>
<tr><th id="1324">1324</th><td>  { <var>45U</var>, SP::F13 },</td></tr>
<tr><th id="1325">1325</th><td>  { <var>46U</var>, SP::F14 },</td></tr>
<tr><th id="1326">1326</th><td>  { <var>47U</var>, SP::F15 },</td></tr>
<tr><th id="1327">1327</th><td>  { <var>48U</var>, SP::F16 },</td></tr>
<tr><th id="1328">1328</th><td>  { <var>49U</var>, SP::F17 },</td></tr>
<tr><th id="1329">1329</th><td>  { <var>50U</var>, SP::F18 },</td></tr>
<tr><th id="1330">1330</th><td>  { <var>51U</var>, SP::F19 },</td></tr>
<tr><th id="1331">1331</th><td>  { <var>52U</var>, SP::F20 },</td></tr>
<tr><th id="1332">1332</th><td>  { <var>53U</var>, SP::F21 },</td></tr>
<tr><th id="1333">1333</th><td>  { <var>54U</var>, SP::F22 },</td></tr>
<tr><th id="1334">1334</th><td>  { <var>55U</var>, SP::F23 },</td></tr>
<tr><th id="1335">1335</th><td>  { <var>56U</var>, SP::F24 },</td></tr>
<tr><th id="1336">1336</th><td>  { <var>57U</var>, SP::F25 },</td></tr>
<tr><th id="1337">1337</th><td>  { <var>58U</var>, SP::F26 },</td></tr>
<tr><th id="1338">1338</th><td>  { <var>59U</var>, SP::F27 },</td></tr>
<tr><th id="1339">1339</th><td>  { <var>60U</var>, SP::F28 },</td></tr>
<tr><th id="1340">1340</th><td>  { <var>61U</var>, SP::F29 },</td></tr>
<tr><th id="1341">1341</th><td>  { <var>62U</var>, SP::F30 },</td></tr>
<tr><th id="1342">1342</th><td>  { <var>63U</var>, SP::F31 },</td></tr>
<tr><th id="1343">1343</th><td>  { <var>64U</var>, SP::Y },</td></tr>
<tr><th id="1344">1344</th><td>  { <var>72U</var>, SP::D0 },</td></tr>
<tr><th id="1345">1345</th><td>  { <var>73U</var>, SP::D1 },</td></tr>
<tr><th id="1346">1346</th><td>  { <var>74U</var>, SP::D2 },</td></tr>
<tr><th id="1347">1347</th><td>  { <var>75U</var>, SP::D3 },</td></tr>
<tr><th id="1348">1348</th><td>  { <var>76U</var>, SP::D4 },</td></tr>
<tr><th id="1349">1349</th><td>  { <var>77U</var>, SP::D5 },</td></tr>
<tr><th id="1350">1350</th><td>  { <var>78U</var>, SP::D6 },</td></tr>
<tr><th id="1351">1351</th><td>  { <var>79U</var>, SP::D7 },</td></tr>
<tr><th id="1352">1352</th><td>  { <var>80U</var>, SP::D8 },</td></tr>
<tr><th id="1353">1353</th><td>  { <var>81U</var>, SP::D9 },</td></tr>
<tr><th id="1354">1354</th><td>  { <var>82U</var>, SP::D10 },</td></tr>
<tr><th id="1355">1355</th><td>  { <var>83U</var>, SP::D11 },</td></tr>
<tr><th id="1356">1356</th><td>  { <var>84U</var>, SP::D12 },</td></tr>
<tr><th id="1357">1357</th><td>  { <var>85U</var>, SP::D13 },</td></tr>
<tr><th id="1358">1358</th><td>  { <var>86U</var>, SP::D14 },</td></tr>
<tr><th id="1359">1359</th><td>  { <var>87U</var>, SP::D15 },</td></tr>
<tr><th id="1360">1360</th><td>};</td></tr>
<tr><th id="1361">1361</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SPDwarfFlavour0Dwarf2LSize = array_lengthof(SPDwarfFlavour0Dwarf2L);</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SPEHFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="1364">1364</th><td>  { <var>0U</var>, SP::G0 },</td></tr>
<tr><th id="1365">1365</th><td>  { <var>1U</var>, SP::G1 },</td></tr>
<tr><th id="1366">1366</th><td>  { <var>2U</var>, SP::G2 },</td></tr>
<tr><th id="1367">1367</th><td>  { <var>3U</var>, SP::G3 },</td></tr>
<tr><th id="1368">1368</th><td>  { <var>4U</var>, SP::G4 },</td></tr>
<tr><th id="1369">1369</th><td>  { <var>5U</var>, SP::G5 },</td></tr>
<tr><th id="1370">1370</th><td>  { <var>6U</var>, SP::G6 },</td></tr>
<tr><th id="1371">1371</th><td>  { <var>7U</var>, SP::G7 },</td></tr>
<tr><th id="1372">1372</th><td>  { <var>8U</var>, SP::O0 },</td></tr>
<tr><th id="1373">1373</th><td>  { <var>9U</var>, SP::O1 },</td></tr>
<tr><th id="1374">1374</th><td>  { <var>10U</var>, SP::O2 },</td></tr>
<tr><th id="1375">1375</th><td>  { <var>11U</var>, SP::O3 },</td></tr>
<tr><th id="1376">1376</th><td>  { <var>12U</var>, SP::O4 },</td></tr>
<tr><th id="1377">1377</th><td>  { <var>13U</var>, SP::O5 },</td></tr>
<tr><th id="1378">1378</th><td>  { <var>14U</var>, SP::O6 },</td></tr>
<tr><th id="1379">1379</th><td>  { <var>15U</var>, SP::O7 },</td></tr>
<tr><th id="1380">1380</th><td>  { <var>16U</var>, SP::L0 },</td></tr>
<tr><th id="1381">1381</th><td>  { <var>17U</var>, SP::L1 },</td></tr>
<tr><th id="1382">1382</th><td>  { <var>18U</var>, SP::L2 },</td></tr>
<tr><th id="1383">1383</th><td>  { <var>19U</var>, SP::L3 },</td></tr>
<tr><th id="1384">1384</th><td>  { <var>20U</var>, SP::L4 },</td></tr>
<tr><th id="1385">1385</th><td>  { <var>21U</var>, SP::L5 },</td></tr>
<tr><th id="1386">1386</th><td>  { <var>22U</var>, SP::L6 },</td></tr>
<tr><th id="1387">1387</th><td>  { <var>23U</var>, SP::L7 },</td></tr>
<tr><th id="1388">1388</th><td>  { <var>24U</var>, SP::I0 },</td></tr>
<tr><th id="1389">1389</th><td>  { <var>25U</var>, SP::I1 },</td></tr>
<tr><th id="1390">1390</th><td>  { <var>26U</var>, SP::I2 },</td></tr>
<tr><th id="1391">1391</th><td>  { <var>27U</var>, SP::I3 },</td></tr>
<tr><th id="1392">1392</th><td>  { <var>28U</var>, SP::I4 },</td></tr>
<tr><th id="1393">1393</th><td>  { <var>29U</var>, SP::I5 },</td></tr>
<tr><th id="1394">1394</th><td>  { <var>30U</var>, SP::I6 },</td></tr>
<tr><th id="1395">1395</th><td>  { <var>31U</var>, SP::I7 },</td></tr>
<tr><th id="1396">1396</th><td>  { <var>32U</var>, SP::F0 },</td></tr>
<tr><th id="1397">1397</th><td>  { <var>33U</var>, SP::F1 },</td></tr>
<tr><th id="1398">1398</th><td>  { <var>34U</var>, SP::F2 },</td></tr>
<tr><th id="1399">1399</th><td>  { <var>35U</var>, SP::F3 },</td></tr>
<tr><th id="1400">1400</th><td>  { <var>36U</var>, SP::F4 },</td></tr>
<tr><th id="1401">1401</th><td>  { <var>37U</var>, SP::F5 },</td></tr>
<tr><th id="1402">1402</th><td>  { <var>38U</var>, SP::F6 },</td></tr>
<tr><th id="1403">1403</th><td>  { <var>39U</var>, SP::F7 },</td></tr>
<tr><th id="1404">1404</th><td>  { <var>40U</var>, SP::F8 },</td></tr>
<tr><th id="1405">1405</th><td>  { <var>41U</var>, SP::F9 },</td></tr>
<tr><th id="1406">1406</th><td>  { <var>42U</var>, SP::F10 },</td></tr>
<tr><th id="1407">1407</th><td>  { <var>43U</var>, SP::F11 },</td></tr>
<tr><th id="1408">1408</th><td>  { <var>44U</var>, SP::F12 },</td></tr>
<tr><th id="1409">1409</th><td>  { <var>45U</var>, SP::F13 },</td></tr>
<tr><th id="1410">1410</th><td>  { <var>46U</var>, SP::F14 },</td></tr>
<tr><th id="1411">1411</th><td>  { <var>47U</var>, SP::F15 },</td></tr>
<tr><th id="1412">1412</th><td>  { <var>48U</var>, SP::F16 },</td></tr>
<tr><th id="1413">1413</th><td>  { <var>49U</var>, SP::F17 },</td></tr>
<tr><th id="1414">1414</th><td>  { <var>50U</var>, SP::F18 },</td></tr>
<tr><th id="1415">1415</th><td>  { <var>51U</var>, SP::F19 },</td></tr>
<tr><th id="1416">1416</th><td>  { <var>52U</var>, SP::F20 },</td></tr>
<tr><th id="1417">1417</th><td>  { <var>53U</var>, SP::F21 },</td></tr>
<tr><th id="1418">1418</th><td>  { <var>54U</var>, SP::F22 },</td></tr>
<tr><th id="1419">1419</th><td>  { <var>55U</var>, SP::F23 },</td></tr>
<tr><th id="1420">1420</th><td>  { <var>56U</var>, SP::F24 },</td></tr>
<tr><th id="1421">1421</th><td>  { <var>57U</var>, SP::F25 },</td></tr>
<tr><th id="1422">1422</th><td>  { <var>58U</var>, SP::F26 },</td></tr>
<tr><th id="1423">1423</th><td>  { <var>59U</var>, SP::F27 },</td></tr>
<tr><th id="1424">1424</th><td>  { <var>60U</var>, SP::F28 },</td></tr>
<tr><th id="1425">1425</th><td>  { <var>61U</var>, SP::F29 },</td></tr>
<tr><th id="1426">1426</th><td>  { <var>62U</var>, SP::F30 },</td></tr>
<tr><th id="1427">1427</th><td>  { <var>63U</var>, SP::F31 },</td></tr>
<tr><th id="1428">1428</th><td>  { <var>64U</var>, SP::Y },</td></tr>
<tr><th id="1429">1429</th><td>  { <var>72U</var>, SP::D0 },</td></tr>
<tr><th id="1430">1430</th><td>  { <var>73U</var>, SP::D1 },</td></tr>
<tr><th id="1431">1431</th><td>  { <var>74U</var>, SP::D2 },</td></tr>
<tr><th id="1432">1432</th><td>  { <var>75U</var>, SP::D3 },</td></tr>
<tr><th id="1433">1433</th><td>  { <var>76U</var>, SP::D4 },</td></tr>
<tr><th id="1434">1434</th><td>  { <var>77U</var>, SP::D5 },</td></tr>
<tr><th id="1435">1435</th><td>  { <var>78U</var>, SP::D6 },</td></tr>
<tr><th id="1436">1436</th><td>  { <var>79U</var>, SP::D7 },</td></tr>
<tr><th id="1437">1437</th><td>  { <var>80U</var>, SP::D8 },</td></tr>
<tr><th id="1438">1438</th><td>  { <var>81U</var>, SP::D9 },</td></tr>
<tr><th id="1439">1439</th><td>  { <var>82U</var>, SP::D10 },</td></tr>
<tr><th id="1440">1440</th><td>  { <var>83U</var>, SP::D11 },</td></tr>
<tr><th id="1441">1441</th><td>  { <var>84U</var>, SP::D12 },</td></tr>
<tr><th id="1442">1442</th><td>  { <var>85U</var>, SP::D13 },</td></tr>
<tr><th id="1443">1443</th><td>  { <var>86U</var>, SP::D14 },</td></tr>
<tr><th id="1444">1444</th><td>  { <var>87U</var>, SP::D15 },</td></tr>
<tr><th id="1445">1445</th><td>};</td></tr>
<tr><th id="1446">1446</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SPEHFlavour0Dwarf2LSize = array_lengthof(SPEHFlavour0Dwarf2L);</td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SPDwarfFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="1449">1449</th><td>  { SP::Y, <var>64U</var> },</td></tr>
<tr><th id="1450">1450</th><td>  { SP::D0, <var>72U</var> },</td></tr>
<tr><th id="1451">1451</th><td>  { SP::D1, <var>73U</var> },</td></tr>
<tr><th id="1452">1452</th><td>  { SP::D2, <var>74U</var> },</td></tr>
<tr><th id="1453">1453</th><td>  { SP::D3, <var>75U</var> },</td></tr>
<tr><th id="1454">1454</th><td>  { SP::D4, <var>76U</var> },</td></tr>
<tr><th id="1455">1455</th><td>  { SP::D5, <var>77U</var> },</td></tr>
<tr><th id="1456">1456</th><td>  { SP::D6, <var>78U</var> },</td></tr>
<tr><th id="1457">1457</th><td>  { SP::D7, <var>79U</var> },</td></tr>
<tr><th id="1458">1458</th><td>  { SP::D8, <var>80U</var> },</td></tr>
<tr><th id="1459">1459</th><td>  { SP::D9, <var>81U</var> },</td></tr>
<tr><th id="1460">1460</th><td>  { SP::D10, <var>82U</var> },</td></tr>
<tr><th id="1461">1461</th><td>  { SP::D11, <var>83U</var> },</td></tr>
<tr><th id="1462">1462</th><td>  { SP::D12, <var>84U</var> },</td></tr>
<tr><th id="1463">1463</th><td>  { SP::D13, <var>85U</var> },</td></tr>
<tr><th id="1464">1464</th><td>  { SP::D14, <var>86U</var> },</td></tr>
<tr><th id="1465">1465</th><td>  { SP::D15, <var>87U</var> },</td></tr>
<tr><th id="1466">1466</th><td>  { SP::F0, <var>32U</var> },</td></tr>
<tr><th id="1467">1467</th><td>  { SP::F1, <var>33U</var> },</td></tr>
<tr><th id="1468">1468</th><td>  { SP::F2, <var>34U</var> },</td></tr>
<tr><th id="1469">1469</th><td>  { SP::F3, <var>35U</var> },</td></tr>
<tr><th id="1470">1470</th><td>  { SP::F4, <var>36U</var> },</td></tr>
<tr><th id="1471">1471</th><td>  { SP::F5, <var>37U</var> },</td></tr>
<tr><th id="1472">1472</th><td>  { SP::F6, <var>38U</var> },</td></tr>
<tr><th id="1473">1473</th><td>  { SP::F7, <var>39U</var> },</td></tr>
<tr><th id="1474">1474</th><td>  { SP::F8, <var>40U</var> },</td></tr>
<tr><th id="1475">1475</th><td>  { SP::F9, <var>41U</var> },</td></tr>
<tr><th id="1476">1476</th><td>  { SP::F10, <var>42U</var> },</td></tr>
<tr><th id="1477">1477</th><td>  { SP::F11, <var>43U</var> },</td></tr>
<tr><th id="1478">1478</th><td>  { SP::F12, <var>44U</var> },</td></tr>
<tr><th id="1479">1479</th><td>  { SP::F13, <var>45U</var> },</td></tr>
<tr><th id="1480">1480</th><td>  { SP::F14, <var>46U</var> },</td></tr>
<tr><th id="1481">1481</th><td>  { SP::F15, <var>47U</var> },</td></tr>
<tr><th id="1482">1482</th><td>  { SP::F16, <var>48U</var> },</td></tr>
<tr><th id="1483">1483</th><td>  { SP::F17, <var>49U</var> },</td></tr>
<tr><th id="1484">1484</th><td>  { SP::F18, <var>50U</var> },</td></tr>
<tr><th id="1485">1485</th><td>  { SP::F19, <var>51U</var> },</td></tr>
<tr><th id="1486">1486</th><td>  { SP::F20, <var>52U</var> },</td></tr>
<tr><th id="1487">1487</th><td>  { SP::F21, <var>53U</var> },</td></tr>
<tr><th id="1488">1488</th><td>  { SP::F22, <var>54U</var> },</td></tr>
<tr><th id="1489">1489</th><td>  { SP::F23, <var>55U</var> },</td></tr>
<tr><th id="1490">1490</th><td>  { SP::F24, <var>56U</var> },</td></tr>
<tr><th id="1491">1491</th><td>  { SP::F25, <var>57U</var> },</td></tr>
<tr><th id="1492">1492</th><td>  { SP::F26, <var>58U</var> },</td></tr>
<tr><th id="1493">1493</th><td>  { SP::F27, <var>59U</var> },</td></tr>
<tr><th id="1494">1494</th><td>  { SP::F28, <var>60U</var> },</td></tr>
<tr><th id="1495">1495</th><td>  { SP::F29, <var>61U</var> },</td></tr>
<tr><th id="1496">1496</th><td>  { SP::F30, <var>62U</var> },</td></tr>
<tr><th id="1497">1497</th><td>  { SP::F31, <var>63U</var> },</td></tr>
<tr><th id="1498">1498</th><td>  { SP::G0, <var>0U</var> },</td></tr>
<tr><th id="1499">1499</th><td>  { SP::G1, <var>1U</var> },</td></tr>
<tr><th id="1500">1500</th><td>  { SP::G2, <var>2U</var> },</td></tr>
<tr><th id="1501">1501</th><td>  { SP::G3, <var>3U</var> },</td></tr>
<tr><th id="1502">1502</th><td>  { SP::G4, <var>4U</var> },</td></tr>
<tr><th id="1503">1503</th><td>  { SP::G5, <var>5U</var> },</td></tr>
<tr><th id="1504">1504</th><td>  { SP::G6, <var>6U</var> },</td></tr>
<tr><th id="1505">1505</th><td>  { SP::G7, <var>7U</var> },</td></tr>
<tr><th id="1506">1506</th><td>  { SP::I0, <var>24U</var> },</td></tr>
<tr><th id="1507">1507</th><td>  { SP::I1, <var>25U</var> },</td></tr>
<tr><th id="1508">1508</th><td>  { SP::I2, <var>26U</var> },</td></tr>
<tr><th id="1509">1509</th><td>  { SP::I3, <var>27U</var> },</td></tr>
<tr><th id="1510">1510</th><td>  { SP::I4, <var>28U</var> },</td></tr>
<tr><th id="1511">1511</th><td>  { SP::I5, <var>29U</var> },</td></tr>
<tr><th id="1512">1512</th><td>  { SP::I6, <var>30U</var> },</td></tr>
<tr><th id="1513">1513</th><td>  { SP::I7, <var>31U</var> },</td></tr>
<tr><th id="1514">1514</th><td>  { SP::L0, <var>16U</var> },</td></tr>
<tr><th id="1515">1515</th><td>  { SP::L1, <var>17U</var> },</td></tr>
<tr><th id="1516">1516</th><td>  { SP::L2, <var>18U</var> },</td></tr>
<tr><th id="1517">1517</th><td>  { SP::L3, <var>19U</var> },</td></tr>
<tr><th id="1518">1518</th><td>  { SP::L4, <var>20U</var> },</td></tr>
<tr><th id="1519">1519</th><td>  { SP::L5, <var>21U</var> },</td></tr>
<tr><th id="1520">1520</th><td>  { SP::L6, <var>22U</var> },</td></tr>
<tr><th id="1521">1521</th><td>  { SP::L7, <var>23U</var> },</td></tr>
<tr><th id="1522">1522</th><td>  { SP::O0, <var>8U</var> },</td></tr>
<tr><th id="1523">1523</th><td>  { SP::O1, <var>9U</var> },</td></tr>
<tr><th id="1524">1524</th><td>  { SP::O2, <var>10U</var> },</td></tr>
<tr><th id="1525">1525</th><td>  { SP::O3, <var>11U</var> },</td></tr>
<tr><th id="1526">1526</th><td>  { SP::O4, <var>12U</var> },</td></tr>
<tr><th id="1527">1527</th><td>  { SP::O5, <var>13U</var> },</td></tr>
<tr><th id="1528">1528</th><td>  { SP::O6, <var>14U</var> },</td></tr>
<tr><th id="1529">1529</th><td>  { SP::O7, <var>15U</var> },</td></tr>
<tr><th id="1530">1530</th><td>};</td></tr>
<tr><th id="1531">1531</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SPDwarfFlavour0L2DwarfSize = array_lengthof(SPDwarfFlavour0L2Dwarf);</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SPEHFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="1534">1534</th><td>  { SP::Y, <var>64U</var> },</td></tr>
<tr><th id="1535">1535</th><td>  { SP::D0, <var>72U</var> },</td></tr>
<tr><th id="1536">1536</th><td>  { SP::D1, <var>73U</var> },</td></tr>
<tr><th id="1537">1537</th><td>  { SP::D2, <var>74U</var> },</td></tr>
<tr><th id="1538">1538</th><td>  { SP::D3, <var>75U</var> },</td></tr>
<tr><th id="1539">1539</th><td>  { SP::D4, <var>76U</var> },</td></tr>
<tr><th id="1540">1540</th><td>  { SP::D5, <var>77U</var> },</td></tr>
<tr><th id="1541">1541</th><td>  { SP::D6, <var>78U</var> },</td></tr>
<tr><th id="1542">1542</th><td>  { SP::D7, <var>79U</var> },</td></tr>
<tr><th id="1543">1543</th><td>  { SP::D8, <var>80U</var> },</td></tr>
<tr><th id="1544">1544</th><td>  { SP::D9, <var>81U</var> },</td></tr>
<tr><th id="1545">1545</th><td>  { SP::D10, <var>82U</var> },</td></tr>
<tr><th id="1546">1546</th><td>  { SP::D11, <var>83U</var> },</td></tr>
<tr><th id="1547">1547</th><td>  { SP::D12, <var>84U</var> },</td></tr>
<tr><th id="1548">1548</th><td>  { SP::D13, <var>85U</var> },</td></tr>
<tr><th id="1549">1549</th><td>  { SP::D14, <var>86U</var> },</td></tr>
<tr><th id="1550">1550</th><td>  { SP::D15, <var>87U</var> },</td></tr>
<tr><th id="1551">1551</th><td>  { SP::F0, <var>32U</var> },</td></tr>
<tr><th id="1552">1552</th><td>  { SP::F1, <var>33U</var> },</td></tr>
<tr><th id="1553">1553</th><td>  { SP::F2, <var>34U</var> },</td></tr>
<tr><th id="1554">1554</th><td>  { SP::F3, <var>35U</var> },</td></tr>
<tr><th id="1555">1555</th><td>  { SP::F4, <var>36U</var> },</td></tr>
<tr><th id="1556">1556</th><td>  { SP::F5, <var>37U</var> },</td></tr>
<tr><th id="1557">1557</th><td>  { SP::F6, <var>38U</var> },</td></tr>
<tr><th id="1558">1558</th><td>  { SP::F7, <var>39U</var> },</td></tr>
<tr><th id="1559">1559</th><td>  { SP::F8, <var>40U</var> },</td></tr>
<tr><th id="1560">1560</th><td>  { SP::F9, <var>41U</var> },</td></tr>
<tr><th id="1561">1561</th><td>  { SP::F10, <var>42U</var> },</td></tr>
<tr><th id="1562">1562</th><td>  { SP::F11, <var>43U</var> },</td></tr>
<tr><th id="1563">1563</th><td>  { SP::F12, <var>44U</var> },</td></tr>
<tr><th id="1564">1564</th><td>  { SP::F13, <var>45U</var> },</td></tr>
<tr><th id="1565">1565</th><td>  { SP::F14, <var>46U</var> },</td></tr>
<tr><th id="1566">1566</th><td>  { SP::F15, <var>47U</var> },</td></tr>
<tr><th id="1567">1567</th><td>  { SP::F16, <var>48U</var> },</td></tr>
<tr><th id="1568">1568</th><td>  { SP::F17, <var>49U</var> },</td></tr>
<tr><th id="1569">1569</th><td>  { SP::F18, <var>50U</var> },</td></tr>
<tr><th id="1570">1570</th><td>  { SP::F19, <var>51U</var> },</td></tr>
<tr><th id="1571">1571</th><td>  { SP::F20, <var>52U</var> },</td></tr>
<tr><th id="1572">1572</th><td>  { SP::F21, <var>53U</var> },</td></tr>
<tr><th id="1573">1573</th><td>  { SP::F22, <var>54U</var> },</td></tr>
<tr><th id="1574">1574</th><td>  { SP::F23, <var>55U</var> },</td></tr>
<tr><th id="1575">1575</th><td>  { SP::F24, <var>56U</var> },</td></tr>
<tr><th id="1576">1576</th><td>  { SP::F25, <var>57U</var> },</td></tr>
<tr><th id="1577">1577</th><td>  { SP::F26, <var>58U</var> },</td></tr>
<tr><th id="1578">1578</th><td>  { SP::F27, <var>59U</var> },</td></tr>
<tr><th id="1579">1579</th><td>  { SP::F28, <var>60U</var> },</td></tr>
<tr><th id="1580">1580</th><td>  { SP::F29, <var>61U</var> },</td></tr>
<tr><th id="1581">1581</th><td>  { SP::F30, <var>62U</var> },</td></tr>
<tr><th id="1582">1582</th><td>  { SP::F31, <var>63U</var> },</td></tr>
<tr><th id="1583">1583</th><td>  { SP::G0, <var>0U</var> },</td></tr>
<tr><th id="1584">1584</th><td>  { SP::G1, <var>1U</var> },</td></tr>
<tr><th id="1585">1585</th><td>  { SP::G2, <var>2U</var> },</td></tr>
<tr><th id="1586">1586</th><td>  { SP::G3, <var>3U</var> },</td></tr>
<tr><th id="1587">1587</th><td>  { SP::G4, <var>4U</var> },</td></tr>
<tr><th id="1588">1588</th><td>  { SP::G5, <var>5U</var> },</td></tr>
<tr><th id="1589">1589</th><td>  { SP::G6, <var>6U</var> },</td></tr>
<tr><th id="1590">1590</th><td>  { SP::G7, <var>7U</var> },</td></tr>
<tr><th id="1591">1591</th><td>  { SP::I0, <var>24U</var> },</td></tr>
<tr><th id="1592">1592</th><td>  { SP::I1, <var>25U</var> },</td></tr>
<tr><th id="1593">1593</th><td>  { SP::I2, <var>26U</var> },</td></tr>
<tr><th id="1594">1594</th><td>  { SP::I3, <var>27U</var> },</td></tr>
<tr><th id="1595">1595</th><td>  { SP::I4, <var>28U</var> },</td></tr>
<tr><th id="1596">1596</th><td>  { SP::I5, <var>29U</var> },</td></tr>
<tr><th id="1597">1597</th><td>  { SP::I6, <var>30U</var> },</td></tr>
<tr><th id="1598">1598</th><td>  { SP::I7, <var>31U</var> },</td></tr>
<tr><th id="1599">1599</th><td>  { SP::L0, <var>16U</var> },</td></tr>
<tr><th id="1600">1600</th><td>  { SP::L1, <var>17U</var> },</td></tr>
<tr><th id="1601">1601</th><td>  { SP::L2, <var>18U</var> },</td></tr>
<tr><th id="1602">1602</th><td>  { SP::L3, <var>19U</var> },</td></tr>
<tr><th id="1603">1603</th><td>  { SP::L4, <var>20U</var> },</td></tr>
<tr><th id="1604">1604</th><td>  { SP::L5, <var>21U</var> },</td></tr>
<tr><th id="1605">1605</th><td>  { SP::L6, <var>22U</var> },</td></tr>
<tr><th id="1606">1606</th><td>  { SP::L7, <var>23U</var> },</td></tr>
<tr><th id="1607">1607</th><td>  { SP::O0, <var>8U</var> },</td></tr>
<tr><th id="1608">1608</th><td>  { SP::O1, <var>9U</var> },</td></tr>
<tr><th id="1609">1609</th><td>  { SP::O2, <var>10U</var> },</td></tr>
<tr><th id="1610">1610</th><td>  { SP::O3, <var>11U</var> },</td></tr>
<tr><th id="1611">1611</th><td>  { SP::O4, <var>12U</var> },</td></tr>
<tr><th id="1612">1612</th><td>  { SP::O5, <var>13U</var> },</td></tr>
<tr><th id="1613">1613</th><td>  { SP::O6, <var>14U</var> },</td></tr>
<tr><th id="1614">1614</th><td>  { SP::O7, <var>15U</var> },</td></tr>
<tr><th id="1615">1615</th><td>};</td></tr>
<tr><th id="1616">1616</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SPEHFlavour0L2DwarfSize = array_lengthof(SPEHFlavour0L2Dwarf);</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td><b>extern</b> <em>const</em> uint16_t SparcRegEncodingTable[] = {</td></tr>
<tr><th id="1619">1619</th><td>  <var>0</var>,</td></tr>
<tr><th id="1620">1620</th><td>  <var>11</var>,</td></tr>
<tr><th id="1621">1621</th><td>  <var>10</var>,</td></tr>
<tr><th id="1622">1622</th><td>  <var>12</var>,</td></tr>
<tr><th id="1623">1623</th><td>  <var>0</var>,</td></tr>
<tr><th id="1624">1624</th><td>  <var>0</var>,</td></tr>
<tr><th id="1625">1625</th><td>  <var>9</var>,</td></tr>
<tr><th id="1626">1626</th><td>  <var>0</var>,</td></tr>
<tr><th id="1627">1627</th><td>  <var>0</var>,</td></tr>
<tr><th id="1628">1628</th><td>  <var>0</var>,</td></tr>
<tr><th id="1629">1629</th><td>  <var>13</var>,</td></tr>
<tr><th id="1630">1630</th><td>  <var>8</var>,</td></tr>
<tr><th id="1631">1631</th><td>  <var>0</var>,</td></tr>
<tr><th id="1632">1632</th><td>  <var>6</var>,</td></tr>
<tr><th id="1633">1633</th><td>  <var>5</var>,</td></tr>
<tr><th id="1634">1634</th><td>  <var>0</var>,</td></tr>
<tr><th id="1635">1635</th><td>  <var>4</var>,</td></tr>
<tr><th id="1636">1636</th><td>  <var>7</var>,</td></tr>
<tr><th id="1637">1637</th><td>  <var>1</var>,</td></tr>
<tr><th id="1638">1638</th><td>  <var>0</var>,</td></tr>
<tr><th id="1639">1639</th><td>  <var>2</var>,</td></tr>
<tr><th id="1640">1640</th><td>  <var>3</var>,</td></tr>
<tr><th id="1641">1641</th><td>  <var>0</var>,</td></tr>
<tr><th id="1642">1642</th><td>  <var>14</var>,</td></tr>
<tr><th id="1643">1643</th><td>  <var>0</var>,</td></tr>
<tr><th id="1644">1644</th><td>  <var>1</var>,</td></tr>
<tr><th id="1645">1645</th><td>  <var>2</var>,</td></tr>
<tr><th id="1646">1646</th><td>  <var>3</var>,</td></tr>
<tr><th id="1647">1647</th><td>  <var>4</var>,</td></tr>
<tr><th id="1648">1648</th><td>  <var>5</var>,</td></tr>
<tr><th id="1649">1649</th><td>  <var>6</var>,</td></tr>
<tr><th id="1650">1650</th><td>  <var>7</var>,</td></tr>
<tr><th id="1651">1651</th><td>  <var>8</var>,</td></tr>
<tr><th id="1652">1652</th><td>  <var>9</var>,</td></tr>
<tr><th id="1653">1653</th><td>  <var>10</var>,</td></tr>
<tr><th id="1654">1654</th><td>  <var>11</var>,</td></tr>
<tr><th id="1655">1655</th><td>  <var>12</var>,</td></tr>
<tr><th id="1656">1656</th><td>  <var>13</var>,</td></tr>
<tr><th id="1657">1657</th><td>  <var>14</var>,</td></tr>
<tr><th id="1658">1658</th><td>  <var>15</var>,</td></tr>
<tr><th id="1659">1659</th><td>  <var>16</var>,</td></tr>
<tr><th id="1660">1660</th><td>  <var>17</var>,</td></tr>
<tr><th id="1661">1661</th><td>  <var>18</var>,</td></tr>
<tr><th id="1662">1662</th><td>  <var>19</var>,</td></tr>
<tr><th id="1663">1663</th><td>  <var>20</var>,</td></tr>
<tr><th id="1664">1664</th><td>  <var>21</var>,</td></tr>
<tr><th id="1665">1665</th><td>  <var>22</var>,</td></tr>
<tr><th id="1666">1666</th><td>  <var>23</var>,</td></tr>
<tr><th id="1667">1667</th><td>  <var>24</var>,</td></tr>
<tr><th id="1668">1668</th><td>  <var>25</var>,</td></tr>
<tr><th id="1669">1669</th><td>  <var>26</var>,</td></tr>
<tr><th id="1670">1670</th><td>  <var>27</var>,</td></tr>
<tr><th id="1671">1671</th><td>  <var>28</var>,</td></tr>
<tr><th id="1672">1672</th><td>  <var>29</var>,</td></tr>
<tr><th id="1673">1673</th><td>  <var>30</var>,</td></tr>
<tr><th id="1674">1674</th><td>  <var>31</var>,</td></tr>
<tr><th id="1675">1675</th><td>  <var>0</var>,</td></tr>
<tr><th id="1676">1676</th><td>  <var>1</var>,</td></tr>
<tr><th id="1677">1677</th><td>  <var>2</var>,</td></tr>
<tr><th id="1678">1678</th><td>  <var>3</var>,</td></tr>
<tr><th id="1679">1679</th><td>  <var>4</var>,</td></tr>
<tr><th id="1680">1680</th><td>  <var>5</var>,</td></tr>
<tr><th id="1681">1681</th><td>  <var>6</var>,</td></tr>
<tr><th id="1682">1682</th><td>  <var>7</var>,</td></tr>
<tr><th id="1683">1683</th><td>  <var>8</var>,</td></tr>
<tr><th id="1684">1684</th><td>  <var>9</var>,</td></tr>
<tr><th id="1685">1685</th><td>  <var>10</var>,</td></tr>
<tr><th id="1686">1686</th><td>  <var>11</var>,</td></tr>
<tr><th id="1687">1687</th><td>  <var>12</var>,</td></tr>
<tr><th id="1688">1688</th><td>  <var>13</var>,</td></tr>
<tr><th id="1689">1689</th><td>  <var>14</var>,</td></tr>
<tr><th id="1690">1690</th><td>  <var>15</var>,</td></tr>
<tr><th id="1691">1691</th><td>  <var>16</var>,</td></tr>
<tr><th id="1692">1692</th><td>  <var>17</var>,</td></tr>
<tr><th id="1693">1693</th><td>  <var>18</var>,</td></tr>
<tr><th id="1694">1694</th><td>  <var>19</var>,</td></tr>
<tr><th id="1695">1695</th><td>  <var>20</var>,</td></tr>
<tr><th id="1696">1696</th><td>  <var>21</var>,</td></tr>
<tr><th id="1697">1697</th><td>  <var>22</var>,</td></tr>
<tr><th id="1698">1698</th><td>  <var>23</var>,</td></tr>
<tr><th id="1699">1699</th><td>  <var>24</var>,</td></tr>
<tr><th id="1700">1700</th><td>  <var>25</var>,</td></tr>
<tr><th id="1701">1701</th><td>  <var>26</var>,</td></tr>
<tr><th id="1702">1702</th><td>  <var>27</var>,</td></tr>
<tr><th id="1703">1703</th><td>  <var>28</var>,</td></tr>
<tr><th id="1704">1704</th><td>  <var>29</var>,</td></tr>
<tr><th id="1705">1705</th><td>  <var>30</var>,</td></tr>
<tr><th id="1706">1706</th><td>  <var>31</var>,</td></tr>
<tr><th id="1707">1707</th><td>  <var>0</var>,</td></tr>
<tr><th id="1708">1708</th><td>  <var>2</var>,</td></tr>
<tr><th id="1709">1709</th><td>  <var>4</var>,</td></tr>
<tr><th id="1710">1710</th><td>  <var>6</var>,</td></tr>
<tr><th id="1711">1711</th><td>  <var>8</var>,</td></tr>
<tr><th id="1712">1712</th><td>  <var>10</var>,</td></tr>
<tr><th id="1713">1713</th><td>  <var>12</var>,</td></tr>
<tr><th id="1714">1714</th><td>  <var>14</var>,</td></tr>
<tr><th id="1715">1715</th><td>  <var>16</var>,</td></tr>
<tr><th id="1716">1716</th><td>  <var>18</var>,</td></tr>
<tr><th id="1717">1717</th><td>  <var>20</var>,</td></tr>
<tr><th id="1718">1718</th><td>  <var>22</var>,</td></tr>
<tr><th id="1719">1719</th><td>  <var>24</var>,</td></tr>
<tr><th id="1720">1720</th><td>  <var>26</var>,</td></tr>
<tr><th id="1721">1721</th><td>  <var>28</var>,</td></tr>
<tr><th id="1722">1722</th><td>  <var>30</var>,</td></tr>
<tr><th id="1723">1723</th><td>  <var>1</var>,</td></tr>
<tr><th id="1724">1724</th><td>  <var>3</var>,</td></tr>
<tr><th id="1725">1725</th><td>  <var>5</var>,</td></tr>
<tr><th id="1726">1726</th><td>  <var>7</var>,</td></tr>
<tr><th id="1727">1727</th><td>  <var>9</var>,</td></tr>
<tr><th id="1728">1728</th><td>  <var>11</var>,</td></tr>
<tr><th id="1729">1729</th><td>  <var>13</var>,</td></tr>
<tr><th id="1730">1730</th><td>  <var>15</var>,</td></tr>
<tr><th id="1731">1731</th><td>  <var>17</var>,</td></tr>
<tr><th id="1732">1732</th><td>  <var>19</var>,</td></tr>
<tr><th id="1733">1733</th><td>  <var>21</var>,</td></tr>
<tr><th id="1734">1734</th><td>  <var>23</var>,</td></tr>
<tr><th id="1735">1735</th><td>  <var>25</var>,</td></tr>
<tr><th id="1736">1736</th><td>  <var>27</var>,</td></tr>
<tr><th id="1737">1737</th><td>  <var>29</var>,</td></tr>
<tr><th id="1738">1738</th><td>  <var>31</var>,</td></tr>
<tr><th id="1739">1739</th><td>  <var>0</var>,</td></tr>
<tr><th id="1740">1740</th><td>  <var>1</var>,</td></tr>
<tr><th id="1741">1741</th><td>  <var>2</var>,</td></tr>
<tr><th id="1742">1742</th><td>  <var>3</var>,</td></tr>
<tr><th id="1743">1743</th><td>  <var>4</var>,</td></tr>
<tr><th id="1744">1744</th><td>  <var>5</var>,</td></tr>
<tr><th id="1745">1745</th><td>  <var>6</var>,</td></tr>
<tr><th id="1746">1746</th><td>  <var>7</var>,</td></tr>
<tr><th id="1747">1747</th><td>  <var>8</var>,</td></tr>
<tr><th id="1748">1748</th><td>  <var>9</var>,</td></tr>
<tr><th id="1749">1749</th><td>  <var>10</var>,</td></tr>
<tr><th id="1750">1750</th><td>  <var>11</var>,</td></tr>
<tr><th id="1751">1751</th><td>  <var>12</var>,</td></tr>
<tr><th id="1752">1752</th><td>  <var>13</var>,</td></tr>
<tr><th id="1753">1753</th><td>  <var>14</var>,</td></tr>
<tr><th id="1754">1754</th><td>  <var>15</var>,</td></tr>
<tr><th id="1755">1755</th><td>  <var>16</var>,</td></tr>
<tr><th id="1756">1756</th><td>  <var>17</var>,</td></tr>
<tr><th id="1757">1757</th><td>  <var>18</var>,</td></tr>
<tr><th id="1758">1758</th><td>  <var>19</var>,</td></tr>
<tr><th id="1759">1759</th><td>  <var>20</var>,</td></tr>
<tr><th id="1760">1760</th><td>  <var>21</var>,</td></tr>
<tr><th id="1761">1761</th><td>  <var>22</var>,</td></tr>
<tr><th id="1762">1762</th><td>  <var>23</var>,</td></tr>
<tr><th id="1763">1763</th><td>  <var>24</var>,</td></tr>
<tr><th id="1764">1764</th><td>  <var>25</var>,</td></tr>
<tr><th id="1765">1765</th><td>  <var>26</var>,</td></tr>
<tr><th id="1766">1766</th><td>  <var>27</var>,</td></tr>
<tr><th id="1767">1767</th><td>  <var>28</var>,</td></tr>
<tr><th id="1768">1768</th><td>  <var>29</var>,</td></tr>
<tr><th id="1769">1769</th><td>  <var>30</var>,</td></tr>
<tr><th id="1770">1770</th><td>  <var>31</var>,</td></tr>
<tr><th id="1771">1771</th><td>  <var>0</var>,</td></tr>
<tr><th id="1772">1772</th><td>  <var>1</var>,</td></tr>
<tr><th id="1773">1773</th><td>  <var>2</var>,</td></tr>
<tr><th id="1774">1774</th><td>  <var>3</var>,</td></tr>
<tr><th id="1775">1775</th><td>  <var>0</var>,</td></tr>
<tr><th id="1776">1776</th><td>  <var>1</var>,</td></tr>
<tr><th id="1777">1777</th><td>  <var>2</var>,</td></tr>
<tr><th id="1778">1778</th><td>  <var>3</var>,</td></tr>
<tr><th id="1779">1779</th><td>  <var>4</var>,</td></tr>
<tr><th id="1780">1780</th><td>  <var>5</var>,</td></tr>
<tr><th id="1781">1781</th><td>  <var>6</var>,</td></tr>
<tr><th id="1782">1782</th><td>  <var>7</var>,</td></tr>
<tr><th id="1783">1783</th><td>  <var>24</var>,</td></tr>
<tr><th id="1784">1784</th><td>  <var>25</var>,</td></tr>
<tr><th id="1785">1785</th><td>  <var>26</var>,</td></tr>
<tr><th id="1786">1786</th><td>  <var>27</var>,</td></tr>
<tr><th id="1787">1787</th><td>  <var>28</var>,</td></tr>
<tr><th id="1788">1788</th><td>  <var>29</var>,</td></tr>
<tr><th id="1789">1789</th><td>  <var>30</var>,</td></tr>
<tr><th id="1790">1790</th><td>  <var>31</var>,</td></tr>
<tr><th id="1791">1791</th><td>  <var>16</var>,</td></tr>
<tr><th id="1792">1792</th><td>  <var>17</var>,</td></tr>
<tr><th id="1793">1793</th><td>  <var>18</var>,</td></tr>
<tr><th id="1794">1794</th><td>  <var>19</var>,</td></tr>
<tr><th id="1795">1795</th><td>  <var>20</var>,</td></tr>
<tr><th id="1796">1796</th><td>  <var>21</var>,</td></tr>
<tr><th id="1797">1797</th><td>  <var>22</var>,</td></tr>
<tr><th id="1798">1798</th><td>  <var>23</var>,</td></tr>
<tr><th id="1799">1799</th><td>  <var>8</var>,</td></tr>
<tr><th id="1800">1800</th><td>  <var>9</var>,</td></tr>
<tr><th id="1801">1801</th><td>  <var>10</var>,</td></tr>
<tr><th id="1802">1802</th><td>  <var>11</var>,</td></tr>
<tr><th id="1803">1803</th><td>  <var>12</var>,</td></tr>
<tr><th id="1804">1804</th><td>  <var>13</var>,</td></tr>
<tr><th id="1805">1805</th><td>  <var>14</var>,</td></tr>
<tr><th id="1806">1806</th><td>  <var>15</var>,</td></tr>
<tr><th id="1807">1807</th><td>  <var>0</var>,</td></tr>
<tr><th id="1808">1808</th><td>  <var>4</var>,</td></tr>
<tr><th id="1809">1809</th><td>  <var>8</var>,</td></tr>
<tr><th id="1810">1810</th><td>  <var>12</var>,</td></tr>
<tr><th id="1811">1811</th><td>  <var>16</var>,</td></tr>
<tr><th id="1812">1812</th><td>  <var>20</var>,</td></tr>
<tr><th id="1813">1813</th><td>  <var>24</var>,</td></tr>
<tr><th id="1814">1814</th><td>  <var>28</var>,</td></tr>
<tr><th id="1815">1815</th><td>  <var>1</var>,</td></tr>
<tr><th id="1816">1816</th><td>  <var>5</var>,</td></tr>
<tr><th id="1817">1817</th><td>  <var>9</var>,</td></tr>
<tr><th id="1818">1818</th><td>  <var>13</var>,</td></tr>
<tr><th id="1819">1819</th><td>  <var>17</var>,</td></tr>
<tr><th id="1820">1820</th><td>  <var>21</var>,</td></tr>
<tr><th id="1821">1821</th><td>  <var>25</var>,</td></tr>
<tr><th id="1822">1822</th><td>  <var>29</var>,</td></tr>
<tr><th id="1823">1823</th><td>  <var>0</var>,</td></tr>
<tr><th id="1824">1824</th><td>  <var>2</var>,</td></tr>
<tr><th id="1825">1825</th><td>  <var>4</var>,</td></tr>
<tr><th id="1826">1826</th><td>  <var>6</var>,</td></tr>
<tr><th id="1827">1827</th><td>  <var>8</var>,</td></tr>
<tr><th id="1828">1828</th><td>  <var>10</var>,</td></tr>
<tr><th id="1829">1829</th><td>  <var>12</var>,</td></tr>
<tr><th id="1830">1830</th><td>  <var>14</var>,</td></tr>
<tr><th id="1831">1831</th><td>  <var>16</var>,</td></tr>
<tr><th id="1832">1832</th><td>  <var>18</var>,</td></tr>
<tr><th id="1833">1833</th><td>  <var>20</var>,</td></tr>
<tr><th id="1834">1834</th><td>  <var>22</var>,</td></tr>
<tr><th id="1835">1835</th><td>  <var>24</var>,</td></tr>
<tr><th id="1836">1836</th><td>  <var>26</var>,</td></tr>
<tr><th id="1837">1837</th><td>  <var>28</var>,</td></tr>
<tr><th id="1838">1838</th><td>  <var>30</var>,</td></tr>
<tr><th id="1839">1839</th><td>  <var>0</var>,</td></tr>
<tr><th id="1840">1840</th><td>  <var>2</var>,</td></tr>
<tr><th id="1841">1841</th><td>  <var>4</var>,</td></tr>
<tr><th id="1842">1842</th><td>  <var>6</var>,</td></tr>
<tr><th id="1843">1843</th><td>  <var>24</var>,</td></tr>
<tr><th id="1844">1844</th><td>  <var>26</var>,</td></tr>
<tr><th id="1845">1845</th><td>  <var>28</var>,</td></tr>
<tr><th id="1846">1846</th><td>  <var>30</var>,</td></tr>
<tr><th id="1847">1847</th><td>  <var>16</var>,</td></tr>
<tr><th id="1848">1848</th><td>  <var>18</var>,</td></tr>
<tr><th id="1849">1849</th><td>  <var>20</var>,</td></tr>
<tr><th id="1850">1850</th><td>  <var>22</var>,</td></tr>
<tr><th id="1851">1851</th><td>  <var>8</var>,</td></tr>
<tr><th id="1852">1852</th><td>  <var>10</var>,</td></tr>
<tr><th id="1853">1853</th><td>  <var>12</var>,</td></tr>
<tr><th id="1854">1854</th><td>  <var>14</var>,</td></tr>
<tr><th id="1855">1855</th><td>};</td></tr>
<tr><th id="1856">1856</th><td><em>static</em> <b>inline</b> <em>void</em> InitSparcMCRegisterInfo(MCRegisterInfo *RI, <em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour = <var>0</var>, <em>unsigned</em> EHFlavour = <var>0</var>, <em>unsigned</em> PC = <var>0</var>) {</td></tr>
<tr><th id="1857">1857</th><td>  RI-&gt;InitMCRegisterInfo(SparcRegDesc, <var>236</var>, RA, PC, SparcMCRegisterClasses, <var>13</var>, SparcRegUnitRoots, <var>171</var>, SparcRegDiffLists, SparcLaneMaskLists, SparcRegStrings, SparcRegClassStrings, SparcSubRegIdxLists, <var>7</var>,</td></tr>
<tr><th id="1858">1858</th><td>SparcSubRegIdxRanges, SparcRegEncodingTable);</td></tr>
<tr><th id="1859">1859</th><td></td></tr>
<tr><th id="1860">1860</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="1861">1861</th><td>  <b>default</b>:</td></tr>
<tr><th id="1862">1862</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="1863">1863</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1864">1864</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(SPDwarfFlavour0Dwarf2L, SPDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="1865">1865</th><td>    <b>break</b>;</td></tr>
<tr><th id="1866">1866</th><td>  }</td></tr>
<tr><th id="1867">1867</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="1868">1868</th><td>  <b>default</b>:</td></tr>
<tr><th id="1869">1869</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="1870">1870</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1871">1871</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(SPEHFlavour0Dwarf2L, SPEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="1872">1872</th><td>    <b>break</b>;</td></tr>
<tr><th id="1873">1873</th><td>  }</td></tr>
<tr><th id="1874">1874</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="1875">1875</th><td>  <b>default</b>:</td></tr>
<tr><th id="1876">1876</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="1877">1877</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1878">1878</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(SPDwarfFlavour0L2Dwarf, SPDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="1879">1879</th><td>    <b>break</b>;</td></tr>
<tr><th id="1880">1880</th><td>  }</td></tr>
<tr><th id="1881">1881</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="1882">1882</th><td>  <b>default</b>:</td></tr>
<tr><th id="1883">1883</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="1884">1884</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1885">1885</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(SPEHFlavour0L2Dwarf, SPEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="1886">1886</th><td>    <b>break</b>;</td></tr>
<tr><th id="1887">1887</th><td>  }</td></tr>
<tr><th id="1888">1888</th><td>}</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td><u>#<span data-ppcond="321">endif</span> // GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="1895">1895</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1896">1896</th><td><i>|* Register Information Header Fragment                                       *|</i></td></tr>
<tr><th id="1897">1897</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1898">1898</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="1899">1899</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1900">1900</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td><u>#<span data-ppcond="1903">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</span></u></td></tr>
<tr><th id="1904">1904</th><td><u>#undef GET_REGINFO_HEADER</u></td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td><u>#include "llvm/CodeGen/TargetRegisterInfo.h"</u></td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td><b>class</b> SparcFrameLowering;</td></tr>
<tr><th id="1911">1911</th><td></td></tr>
<tr><th id="1912">1912</th><td><b>struct</b> SparcGenRegisterInfo : <b>public</b> TargetRegisterInfo {</td></tr>
<tr><th id="1913">1913</th><td>  <b>explicit</b> SparcGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> D = <var>0</var>, <em>unsigned</em> E = <var>0</var>,</td></tr>
<tr><th id="1914">1914</th><td>      <em>unsigned</em> PC = <var>0</var>, <em>unsigned</em> HwMode = <var>0</var>);</td></tr>
<tr><th id="1915">1915</th><td>  <em>unsigned</em> composeSubRegIndicesImpl(<em>unsigned</em>, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="1916">1916</th><td>  LaneBitmask composeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="1917">1917</th><td>  LaneBitmask reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="1918">1918</th><td>  <em>const</em> TargetRegisterClass *getSubClassWithSubReg(<em>const</em> TargetRegisterClass *, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="1919">1919</th><td>  <em>const</em> RegClassWeight &amp;getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="1920">1920</th><td>  <em>unsigned</em> getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="1921">1921</th><td>  <em>unsigned</em> getNumRegPressureSets() <em>const</em> override;</td></tr>
<tr><th id="1922">1922</th><td>  <em>const</em> <em>char</em> *getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="1923">1923</th><td>  <em>unsigned</em> getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="1924">1924</th><td>  <em>const</em> <em>int</em> *getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="1925">1925</th><td>  <em>const</em> <em>int</em> *getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="1926">1926</th><td>  ArrayRef&lt;<em>const</em> <em>char</em> *&gt; getRegMaskNames() <em>const</em> override;</td></tr>
<tr><th id="1927">1927</th><td>  ArrayRef&lt;<em>const</em> uint32_t *&gt; getRegMasks() <em>const</em> override;</td></tr>
<tr><th id="1928">1928</th><td>  <i class="doc">/// Devirtualized TargetFrameLowering.</i></td></tr>
<tr><th id="1929">1929</th><td>  <em>static</em> <em>const</em> SparcFrameLowering *getFrameLowering(</td></tr>
<tr><th id="1930">1930</th><td>      <em>const</em> MachineFunction &amp;MF);</td></tr>
<tr><th id="1931">1931</th><td>};</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td><b>namespace</b> SP { <i>// Register classes</i></td></tr>
<tr><th id="1934">1934</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FCCRegsRegClass;</td></tr>
<tr><th id="1935">1935</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ASRRegsRegClass;</td></tr>
<tr><th id="1936">1936</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CoprocRegsRegClass;</td></tr>
<tr><th id="1937">1937</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FPRegsRegClass;</td></tr>
<tr><th id="1938">1938</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass IntRegsRegClass;</td></tr>
<tr><th id="1939">1939</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DFPRegsRegClass;</td></tr>
<tr><th id="1940">1940</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass I64RegsRegClass;</td></tr>
<tr><th id="1941">1941</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CoprocPairRegClass;</td></tr>
<tr><th id="1942">1942</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass IntPairRegClass;</td></tr>
<tr><th id="1943">1943</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LowDFPRegsRegClass;</td></tr>
<tr><th id="1944">1944</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass PRRegsRegClass;</td></tr>
<tr><th id="1945">1945</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass QFPRegsRegClass;</td></tr>
<tr><th id="1946">1946</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LowQFPRegsRegClass;</td></tr>
<tr><th id="1947">1947</th><td>} <i>// end namespace SP</i></td></tr>
<tr><th id="1948">1948</th><td></td></tr>
<tr><th id="1949">1949</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1950">1950</th><td></td></tr>
<tr><th id="1951">1951</th><td><u>#<span data-ppcond="1903">endif</span> // GET_REGINFO_HEADER</u></td></tr>
<tr><th id="1952">1952</th><td></td></tr>
<tr><th id="1953">1953</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="1954">1954</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1955">1955</th><td><i>|* Target Register and Register Classes Information                           *|</i></td></tr>
<tr><th id="1956">1956</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1957">1957</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="1958">1958</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="1959">1959</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td></td></tr>
<tr><th id="1962">1962</th><td><u>#<span data-ppcond="1962">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="1963">1963</th><td><u>#undef GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td><b>extern</b> <em>const</em> MCRegisterClass SparcMCRegisterClasses[];</td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td><em>static</em> <em>const</em> MVT::SimpleValueType VTLists[] = {</td></tr>
<tr><th id="1970">1970</th><td>  <i>/* 0 */</i> MVT::i1, MVT::Other,</td></tr>
<tr><th id="1971">1971</th><td>  <i>/* 2 */</i> MVT::i32, MVT::Other,</td></tr>
<tr><th id="1972">1972</th><td>  <i>/* 4 */</i> MVT::i32, MVT::i64, MVT::Other,</td></tr>
<tr><th id="1973">1973</th><td>  <i>/* 7 */</i> MVT::f32, MVT::Other,</td></tr>
<tr><th id="1974">1974</th><td>  <i>/* 9 */</i> MVT::f64, MVT::Other,</td></tr>
<tr><th id="1975">1975</th><td>  <i>/* 11 */</i> MVT::f128, MVT::Other,</td></tr>
<tr><th id="1976">1976</th><td>  <i>/* 13 */</i> MVT::v2i32, MVT::Other,</td></tr>
<tr><th id="1977">1977</th><td>};</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> SubRegIndexNameTable[] = { <q>"sub_even"</q>, <q>"sub_even64"</q>, <q>"sub_odd"</q>, <q>"sub_odd64"</q>, <q>"sub_odd64_then_sub_even"</q>, <q>"sub_odd64_then_sub_odd"</q>, <q>""</q> };</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td><em>static</em> <em>const</em> LaneBitmask SubRegIndexLaneMaskTable[] = {</td></tr>
<tr><th id="1983">1983</th><td>  LaneBitmask::getAll(),</td></tr>
<tr><th id="1984">1984</th><td>  LaneBitmask(<var>0x0000000000000001</var>), <i>// sub_even</i></td></tr>
<tr><th id="1985">1985</th><td>  LaneBitmask(<var>0x0000000000000003</var>), <i>// sub_even64</i></td></tr>
<tr><th id="1986">1986</th><td>  LaneBitmask(<var>0x0000000000000002</var>), <i>// sub_odd</i></td></tr>
<tr><th id="1987">1987</th><td>  LaneBitmask(<var>0x000000000000000C</var>), <i>// sub_odd64</i></td></tr>
<tr><th id="1988">1988</th><td>  LaneBitmask(<var>0x0000000000000004</var>), <i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="1989">1989</th><td>  LaneBitmask(<var>0x0000000000000008</var>), <i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="1990">1990</th><td> };</td></tr>
<tr><th id="1991">1991</th><td></td></tr>
<tr><th id="1992">1992</th><td></td></tr>
<tr><th id="1993">1993</th><td></td></tr>
<tr><th id="1994">1994</th><td><em>static</em> <em>const</em> TargetRegisterInfo::RegClassInfo RegClassInfos[] = {</td></tr>
<tr><th id="1995">1995</th><td>  <i>// Mode = 0 (Default)</i></td></tr>
<tr><th id="1996">1996</th><td>  { <var>1</var>, <var>1</var>, <var>1</var>, VTLists+<var>0</var> },    <i>// FCCRegs</i></td></tr>
<tr><th id="1997">1997</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>2</var> },    <i>// ASRRegs</i></td></tr>
<tr><th id="1998">1998</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>2</var> },    <i>// CoprocRegs</i></td></tr>
<tr><th id="1999">1999</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>7</var> },    <i>// FPRegs</i></td></tr>
<tr><th id="2000">2000</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>4</var> },    <i>// IntRegs</i></td></tr>
<tr><th id="2001">2001</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>9</var> },    <i>// DFPRegs</i></td></tr>
<tr><th id="2002">2002</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>5</var> },    <i>// I64Regs</i></td></tr>
<tr><th id="2003">2003</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>13</var> },    <i>// CoprocPair</i></td></tr>
<tr><th id="2004">2004</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>13</var> },    <i>// IntPair</i></td></tr>
<tr><th id="2005">2005</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>9</var> },    <i>// LowDFPRegs</i></td></tr>
<tr><th id="2006">2006</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>5</var> },    <i>// PRRegs</i></td></tr>
<tr><th id="2007">2007</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>11</var> },    <i>// QFPRegs</i></td></tr>
<tr><th id="2008">2008</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>11</var> },    <i>// LowQFPRegs</i></td></tr>
<tr><th id="2009">2009</th><td>};</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> NullRegClasses[] = { <b>nullptr</b> };</td></tr>
<tr><th id="2012">2012</th><td></td></tr>
<tr><th id="2013">2013</th><td><em>static</em> <em>const</em> uint32_t FCCRegsSubClassMask[] = {</td></tr>
<tr><th id="2014">2014</th><td>  <var>0x00000001</var>, </td></tr>
<tr><th id="2015">2015</th><td>};</td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td><em>static</em> <em>const</em> uint32_t ASRRegsSubClassMask[] = {</td></tr>
<tr><th id="2018">2018</th><td>  <var>0x00000002</var>, </td></tr>
<tr><th id="2019">2019</th><td>};</td></tr>
<tr><th id="2020">2020</th><td></td></tr>
<tr><th id="2021">2021</th><td><em>static</em> <em>const</em> uint32_t CoprocRegsSubClassMask[] = {</td></tr>
<tr><th id="2022">2022</th><td>  <var>0x00000004</var>, </td></tr>
<tr><th id="2023">2023</th><td>  <var>0x00000080</var>, <i>// sub_even</i></td></tr>
<tr><th id="2024">2024</th><td>  <var>0x00000080</var>, <i>// sub_odd</i></td></tr>
<tr><th id="2025">2025</th><td>};</td></tr>
<tr><th id="2026">2026</th><td></td></tr>
<tr><th id="2027">2027</th><td><em>static</em> <em>const</em> uint32_t FPRegsSubClassMask[] = {</td></tr>
<tr><th id="2028">2028</th><td>  <var>0x00000008</var>, </td></tr>
<tr><th id="2029">2029</th><td>  <var>0x00001200</var>, <i>// sub_even</i></td></tr>
<tr><th id="2030">2030</th><td>  <var>0x00001200</var>, <i>// sub_odd</i></td></tr>
<tr><th id="2031">2031</th><td>  <var>0x00001000</var>, <i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2032">2032</th><td>  <var>0x00001000</var>, <i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2033">2033</th><td>};</td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td><em>static</em> <em>const</em> uint32_t IntRegsSubClassMask[] = {</td></tr>
<tr><th id="2036">2036</th><td>  <var>0x00000050</var>, </td></tr>
<tr><th id="2037">2037</th><td>  <var>0x00000100</var>, <i>// sub_even</i></td></tr>
<tr><th id="2038">2038</th><td>  <var>0x00000100</var>, <i>// sub_odd</i></td></tr>
<tr><th id="2039">2039</th><td>};</td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td><em>static</em> <em>const</em> uint32_t DFPRegsSubClassMask[] = {</td></tr>
<tr><th id="2042">2042</th><td>  <var>0x00000220</var>, </td></tr>
<tr><th id="2043">2043</th><td>  <var>0x00001800</var>, <i>// sub_even64</i></td></tr>
<tr><th id="2044">2044</th><td>  <var>0x00001800</var>, <i>// sub_odd64</i></td></tr>
<tr><th id="2045">2045</th><td>};</td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td><em>static</em> <em>const</em> uint32_t I64RegsSubClassMask[] = {</td></tr>
<tr><th id="2048">2048</th><td>  <var>0x00000040</var>, </td></tr>
<tr><th id="2049">2049</th><td>  <var>0x00000100</var>, <i>// sub_even</i></td></tr>
<tr><th id="2050">2050</th><td>  <var>0x00000100</var>, <i>// sub_odd</i></td></tr>
<tr><th id="2051">2051</th><td>};</td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td><em>static</em> <em>const</em> uint32_t CoprocPairSubClassMask[] = {</td></tr>
<tr><th id="2054">2054</th><td>  <var>0x00000080</var>, </td></tr>
<tr><th id="2055">2055</th><td>};</td></tr>
<tr><th id="2056">2056</th><td></td></tr>
<tr><th id="2057">2057</th><td><em>static</em> <em>const</em> uint32_t IntPairSubClassMask[] = {</td></tr>
<tr><th id="2058">2058</th><td>  <var>0x00000100</var>, </td></tr>
<tr><th id="2059">2059</th><td>};</td></tr>
<tr><th id="2060">2060</th><td></td></tr>
<tr><th id="2061">2061</th><td><em>static</em> <em>const</em> uint32_t LowDFPRegsSubClassMask[] = {</td></tr>
<tr><th id="2062">2062</th><td>  <var>0x00000200</var>, </td></tr>
<tr><th id="2063">2063</th><td>  <var>0x00001000</var>, <i>// sub_even64</i></td></tr>
<tr><th id="2064">2064</th><td>  <var>0x00001000</var>, <i>// sub_odd64</i></td></tr>
<tr><th id="2065">2065</th><td>};</td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td><em>static</em> <em>const</em> uint32_t PRRegsSubClassMask[] = {</td></tr>
<tr><th id="2068">2068</th><td>  <var>0x00000400</var>, </td></tr>
<tr><th id="2069">2069</th><td>};</td></tr>
<tr><th id="2070">2070</th><td></td></tr>
<tr><th id="2071">2071</th><td><em>static</em> <em>const</em> uint32_t QFPRegsSubClassMask[] = {</td></tr>
<tr><th id="2072">2072</th><td>  <var>0x00001800</var>, </td></tr>
<tr><th id="2073">2073</th><td>};</td></tr>
<tr><th id="2074">2074</th><td></td></tr>
<tr><th id="2075">2075</th><td><em>static</em> <em>const</em> uint32_t LowQFPRegsSubClassMask[] = {</td></tr>
<tr><th id="2076">2076</th><td>  <var>0x00001000</var>, </td></tr>
<tr><th id="2077">2077</th><td>};</td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td><em>static</em> <em>const</em> uint16_t SuperRegIdxSeqs[] = {</td></tr>
<tr><th id="2080">2080</th><td>  <i>/* 0 */</i> <var>1</var>, <var>3</var>, <var>0</var>,</td></tr>
<tr><th id="2081">2081</th><td>  <i>/* 3 */</i> <var>2</var>, <var>4</var>, <var>0</var>,</td></tr>
<tr><th id="2082">2082</th><td>  <i>/* 6 */</i> <var>1</var>, <var>3</var>, <var>5</var>, <var>6</var>, <var>0</var>,</td></tr>
<tr><th id="2083">2083</th><td>};</td></tr>
<tr><th id="2084">2084</th><td></td></tr>
<tr><th id="2085">2085</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> I64RegsSuperclasses[] = {</td></tr>
<tr><th id="2086">2086</th><td>  &amp;SP::IntRegsRegClass,</td></tr>
<tr><th id="2087">2087</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2088">2088</th><td>};</td></tr>
<tr><th id="2089">2089</th><td></td></tr>
<tr><th id="2090">2090</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> LowDFPRegsSuperclasses[] = {</td></tr>
<tr><th id="2091">2091</th><td>  &amp;SP::DFPRegsRegClass,</td></tr>
<tr><th id="2092">2092</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2093">2093</th><td>};</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> LowQFPRegsSuperclasses[] = {</td></tr>
<tr><th id="2096">2096</th><td>  &amp;SP::QFPRegsRegClass,</td></tr>
<tr><th id="2097">2097</th><td>  <b>nullptr</b></td></tr>
<tr><th id="2098">2098</th><td>};</td></tr>
<tr><th id="2099">2099</th><td></td></tr>
<tr><th id="2100">2100</th><td></td></tr>
<tr><th id="2101">2101</th><td><b>namespace</b> SP {   <i>// Register class instances</i></td></tr>
<tr><th id="2102">2102</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FCCRegsRegClass = {</td></tr>
<tr><th id="2103">2103</th><td>    &amp;SparcMCRegisterClasses[FCCRegsRegClassID],</td></tr>
<tr><th id="2104">2104</th><td>    FCCRegsSubClassMask,</td></tr>
<tr><th id="2105">2105</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2106">2106</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2107">2107</th><td>    <var>0</var>,</td></tr>
<tr><th id="2108">2108</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2109">2109</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2110">2110</th><td>    NullRegClasses,</td></tr>
<tr><th id="2111">2111</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2112">2112</th><td>  };</td></tr>
<tr><th id="2113">2113</th><td></td></tr>
<tr><th id="2114">2114</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ASRRegsRegClass = {</td></tr>
<tr><th id="2115">2115</th><td>    &amp;SparcMCRegisterClasses[ASRRegsRegClassID],</td></tr>
<tr><th id="2116">2116</th><td>    ASRRegsSubClassMask,</td></tr>
<tr><th id="2117">2117</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2118">2118</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2119">2119</th><td>    <var>0</var>,</td></tr>
<tr><th id="2120">2120</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2121">2121</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2122">2122</th><td>    NullRegClasses,</td></tr>
<tr><th id="2123">2123</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2124">2124</th><td>  };</td></tr>
<tr><th id="2125">2125</th><td></td></tr>
<tr><th id="2126">2126</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CoprocRegsRegClass = {</td></tr>
<tr><th id="2127">2127</th><td>    &amp;SparcMCRegisterClasses[CoprocRegsRegClassID],</td></tr>
<tr><th id="2128">2128</th><td>    CoprocRegsSubClassMask,</td></tr>
<tr><th id="2129">2129</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="2130">2130</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2131">2131</th><td>    <var>0</var>,</td></tr>
<tr><th id="2132">2132</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2133">2133</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2134">2134</th><td>    NullRegClasses,</td></tr>
<tr><th id="2135">2135</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2136">2136</th><td>  };</td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FPRegsRegClass = {</td></tr>
<tr><th id="2139">2139</th><td>    &amp;SparcMCRegisterClasses[FPRegsRegClassID],</td></tr>
<tr><th id="2140">2140</th><td>    FPRegsSubClassMask,</td></tr>
<tr><th id="2141">2141</th><td>    SuperRegIdxSeqs + <var>6</var>,</td></tr>
<tr><th id="2142">2142</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2143">2143</th><td>    <var>0</var>,</td></tr>
<tr><th id="2144">2144</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2145">2145</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2146">2146</th><td>    NullRegClasses,</td></tr>
<tr><th id="2147">2147</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2148">2148</th><td>  };</td></tr>
<tr><th id="2149">2149</th><td></td></tr>
<tr><th id="2150">2150</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass IntRegsRegClass = {</td></tr>
<tr><th id="2151">2151</th><td>    &amp;SparcMCRegisterClasses[IntRegsRegClassID],</td></tr>
<tr><th id="2152">2152</th><td>    IntRegsSubClassMask,</td></tr>
<tr><th id="2153">2153</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="2154">2154</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2155">2155</th><td>    <var>0</var>,</td></tr>
<tr><th id="2156">2156</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2157">2157</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2158">2158</th><td>    NullRegClasses,</td></tr>
<tr><th id="2159">2159</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2160">2160</th><td>  };</td></tr>
<tr><th id="2161">2161</th><td></td></tr>
<tr><th id="2162">2162</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DFPRegsRegClass = {</td></tr>
<tr><th id="2163">2163</th><td>    &amp;SparcMCRegisterClasses[DFPRegsRegClassID],</td></tr>
<tr><th id="2164">2164</th><td>    DFPRegsSubClassMask,</td></tr>
<tr><th id="2165">2165</th><td>    SuperRegIdxSeqs + <var>3</var>,</td></tr>
<tr><th id="2166">2166</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="2167">2167</th><td>    <var>0</var>,</td></tr>
<tr><th id="2168">2168</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2169">2169</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2170">2170</th><td>    NullRegClasses,</td></tr>
<tr><th id="2171">2171</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2172">2172</th><td>  };</td></tr>
<tr><th id="2173">2173</th><td></td></tr>
<tr><th id="2174">2174</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass I64RegsRegClass = {</td></tr>
<tr><th id="2175">2175</th><td>    &amp;SparcMCRegisterClasses[I64RegsRegClassID],</td></tr>
<tr><th id="2176">2176</th><td>    I64RegsSubClassMask,</td></tr>
<tr><th id="2177">2177</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="2178">2178</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2179">2179</th><td>    <var>0</var>,</td></tr>
<tr><th id="2180">2180</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2181">2181</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2182">2182</th><td>    I64RegsSuperclasses,</td></tr>
<tr><th id="2183">2183</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2184">2184</th><td>  };</td></tr>
<tr><th id="2185">2185</th><td></td></tr>
<tr><th id="2186">2186</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CoprocPairRegClass = {</td></tr>
<tr><th id="2187">2187</th><td>    &amp;SparcMCRegisterClasses[CoprocPairRegClassID],</td></tr>
<tr><th id="2188">2188</th><td>    CoprocPairSubClassMask,</td></tr>
<tr><th id="2189">2189</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2190">2190</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="2191">2191</th><td>    <var>0</var>,</td></tr>
<tr><th id="2192">2192</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2193">2193</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2194">2194</th><td>    NullRegClasses,</td></tr>
<tr><th id="2195">2195</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2196">2196</th><td>  };</td></tr>
<tr><th id="2197">2197</th><td></td></tr>
<tr><th id="2198">2198</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass IntPairRegClass = {</td></tr>
<tr><th id="2199">2199</th><td>    &amp;SparcMCRegisterClasses[IntPairRegClassID],</td></tr>
<tr><th id="2200">2200</th><td>    IntPairSubClassMask,</td></tr>
<tr><th id="2201">2201</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2202">2202</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="2203">2203</th><td>    <var>0</var>,</td></tr>
<tr><th id="2204">2204</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2205">2205</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2206">2206</th><td>    NullRegClasses,</td></tr>
<tr><th id="2207">2207</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2208">2208</th><td>  };</td></tr>
<tr><th id="2209">2209</th><td></td></tr>
<tr><th id="2210">2210</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LowDFPRegsRegClass = {</td></tr>
<tr><th id="2211">2211</th><td>    &amp;SparcMCRegisterClasses[LowDFPRegsRegClassID],</td></tr>
<tr><th id="2212">2212</th><td>    LowDFPRegsSubClassMask,</td></tr>
<tr><th id="2213">2213</th><td>    SuperRegIdxSeqs + <var>3</var>,</td></tr>
<tr><th id="2214">2214</th><td>    LaneBitmask(<var>0x0000000000000003</var>),</td></tr>
<tr><th id="2215">2215</th><td>    <var>0</var>,</td></tr>
<tr><th id="2216">2216</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2217">2217</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2218">2218</th><td>    LowDFPRegsSuperclasses,</td></tr>
<tr><th id="2219">2219</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2220">2220</th><td>  };</td></tr>
<tr><th id="2221">2221</th><td></td></tr>
<tr><th id="2222">2222</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass PRRegsRegClass = {</td></tr>
<tr><th id="2223">2223</th><td>    &amp;SparcMCRegisterClasses[PRRegsRegClassID],</td></tr>
<tr><th id="2224">2224</th><td>    PRRegsSubClassMask,</td></tr>
<tr><th id="2225">2225</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2226">2226</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="2227">2227</th><td>    <var>0</var>,</td></tr>
<tr><th id="2228">2228</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2229">2229</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2230">2230</th><td>    NullRegClasses,</td></tr>
<tr><th id="2231">2231</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2232">2232</th><td>  };</td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass QFPRegsRegClass = {</td></tr>
<tr><th id="2235">2235</th><td>    &amp;SparcMCRegisterClasses[QFPRegsRegClassID],</td></tr>
<tr><th id="2236">2236</th><td>    QFPRegsSubClassMask,</td></tr>
<tr><th id="2237">2237</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2238">2238</th><td>    LaneBitmask(<var>0x000000000000000F</var>),</td></tr>
<tr><th id="2239">2239</th><td>    <var>0</var>,</td></tr>
<tr><th id="2240">2240</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2241">2241</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2242">2242</th><td>    NullRegClasses,</td></tr>
<tr><th id="2243">2243</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2244">2244</th><td>  };</td></tr>
<tr><th id="2245">2245</th><td></td></tr>
<tr><th id="2246">2246</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LowQFPRegsRegClass = {</td></tr>
<tr><th id="2247">2247</th><td>    &amp;SparcMCRegisterClasses[LowQFPRegsRegClassID],</td></tr>
<tr><th id="2248">2248</th><td>    LowQFPRegsSubClassMask,</td></tr>
<tr><th id="2249">2249</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="2250">2250</th><td>    LaneBitmask(<var>0x000000000000000F</var>),</td></tr>
<tr><th id="2251">2251</th><td>    <var>0</var>,</td></tr>
<tr><th id="2252">2252</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="2253">2253</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="2254">2254</th><td>    LowQFPRegsSuperclasses,</td></tr>
<tr><th id="2255">2255</th><td>    <b>nullptr</b></td></tr>
<tr><th id="2256">2256</th><td>  };</td></tr>
<tr><th id="2257">2257</th><td></td></tr>
<tr><th id="2258">2258</th><td>} <i>// end namespace SP</i></td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td><b>namespace</b> {</td></tr>
<tr><th id="2261">2261</th><td>  <em>const</em> TargetRegisterClass *<em>const</em> RegisterClasses[] = {</td></tr>
<tr><th id="2262">2262</th><td>    &amp;SP::FCCRegsRegClass,</td></tr>
<tr><th id="2263">2263</th><td>    &amp;SP::ASRRegsRegClass,</td></tr>
<tr><th id="2264">2264</th><td>    &amp;SP::CoprocRegsRegClass,</td></tr>
<tr><th id="2265">2265</th><td>    &amp;SP::FPRegsRegClass,</td></tr>
<tr><th id="2266">2266</th><td>    &amp;SP::IntRegsRegClass,</td></tr>
<tr><th id="2267">2267</th><td>    &amp;SP::DFPRegsRegClass,</td></tr>
<tr><th id="2268">2268</th><td>    &amp;SP::I64RegsRegClass,</td></tr>
<tr><th id="2269">2269</th><td>    &amp;SP::CoprocPairRegClass,</td></tr>
<tr><th id="2270">2270</th><td>    &amp;SP::IntPairRegClass,</td></tr>
<tr><th id="2271">2271</th><td>    &amp;SP::LowDFPRegsRegClass,</td></tr>
<tr><th id="2272">2272</th><td>    &amp;SP::PRRegsRegClass,</td></tr>
<tr><th id="2273">2273</th><td>    &amp;SP::QFPRegsRegClass,</td></tr>
<tr><th id="2274">2274</th><td>    &amp;SP::LowQFPRegsRegClass,</td></tr>
<tr><th id="2275">2275</th><td>  };</td></tr>
<tr><th id="2276">2276</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="2277">2277</th><td></td></tr>
<tr><th id="2278">2278</th><td><em>static</em> <em>const</em> TargetRegisterInfoDesc SparcRegInfoDesc[] = { <i>// Extra Descriptors</i></td></tr>
<tr><th id="2279">2279</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2280">2280</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2281">2281</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2282">2282</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2283">2283</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2284">2284</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2285">2285</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2286">2286</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2287">2287</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2288">2288</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2289">2289</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2290">2290</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2291">2291</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2292">2292</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2293">2293</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2294">2294</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2295">2295</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2296">2296</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2297">2297</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2298">2298</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2299">2299</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2300">2300</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2301">2301</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2302">2302</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2303">2303</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2304">2304</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2305">2305</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2306">2306</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2307">2307</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2308">2308</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2309">2309</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2310">2310</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2311">2311</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2312">2312</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2313">2313</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2314">2314</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2315">2315</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2316">2316</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2317">2317</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2318">2318</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2319">2319</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2320">2320</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2321">2321</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2322">2322</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2323">2323</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2324">2324</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2325">2325</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2326">2326</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2327">2327</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2328">2328</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2329">2329</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2330">2330</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2331">2331</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2332">2332</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2333">2333</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2334">2334</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2335">2335</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2336">2336</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2337">2337</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2338">2338</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2339">2339</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2340">2340</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2341">2341</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2342">2342</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2343">2343</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2344">2344</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2345">2345</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2346">2346</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2347">2347</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2348">2348</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2349">2349</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2350">2350</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2351">2351</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2352">2352</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2353">2353</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2354">2354</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2355">2355</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2356">2356</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2357">2357</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2358">2358</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2359">2359</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2360">2360</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2361">2361</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2362">2362</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2363">2363</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2364">2364</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2365">2365</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2366">2366</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2367">2367</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2368">2368</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2369">2369</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2370">2370</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2371">2371</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2372">2372</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2373">2373</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2374">2374</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2375">2375</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2376">2376</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2377">2377</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2378">2378</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2379">2379</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2380">2380</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2381">2381</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2382">2382</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2383">2383</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2384">2384</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2385">2385</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2386">2386</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2387">2387</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2388">2388</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2389">2389</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2390">2390</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2391">2391</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2392">2392</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2393">2393</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2394">2394</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2395">2395</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2396">2396</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2397">2397</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2398">2398</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2399">2399</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2400">2400</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2401">2401</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2402">2402</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2403">2403</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2404">2404</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2405">2405</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2406">2406</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2407">2407</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2408">2408</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2409">2409</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2410">2410</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2411">2411</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2412">2412</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2413">2413</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2414">2414</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2415">2415</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2416">2416</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2417">2417</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2418">2418</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2419">2419</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2420">2420</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2421">2421</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2422">2422</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2423">2423</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2424">2424</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2425">2425</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2426">2426</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2427">2427</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2428">2428</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2429">2429</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2430">2430</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2431">2431</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2432">2432</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2433">2433</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2434">2434</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2435">2435</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2436">2436</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2437">2437</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2438">2438</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2439">2439</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2440">2440</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2441">2441</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2442">2442</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2443">2443</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2444">2444</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2445">2445</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2446">2446</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2447">2447</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2448">2448</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2449">2449</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2450">2450</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2451">2451</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2452">2452</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2453">2453</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2454">2454</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2455">2455</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2456">2456</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2457">2457</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2458">2458</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2459">2459</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2460">2460</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2461">2461</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2462">2462</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2463">2463</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2464">2464</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2465">2465</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2466">2466</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2467">2467</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2468">2468</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2469">2469</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2470">2470</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2471">2471</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2472">2472</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2473">2473</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2474">2474</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2475">2475</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2476">2476</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2477">2477</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2478">2478</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2479">2479</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2480">2480</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2481">2481</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2482">2482</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2483">2483</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2484">2484</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2485">2485</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2486">2486</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2487">2487</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2488">2488</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2489">2489</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2490">2490</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2491">2491</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2492">2492</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2493">2493</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2494">2494</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2495">2495</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2496">2496</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2497">2497</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2498">2498</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="2499">2499</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2500">2500</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2501">2501</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2502">2502</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2503">2503</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2504">2504</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2505">2505</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2506">2506</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2507">2507</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2508">2508</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2509">2509</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2510">2510</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2511">2511</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2512">2512</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2513">2513</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2514">2514</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="2515">2515</th><td>};</td></tr>
<tr><th id="2516">2516</th><td><em>unsigned</em> SparcGenRegisterInfo::composeSubRegIndicesImpl(<em>unsigned</em> IdxA, <em>unsigned</em> IdxB) <em>const</em> {</td></tr>
<tr><th id="2517">2517</th><td>  <em>static</em> <em>const</em> uint8_t RowMap[<var>6</var>] = {</td></tr>
<tr><th id="2518">2518</th><td>    <var>0</var>, <var>0</var>, <var>0</var>, <var>1</var>, <var>0</var>, <var>0</var>, </td></tr>
<tr><th id="2519">2519</th><td>  };</td></tr>
<tr><th id="2520">2520</th><td>  <em>static</em> <em>const</em> uint8_t Rows[<var>2</var>][<var>6</var>] = {</td></tr>
<tr><th id="2521">2521</th><td>    { SP::sub_even, <var>0</var>, SP::sub_odd, <var>0</var>, <var>0</var>, <var>0</var>, },</td></tr>
<tr><th id="2522">2522</th><td>    { SP::sub_odd64_then_sub_even, <var>0</var>, SP::sub_odd64_then_sub_odd, <var>0</var>, <var>0</var>, <var>0</var>, },</td></tr>
<tr><th id="2523">2523</th><td>  };</td></tr>
<tr><th id="2524">2524</th><td></td></tr>
<tr><th id="2525">2525</th><td>  --IdxA; assert(IdxA &lt; <var>6</var>);</td></tr>
<tr><th id="2526">2526</th><td>  --IdxB; assert(IdxB &lt; <var>6</var>);</td></tr>
<tr><th id="2527">2527</th><td>  <b>return</b> Rows[RowMap[IdxA]][IdxB];</td></tr>
<tr><th id="2528">2528</th><td>}</td></tr>
<tr><th id="2529">2529</th><td></td></tr>
<tr><th id="2530">2530</th><td>  <b>struct</b> MaskRolOp {</td></tr>
<tr><th id="2531">2531</th><td>    LaneBitmask Mask;</td></tr>
<tr><th id="2532">2532</th><td>    uint8_t  RotateLeft;</td></tr>
<tr><th id="2533">2533</th><td>  };</td></tr>
<tr><th id="2534">2534</th><td>  <em>static</em> <em>const</em> MaskRolOp LaneMaskComposeSequences[] = {</td></tr>
<tr><th id="2535">2535</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>0</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 0</i></td></tr>
<tr><th id="2536">2536</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>1</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 2</i></td></tr>
<tr><th id="2537">2537</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>2</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 4</i></td></tr>
<tr><th id="2538">2538</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>3</var> }, { LaneBitmask::getNone(), <var>0</var> }  <i>// Sequence 6</i></td></tr>
<tr><th id="2539">2539</th><td>  };</td></tr>
<tr><th id="2540">2540</th><td>  <em>static</em> <em>const</em> MaskRolOp *<em>const</em> CompositeSequences[] = {</td></tr>
<tr><th id="2541">2541</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>], <i>// to sub_even</i></td></tr>
<tr><th id="2542">2542</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>], <i>// to sub_even64</i></td></tr>
<tr><th id="2543">2543</th><td>    &amp;LaneMaskComposeSequences[<var>2</var>], <i>// to sub_odd</i></td></tr>
<tr><th id="2544">2544</th><td>    &amp;LaneMaskComposeSequences[<var>4</var>], <i>// to sub_odd64</i></td></tr>
<tr><th id="2545">2545</th><td>    &amp;LaneMaskComposeSequences[<var>4</var>], <i>// to sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2546">2546</th><td>    &amp;LaneMaskComposeSequences[<var>6</var>] <i>// to sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2547">2547</th><td>  };</td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td>LaneBitmask SparcGenRegisterInfo::composeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA, LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="2550">2550</th><td>  --IdxA; assert(IdxA &lt; <var>6</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="2551">2551</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="2552">2552</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="2553">2553</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger() &amp; Ops-&gt;Mask.getAsInteger();</td></tr>
<tr><th id="2554">2554</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="2555">2555</th><td>      Result |= LaneBitmask((M &lt;&lt; S) | (M &gt;&gt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="2556">2556</th><td>    <b>else</b></td></tr>
<tr><th id="2557">2557</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="2558">2558</th><td>  }</td></tr>
<tr><th id="2559">2559</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="2560">2560</th><td>}</td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td>LaneBitmask SparcGenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA,  LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="2563">2563</th><td>  LaneMask &amp;= getSubRegIndexLaneMask(IdxA);</td></tr>
<tr><th id="2564">2564</th><td>  --IdxA; assert(IdxA &lt; <var>6</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="2565">2565</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="2566">2566</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="2567">2567</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger();</td></tr>
<tr><th id="2568">2568</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="2569">2569</th><td>      Result |= LaneBitmask((M &gt;&gt; S) | (M &lt;&lt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="2570">2570</th><td>    <b>else</b></td></tr>
<tr><th id="2571">2571</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="2572">2572</th><td>  }</td></tr>
<tr><th id="2573">2573</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="2574">2574</th><td>}</td></tr>
<tr><th id="2575">2575</th><td></td></tr>
<tr><th id="2576">2576</th><td><em>const</em> TargetRegisterClass *SparcGenRegisterInfo::getSubClassWithSubReg(<em>const</em> TargetRegisterClass *RC, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="2577">2577</th><td>  <em>static</em> <em>const</em> uint8_t Table[<var>13</var>][<var>6</var>] = {</td></tr>
<tr><th id="2578">2578</th><td>    {	<i>// FCCRegs</i></td></tr>
<tr><th id="2579">2579</th><td>      <var>0</var>,	<i>// sub_even</i></td></tr>
<tr><th id="2580">2580</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2581">2581</th><td>      <var>0</var>,	<i>// sub_odd</i></td></tr>
<tr><th id="2582">2582</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2583">2583</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2584">2584</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2585">2585</th><td>    },</td></tr>
<tr><th id="2586">2586</th><td>    {	<i>// ASRRegs</i></td></tr>
<tr><th id="2587">2587</th><td>      <var>0</var>,	<i>// sub_even</i></td></tr>
<tr><th id="2588">2588</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2589">2589</th><td>      <var>0</var>,	<i>// sub_odd</i></td></tr>
<tr><th id="2590">2590</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2591">2591</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2592">2592</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2593">2593</th><td>    },</td></tr>
<tr><th id="2594">2594</th><td>    {	<i>// CoprocRegs</i></td></tr>
<tr><th id="2595">2595</th><td>      <var>0</var>,	<i>// sub_even</i></td></tr>
<tr><th id="2596">2596</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2597">2597</th><td>      <var>0</var>,	<i>// sub_odd</i></td></tr>
<tr><th id="2598">2598</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2599">2599</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2600">2600</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2601">2601</th><td>    },</td></tr>
<tr><th id="2602">2602</th><td>    {	<i>// FPRegs</i></td></tr>
<tr><th id="2603">2603</th><td>      <var>0</var>,	<i>// sub_even</i></td></tr>
<tr><th id="2604">2604</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2605">2605</th><td>      <var>0</var>,	<i>// sub_odd</i></td></tr>
<tr><th id="2606">2606</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2607">2607</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2608">2608</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2609">2609</th><td>    },</td></tr>
<tr><th id="2610">2610</th><td>    {	<i>// IntRegs</i></td></tr>
<tr><th id="2611">2611</th><td>      <var>0</var>,	<i>// sub_even</i></td></tr>
<tr><th id="2612">2612</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2613">2613</th><td>      <var>0</var>,	<i>// sub_odd</i></td></tr>
<tr><th id="2614">2614</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2615">2615</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2616">2616</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2617">2617</th><td>    },</td></tr>
<tr><th id="2618">2618</th><td>    {	<i>// DFPRegs</i></td></tr>
<tr><th id="2619">2619</th><td>      <var>10</var>,	<i>// sub_even -&gt; LowDFPRegs</i></td></tr>
<tr><th id="2620">2620</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2621">2621</th><td>      <var>10</var>,	<i>// sub_odd -&gt; LowDFPRegs</i></td></tr>
<tr><th id="2622">2622</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2623">2623</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2624">2624</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2625">2625</th><td>    },</td></tr>
<tr><th id="2626">2626</th><td>    {	<i>// I64Regs</i></td></tr>
<tr><th id="2627">2627</th><td>      <var>0</var>,	<i>// sub_even</i></td></tr>
<tr><th id="2628">2628</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2629">2629</th><td>      <var>0</var>,	<i>// sub_odd</i></td></tr>
<tr><th id="2630">2630</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2631">2631</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2632">2632</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2633">2633</th><td>    },</td></tr>
<tr><th id="2634">2634</th><td>    {	<i>// CoprocPair</i></td></tr>
<tr><th id="2635">2635</th><td>      <var>8</var>,	<i>// sub_even -&gt; CoprocPair</i></td></tr>
<tr><th id="2636">2636</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2637">2637</th><td>      <var>8</var>,	<i>// sub_odd -&gt; CoprocPair</i></td></tr>
<tr><th id="2638">2638</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2639">2639</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2640">2640</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2641">2641</th><td>    },</td></tr>
<tr><th id="2642">2642</th><td>    {	<i>// IntPair</i></td></tr>
<tr><th id="2643">2643</th><td>      <var>9</var>,	<i>// sub_even -&gt; IntPair</i></td></tr>
<tr><th id="2644">2644</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2645">2645</th><td>      <var>9</var>,	<i>// sub_odd -&gt; IntPair</i></td></tr>
<tr><th id="2646">2646</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2647">2647</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2648">2648</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2649">2649</th><td>    },</td></tr>
<tr><th id="2650">2650</th><td>    {	<i>// LowDFPRegs</i></td></tr>
<tr><th id="2651">2651</th><td>      <var>10</var>,	<i>// sub_even -&gt; LowDFPRegs</i></td></tr>
<tr><th id="2652">2652</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2653">2653</th><td>      <var>10</var>,	<i>// sub_odd -&gt; LowDFPRegs</i></td></tr>
<tr><th id="2654">2654</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2655">2655</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2656">2656</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2657">2657</th><td>    },</td></tr>
<tr><th id="2658">2658</th><td>    {	<i>// PRRegs</i></td></tr>
<tr><th id="2659">2659</th><td>      <var>0</var>,	<i>// sub_even</i></td></tr>
<tr><th id="2660">2660</th><td>      <var>0</var>,	<i>// sub_even64</i></td></tr>
<tr><th id="2661">2661</th><td>      <var>0</var>,	<i>// sub_odd</i></td></tr>
<tr><th id="2662">2662</th><td>      <var>0</var>,	<i>// sub_odd64</i></td></tr>
<tr><th id="2663">2663</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_even</i></td></tr>
<tr><th id="2664">2664</th><td>      <var>0</var>,	<i>// sub_odd64_then_sub_odd</i></td></tr>
<tr><th id="2665">2665</th><td>    },</td></tr>
<tr><th id="2666">2666</th><td>    {	<i>// QFPRegs</i></td></tr>
<tr><th id="2667">2667</th><td>      <var>13</var>,	<i>// sub_even -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2668">2668</th><td>      <var>12</var>,	<i>// sub_even64 -&gt; QFPRegs</i></td></tr>
<tr><th id="2669">2669</th><td>      <var>13</var>,	<i>// sub_odd -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2670">2670</th><td>      <var>12</var>,	<i>// sub_odd64 -&gt; QFPRegs</i></td></tr>
<tr><th id="2671">2671</th><td>      <var>13</var>,	<i>// sub_odd64_then_sub_even -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2672">2672</th><td>      <var>13</var>,	<i>// sub_odd64_then_sub_odd -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2673">2673</th><td>    },</td></tr>
<tr><th id="2674">2674</th><td>    {	<i>// LowQFPRegs</i></td></tr>
<tr><th id="2675">2675</th><td>      <var>13</var>,	<i>// sub_even -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2676">2676</th><td>      <var>13</var>,	<i>// sub_even64 -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2677">2677</th><td>      <var>13</var>,	<i>// sub_odd -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2678">2678</th><td>      <var>13</var>,	<i>// sub_odd64 -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2679">2679</th><td>      <var>13</var>,	<i>// sub_odd64_then_sub_even -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2680">2680</th><td>      <var>13</var>,	<i>// sub_odd64_then_sub_odd -&gt; LowQFPRegs</i></td></tr>
<tr><th id="2681">2681</th><td>    },</td></tr>
<tr><th id="2682">2682</th><td>  };</td></tr>
<tr><th id="2683">2683</th><td>  assert(RC &amp;&amp; <q>"Missing regclass"</q>);</td></tr>
<tr><th id="2684">2684</th><td>  <b>if</b> (!Idx) <b>return</b> RC;</td></tr>
<tr><th id="2685">2685</th><td>  --Idx;</td></tr>
<tr><th id="2686">2686</th><td>  assert(Idx &lt; <var>6</var> &amp;&amp; <q>"Bad subreg"</q>);</td></tr>
<tr><th id="2687">2687</th><td>  <em>unsigned</em> TV = Table[RC-&gt;getID()][Idx];</td></tr>
<tr><th id="2688">2688</th><td>  <b>return</b> TV ? getRegClass(TV - <var>1</var>) : <b>nullptr</b>;</td></tr>
<tr><th id="2689">2689</th><td>}</td></tr>
<tr><th id="2690">2690</th><td></td></tr>
<tr><th id="2691">2691</th><td><i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="2692">2692</th><td><em>const</em> RegClassWeight &amp;SparcGenRegisterInfo::</td></tr>
<tr><th id="2693">2693</th><td>getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="2694">2694</th><td>  <em>static</em> <em>const</em> RegClassWeight RCWeightTable[] = {</td></tr>
<tr><th id="2695">2695</th><td>    {<var>1</var>, <var>4</var>},  	<i>// FCCRegs</i></td></tr>
<tr><th id="2696">2696</th><td>    {<var>0</var>, <var>0</var>},  	<i>// ASRRegs</i></td></tr>
<tr><th id="2697">2697</th><td>    {<var>0</var>, <var>0</var>},  	<i>// CoprocRegs</i></td></tr>
<tr><th id="2698">2698</th><td>    {<var>1</var>, <var>32</var>},  	<i>// FPRegs</i></td></tr>
<tr><th id="2699">2699</th><td>    {<var>1</var>, <var>32</var>},  	<i>// IntRegs</i></td></tr>
<tr><th id="2700">2700</th><td>    {<var>2</var>, <var>64</var>},  	<i>// DFPRegs</i></td></tr>
<tr><th id="2701">2701</th><td>    {<var>1</var>, <var>32</var>},  	<i>// I64Regs</i></td></tr>
<tr><th id="2702">2702</th><td>    {<var>0</var>, <var>0</var>},  	<i>// CoprocPair</i></td></tr>
<tr><th id="2703">2703</th><td>    {<var>2</var>, <var>32</var>},  	<i>// IntPair</i></td></tr>
<tr><th id="2704">2704</th><td>    {<var>2</var>, <var>32</var>},  	<i>// LowDFPRegs</i></td></tr>
<tr><th id="2705">2705</th><td>    {<var>1</var>, <var>15</var>},  	<i>// PRRegs</i></td></tr>
<tr><th id="2706">2706</th><td>    {<var>4</var>, <var>64</var>},  	<i>// QFPRegs</i></td></tr>
<tr><th id="2707">2707</th><td>    {<var>4</var>, <var>32</var>},  	<i>// LowQFPRegs</i></td></tr>
<tr><th id="2708">2708</th><td>  };</td></tr>
<tr><th id="2709">2709</th><td>  <b>return</b> RCWeightTable[RC-&gt;getID()];</td></tr>
<tr><th id="2710">2710</th><td>}</td></tr>
<tr><th id="2711">2711</th><td></td></tr>
<tr><th id="2712">2712</th><td><i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="2713">2713</th><td><em>unsigned</em> SparcGenRegisterInfo::</td></tr>
<tr><th id="2714">2714</th><td>getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="2715">2715</th><td>  assert(RegUnit &lt; <var>171</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="2716">2716</th><td>  <em>static</em> <em>const</em> uint8_t RUWeightTable[] = {</td></tr>
<tr><th id="2717">2717</th><td>    <var>1</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>0</var>, <var>1</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>2</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, };</td></tr>
<tr><th id="2718">2718</th><td>  <b>return</b> RUWeightTable[RegUnit];</td></tr>
<tr><th id="2719">2719</th><td>}</td></tr>
<tr><th id="2720">2720</th><td></td></tr>
<tr><th id="2721">2721</th><td></td></tr>
<tr><th id="2722">2722</th><td><i>// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="2723">2723</th><td><em>unsigned</em> SparcGenRegisterInfo::getNumRegPressureSets() <em>const</em> {</td></tr>
<tr><th id="2724">2724</th><td>  <b>return</b> <var>5</var>;</td></tr>
<tr><th id="2725">2725</th><td>}</td></tr>
<tr><th id="2726">2726</th><td></td></tr>
<tr><th id="2727">2727</th><td><i>// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="2728">2728</th><td><em>const</em> <em>char</em> *SparcGenRegisterInfo::</td></tr>
<tr><th id="2729">2729</th><td>getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="2730">2730</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> PressureNameTable[] = {</td></tr>
<tr><th id="2731">2731</th><td>    <q>"FCCRegs"</q>,</td></tr>
<tr><th id="2732">2732</th><td>    <q>"PRRegs"</q>,</td></tr>
<tr><th id="2733">2733</th><td>    <q>"FPRegs"</q>,</td></tr>
<tr><th id="2734">2734</th><td>    <q>"IntRegs"</q>,</td></tr>
<tr><th id="2735">2735</th><td>    <q>"DFPRegs"</q>,</td></tr>
<tr><th id="2736">2736</th><td>  };</td></tr>
<tr><th id="2737">2737</th><td>  <b>return</b> PressureNameTable[Idx];</td></tr>
<tr><th id="2738">2738</th><td>}</td></tr>
<tr><th id="2739">2739</th><td></td></tr>
<tr><th id="2740">2740</th><td><i>// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="2741">2741</th><td><i>// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="2742">2742</th><td><em>unsigned</em> SparcGenRegisterInfo::</td></tr>
<tr><th id="2743">2743</th><td>getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="2744">2744</th><td>  <em>static</em> <em>const</em> uint8_t PressureLimitTable[] = {</td></tr>
<tr><th id="2745">2745</th><td>    <var>4</var>,  	<i>// 0: FCCRegs</i></td></tr>
<tr><th id="2746">2746</th><td>    <var>15</var>,  	<i>// 1: PRRegs</i></td></tr>
<tr><th id="2747">2747</th><td>    <var>32</var>,  	<i>// 2: FPRegs</i></td></tr>
<tr><th id="2748">2748</th><td>    <var>32</var>,  	<i>// 3: IntRegs</i></td></tr>
<tr><th id="2749">2749</th><td>    <var>64</var>,  	<i>// 4: DFPRegs</i></td></tr>
<tr><th id="2750">2750</th><td>  };</td></tr>
<tr><th id="2751">2751</th><td>  <b>return</b> PressureLimitTable[Idx];</td></tr>
<tr><th id="2752">2752</th><td>}</td></tr>
<tr><th id="2753">2753</th><td></td></tr>
<tr><th id="2754">2754</th><td><i class="doc">/// Table of pressure sets per register class or unit.</i></td></tr>
<tr><th id="2755">2755</th><td><em>static</em> <em>const</em> <em>int</em> RCSetsTable[] = {</td></tr>
<tr><th id="2756">2756</th><td>  <i>/* 0 */</i> <var>0</var>, -<var>1</var>,</td></tr>
<tr><th id="2757">2757</th><td>  <i>/* 2 */</i> <var>1</var>, -<var>1</var>,</td></tr>
<tr><th id="2758">2758</th><td>  <i>/* 4 */</i> <var>3</var>, -<var>1</var>,</td></tr>
<tr><th id="2759">2759</th><td>  <i>/* 6 */</i> <var>2</var>, <var>4</var>, -<var>1</var>,</td></tr>
<tr><th id="2760">2760</th><td>};</td></tr>
<tr><th id="2761">2761</th><td></td></tr>
<tr><th id="2762">2762</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="2763">2763</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="2764">2764</th><td><em>const</em> <em>int</em> *SparcGenRegisterInfo::</td></tr>
<tr><th id="2765">2765</th><td>getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="2766">2766</th><td>  <em>static</em> <em>const</em> uint8_t RCSetStartTable[] = {</td></tr>
<tr><th id="2767">2767</th><td>    <var>0</var>,<var>1</var>,<var>1</var>,<var>6</var>,<var>4</var>,<var>7</var>,<var>4</var>,<var>1</var>,<var>4</var>,<var>6</var>,<var>2</var>,<var>7</var>,<var>6</var>,};</td></tr>
<tr><th id="2768">2768</th><td>  <b>return</b> &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];</td></tr>
<tr><th id="2769">2769</th><td>}</td></tr>
<tr><th id="2770">2770</th><td></td></tr>
<tr><th id="2771">2771</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="2772">2772</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="2773">2773</th><td><em>const</em> <em>int</em> *SparcGenRegisterInfo::</td></tr>
<tr><th id="2774">2774</th><td>getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="2775">2775</th><td>  assert(RegUnit &lt; <var>171</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="2776">2776</th><td>  <em>static</em> <em>const</em> uint8_t RUSetStartTable[] = {</td></tr>
<tr><th id="2777">2777</th><td>    <var>2</var>,<var>2</var>,<var>2</var>,<var>1</var>,<var>1</var>,<var>2</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>2</var>,<var>2</var>,<var>1</var>,<var>2</var>,<var>2</var>,<var>1</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>1</var>,<var>2</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>7</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,};</td></tr>
<tr><th id="2778">2778</th><td>  <b>return</b> &amp;RCSetsTable[RUSetStartTable[RegUnit]];</td></tr>
<tr><th id="2779">2779</th><td>}</td></tr>
<tr><th id="2780">2780</th><td></td></tr>
<tr><th id="2781">2781</th><td><b>extern</b> <em>const</em> MCRegisterDesc SparcRegDesc[];</td></tr>
<tr><th id="2782">2782</th><td><b>extern</b> <em>const</em> MCPhysReg SparcRegDiffLists[];</td></tr>
<tr><th id="2783">2783</th><td><b>extern</b> <em>const</em> LaneBitmask SparcLaneMaskLists[];</td></tr>
<tr><th id="2784">2784</th><td><b>extern</b> <em>const</em> <em>char</em> SparcRegStrings[];</td></tr>
<tr><th id="2785">2785</th><td><b>extern</b> <em>const</em> <em>char</em> SparcRegClassStrings[];</td></tr>
<tr><th id="2786">2786</th><td><b>extern</b> <em>const</em> MCPhysReg SparcRegUnitRoots[][<var>2</var>];</td></tr>
<tr><th id="2787">2787</th><td><b>extern</b> <em>const</em> uint16_t SparcSubRegIdxLists[];</td></tr>
<tr><th id="2788">2788</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits SparcSubRegIdxRanges[];</td></tr>
<tr><th id="2789">2789</th><td><b>extern</b> <em>const</em> uint16_t SparcRegEncodingTable[];</td></tr>
<tr><th id="2790">2790</th><td><i>// SP Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="2791">2791</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SPDwarfFlavour0Dwarf2L[];</td></tr>
<tr><th id="2792">2792</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SPDwarfFlavour0Dwarf2LSize;</td></tr>
<tr><th id="2793">2793</th><td></td></tr>
<tr><th id="2794">2794</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SPEHFlavour0Dwarf2L[];</td></tr>
<tr><th id="2795">2795</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SPEHFlavour0Dwarf2LSize;</td></tr>
<tr><th id="2796">2796</th><td></td></tr>
<tr><th id="2797">2797</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SPDwarfFlavour0L2Dwarf[];</td></tr>
<tr><th id="2798">2798</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SPDwarfFlavour0L2DwarfSize;</td></tr>
<tr><th id="2799">2799</th><td></td></tr>
<tr><th id="2800">2800</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair SPEHFlavour0L2Dwarf[];</td></tr>
<tr><th id="2801">2801</th><td><b>extern</b> <em>const</em> <em>unsigned</em> SPEHFlavour0L2DwarfSize;</td></tr>
<tr><th id="2802">2802</th><td></td></tr>
<tr><th id="2803">2803</th><td>SparcGenRegisterInfo::</td></tr>
<tr><th id="2804">2804</th><td>SparcGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour, <em>unsigned</em> EHFlavour,</td></tr>
<tr><th id="2805">2805</th><td>      <em>unsigned</em> PC, <em>unsigned</em> HwMode)</td></tr>
<tr><th id="2806">2806</th><td>  : TargetRegisterInfo(SparcRegInfoDesc, RegisterClasses, RegisterClasses+<var>13</var>,</td></tr>
<tr><th id="2807">2807</th><td>             SubRegIndexNameTable, SubRegIndexLaneMaskTable,</td></tr>
<tr><th id="2808">2808</th><td>             LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>), RegClassInfos, HwMode) {</td></tr>
<tr><th id="2809">2809</th><td>  InitMCRegisterInfo(SparcRegDesc, <var>236</var>, RA, PC,</td></tr>
<tr><th id="2810">2810</th><td>                     SparcMCRegisterClasses, <var>13</var>,</td></tr>
<tr><th id="2811">2811</th><td>                     SparcRegUnitRoots,</td></tr>
<tr><th id="2812">2812</th><td>                     <var>171</var>,</td></tr>
<tr><th id="2813">2813</th><td>                     SparcRegDiffLists,</td></tr>
<tr><th id="2814">2814</th><td>                     SparcLaneMaskLists,</td></tr>
<tr><th id="2815">2815</th><td>                     SparcRegStrings,</td></tr>
<tr><th id="2816">2816</th><td>                     SparcRegClassStrings,</td></tr>
<tr><th id="2817">2817</th><td>                     SparcSubRegIdxLists,</td></tr>
<tr><th id="2818">2818</th><td>                     <var>7</var>,</td></tr>
<tr><th id="2819">2819</th><td>                     SparcSubRegIdxRanges,</td></tr>
<tr><th id="2820">2820</th><td>                     SparcRegEncodingTable);</td></tr>
<tr><th id="2821">2821</th><td></td></tr>
<tr><th id="2822">2822</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="2823">2823</th><td>  <b>default</b>:</td></tr>
<tr><th id="2824">2824</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="2825">2825</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2826">2826</th><td>    mapDwarfRegsToLLVMRegs(SPDwarfFlavour0Dwarf2L, SPDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="2827">2827</th><td>    <b>break</b>;</td></tr>
<tr><th id="2828">2828</th><td>  }</td></tr>
<tr><th id="2829">2829</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="2830">2830</th><td>  <b>default</b>:</td></tr>
<tr><th id="2831">2831</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="2832">2832</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2833">2833</th><td>    mapDwarfRegsToLLVMRegs(SPEHFlavour0Dwarf2L, SPEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="2834">2834</th><td>    <b>break</b>;</td></tr>
<tr><th id="2835">2835</th><td>  }</td></tr>
<tr><th id="2836">2836</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="2837">2837</th><td>  <b>default</b>:</td></tr>
<tr><th id="2838">2838</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="2839">2839</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2840">2840</th><td>    mapLLVMRegsToDwarfRegs(SPDwarfFlavour0L2Dwarf, SPDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="2841">2841</th><td>    <b>break</b>;</td></tr>
<tr><th id="2842">2842</th><td>  }</td></tr>
<tr><th id="2843">2843</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="2844">2844</th><td>  <b>default</b>:</td></tr>
<tr><th id="2845">2845</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="2846">2846</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2847">2847</th><td>    mapLLVMRegsToDwarfRegs(SPEHFlavour0L2Dwarf, SPEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="2848">2848</th><td>    <b>break</b>;</td></tr>
<tr><th id="2849">2849</th><td>  }</td></tr>
<tr><th id="2850">2850</th><td>}</td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td><em>static</em> <em>const</em> MCPhysReg CSR_SaveList[] = { <var>0</var> };</td></tr>
<tr><th id="2853">2853</th><td><em>static</em> <em>const</em> uint32_t CSR_RegMask[] = { <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x000ffff0</var>, <var>0x00000000</var>, <var>0x000000ff</var>, };</td></tr>
<tr><th id="2854">2854</th><td><em>static</em> <em>const</em> MCPhysReg RTCSR_SaveList[] = { <var>0</var> };</td></tr>
<tr><th id="2855">2855</th><td><em>static</em> <em>const</em> uint32_t RTCSR_RegMask[] = { <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000c00</var>, <var>0x00000000</var>, <var>0x00000008</var>, };</td></tr>
<tr><th id="2856">2856</th><td></td></tr>
<tr><th id="2857">2857</th><td></td></tr>
<tr><th id="2858">2858</th><td>ArrayRef&lt;<em>const</em> uint32_t *&gt; SparcGenRegisterInfo::getRegMasks() <em>const</em> {</td></tr>
<tr><th id="2859">2859</th><td>  <em>static</em> <em>const</em> uint32_t *<em>const</em> Masks[] = {</td></tr>
<tr><th id="2860">2860</th><td>    CSR_RegMask,</td></tr>
<tr><th id="2861">2861</th><td>    RTCSR_RegMask,</td></tr>
<tr><th id="2862">2862</th><td>  };</td></tr>
<tr><th id="2863">2863</th><td>  <b>return</b> makeArrayRef(Masks);</td></tr>
<tr><th id="2864">2864</th><td>}</td></tr>
<tr><th id="2865">2865</th><td></td></tr>
<tr><th id="2866">2866</th><td>ArrayRef&lt;<em>const</em> <em>char</em> *&gt; SparcGenRegisterInfo::getRegMaskNames() <em>const</em> {</td></tr>
<tr><th id="2867">2867</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> Names[] = {</td></tr>
<tr><th id="2868">2868</th><td>    <q>"CSR"</q>,</td></tr>
<tr><th id="2869">2869</th><td>    <q>"RTCSR"</q>,</td></tr>
<tr><th id="2870">2870</th><td>  };</td></tr>
<tr><th id="2871">2871</th><td>  <b>return</b> makeArrayRef(Names);</td></tr>
<tr><th id="2872">2872</th><td>}</td></tr>
<tr><th id="2873">2873</th><td></td></tr>
<tr><th id="2874">2874</th><td><em>const</em> SparcFrameLowering *</td></tr>
<tr><th id="2875">2875</th><td>SparcGenRegisterInfo::getFrameLowering(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="2876">2876</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> SparcFrameLowering *&gt;(</td></tr>
<tr><th id="2877">2877</th><td>      MF.getSubtarget().getFrameLowering());</td></tr>
<tr><th id="2878">2878</th><td>}</td></tr>
<tr><th id="2879">2879</th><td></td></tr>
<tr><th id="2880">2880</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="2881">2881</th><td></td></tr>
<tr><th id="2882">2882</th><td><u>#<span data-ppcond="1962">endif</span> // GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="2883">2883</th><td></td></tr>
<tr><th id="2884">2884</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp.html'>llvm/llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>