# read design
read_verilog Gen_relojes.v
hierarchy -check -top Gen_relojes

# the high-level stuff
proc; opt; fsm; opt; memory; opt

# mapping to internal cell library
techmap; opt

# mapping flip-flops to mycells.lib
dfflibmap -liberty cmos_cells.lib

# mapping logic to mycells.lib
abc -liberty cmos_cells.lib

# cleanup
clean

# diagram drawing
show -lib cmos_cells.v

# write synthesized design
write_verilog Gen_relojes_synth.v
