
ubuntu-preinstalled/clear_console:     file format elf32-littlearm


Disassembly of section .init:

0000077c <.init>:
 77c:	push	{r3, lr}
 780:	bl	a60 <close@plt+0x1a8>
 784:	pop	{r3, pc}

Disassembly of section .plt:

00000788 <tputs@plt-0x14>:
 788:	push	{lr}		; (str lr, [sp, #-4]!)
 78c:	ldr	lr, [pc, #4]	; 798 <tputs@plt-0x4>
 790:	add	lr, pc, lr
 794:	ldr	pc, [lr, #8]!
 798:	andeq	r1, r1, r8, asr #15

0000079c <tputs@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #1992]!	; 0x7c8

000007a8 <strcmp@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #1984]!	; 0x7c0

000007b4 <__cxa_finalize@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #1976]!	; 0x7b8

000007c0 <__stack_chk_fail@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #1968]!	; 0x7b0

000007cc <perror@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #1960]!	; 0x7a8

000007d8 <fwrite@plt>:
 7d8:			; <UNDEFINED> instruction: 0xe7fd4778
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1948]!	; 0x79c

000007e8 <ioctl@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1940]!	; 0x794

000007f4 <getenv@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1932]!	; 0x78c

00000800 <__libc_start_main@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1924]!	; 0x784

0000080c <__gmon_start__@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1916]!	; 0x77c

00000818 <open@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1908]!	; 0x774

00000824 <getopt_long@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1900]!	; 0x76c

00000830 <exit@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1892]!	; 0x764

0000083c <ttyname@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1884]!	; 0x75c

00000848 <strlen@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1876]!	; 0x754

00000854 <__errno_location@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1868]!	; 0x74c

00000860 <write@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1860]!	; 0x744

0000086c <__fprintf_chk@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1852]!	; 0x73c

00000878 <setupterm@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1844]!	; 0x734

00000884 <strrchr@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1836]!	; 0x72c

00000890 <putc@plt>:
 890:			; <UNDEFINED> instruction: 0xe7fd4778
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1824]!	; 0x720

000008a0 <strncmp@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1816]!	; 0x718

000008ac <abort@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1808]!	; 0x710

000008b8 <close@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #69632	; 0x11000
 8c0:	ldr	pc, [ip, #1800]!	; 0x708

Disassembly of section .text:

000008c4 <.text>:
 8c4:	blmi	11131d8 <close@plt+0x1112920>
 8c8:	push	{r1, r3, r4, r5, r6, sl, lr}
 8cc:			; <UNDEFINED> instruction: 0x460c4ff0
 8d0:	ldrdlt	r5, [r5], r3
 8d4:			; <UNDEFINED> instruction: 0x212f4605
 8d8:	ldmdavs	fp, {r5, fp, sp, lr}
 8dc:			; <UNDEFINED> instruction: 0xf04f9303
 8e0:			; <UNDEFINED> instruction: 0xf7ff0300
 8e4:	mrcmi	15, 1, lr, cr13, cr0, {6}
 8e8:	ldrbtmi	r4, [lr], #-2877	; 0xfffff4c3
 8ec:	ldrshtvs	r5, [r8], -r7
 8f0:	andcc	fp, r1, r0, lsr #7
 8f4:	ldrdlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
 8f8:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
 8fc:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
 900:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
 904:	ldrbtmi	r4, [r8], #1275	; 0x4fb
 908:	ldrbtmi	r6, [sl], #56	; 0x38
 90c:	ldrbmi	r4, [fp], -r2, asr #12
 910:	strtmi	r4, [r8], -r1, lsr #12
 914:	andls	pc, r0, sp, asr #17
 918:	svc	0x0084f7ff
 91c:	andsle	r1, pc, r2, asr #24
 920:	andsle	r2, r6, r8, ror #16
 924:	andsle	r2, r0, r1, ror r8
 928:	mvnle	r2, r6, asr r8
 92c:	tstcs	r1, r0, lsr sl
 930:	ldmdavs	fp!, {r4, r5, fp, lr}
 934:	ldrbtmi	r5, [r8], #-2228	; 0xfffff74c
 938:	andls	r4, r0, pc, lsr #20
 93c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
 940:	svc	0x0094f7ff
 944:			; <UNDEFINED> instruction: 0xf7ff2000
 948:	movwcs	lr, #8052	; 0x1f74
 94c:	andcc	pc, r0, sl, asr #17
 950:			; <UNDEFINED> instruction: 0xf000e7dc
 954:	strdcs	pc, [r0], -r5
 958:	svc	0x006af7ff
 95c:	strb	r6, [r9, r0, lsr #16]
 960:	ldmpl	r3!, {r1, r2, r5, r8, r9, fp, lr}^
 964:	adcmi	r6, fp, #1769472	; 0x1b0000
 968:	andcs	sp, r0, r2, lsl fp
 96c:			; <UNDEFINED> instruction: 0xf982f000
 970:	andsle	r1, r6, r3, asr #24
 974:			; <UNDEFINED> instruction: 0xf9e2f000
 978:	blmi	5d3204 <close@plt+0x5d294c>
 97c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 980:	blls	da9f0 <close@plt+0xda138>
 984:	qaddle	r4, sl, sl
 988:	andlt	r2, r5, r0
 98c:	svchi	0x00f0e8bd
 990:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
 994:	orrslt	r6, fp, fp, lsl r8
 998:			; <UNDEFINED> instruction: 0xf7ff2001
 99c:			; <UNDEFINED> instruction: 0xf7ffef4a
 9a0:	blmi	67c5e8 <close@plt+0x67bd30>
 9a4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
 9a8:	mvnsle	r2, r0, lsl #22
 9ac:	tstcs	r1, r7, lsl r8
 9b0:	ldmdavs	fp!, {r0, r1, r2, r4, r9, fp, lr}
 9b4:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
 9b8:			; <UNDEFINED> instruction: 0xf7ff6800
 9bc:	ubfx	lr, r8, #30, #12
 9c0:	tstcs	r1, r2, lsl r8
 9c4:	ldmdavs	fp!, {r0, r1, r4, r9, fp, lr}
 9c8:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
 9cc:			; <UNDEFINED> instruction: 0xf7ff6800
 9d0:	strb	lr, [r1, lr, asr #30]!
 9d4:	muleq	r1, r4, r6
 9d8:	andeq	r0, r0, ip, ror r0
 9dc:	andeq	r1, r1, r2, ror r6
 9e0:	andeq	r0, r0, r8, ror r0
 9e4:	andeq	r1, r1, r0, lsl r5
 9e8:	andeq	r0, r0, r6, ror #14
 9ec:	strdeq	r1, [r1], -lr
 9f0:	muleq	r0, r0, r0
 9f4:	andeq	r0, r0, sl, asr #14
 9f8:	andeq	r0, r0, r4, lsr r7
 9fc:	andeq	r0, r0, r0, lsl #1
 a00:	andeq	r1, r1, r0, ror #11
 a04:	andeq	r1, r1, r6, ror r6
 a08:	andeq	r1, r1, r4, ror #12
 a0c:	andeq	r0, r0, r4, lsl #1
 a10:	strdeq	r0, [r0], -r6
 a14:			; <UNDEFINED> instruction: 0x000006ba
 a18:	bleq	3cb5c <close@plt+0x3c2a4>
 a1c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 a20:	strbtmi	fp, [sl], -r2, lsl #24
 a24:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 a28:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 a2c:	ldrmi	sl, [sl], #776	; 0x308
 a30:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 a34:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 a38:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 a3c:			; <UNDEFINED> instruction: 0xf85a4b06
 a40:	stmdami	r6, {r0, r1, ip, sp}
 a44:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a48:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
 a4c:	svc	0x002ef7ff
 a50:	andeq	r1, r1, r0, lsl r5
 a54:	andeq	r0, r0, ip, rrx
 a58:	andeq	r0, r0, ip, lsl #1
 a5c:	muleq	r0, r8, r0
 a60:	ldr	r3, [pc, #20]	; a7c <close@plt+0x1c4>
 a64:	ldr	r2, [pc, #20]	; a80 <close@plt+0x1c8>
 a68:	add	r3, pc, r3
 a6c:	ldr	r2, [r3, r2]
 a70:	cmp	r2, #0
 a74:	bxeq	lr
 a78:	b	80c <__gmon_start__@plt>
 a7c:	strdeq	r1, [r1], -r0
 a80:	andeq	r0, r0, r8, lsl #1
 a84:	blmi	1d2aa4 <close@plt+0x1d21ec>
 a88:	bmi	1d1c70 <close@plt+0x1d13b8>
 a8c:	addmi	r4, r3, #2063597568	; 0x7b000000
 a90:	andle	r4, r3, sl, ror r4
 a94:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a98:	ldrmi	fp, [r8, -r3, lsl #2]
 a9c:	svclt	0x00004770
 aa0:	andeq	r1, r1, ip, ror r5
 aa4:	andeq	r1, r1, r8, ror r5
 aa8:	andeq	r1, r1, ip, asr #9
 aac:	andeq	r0, r0, r4, ror r0
 ab0:	stmdbmi	r9, {r3, fp, lr}
 ab4:	bmi	251c9c <close@plt+0x2513e4>
 ab8:	bne	251ca4 <close@plt+0x2513ec>
 abc:	svceq	0x00cb447a
 ac0:			; <UNDEFINED> instruction: 0x01a1eb03
 ac4:	andle	r1, r3, r9, asr #32
 ac8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 acc:	ldrmi	fp, [r8, -r3, lsl #2]
 ad0:	svclt	0x00004770
 ad4:	andeq	r1, r1, r0, asr r5
 ad8:	andeq	r1, r1, ip, asr #10
 adc:	andeq	r1, r1, r0, lsr #9
 ae0:	muleq	r0, ip, r0
 ae4:	blmi	2adf0c <close@plt+0x2ad654>
 ae8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 aec:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 af0:	blmi	26f0a4 <close@plt+0x26e7ec>
 af4:	ldrdlt	r5, [r3, -r3]!
 af8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 afc:			; <UNDEFINED> instruction: 0xf7ff6818
 b00:			; <UNDEFINED> instruction: 0xf7ffee5a
 b04:	blmi	1c0a08 <close@plt+0x1c0150>
 b08:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 b0c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 b10:	andeq	r1, r1, sl, lsl r5
 b14:	andeq	r1, r1, r0, ror r4
 b18:	andeq	r0, r0, r0, ror r0
 b1c:	andeq	r1, r1, r6, lsl #10
 b20:	strdeq	r1, [r1], -sl
 b24:	svclt	0x0000e7c4
 b28:	bmi	11373c <close@plt+0x112e84>
 b2c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
 b30:			; <UNDEFINED> instruction: 0xf7ff6819
 b34:	svclt	0x0000bead
 b38:	andeq	r1, r1, r0, lsr r4
 b3c:	muleq	r0, r0, r0
 b40:	tstcs	r1, r5, lsl fp
 b44:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
 b48:	ldmdami	r5, {r2, r4, sl, fp, lr}
 b4c:	ldmdbpl	sp, {r0, r2, r4, r9, fp, lr}
 b50:	ldrbtmi	r5, [sl], #-2076	; 0xfffff7e4
 b54:	stmdavs	r0!, {r0, r1, r3, r5, fp, sp, lr}
 b58:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 b5c:	stmdavs	r3!, {r1, r4, fp, lr}
 b60:	tstcs	r1, r3, lsl r2
 b64:			; <UNDEFINED> instruction: 0xf7ff4478
 b68:	ldmdami	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
 b6c:	eorcs	r6, fp, #2293760	; 0x230000
 b70:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
 b74:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
 b78:	stmdavs	r3!, {r0, r2, r3, fp, lr}
 b7c:	tstcs	r1, r0, lsr r2
 b80:			; <UNDEFINED> instruction: 0xf7ff4478
 b84:	stmdami	fp, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
 b88:	eorscs	r6, r5, #2293760	; 0x230000
 b8c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
 b90:	tstcs	r1, r8, ror r4
 b94:	mcrlt	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 b98:	andeq	r1, r1, r6, lsl r4
 b9c:	andeq	r0, r0, r8, ror r0
 ba0:	andeq	r0, r0, r4, lsl #1
 ba4:	andeq	r0, r0, sl, asr #7
 ba8:	andeq	r0, r0, ip, asr #7
 bac:	ldrdeq	r0, [r0], -r2
 bb0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 bb4:	andeq	r0, r0, r4, lsl r4
 bb8:	addlt	fp, r2, r0, lsl r5
 bbc:			; <UNDEFINED> instruction: 0xf10d4c13
 bc0:	blmi	4c13d4 <close@plt+0x4c0b1c>
 bc4:	teqcc	r3, r4, asr #12	; <UNPREDICTABLE>
 bc8:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
 bcc:	ldmdavs	fp, {sl, sp}
 bd0:			; <UNDEFINED> instruction: 0xf04f9301
 bd4:			; <UNDEFINED> instruction: 0xf88d0300
 bd8:			; <UNDEFINED> instruction: 0xf7ff4003
 bdc:	stmiblt	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
 be0:	muleq	r3, sp, r8
 be4:	stmdacs	r2, {r0, fp, ip, sp}
 be8:	andcs	fp, r0, ip, lsl #31
 bec:	bmi	248bf8 <close@plt+0x248340>
 bf0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
 bf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 bf8:	subsmi	r9, sl, r1, lsl #22
 bfc:	andlt	sp, r2, r3, lsl #2
 c00:			; <UNDEFINED> instruction: 0x4620bd10
 c04:			; <UNDEFINED> instruction: 0xf7ffe7f3
 c08:	svclt	0x0000eddc
 c0c:	muleq	r1, r4, r3
 c10:	andeq	r0, r0, ip, ror r0
 c14:	andeq	r1, r1, sl, ror #6
 c18:	tstcs	r2, r0, ror r5
 c1c:			; <UNDEFINED> instruction: 0xf7ff4605
 c20:	mcrne	13, 0, lr, cr4, cr12, {7}
 c24:	strtmi	sp, [r0], -r5, lsl #22
 c28:			; <UNDEFINED> instruction: 0xffc6f7ff
 c2c:			; <UNDEFINED> instruction: 0x4620b1d8
 c30:			; <UNDEFINED> instruction: 0xf7ffbd70
 c34:	stmdavs	r3, {r4, r9, sl, fp, sp, lr, pc}
 c38:	blcs	352458 <close@plt+0x351ba0>
 c3c:			; <UNDEFINED> instruction: 0xf04fd003
 c40:			; <UNDEFINED> instruction: 0x462034ff
 c44:	tstcs	r0, r0, ror sp
 c48:			; <UNDEFINED> instruction: 0xf7ff4628
 c4c:	cdpne	13, 0, cr14, cr4, cr6, {7}
 c50:	ldmdavs	r3!, {r0, r3, r5, r6, r7, r9, fp, ip, lr, pc}
 c54:	mvnsle	r2, sp, lsl #22
 c58:	tstcs	r1, r8, lsr #12
 c5c:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
 c60:	ble	ff808478 <close@plt+0xff807bc0>
 c64:	strtmi	lr, [r0], -fp, ror #15
 c68:	ldrbtcc	pc, [pc], #79	; c70 <close@plt+0x3b8>	; <UNPREDICTABLE>
 c6c:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 c70:	svclt	0x0000e7dd
 c74:	strb	fp, [pc, r0, lsl #2]
 c78:			; <UNDEFINED> instruction: 0x4604b538
 c7c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
 c80:			; <UNDEFINED> instruction: 0xffcaf7ff
 c84:	blle	484a0 <close@plt+0x47be8>
 c88:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
 c8c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
 c90:			; <UNDEFINED> instruction: 0xffc2f7ff
 c94:	ble	ffdc84b0 <close@plt+0xffdc7bf8>
 c98:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
 c9c:			; <UNDEFINED> instruction: 0xffbcf7ff
 ca0:	ble	ffc484bc <close@plt+0xffc47c04>
 ca4:	strtmi	r4, [r8], -r5, lsr #12
 ca8:			; <UNDEFINED> instruction: 0xff86f7ff
 cac:	mvnle	r2, r0, lsl #16
 cb0:	cfstr32cs	mvfx3, [r3, #-4]
 cb4:			; <UNDEFINED> instruction: 0xf04fd1f7
 cb8:			; <UNDEFINED> instruction: 0xe7e535ff
 cbc:	andeq	r0, r0, lr, asr r3
 cc0:	andeq	r0, r0, sl, asr r3
 cc4:	andeq	r0, r0, sl, asr r3
 cc8:			; <UNDEFINED> instruction: 0xf7ffb538
 ccc:			; <UNDEFINED> instruction: 0x4604edb8
 cd0:			; <UNDEFINED> instruction: 0xf7ffb1f0
 cd4:	stmdacs	r8, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
 cd8:	andle	sp, r9, r3, lsl #16
 cdc:	strtmi	r2, [r8], -r0, lsl #10
 ce0:	ldmdbmi	r2, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
 ce4:	strtmi	r2, [r0], -r9, lsl #4
 ce8:			; <UNDEFINED> instruction: 0xf7ff4479
 cec:	ldrdlt	lr, [r8, #218]	; 0xda
 cf0:	andcs	r4, r8, #245760	; 0x3c000
 cf4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
 cf8:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
 cfc:	mvnle	r2, r0, lsl #16
 d00:	vstmdbcc	r1!, {s15-s51}
 d04:	svclt	0x008c2d19
 d08:	strcs	r2, [r1, #-1280]	; 0xfffffb00
 d0c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
 d10:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 d14:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
 d18:	stmdami	r7, {r5, r6, r7, r8, ip, lr, pc}
 d1c:			; <UNDEFINED> instruction: 0xf7ff4478
 d20:			; <UNDEFINED> instruction: 0xe7dced56
 d24:	strtmi	r2, [r8], -r1, lsl #10
 d28:	svclt	0x0000bd38
 d2c:	andeq	r0, r0, r4, lsr #6
 d30:	andeq	r0, r0, r6, ror #5
 d34:	strdeq	r1, [r1], -r6
 d38:	andeq	r0, r0, r8, ror #5
 d3c:	andcs	fp, r4, #48, 10	; 0xc000000
 d40:	addlt	r4, r7, r0, asr sp
 d44:			; <UNDEFINED> instruction: 0x46044b50
 d48:	ldmdbmi	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
 d4c:	stmiapl	fp!, {r0, sp}^
 d50:	cfstrdmi	mvd4, [pc, #-484]	; b74 <close@plt+0x2bc>
 d54:	movwls	r6, #22555	; 0x581b
 d58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 d5c:	stc	7, cr15, [r0, #1020]	; 0x3fc
 d60:	mrscs	r2, R9_usr
 d64:	ldrbtmi	r4, [sp], #-1552	; 0xfffff9f0
 d68:	stc	7, cr15, [r6, #1020]	; 0x3fc
 d6c:	bmi	1293a98 <close@plt+0x12931e0>
 d70:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
 d74:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
 d78:			; <UNDEFINED> instruction: 0xf9b11303
 d7c:	ldmdbvs	r8, {r2, ip}^
 d80:	svclt	0x00b82901
 d84:			; <UNDEFINED> instruction: 0xf7ff2101
 d88:	andcc	lr, r1, sl, lsl #26
 d8c:	andcs	sp, r0, r9, asr #32
 d90:			; <UNDEFINED> instruction: 0xff9af7ff
 d94:	bmi	106d2dc <close@plt+0x106ca24>
 d98:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
 d9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 da0:	subsmi	r9, sl, r5, lsl #22
 da4:	andcs	sp, r0, r0, asr #2
 da8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
 dac:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
 db0:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
 db4:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
 db8:	ldcl	7, cr15, [r6], #1020	; 0x3fc
 dbc:	rscle	r2, sl, r0, lsl #16
 dc0:	vpmax.s8	d26, d5, d3
 dc4:	strtmi	r6, [r0], -r3, lsl #2
 dc8:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
 dcc:	blle	dcadd4 <close@plt+0xdca51c>
 dd0:			; <UNDEFINED> instruction: 0x500cf8bd
 dd4:	tstvs	r6, r5, asr #4	; <UNPREDICTABLE>
 dd8:	stccs	6, cr4, [r6, #-128]	; 0xffffff80
 ddc:	andcs	fp, r5, #12, 30	; 0x30
 de0:	andls	r2, r1, #1610612736	; 0x60000000
 de4:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
 de8:	stmdacs	r0, {r0, r9, fp, ip, pc}
 dec:	vand	d29, d5, d25
 df0:	strtmi	r6, [r0], -r7, lsl #2
 df4:	ldcl	7, cr15, [r8], #1020	; 0x3fc
 df8:	strtmi	fp, [sl], -r0, asr #19
 dfc:	tstvs	r6, r5, asr #4	; <UNPREDICTABLE>
 e00:			; <UNDEFINED> instruction: 0xf7ff4620
 e04:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
 e08:			; <UNDEFINED> instruction: 0x462ad135
 e0c:	vmax.s8	d20, d5, d16
 e10:			; <UNDEFINED> instruction: 0xf7ff6107
 e14:	stmdacs	r0, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
 e18:	blmi	8f5114 <close@plt+0x8f485c>
 e1c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
 e20:	andcs	fp, r1, fp, asr #2
 e24:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
 e28:	stcl	7, cr15, [sl], {255}	; 0xff
 e2c:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
 e30:	blcs	1aea4 <close@plt+0x1a5ec>
 e34:	ldmdami	lr, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 e38:			; <UNDEFINED> instruction: 0xf7ff4478
 e3c:	ldrb	lr, [r0, r8, asr #25]!
 e40:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
 e44:	blcs	1aeb8 <close@plt+0x1a600>
 e48:	ldmdami	fp, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
 e4c:	blmi	6c9258 <close@plt+0x6c89a0>
 e50:	stmdapl	ip!, {r0, r1, r3, r4, r9, fp, lr}
 e54:	ldrbtmi	r5, [sl], #-2280	; 0xfffff718
 e58:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
 e5c:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
 e60:	blmi	63ade4 <close@plt+0x63a52c>
 e64:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
 e68:	bicsle	r2, sl, r0, lsl #22
 e6c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
 e70:	stc	7, cr15, [ip], #1020	; 0x3fc
 e74:	blmi	57add0 <close@plt+0x57a518>
 e78:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
 e7c:	bicsle	r2, r0, r0, lsl #22
 e80:	svclt	0x0000e7f4
 e84:	andeq	r1, r1, r4, lsl r2
 e88:	andeq	r0, r0, ip, ror r0
 e8c:	andeq	r0, r0, r8, asr #5
 e90:	strdeq	r1, [r1], -r6
 e94:	muleq	r0, r4, r0
 e98:			; <UNDEFINED> instruction: 0xfffffdb3
 e9c:	andeq	r1, r1, r2, asr #3
 ea0:	andeq	r0, r0, r2, ror r2
 ea4:	andeq	r0, r0, r2, ror r2
 ea8:	andeq	r1, r1, ip, ror #3
 eac:	ldrdeq	r1, [r1], -sl
 eb0:	andeq	r0, r0, r4, lsr #4
 eb4:	andeq	r1, r1, r6, asr #3
 eb8:	andeq	r0, r0, r8, ror r0
 ebc:	andeq	r0, r0, r4, lsl #1
 ec0:	ldrdeq	r0, [r0], -sl
 ec4:	andeq	r1, r1, r4, lsr #3
 ec8:	ldrdeq	r0, [r0], -sl
 ecc:	muleq	r1, r0, r1
 ed0:	mvnsmi	lr, #737280	; 0xb4000
 ed4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 ed8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 edc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 ee0:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
 ee4:	blne	1d920e0 <close@plt+0x1d91828>
 ee8:	strhle	r1, [sl], -r6
 eec:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 ef0:	svccc	0x0004f855
 ef4:	strbmi	r3, [sl], -r1, lsl #8
 ef8:	ldrtmi	r4, [r8], -r1, asr #12
 efc:	adcmi	r4, r6, #152, 14	; 0x2600000
 f00:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 f04:	svclt	0x000083f8
 f08:	andeq	r0, r1, r2, lsr pc
 f0c:	andeq	r0, r1, r8, lsr #30
 f10:	svclt	0x00004770

Disassembly of section .fini:

00000f14 <.fini>:
 f14:	push	{r3, lr}
 f18:	pop	{r3, pc}
