// Seed: 1575206056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri  id_4 = 1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  generate
    assign id_2 = id_2;
    assign id_5 = id_5;
  endgenerate
endmodule
module module_2 (
    input tri0 id_0,
    input wand id_1,
    output wand id_2,
    inout logic id_3,
    output tri id_4,
    input wire id_5,
    output tri0 id_6,
    inout tri1 id_7,
    input supply1 id_8
    , id_10
);
  wire id_11;
  wire id_12;
  xor (id_4, id_7, id_1, id_11, id_5, id_0, id_10, id_8, id_12, id_3);
  module_0(
      id_10, id_10, id_12, id_11
  );
  initial begin
    id_3 <= 1'd0;
  end
endmodule
