=====
SETUP
30.589
13.304
43.893
uvga/ucharROM/prom_inst_0
2.627
6.087
uvga/n866_s19
6.890
7.989
uvga/n866_s17
7.989
8.138
uvga/n866_s13
8.138
8.301
uvga/n871_s22
9.594
10.416
uvga/n871_s20
10.752
11.851
uvga/pixel_s0
13.304
=====
SETUP
30.794
13.457
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.908
5.458
uvga/currentScrolledRow_1_s
5.458
6.021
uvga/n664_s2
6.517
7.143
uvga/n664_s0
7.143
7.292
uvga/ucharBuffer/sp_inst_1
13.457
=====
SETUP
30.898
13.352
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.908
5.609
uvga/n665_s2
6.397
7.219
uvga/n665_s0
7.219
7.368
uvga/ucharBuffer/sp_inst_1
13.352
=====
SETUP
31.048
13.202
44.250
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/scrollRow_4_s11
6.676
7.498
uvga/scrollRow_4_s9
8.325
9.357
uvga/scrollRow_4_s7
10.645
11.671
uvga/scrollRow_0_s3
13.202
=====
SETUP
31.048
13.202
44.250
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/scrollRow_4_s11
6.676
7.498
uvga/scrollRow_4_s9
8.325
9.357
uvga/scrollRow_4_s7
10.645
11.671
uvga/scrollRow_1_s1
13.202
=====
SETUP
31.048
13.202
44.250
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/scrollRow_4_s11
6.676
7.498
uvga/scrollRow_4_s9
8.325
9.357
uvga/scrollRow_4_s7
10.645
11.671
uvga/scrollRow_2_s1
13.202
=====
SETUP
31.048
13.202
44.250
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/scrollRow_4_s11
6.676
7.498
uvga/scrollRow_4_s9
8.325
9.357
uvga/scrollRow_4_s7
10.645
11.671
uvga/scrollRow_3_s1
13.202
=====
SETUP
31.048
13.202
44.250
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/scrollRow_4_s11
6.676
7.498
uvga/scrollRow_4_s9
8.325
9.357
uvga/scrollRow_4_s7
10.645
11.671
uvga/scrollRow_4_s1
13.202
=====
SETUP
31.130
13.120
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.908
5.458
uvga/currentScrolledRow_1_s
5.458
6.021
uvga/n664_s2
6.517
7.143
uvga/n664_s0
7.143
7.292
uvga/ucharBuffer/sp_inst_0
13.120
=====
SETUP
31.157
12.737
43.893
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/nextRowDMARdCol_2_s10
9.804
10.626
uvga/nextRowDMARdCol_2_s6
11.915
12.737
uvga/rowDMARdCol_2_s1
12.737
=====
SETUP
31.199
13.051
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.908
5.609
uvga/n665_s2
6.397
7.219
uvga/n665_s0
7.219
7.368
uvga/ucharBuffer/sp_inst_0
13.051
=====
SETUP
31.256
12.994
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/rowDMAState_0_s6
8.846
9.472
uvga/rowDMAState_0_s5
10.447
11.473
uvga/rowDMAState_0_s1
12.994
=====
SETUP
31.284
12.966
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/n43_s4
6.664
7.290
uvga/n43_s2
8.105
8.731
uvga/n43_s0
10.026
10.652
uvga/ucharbufinit/n27_s1
11.461
12.263
uvga/ucharbufinit/initState_s0
12.966
=====
SETUP
31.352
12.898
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/rowDMAState_0_s6
8.846
9.472
uvga/rowDMARdCol_6_s3
10.936
11.738
uvga/rowDMARdCol_6_s1
12.898
=====
SETUP
31.470
12.424
43.893
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/n460_s9
6.201
6.827
uvga/n456_s13
8.160
8.982
uvga/n458_s7
9.803
10.835
uvga/n458_s6
11.325
12.424
uvga/currentCursorRow_2_s1
12.424
=====
SETUP
31.487
12.763
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/rowDMAState_0_s6
8.846
9.472
uvga/rowDMAState_0_s11
10.936
11.561
uvga/rowDMAState_1_s1
12.763
=====
SETUP
31.623
12.270
43.893
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/n460_s9
6.201
6.827
uvga/n456_s13
8.160
8.982
uvga/n457_s10
9.791
10.823
uvga/n457_s6
11.644
12.270
uvga/currentCursorRow_3_s1
12.270
=====
SETUP
31.716
12.534
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/rowDMAState_0_s6
8.846
9.472
uvga/rowDMARdCol_6_s3
10.936
11.738
uvga/rowDMARdCol_2_s1
12.534
=====
SETUP
31.720
12.530
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/rowDMAState_0_s6
8.846
9.472
uvga/rowDMARdCol_6_s3
10.936
11.738
uvga/rowDMARdCol_4_s1
12.530
=====
SETUP
31.772
12.122
43.893
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/nextRowDMARdCol_6_s10
9.489
10.521
uvga/nextRowDMARdCol_6_s8
11.496
12.122
uvga/rowDMARdCol_6_s1
12.122
=====
SETUP
31.795
12.455
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/rowDMAState_0_s6
8.846
9.472
uvga/rowDMARdCol_6_s3
10.936
11.738
uvga/rowDMARdCol_0_s1
12.455
=====
SETUP
31.795
12.455
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/rowDMAState_0_s6
8.846
9.472
uvga/rowDMARdCol_6_s3
10.936
11.738
uvga/rowDMARdCol_1_s1
12.455
=====
SETUP
31.803
12.448
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/rowDMAState_0_s6
8.846
9.472
uvga/rowDMARdCol_6_s3
10.936
11.738
uvga/rowDMARdCol_3_s1
12.448
=====
SETUP
31.803
12.448
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/inputCmdCursorToggle_s2
7.170
7.992
uvga/rowDMAState_0_s6
8.846
9.472
uvga/rowDMARdCol_6_s3
10.936
11.738
uvga/rowDMARdCol_5_s1
12.448
=====
SETUP
31.807
12.087
43.893
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n450_s7
5.026
5.652
uvga/n43_s4
6.664
7.290
uvga/n43_s2
8.105
8.731
uvga/n43_s0
10.026
10.652
uvga/ucharbufinit/enable_r0_s0
12.087
=====
HOLD
0.550
3.132
2.582
ukbd/ps2kbd/kbdcode_7_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_1_s
3.132
=====
HOLD
0.550
3.132
2.582
ukbd/ps2kbd/kbdcode_6_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_1_s
3.132
=====
HOLD
0.560
3.142
2.582
ukbd/kbdfifo/fifo_wptr_1_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_1_s
3.142
=====
HOLD
0.583
3.166
2.582
ukbd/ps2kbd/kbdcode_3_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_0_s
3.166
=====
HOLD
0.583
3.166
2.582
ukbd/ps2kbd/kbdcode_0_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_0_s
3.166
=====
HOLD
0.708
3.275
2.567
uvga/uhvsync/counterX_0_s0
2.567
2.901
uvga/uhvsync/n25_s2
2.903
3.275
uvga/uhvsync/counterX_0_s0
3.275
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/heartbeatCounter_0_s1
2.567
2.901
uvga/uheartbeat/n15_s3
2.903
3.275
uvga/uheartbeat/heartbeatCounter_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uvga/cursorInvisible_s1
2.567
2.901
uvga/n160_s2
2.903
3.275
uvga/cursorInvisible_s1
3.275
=====
HOLD
0.708
3.275
2.567
uvga/charWidthCounter_1_s0
2.567
2.901
uvga/nextCharWidthCounter_1_s0
2.903
3.275
uvga/charWidthCounter_1_s0
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_2_s1
2.567
2.901
uuart0/n228_s2
2.903
3.275
uuart0/rxClockDividerReg_2_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_15_s1
2.567
2.901
uuart0/n215_s2
2.903
3.275
uuart0/rxClockDividerReg_15_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_17_s1
2.567
2.901
uuart0/n213_s2
2.903
3.275
uuart0/rxClockDividerReg_17_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_3_s1
2.567
2.901
uuart0/n451_s1
2.903
3.275
uuart0/txClockDividerReg_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_5_s1
2.567
2.901
uuart0/n449_s2
2.903
3.275
uuart0/txClockDividerReg_5_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_10_s1
2.567
2.901
uuart0/n444_s2
2.903
3.275
uuart0/txClockDividerReg_10_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_17_s1
2.567
2.901
uuart0/n437_s1
2.903
3.275
uuart0/txClockDividerReg_17_s1
3.275
=====
HOLD
0.708
3.275
2.567
uarb/dfifo1/cnt_3_s1
2.567
2.901
uarb/dfifo1/n35_s3
2.903
3.275
uarb/dfifo1/cnt_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
uarb/dfifo0/cnt_3_s1
2.567
2.901
uarb/dfifo0/cnt_c_3_s13
2.903
3.275
uarb/dfifo0/cnt_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/ps2kbd/data_count_2_s1
2.567
2.901
ukbd/ps2kbd/n50_s3
2.903
3.275
ukbd/ps2kbd/data_count_2_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/kbdfifo/fifo_wptr_1_s0
2.567
2.901
ukbd/kbdfifo/fifo_wptr_c_1_s1
2.903
3.275
ukbd/kbdfifo/fifo_wptr_1_s0
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/kbdfifo/fifo_wptr_2_s0
2.567
2.901
ukbd/kbdfifo/fifo_wptr_c_2_s0
2.903
3.275
ukbd/kbdfifo/fifo_wptr_2_s0
3.275
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initData_0_s1
2.567
2.901
uvga/ucharbufinit/n82_s3
2.904
3.276
uvga/ucharbufinit/initData_0_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorRow_1_s1
2.567
2.901
uvga/ucharbufinit/n93_s1
2.904
3.276
uvga/ucharbufinit/initCursorRow_1_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/charHeightCounter_3_s0
2.567
2.901
uvga/nextCharHeightCounter_3_s0
2.904
3.276
uvga/charHeightCounter_3_s0
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_8_s1
2.567
2.901
uuart0/n446_s2
2.904
3.276
uuart0/txClockDividerReg_8_s1
3.276
