<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged_filtered.info - common/inc/cpack_common.h</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">common/inc</a> - cpack_common.h<span style="font-size: 80%;"> (source / <a href="cpack_common.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged_filtered.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">144</td>
            <td class="headerCovTableEntry">158</td>
            <td class="headerCovTableEntryHi">91.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-11-18 17:53:50</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC</a>
<a name="2"><span class="lineNum">       2 </span>                :            : //</a>
<a name="3"><span class="lineNum">       3 </span>                :            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="4"><span class="lineNum">       4 </span>                :            : </a>
<a name="5"><span class="lineNum">       5 </span>                :            : #pragma once</a>
<a name="6"><span class="lineNum">       6 </span>                :            : </a>
<a name="7"><span class="lineNum">       7 </span>                :            : #include &lt;array&gt;</a>
<a name="8"><span class="lineNum">       8 </span>                :            : #include &lt;cstdint&gt;</a>
<a name="9"><span class="lineNum">       9 </span>                :            : #include &lt;type_traits&gt;</a>
<a name="10"><span class="lineNum">      10 </span>                :            : </a>
<a name="11"><span class="lineNum">      11 </span>                :            : #include &quot;ckernel.h&quot;</a>
<a name="12"><span class="lineNum">      12 </span>                :            : #include &quot;ckernel_defs.h&quot;</a>
<a name="13"><span class="lineNum">      13 </span>                :            : #include &quot;ckernel_globals.h&quot;</a>
<a name="14"><span class="lineNum">      14 </span>                :            : #include &quot;llk_defs.h&quot;</a>
<a name="15"><span class="lineNum">      15 </span>                :            : </a>
<a name="16"><span class="lineNum">      16 </span>                :            : namespace ckernel::packer</a>
<a name="17"><span class="lineNum">      17 </span>                :            : {</a>
<a name="18"><span class="lineNum">      18 </span>                :            : using DataFormatType = std::underlying_type_t&lt;DataFormat&gt;;</a>
<a name="19"><span class="lineNum">      19 </span>                :            : </a>
<a name="20"><span class="lineNum">      20 </span>                :            : constexpr uint32_t PACK_CNT    = 4;</a>
<a name="21"><span class="lineNum">      21 </span>                :            : constexpr uint32_t NUM_PACKERS = 4; // Number of packers</a>
<a name="22"><span class="lineNum">      22 </span>                :            : </a>
<a name="23"><span class="lineNum">      23 </span>                :<span class="lineCov">         20 : constexpr uint PACK_SEL(const uint pack_count)</span></a>
<a name="24"><span class="lineNum">      24 </span>                :            : {</a>
<a name="25"><span class="lineNum">      25 </span>                :<span class="lineCov">         20 :     return (pack_count == 1) ? 0x1 : (pack_count == 2) ? 0x3 : (pack_count == 4) ? 0xF : 0x0;</span></a>
<a name="26"><span class="lineNum">      26 </span>                :            : }</a>
<a name="27"><span class="lineNum">      27 </span>                :            : </a>
<a name="28"><span class="lineNum">      28 </span>                :            : constexpr uint replay_buf_offset = 16; // split replay buffer usage between fpu/sfpu</a>
<a name="29"><span class="lineNum">      29 </span>                :            :                                        // fist 16 for sfpu, next 16 for fpu</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Pack config</a>
<a name="32"><span class="lineNum">      32 </span>                :            : typedef struct</a>
<a name="33"><span class="lineNum">      33 </span>                :            : {</a>
<a name="34"><span class="lineNum">      34 </span>                :            :     // word 0</a>
<a name="35"><span class="lineNum">      35 </span>                :            :     uint32_t row_ptr_section_size : 16;</a>
<a name="36"><span class="lineNum">      36 </span>                :            :     uint32_t exp_section_size     : 16;</a>
<a name="37"><span class="lineNum">      37 </span>                :            :     // word 1</a>
<a name="38"><span class="lineNum">      38 </span>                :            :     uint32_t l1_dest_addr : 32;</a>
<a name="39"><span class="lineNum">      39 </span>                :            :     // word 2</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     uint32_t uncompress              : 1;</a>
<a name="41"><span class="lineNum">      41 </span>                :            :     uint32_t add_l1_dest_addr_offset : 1;</a>
<a name="42"><span class="lineNum">      42 </span>                :            :     uint32_t reserved_0              : 2;</a>
<a name="43"><span class="lineNum">      43 </span>                :            :     uint32_t out_data_format         : 4;</a>
<a name="44"><span class="lineNum">      44 </span>                :            :     uint32_t in_data_format          : 4;</a>
<a name="45"><span class="lineNum">      45 </span>                :            :     uint32_t reserved_1              : 4;</a>
<a name="46"><span class="lineNum">      46 </span>                :            :     uint32_t src_if_sel              : 1;</a>
<a name="47"><span class="lineNum">      47 </span>                :            :     uint32_t pack_per_xy_plane       : 7;</a>
<a name="48"><span class="lineNum">      48 </span>                :            :     uint32_t l1_src_addr             : 8;</a>
<a name="49"><span class="lineNum">      49 </span>                :            :     // word 3</a>
<a name="50"><span class="lineNum">      50 </span>                :            :     uint32_t downsample_mask                    : 16;</a>
<a name="51"><span class="lineNum">      51 </span>                :            :     uint32_t downsample_shift_count             : 3;</a>
<a name="52"><span class="lineNum">      52 </span>                :            :     uint32_t read_mode                          : 1;</a>
<a name="53"><span class="lineNum">      53 </span>                :            :     uint32_t exp_threshold_en                   : 1;</a>
<a name="54"><span class="lineNum">      54 </span>                :            :     uint32_t pack_l1_acc_disable_pack_zero_flag : 2;</a>
<a name="55"><span class="lineNum">      55 </span>                :            :     uint32_t reserved_2                         : 1;</a>
<a name="56"><span class="lineNum">      56 </span>                :            :     uint32_t exp_threshold                      : 8;</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : } pack_config_t;</a>
<a name="59"><span class="lineNum">      59 </span>                :            : </a>
<a name="60"><span class="lineNum">      60 </span>                :            : static_assert(sizeof(pack_config_t) == (sizeof(uint32_t) * 4));</a>
<a name="61"><span class="lineNum">      61 </span>                :            : </a>
<a name="62"><span class="lineNum">      62 </span>                :            : typedef union</a>
<a name="63"><span class="lineNum">      63 </span>                :            : {</a>
<a name="64"><span class="lineNum">      64 </span>                :            :     uint32_t val[4];</a>
<a name="65"><span class="lineNum">      65 </span>                :            :     pack_config_t f;</a>
<a name="66"><span class="lineNum">      66 </span>                :            : } pack_config_u;</a>
<a name="67"><span class="lineNum">      67 </span>                :            : </a>
<a name="68"><span class="lineNum">      68 </span>                :            : // Relu Config</a>
<a name="69"><span class="lineNum">      69 </span>                :            : typedef struct</a>
<a name="70"><span class="lineNum">      70 </span>                :            : {</a>
<a name="71"><span class="lineNum">      71 </span>                :            :     uint32_t ALU_ACC_CTRL_Zero_Flag_disabled_src      : 1;</a>
<a name="72"><span class="lineNum">      72 </span>                :            :     uint32_t ALU_ACC_CTRL_Zero_Flag_disabled_dst      : 1;</a>
<a name="73"><span class="lineNum">      73 </span>                :            :     uint32_t STACC_RELU_ApplyRelu                     : 4;</a>
<a name="74"><span class="lineNum">      74 </span>                :            :     uint32_t STACC_RELU_ReluThreshold                 : 16;</a>
<a name="75"><span class="lineNum">      75 </span>                :            :     uint32_t DISABLE_RISC_BP_Disable_main             : 1;</a>
<a name="76"><span class="lineNum">      76 </span>                :            :     uint32_t DISABLE_RISC_BP_Disable_trisc            : 3;</a>
<a name="77"><span class="lineNum">      77 </span>                :            :     uint32_t DISABLE_RISC_BP_Disable_ncrisc           : 1;</a>
<a name="78"><span class="lineNum">      78 </span>                :            :     uint32_t DISABLE_RISC_BP_Disable_bmp_clear_main   : 1;</a>
<a name="79"><span class="lineNum">      79 </span>                :            :     uint32_t DISABLE_RISC_BP_Disable_bmp_clear_trisc  : 3;</a>
<a name="80"><span class="lineNum">      80 </span>                :            :     uint32_t DISABLE_RISC_BP_Disable_bmp_clear_ncrisc : 1;</a>
<a name="81"><span class="lineNum">      81 </span>                :            : } relu_config_t;</a>
<a name="82"><span class="lineNum">      82 </span>                :            : </a>
<a name="83"><span class="lineNum">      83 </span>                :            : static_assert(sizeof(relu_config_t) == (sizeof(uint32_t)));</a>
<a name="84"><span class="lineNum">      84 </span>                :            : </a>
<a name="85"><span class="lineNum">      85 </span>                :            : typedef union</a>
<a name="86"><span class="lineNum">      86 </span>                :            : {</a>
<a name="87"><span class="lineNum">      87 </span>                :            :     uint32_t val[1];</a>
<a name="88"><span class="lineNum">      88 </span>                :            :     relu_config_t r;</a>
<a name="89"><span class="lineNum">      89 </span>                :            : } relu_config_u;</a>
<a name="90"><span class="lineNum">      90 </span>                :            : </a>
<a name="91"><span class="lineNum">      91 </span>                :            : // Dest rd control</a>
<a name="92"><span class="lineNum">      92 </span>                :            : typedef struct</a>
<a name="93"><span class="lineNum">      93 </span>                :            : {</a>
<a name="94"><span class="lineNum">      94 </span>                :            :     uint32_t PCK_DEST_RD_CTRL_Read_32b_data  : 1;</a>
<a name="95"><span class="lineNum">      95 </span>                :            :     uint32_t PCK_DEST_RD_CTRL_Read_unsigned  : 1;</a>
<a name="96"><span class="lineNum">      96 </span>                :            :     uint32_t PCK_DEST_RD_CTRL_Read_int8      : 1;</a>
<a name="97"><span class="lineNum">      97 </span>                :            :     uint32_t PCK_DEST_RD_CTRL_Round_10b_mant : 1;</a>
<a name="98"><span class="lineNum">      98 </span>                :            :     uint32_t PCK_DEST_RD_CTRL_Reserved       : 28;</a>
<a name="99"><span class="lineNum">      99 </span>                :            : } dest_rd_ctrl_t;</a>
<a name="100"><span class="lineNum">     100 </span>                :            : </a>
<a name="101"><span class="lineNum">     101 </span>                :            : static_assert(sizeof(dest_rd_ctrl_t) == (sizeof(uint32_t)));</a>
<a name="102"><span class="lineNum">     102 </span>                :            : </a>
<a name="103"><span class="lineNum">     103 </span>                :            : typedef union</a>
<a name="104"><span class="lineNum">     104 </span>                :            : {</a>
<a name="105"><span class="lineNum">     105 </span>                :            :     uint32_t val;</a>
<a name="106"><span class="lineNum">     106 </span>                :            :     dest_rd_ctrl_t f;</a>
<a name="107"><span class="lineNum">     107 </span>                :            : } dest_rd_ctrl_u;</a>
<a name="108"><span class="lineNum">     108 </span>                :            : </a>
<a name="109"><span class="lineNum">     109 </span>                :            : // PACK_EDGE_OFFSET_SEC[0:3] register structure</a>
<a name="110"><span class="lineNum">     110 </span>                :            : //</a>
<a name="111"><span class="lineNum">     111 </span>                :            : // Lower 16b represent a mask that is applied on a single row of one face on the packer output</a>
<a name="112"><span class="lineNum">     112 </span>                :            : // Higher 16b contain information about which TILE_ROW_SET_MAPPING register is used for each packer (only in PACK_EDGE_OFFSET_SEC0)</a>
<a name="113"><span class="lineNum">     113 </span>                :            : //</a>
<a name="114"><span class="lineNum">     114 </span>                :            : // There are 4 PACK_EDGE_OFFSET_SEC[0:3] registers and 4 TILE_ROW_SET_MAPPING[0:3] registers.</a>
<a name="115"><span class="lineNum">     115 </span>                :            : // TILE_ROW_SET_MAPPING[0:3] have 2 bits for each row inside a face that determine which PACK_EDGE_OFFSET_SEC[0:3] mask is used.</a>
<a name="116"><span class="lineNum">     116 </span>                :            : // Only PACK_EDGE_OFFSET_SEC0 register has higher 16b configured to determine TILE_ROW_SET_MAPPING[0:3] registers used for each packer.</a>
<a name="117"><span class="lineNum">     117 </span>                :            : // Other PACK_EDGE_OFFSET_SEC[1:3] registers are used only for the masks in the lower 16b.</a>
<a name="118"><span class="lineNum">     118 </span>                :            : typedef struct</a>
<a name="119"><span class="lineNum">     119 </span>                :            : {</a>
<a name="120"><span class="lineNum">     120 </span>                :            :     uint32_t mask                      : 16;</a>
<a name="121"><span class="lineNum">     121 </span>                :            :     uint32_t mode                      : 1;</a>
<a name="122"><span class="lineNum">     122 </span>                :            :     uint32_t tile_row_set_select_pack0 : 2;</a>
<a name="123"><span class="lineNum">     123 </span>                :            :     uint32_t tile_row_set_select_pack1 : 2;</a>
<a name="124"><span class="lineNum">     124 </span>                :            :     uint32_t tile_row_set_select_pack2 : 2;</a>
<a name="125"><span class="lineNum">     125 </span>                :            :     uint32_t tile_row_set_select_pack3 : 2;</a>
<a name="126"><span class="lineNum">     126 </span>                :            :     uint32_t reserved                  : 7;</a>
<a name="127"><span class="lineNum">     127 </span>                :            : } pck_edge_offset_t;</a>
<a name="128"><span class="lineNum">     128 </span>                :            : </a>
<a name="129"><span class="lineNum">     129 </span>                :            : static_assert(sizeof(pck_edge_offset_t) == (sizeof(uint32_t)));</a>
<a name="130"><span class="lineNum">     130 </span>                :            : </a>
<a name="131"><span class="lineNum">     131 </span>                :            : typedef union</a>
<a name="132"><span class="lineNum">     132 </span>                :            : {</a>
<a name="133"><span class="lineNum">     133 </span>                :            :     uint32_t val;</a>
<a name="134"><span class="lineNum">     134 </span>                :            :     pck_edge_offset_t f;</a>
<a name="135"><span class="lineNum">     135 </span>                :            : } pck_edge_offset_u;</a>
<a name="136"><span class="lineNum">     136 </span>                :            : </a>
<a name="137"><span class="lineNum">     137 </span>                :            : // Pack counters</a>
<a name="138"><span class="lineNum">     138 </span>                :            : typedef struct</a>
<a name="139"><span class="lineNum">     139 </span>                :            : {</a>
<a name="140"><span class="lineNum">     140 </span>                :            :     uint32_t pack_per_xy_plane        : 8;</a>
<a name="141"><span class="lineNum">     141 </span>                :            :     uint32_t pack_reads_per_xy_plane  : 8;</a>
<a name="142"><span class="lineNum">     142 </span>                :            :     uint32_t pack_xys_per_til         : 7;</a>
<a name="143"><span class="lineNum">     143 </span>                :            :     uint32_t pack_yz_transposed       : 1;</a>
<a name="144"><span class="lineNum">     144 </span>                :            :     uint32_t pack_per_xy_plane_offset : 8;</a>
<a name="145"><span class="lineNum">     145 </span>                :            : } pack_counters_t;</a>
<a name="146"><span class="lineNum">     146 </span>                :            : </a>
<a name="147"><span class="lineNum">     147 </span>                :            : static_assert(sizeof(pack_counters_t) == (sizeof(uint32_t)));</a>
<a name="148"><span class="lineNum">     148 </span>                :            : </a>
<a name="149"><span class="lineNum">     149 </span>                :            : typedef union</a>
<a name="150"><span class="lineNum">     150 </span>                :            : {</a>
<a name="151"><span class="lineNum">     151 </span>                :            :     uint32_t val;</a>
<a name="152"><span class="lineNum">     152 </span>                :            :     pack_counters_t f;</a>
<a name="153"><span class="lineNum">     153 </span>                :            : } pack_counters_u;</a>
<a name="154"><span class="lineNum">     154 </span>                :            : </a>
<a name="155"><span class="lineNum">     155 </span>                :            : // Set unpacker offsets to 0, except for unpacker 0, channel 1, X, which is the tile X dimension</a>
<a name="156"><span class="lineNum">     156 </span>                :<span class="lineCov">         20 : inline void packer_addr_counter_init()</span></a>
<a name="157"><span class="lineNum">     157 </span>                :            : {</a>
<a name="158"><span class="lineNum">     158 </span>                :<span class="lineCov">         20 :     TTI_SETADCXY(0b100, 0, 0, 0, 0, 0b1011);</span></a>
<a name="159"><span class="lineNum">     159 </span>                :<span class="lineCov">         20 :     TTI_SETADCZW(0b100, 0, 0, 0, 0, 0b1111);</span></a>
<a name="160"><span class="lineNum">     160 </span>                :            : }</a>
<a name="161"><span class="lineNum">     161 </span>                :            : </a>
<a name="162"><span class="lineNum">     162 </span>                :            : // This function saves the exponential section size/required offsets to GPR for reconfiguring</a>
<a name="163"><span class="lineNum">     163 </span>                :            : // of data format for packer. These registers are not explicitly used by the packer during</a>
<a name="164"><span class="lineNum">     164 </span>                :            : // operation, thus we do not need to use a semaphore to wait for the packer to finish before</a>
<a name="165"><span class="lineNum">     165 </span>                :            : // performing these MMIOs.</a>
<a name="166"><span class="lineNum">     166 </span>                :            : template &lt;bool reconfiguring&gt;</a>
<a name="167"><span class="lineNum">     167 </span>                :<span class="lineCov">         20 : inline void cache_exponential_section_sizes_in_gprs(const uint num_faces = 4, const bool partial_face = false)</span></a>
<a name="168"><span class="lineNum">     168 </span>                :            : {</a>
<a name="169"><span class="lineNum">     169 </span>                :<span class="lineCov">         20 :     regfile[p_gpr_pack::EXP0_SEC_SIZE_BFP]  = (partial_face ? 1 : num_faces) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="170"><span class="lineNum">     170 </span>                :<span class="lineCov">         20 :     regfile[p_gpr_pack::EXP1_SEC_SIZE_BFP8] = (1 + ((num_faces &gt; 2) ? 2 : 0) + 16) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="171"><span class="lineNum">     171 </span>                :            : </a>
<a name="172"><span class="lineNum">     172 </span>                :            :     if constexpr (!reconfiguring)</a>
<a name="173"><span class="lineNum">     173 </span>                :            :     {</a>
<a name="174"><span class="lineNum">     174 </span>                :<span class="lineCov">         20 :         regfile[p_gpr_pack::EXP2_SEC_SIZE_BFP8] = (1 + 1 + 32) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="175"><span class="lineNum">     175 </span>                :<span class="lineCov">         20 :         regfile[p_gpr_pack::EXP3_SEC_SIZE_BFP8] = (1 + 0 + 48) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="176"><span class="lineNum">     176 </span>                :            :     }</a>
<a name="177"><span class="lineNum">     177 </span>                :            : </a>
<a name="178"><span class="lineNum">     178 </span>                :<span class="lineCov">         20 :     regfile[p_gpr_pack::EXP1_SEC_SIZE_BFP4] = (1 + ((num_faces &gt; 2) ? 2 : 0) + 8) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="179"><span class="lineNum">     179 </span>                :            : </a>
<a name="180"><span class="lineNum">     180 </span>                :            :     if constexpr (!reconfiguring)</a>
<a name="181"><span class="lineNum">     181 </span>                :            :     {</a>
<a name="182"><span class="lineNum">     182 </span>                :<span class="lineCov">         20 :         regfile[p_gpr_pack::EXP2_SEC_SIZE_BFP4] = (1 + 1 + 16) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="183"><span class="lineNum">     183 </span>                :<span class="lineCov">         20 :         regfile[p_gpr_pack::EXP3_SEC_SIZE_BFP4] = (1 + 0 + 24) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="184"><span class="lineNum">     184 </span>                :            :     }</a>
<a name="185"><span class="lineNum">     185 </span>                :            : </a>
<a name="186"><span class="lineNum">     186 </span>                :<span class="lineCov">         20 :     regfile[p_gpr_pack::EXP1_SEC_SIZE_BFP2] = (1 + ((num_faces &gt; 2) ? 2 : 0) + 4) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="187"><span class="lineNum">     187 </span>                :            : </a>
<a name="188"><span class="lineNum">     188 </span>                :            :     if constexpr (!reconfiguring)</a>
<a name="189"><span class="lineNum">     189 </span>                :            :     {</a>
<a name="190"><span class="lineNum">     190 </span>                :<span class="lineCov">         20 :         regfile[p_gpr_pack::EXP2_SEC_SIZE_BFP2] = (1 + 1 + 8) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="191"><span class="lineNum">     191 </span>                :<span class="lineCov">         20 :         regfile[p_gpr_pack::EXP3_SEC_SIZE_BFP2] = (1 + 0 + 12) &lt;&lt; THCON_SEC0_REG8_Exp_section_size_SHAMT;</span></a>
<a name="192"><span class="lineNum">     192 </span>                :<span class="lineCov">         20 :         sync_regfile_write(p_gpr_pack::EXP3_SEC_SIZE_BFP2);</span></a>
<a name="193"><span class="lineNum">     193 </span>                :            :     }</a>
<a name="194"><span class="lineNum">     194 </span>                :            :     else</a>
<a name="195"><span class="lineNum">     195 </span>                :            :     {</a>
<a name="196"><span class="lineNum">     196 </span>                :            :         sync_regfile_write(p_gpr_pack::EXP1_SEC_SIZE_BFP2);</a>
<a name="197"><span class="lineNum">     197 </span>                :            :     }</a>
<a name="198"><span class="lineNum">     198 </span>                :<span class="lineCov">         20 : }</span></a>
<a name="199"><span class="lineNum">     199 </span>                :            : </a>
<a name="200"><span class="lineNum">     200 </span>                :<span class="lineCov">         20 : inline void set_packer_strides(const uint pack_src_format, [[maybe_unused]] const uint pack_dst_format)</span></a>
<a name="201"><span class="lineNum">     201 </span>                :            : {</a>
<a name="202"><span class="lineNum">     202 </span>                :<span class="lineCov">         20 :     uint x_stride = (uint)(pack_src_format &amp; 0x3) == static_cast&lt;DataFormatType&gt;(DataFormat::Float32)   ? 4</span></a>
<a name="203"><span class="lineNum">     203 </span>                :            :                     : (uint)(pack_src_format &amp; 0x3) == static_cast&lt;DataFormatType&gt;(DataFormat::Float16) ? 2</a>
<a name="204"><span class="lineNum">     204 </span>                :            :                                                                                                         : 1;</a>
<a name="205"><span class="lineNum">     205 </span>                :<span class="lineCov">         20 :     uint y_stride = FACE_R_DIM * x_stride;</span></a>
<a name="206"><span class="lineNum">     206 </span>                :<span class="lineCov">         20 :     uint z_stride = FACE_C_DIM * y_stride;</span></a>
<a name="207"><span class="lineNum">     207 </span>                :<span class="lineCov">         20 :     uint w_stride = TILE_NUM_FACES * z_stride;</span></a>
<a name="208"><span class="lineNum">     208 </span>                :            : </a>
<a name="209"><span class="lineNum">     209 </span>                :<span class="lineCov">         20 :     uint32_t xy_stride = (x_stride &lt;&lt; PCK0_ADDR_CTRL_XY_REG_0_Xstride_SHAMT) | (y_stride &lt;&lt; PCK0_ADDR_CTRL_XY_REG_0_Ystride_SHAMT);</span></a>
<a name="210"><span class="lineNum">     210 </span>                :<span class="lineCov">         20 :     uint32_t zw_stride = (z_stride &lt;&lt; PCK0_ADDR_CTRL_ZW_REG_0_Zstride_SHAMT) | (w_stride &lt;&lt; PCK0_ADDR_CTRL_ZW_REG_0_Wstride_SHAMT);</span></a>
<a name="211"><span class="lineNum">     211 </span>                :<span class="lineCov">         20 :     TT_SETDMAREG(0, LOWER_HALFWORD(xy_stride), 0, LO_16(p_gpr_pack::TMP0));</span></a>
<a name="212"><span class="lineNum">     212 </span>                :<span class="lineCov">         20 :     TT_SETDMAREG(0, UPPER_HALFWORD(xy_stride), 0, HI_16(p_gpr_pack::TMP0));</span></a>
<a name="213"><span class="lineNum">     213 </span>                :<span class="lineCov">         20 :     TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, PCK0_ADDR_CTRL_XY_REG_0_Xstride_ADDR32);</span></a>
<a name="214"><span class="lineNum">     214 </span>                :<span class="lineCov">         20 :     TT_SETDMAREG(0, LOWER_HALFWORD(zw_stride), 0, LO_16(p_gpr_pack::TMP0));</span></a>
<a name="215"><span class="lineNum">     215 </span>                :<span class="lineCov">         20 :     TT_SETDMAREG(0, UPPER_HALFWORD(zw_stride), 0, HI_16(p_gpr_pack::TMP0));</span></a>
<a name="216"><span class="lineNum">     216 </span>                :<span class="lineCov">         20 :     TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, PCK0_ADDR_CTRL_ZW_REG_0_Zstride_ADDR32);</span></a>
<a name="217"><span class="lineNum">     217 </span>                :<span class="lineCov">         20 :     TTI_NOP;</span></a>
<a name="218"><span class="lineNum">     218 </span>                :<span class="lineCov">         20 :     TTI_NOP;</span></a>
<a name="219"><span class="lineNum">     219 </span>                :<span class="lineCov">         20 : }</span></a>
<a name="220"><span class="lineNum">     220 </span>                :            : </a>
<a name="221"><span class="lineNum">     221 </span>                :            : template &lt;bool is_fp32_dest_acc_en&gt;</a>
<a name="222"><span class="lineNum">     222 </span>                :<span class="lineCov">         20 : inline void set_packer_config(const uint pack_src_format, const uint pack_dst_format, const uint num_faces = 4, const bool partial_face = false)</span></a>
<a name="223"><span class="lineNum">     223 </span>                :            : {</a>
<a name="224"><span class="lineNum">     224 </span>                :            :     // Get pointer to registers for current state ID</a>
<a name="225"><span class="lineNum">     225 </span>                :<span class="lineCov">         20 :     volatile uint tt_reg_ptr* cfg = get_cfg_pointer();</span></a>
<a name="226"><span class="lineNum">     226 </span>                :            : </a>
<a name="227"><span class="lineNum">     227 </span>                :            :     // Set packer config</a>
<a name="228"><span class="lineNum">     228 </span>                :            :     pack_config_u config;</a>
<a name="229"><span class="lineNum">     229 </span>                :<span class="lineCov">        100 :     for (uint i = 0; i &lt; 4; i++)</span></a>
<a name="230"><span class="lineNum">     230 </span>                :            :     {</a>
<a name="231"><span class="lineNum">     231 </span>                :<span class="lineCov">         80 :         config.val[i] = 0;</span></a>
<a name="232"><span class="lineNum">     232 </span>                :            :     }</a>
<a name="233"><span class="lineNum">     233 </span>                :            : </a>
<a name="234"><span class="lineNum">     234 </span>                :<span class="lineCov">         40 :     config.f.exp_section_size =</span></a>
<a name="235"><span class="lineNum">     235 </span>                :<span class="lineCov">         20 :         ((pack_dst_format == static_cast&lt;DataFormatType&gt;(DataFormat::Lf8)) || ((pack_dst_format &amp; 0xF) == static_cast&lt;DataFormatType&gt;(DataFormat::Int8)))</span></a>
<a name="236"><span class="lineNum">     236 </span>                :            :             ? 0</a>
<a name="237"><span class="lineNum">     237 </span>                :            :             : (partial_face ? 1 : num_faces); // set to num_faces as exp section size is not used for non-bfp formats except for lf8/int8</a>
<a name="238"><span class="lineNum">     238 </span>                :            : </a>
<a name="239"><span class="lineNum">     239 </span>                :<span class="lineCov">         20 :     config.f.uncompress        = 1;</span></a>
<a name="240"><span class="lineNum">     240 </span>                :<span class="lineCov">         20 :     config.f.out_data_format   = pack_dst_format;</span></a>
<a name="241"><span class="lineNum">     241 </span>                :<span class="lineCov">         20 :     config.f.in_data_format    = pack_src_format;</span></a>
<a name="242"><span class="lineNum">     242 </span>                :<span class="lineCov">         20 :     config.f.pack_per_xy_plane = 1;</span></a>
<a name="243"><span class="lineNum">     243 </span>                :            : </a>
<a name="244"><span class="lineNum">     244 </span>                :            :     // Workaround for bug in HW: tenstorrent/budabackend#1394</a>
<a name="245"><span class="lineNum">     245 </span>                :            :     if constexpr (is_fp32_dest_acc_en)</a>
<a name="246"><span class="lineNum">     246 </span>                :            :     {</a>
<a name="247"><span class="lineNum">     247 </span>                :<span class="lineCov">         10 :         if (IS_A_FORMAT(pack_dst_format))</span></a>
<a name="248"><span class="lineNum">     248 </span>                :            :         {</a>
<a name="249"><span class="lineNum">     249 </span>                :<span class="lineCov">          2 :             config.f.exp_threshold_en = 1;</span></a>
<a name="250"><span class="lineNum">     250 </span>                :<span class="lineCov">          2 :             config.f.exp_threshold    = 113;</span></a>
<a name="251"><span class="lineNum">     251 </span>                :            :         }</a>
<a name="252"><span class="lineNum">     252 </span>                :            :     }</a>
<a name="253"><span class="lineNum">     253 </span>                :            : </a>
<a name="254"><span class="lineNum">     254 </span>                :            :     // Program:</a>
<a name="255"><span class="lineNum">     255 </span>                :            :     // THCON_SEC0_REG1_Row_start_section_size = cfg_reg_array[1][0 +: 16];</a>
<a name="256"><span class="lineNum">     256 </span>                :            :     // THCON_SEC0_REG1_Exp_section_size = cfg_reg_array[1][16 +: 16];</a>
<a name="257"><span class="lineNum">     257 </span>                :            :     // This is filled with garbage, and will be set up on every pack:</a>
<a name="258"><span class="lineNum">     258 </span>                :            :     //           THCON_SEC0_REG1_L1_Dest_addr = cfg_reg_array[1][32 +: 32];</a>
<a name="259"><span class="lineNum">     259 </span>                :            :     // THCON_SEC0_REG1_Disable_zero_compress = cfg_reg_array[1][64 +: 1];</a>
<a name="260"><span class="lineNum">     260 </span>                :            :     // THCON_SEC0_REG1_Add_l1_dest_addr_offset = cfg_reg_array[1][65 +: 1];</a>
<a name="261"><span class="lineNum">     261 </span>                :            :     // THCON_SEC0_REG1_Unused0 = cfg_reg_array[1][66 +: 2];</a>
<a name="262"><span class="lineNum">     262 </span>                :            :     // THCON_SEC0_REG1_Out_data_format = cfg_reg_array[1][68 +: 4];</a>
<a name="263"><span class="lineNum">     263 </span>                :            :     // THCON_SEC0_REG1_In_data_format = cfg_reg_array[1][72 +: 4];</a>
<a name="264"><span class="lineNum">     264 </span>                :            :     // THCON_SEC0_REG1_Unused00 = cfg_reg_array[1][76 +: 4];</a>
<a name="265"><span class="lineNum">     265 </span>                :            :     // THCON_SEC0_REG1_Source_interface_selection = cfg_reg_array[1][80 +: 1];</a>
<a name="266"><span class="lineNum">     266 </span>                :            :     // THCON_SEC0_REG1_Packs_per_xy_plane = cfg_reg_array[1][81 +: 7];</a>
<a name="267"><span class="lineNum">     267 </span>                :            :     // THCON_SEC0_REG1_L1_source_addr = cfg_reg_array[1][88 +: 8];</a>
<a name="268"><span class="lineNum">     268 </span>                :            :     // THCON_SEC0_REG1_Downsample_mask = cfg_reg_array[1][96 +: 16];</a>
<a name="269"><span class="lineNum">     269 </span>                :            :     // THCON_SEC0_REG1_Downsample_shift_count = cfg_reg_array[1][112 +: 3];</a>
<a name="270"><span class="lineNum">     270 </span>                :            :     // THCON_SEC0_REG1_Read_mode = cfg_reg_array[1][115 +: 1];</a>
<a name="271"><span class="lineNum">     271 </span>                :            :     // THCON_SEC0_REG1_Exp_threshold_en = cfg_reg_array[1][116 +: 1];</a>
<a name="272"><span class="lineNum">     272 </span>                :            :     // THCON_SEC0_REG1_Unused1 = cfg_reg_array[1][117 +: 3];</a>
<a name="273"><span class="lineNum">     273 </span>                :            :     // THCON_SEC0_REG1_Exp_threshold = cfg_reg_array[1][120 +: 8];</a>
<a name="274"><span class="lineNum">     274 </span>                :            :     // for (uint i=0; i&lt;4; i++) cfg[THCON_SEC0_REG1_Row_start_section_size_ADDR32+i]=config.val[i];</a>
<a name="275"><span class="lineNum">     275 </span>                :            :     // for (uint i=0; i&lt;4; i++) cfg[THCON_SEC1_REG1_Row_start_section_size_ADDR32+i]=config.val[i];</a>
<a name="276"><span class="lineNum">     276 </span>                :            :     // for (uint i=0; i&lt;4; i++) cfg[THCON_SEC0_REG8_Row_start_section_size_ADDR32+i]=config.val[i];</a>
<a name="277"><span class="lineNum">     277 </span>                :            :     // for (uint i=0; i&lt;4; i++) cfg[THCON_SEC1_REG8_Row_start_section_size_ADDR32+i]=config.val[i];</a>
<a name="278"><span class="lineNum">     278 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC0_REG1_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="279"><span class="lineNum">     279 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="280"><span class="lineNum">     280 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="281"><span class="lineNum">     281 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="282"><span class="lineNum">     282 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC0_REG1_Row_start_section_size_ADDR32 + 2] = config.val[2];</span></a>
<a name="283"><span class="lineNum">     283 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 2] = config.val[2];</span></a>
<a name="284"><span class="lineNum">     284 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 2] = config.val[2];</span></a>
<a name="285"><span class="lineNum">     285 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 2] = config.val[2];</span></a>
<a name="286"><span class="lineNum">     286 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC0_REG1_Row_start_section_size_ADDR32 + 3] = config.val[3];</span></a>
<a name="287"><span class="lineNum">     287 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 3] = config.val[3];</span></a>
<a name="288"><span class="lineNum">     288 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 3] = config.val[3];</span></a>
<a name="289"><span class="lineNum">     289 </span>                :<span class="lineCov">         20 :     cfg[THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 3] = config.val[3];</span></a>
<a name="290"><span class="lineNum">     290 </span>                :            : </a>
<a name="291"><span class="lineNum">     291 </span>                :            :     dest_rd_ctrl_u dest_rd_ctrl;</a>
<a name="292"><span class="lineNum">     292 </span>                :<span class="lineCov">         20 :     dest_rd_ctrl.val = 0;</span></a>
<a name="293"><span class="lineNum">     293 </span>                :            : </a>
<a name="294"><span class="lineNum">     294 </span>                :<span class="lineCov">         24 :     bool is_32b_format = pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::Int32) ||</span></a>
<a name="295"><span class="lineNum">     295 </span>                :<span class="lineCov">         12 :                          pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::UInt32) ||</span></a>
<a name="296"><span class="lineNum">     296 </span>                :            :                          pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::Float32);</a>
<a name="297"><span class="lineNum">     297 </span>                :<span class="lineCov">         20 :     bool is_int8_format = pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::Int8) || pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::UInt8);</span></a>
<a name="298"><span class="lineNum">     298 </span>                :            : </a>
<a name="299"><span class="lineNum">     299 </span>                :<span class="lineCov">         20 :     dest_rd_ctrl.f.PCK_DEST_RD_CTRL_Read_32b_data = is_32b_format || is_fp32_dest_acc_en;</span></a>
<a name="300"><span class="lineNum">     300 </span>                :<span class="lineCov">         12 :     dest_rd_ctrl.f.PCK_DEST_RD_CTRL_Read_int8     = !(is_fp32_dest_acc_en || is_32b_format) &amp;&amp; is_int8_format;</span></a>
<a name="301"><span class="lineNum">     301 </span>                :            : </a>
<a name="302"><span class="lineNum">     302 </span>                :<span class="lineCov">         20 :     if (pack_dst_format == static_cast&lt;DataFormatType&gt;(DataFormat::UInt8))</span></a>
<a name="303"><span class="lineNum">     303 </span>                :            :     {</a>
<a name="304"><span class="lineNum">     304 </span>                :<span class="lineNoCov">          0 :         dest_rd_ctrl.f.PCK_DEST_RD_CTRL_Read_unsigned = 1;</span></a>
<a name="305"><span class="lineNum">     305 </span>                :            :     }</a>
<a name="306"><span class="lineNum">     306 </span>                :            : </a>
<a name="307"><span class="lineNum">     307 </span>                :            :     // Round to 10 bit mantissa from fp32 dest</a>
<a name="308"><span class="lineNum">     308 </span>                :<span class="lineCov">          8 :     if (is_fp32_dest_acc_en &amp;&amp; (pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::Float16)))</span></a>
<a name="309"><span class="lineNum">     309 </span>                :            :     {</a>
<a name="310"><span class="lineNum">     310 </span>                :<span class="lineNoCov">          0 :         dest_rd_ctrl.f.PCK_DEST_RD_CTRL_Round_10b_mant = 1;</span></a>
<a name="311"><span class="lineNum">     311 </span>                :            :     }</a>
<a name="312"><span class="lineNum">     312 </span>                :<span class="lineCov">         20 :     cfg[PCK_DEST_RD_CTRL_Read_32b_data_ADDR32] = dest_rd_ctrl.val;</span></a>
<a name="313"><span class="lineNum">     313 </span>                :            : </a>
<a name="314"><span class="lineNum">     314 </span>                :<span class="lineCov">         21 :     if (IS_BFP_FORMAT(pack_dst_format))</span></a>
<a name="315"><span class="lineNum">     315 </span>                :            :     {</a>
<a name="316"><span class="lineNum">     316 </span>                :            :         // Override exp section size for packers 1,2,3</a>
<a name="317"><span class="lineNum">     317 </span>                :            :         // Tile header + exp size + datum size</a>
<a name="318"><span class="lineNum">     318 </span>                :<span class="lineCov">          1 :         if ((uint)(pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp8) ||</span></a>
<a name="319"><span class="lineNum">     319 </span>                :            :             (uint)(pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp8_b))</a>
<a name="320"><span class="lineNum">     320 </span>                :            :         {</a>
<a name="321"><span class="lineNum">     321 </span>                :<span class="lineCov">          1 :             config.f.exp_section_size                              = 1 + ((num_faces &gt; 2) ? 2 : 0) + 16;</span></a>
<a name="322"><span class="lineNum">     322 </span>                :<span class="lineCov">          1 :             cfg[THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="323"><span class="lineNum">     323 </span>                :<span class="lineCov">          1 :             config.f.exp_section_size                              = 1 + 1 + 32;</span></a>
<a name="324"><span class="lineNum">     324 </span>                :<span class="lineCov">          1 :             cfg[THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="325"><span class="lineNum">     325 </span>                :<span class="lineCov">          1 :             config.f.exp_section_size                              = 1 + 0 + 48;</span></a>
<a name="326"><span class="lineNum">     326 </span>                :<span class="lineCov">          1 :             cfg[THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="327"><span class="lineNum">     327 </span>                :            :         }</a>
<a name="328"><span class="lineNum">     328 </span>                :            :         else if (</a>
<a name="329"><span class="lineNum">     329 </span>                :            :             (uint)(pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp4) ||</a>
<a name="330"><span class="lineNum">     330 </span>                :            :             (uint)(pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp4_b))</a>
<a name="331"><span class="lineNum">     331 </span>                :            :         {</a>
<a name="332"><span class="lineNum">     332 </span>                :<span class="lineNoCov">          0 :             config.f.exp_section_size                              = 1 + ((num_faces &gt; 2) ? 2 : 0) + 8;</span></a>
<a name="333"><span class="lineNum">     333 </span>                :<span class="lineNoCov">          0 :             cfg[THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="334"><span class="lineNum">     334 </span>                :<span class="lineNoCov">          0 :             config.f.exp_section_size                              = 1 + 1 + 16;</span></a>
<a name="335"><span class="lineNum">     335 </span>                :<span class="lineNoCov">          0 :             cfg[THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="336"><span class="lineNum">     336 </span>                :<span class="lineNoCov">          0 :             config.f.exp_section_size                              = 1 + 0 + 24;</span></a>
<a name="337"><span class="lineNum">     337 </span>                :<span class="lineNoCov">          0 :             cfg[THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="338"><span class="lineNum">     338 </span>                :            :         }</a>
<a name="339"><span class="lineNum">     339 </span>                :            :         else if (</a>
<a name="340"><span class="lineNum">     340 </span>                :            :             (uint)(pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp2) ||</a>
<a name="341"><span class="lineNum">     341 </span>                :            :             (uint)(pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp2_b))</a>
<a name="342"><span class="lineNum">     342 </span>                :            :         {</a>
<a name="343"><span class="lineNum">     343 </span>                :<span class="lineNoCov">          0 :             config.f.exp_section_size                              = 1 + ((num_faces &gt; 2) ? 2 : 0) + 4;</span></a>
<a name="344"><span class="lineNum">     344 </span>                :<span class="lineNoCov">          0 :             cfg[THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="345"><span class="lineNum">     345 </span>                :<span class="lineNoCov">          0 :             config.f.exp_section_size                              = 1 + 1 + 8;</span></a>
<a name="346"><span class="lineNum">     346 </span>                :<span class="lineNoCov">          0 :             cfg[THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="347"><span class="lineNum">     347 </span>                :<span class="lineNoCov">          0 :             config.f.exp_section_size                              = 1 + 0 + 12;</span></a>
<a name="348"><span class="lineNum">     348 </span>                :<span class="lineNoCov">          0 :             cfg[THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 0] = config.val[0];</span></a>
<a name="349"><span class="lineNum">     349 </span>                :            :         }</a>
<a name="350"><span class="lineNum">     350 </span>                :            :     }</a>
<a name="351"><span class="lineNum">     351 </span>                :            : </a>
<a name="352"><span class="lineNum">     352 </span>                :<span class="lineCov">         20 :     cache_exponential_section_sizes_in_gprs&lt;false&gt;(num_faces, partial_face);</span></a>
<a name="353"><span class="lineNum">     353 </span>                :<span class="lineCov">         20 : }</span></a>
<a name="354"><span class="lineNum">     354 </span>                :            : </a>
<a name="355"><span class="lineNum">     355 </span>                :<span class="lineCov">         20 : inline void set_packer_l1_offset(const uint pack_dst_format, const uint face_r_dim = FACE_R_DIM)</span></a>
<a name="356"><span class="lineNum">     356 </span>                :            : {</a>
<a name="357"><span class="lineNum">     357 </span>                :<span class="lineCov">         20 :     const uint face_dim = face_r_dim * FACE_C_DIM;</span></a>
<a name="358"><span class="lineNum">     358 </span>                :            : </a>
<a name="359"><span class="lineNum">     359 </span>                :<span class="lineCov">         20 :     uint32_t l1_offset_1 = IS_BFP_FORMAT(pack_dst_format)</span></a>
<a name="360"><span class="lineNum">     360 </span>                :            :                                ? 1</a>
<a name="361"><span class="lineNum">     361 </span>                :<span class="lineCov">         19 :                                : (((uint8_t)(pack_dst_format &amp; 0x3) == static_cast&lt;DataFormatType&gt;(DataFormat::Float32))   ? (face_dim / 16) * 4</span></a>
<a name="362"><span class="lineNum">     362 </span>                :<span class="lineCov">         13 :                                   : ((uint8_t)(pack_dst_format &amp; 0x3) == static_cast&lt;DataFormatType&gt;(DataFormat::Float16)) ? (face_dim / 16) * 2</span></a>
<a name="363"><span class="lineNum">     363 </span>                :<span class="lineCov">         19 :                                                                                                                            : (face_dim / 16));</span></a>
<a name="364"><span class="lineNum">     364 </span>                :<span class="lineCov">         20 :     uint32_t l1_offset_2 = 2 * l1_offset_1;</span></a>
<a name="365"><span class="lineNum">     365 </span>                :<span class="lineCov">         20 :     uint32_t l1_offset_3 = 3 * l1_offset_1;</span></a>
<a name="366"><span class="lineNum">     366 </span>                :            : </a>
<a name="367"><span class="lineNum">     367 </span>                :            :     // HW automatically offsets packers base address by tile header size</a>
<a name="368"><span class="lineNum">     368 </span>                :            :     // with new L1 addressing mode, the effective address for pack1/2/3</a>
<a name="369"><span class="lineNum">     369 </span>                :            :     // will be pack[i] += pack[0], which leads to double counting of tile header</a>
<a name="370"><span class="lineNum">     370 </span>                :            :     // subtract by this amount when programming the offset</a>
<a name="371"><span class="lineNum">     371 </span>                :<span class="lineCov">         20 :     constexpr uint32_t PACK_TILE_HEADER_OFFSET = 1; // in 16B</span></a>
<a name="372"><span class="lineNum">     372 </span>                :<span class="lineCov">         20 :     l1_offset_1 -= PACK_TILE_HEADER_OFFSET;</span></a>
<a name="373"><span class="lineNum">     373 </span>                :<span class="lineCov">         20 :     l1_offset_2 -= PACK_TILE_HEADER_OFFSET;</span></a>
<a name="374"><span class="lineNum">     374 </span>                :<span class="lineCov">         20 :     l1_offset_3 -= PACK_TILE_HEADER_OFFSET;</span></a>
<a name="375"><span class="lineNum">     375 </span>                :<span class="lineCov">         20 :     TT_SETDMAREG(0, LOWER_HALFWORD(l1_offset_1), 0, LO_16(p_gpr_pack::TMP_LO));</span></a>
<a name="376"><span class="lineNum">     376 </span>                :<span class="lineCov">         20 :     TTI_REG2FLOP(2, 0, 0, 0, THCON_SEC0_REG8_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_LO);</span></a>
<a name="377"><span class="lineNum">     377 </span>                :<span class="lineCov">         20 :     TT_SETDMAREG(0, LOWER_HALFWORD(l1_offset_2), 0, LO_16(p_gpr_pack::TMP_LO));</span></a>
<a name="378"><span class="lineNum">     378 </span>                :<span class="lineCov">         20 :     TTI_REG2FLOP(2, 0, 0, 0, THCON_SEC1_REG1_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_LO);</span></a>
<a name="379"><span class="lineNum">     379 </span>                :<span class="lineCov">         20 :     TT_SETDMAREG(0, LOWER_HALFWORD(l1_offset_3), 0, LO_16(p_gpr_pack::TMP_LO));</span></a>
<a name="380"><span class="lineNum">     380 </span>                :<span class="lineCov">         20 :     TTI_REG2FLOP(2, 0, 0, 0, THCON_SEC1_REG8_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_LO);</span></a>
<a name="381"><span class="lineNum">     381 </span>                :<span class="lineCov">         20 : }</span></a>
<a name="382"><span class="lineNum">     382 </span>                :            : </a>
<a name="383"><span class="lineNum">     383 </span>                :            : template &lt;bool is_fp32_dest_acc_en&gt;</a>
<a name="384"><span class="lineNum">     384 </span>                :            : inline void reconfig_packer_data_format(</a>
<a name="385"><span class="lineNum">     385 </span>                :            :     const uint pack_src_format,</a>
<a name="386"><span class="lineNum">     386 </span>                :            :     const uint pack_dst_format,</a>
<a name="387"><span class="lineNum">     387 </span>                :            :     const uint tile_size    = 0,</a>
<a name="388"><span class="lineNum">     388 </span>                :            :     const uint face_r_dim   = FACE_R_DIM,</a>
<a name="389"><span class="lineNum">     389 </span>                :            :     const uint num_faces    = 4,</a>
<a name="390"><span class="lineNum">     390 </span>                :            :     const bool partial_face = false)</a>
<a name="391"><span class="lineNum">     391 </span>                :            : {</a>
<a name="392"><span class="lineNum">     392 </span>                :            :     // Configure packers</a>
<a name="393"><span class="lineNum">     393 </span>                :            :     pack_config_u config;</a>
<a name="394"><span class="lineNum">     394 </span>                :            :     config.val[2] = 0; // Only need to modify word[2][15:0]</a>
<a name="395"><span class="lineNum">     395 </span>                :            : </a>
<a name="396"><span class="lineNum">     396 </span>                :            :     config.f.uncompress      = 1;</a>
<a name="397"><span class="lineNum">     397 </span>                :            :     config.f.out_data_format = pack_dst_format;</a>
<a name="398"><span class="lineNum">     398 </span>                :            :     config.f.in_data_format  = pack_src_format;</a>
<a name="399"><span class="lineNum">     399 </span>                :            : </a>
<a name="400"><span class="lineNum">     400 </span>                :            :     // Wait till packer is done before changing config registers</a>
<a name="401"><span class="lineNum">     401 </span>                :            :     TTI_STALLWAIT(p_stall::STALL_THCON, p_stall::PACK);</a>
<a name="402"><span class="lineNum">     402 </span>                :            :     TT_SETDMAREG(0, LOWER_HALFWORD(config.val[2]), 0, LO_16(p_gpr_pack::TMP_LO));</a>
<a name="403"><span class="lineNum">     403 </span>                :            :     TTI_REG2FLOP(2, 0, 0, 0, THCON_SEC0_REG1_Row_start_section_size_ADDR32 + 2 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_LO); // 16-bit write</a>
<a name="404"><span class="lineNum">     404 </span>                :            :     TTI_REG2FLOP(2, 0, 0, 0, THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 2 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_LO);</a>
<a name="405"><span class="lineNum">     405 </span>                :            :     TTI_REG2FLOP(2, 0, 0, 0, THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 2 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_LO);</a>
<a name="406"><span class="lineNum">     406 </span>                :            :     TTI_REG2FLOP(2, 0, 0, 0, THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 2 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_LO);</a>
<a name="407"><span class="lineNum">     407 </span>                :            : </a>
<a name="408"><span class="lineNum">     408 </span>                :            :     // Some initialization methods modify this configuration register, so need to set it again</a>
<a name="409"><span class="lineNum">     409 </span>                :            :     // Number of reads per face used for resetting tile position generator for edge masks</a>
<a name="410"><span class="lineNum">     410 </span>                :            :     pack_counters_u pack_counters;</a>
<a name="411"><span class="lineNum">     411 </span>                :            :     pack_counters.val                       = 0;</a>
<a name="412"><span class="lineNum">     412 </span>                :            :     pack_counters.f.pack_reads_per_xy_plane = face_r_dim;</a>
<a name="413"><span class="lineNum">     413 </span>                :            :     TT_SETDMAREG(0, LOWER_HALFWORD(pack_counters.val), 0, LO_16(p_gpr_pack::TMP0));</a>
<a name="414"><span class="lineNum">     414 </span>                :            :     TT_SETDMAREG(0, UPPER_HALFWORD(pack_counters.val), 0, HI_16(p_gpr_pack::TMP0));</a>
<a name="415"><span class="lineNum">     415 </span>                :            : </a>
<a name="416"><span class="lineNum">     416 </span>                :            :     for (uint i = 0; i &lt; 4; i++)</a>
<a name="417"><span class="lineNum">     417 </span>                :            :     {</a>
<a name="418"><span class="lineNum">     418 </span>                :            :         TT_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, PACK_COUNTERS_SEC0_pack_per_xy_plane_ADDR32 + i); // disable auto last generation</a>
<a name="419"><span class="lineNum">     419 </span>                :            :     }</a>
<a name="420"><span class="lineNum">     420 </span>                :            : </a>
<a name="421"><span class="lineNum">     421 </span>                :            :     dest_rd_ctrl_u dest_rd_ctrl;</a>
<a name="422"><span class="lineNum">     422 </span>                :            :     dest_rd_ctrl.val = 0;</a>
<a name="423"><span class="lineNum">     423 </span>                :            : </a>
<a name="424"><span class="lineNum">     424 </span>                :            :     bool is_32b_format = pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::Int32) ||</a>
<a name="425"><span class="lineNum">     425 </span>                :            :                          pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::UInt32) ||</a>
<a name="426"><span class="lineNum">     426 </span>                :            :                          pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::Float32);</a>
<a name="427"><span class="lineNum">     427 </span>                :            :     bool is_int8_format = pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::Int8) || pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::UInt8);</a>
<a name="428"><span class="lineNum">     428 </span>                :            : </a>
<a name="429"><span class="lineNum">     429 </span>                :            :     dest_rd_ctrl.f.PCK_DEST_RD_CTRL_Read_32b_data = is_32b_format || is_fp32_dest_acc_en;</a>
<a name="430"><span class="lineNum">     430 </span>                :            :     dest_rd_ctrl.f.PCK_DEST_RD_CTRL_Read_int8     = !(is_fp32_dest_acc_en || is_32b_format) &amp;&amp; is_int8_format;</a>
<a name="431"><span class="lineNum">     431 </span>                :            : </a>
<a name="432"><span class="lineNum">     432 </span>                :            :     if (pack_dst_format == static_cast&lt;DataFormatType&gt;(DataFormat::UInt8))</a>
<a name="433"><span class="lineNum">     433 </span>                :            :     {</a>
<a name="434"><span class="lineNum">     434 </span>                :            :         dest_rd_ctrl.f.PCK_DEST_RD_CTRL_Read_unsigned = 1;</a>
<a name="435"><span class="lineNum">     435 </span>                :            :     }</a>
<a name="436"><span class="lineNum">     436 </span>                :            :     // Round to 10 bit mantissa from fp32 dest</a>
<a name="437"><span class="lineNum">     437 </span>                :            :     if (is_fp32_dest_acc_en &amp;&amp; (pack_src_format == static_cast&lt;DataFormatType&gt;(DataFormat::Float16)))</a>
<a name="438"><span class="lineNum">     438 </span>                :            :     {</a>
<a name="439"><span class="lineNum">     439 </span>                :            :         dest_rd_ctrl.f.PCK_DEST_RD_CTRL_Round_10b_mant = 1;</a>
<a name="440"><span class="lineNum">     440 </span>                :            :     }</a>
<a name="441"><span class="lineNum">     441 </span>                :            :     cfg_reg_rmw_tensix&lt;</a>
<a name="442"><span class="lineNum">     442 </span>                :            :         PCK_DEST_RD_CTRL_Read_32b_data_ADDR32,</a>
<a name="443"><span class="lineNum">     443 </span>                :            :         PCK_DEST_RD_CTRL_Read_32b_data_SHAMT,</a>
<a name="444"><span class="lineNum">     444 </span>                :            :         PCK_DEST_RD_CTRL_Read_32b_data_MASK | PCK_DEST_RD_CTRL_Read_unsigned_MASK | PCK_DEST_RD_CTRL_Round_10b_mant_MASK&gt;(dest_rd_ctrl.val);</a>
<a name="445"><span class="lineNum">     445 </span>                :            : </a>
<a name="446"><span class="lineNum">     446 </span>                :            :     if (IS_BFP_FORMAT(pack_dst_format))</a>
<a name="447"><span class="lineNum">     447 </span>                :            :     {</a>
<a name="448"><span class="lineNum">     448 </span>                :            :         cache_exponential_section_sizes_in_gprs&lt;true&gt;(num_faces, partial_face);</a>
<a name="449"><span class="lineNum">     449 </span>                :            : </a>
<a name="450"><span class="lineNum">     450 </span>                :            :         // Wait till the MMIO is finished</a>
<a name="451"><span class="lineNum">     451 </span>                :            :         TTI_STALLWAIT(p_stall::STALL_THCON, p_stall::TRISC_CFG);</a>
<a name="452"><span class="lineNum">     452 </span>                :            : </a>
<a name="453"><span class="lineNum">     453 </span>                :            :         // Override exp section size for packers 1,2,3</a>
<a name="454"><span class="lineNum">     454 </span>                :            :         // Tile header + exp size + datum size</a>
<a name="455"><span class="lineNum">     455 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG1_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP0_SEC_SIZE_BFP);</a>
<a name="456"><span class="lineNum">     456 </span>                :            :         if ((pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp8) ||</a>
<a name="457"><span class="lineNum">     457 </span>                :            :             (pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp8_b))</a>
<a name="458"><span class="lineNum">     458 </span>                :            :         {</a>
<a name="459"><span class="lineNum">     459 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP1_SEC_SIZE_BFP8);</a>
<a name="460"><span class="lineNum">     460 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP2_SEC_SIZE_BFP8);</a>
<a name="461"><span class="lineNum">     461 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP3_SEC_SIZE_BFP8);</a>
<a name="462"><span class="lineNum">     462 </span>                :            :         }</a>
<a name="463"><span class="lineNum">     463 </span>                :            :         else if (</a>
<a name="464"><span class="lineNum">     464 </span>                :            :             (pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp4) ||</a>
<a name="465"><span class="lineNum">     465 </span>                :            :             (pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp4_b))</a>
<a name="466"><span class="lineNum">     466 </span>                :            :         {</a>
<a name="467"><span class="lineNum">     467 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP1_SEC_SIZE_BFP4);</a>
<a name="468"><span class="lineNum">     468 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP2_SEC_SIZE_BFP4);</a>
<a name="469"><span class="lineNum">     469 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP3_SEC_SIZE_BFP4);</a>
<a name="470"><span class="lineNum">     470 </span>                :            :         }</a>
<a name="471"><span class="lineNum">     471 </span>                :            :         else if (</a>
<a name="472"><span class="lineNum">     472 </span>                :            :             (pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp2) ||</a>
<a name="473"><span class="lineNum">     473 </span>                :            :             (pack_dst_format &amp; 0x1F) == static_cast&lt;DataFormatType&gt;(DataFormat::Bfp2_b))</a>
<a name="474"><span class="lineNum">     474 </span>                :            :         {</a>
<a name="475"><span class="lineNum">     475 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP1_SEC_SIZE_BFP2);</a>
<a name="476"><span class="lineNum">     476 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP2_SEC_SIZE_BFP2);</a>
<a name="477"><span class="lineNum">     477 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::EXP3_SEC_SIZE_BFP2);</a>
<a name="478"><span class="lineNum">     478 </span>                :            :         }</a>
<a name="479"><span class="lineNum">     479 </span>                :            :     }</a>
<a name="480"><span class="lineNum">     480 </span>                :            :     else if ((pack_dst_format == static_cast&lt;DataFormatType&gt;(DataFormat::Lf8)) || ((pack_dst_format &amp; 0xF) == static_cast&lt;DataFormatType&gt;(DataFormat::Int8)))</a>
<a name="481"><span class="lineNum">     481 </span>                :            :     {</a>
<a name="482"><span class="lineNum">     482 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG1_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr::ZERO);</a>
<a name="483"><span class="lineNum">     483 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr::ZERO);</a>
<a name="484"><span class="lineNum">     484 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr::ZERO);</a>
<a name="485"><span class="lineNum">     485 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 0 - THCON_CFGREG_BASE_ADDR32, p_gpr::ZERO);</a>
<a name="486"><span class="lineNum">     486 </span>                :            :     }</a>
<a name="487"><span class="lineNum">     487 </span>                :            : </a>
<a name="488"><span class="lineNum">     488 </span>                :            :     // Set l1 address offset</a>
<a name="489"><span class="lineNum">     489 </span>                :            :     set_packer_l1_offset(pack_dst_format, face_r_dim);</a>
<a name="490"><span class="lineNum">     490 </span>                :            : </a>
<a name="491"><span class="lineNum">     491 </span>                :            :     TT_SETDMAREG(0, LOWER_HALFWORD(tile_size), 0, LO_16(p_gpr_pack::TILE_HEADER));</a>
<a name="492"><span class="lineNum">     492 </span>                :            : </a>
<a name="493"><span class="lineNum">     493 </span>                :            :     // Workaround for HW bug: tenstorrent/budabackend#1394</a>
<a name="494"><span class="lineNum">     494 </span>                :            :     if constexpr (is_fp32_dest_acc_en)</a>
<a name="495"><span class="lineNum">     495 </span>                :            :     {</a>
<a name="496"><span class="lineNum">     496 </span>                :            :         if (IS_BFP_A_FORMAT(pack_dst_format))</a>
<a name="497"><span class="lineNum">     497 </span>                :            :         {</a>
<a name="498"><span class="lineNum">     498 </span>                :            :             config.val[3]             = 0; // Only need to modify word[2][15:0]</a>
<a name="499"><span class="lineNum">     499 </span>                :            :             config.f.exp_threshold_en = 1;</a>
<a name="500"><span class="lineNum">     500 </span>                :            :             config.f.exp_threshold    = 113;</a>
<a name="501"><span class="lineNum">     501 </span>                :            :             TT_SETDMAREG(0, UPPER_HALFWORD(config.val[3]), 0, HI_16(p_gpr_pack::TMP_HI));</a>
<a name="502"><span class="lineNum">     502 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG1_Row_start_section_size_ADDR32 + 3 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_HI);</a>
<a name="503"><span class="lineNum">     503 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 3 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_HI);</a>
<a name="504"><span class="lineNum">     504 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 3 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_HI);</a>
<a name="505"><span class="lineNum">     505 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 3 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::TMP_HI);</a>
<a name="506"><span class="lineNum">     506 </span>                :            :         }</a>
<a name="507"><span class="lineNum">     507 </span>                :            :         else</a>
<a name="508"><span class="lineNum">     508 </span>                :            :         {</a>
<a name="509"><span class="lineNum">     509 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG1_Row_start_section_size_ADDR32 + 3 - THCON_CFGREG_BASE_ADDR32, p_gpr::ZERO);</a>
<a name="510"><span class="lineNum">     510 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG1_Row_start_section_size_ADDR32 + 3 - THCON_CFGREG_BASE_ADDR32, p_gpr::ZERO);</a>
<a name="511"><span class="lineNum">     511 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG8_Row_start_section_size_ADDR32 + 3 - THCON_CFGREG_BASE_ADDR32, p_gpr::ZERO);</a>
<a name="512"><span class="lineNum">     512 </span>                :            :             TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG8_Row_start_section_size_ADDR32 + 3 - THCON_CFGREG_BASE_ADDR32, p_gpr::ZERO);</a>
<a name="513"><span class="lineNum">     513 </span>                :            :         }</a>
<a name="514"><span class="lineNum">     514 </span>                :            :     }</a>
<a name="515"><span class="lineNum">     515 </span>                :            : </a>
<a name="516"><span class="lineNum">     516 </span>                :            :     cfg_reg_rmw_tensix&lt;ALU_FORMAT_SPEC_REG2_Dstacc_RMW&gt;(pack_src_format);</a>
<a name="517"><span class="lineNum">     517 </span>                :            : </a>
<a name="518"><span class="lineNum">     518 </span>                :            :     // Set packer strides</a>
<a name="519"><span class="lineNum">     519 </span>                :            :     set_packer_strides(pack_src_format, pack_dst_format);</a>
<a name="520"><span class="lineNum">     520 </span>                :            : }</a>
<a name="521"><span class="lineNum">     521 </span>                :            : </a>
<a name="522"><span class="lineNum">     522 </span>                :            : template &lt;bool is_fp32_dest_acc_en, bool untilize&gt;</a>
<a name="523"><span class="lineNum">     523 </span>                :<span class="lineCov">         20 : inline void configure_pack(</span></a>
<a name="524"><span class="lineNum">     524 </span>                :            :     const uint pack_src_format,</a>
<a name="525"><span class="lineNum">     525 </span>                :            :     const uint pack_dst_format,</a>
<a name="526"><span class="lineNum">     526 </span>                :            :     const uint tile_size    = 0,</a>
<a name="527"><span class="lineNum">     527 </span>                :            :     const uint face_r_dim   = FACE_R_DIM,</a>
<a name="528"><span class="lineNum">     528 </span>                :            :     const uint num_faces    = 4,</a>
<a name="529"><span class="lineNum">     529 </span>                :            :     const bool partial_face = false,</a>
<a name="530"><span class="lineNum">     530 </span>                :            :     const bool narrow_tile  = false,</a>
<a name="531"><span class="lineNum">     531 </span>                :            :     const uint relu_config  = 0)</a>
<a name="532"><span class="lineNum">     532 </span>                :            : {</a>
<a name="533"><span class="lineNum">     533 </span>                :            :     // Get pointer to registers for current state ID</a>
<a name="534"><span class="lineNum">     534 </span>                :<span class="lineCov">         20 :     volatile uint* cfg = get_cfg_pointer();</span></a>
<a name="535"><span class="lineNum">     535 </span>                :            : </a>
<a name="536"><span class="lineNum">     536 </span>                :<span class="lineCov">         20 :     if (pack_src_format != pack_dst_format)</span></a>
<a name="537"><span class="lineNum">     537 </span>                :            :     {</a>
<a name="538"><span class="lineNum">     538 </span>                :<span class="lineCov">          6 :         TTI_STALLWAIT(p_stall::STALL_PACK, p_stall::PACK);</span></a>
<a name="539"><span class="lineNum">     539 </span>                :<span class="lineCov">          6 :         tensix_sync();</span></a>
<a name="540"><span class="lineNum">     540 </span>                :            :     }</a>
<a name="541"><span class="lineNum">     541 </span>                :            : </a>
<a name="542"><span class="lineNum">     542 </span>                :<span class="lineCov">         20 :     set_packer_strides(pack_src_format, pack_dst_format);</span></a>
<a name="543"><span class="lineNum">     543 </span>                :            : </a>
<a name="544"><span class="lineNum">     544 </span>                :<span class="lineCov">         20 :     t6_mutex_acquire(mutex::REG_RMW);</span></a>
<a name="545"><span class="lineNum">     545 </span>                :            : </a>
<a name="546"><span class="lineNum">     546 </span>                :<span class="lineCov">         20 :     const uint alu_dst_format = pack_src_format;</span></a>
<a name="547"><span class="lineNum">     547 </span>                :            : </a>
<a name="548"><span class="lineNum">     548 </span>                :<span class="lineCov">         20 :     cfg_reg_rmw_tensix&lt;ALU_FORMAT_SPEC_REG2_Dstacc_RMW&gt;(alu_dst_format);</span></a>
<a name="549"><span class="lineNum">     549 </span>                :            : </a>
<a name="550"><span class="lineNum">     550 </span>                :            :     // Config RELU</a>
<a name="551"><span class="lineNum">     551 </span>                :            :     relu_config_u hw_relu_config;</a>
<a name="552"><span class="lineNum">     552 </span>                :<span class="lineCov">         20 :     hw_relu_config.r.STACC_RELU_ApplyRelu     = relu_config &amp; 0xffff;</span></a>
<a name="553"><span class="lineNum">     553 </span>                :<span class="lineCov">         20 :     hw_relu_config.r.STACC_RELU_ReluThreshold = (relu_config &gt;&gt; 16) &amp; 0xffff;</span></a>
<a name="554"><span class="lineNum">     554 </span>                :            : </a>
<a name="555"><span class="lineNum">     555 </span>                :<span class="lineCov">         20 :     constexpr uint hw_relu_mask = STACC_RELU_ApplyRelu_MASK | STACC_RELU_ReluThreshold_MASK;</span></a>
<a name="556"><span class="lineNum">     556 </span>                :<span class="lineCov">         20 :     cfg_reg_rmw_tensix&lt;STACC_RELU_ApplyRelu_ADDR32, 0, hw_relu_mask&gt;(hw_relu_config.val[0]);</span></a>
<a name="557"><span class="lineNum">     557 </span>                :            : </a>
<a name="558"><span class="lineNum">     558 </span>                :<span class="lineCov">         20 :     t6_mutex_release(mutex::REG_RMW);</span></a>
<a name="559"><span class="lineNum">     559 </span>                :            : </a>
<a name="560"><span class="lineNum">     560 </span>                :<span class="lineCov">         20 :     set_packer_config&lt;is_fp32_dest_acc_en&gt;(pack_src_format, pack_dst_format, num_faces, partial_face);</span></a>
<a name="561"><span class="lineNum">     561 </span>                :            : </a>
<a name="562"><span class="lineNum">     562 </span>                :<span class="lineCov">         20 :     set_packer_l1_offset(pack_dst_format, face_r_dim);</span></a>
<a name="563"><span class="lineNum">     563 </span>                :            : </a>
<a name="564"><span class="lineNum">     564 </span>                :            :     // PACK_COUNTERS_SEC0_pack_per_xy_plane = cfg_reg_array[3][0 +: 8];</a>
<a name="565"><span class="lineNum">     565 </span>                :            :     // PACK_COUNTERS_SEC0_pack_reads_per_xy_plane = cfg_reg_array[3][8 +: 8];</a>
<a name="566"><span class="lineNum">     566 </span>                :            :     // PACK_COUNTERS_SEC0_pack_xys_per_tile = cfg_reg_array[3][16 +: 7];</a>
<a name="567"><span class="lineNum">     567 </span>                :            :     // PACK_COUNTERS_SEC0_pack_yz_transposed = cfg_reg_array[3][23 +: 1];</a>
<a name="568"><span class="lineNum">     568 </span>                :            :     pack_counters_u pack_counters;</a>
<a name="569"><span class="lineNum">     569 </span>                :<span class="lineCov">         20 :     pack_counters.val                       = 0;</span></a>
<a name="570"><span class="lineNum">     570 </span>                :<span class="lineCov">         20 :     pack_counters.f.pack_reads_per_xy_plane = face_r_dim; // Number of reads per face</span></a>
<a name="571"><span class="lineNum">     571 </span>                :            :                                                           // Used for resetting tile position generator for edge masks</a>
<a name="572"><span class="lineNum">     572 </span>                :<span class="lineCov">        100 :     for (uint i = 0; i &lt; 4; i++)</span></a>
<a name="573"><span class="lineNum">     573 </span>                :            :     {</a>
<a name="574"><span class="lineNum">     574 </span>                :<span class="lineCov">         80 :         cfg[PACK_COUNTERS_SEC0_pack_per_xy_plane_ADDR32 + i] = pack_counters.val; // disable auto last generation</span></a>
<a name="575"><span class="lineNum">     575 </span>                :            :     }</a>
<a name="576"><span class="lineNum">     576 </span>                :            : </a>
<a name="577"><span class="lineNum">     577 </span>                :            :     pck_edge_offset_u pck_edge_offset;</a>
<a name="578"><span class="lineNum">     578 </span>                :            :     pck_edge_offset.val    = 0;</a>
<a name="579"><span class="lineNum">     579 </span>                :            :     pck_edge_offset.f.mask = 0xffff;</a>
<a name="580"><span class="lineNum">     580 </span>                :            : </a>
<a name="581"><span class="lineNum">     581 </span>                :<span class="lineCov">         20 :     cfg[PCK_EDGE_OFFSET_SEC0_mask_ADDR32]                = pck_edge_offset.val;</span></a>
<a name="582"><span class="lineNum">     582 </span>                :<span class="lineCov">         20 :     cfg[TILE_ROW_SET_MAPPING_0_row_set_mapping_0_ADDR32] = 0x0; // All packers use row set mapping 0, edge offset 0 mask</span></a>
<a name="583"><span class="lineNum">     583 </span>                :            : </a>
<a name="584"><span class="lineNum">     584 </span>                :<span class="lineCov">         20 :     regfile[p_gpr_pack::TILE_HEADER]     = tile_size;</span></a>
<a name="585"><span class="lineNum">     585 </span>                :<span class="lineCov">         20 :     regfile[p_gpr_pack::TILE_HEADER + 1] = 0;</span></a>
<a name="586"><span class="lineNum">     586 </span>                :<span class="lineCov">         20 :     regfile[p_gpr_pack::TILE_HEADER + 2] = 0;</span></a>
<a name="587"><span class="lineNum">     587 </span>                :<span class="lineCov">         20 :     regfile[p_gpr_pack::TILE_HEADER + 3] = 0;</span></a>
<a name="588"><span class="lineNum">     588 </span>                :<span class="lineCov">         20 :     sync_regfile_write(p_gpr_pack::TILE_HEADER + 3);</span></a>
<a name="589"><span class="lineNum">     589 </span>                :            : </a>
<a name="590"><span class="lineNum">     590 </span>                :<span class="lineCov">         20 :     const uint face_dim = face_r_dim * FACE_C_DIM;</span></a>
<a name="591"><span class="lineNum">     591 </span>                :            : </a>
<a name="592"><span class="lineNum">     592 </span>                :            :     // To untilize narrow tile (32x16) we just pack 2 faces back to back</a>
<a name="593"><span class="lineNum">     593 </span>                :            :     // Number of datums to pack per row</a>
<a name="594"><span class="lineNum">     594 </span>                :<span class="lineCov">         20 :     const uint pack_x_dim = (narrow_tile || !untilize) ? face_dim : FACE_R_DIM;</span></a>
<a name="595"><span class="lineNum">     595 </span>                :            : </a>
<a name="596"><span class="lineNum">     596 </span>                :<span class="lineCov">         20 :     TT_SETADCXX(p_setadc::PAC, pack_x_dim - 1, 0x0);</span></a>
<a name="597"><span class="lineNum">     597 </span>                :<span class="lineCov">         20 : }</span></a>
<a name="598"><span class="lineNum">     598 </span>                :            : </a>
<a name="599"><span class="lineNum">     599 </span>                :<span class="lineCov">         13 : inline uint8_t get_packer_dest_offset_index()</span></a>
<a name="600"><span class="lineNum">     600 </span>                :            : {</a>
<a name="601"><span class="lineNum">     601 </span>                :<span class="lineCov">         13 :     return (dest_offset_id ? p_gpr_pack::DEST_OFFSET_HI : p_gpr_pack::DEST_OFFSET_LO);</span></a>
<a name="602"><span class="lineNum">     602 </span>                :            : }</a>
<a name="603"><span class="lineNum">     603 </span>                :            : </a>
<a name="604"><span class="lineNum">     604 </span>                :            : inline uint32_t get_packer_dest_offset()</a>
<a name="605"><span class="lineNum">     605 </span>                :            : {</a>
<a name="606"><span class="lineNum">     606 </span>                :            :     return (dest_offset_id ? DEST_REGISTER_HALF_SIZE : 0x0);</a>
<a name="607"><span class="lineNum">     607 </span>                :            : }</a>
<a name="608"><span class="lineNum">     608 </span>                :            : </a>
<a name="609"><span class="lineNum">     609 </span>                :<span class="lineCov">         13 : inline void flip_packer_dest_offset_id()</span></a>
<a name="610"><span class="lineNum">     610 </span>                :            : {</a>
<a name="611"><span class="lineNum">     611 </span>                :<span class="lineCov">         13 :     dest_offset_id = 1 - dest_offset_id;</span></a>
<a name="612"><span class="lineNum">     612 </span>                :            : }</a>
<a name="613"><span class="lineNum">     613 </span>                :            : </a>
<a name="614"><span class="lineNum">     614 </span>                :            : // Flip packer dest register offset to 0 or DEST_REGISTER_HALF_SIZE</a>
<a name="615"><span class="lineNum">     615 </span>                :            : // flip-flopping between two halves</a>
<a name="616"><span class="lineNum">     616 </span>                :            : template &lt;DstSync Dst&gt;</a>
<a name="617"><span class="lineNum">     617 </span>                :<span class="lineCov">         20 : inline void select_packer_dest_registers()</span></a>
<a name="618"><span class="lineNum">     618 </span>                :            : {</a>
<a name="619"><span class="lineNum">     619 </span>                :            :     if constexpr (Dst == DstSync::SyncFull)</a>
<a name="620"><span class="lineNum">     620 </span>                :            :     {</a>
<a name="621"><span class="lineNum">     621 </span>                :<span class="lineCov">          7 :         TTI_WRCFG(p_gpr_pack::DEST_OFFSET_LO, p_cfg::WRCFG_128b, DEST_TARGET_REG_CFG_PACK_SEC0_Offset_ADDR32);</span></a>
<a name="622"><span class="lineNum">     622 </span>                :            :     }</a>
<a name="623"><span class="lineNum">     623 </span>                :            :     else</a>
<a name="624"><span class="lineNum">     624 </span>                :            :     {</a>
<a name="625"><span class="lineNum">     625 </span>                :<span class="lineCov">         26 :         TT_WRCFG(get_packer_dest_offset_index(), p_cfg::WRCFG_128b, DEST_TARGET_REG_CFG_PACK_SEC0_Offset_ADDR32);</span></a>
<a name="626"><span class="lineNum">     626 </span>                :            :     }</a>
<a name="627"><span class="lineNum">     627 </span>                :<span class="lineCov">         33 :     TTI_DMANOP;</span></a>
<a name="628"><span class="lineNum">     628 </span>                :<span class="lineCov">         33 :     TTI_DMANOP;</span></a>
<a name="629"><span class="lineNum">     629 </span>                :            : }</a>
<a name="630"><span class="lineNum">     630 </span>                :            : </a>
<a name="631"><span class="lineNum">     631 </span>                :            : // Program packer destination addresses from GPRs</a>
<a name="632"><span class="lineNum">     632 </span>                :            : template &lt;PackSelMask PackSel = PACK_ALL&gt;</a>
<a name="633"><span class="lineNum">     633 </span>                :<span class="lineCov">         83 : inline void program_packer_destination(uint32_t addr, bool restore = true)</span></a>
<a name="634"><span class="lineNum">     634 </span>                :            : {</a>
<a name="635"><span class="lineNum">     635 </span>                :<span class="lineCov">         83 :     uint32_t new_l1_addr = (1 &lt;&lt; 31) | addr;</span></a>
<a name="636"><span class="lineNum">     636 </span>                :<span class="lineCov">         83 :     TT_SETDMAREG(0, LOWER_HALFWORD(addr), 0, LO_16(p_gpr_pack::OUTPUT_ADDR));</span></a>
<a name="637"><span class="lineNum">     637 </span>                :<span class="lineCov">         83 :     TT_SETDMAREG(0, UPPER_HALFWORD(new_l1_addr), 0, HI_16(p_gpr_pack::OUTPUT_ADDR));</span></a>
<a name="638"><span class="lineNum">     638 </span>                :            : </a>
<a name="639"><span class="lineNum">     639 </span>                :            :     // TTI_STALLWAIT(p_stall::STALL_THCON, p_stall::PACK);</a>
<a name="640"><span class="lineNum">     640 </span>                :<span class="lineCov">         83 :     TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG1_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::OUTPUT_ADDR);</span></a>
<a name="641"><span class="lineNum">     641 </span>                :            : </a>
<a name="642"><span class="lineNum">     642 </span>                :<span class="lineCov">         83 :     TTI_PACR(ADDR_MOD_2, 0, 0xf, 0, 0, 1, 0); // pack flush</span></a>
<a name="643"><span class="lineNum">     643 </span>                :            : </a>
<a name="644"><span class="lineNum">     644 </span>                :            :     if (restore)</a>
<a name="645"><span class="lineNum">     645 </span>                :            :     {</a>
<a name="646"><span class="lineNum">     646 </span>                :<span class="lineCov">         83 :         TT_SETDMAREG(0, UPPER_HALFWORD(addr), 0, HI_16(p_gpr_pack::OUTPUT_ADDR));</span></a>
<a name="647"><span class="lineNum">     647 </span>                :            :     }</a>
<a name="648"><span class="lineNum">     648 </span>                :            : }</a>
<a name="649"><span class="lineNum">     649 </span>                :            : </a>
<a name="650"><span class="lineNum">     650 </span>                :            : template &lt;uint32_t block_ct_dim, uint32_t full_ct_dim, bool diagonal = false, uint32_t row_num_datums = TILE_C_DIM&gt;</a>
<a name="651"><span class="lineNum">     651 </span>                :            : inline void program_packer_untilized_destination(const uint32_t addr, const uint32_t pack_dst_format)</a>
<a name="652"><span class="lineNum">     652 </span>                :            : {</a>
<a name="653"><span class="lineNum">     653 </span>                :            :     if constexpr (diagonal)</a>
<a name="654"><span class="lineNum">     654 </span>                :            :     {</a>
<a name="655"><span class="lineNum">     655 </span>                :            :         const uint32_t block_size  = SCALE_DATUM_SIZE(pack_dst_format, FACE_C_DIM);</a>
<a name="656"><span class="lineNum">     656 </span>                :            :         constexpr uint32_t offset0 = 0;</a>
<a name="657"><span class="lineNum">     657 </span>                :            :         const uint32_t offset1     = (1 * block_size) / 16;</a>
<a name="658"><span class="lineNum">     658 </span>                :            :         // const uint32_t offset2 = (2*block_size)/16;</a>
<a name="659"><span class="lineNum">     659 </span>                :            :         // const uint32_t offset3 = (3*block_size)/16;</a>
<a name="660"><span class="lineNum">     660 </span>                :            : </a>
<a name="661"><span class="lineNum">     661 </span>                :            :         TT_SETDMAREG(0, LOWER_HALFWORD(addr + offset0), 0, LO_16(p_gpr_pack::OUTPUT_ADDR + 0));</a>
<a name="662"><span class="lineNum">     662 </span>                :            :         TT_SETDMAREG(0, UPPER_HALFWORD(addr + offset0), 0, HI_16(p_gpr_pack::OUTPUT_ADDR + 0));</a>
<a name="663"><span class="lineNum">     663 </span>                :            :         TT_SETDMAREG(0, LOWER_HALFWORD(addr + offset1), 0, LO_16(p_gpr_pack::OUTPUT_ADDR + 1));</a>
<a name="664"><span class="lineNum">     664 </span>                :            :         TT_SETDMAREG(0, UPPER_HALFWORD(addr + offset1), 0, HI_16(p_gpr_pack::OUTPUT_ADDR + 1));</a>
<a name="665"><span class="lineNum">     665 </span>                :            :         // TT_SETDMAREG(0, LOWER_HALFWORD(addr+offset2), 0, LO_16(p_gpr_pack::OUTPUT_ADDR+2));</a>
<a name="666"><span class="lineNum">     666 </span>                :            :         // TT_SETDMAREG(0, UPPER_HALFWORD(addr+offset2), 0, HI_16(p_gpr_pack::OUTPUT_ADDR+2));</a>
<a name="667"><span class="lineNum">     667 </span>                :            :         // TT_SETDMAREG(0, LOWER_HALFWORD(addr+offset3), 0, LO_16(p_gpr_pack::OUTPUT_ADDR+3));</a>
<a name="668"><span class="lineNum">     668 </span>                :            :         // TT_SETDMAREG(0, UPPER_HALFWORD(addr+offset3), 0, HI_16(p_gpr_pack::OUTPUT_ADDR+3));</a>
<a name="669"><span class="lineNum">     669 </span>                :            : </a>
<a name="670"><span class="lineNum">     670 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG1_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::OUTPUT_ADDR);</a>
<a name="671"><span class="lineNum">     671 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG8_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::OUTPUT_ADDR + 1);</a>
<a name="672"><span class="lineNum">     672 </span>                :            :         // TTI_REG2FLOP(1,0,0,0,THCON_SEC1_REG1_L1_Dest_addr_ADDR32-THCON_CFGREG_BASE_ADDR32, p_gpr_pack::OUTPUT_ADDR+2);</a>
<a name="673"><span class="lineNum">     673 </span>                :            :         // TTI_REG2FLOP(1,0,0,0,THCON_SEC1_REG8_L1_Dest_addr_ADDR32-THCON_CFGREG_BASE_ADDR32, p_gpr_pack::OUTPUT_ADDR+3);</a>
<a name="674"><span class="lineNum">     674 </span>                :            : </a>
<a name="675"><span class="lineNum">     675 </span>                :            :         TTI_PACR(ADDR_MOD_2, 0, 0xf, 0, 0, 1, 0); // pack flush</a>
<a name="676"><span class="lineNum">     676 </span>                :            :     }</a>
<a name="677"><span class="lineNum">     677 </span>                :            :     else</a>
<a name="678"><span class="lineNum">     678 </span>                :            :     {</a>
<a name="679"><span class="lineNum">     679 </span>                :            :         // Each packer packs 8 rows of full_ct_dim*TILE_C_DIM datums</a>
<a name="680"><span class="lineNum">     680 </span>                :            :         const uint32_t block_size  = SCALE_DATUM_SIZE(pack_dst_format, full_ct_dim * TILE_C_DIM * (TILE_R_DIM / 4));</a>
<a name="681"><span class="lineNum">     681 </span>                :            :         constexpr uint32_t offset0 = 0;</a>
<a name="682"><span class="lineNum">     682 </span>                :            :         const uint32_t offset1     = (1 * row_num_datums * block_size) / 16 / TILE_C_DIM;</a>
<a name="683"><span class="lineNum">     683 </span>                :            :         const uint32_t offset2     = (2 * row_num_datums * block_size) / 16 / TILE_C_DIM;</a>
<a name="684"><span class="lineNum">     684 </span>                :            :         const uint32_t offset3     = (3 * row_num_datums * block_size) / 16 / TILE_C_DIM;</a>
<a name="685"><span class="lineNum">     685 </span>                :            : </a>
<a name="686"><span class="lineNum">     686 </span>                :            :         TT_SETDMAREG(0, LOWER_HALFWORD(addr + offset0), 0, LO_16(p_gpr_pack::OUTPUT_ADDR + 0));</a>
<a name="687"><span class="lineNum">     687 </span>                :            :         TT_SETDMAREG(0, UPPER_HALFWORD(addr + offset0), 0, HI_16(p_gpr_pack::OUTPUT_ADDR + 0));</a>
<a name="688"><span class="lineNum">     688 </span>                :            :         TT_SETDMAREG(0, LOWER_HALFWORD(addr + offset1), 0, LO_16(p_gpr_pack::OUTPUT_ADDR + 1));</a>
<a name="689"><span class="lineNum">     689 </span>                :            :         TT_SETDMAREG(0, UPPER_HALFWORD(addr + offset1), 0, HI_16(p_gpr_pack::OUTPUT_ADDR + 1));</a>
<a name="690"><span class="lineNum">     690 </span>                :            :         TT_SETDMAREG(0, LOWER_HALFWORD(addr + offset2), 0, LO_16(p_gpr_pack::OUTPUT_ADDR + 2));</a>
<a name="691"><span class="lineNum">     691 </span>                :            :         TT_SETDMAREG(0, UPPER_HALFWORD(addr + offset2), 0, HI_16(p_gpr_pack::OUTPUT_ADDR + 2));</a>
<a name="692"><span class="lineNum">     692 </span>                :            :         TT_SETDMAREG(0, LOWER_HALFWORD(addr + offset3), 0, LO_16(p_gpr_pack::OUTPUT_ADDR + 3));</a>
<a name="693"><span class="lineNum">     693 </span>                :            :         TT_SETDMAREG(0, UPPER_HALFWORD(addr + offset3), 0, HI_16(p_gpr_pack::OUTPUT_ADDR + 3));</a>
<a name="694"><span class="lineNum">     694 </span>                :            : </a>
<a name="695"><span class="lineNum">     695 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG1_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::OUTPUT_ADDR);</a>
<a name="696"><span class="lineNum">     696 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC0_REG8_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::OUTPUT_ADDR + 1);</a>
<a name="697"><span class="lineNum">     697 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG1_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::OUTPUT_ADDR + 2);</a>
<a name="698"><span class="lineNum">     698 </span>                :            :         TTI_REG2FLOP(1, 0, 0, 0, THCON_SEC1_REG8_L1_Dest_addr_ADDR32 - THCON_CFGREG_BASE_ADDR32, p_gpr_pack::OUTPUT_ADDR + 3);</a>
<a name="699"><span class="lineNum">     699 </span>                :            : </a>
<a name="700"><span class="lineNum">     700 </span>                :            :         TTI_PACR(ADDR_MOD_2, 0, 0xf, 0, 0, 1, 0); // pack flush</a>
<a name="701"><span class="lineNum">     701 </span>                :            :     }</a>
<a name="702"><span class="lineNum">     702 </span>                :            : }</a>
<a name="703"><span class="lineNum">     703 </span>                :            : </a>
<a name="704"><span class="lineNum">     704 </span>                :            : inline void program_packer_dest_offset_registers(uint32_t dest_tile_offset)</a>
<a name="705"><span class="lineNum">     705 </span>                :            : {</a>
<a name="706"><span class="lineNum">     706 </span>                :            :     TT_SETDMAREG(0, LOWER_HALFWORD(dest_tile_offset), 0, LO_16(p_gpr_pack::TEMP_TILE_OFFSET));</a>
<a name="707"><span class="lineNum">     707 </span>                :            :     TT_SETDMAREG(0, UPPER_HALFWORD(dest_tile_offset), 0, HI_16(p_gpr_pack::TEMP_TILE_OFFSET));</a>
<a name="708"><span class="lineNum">     708 </span>                :            :     TTI_WRCFG(p_gpr_pack::TEMP_TILE_OFFSET, p_cfg::WRCFG_32b, PCK0_ADDR_BASE_REG_0_Base_ADDR32);</a>
<a name="709"><span class="lineNum">     709 </span>                :            :     TTI_DMANOP;</a>
<a name="710"><span class="lineNum">     710 </span>                :            :     TTI_DMANOP;</a>
<a name="711"><span class="lineNum">     711 </span>                :            : }</a>
<a name="712"><span class="lineNum">     712 </span>                :            : </a>
<a name="713"><span class="lineNum">     713 </span>                :            : inline void reconfigure_packer_l1_acc(const std::uint32_t pack_l1_acc)</a>
<a name="714"><span class="lineNum">     714 </span>                :            : {</a>
<a name="715"><span class="lineNum">     715 </span>                :            :     // assumes all configured packers have these fields as common values</a>
<a name="716"><span class="lineNum">     716 </span>                :            :     //  pack_config_u pack_config;</a>
<a name="717"><span class="lineNum">     717 </span>                :            :     //  pack_config.val[3] = 0;</a>
<a name="718"><span class="lineNum">     718 </span>                :            :     //  pack_config.f.pack_l1_acc_disable_pack_zero_flag = pack_l1_acc ? (0b11) : (0b00);</a>
<a name="719"><span class="lineNum">     719 </span>                :            : </a>
<a name="720"><span class="lineNum">     720 </span>                :            :     // TT_SETDMAREG(0, pack_config.val[3] &amp; 0xffff, 0, LO_16(p_gpr_pack::TMP0));</a>
<a name="721"><span class="lineNum">     721 </span>                :            :     // TT_SETDMAREG(0, (pack_config.val[3] &gt;&gt; 16) &amp; 0xffff, 0, HI_16(p_gpr_pack::TMP0));</a>
<a name="722"><span class="lineNum">     722 </span>                :            :     // TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, THCON_SEC0_REG1_Pack_L1_Acc_ADDR32);</a>
<a name="723"><span class="lineNum">     723 </span>                :            :     // TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, THCON_SEC0_REG8_Pack_L1_Acc_ADDR32);</a>
<a name="724"><span class="lineNum">     724 </span>                :            :     // TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, THCON_SEC1_REG1_Pack_L1_Acc_ADDR32);</a>
<a name="725"><span class="lineNum">     725 </span>                :            :     // TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, THCON_SEC1_REG8_Pack_L1_Acc_ADDR32);</a>
<a name="726"><span class="lineNum">     726 </span>                :            :     // TTI_DMANOP;TTI_DMANOP;</a>
<a name="727"><span class="lineNum">     727 </span>                :            : </a>
<a name="728"><span class="lineNum">     728 </span>                :            :     // TTI_STALLWAIT(p_stall::STALL_PACK, p_stall::TRISC_CFG);</a>
<a name="729"><span class="lineNum">     729 </span>                :            : </a>
<a name="730"><span class="lineNum">     730 </span>                :            :     const uint32_t pack_l1_acc_disable_pack_zero_flag = pack_l1_acc ? (0b11) : (0b00);</a>
<a name="731"><span class="lineNum">     731 </span>                :            : </a>
<a name="732"><span class="lineNum">     732 </span>                :            :     cfg_reg_rmw_tensix&lt;</a>
<a name="733"><span class="lineNum">     733 </span>                :            :         THCON_SEC0_REG1_Pack_L1_Acc_ADDR32,</a>
<a name="734"><span class="lineNum">     734 </span>                :            :         THCON_SEC0_REG1_Pack_L1_Acc_SHAMT,</a>
<a name="735"><span class="lineNum">     735 </span>                :            :         THCON_SEC0_REG1_Disable_pack_zero_flags_MASK | THCON_SEC0_REG1_Pack_L1_Acc_MASK&gt;(pack_l1_acc_disable_pack_zero_flag);</a>
<a name="736"><span class="lineNum">     736 </span>                :            :     cfg_reg_rmw_tensix&lt;</a>
<a name="737"><span class="lineNum">     737 </span>                :            :         THCON_SEC0_REG8_Pack_L1_Acc_ADDR32,</a>
<a name="738"><span class="lineNum">     738 </span>                :            :         THCON_SEC0_REG8_Pack_L1_Acc_SHAMT,</a>
<a name="739"><span class="lineNum">     739 </span>                :            :         THCON_SEC0_REG8_Disable_pack_zero_flags_MASK | THCON_SEC0_REG8_Pack_L1_Acc_MASK&gt;(pack_l1_acc_disable_pack_zero_flag);</a>
<a name="740"><span class="lineNum">     740 </span>                :            :     cfg_reg_rmw_tensix&lt;</a>
<a name="741"><span class="lineNum">     741 </span>                :            :         THCON_SEC1_REG1_Pack_L1_Acc_ADDR32,</a>
<a name="742"><span class="lineNum">     742 </span>                :            :         THCON_SEC1_REG1_Pack_L1_Acc_SHAMT,</a>
<a name="743"><span class="lineNum">     743 </span>                :            :         THCON_SEC1_REG1_Disable_pack_zero_flags_MASK | THCON_SEC1_REG1_Pack_L1_Acc_MASK&gt;(pack_l1_acc_disable_pack_zero_flag);</a>
<a name="744"><span class="lineNum">     744 </span>                :            :     cfg_reg_rmw_tensix&lt;</a>
<a name="745"><span class="lineNum">     745 </span>                :            :         THCON_SEC1_REG8_Pack_L1_Acc_ADDR32,</a>
<a name="746"><span class="lineNum">     746 </span>                :            :         THCON_SEC1_REG8_Pack_L1_Acc_SHAMT,</a>
<a name="747"><span class="lineNum">     747 </span>                :            :         THCON_SEC1_REG8_Disable_pack_zero_flags_MASK | THCON_SEC1_REG8_Pack_L1_Acc_MASK&gt;(pack_l1_acc_disable_pack_zero_flag);</a>
<a name="748"><span class="lineNum">     748 </span>                :            : }</a>
<a name="749"><span class="lineNum">     749 </span>                :            : </a>
<a name="750"><span class="lineNum">     750 </span>                :            : // Write tile header to l1</a>
<a name="751"><span class="lineNum">     751 </span>                :            : inline void write_tile_header()</a>
<a name="752"><span class="lineNum">     752 </span>                :            : {</a>
<a name="753"><span class="lineNum">     753 </span>                :            :     TTI_STOREIND(1, 0, p_ind::LD_16B, LO_16(0), p_ind::INC_NONE, p_gpr_pack::TILE_HEADER, p_gpr_pack::OUTPUT_ADDR);</a>
<a name="754"><span class="lineNum">     754 </span>                :            : }</a>
<a name="755"><span class="lineNum">     755 </span>                :            : </a>
<a name="756"><span class="lineNum">     756 </span>                :            : // READERS FOR CONFIG STRUCTS</a>
<a name="757"><span class="lineNum">     757 </span>                :            : </a>
<a name="758"><span class="lineNum">     758 </span>                :            : inline pack_config_t read_pack_config_helper(uint32_t reg_addr, const volatile uint tt_reg_ptr* cfg)</a>
<a name="759"><span class="lineNum">     759 </span>                :            : {</a>
<a name="760"><span class="lineNum">     760 </span>                :            :     pack_config_u config = {.val = 0};</a>
<a name="761"><span class="lineNum">     761 </span>                :            : </a>
<a name="762"><span class="lineNum">     762 </span>                :            :     config.val[0] = cfg[reg_addr];</a>
<a name="763"><span class="lineNum">     763 </span>                :            :     config.val[1] = cfg[reg_addr + 1];</a>
<a name="764"><span class="lineNum">     764 </span>                :            :     config.val[2] = cfg[reg_addr + 2];</a>
<a name="765"><span class="lineNum">     765 </span>                :            :     config.val[3] = cfg[reg_addr + 3];</a>
<a name="766"><span class="lineNum">     766 </span>                :            : </a>
<a name="767"><span class="lineNum">     767 </span>                :            :     return config.f;</a>
<a name="768"><span class="lineNum">     768 </span>                :            : }</a>
<a name="769"><span class="lineNum">     769 </span>                :            : </a>
<a name="770"><span class="lineNum">     770 </span>                :            : inline std::array&lt;pack_config_t, NUM_PACKERS&gt; read_pack_config()</a>
<a name="771"><span class="lineNum">     771 </span>                :            : {</a>
<a name="772"><span class="lineNum">     772 </span>                :            :     std::array&lt;pack_config_t, NUM_PACKERS&gt; config_vec;</a>
<a name="773"><span class="lineNum">     773 </span>                :            : </a>
<a name="774"><span class="lineNum">     774 </span>                :            :     // Get pointer to registers for current state ID</a>
<a name="775"><span class="lineNum">     775 </span>                :            :     volatile uint tt_reg_ptr* cfg = get_cfg_pointer();</a>
<a name="776"><span class="lineNum">     776 </span>                :            : </a>
<a name="777"><span class="lineNum">     777 </span>                :            :     config_vec[0] = read_pack_config_helper(THCON_SEC0_REG1_Row_start_section_size_ADDR32, cfg);</a>
<a name="778"><span class="lineNum">     778 </span>                :            :     config_vec[1] = read_pack_config_helper(THCON_SEC0_REG8_Row_start_section_size_ADDR32, cfg);</a>
<a name="779"><span class="lineNum">     779 </span>                :            :     config_vec[2] = read_pack_config_helper(THCON_SEC1_REG1_Row_start_section_size_ADDR32, cfg);</a>
<a name="780"><span class="lineNum">     780 </span>                :            :     config_vec[3] = read_pack_config_helper(THCON_SEC1_REG8_Row_start_section_size_ADDR32, cfg);</a>
<a name="781"><span class="lineNum">     781 </span>                :            : </a>
<a name="782"><span class="lineNum">     782 </span>                :            :     return config_vec;</a>
<a name="783"><span class="lineNum">     783 </span>                :            : }</a>
<a name="784"><span class="lineNum">     784 </span>                :            : </a>
<a name="785"><span class="lineNum">     785 </span>                :            : inline relu_config_t read_relu_config()</a>
<a name="786"><span class="lineNum">     786 </span>                :            : {</a>
<a name="787"><span class="lineNum">     787 </span>                :            :     relu_config_u config;</a>
<a name="788"><span class="lineNum">     788 </span>                :            : </a>
<a name="789"><span class="lineNum">     789 </span>                :            :     // Get pointer to registers for current state ID</a>
<a name="790"><span class="lineNum">     790 </span>                :            :     volatile uint tt_reg_ptr* cfg = get_cfg_pointer();</a>
<a name="791"><span class="lineNum">     791 </span>                :            :     config.val[0]                 = cfg[ALU_ACC_CTRL_Zero_Flag_disabled_src_ADDR32];</a>
<a name="792"><span class="lineNum">     792 </span>                :            : </a>
<a name="793"><span class="lineNum">     793 </span>                :            :     return config.r;</a>
<a name="794"><span class="lineNum">     794 </span>                :            : }</a>
<a name="795"><span class="lineNum">     795 </span>                :            : </a>
<a name="796"><span class="lineNum">     796 </span>                :            : inline dest_rd_ctrl_t read_dest_rd_ctrl()</a>
<a name="797"><span class="lineNum">     797 </span>                :            : {</a>
<a name="798"><span class="lineNum">     798 </span>                :            :     dest_rd_ctrl_u dest;</a>
<a name="799"><span class="lineNum">     799 </span>                :            : </a>
<a name="800"><span class="lineNum">     800 </span>                :            :     // Get pointer to registers for current state ID</a>
<a name="801"><span class="lineNum">     801 </span>                :            :     volatile uint tt_reg_ptr* cfg = get_cfg_pointer();</a>
<a name="802"><span class="lineNum">     802 </span>                :            : </a>
<a name="803"><span class="lineNum">     803 </span>                :            :     dest.val = cfg[PCK_DEST_RD_CTRL_Read_32b_data_ADDR32];</a>
<a name="804"><span class="lineNum">     804 </span>                :            : </a>
<a name="805"><span class="lineNum">     805 </span>                :            :     return dest.f;</a>
<a name="806"><span class="lineNum">     806 </span>                :            : }</a>
<a name="807"><span class="lineNum">     807 </span>                :            : </a>
<a name="808"><span class="lineNum">     808 </span>                :            : inline pck_edge_offset_t read_pack_edge_offset_helper(uint32_t reg_addr, const volatile uint tt_reg_ptr* cfg)</a>
<a name="809"><span class="lineNum">     809 </span>                :            : {</a>
<a name="810"><span class="lineNum">     810 </span>                :            :     pck_edge_offset_u edge = {.val = 0};</a>
<a name="811"><span class="lineNum">     811 </span>                :            :     edge.val               = cfg[reg_addr];</a>
<a name="812"><span class="lineNum">     812 </span>                :            : </a>
<a name="813"><span class="lineNum">     813 </span>                :            :     return edge.f;</a>
<a name="814"><span class="lineNum">     814 </span>                :            : }</a>
<a name="815"><span class="lineNum">     815 </span>                :            : </a>
<a name="816"><span class="lineNum">     816 </span>                :            : inline std::array&lt;pck_edge_offset_t, NUM_PACKERS&gt; read_pack_edge_offset()</a>
<a name="817"><span class="lineNum">     817 </span>                :            : {</a>
<a name="818"><span class="lineNum">     818 </span>                :            :     std::array&lt;pck_edge_offset_t, NUM_PACKERS&gt; edge_vec;</a>
<a name="819"><span class="lineNum">     819 </span>                :            : </a>
<a name="820"><span class="lineNum">     820 </span>                :            :     // Get pointer to registers for current state ID</a>
<a name="821"><span class="lineNum">     821 </span>                :            :     volatile uint tt_reg_ptr* cfg = get_cfg_pointer();</a>
<a name="822"><span class="lineNum">     822 </span>                :            : </a>
<a name="823"><span class="lineNum">     823 </span>                :            :     edge_vec[0] = read_pack_edge_offset_helper(PCK_EDGE_OFFSET_SEC0_mask_ADDR32, cfg);</a>
<a name="824"><span class="lineNum">     824 </span>                :            :     edge_vec[1] = read_pack_edge_offset_helper(PCK_EDGE_OFFSET_SEC1_mask_ADDR32, cfg);</a>
<a name="825"><span class="lineNum">     825 </span>                :            :     edge_vec[2] = read_pack_edge_offset_helper(PCK_EDGE_OFFSET_SEC2_mask_ADDR32, cfg);</a>
<a name="826"><span class="lineNum">     826 </span>                :            :     edge_vec[3] = read_pack_edge_offset_helper(PCK_EDGE_OFFSET_SEC3_mask_ADDR32, cfg);</a>
<a name="827"><span class="lineNum">     827 </span>                :            : </a>
<a name="828"><span class="lineNum">     828 </span>                :            :     return edge_vec;</a>
<a name="829"><span class="lineNum">     829 </span>                :            : }</a>
<a name="830"><span class="lineNum">     830 </span>                :            : </a>
<a name="831"><span class="lineNum">     831 </span>                :            : inline pack_counters_t read_pack_counters_helper(uint32_t reg_addr, const volatile uint tt_reg_ptr* cfg)</a>
<a name="832"><span class="lineNum">     832 </span>                :            : {</a>
<a name="833"><span class="lineNum">     833 </span>                :            :     pack_counters_u counters = {.val = 0};</a>
<a name="834"><span class="lineNum">     834 </span>                :            :     counters.val             = cfg[reg_addr];</a>
<a name="835"><span class="lineNum">     835 </span>                :            : </a>
<a name="836"><span class="lineNum">     836 </span>                :            :     return counters.f;</a>
<a name="837"><span class="lineNum">     837 </span>                :            : }</a>
<a name="838"><span class="lineNum">     838 </span>                :            : </a>
<a name="839"><span class="lineNum">     839 </span>                :            : inline std::array&lt;pack_counters_t, NUM_PACKERS&gt; read_pack_counters()</a>
<a name="840"><span class="lineNum">     840 </span>                :            : {</a>
<a name="841"><span class="lineNum">     841 </span>                :            :     std::array&lt;pack_counters_t, NUM_PACKERS&gt; counters_vec;</a>
<a name="842"><span class="lineNum">     842 </span>                :            : </a>
<a name="843"><span class="lineNum">     843 </span>                :            :     // Get pointer to registers for current state ID</a>
<a name="844"><span class="lineNum">     844 </span>                :            :     volatile uint tt_reg_ptr* cfg = get_cfg_pointer();</a>
<a name="845"><span class="lineNum">     845 </span>                :            : </a>
<a name="846"><span class="lineNum">     846 </span>                :            :     counters_vec[0] = read_pack_counters_helper(PACK_COUNTERS_SEC0_pack_per_xy_plane_ADDR32, cfg);</a>
<a name="847"><span class="lineNum">     847 </span>                :            :     counters_vec[1] = read_pack_counters_helper(PACK_COUNTERS_SEC1_pack_per_xy_plane_ADDR32, cfg);</a>
<a name="848"><span class="lineNum">     848 </span>                :            :     counters_vec[2] = read_pack_counters_helper(PACK_COUNTERS_SEC2_pack_per_xy_plane_ADDR32, cfg);</a>
<a name="849"><span class="lineNum">     849 </span>                :            :     counters_vec[3] = read_pack_counters_helper(PACK_COUNTERS_SEC3_pack_per_xy_plane_ADDR32, cfg);</a>
<a name="850"><span class="lineNum">     850 </span>                :            : </a>
<a name="851"><span class="lineNum">     851 </span>                :            :     return counters_vec;</a>
<a name="852"><span class="lineNum">     852 </span>                :            : }</a>
<a name="853"><span class="lineNum">     853 </span>                :            : </a>
<a name="854"><span class="lineNum">     854 </span>                :            : } // namespace ckernel::packer</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
