|quartus_compile
resetn => sync_resetn[0].ACLR
resetn => sync_resetn[1].ACLR
resetn => sync_resetn[2].ACLR
clock => clock.IN1
matvec_start[0] => matvec_start_reg[0].DATAIN
matvec_busy[0] <= matvec_busy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_done[0] <= matvec_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_stall[0] => matvec_stall_reg[0].DATAIN
matvec_M[0] => matvec_M_reg[0].DATAIN
matvec_M[1] => matvec_M_reg[1].DATAIN
matvec_M[2] => matvec_M_reg[2].DATAIN
matvec_M[3] => matvec_M_reg[3].DATAIN
matvec_M[4] => matvec_M_reg[4].DATAIN
matvec_M[5] => matvec_M_reg[5].DATAIN
matvec_M[6] => matvec_M_reg[6].DATAIN
matvec_M[7] => matvec_M_reg[7].DATAIN
matvec_M[8] => matvec_M_reg[8].DATAIN
matvec_M[9] => matvec_M_reg[9].DATAIN
matvec_M[10] => matvec_M_reg[10].DATAIN
matvec_M[11] => matvec_M_reg[11].DATAIN
matvec_M[12] => matvec_M_reg[12].DATAIN
matvec_M[13] => matvec_M_reg[13].DATAIN
matvec_M[14] => matvec_M_reg[14].DATAIN
matvec_M[15] => matvec_M_reg[15].DATAIN
matvec_M[16] => matvec_M_reg[16].DATAIN
matvec_M[17] => matvec_M_reg[17].DATAIN
matvec_M[18] => matvec_M_reg[18].DATAIN
matvec_M[19] => matvec_M_reg[19].DATAIN
matvec_M[20] => matvec_M_reg[20].DATAIN
matvec_M[21] => matvec_M_reg[21].DATAIN
matvec_M[22] => matvec_M_reg[22].DATAIN
matvec_M[23] => matvec_M_reg[23].DATAIN
matvec_M[24] => matvec_M_reg[24].DATAIN
matvec_M[25] => matvec_M_reg[25].DATAIN
matvec_M[26] => matvec_M_reg[26].DATAIN
matvec_M[27] => matvec_M_reg[27].DATAIN
matvec_M[28] => matvec_M_reg[28].DATAIN
matvec_M[29] => matvec_M_reg[29].DATAIN
matvec_M[30] => matvec_M_reg[30].DATAIN
matvec_M[31] => matvec_M_reg[31].DATAIN
matvec_M[32] => matvec_M_reg[32].DATAIN
matvec_M[33] => matvec_M_reg[33].DATAIN
matvec_M[34] => matvec_M_reg[34].DATAIN
matvec_M[35] => matvec_M_reg[35].DATAIN
matvec_M[36] => matvec_M_reg[36].DATAIN
matvec_M[37] => matvec_M_reg[37].DATAIN
matvec_M[38] => matvec_M_reg[38].DATAIN
matvec_M[39] => matvec_M_reg[39].DATAIN
matvec_M[40] => matvec_M_reg[40].DATAIN
matvec_M[41] => matvec_M_reg[41].DATAIN
matvec_M[42] => matvec_M_reg[42].DATAIN
matvec_M[43] => matvec_M_reg[43].DATAIN
matvec_M[44] => matvec_M_reg[44].DATAIN
matvec_M[45] => matvec_M_reg[45].DATAIN
matvec_M[46] => matvec_M_reg[46].DATAIN
matvec_M[47] => matvec_M_reg[47].DATAIN
matvec_M[48] => matvec_M_reg[48].DATAIN
matvec_M[49] => matvec_M_reg[49].DATAIN
matvec_M[50] => matvec_M_reg[50].DATAIN
matvec_M[51] => matvec_M_reg[51].DATAIN
matvec_M[52] => matvec_M_reg[52].DATAIN
matvec_M[53] => matvec_M_reg[53].DATAIN
matvec_M[54] => matvec_M_reg[54].DATAIN
matvec_M[55] => matvec_M_reg[55].DATAIN
matvec_M[56] => matvec_M_reg[56].DATAIN
matvec_M[57] => matvec_M_reg[57].DATAIN
matvec_M[58] => matvec_M_reg[58].DATAIN
matvec_M[59] => matvec_M_reg[59].DATAIN
matvec_M[60] => matvec_M_reg[60].DATAIN
matvec_M[61] => matvec_M_reg[61].DATAIN
matvec_M[62] => matvec_M_reg[62].DATAIN
matvec_M[63] => matvec_M_reg[63].DATAIN
matvec_V[0] => matvec_V_reg[0].DATAIN
matvec_V[1] => matvec_V_reg[1].DATAIN
matvec_V[2] => matvec_V_reg[2].DATAIN
matvec_V[3] => matvec_V_reg[3].DATAIN
matvec_V[4] => matvec_V_reg[4].DATAIN
matvec_V[5] => matvec_V_reg[5].DATAIN
matvec_V[6] => matvec_V_reg[6].DATAIN
matvec_V[7] => matvec_V_reg[7].DATAIN
matvec_V[8] => matvec_V_reg[8].DATAIN
matvec_V[9] => matvec_V_reg[9].DATAIN
matvec_V[10] => matvec_V_reg[10].DATAIN
matvec_V[11] => matvec_V_reg[11].DATAIN
matvec_V[12] => matvec_V_reg[12].DATAIN
matvec_V[13] => matvec_V_reg[13].DATAIN
matvec_V[14] => matvec_V_reg[14].DATAIN
matvec_V[15] => matvec_V_reg[15].DATAIN
matvec_V[16] => matvec_V_reg[16].DATAIN
matvec_V[17] => matvec_V_reg[17].DATAIN
matvec_V[18] => matvec_V_reg[18].DATAIN
matvec_V[19] => matvec_V_reg[19].DATAIN
matvec_V[20] => matvec_V_reg[20].DATAIN
matvec_V[21] => matvec_V_reg[21].DATAIN
matvec_V[22] => matvec_V_reg[22].DATAIN
matvec_V[23] => matvec_V_reg[23].DATAIN
matvec_V[24] => matvec_V_reg[24].DATAIN
matvec_V[25] => matvec_V_reg[25].DATAIN
matvec_V[26] => matvec_V_reg[26].DATAIN
matvec_V[27] => matvec_V_reg[27].DATAIN
matvec_V[28] => matvec_V_reg[28].DATAIN
matvec_V[29] => matvec_V_reg[29].DATAIN
matvec_V[30] => matvec_V_reg[30].DATAIN
matvec_V[31] => matvec_V_reg[31].DATAIN
matvec_V[32] => matvec_V_reg[32].DATAIN
matvec_V[33] => matvec_V_reg[33].DATAIN
matvec_V[34] => matvec_V_reg[34].DATAIN
matvec_V[35] => matvec_V_reg[35].DATAIN
matvec_V[36] => matvec_V_reg[36].DATAIN
matvec_V[37] => matvec_V_reg[37].DATAIN
matvec_V[38] => matvec_V_reg[38].DATAIN
matvec_V[39] => matvec_V_reg[39].DATAIN
matvec_V[40] => matvec_V_reg[40].DATAIN
matvec_V[41] => matvec_V_reg[41].DATAIN
matvec_V[42] => matvec_V_reg[42].DATAIN
matvec_V[43] => matvec_V_reg[43].DATAIN
matvec_V[44] => matvec_V_reg[44].DATAIN
matvec_V[45] => matvec_V_reg[45].DATAIN
matvec_V[46] => matvec_V_reg[46].DATAIN
matvec_V[47] => matvec_V_reg[47].DATAIN
matvec_V[48] => matvec_V_reg[48].DATAIN
matvec_V[49] => matvec_V_reg[49].DATAIN
matvec_V[50] => matvec_V_reg[50].DATAIN
matvec_V[51] => matvec_V_reg[51].DATAIN
matvec_V[52] => matvec_V_reg[52].DATAIN
matvec_V[53] => matvec_V_reg[53].DATAIN
matvec_V[54] => matvec_V_reg[54].DATAIN
matvec_V[55] => matvec_V_reg[55].DATAIN
matvec_V[56] => matvec_V_reg[56].DATAIN
matvec_V[57] => matvec_V_reg[57].DATAIN
matvec_V[58] => matvec_V_reg[58].DATAIN
matvec_V[59] => matvec_V_reg[59].DATAIN
matvec_V[60] => matvec_V_reg[60].DATAIN
matvec_V[61] => matvec_V_reg[61].DATAIN
matvec_V[62] => matvec_V_reg[62].DATAIN
matvec_V[63] => matvec_V_reg[63].DATAIN
matvec_Out0[0] => matvec_Out0_reg[0].DATAIN
matvec_Out0[1] => matvec_Out0_reg[1].DATAIN
matvec_Out0[2] => matvec_Out0_reg[2].DATAIN
matvec_Out0[3] => matvec_Out0_reg[3].DATAIN
matvec_Out0[4] => matvec_Out0_reg[4].DATAIN
matvec_Out0[5] => matvec_Out0_reg[5].DATAIN
matvec_Out0[6] => matvec_Out0_reg[6].DATAIN
matvec_Out0[7] => matvec_Out0_reg[7].DATAIN
matvec_Out0[8] => matvec_Out0_reg[8].DATAIN
matvec_Out0[9] => matvec_Out0_reg[9].DATAIN
matvec_Out0[10] => matvec_Out0_reg[10].DATAIN
matvec_Out0[11] => matvec_Out0_reg[11].DATAIN
matvec_Out0[12] => matvec_Out0_reg[12].DATAIN
matvec_Out0[13] => matvec_Out0_reg[13].DATAIN
matvec_Out0[14] => matvec_Out0_reg[14].DATAIN
matvec_Out0[15] => matvec_Out0_reg[15].DATAIN
matvec_Out0[16] => matvec_Out0_reg[16].DATAIN
matvec_Out0[17] => matvec_Out0_reg[17].DATAIN
matvec_Out0[18] => matvec_Out0_reg[18].DATAIN
matvec_Out0[19] => matvec_Out0_reg[19].DATAIN
matvec_Out0[20] => matvec_Out0_reg[20].DATAIN
matvec_Out0[21] => matvec_Out0_reg[21].DATAIN
matvec_Out0[22] => matvec_Out0_reg[22].DATAIN
matvec_Out0[23] => matvec_Out0_reg[23].DATAIN
matvec_Out0[24] => matvec_Out0_reg[24].DATAIN
matvec_Out0[25] => matvec_Out0_reg[25].DATAIN
matvec_Out0[26] => matvec_Out0_reg[26].DATAIN
matvec_Out0[27] => matvec_Out0_reg[27].DATAIN
matvec_Out0[28] => matvec_Out0_reg[28].DATAIN
matvec_Out0[29] => matvec_Out0_reg[29].DATAIN
matvec_Out0[30] => matvec_Out0_reg[30].DATAIN
matvec_Out0[31] => matvec_Out0_reg[31].DATAIN
matvec_Out0[32] => matvec_Out0_reg[32].DATAIN
matvec_Out0[33] => matvec_Out0_reg[33].DATAIN
matvec_Out0[34] => matvec_Out0_reg[34].DATAIN
matvec_Out0[35] => matvec_Out0_reg[35].DATAIN
matvec_Out0[36] => matvec_Out0_reg[36].DATAIN
matvec_Out0[37] => matvec_Out0_reg[37].DATAIN
matvec_Out0[38] => matvec_Out0_reg[38].DATAIN
matvec_Out0[39] => matvec_Out0_reg[39].DATAIN
matvec_Out0[40] => matvec_Out0_reg[40].DATAIN
matvec_Out0[41] => matvec_Out0_reg[41].DATAIN
matvec_Out0[42] => matvec_Out0_reg[42].DATAIN
matvec_Out0[43] => matvec_Out0_reg[43].DATAIN
matvec_Out0[44] => matvec_Out0_reg[44].DATAIN
matvec_Out0[45] => matvec_Out0_reg[45].DATAIN
matvec_Out0[46] => matvec_Out0_reg[46].DATAIN
matvec_Out0[47] => matvec_Out0_reg[47].DATAIN
matvec_Out0[48] => matvec_Out0_reg[48].DATAIN
matvec_Out0[49] => matvec_Out0_reg[49].DATAIN
matvec_Out0[50] => matvec_Out0_reg[50].DATAIN
matvec_Out0[51] => matvec_Out0_reg[51].DATAIN
matvec_Out0[52] => matvec_Out0_reg[52].DATAIN
matvec_Out0[53] => matvec_Out0_reg[53].DATAIN
matvec_Out0[54] => matvec_Out0_reg[54].DATAIN
matvec_Out0[55] => matvec_Out0_reg[55].DATAIN
matvec_Out0[56] => matvec_Out0_reg[56].DATAIN
matvec_Out0[57] => matvec_Out0_reg[57].DATAIN
matvec_Out0[58] => matvec_Out0_reg[58].DATAIN
matvec_Out0[59] => matvec_Out0_reg[59].DATAIN
matvec_Out0[60] => matvec_Out0_reg[60].DATAIN
matvec_Out0[61] => matvec_Out0_reg[61].DATAIN
matvec_Out0[62] => matvec_Out0_reg[62].DATAIN
matvec_Out0[63] => matvec_Out0_reg[63].DATAIN
matvec_avmm_1_rw_address[0] <= matvec_avmm_1_rw_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[1] <= matvec_avmm_1_rw_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[2] <= matvec_avmm_1_rw_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[3] <= matvec_avmm_1_rw_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[4] <= matvec_avmm_1_rw_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[5] <= matvec_avmm_1_rw_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[6] <= matvec_avmm_1_rw_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[7] <= matvec_avmm_1_rw_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[8] <= matvec_avmm_1_rw_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[9] <= matvec_avmm_1_rw_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[10] <= matvec_avmm_1_rw_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[11] <= matvec_avmm_1_rw_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[12] <= matvec_avmm_1_rw_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[13] <= matvec_avmm_1_rw_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[14] <= matvec_avmm_1_rw_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[15] <= matvec_avmm_1_rw_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[16] <= matvec_avmm_1_rw_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[17] <= matvec_avmm_1_rw_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[18] <= matvec_avmm_1_rw_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[19] <= matvec_avmm_1_rw_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[20] <= matvec_avmm_1_rw_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[21] <= matvec_avmm_1_rw_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[22] <= matvec_avmm_1_rw_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[23] <= matvec_avmm_1_rw_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[24] <= matvec_avmm_1_rw_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[25] <= matvec_avmm_1_rw_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[26] <= matvec_avmm_1_rw_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[27] <= matvec_avmm_1_rw_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[28] <= matvec_avmm_1_rw_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[29] <= matvec_avmm_1_rw_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[30] <= matvec_avmm_1_rw_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_address[31] <= matvec_avmm_1_rw_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_byteenable[0] <= matvec_avmm_1_rw_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_byteenable[1] <= matvec_avmm_1_rw_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_byteenable[2] <= matvec_avmm_1_rw_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_byteenable[3] <= matvec_avmm_1_rw_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_read[0] <= matvec_avmm_1_rw_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_readdata[0] => matvec_avmm_1_rw_readdata_reg[0].DATAIN
matvec_avmm_1_rw_readdata[1] => matvec_avmm_1_rw_readdata_reg[1].DATAIN
matvec_avmm_1_rw_readdata[2] => matvec_avmm_1_rw_readdata_reg[2].DATAIN
matvec_avmm_1_rw_readdata[3] => matvec_avmm_1_rw_readdata_reg[3].DATAIN
matvec_avmm_1_rw_readdata[4] => matvec_avmm_1_rw_readdata_reg[4].DATAIN
matvec_avmm_1_rw_readdata[5] => matvec_avmm_1_rw_readdata_reg[5].DATAIN
matvec_avmm_1_rw_readdata[6] => matvec_avmm_1_rw_readdata_reg[6].DATAIN
matvec_avmm_1_rw_readdata[7] => matvec_avmm_1_rw_readdata_reg[7].DATAIN
matvec_avmm_1_rw_readdata[8] => matvec_avmm_1_rw_readdata_reg[8].DATAIN
matvec_avmm_1_rw_readdata[9] => matvec_avmm_1_rw_readdata_reg[9].DATAIN
matvec_avmm_1_rw_readdata[10] => matvec_avmm_1_rw_readdata_reg[10].DATAIN
matvec_avmm_1_rw_readdata[11] => matvec_avmm_1_rw_readdata_reg[11].DATAIN
matvec_avmm_1_rw_readdata[12] => matvec_avmm_1_rw_readdata_reg[12].DATAIN
matvec_avmm_1_rw_readdata[13] => matvec_avmm_1_rw_readdata_reg[13].DATAIN
matvec_avmm_1_rw_readdata[14] => matvec_avmm_1_rw_readdata_reg[14].DATAIN
matvec_avmm_1_rw_readdata[15] => matvec_avmm_1_rw_readdata_reg[15].DATAIN
matvec_avmm_1_rw_readdata[16] => matvec_avmm_1_rw_readdata_reg[16].DATAIN
matvec_avmm_1_rw_readdata[17] => matvec_avmm_1_rw_readdata_reg[17].DATAIN
matvec_avmm_1_rw_readdata[18] => matvec_avmm_1_rw_readdata_reg[18].DATAIN
matvec_avmm_1_rw_readdata[19] => matvec_avmm_1_rw_readdata_reg[19].DATAIN
matvec_avmm_1_rw_readdata[20] => matvec_avmm_1_rw_readdata_reg[20].DATAIN
matvec_avmm_1_rw_readdata[21] => matvec_avmm_1_rw_readdata_reg[21].DATAIN
matvec_avmm_1_rw_readdata[22] => matvec_avmm_1_rw_readdata_reg[22].DATAIN
matvec_avmm_1_rw_readdata[23] => matvec_avmm_1_rw_readdata_reg[23].DATAIN
matvec_avmm_1_rw_readdata[24] => matvec_avmm_1_rw_readdata_reg[24].DATAIN
matvec_avmm_1_rw_readdata[25] => matvec_avmm_1_rw_readdata_reg[25].DATAIN
matvec_avmm_1_rw_readdata[26] => matvec_avmm_1_rw_readdata_reg[26].DATAIN
matvec_avmm_1_rw_readdata[27] => matvec_avmm_1_rw_readdata_reg[27].DATAIN
matvec_avmm_1_rw_readdata[28] => matvec_avmm_1_rw_readdata_reg[28].DATAIN
matvec_avmm_1_rw_readdata[29] => matvec_avmm_1_rw_readdata_reg[29].DATAIN
matvec_avmm_1_rw_readdata[30] => matvec_avmm_1_rw_readdata_reg[30].DATAIN
matvec_avmm_1_rw_readdata[31] => matvec_avmm_1_rw_readdata_reg[31].DATAIN
matvec_avmm_1_rw_write[0] <= matvec_avmm_1_rw_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[0] <= matvec_avmm_1_rw_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[1] <= matvec_avmm_1_rw_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[2] <= matvec_avmm_1_rw_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[3] <= matvec_avmm_1_rw_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[4] <= matvec_avmm_1_rw_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[5] <= matvec_avmm_1_rw_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[6] <= matvec_avmm_1_rw_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[7] <= matvec_avmm_1_rw_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[8] <= matvec_avmm_1_rw_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[9] <= matvec_avmm_1_rw_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[10] <= matvec_avmm_1_rw_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[11] <= matvec_avmm_1_rw_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[12] <= matvec_avmm_1_rw_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[13] <= matvec_avmm_1_rw_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[14] <= matvec_avmm_1_rw_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[15] <= matvec_avmm_1_rw_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[16] <= matvec_avmm_1_rw_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[17] <= matvec_avmm_1_rw_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[18] <= matvec_avmm_1_rw_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[19] <= matvec_avmm_1_rw_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[20] <= matvec_avmm_1_rw_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[21] <= matvec_avmm_1_rw_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[22] <= matvec_avmm_1_rw_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[23] <= matvec_avmm_1_rw_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[24] <= matvec_avmm_1_rw_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[25] <= matvec_avmm_1_rw_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[26] <= matvec_avmm_1_rw_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[27] <= matvec_avmm_1_rw_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[28] <= matvec_avmm_1_rw_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[29] <= matvec_avmm_1_rw_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[30] <= matvec_avmm_1_rw_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matvec_avmm_1_rw_writedata[31] <= matvec_avmm_1_rw_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M[16] => M[16].IN1
M[17] => M[17].IN1
M[18] => M[18].IN1
M[19] => M[19].IN1
M[20] => M[20].IN1
M[21] => M[21].IN1
M[22] => M[22].IN1
M[23] => M[23].IN1
M[24] => M[24].IN1
M[25] => M[25].IN1
M[26] => M[26].IN1
M[27] => M[27].IN1
M[28] => M[28].IN1
M[29] => M[29].IN1
M[30] => M[30].IN1
M[31] => M[31].IN1
M[32] => M[32].IN1
M[33] => M[33].IN1
M[34] => M[34].IN1
M[35] => M[35].IN1
M[36] => M[36].IN1
M[37] => M[37].IN1
M[38] => M[38].IN1
M[39] => M[39].IN1
M[40] => M[40].IN1
M[41] => M[41].IN1
M[42] => M[42].IN1
M[43] => M[43].IN1
M[44] => M[44].IN1
M[45] => M[45].IN1
M[46] => M[46].IN1
M[47] => M[47].IN1
M[48] => M[48].IN1
M[49] => M[49].IN1
M[50] => M[50].IN1
M[51] => M[51].IN1
M[52] => M[52].IN1
M[53] => M[53].IN1
M[54] => M[54].IN1
M[55] => M[55].IN1
M[56] => M[56].IN1
M[57] => M[57].IN1
M[58] => M[58].IN1
M[59] => M[59].IN1
M[60] => M[60].IN1
M[61] => M[61].IN1
M[62] => M[62].IN1
M[63] => M[63].IN1
Out0[0] => Out0[0].IN1
Out0[1] => Out0[1].IN1
Out0[2] => Out0[2].IN1
Out0[3] => Out0[3].IN1
Out0[4] => Out0[4].IN1
Out0[5] => Out0[5].IN1
Out0[6] => Out0[6].IN1
Out0[7] => Out0[7].IN1
Out0[8] => Out0[8].IN1
Out0[9] => Out0[9].IN1
Out0[10] => Out0[10].IN1
Out0[11] => Out0[11].IN1
Out0[12] => Out0[12].IN1
Out0[13] => Out0[13].IN1
Out0[14] => Out0[14].IN1
Out0[15] => Out0[15].IN1
Out0[16] => Out0[16].IN1
Out0[17] => Out0[17].IN1
Out0[18] => Out0[18].IN1
Out0[19] => Out0[19].IN1
Out0[20] => Out0[20].IN1
Out0[21] => Out0[21].IN1
Out0[22] => Out0[22].IN1
Out0[23] => Out0[23].IN1
Out0[24] => Out0[24].IN1
Out0[25] => Out0[25].IN1
Out0[26] => Out0[26].IN1
Out0[27] => Out0[27].IN1
Out0[28] => Out0[28].IN1
Out0[29] => Out0[29].IN1
Out0[30] => Out0[30].IN1
Out0[31] => Out0[31].IN1
Out0[32] => Out0[32].IN1
Out0[33] => Out0[33].IN1
Out0[34] => Out0[34].IN1
Out0[35] => Out0[35].IN1
Out0[36] => Out0[36].IN1
Out0[37] => Out0[37].IN1
Out0[38] => Out0[38].IN1
Out0[39] => Out0[39].IN1
Out0[40] => Out0[40].IN1
Out0[41] => Out0[41].IN1
Out0[42] => Out0[42].IN1
Out0[43] => Out0[43].IN1
Out0[44] => Out0[44].IN1
Out0[45] => Out0[45].IN1
Out0[46] => Out0[46].IN1
Out0[47] => Out0[47].IN1
Out0[48] => Out0[48].IN1
Out0[49] => Out0[49].IN1
Out0[50] => Out0[50].IN1
Out0[51] => Out0[51].IN1
Out0[52] => Out0[52].IN1
Out0[53] => Out0[53].IN1
Out0[54] => Out0[54].IN1
Out0[55] => Out0[55].IN1
Out0[56] => Out0[56].IN1
Out0[57] => Out0[57].IN1
Out0[58] => Out0[58].IN1
Out0[59] => Out0[59].IN1
Out0[60] => Out0[60].IN1
Out0[61] => Out0[61].IN1
Out0[62] => Out0[62].IN1
Out0[63] => Out0[63].IN1
V[0] => V[0].IN1
V[1] => V[1].IN1
V[2] => V[2].IN1
V[3] => V[3].IN1
V[4] => V[4].IN1
V[5] => V[5].IN1
V[6] => V[6].IN1
V[7] => V[7].IN1
V[8] => V[8].IN1
V[9] => V[9].IN1
V[10] => V[10].IN1
V[11] => V[11].IN1
V[12] => V[12].IN1
V[13] => V[13].IN1
V[14] => V[14].IN1
V[15] => V[15].IN1
V[16] => V[16].IN1
V[17] => V[17].IN1
V[18] => V[18].IN1
V[19] => V[19].IN1
V[20] => V[20].IN1
V[21] => V[21].IN1
V[22] => V[22].IN1
V[23] => V[23].IN1
V[24] => V[24].IN1
V[25] => V[25].IN1
V[26] => V[26].IN1
V[27] => V[27].IN1
V[28] => V[28].IN1
V[29] => V[29].IN1
V[30] => V[30].IN1
V[31] => V[31].IN1
V[32] => V[32].IN1
V[33] => V[33].IN1
V[34] => V[34].IN1
V[35] => V[35].IN1
V[36] => V[36].IN1
V[37] => V[37].IN1
V[38] => V[38].IN1
V[39] => V[39].IN1
V[40] => V[40].IN1
V[41] => V[41].IN1
V[42] => V[42].IN1
V[43] => V[43].IN1
V[44] => V[44].IN1
V[45] => V[45].IN1
V[46] => V[46].IN1
V[47] => V[47].IN1
V[48] => V[48].IN1
V[49] => V[49].IN1
V[50] => V[50].IN1
V[51] => V[51].IN1
V[52] => V[52].IN1
V[53] => V[53].IN1
V[54] => V[54].IN1
V[55] => V[55].IN1
V[56] => V[56].IN1
V[57] => V[57].IN1
V[58] => V[58].IN1
V[59] => V[59].IN1
V[60] => V[60].IN1
V[61] => V[61].IN1
V[62] => V[62].IN1
V[63] => V[63].IN1
avmm_1_rw_address[0] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[1] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[2] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[3] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[4] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[5] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[6] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[7] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[8] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[9] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[10] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[11] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[12] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[13] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[14] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[15] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[16] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[17] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[18] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[19] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[20] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[21] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[22] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[23] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[24] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[25] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[26] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[27] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[28] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[29] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[30] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_address[31] <= matvec_internal:matvec_internal_inst.avmm_1_rw_address
avmm_1_rw_byteenable[0] <= matvec_internal:matvec_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[1] <= matvec_internal:matvec_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[2] <= matvec_internal:matvec_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[3] <= matvec_internal:matvec_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_read <= matvec_internal:matvec_internal_inst.avmm_1_rw_read
avmm_1_rw_readdata[0] => avmm_1_rw_readdata[0].IN1
avmm_1_rw_readdata[1] => avmm_1_rw_readdata[1].IN1
avmm_1_rw_readdata[2] => avmm_1_rw_readdata[2].IN1
avmm_1_rw_readdata[3] => avmm_1_rw_readdata[3].IN1
avmm_1_rw_readdata[4] => avmm_1_rw_readdata[4].IN1
avmm_1_rw_readdata[5] => avmm_1_rw_readdata[5].IN1
avmm_1_rw_readdata[6] => avmm_1_rw_readdata[6].IN1
avmm_1_rw_readdata[7] => avmm_1_rw_readdata[7].IN1
avmm_1_rw_readdata[8] => avmm_1_rw_readdata[8].IN1
avmm_1_rw_readdata[9] => avmm_1_rw_readdata[9].IN1
avmm_1_rw_readdata[10] => avmm_1_rw_readdata[10].IN1
avmm_1_rw_readdata[11] => avmm_1_rw_readdata[11].IN1
avmm_1_rw_readdata[12] => avmm_1_rw_readdata[12].IN1
avmm_1_rw_readdata[13] => avmm_1_rw_readdata[13].IN1
avmm_1_rw_readdata[14] => avmm_1_rw_readdata[14].IN1
avmm_1_rw_readdata[15] => avmm_1_rw_readdata[15].IN1
avmm_1_rw_readdata[16] => avmm_1_rw_readdata[16].IN1
avmm_1_rw_readdata[17] => avmm_1_rw_readdata[17].IN1
avmm_1_rw_readdata[18] => avmm_1_rw_readdata[18].IN1
avmm_1_rw_readdata[19] => avmm_1_rw_readdata[19].IN1
avmm_1_rw_readdata[20] => avmm_1_rw_readdata[20].IN1
avmm_1_rw_readdata[21] => avmm_1_rw_readdata[21].IN1
avmm_1_rw_readdata[22] => avmm_1_rw_readdata[22].IN1
avmm_1_rw_readdata[23] => avmm_1_rw_readdata[23].IN1
avmm_1_rw_readdata[24] => avmm_1_rw_readdata[24].IN1
avmm_1_rw_readdata[25] => avmm_1_rw_readdata[25].IN1
avmm_1_rw_readdata[26] => avmm_1_rw_readdata[26].IN1
avmm_1_rw_readdata[27] => avmm_1_rw_readdata[27].IN1
avmm_1_rw_readdata[28] => avmm_1_rw_readdata[28].IN1
avmm_1_rw_readdata[29] => avmm_1_rw_readdata[29].IN1
avmm_1_rw_readdata[30] => avmm_1_rw_readdata[30].IN1
avmm_1_rw_readdata[31] => avmm_1_rw_readdata[31].IN1
avmm_1_rw_write <= matvec_internal:matvec_internal_inst.avmm_1_rw_write
avmm_1_rw_writedata[0] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[1] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[2] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[3] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[4] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[5] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[6] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[7] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[8] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[9] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[10] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[11] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[12] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[13] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[14] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[15] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[16] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[17] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[18] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[19] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[20] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[21] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[22] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[23] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[24] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[25] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[26] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[27] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[28] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[29] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[30] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[31] <= matvec_internal:matvec_internal_inst.avmm_1_rw_writedata
start => start.IN1
busy <= matvec_internal:matvec_internal_inst.busy
clock => clock.IN1
resetn => resetn.IN1
done <= matvec_internal:matvec_internal_inst.done
stall => stall.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst
clock => clock.IN2
resetn => resetn.IN2
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M[16] => M[16].IN1
M[17] => M[17].IN1
M[18] => M[18].IN1
M[19] => M[19].IN1
M[20] => M[20].IN1
M[21] => M[21].IN1
M[22] => M[22].IN1
M[23] => M[23].IN1
M[24] => M[24].IN1
M[25] => M[25].IN1
M[26] => M[26].IN1
M[27] => M[27].IN1
M[28] => M[28].IN1
M[29] => M[29].IN1
M[30] => M[30].IN1
M[31] => M[31].IN1
M[32] => M[32].IN1
M[33] => M[33].IN1
M[34] => M[34].IN1
M[35] => M[35].IN1
M[36] => M[36].IN1
M[37] => M[37].IN1
M[38] => M[38].IN1
M[39] => M[39].IN1
M[40] => M[40].IN1
M[41] => M[41].IN1
M[42] => M[42].IN1
M[43] => M[43].IN1
M[44] => M[44].IN1
M[45] => M[45].IN1
M[46] => M[46].IN1
M[47] => M[47].IN1
M[48] => M[48].IN1
M[49] => M[49].IN1
M[50] => M[50].IN1
M[51] => M[51].IN1
M[52] => M[52].IN1
M[53] => M[53].IN1
M[54] => M[54].IN1
M[55] => M[55].IN1
M[56] => M[56].IN1
M[57] => M[57].IN1
M[58] => M[58].IN1
M[59] => M[59].IN1
M[60] => M[60].IN1
M[61] => M[61].IN1
M[62] => M[62].IN1
M[63] => M[63].IN1
V[0] => V[0].IN1
V[1] => V[1].IN1
V[2] => V[2].IN1
V[3] => V[3].IN1
V[4] => V[4].IN1
V[5] => V[5].IN1
V[6] => V[6].IN1
V[7] => V[7].IN1
V[8] => V[8].IN1
V[9] => V[9].IN1
V[10] => V[10].IN1
V[11] => V[11].IN1
V[12] => V[12].IN1
V[13] => V[13].IN1
V[14] => V[14].IN1
V[15] => V[15].IN1
V[16] => V[16].IN1
V[17] => V[17].IN1
V[18] => V[18].IN1
V[19] => V[19].IN1
V[20] => V[20].IN1
V[21] => V[21].IN1
V[22] => V[22].IN1
V[23] => V[23].IN1
V[24] => V[24].IN1
V[25] => V[25].IN1
V[26] => V[26].IN1
V[27] => V[27].IN1
V[28] => V[28].IN1
V[29] => V[29].IN1
V[30] => V[30].IN1
V[31] => V[31].IN1
V[32] => V[32].IN1
V[33] => V[33].IN1
V[34] => V[34].IN1
V[35] => V[35].IN1
V[36] => V[36].IN1
V[37] => V[37].IN1
V[38] => V[38].IN1
V[39] => V[39].IN1
V[40] => V[40].IN1
V[41] => V[41].IN1
V[42] => V[42].IN1
V[43] => V[43].IN1
V[44] => V[44].IN1
V[45] => V[45].IN1
V[46] => V[46].IN1
V[47] => V[47].IN1
V[48] => V[48].IN1
V[49] => V[49].IN1
V[50] => V[50].IN1
V[51] => V[51].IN1
V[52] => V[52].IN1
V[53] => V[53].IN1
V[54] => V[54].IN1
V[55] => V[55].IN1
V[56] => V[56].IN1
V[57] => V[57].IN1
V[58] => V[58].IN1
V[59] => V[59].IN1
V[60] => V[60].IN1
V[61] => V[61].IN1
V[62] => V[62].IN1
V[63] => V[63].IN1
Out0[0] => Out0[0].IN1
Out0[1] => Out0[1].IN1
Out0[2] => Out0[2].IN1
Out0[3] => Out0[3].IN1
Out0[4] => Out0[4].IN1
Out0[5] => Out0[5].IN1
Out0[6] => Out0[6].IN1
Out0[7] => Out0[7].IN1
Out0[8] => Out0[8].IN1
Out0[9] => Out0[9].IN1
Out0[10] => Out0[10].IN1
Out0[11] => Out0[11].IN1
Out0[12] => Out0[12].IN1
Out0[13] => Out0[13].IN1
Out0[14] => Out0[14].IN1
Out0[15] => Out0[15].IN1
Out0[16] => Out0[16].IN1
Out0[17] => Out0[17].IN1
Out0[18] => Out0[18].IN1
Out0[19] => Out0[19].IN1
Out0[20] => Out0[20].IN1
Out0[21] => Out0[21].IN1
Out0[22] => Out0[22].IN1
Out0[23] => Out0[23].IN1
Out0[24] => Out0[24].IN1
Out0[25] => Out0[25].IN1
Out0[26] => Out0[26].IN1
Out0[27] => Out0[27].IN1
Out0[28] => Out0[28].IN1
Out0[29] => Out0[29].IN1
Out0[30] => Out0[30].IN1
Out0[31] => Out0[31].IN1
Out0[32] => Out0[32].IN1
Out0[33] => Out0[33].IN1
Out0[34] => Out0[34].IN1
Out0[35] => Out0[35].IN1
Out0[36] => Out0[36].IN1
Out0[37] => Out0[37].IN1
Out0[38] => Out0[38].IN1
Out0[39] => Out0[39].IN1
Out0[40] => Out0[40].IN1
Out0[41] => Out0[41].IN1
Out0[42] => Out0[42].IN1
Out0[43] => Out0[43].IN1
Out0[44] => Out0[44].IN1
Out0[45] => Out0[45].IN1
Out0[46] => Out0[46].IN1
Out0[47] => Out0[47].IN1
Out0[48] => Out0[48].IN1
Out0[49] => Out0[49].IN1
Out0[50] => Out0[50].IN1
Out0[51] => Out0[51].IN1
Out0[52] => Out0[52].IN1
Out0[53] => Out0[53].IN1
Out0[54] => Out0[54].IN1
Out0[55] => Out0[55].IN1
Out0[56] => Out0[56].IN1
Out0[57] => Out0[57].IN1
Out0[58] => Out0[58].IN1
Out0[59] => Out0[59].IN1
Out0[60] => Out0[60].IN1
Out0[61] => Out0[61].IN1
Out0[62] => Out0[62].IN1
Out0[63] => Out0[63].IN1
start => start.IN1
busy <= matvec_function_wrapper:matvec_internal.busy
done <= matvec_function_wrapper:matvec_internal.done
stall => stall.IN1
avmm_1_rw_enable <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_enable
avmm_1_rw_read <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_read
avmm_1_rw_write <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_write
avmm_1_rw_address[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[4] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[5] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[6] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[7] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[8] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[9] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[10] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[11] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[12] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[13] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[14] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[15] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[16] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[17] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[18] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[19] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[20] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[21] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[22] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[23] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[24] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[25] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[26] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[27] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[28] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[29] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[30] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[31] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_writedata[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[4] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[5] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[6] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[7] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[8] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[9] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[10] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[11] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[12] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[13] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[14] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[15] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[16] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[17] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[18] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[19] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[20] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[21] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[22] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[23] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[24] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[25] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[26] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[27] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[28] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[29] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[30] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[31] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_byteenable[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_readdata[0] => avmm_1_rw_readdata[0].IN1
avmm_1_rw_readdata[1] => avmm_1_rw_readdata[1].IN1
avmm_1_rw_readdata[2] => avmm_1_rw_readdata[2].IN1
avmm_1_rw_readdata[3] => avmm_1_rw_readdata[3].IN1
avmm_1_rw_readdata[4] => avmm_1_rw_readdata[4].IN1
avmm_1_rw_readdata[5] => avmm_1_rw_readdata[5].IN1
avmm_1_rw_readdata[6] => avmm_1_rw_readdata[6].IN1
avmm_1_rw_readdata[7] => avmm_1_rw_readdata[7].IN1
avmm_1_rw_readdata[8] => avmm_1_rw_readdata[8].IN1
avmm_1_rw_readdata[9] => avmm_1_rw_readdata[9].IN1
avmm_1_rw_readdata[10] => avmm_1_rw_readdata[10].IN1
avmm_1_rw_readdata[11] => avmm_1_rw_readdata[11].IN1
avmm_1_rw_readdata[12] => avmm_1_rw_readdata[12].IN1
avmm_1_rw_readdata[13] => avmm_1_rw_readdata[13].IN1
avmm_1_rw_readdata[14] => avmm_1_rw_readdata[14].IN1
avmm_1_rw_readdata[15] => avmm_1_rw_readdata[15].IN1
avmm_1_rw_readdata[16] => avmm_1_rw_readdata[16].IN1
avmm_1_rw_readdata[17] => avmm_1_rw_readdata[17].IN1
avmm_1_rw_readdata[18] => avmm_1_rw_readdata[18].IN1
avmm_1_rw_readdata[19] => avmm_1_rw_readdata[19].IN1
avmm_1_rw_readdata[20] => avmm_1_rw_readdata[20].IN1
avmm_1_rw_readdata[21] => avmm_1_rw_readdata[21].IN1
avmm_1_rw_readdata[22] => avmm_1_rw_readdata[22].IN1
avmm_1_rw_readdata[23] => avmm_1_rw_readdata[23].IN1
avmm_1_rw_readdata[24] => avmm_1_rw_readdata[24].IN1
avmm_1_rw_readdata[25] => avmm_1_rw_readdata[25].IN1
avmm_1_rw_readdata[26] => avmm_1_rw_readdata[26].IN1
avmm_1_rw_readdata[27] => avmm_1_rw_readdata[27].IN1
avmm_1_rw_readdata[28] => avmm_1_rw_readdata[28].IN1
avmm_1_rw_readdata[29] => avmm_1_rw_readdata[29].IN1
avmm_1_rw_readdata[30] => avmm_1_rw_readdata[30].IN1
avmm_1_rw_readdata[31] => avmm_1_rw_readdata[31].IN1
avmm_1_rw_readdatavalid => avmm_1_rw_readdatavalid.IN1
avmm_1_rw_burstcount <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_burstcount
avmm_1_rw_writeack => avmm_1_rw_writeack.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal
M[0] => implicit_input_q[0].IN1
M[1] => implicit_input_q[1].IN1
M[2] => implicit_input_q[2].IN1
M[3] => implicit_input_q[3].IN1
M[4] => implicit_input_q[4].IN1
M[5] => implicit_input_q[5].IN1
M[6] => implicit_input_q[6].IN1
M[7] => implicit_input_q[7].IN1
M[8] => implicit_input_q[8].IN1
M[9] => implicit_input_q[9].IN1
M[10] => implicit_input_q[10].IN1
M[11] => implicit_input_q[11].IN1
M[12] => implicit_input_q[12].IN1
M[13] => implicit_input_q[13].IN1
M[14] => implicit_input_q[14].IN1
M[15] => implicit_input_q[15].IN1
M[16] => implicit_input_q[16].IN1
M[17] => implicit_input_q[17].IN1
M[18] => implicit_input_q[18].IN1
M[19] => implicit_input_q[19].IN1
M[20] => implicit_input_q[20].IN1
M[21] => implicit_input_q[21].IN1
M[22] => implicit_input_q[22].IN1
M[23] => implicit_input_q[23].IN1
M[24] => implicit_input_q[24].IN1
M[25] => implicit_input_q[25].IN1
M[26] => implicit_input_q[26].IN1
M[27] => implicit_input_q[27].IN1
M[28] => implicit_input_q[28].IN1
M[29] => implicit_input_q[29].IN1
M[30] => implicit_input_q[30].IN1
M[31] => implicit_input_q[31].IN1
M[32] => implicit_input_q[32].IN1
M[33] => implicit_input_q[33].IN1
M[34] => implicit_input_q[34].IN1
M[35] => implicit_input_q[35].IN1
M[36] => implicit_input_q[36].IN1
M[37] => implicit_input_q[37].IN1
M[38] => implicit_input_q[38].IN1
M[39] => implicit_input_q[39].IN1
M[40] => implicit_input_q[40].IN1
M[41] => implicit_input_q[41].IN1
M[42] => implicit_input_q[42].IN1
M[43] => implicit_input_q[43].IN1
M[44] => implicit_input_q[44].IN1
M[45] => implicit_input_q[45].IN1
M[46] => implicit_input_q[46].IN1
M[47] => implicit_input_q[47].IN1
M[48] => implicit_input_q[48].IN1
M[49] => implicit_input_q[49].IN1
M[50] => implicit_input_q[50].IN1
M[51] => implicit_input_q[51].IN1
M[52] => implicit_input_q[52].IN1
M[53] => implicit_input_q[53].IN1
M[54] => implicit_input_q[54].IN1
M[55] => implicit_input_q[55].IN1
M[56] => implicit_input_q[56].IN1
M[57] => implicit_input_q[57].IN1
M[58] => implicit_input_q[58].IN1
M[59] => implicit_input_q[59].IN1
M[60] => implicit_input_q[60].IN1
M[61] => implicit_input_q[61].IN1
M[62] => implicit_input_q[62].IN1
M[63] => implicit_input_q[63].IN1
Out0[0] => implicit_input_q[128].IN1
Out0[1] => implicit_input_q[129].IN1
Out0[2] => implicit_input_q[130].IN1
Out0[3] => implicit_input_q[131].IN1
Out0[4] => implicit_input_q[132].IN1
Out0[5] => implicit_input_q[133].IN1
Out0[6] => implicit_input_q[134].IN1
Out0[7] => implicit_input_q[135].IN1
Out0[8] => implicit_input_q[136].IN1
Out0[9] => implicit_input_q[137].IN1
Out0[10] => implicit_input_q[138].IN1
Out0[11] => implicit_input_q[139].IN1
Out0[12] => implicit_input_q[140].IN1
Out0[13] => implicit_input_q[141].IN1
Out0[14] => implicit_input_q[142].IN1
Out0[15] => implicit_input_q[143].IN1
Out0[16] => implicit_input_q[144].IN1
Out0[17] => implicit_input_q[145].IN1
Out0[18] => implicit_input_q[146].IN1
Out0[19] => implicit_input_q[147].IN1
Out0[20] => implicit_input_q[148].IN1
Out0[21] => implicit_input_q[149].IN1
Out0[22] => implicit_input_q[150].IN1
Out0[23] => implicit_input_q[151].IN1
Out0[24] => implicit_input_q[152].IN1
Out0[25] => implicit_input_q[153].IN1
Out0[26] => implicit_input_q[154].IN1
Out0[27] => implicit_input_q[155].IN1
Out0[28] => implicit_input_q[156].IN1
Out0[29] => implicit_input_q[157].IN1
Out0[30] => implicit_input_q[158].IN1
Out0[31] => implicit_input_q[159].IN1
Out0[32] => implicit_input_q[160].IN1
Out0[33] => implicit_input_q[161].IN1
Out0[34] => implicit_input_q[162].IN1
Out0[35] => implicit_input_q[163].IN1
Out0[36] => implicit_input_q[164].IN1
Out0[37] => implicit_input_q[165].IN1
Out0[38] => implicit_input_q[166].IN1
Out0[39] => implicit_input_q[167].IN1
Out0[40] => implicit_input_q[168].IN1
Out0[41] => implicit_input_q[169].IN1
Out0[42] => implicit_input_q[170].IN1
Out0[43] => implicit_input_q[171].IN1
Out0[44] => implicit_input_q[172].IN1
Out0[45] => implicit_input_q[173].IN1
Out0[46] => implicit_input_q[174].IN1
Out0[47] => implicit_input_q[175].IN1
Out0[48] => implicit_input_q[176].IN1
Out0[49] => implicit_input_q[177].IN1
Out0[50] => implicit_input_q[178].IN1
Out0[51] => implicit_input_q[179].IN1
Out0[52] => implicit_input_q[180].IN1
Out0[53] => implicit_input_q[181].IN1
Out0[54] => implicit_input_q[182].IN1
Out0[55] => implicit_input_q[183].IN1
Out0[56] => implicit_input_q[184].IN1
Out0[57] => implicit_input_q[185].IN1
Out0[58] => implicit_input_q[186].IN1
Out0[59] => implicit_input_q[187].IN1
Out0[60] => implicit_input_q[188].IN1
Out0[61] => implicit_input_q[189].IN1
Out0[62] => implicit_input_q[190].IN1
Out0[63] => implicit_input_q[191].IN1
V[0] => implicit_input_q[64].IN1
V[1] => implicit_input_q[65].IN1
V[2] => implicit_input_q[66].IN1
V[3] => implicit_input_q[67].IN1
V[4] => implicit_input_q[68].IN1
V[5] => implicit_input_q[69].IN1
V[6] => implicit_input_q[70].IN1
V[7] => implicit_input_q[71].IN1
V[8] => implicit_input_q[72].IN1
V[9] => implicit_input_q[73].IN1
V[10] => implicit_input_q[74].IN1
V[11] => implicit_input_q[75].IN1
V[12] => implicit_input_q[76].IN1
V[13] => implicit_input_q[77].IN1
V[14] => implicit_input_q[78].IN1
V[15] => implicit_input_q[79].IN1
V[16] => implicit_input_q[80].IN1
V[17] => implicit_input_q[81].IN1
V[18] => implicit_input_q[82].IN1
V[19] => implicit_input_q[83].IN1
V[20] => implicit_input_q[84].IN1
V[21] => implicit_input_q[85].IN1
V[22] => implicit_input_q[86].IN1
V[23] => implicit_input_q[87].IN1
V[24] => implicit_input_q[88].IN1
V[25] => implicit_input_q[89].IN1
V[26] => implicit_input_q[90].IN1
V[27] => implicit_input_q[91].IN1
V[28] => implicit_input_q[92].IN1
V[29] => implicit_input_q[93].IN1
V[30] => implicit_input_q[94].IN1
V[31] => implicit_input_q[95].IN1
V[32] => implicit_input_q[96].IN1
V[33] => implicit_input_q[97].IN1
V[34] => implicit_input_q[98].IN1
V[35] => implicit_input_q[99].IN1
V[36] => implicit_input_q[100].IN1
V[37] => implicit_input_q[101].IN1
V[38] => implicit_input_q[102].IN1
V[39] => implicit_input_q[103].IN1
V[40] => implicit_input_q[104].IN1
V[41] => implicit_input_q[105].IN1
V[42] => implicit_input_q[106].IN1
V[43] => implicit_input_q[107].IN1
V[44] => implicit_input_q[108].IN1
V[45] => implicit_input_q[109].IN1
V[46] => implicit_input_q[110].IN1
V[47] => implicit_input_q[111].IN1
V[48] => implicit_input_q[112].IN1
V[49] => implicit_input_q[113].IN1
V[50] => implicit_input_q[114].IN1
V[51] => implicit_input_q[115].IN1
V[52] => implicit_input_q[116].IN1
V[53] => implicit_input_q[117].IN1
V[54] => implicit_input_q[118].IN1
V[55] => implicit_input_q[119].IN1
V[56] => implicit_input_q[120].IN1
V[57] => implicit_input_q[121].IN1
V[58] => implicit_input_q[122].IN1
V[59] => implicit_input_q[123].IN1
V[60] => implicit_input_q[124].IN1
V[61] => implicit_input_q[125].IN1
V[62] => implicit_input_q[126].IN1
V[63] => implicit_input_q[127].IN1
avm_memdep_matvec_readdata[0] => avm_memdep_matvec_readdata[0].IN1
avm_memdep_matvec_readdata[1] => avm_memdep_matvec_readdata[1].IN1
avm_memdep_matvec_readdata[2] => avm_memdep_matvec_readdata[2].IN1
avm_memdep_matvec_readdata[3] => avm_memdep_matvec_readdata[3].IN1
avm_memdep_matvec_readdata[4] => avm_memdep_matvec_readdata[4].IN1
avm_memdep_matvec_readdata[5] => avm_memdep_matvec_readdata[5].IN1
avm_memdep_matvec_readdata[6] => avm_memdep_matvec_readdata[6].IN1
avm_memdep_matvec_readdata[7] => avm_memdep_matvec_readdata[7].IN1
avm_memdep_matvec_readdata[8] => avm_memdep_matvec_readdata[8].IN1
avm_memdep_matvec_readdata[9] => avm_memdep_matvec_readdata[9].IN1
avm_memdep_matvec_readdata[10] => avm_memdep_matvec_readdata[10].IN1
avm_memdep_matvec_readdata[11] => avm_memdep_matvec_readdata[11].IN1
avm_memdep_matvec_readdata[12] => avm_memdep_matvec_readdata[12].IN1
avm_memdep_matvec_readdata[13] => avm_memdep_matvec_readdata[13].IN1
avm_memdep_matvec_readdata[14] => avm_memdep_matvec_readdata[14].IN1
avm_memdep_matvec_readdata[15] => avm_memdep_matvec_readdata[15].IN1
avm_memdep_matvec_readdata[16] => avm_memdep_matvec_readdata[16].IN1
avm_memdep_matvec_readdata[17] => avm_memdep_matvec_readdata[17].IN1
avm_memdep_matvec_readdata[18] => avm_memdep_matvec_readdata[18].IN1
avm_memdep_matvec_readdata[19] => avm_memdep_matvec_readdata[19].IN1
avm_memdep_matvec_readdata[20] => avm_memdep_matvec_readdata[20].IN1
avm_memdep_matvec_readdata[21] => avm_memdep_matvec_readdata[21].IN1
avm_memdep_matvec_readdata[22] => avm_memdep_matvec_readdata[22].IN1
avm_memdep_matvec_readdata[23] => avm_memdep_matvec_readdata[23].IN1
avm_memdep_matvec_readdata[24] => avm_memdep_matvec_readdata[24].IN1
avm_memdep_matvec_readdata[25] => avm_memdep_matvec_readdata[25].IN1
avm_memdep_matvec_readdata[26] => avm_memdep_matvec_readdata[26].IN1
avm_memdep_matvec_readdata[27] => avm_memdep_matvec_readdata[27].IN1
avm_memdep_matvec_readdata[28] => avm_memdep_matvec_readdata[28].IN1
avm_memdep_matvec_readdata[29] => avm_memdep_matvec_readdata[29].IN1
avm_memdep_matvec_readdata[30] => avm_memdep_matvec_readdata[30].IN1
avm_memdep_matvec_readdata[31] => avm_memdep_matvec_readdata[31].IN1
avm_memdep_matvec_readdatavalid[0] => avm_memdep_matvec_readdatavalid[0].IN1
avm_memdep_matvec_waitrequest[0] => avm_memdep_matvec_waitrequest[0].IN1
avm_memdep_matvec_writeack[0] => avm_memdep_matvec_writeack[0].IN1
avm_unnamed_matvec8_matvec_readdata[0] => avm_unnamed_matvec8_matvec_readdata[0].IN1
avm_unnamed_matvec8_matvec_readdata[1] => avm_unnamed_matvec8_matvec_readdata[1].IN1
avm_unnamed_matvec8_matvec_readdata[2] => avm_unnamed_matvec8_matvec_readdata[2].IN1
avm_unnamed_matvec8_matvec_readdata[3] => avm_unnamed_matvec8_matvec_readdata[3].IN1
avm_unnamed_matvec8_matvec_readdata[4] => avm_unnamed_matvec8_matvec_readdata[4].IN1
avm_unnamed_matvec8_matvec_readdata[5] => avm_unnamed_matvec8_matvec_readdata[5].IN1
avm_unnamed_matvec8_matvec_readdata[6] => avm_unnamed_matvec8_matvec_readdata[6].IN1
avm_unnamed_matvec8_matvec_readdata[7] => avm_unnamed_matvec8_matvec_readdata[7].IN1
avm_unnamed_matvec8_matvec_readdata[8] => avm_unnamed_matvec8_matvec_readdata[8].IN1
avm_unnamed_matvec8_matvec_readdata[9] => avm_unnamed_matvec8_matvec_readdata[9].IN1
avm_unnamed_matvec8_matvec_readdata[10] => avm_unnamed_matvec8_matvec_readdata[10].IN1
avm_unnamed_matvec8_matvec_readdata[11] => avm_unnamed_matvec8_matvec_readdata[11].IN1
avm_unnamed_matvec8_matvec_readdata[12] => avm_unnamed_matvec8_matvec_readdata[12].IN1
avm_unnamed_matvec8_matvec_readdata[13] => avm_unnamed_matvec8_matvec_readdata[13].IN1
avm_unnamed_matvec8_matvec_readdata[14] => avm_unnamed_matvec8_matvec_readdata[14].IN1
avm_unnamed_matvec8_matvec_readdata[15] => avm_unnamed_matvec8_matvec_readdata[15].IN1
avm_unnamed_matvec8_matvec_readdata[16] => avm_unnamed_matvec8_matvec_readdata[16].IN1
avm_unnamed_matvec8_matvec_readdata[17] => avm_unnamed_matvec8_matvec_readdata[17].IN1
avm_unnamed_matvec8_matvec_readdata[18] => avm_unnamed_matvec8_matvec_readdata[18].IN1
avm_unnamed_matvec8_matvec_readdata[19] => avm_unnamed_matvec8_matvec_readdata[19].IN1
avm_unnamed_matvec8_matvec_readdata[20] => avm_unnamed_matvec8_matvec_readdata[20].IN1
avm_unnamed_matvec8_matvec_readdata[21] => avm_unnamed_matvec8_matvec_readdata[21].IN1
avm_unnamed_matvec8_matvec_readdata[22] => avm_unnamed_matvec8_matvec_readdata[22].IN1
avm_unnamed_matvec8_matvec_readdata[23] => avm_unnamed_matvec8_matvec_readdata[23].IN1
avm_unnamed_matvec8_matvec_readdata[24] => avm_unnamed_matvec8_matvec_readdata[24].IN1
avm_unnamed_matvec8_matvec_readdata[25] => avm_unnamed_matvec8_matvec_readdata[25].IN1
avm_unnamed_matvec8_matvec_readdata[26] => avm_unnamed_matvec8_matvec_readdata[26].IN1
avm_unnamed_matvec8_matvec_readdata[27] => avm_unnamed_matvec8_matvec_readdata[27].IN1
avm_unnamed_matvec8_matvec_readdata[28] => avm_unnamed_matvec8_matvec_readdata[28].IN1
avm_unnamed_matvec8_matvec_readdata[29] => avm_unnamed_matvec8_matvec_readdata[29].IN1
avm_unnamed_matvec8_matvec_readdata[30] => avm_unnamed_matvec8_matvec_readdata[30].IN1
avm_unnamed_matvec8_matvec_readdata[31] => avm_unnamed_matvec8_matvec_readdata[31].IN1
avm_unnamed_matvec8_matvec_readdatavalid[0] => avm_unnamed_matvec8_matvec_readdatavalid[0].IN1
avm_unnamed_matvec8_matvec_waitrequest[0] => avm_unnamed_matvec8_matvec_waitrequest[0].IN1
avm_unnamed_matvec8_matvec_writeack[0] => avm_unnamed_matvec8_matvec_writeack[0].IN1
avm_unnamed_matvec9_matvec_readdata[0] => avm_unnamed_matvec9_matvec_readdata[0].IN1
avm_unnamed_matvec9_matvec_readdata[1] => avm_unnamed_matvec9_matvec_readdata[1].IN1
avm_unnamed_matvec9_matvec_readdata[2] => avm_unnamed_matvec9_matvec_readdata[2].IN1
avm_unnamed_matvec9_matvec_readdata[3] => avm_unnamed_matvec9_matvec_readdata[3].IN1
avm_unnamed_matvec9_matvec_readdata[4] => avm_unnamed_matvec9_matvec_readdata[4].IN1
avm_unnamed_matvec9_matvec_readdata[5] => avm_unnamed_matvec9_matvec_readdata[5].IN1
avm_unnamed_matvec9_matvec_readdata[6] => avm_unnamed_matvec9_matvec_readdata[6].IN1
avm_unnamed_matvec9_matvec_readdata[7] => avm_unnamed_matvec9_matvec_readdata[7].IN1
avm_unnamed_matvec9_matvec_readdata[8] => avm_unnamed_matvec9_matvec_readdata[8].IN1
avm_unnamed_matvec9_matvec_readdata[9] => avm_unnamed_matvec9_matvec_readdata[9].IN1
avm_unnamed_matvec9_matvec_readdata[10] => avm_unnamed_matvec9_matvec_readdata[10].IN1
avm_unnamed_matvec9_matvec_readdata[11] => avm_unnamed_matvec9_matvec_readdata[11].IN1
avm_unnamed_matvec9_matvec_readdata[12] => avm_unnamed_matvec9_matvec_readdata[12].IN1
avm_unnamed_matvec9_matvec_readdata[13] => avm_unnamed_matvec9_matvec_readdata[13].IN1
avm_unnamed_matvec9_matvec_readdata[14] => avm_unnamed_matvec9_matvec_readdata[14].IN1
avm_unnamed_matvec9_matvec_readdata[15] => avm_unnamed_matvec9_matvec_readdata[15].IN1
avm_unnamed_matvec9_matvec_readdata[16] => avm_unnamed_matvec9_matvec_readdata[16].IN1
avm_unnamed_matvec9_matvec_readdata[17] => avm_unnamed_matvec9_matvec_readdata[17].IN1
avm_unnamed_matvec9_matvec_readdata[18] => avm_unnamed_matvec9_matvec_readdata[18].IN1
avm_unnamed_matvec9_matvec_readdata[19] => avm_unnamed_matvec9_matvec_readdata[19].IN1
avm_unnamed_matvec9_matvec_readdata[20] => avm_unnamed_matvec9_matvec_readdata[20].IN1
avm_unnamed_matvec9_matvec_readdata[21] => avm_unnamed_matvec9_matvec_readdata[21].IN1
avm_unnamed_matvec9_matvec_readdata[22] => avm_unnamed_matvec9_matvec_readdata[22].IN1
avm_unnamed_matvec9_matvec_readdata[23] => avm_unnamed_matvec9_matvec_readdata[23].IN1
avm_unnamed_matvec9_matvec_readdata[24] => avm_unnamed_matvec9_matvec_readdata[24].IN1
avm_unnamed_matvec9_matvec_readdata[25] => avm_unnamed_matvec9_matvec_readdata[25].IN1
avm_unnamed_matvec9_matvec_readdata[26] => avm_unnamed_matvec9_matvec_readdata[26].IN1
avm_unnamed_matvec9_matvec_readdata[27] => avm_unnamed_matvec9_matvec_readdata[27].IN1
avm_unnamed_matvec9_matvec_readdata[28] => avm_unnamed_matvec9_matvec_readdata[28].IN1
avm_unnamed_matvec9_matvec_readdata[29] => avm_unnamed_matvec9_matvec_readdata[29].IN1
avm_unnamed_matvec9_matvec_readdata[30] => avm_unnamed_matvec9_matvec_readdata[30].IN1
avm_unnamed_matvec9_matvec_readdata[31] => avm_unnamed_matvec9_matvec_readdata[31].IN1
avm_unnamed_matvec9_matvec_readdatavalid[0] => avm_unnamed_matvec9_matvec_readdatavalid[0].IN1
avm_unnamed_matvec9_matvec_waitrequest[0] => avm_unnamed_matvec9_matvec_waitrequest[0].IN1
avm_unnamed_matvec9_matvec_writeack[0] => avm_unnamed_matvec9_matvec_writeack[0].IN1
avst_iord_bl_call_matvec_data[0] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[1] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[2] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[3] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[4] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[5] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[6] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[7] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[8] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[9] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[10] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[11] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[12] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[13] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[14] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[15] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[16] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[17] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[18] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[19] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[20] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[21] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[22] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[23] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[24] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[25] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[26] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[27] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[28] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[29] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[30] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[31] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[32] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[33] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[34] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[35] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[36] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[37] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[38] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[39] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[40] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[41] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[42] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[43] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[44] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[45] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[46] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[47] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[48] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[49] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[50] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[51] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[52] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[53] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[54] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[55] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[56] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[57] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[58] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[59] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[60] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[61] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[62] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[63] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[64] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[65] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[66] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[67] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[68] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[69] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[70] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[71] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[72] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[73] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[74] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[75] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[76] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[77] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[78] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[79] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[80] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[81] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[82] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[83] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[84] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[85] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[86] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[87] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[88] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[89] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[90] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[91] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[92] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[93] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[94] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[95] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[96] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[97] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[98] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[99] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[100] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[101] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[102] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[103] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[104] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[105] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[106] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[107] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[108] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[109] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[110] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[111] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[112] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[113] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[114] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[115] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[116] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[117] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[118] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[119] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[120] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[121] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[122] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[123] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[124] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[125] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[126] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[127] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[128] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[129] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[130] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[131] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[132] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[133] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[134] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[135] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[136] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[137] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[138] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[139] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[140] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[141] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[142] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[143] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[144] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[145] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[146] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[147] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[148] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[149] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[150] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[151] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[152] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[153] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[154] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[155] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[156] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[157] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[158] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[159] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[160] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[161] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[162] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[163] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[164] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[165] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[166] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[167] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[168] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[169] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[170] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[171] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[172] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[173] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[174] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[175] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[176] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[177] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[178] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[179] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[180] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[181] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[182] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[183] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[184] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[185] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[186] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[187] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[188] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[189] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[190] => ~NO_FANOUT~
avst_iord_bl_call_matvec_data[191] => ~NO_FANOUT~
avst_iord_bl_call_matvec_valid[0] => ~NO_FANOUT~
avst_iowr_bl_return_matvec_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_return_matvec_ready[0] => ~NO_FANOUT~
stall[0] => not_stall_q[0].IN1
stall_in[0] => ~NO_FANOUT~
start[0] => start[0].IN1
valid_in[0] => ~NO_FANOUT~
avm_memdep_matvec_address[0] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[1] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[2] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[3] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[4] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[5] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[6] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[7] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[8] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[9] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[10] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[11] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[12] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[13] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[14] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[15] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[16] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[17] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[18] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[19] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[20] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[21] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[22] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[23] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[24] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[25] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[26] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[27] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[28] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[29] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[30] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_address[31] <= matvec_function:thematvec_function.out_memdep_matvec_avm_address
avm_memdep_matvec_burstcount[0] <= matvec_function:thematvec_function.out_memdep_matvec_avm_burstcount
avm_memdep_matvec_byteenable[0] <= matvec_function:thematvec_function.out_memdep_matvec_avm_byteenable
avm_memdep_matvec_byteenable[1] <= matvec_function:thematvec_function.out_memdep_matvec_avm_byteenable
avm_memdep_matvec_byteenable[2] <= matvec_function:thematvec_function.out_memdep_matvec_avm_byteenable
avm_memdep_matvec_byteenable[3] <= matvec_function:thematvec_function.out_memdep_matvec_avm_byteenable
avm_memdep_matvec_enable[0] <= matvec_function:thematvec_function.out_memdep_matvec_avm_enable
avm_memdep_matvec_read[0] <= matvec_function:thematvec_function.out_memdep_matvec_avm_read
avm_memdep_matvec_write[0] <= matvec_function:thematvec_function.out_memdep_matvec_avm_write
avm_memdep_matvec_writedata[0] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[1] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[2] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[3] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[4] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[5] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[6] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[7] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[8] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[9] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[10] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[11] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[12] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[13] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[14] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[15] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[16] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[17] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[18] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[19] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[20] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[21] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[22] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[23] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[24] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[25] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[26] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[27] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[28] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[29] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[30] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_memdep_matvec_writedata[31] <= matvec_function:thematvec_function.out_memdep_matvec_avm_writedata
avm_unnamed_matvec8_matvec_address[0] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[1] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[2] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[3] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[4] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[5] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[6] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[7] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[8] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[9] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[10] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[11] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[12] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[13] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[14] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[15] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[16] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[17] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[18] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[19] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[20] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[21] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[22] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[23] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[24] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[25] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[26] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[27] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[28] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[29] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[30] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_address[31] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_address
avm_unnamed_matvec8_matvec_burstcount[0] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_burstcount
avm_unnamed_matvec8_matvec_byteenable[0] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_byteenable
avm_unnamed_matvec8_matvec_byteenable[1] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_byteenable
avm_unnamed_matvec8_matvec_byteenable[2] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_byteenable
avm_unnamed_matvec8_matvec_byteenable[3] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_byteenable
avm_unnamed_matvec8_matvec_enable[0] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_enable
avm_unnamed_matvec8_matvec_read[0] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_read
avm_unnamed_matvec8_matvec_write[0] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_write
avm_unnamed_matvec8_matvec_writedata[0] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[1] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[2] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[3] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[4] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[5] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[6] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[7] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[8] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[9] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[10] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[11] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[12] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[13] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[14] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[15] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[16] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[17] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[18] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[19] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[20] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[21] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[22] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[23] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[24] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[25] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[26] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[27] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[28] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[29] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[30] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec8_matvec_writedata[31] <= matvec_function:thematvec_function.out_unnamed_matvec8_matvec_avm_writedata
avm_unnamed_matvec9_matvec_address[0] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[1] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[2] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[3] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[4] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[5] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[6] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[7] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[8] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[9] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[10] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[11] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[12] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[13] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[14] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[15] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[16] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[17] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[18] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[19] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[20] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[21] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[22] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[23] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[24] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[25] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[26] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[27] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[28] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[29] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[30] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_address[31] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_address
avm_unnamed_matvec9_matvec_burstcount[0] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_burstcount
avm_unnamed_matvec9_matvec_byteenable[0] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_byteenable
avm_unnamed_matvec9_matvec_byteenable[1] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_byteenable
avm_unnamed_matvec9_matvec_byteenable[2] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_byteenable
avm_unnamed_matvec9_matvec_byteenable[3] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_byteenable
avm_unnamed_matvec9_matvec_enable[0] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_enable
avm_unnamed_matvec9_matvec_read[0] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_read
avm_unnamed_matvec9_matvec_write[0] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_write
avm_unnamed_matvec9_matvec_writedata[0] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[1] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[2] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[3] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[4] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[5] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[6] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[7] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[8] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[9] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[10] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[11] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[12] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[13] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[14] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[15] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[16] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[17] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[18] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[19] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[20] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[21] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[22] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[23] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[24] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[25] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[26] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[27] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[28] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[29] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[30] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avm_unnamed_matvec9_matvec_writedata[31] <= matvec_function:thematvec_function.out_unnamed_matvec9_matvec_avm_writedata
avst_iord_bl_call_matvec_almost_full[0] <= matvec_function:thematvec_function.out_iord_bl_call_matvec_o_fifoalmost_full
avst_iord_bl_call_matvec_ready[0] <= matvec_function:thematvec_function.out_iord_bl_call_matvec_o_fifoready
avst_iowr_bl_return_matvec_data[0] <= matvec_function:thematvec_function.out_iowr_bl_return_matvec_o_fifodata
avst_iowr_bl_return_matvec_valid[0] <= matvec_function:thematvec_function.out_iowr_bl_return_matvec_o_fifovalid
busy[0] <= busy_or_q.DB_MAX_OUTPUT_PORT_TYPE
done[0] <= matvec_function:thematvec_function.out_iowr_bl_return_matvec_o_fifovalid
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function
in_arg_M[0] => ~NO_FANOUT~
in_arg_M[1] => ~NO_FANOUT~
in_arg_M[2] => ~NO_FANOUT~
in_arg_M[3] => ~NO_FANOUT~
in_arg_M[4] => ~NO_FANOUT~
in_arg_M[5] => ~NO_FANOUT~
in_arg_M[6] => ~NO_FANOUT~
in_arg_M[7] => ~NO_FANOUT~
in_arg_M[8] => ~NO_FANOUT~
in_arg_M[9] => ~NO_FANOUT~
in_arg_M[10] => ~NO_FANOUT~
in_arg_M[11] => ~NO_FANOUT~
in_arg_M[12] => ~NO_FANOUT~
in_arg_M[13] => ~NO_FANOUT~
in_arg_M[14] => ~NO_FANOUT~
in_arg_M[15] => ~NO_FANOUT~
in_arg_M[16] => ~NO_FANOUT~
in_arg_M[17] => ~NO_FANOUT~
in_arg_M[18] => ~NO_FANOUT~
in_arg_M[19] => ~NO_FANOUT~
in_arg_M[20] => ~NO_FANOUT~
in_arg_M[21] => ~NO_FANOUT~
in_arg_M[22] => ~NO_FANOUT~
in_arg_M[23] => ~NO_FANOUT~
in_arg_M[24] => ~NO_FANOUT~
in_arg_M[25] => ~NO_FANOUT~
in_arg_M[26] => ~NO_FANOUT~
in_arg_M[27] => ~NO_FANOUT~
in_arg_M[28] => ~NO_FANOUT~
in_arg_M[29] => ~NO_FANOUT~
in_arg_M[30] => ~NO_FANOUT~
in_arg_M[31] => ~NO_FANOUT~
in_arg_M[32] => ~NO_FANOUT~
in_arg_M[33] => ~NO_FANOUT~
in_arg_M[34] => ~NO_FANOUT~
in_arg_M[35] => ~NO_FANOUT~
in_arg_M[36] => ~NO_FANOUT~
in_arg_M[37] => ~NO_FANOUT~
in_arg_M[38] => ~NO_FANOUT~
in_arg_M[39] => ~NO_FANOUT~
in_arg_M[40] => ~NO_FANOUT~
in_arg_M[41] => ~NO_FANOUT~
in_arg_M[42] => ~NO_FANOUT~
in_arg_M[43] => ~NO_FANOUT~
in_arg_M[44] => ~NO_FANOUT~
in_arg_M[45] => ~NO_FANOUT~
in_arg_M[46] => ~NO_FANOUT~
in_arg_M[47] => ~NO_FANOUT~
in_arg_M[48] => ~NO_FANOUT~
in_arg_M[49] => ~NO_FANOUT~
in_arg_M[50] => ~NO_FANOUT~
in_arg_M[51] => ~NO_FANOUT~
in_arg_M[52] => ~NO_FANOUT~
in_arg_M[53] => ~NO_FANOUT~
in_arg_M[54] => ~NO_FANOUT~
in_arg_M[55] => ~NO_FANOUT~
in_arg_M[56] => ~NO_FANOUT~
in_arg_M[57] => ~NO_FANOUT~
in_arg_M[58] => ~NO_FANOUT~
in_arg_M[59] => ~NO_FANOUT~
in_arg_M[60] => ~NO_FANOUT~
in_arg_M[61] => ~NO_FANOUT~
in_arg_M[62] => ~NO_FANOUT~
in_arg_M[63] => ~NO_FANOUT~
in_arg_Out0[0] => ~NO_FANOUT~
in_arg_Out0[1] => ~NO_FANOUT~
in_arg_Out0[2] => ~NO_FANOUT~
in_arg_Out0[3] => ~NO_FANOUT~
in_arg_Out0[4] => ~NO_FANOUT~
in_arg_Out0[5] => ~NO_FANOUT~
in_arg_Out0[6] => ~NO_FANOUT~
in_arg_Out0[7] => ~NO_FANOUT~
in_arg_Out0[8] => ~NO_FANOUT~
in_arg_Out0[9] => ~NO_FANOUT~
in_arg_Out0[10] => ~NO_FANOUT~
in_arg_Out0[11] => ~NO_FANOUT~
in_arg_Out0[12] => ~NO_FANOUT~
in_arg_Out0[13] => ~NO_FANOUT~
in_arg_Out0[14] => ~NO_FANOUT~
in_arg_Out0[15] => ~NO_FANOUT~
in_arg_Out0[16] => ~NO_FANOUT~
in_arg_Out0[17] => ~NO_FANOUT~
in_arg_Out0[18] => ~NO_FANOUT~
in_arg_Out0[19] => ~NO_FANOUT~
in_arg_Out0[20] => ~NO_FANOUT~
in_arg_Out0[21] => ~NO_FANOUT~
in_arg_Out0[22] => ~NO_FANOUT~
in_arg_Out0[23] => ~NO_FANOUT~
in_arg_Out0[24] => ~NO_FANOUT~
in_arg_Out0[25] => ~NO_FANOUT~
in_arg_Out0[26] => ~NO_FANOUT~
in_arg_Out0[27] => ~NO_FANOUT~
in_arg_Out0[28] => ~NO_FANOUT~
in_arg_Out0[29] => ~NO_FANOUT~
in_arg_Out0[30] => ~NO_FANOUT~
in_arg_Out0[31] => ~NO_FANOUT~
in_arg_Out0[32] => ~NO_FANOUT~
in_arg_Out0[33] => ~NO_FANOUT~
in_arg_Out0[34] => ~NO_FANOUT~
in_arg_Out0[35] => ~NO_FANOUT~
in_arg_Out0[36] => ~NO_FANOUT~
in_arg_Out0[37] => ~NO_FANOUT~
in_arg_Out0[38] => ~NO_FANOUT~
in_arg_Out0[39] => ~NO_FANOUT~
in_arg_Out0[40] => ~NO_FANOUT~
in_arg_Out0[41] => ~NO_FANOUT~
in_arg_Out0[42] => ~NO_FANOUT~
in_arg_Out0[43] => ~NO_FANOUT~
in_arg_Out0[44] => ~NO_FANOUT~
in_arg_Out0[45] => ~NO_FANOUT~
in_arg_Out0[46] => ~NO_FANOUT~
in_arg_Out0[47] => ~NO_FANOUT~
in_arg_Out0[48] => ~NO_FANOUT~
in_arg_Out0[49] => ~NO_FANOUT~
in_arg_Out0[50] => ~NO_FANOUT~
in_arg_Out0[51] => ~NO_FANOUT~
in_arg_Out0[52] => ~NO_FANOUT~
in_arg_Out0[53] => ~NO_FANOUT~
in_arg_Out0[54] => ~NO_FANOUT~
in_arg_Out0[55] => ~NO_FANOUT~
in_arg_Out0[56] => ~NO_FANOUT~
in_arg_Out0[57] => ~NO_FANOUT~
in_arg_Out0[58] => ~NO_FANOUT~
in_arg_Out0[59] => ~NO_FANOUT~
in_arg_Out0[60] => ~NO_FANOUT~
in_arg_Out0[61] => ~NO_FANOUT~
in_arg_Out0[62] => ~NO_FANOUT~
in_arg_Out0[63] => ~NO_FANOUT~
in_arg_V[0] => ~NO_FANOUT~
in_arg_V[1] => ~NO_FANOUT~
in_arg_V[2] => ~NO_FANOUT~
in_arg_V[3] => ~NO_FANOUT~
in_arg_V[4] => ~NO_FANOUT~
in_arg_V[5] => ~NO_FANOUT~
in_arg_V[6] => ~NO_FANOUT~
in_arg_V[7] => ~NO_FANOUT~
in_arg_V[8] => ~NO_FANOUT~
in_arg_V[9] => ~NO_FANOUT~
in_arg_V[10] => ~NO_FANOUT~
in_arg_V[11] => ~NO_FANOUT~
in_arg_V[12] => ~NO_FANOUT~
in_arg_V[13] => ~NO_FANOUT~
in_arg_V[14] => ~NO_FANOUT~
in_arg_V[15] => ~NO_FANOUT~
in_arg_V[16] => ~NO_FANOUT~
in_arg_V[17] => ~NO_FANOUT~
in_arg_V[18] => ~NO_FANOUT~
in_arg_V[19] => ~NO_FANOUT~
in_arg_V[20] => ~NO_FANOUT~
in_arg_V[21] => ~NO_FANOUT~
in_arg_V[22] => ~NO_FANOUT~
in_arg_V[23] => ~NO_FANOUT~
in_arg_V[24] => ~NO_FANOUT~
in_arg_V[25] => ~NO_FANOUT~
in_arg_V[26] => ~NO_FANOUT~
in_arg_V[27] => ~NO_FANOUT~
in_arg_V[28] => ~NO_FANOUT~
in_arg_V[29] => ~NO_FANOUT~
in_arg_V[30] => ~NO_FANOUT~
in_arg_V[31] => ~NO_FANOUT~
in_arg_V[32] => ~NO_FANOUT~
in_arg_V[33] => ~NO_FANOUT~
in_arg_V[34] => ~NO_FANOUT~
in_arg_V[35] => ~NO_FANOUT~
in_arg_V[36] => ~NO_FANOUT~
in_arg_V[37] => ~NO_FANOUT~
in_arg_V[38] => ~NO_FANOUT~
in_arg_V[39] => ~NO_FANOUT~
in_arg_V[40] => ~NO_FANOUT~
in_arg_V[41] => ~NO_FANOUT~
in_arg_V[42] => ~NO_FANOUT~
in_arg_V[43] => ~NO_FANOUT~
in_arg_V[44] => ~NO_FANOUT~
in_arg_V[45] => ~NO_FANOUT~
in_arg_V[46] => ~NO_FANOUT~
in_arg_V[47] => ~NO_FANOUT~
in_arg_V[48] => ~NO_FANOUT~
in_arg_V[49] => ~NO_FANOUT~
in_arg_V[50] => ~NO_FANOUT~
in_arg_V[51] => ~NO_FANOUT~
in_arg_V[52] => ~NO_FANOUT~
in_arg_V[53] => ~NO_FANOUT~
in_arg_V[54] => ~NO_FANOUT~
in_arg_V[55] => ~NO_FANOUT~
in_arg_V[56] => ~NO_FANOUT~
in_arg_V[57] => ~NO_FANOUT~
in_arg_V[58] => ~NO_FANOUT~
in_arg_V[59] => ~NO_FANOUT~
in_arg_V[60] => ~NO_FANOUT~
in_arg_V[61] => ~NO_FANOUT~
in_arg_V[62] => ~NO_FANOUT~
in_arg_V[63] => ~NO_FANOUT~
in_arg_call[0] => ~NO_FANOUT~
in_arg_call[1] => ~NO_FANOUT~
in_arg_call[2] => ~NO_FANOUT~
in_arg_call[3] => ~NO_FANOUT~
in_arg_call[4] => ~NO_FANOUT~
in_arg_call[5] => ~NO_FANOUT~
in_arg_call[6] => ~NO_FANOUT~
in_arg_call[7] => ~NO_FANOUT~
in_arg_call[8] => ~NO_FANOUT~
in_arg_call[9] => ~NO_FANOUT~
in_arg_call[10] => ~NO_FANOUT~
in_arg_call[11] => ~NO_FANOUT~
in_arg_call[12] => ~NO_FANOUT~
in_arg_call[13] => ~NO_FANOUT~
in_arg_call[14] => ~NO_FANOUT~
in_arg_call[15] => ~NO_FANOUT~
in_arg_call[16] => ~NO_FANOUT~
in_arg_call[17] => ~NO_FANOUT~
in_arg_call[18] => ~NO_FANOUT~
in_arg_call[19] => ~NO_FANOUT~
in_arg_call[20] => ~NO_FANOUT~
in_arg_call[21] => ~NO_FANOUT~
in_arg_call[22] => ~NO_FANOUT~
in_arg_call[23] => ~NO_FANOUT~
in_arg_call[24] => ~NO_FANOUT~
in_arg_call[25] => ~NO_FANOUT~
in_arg_call[26] => ~NO_FANOUT~
in_arg_call[27] => ~NO_FANOUT~
in_arg_call[28] => ~NO_FANOUT~
in_arg_call[29] => ~NO_FANOUT~
in_arg_call[30] => ~NO_FANOUT~
in_arg_call[31] => ~NO_FANOUT~
in_arg_call[32] => ~NO_FANOUT~
in_arg_call[33] => ~NO_FANOUT~
in_arg_call[34] => ~NO_FANOUT~
in_arg_call[35] => ~NO_FANOUT~
in_arg_call[36] => ~NO_FANOUT~
in_arg_call[37] => ~NO_FANOUT~
in_arg_call[38] => ~NO_FANOUT~
in_arg_call[39] => ~NO_FANOUT~
in_arg_call[40] => ~NO_FANOUT~
in_arg_call[41] => ~NO_FANOUT~
in_arg_call[42] => ~NO_FANOUT~
in_arg_call[43] => ~NO_FANOUT~
in_arg_call[44] => ~NO_FANOUT~
in_arg_call[45] => ~NO_FANOUT~
in_arg_call[46] => ~NO_FANOUT~
in_arg_call[47] => ~NO_FANOUT~
in_arg_call[48] => ~NO_FANOUT~
in_arg_call[49] => ~NO_FANOUT~
in_arg_call[50] => ~NO_FANOUT~
in_arg_call[51] => ~NO_FANOUT~
in_arg_call[52] => ~NO_FANOUT~
in_arg_call[53] => ~NO_FANOUT~
in_arg_call[54] => ~NO_FANOUT~
in_arg_call[55] => ~NO_FANOUT~
in_arg_call[56] => ~NO_FANOUT~
in_arg_call[57] => ~NO_FANOUT~
in_arg_call[58] => ~NO_FANOUT~
in_arg_call[59] => ~NO_FANOUT~
in_arg_call[60] => ~NO_FANOUT~
in_arg_call[61] => ~NO_FANOUT~
in_arg_call[62] => ~NO_FANOUT~
in_arg_call[63] => ~NO_FANOUT~
in_arg_return[0] => ~NO_FANOUT~
in_arg_return[1] => ~NO_FANOUT~
in_arg_return[2] => ~NO_FANOUT~
in_arg_return[3] => ~NO_FANOUT~
in_arg_return[4] => ~NO_FANOUT~
in_arg_return[5] => ~NO_FANOUT~
in_arg_return[6] => ~NO_FANOUT~
in_arg_return[7] => ~NO_FANOUT~
in_arg_return[8] => ~NO_FANOUT~
in_arg_return[9] => ~NO_FANOUT~
in_arg_return[10] => ~NO_FANOUT~
in_arg_return[11] => ~NO_FANOUT~
in_arg_return[12] => ~NO_FANOUT~
in_arg_return[13] => ~NO_FANOUT~
in_arg_return[14] => ~NO_FANOUT~
in_arg_return[15] => ~NO_FANOUT~
in_arg_return[16] => ~NO_FANOUT~
in_arg_return[17] => ~NO_FANOUT~
in_arg_return[18] => ~NO_FANOUT~
in_arg_return[19] => ~NO_FANOUT~
in_arg_return[20] => ~NO_FANOUT~
in_arg_return[21] => ~NO_FANOUT~
in_arg_return[22] => ~NO_FANOUT~
in_arg_return[23] => ~NO_FANOUT~
in_arg_return[24] => ~NO_FANOUT~
in_arg_return[25] => ~NO_FANOUT~
in_arg_return[26] => ~NO_FANOUT~
in_arg_return[27] => ~NO_FANOUT~
in_arg_return[28] => ~NO_FANOUT~
in_arg_return[29] => ~NO_FANOUT~
in_arg_return[30] => ~NO_FANOUT~
in_arg_return[31] => ~NO_FANOUT~
in_arg_return[32] => ~NO_FANOUT~
in_arg_return[33] => ~NO_FANOUT~
in_arg_return[34] => ~NO_FANOUT~
in_arg_return[35] => ~NO_FANOUT~
in_arg_return[36] => ~NO_FANOUT~
in_arg_return[37] => ~NO_FANOUT~
in_arg_return[38] => ~NO_FANOUT~
in_arg_return[39] => ~NO_FANOUT~
in_arg_return[40] => ~NO_FANOUT~
in_arg_return[41] => ~NO_FANOUT~
in_arg_return[42] => ~NO_FANOUT~
in_arg_return[43] => ~NO_FANOUT~
in_arg_return[44] => ~NO_FANOUT~
in_arg_return[45] => ~NO_FANOUT~
in_arg_return[46] => ~NO_FANOUT~
in_arg_return[47] => ~NO_FANOUT~
in_arg_return[48] => ~NO_FANOUT~
in_arg_return[49] => ~NO_FANOUT~
in_arg_return[50] => ~NO_FANOUT~
in_arg_return[51] => ~NO_FANOUT~
in_arg_return[52] => ~NO_FANOUT~
in_arg_return[53] => ~NO_FANOUT~
in_arg_return[54] => ~NO_FANOUT~
in_arg_return[55] => ~NO_FANOUT~
in_arg_return[56] => ~NO_FANOUT~
in_arg_return[57] => ~NO_FANOUT~
in_arg_return[58] => ~NO_FANOUT~
in_arg_return[59] => ~NO_FANOUT~
in_arg_return[60] => ~NO_FANOUT~
in_arg_return[61] => ~NO_FANOUT~
in_arg_return[62] => ~NO_FANOUT~
in_arg_return[63] => ~NO_FANOUT~
in_iord_bl_call_matvec_i_fifodata[0] => in_iord_bl_call_matvec_i_fifodata[0].IN1
in_iord_bl_call_matvec_i_fifodata[1] => in_iord_bl_call_matvec_i_fifodata[1].IN1
in_iord_bl_call_matvec_i_fifodata[2] => in_iord_bl_call_matvec_i_fifodata[2].IN1
in_iord_bl_call_matvec_i_fifodata[3] => in_iord_bl_call_matvec_i_fifodata[3].IN1
in_iord_bl_call_matvec_i_fifodata[4] => in_iord_bl_call_matvec_i_fifodata[4].IN1
in_iord_bl_call_matvec_i_fifodata[5] => in_iord_bl_call_matvec_i_fifodata[5].IN1
in_iord_bl_call_matvec_i_fifodata[6] => in_iord_bl_call_matvec_i_fifodata[6].IN1
in_iord_bl_call_matvec_i_fifodata[7] => in_iord_bl_call_matvec_i_fifodata[7].IN1
in_iord_bl_call_matvec_i_fifodata[8] => in_iord_bl_call_matvec_i_fifodata[8].IN1
in_iord_bl_call_matvec_i_fifodata[9] => in_iord_bl_call_matvec_i_fifodata[9].IN1
in_iord_bl_call_matvec_i_fifodata[10] => in_iord_bl_call_matvec_i_fifodata[10].IN1
in_iord_bl_call_matvec_i_fifodata[11] => in_iord_bl_call_matvec_i_fifodata[11].IN1
in_iord_bl_call_matvec_i_fifodata[12] => in_iord_bl_call_matvec_i_fifodata[12].IN1
in_iord_bl_call_matvec_i_fifodata[13] => in_iord_bl_call_matvec_i_fifodata[13].IN1
in_iord_bl_call_matvec_i_fifodata[14] => in_iord_bl_call_matvec_i_fifodata[14].IN1
in_iord_bl_call_matvec_i_fifodata[15] => in_iord_bl_call_matvec_i_fifodata[15].IN1
in_iord_bl_call_matvec_i_fifodata[16] => in_iord_bl_call_matvec_i_fifodata[16].IN1
in_iord_bl_call_matvec_i_fifodata[17] => in_iord_bl_call_matvec_i_fifodata[17].IN1
in_iord_bl_call_matvec_i_fifodata[18] => in_iord_bl_call_matvec_i_fifodata[18].IN1
in_iord_bl_call_matvec_i_fifodata[19] => in_iord_bl_call_matvec_i_fifodata[19].IN1
in_iord_bl_call_matvec_i_fifodata[20] => in_iord_bl_call_matvec_i_fifodata[20].IN1
in_iord_bl_call_matvec_i_fifodata[21] => in_iord_bl_call_matvec_i_fifodata[21].IN1
in_iord_bl_call_matvec_i_fifodata[22] => in_iord_bl_call_matvec_i_fifodata[22].IN1
in_iord_bl_call_matvec_i_fifodata[23] => in_iord_bl_call_matvec_i_fifodata[23].IN1
in_iord_bl_call_matvec_i_fifodata[24] => in_iord_bl_call_matvec_i_fifodata[24].IN1
in_iord_bl_call_matvec_i_fifodata[25] => in_iord_bl_call_matvec_i_fifodata[25].IN1
in_iord_bl_call_matvec_i_fifodata[26] => in_iord_bl_call_matvec_i_fifodata[26].IN1
in_iord_bl_call_matvec_i_fifodata[27] => in_iord_bl_call_matvec_i_fifodata[27].IN1
in_iord_bl_call_matvec_i_fifodata[28] => in_iord_bl_call_matvec_i_fifodata[28].IN1
in_iord_bl_call_matvec_i_fifodata[29] => in_iord_bl_call_matvec_i_fifodata[29].IN1
in_iord_bl_call_matvec_i_fifodata[30] => in_iord_bl_call_matvec_i_fifodata[30].IN1
in_iord_bl_call_matvec_i_fifodata[31] => in_iord_bl_call_matvec_i_fifodata[31].IN1
in_iord_bl_call_matvec_i_fifodata[32] => in_iord_bl_call_matvec_i_fifodata[32].IN1
in_iord_bl_call_matvec_i_fifodata[33] => in_iord_bl_call_matvec_i_fifodata[33].IN1
in_iord_bl_call_matvec_i_fifodata[34] => in_iord_bl_call_matvec_i_fifodata[34].IN1
in_iord_bl_call_matvec_i_fifodata[35] => in_iord_bl_call_matvec_i_fifodata[35].IN1
in_iord_bl_call_matvec_i_fifodata[36] => in_iord_bl_call_matvec_i_fifodata[36].IN1
in_iord_bl_call_matvec_i_fifodata[37] => in_iord_bl_call_matvec_i_fifodata[37].IN1
in_iord_bl_call_matvec_i_fifodata[38] => in_iord_bl_call_matvec_i_fifodata[38].IN1
in_iord_bl_call_matvec_i_fifodata[39] => in_iord_bl_call_matvec_i_fifodata[39].IN1
in_iord_bl_call_matvec_i_fifodata[40] => in_iord_bl_call_matvec_i_fifodata[40].IN1
in_iord_bl_call_matvec_i_fifodata[41] => in_iord_bl_call_matvec_i_fifodata[41].IN1
in_iord_bl_call_matvec_i_fifodata[42] => in_iord_bl_call_matvec_i_fifodata[42].IN1
in_iord_bl_call_matvec_i_fifodata[43] => in_iord_bl_call_matvec_i_fifodata[43].IN1
in_iord_bl_call_matvec_i_fifodata[44] => in_iord_bl_call_matvec_i_fifodata[44].IN1
in_iord_bl_call_matvec_i_fifodata[45] => in_iord_bl_call_matvec_i_fifodata[45].IN1
in_iord_bl_call_matvec_i_fifodata[46] => in_iord_bl_call_matvec_i_fifodata[46].IN1
in_iord_bl_call_matvec_i_fifodata[47] => in_iord_bl_call_matvec_i_fifodata[47].IN1
in_iord_bl_call_matvec_i_fifodata[48] => in_iord_bl_call_matvec_i_fifodata[48].IN1
in_iord_bl_call_matvec_i_fifodata[49] => in_iord_bl_call_matvec_i_fifodata[49].IN1
in_iord_bl_call_matvec_i_fifodata[50] => in_iord_bl_call_matvec_i_fifodata[50].IN1
in_iord_bl_call_matvec_i_fifodata[51] => in_iord_bl_call_matvec_i_fifodata[51].IN1
in_iord_bl_call_matvec_i_fifodata[52] => in_iord_bl_call_matvec_i_fifodata[52].IN1
in_iord_bl_call_matvec_i_fifodata[53] => in_iord_bl_call_matvec_i_fifodata[53].IN1
in_iord_bl_call_matvec_i_fifodata[54] => in_iord_bl_call_matvec_i_fifodata[54].IN1
in_iord_bl_call_matvec_i_fifodata[55] => in_iord_bl_call_matvec_i_fifodata[55].IN1
in_iord_bl_call_matvec_i_fifodata[56] => in_iord_bl_call_matvec_i_fifodata[56].IN1
in_iord_bl_call_matvec_i_fifodata[57] => in_iord_bl_call_matvec_i_fifodata[57].IN1
in_iord_bl_call_matvec_i_fifodata[58] => in_iord_bl_call_matvec_i_fifodata[58].IN1
in_iord_bl_call_matvec_i_fifodata[59] => in_iord_bl_call_matvec_i_fifodata[59].IN1
in_iord_bl_call_matvec_i_fifodata[60] => in_iord_bl_call_matvec_i_fifodata[60].IN1
in_iord_bl_call_matvec_i_fifodata[61] => in_iord_bl_call_matvec_i_fifodata[61].IN1
in_iord_bl_call_matvec_i_fifodata[62] => in_iord_bl_call_matvec_i_fifodata[62].IN1
in_iord_bl_call_matvec_i_fifodata[63] => in_iord_bl_call_matvec_i_fifodata[63].IN1
in_iord_bl_call_matvec_i_fifodata[64] => in_iord_bl_call_matvec_i_fifodata[64].IN1
in_iord_bl_call_matvec_i_fifodata[65] => in_iord_bl_call_matvec_i_fifodata[65].IN1
in_iord_bl_call_matvec_i_fifodata[66] => in_iord_bl_call_matvec_i_fifodata[66].IN1
in_iord_bl_call_matvec_i_fifodata[67] => in_iord_bl_call_matvec_i_fifodata[67].IN1
in_iord_bl_call_matvec_i_fifodata[68] => in_iord_bl_call_matvec_i_fifodata[68].IN1
in_iord_bl_call_matvec_i_fifodata[69] => in_iord_bl_call_matvec_i_fifodata[69].IN1
in_iord_bl_call_matvec_i_fifodata[70] => in_iord_bl_call_matvec_i_fifodata[70].IN1
in_iord_bl_call_matvec_i_fifodata[71] => in_iord_bl_call_matvec_i_fifodata[71].IN1
in_iord_bl_call_matvec_i_fifodata[72] => in_iord_bl_call_matvec_i_fifodata[72].IN1
in_iord_bl_call_matvec_i_fifodata[73] => in_iord_bl_call_matvec_i_fifodata[73].IN1
in_iord_bl_call_matvec_i_fifodata[74] => in_iord_bl_call_matvec_i_fifodata[74].IN1
in_iord_bl_call_matvec_i_fifodata[75] => in_iord_bl_call_matvec_i_fifodata[75].IN1
in_iord_bl_call_matvec_i_fifodata[76] => in_iord_bl_call_matvec_i_fifodata[76].IN1
in_iord_bl_call_matvec_i_fifodata[77] => in_iord_bl_call_matvec_i_fifodata[77].IN1
in_iord_bl_call_matvec_i_fifodata[78] => in_iord_bl_call_matvec_i_fifodata[78].IN1
in_iord_bl_call_matvec_i_fifodata[79] => in_iord_bl_call_matvec_i_fifodata[79].IN1
in_iord_bl_call_matvec_i_fifodata[80] => in_iord_bl_call_matvec_i_fifodata[80].IN1
in_iord_bl_call_matvec_i_fifodata[81] => in_iord_bl_call_matvec_i_fifodata[81].IN1
in_iord_bl_call_matvec_i_fifodata[82] => in_iord_bl_call_matvec_i_fifodata[82].IN1
in_iord_bl_call_matvec_i_fifodata[83] => in_iord_bl_call_matvec_i_fifodata[83].IN1
in_iord_bl_call_matvec_i_fifodata[84] => in_iord_bl_call_matvec_i_fifodata[84].IN1
in_iord_bl_call_matvec_i_fifodata[85] => in_iord_bl_call_matvec_i_fifodata[85].IN1
in_iord_bl_call_matvec_i_fifodata[86] => in_iord_bl_call_matvec_i_fifodata[86].IN1
in_iord_bl_call_matvec_i_fifodata[87] => in_iord_bl_call_matvec_i_fifodata[87].IN1
in_iord_bl_call_matvec_i_fifodata[88] => in_iord_bl_call_matvec_i_fifodata[88].IN1
in_iord_bl_call_matvec_i_fifodata[89] => in_iord_bl_call_matvec_i_fifodata[89].IN1
in_iord_bl_call_matvec_i_fifodata[90] => in_iord_bl_call_matvec_i_fifodata[90].IN1
in_iord_bl_call_matvec_i_fifodata[91] => in_iord_bl_call_matvec_i_fifodata[91].IN1
in_iord_bl_call_matvec_i_fifodata[92] => in_iord_bl_call_matvec_i_fifodata[92].IN1
in_iord_bl_call_matvec_i_fifodata[93] => in_iord_bl_call_matvec_i_fifodata[93].IN1
in_iord_bl_call_matvec_i_fifodata[94] => in_iord_bl_call_matvec_i_fifodata[94].IN1
in_iord_bl_call_matvec_i_fifodata[95] => in_iord_bl_call_matvec_i_fifodata[95].IN1
in_iord_bl_call_matvec_i_fifodata[96] => in_iord_bl_call_matvec_i_fifodata[96].IN1
in_iord_bl_call_matvec_i_fifodata[97] => in_iord_bl_call_matvec_i_fifodata[97].IN1
in_iord_bl_call_matvec_i_fifodata[98] => in_iord_bl_call_matvec_i_fifodata[98].IN1
in_iord_bl_call_matvec_i_fifodata[99] => in_iord_bl_call_matvec_i_fifodata[99].IN1
in_iord_bl_call_matvec_i_fifodata[100] => in_iord_bl_call_matvec_i_fifodata[100].IN1
in_iord_bl_call_matvec_i_fifodata[101] => in_iord_bl_call_matvec_i_fifodata[101].IN1
in_iord_bl_call_matvec_i_fifodata[102] => in_iord_bl_call_matvec_i_fifodata[102].IN1
in_iord_bl_call_matvec_i_fifodata[103] => in_iord_bl_call_matvec_i_fifodata[103].IN1
in_iord_bl_call_matvec_i_fifodata[104] => in_iord_bl_call_matvec_i_fifodata[104].IN1
in_iord_bl_call_matvec_i_fifodata[105] => in_iord_bl_call_matvec_i_fifodata[105].IN1
in_iord_bl_call_matvec_i_fifodata[106] => in_iord_bl_call_matvec_i_fifodata[106].IN1
in_iord_bl_call_matvec_i_fifodata[107] => in_iord_bl_call_matvec_i_fifodata[107].IN1
in_iord_bl_call_matvec_i_fifodata[108] => in_iord_bl_call_matvec_i_fifodata[108].IN1
in_iord_bl_call_matvec_i_fifodata[109] => in_iord_bl_call_matvec_i_fifodata[109].IN1
in_iord_bl_call_matvec_i_fifodata[110] => in_iord_bl_call_matvec_i_fifodata[110].IN1
in_iord_bl_call_matvec_i_fifodata[111] => in_iord_bl_call_matvec_i_fifodata[111].IN1
in_iord_bl_call_matvec_i_fifodata[112] => in_iord_bl_call_matvec_i_fifodata[112].IN1
in_iord_bl_call_matvec_i_fifodata[113] => in_iord_bl_call_matvec_i_fifodata[113].IN1
in_iord_bl_call_matvec_i_fifodata[114] => in_iord_bl_call_matvec_i_fifodata[114].IN1
in_iord_bl_call_matvec_i_fifodata[115] => in_iord_bl_call_matvec_i_fifodata[115].IN1
in_iord_bl_call_matvec_i_fifodata[116] => in_iord_bl_call_matvec_i_fifodata[116].IN1
in_iord_bl_call_matvec_i_fifodata[117] => in_iord_bl_call_matvec_i_fifodata[117].IN1
in_iord_bl_call_matvec_i_fifodata[118] => in_iord_bl_call_matvec_i_fifodata[118].IN1
in_iord_bl_call_matvec_i_fifodata[119] => in_iord_bl_call_matvec_i_fifodata[119].IN1
in_iord_bl_call_matvec_i_fifodata[120] => in_iord_bl_call_matvec_i_fifodata[120].IN1
in_iord_bl_call_matvec_i_fifodata[121] => in_iord_bl_call_matvec_i_fifodata[121].IN1
in_iord_bl_call_matvec_i_fifodata[122] => in_iord_bl_call_matvec_i_fifodata[122].IN1
in_iord_bl_call_matvec_i_fifodata[123] => in_iord_bl_call_matvec_i_fifodata[123].IN1
in_iord_bl_call_matvec_i_fifodata[124] => in_iord_bl_call_matvec_i_fifodata[124].IN1
in_iord_bl_call_matvec_i_fifodata[125] => in_iord_bl_call_matvec_i_fifodata[125].IN1
in_iord_bl_call_matvec_i_fifodata[126] => in_iord_bl_call_matvec_i_fifodata[126].IN1
in_iord_bl_call_matvec_i_fifodata[127] => in_iord_bl_call_matvec_i_fifodata[127].IN1
in_iord_bl_call_matvec_i_fifodata[128] => in_iord_bl_call_matvec_i_fifodata[128].IN1
in_iord_bl_call_matvec_i_fifodata[129] => in_iord_bl_call_matvec_i_fifodata[129].IN1
in_iord_bl_call_matvec_i_fifodata[130] => in_iord_bl_call_matvec_i_fifodata[130].IN1
in_iord_bl_call_matvec_i_fifodata[131] => in_iord_bl_call_matvec_i_fifodata[131].IN1
in_iord_bl_call_matvec_i_fifodata[132] => in_iord_bl_call_matvec_i_fifodata[132].IN1
in_iord_bl_call_matvec_i_fifodata[133] => in_iord_bl_call_matvec_i_fifodata[133].IN1
in_iord_bl_call_matvec_i_fifodata[134] => in_iord_bl_call_matvec_i_fifodata[134].IN1
in_iord_bl_call_matvec_i_fifodata[135] => in_iord_bl_call_matvec_i_fifodata[135].IN1
in_iord_bl_call_matvec_i_fifodata[136] => in_iord_bl_call_matvec_i_fifodata[136].IN1
in_iord_bl_call_matvec_i_fifodata[137] => in_iord_bl_call_matvec_i_fifodata[137].IN1
in_iord_bl_call_matvec_i_fifodata[138] => in_iord_bl_call_matvec_i_fifodata[138].IN1
in_iord_bl_call_matvec_i_fifodata[139] => in_iord_bl_call_matvec_i_fifodata[139].IN1
in_iord_bl_call_matvec_i_fifodata[140] => in_iord_bl_call_matvec_i_fifodata[140].IN1
in_iord_bl_call_matvec_i_fifodata[141] => in_iord_bl_call_matvec_i_fifodata[141].IN1
in_iord_bl_call_matvec_i_fifodata[142] => in_iord_bl_call_matvec_i_fifodata[142].IN1
in_iord_bl_call_matvec_i_fifodata[143] => in_iord_bl_call_matvec_i_fifodata[143].IN1
in_iord_bl_call_matvec_i_fifodata[144] => in_iord_bl_call_matvec_i_fifodata[144].IN1
in_iord_bl_call_matvec_i_fifodata[145] => in_iord_bl_call_matvec_i_fifodata[145].IN1
in_iord_bl_call_matvec_i_fifodata[146] => in_iord_bl_call_matvec_i_fifodata[146].IN1
in_iord_bl_call_matvec_i_fifodata[147] => in_iord_bl_call_matvec_i_fifodata[147].IN1
in_iord_bl_call_matvec_i_fifodata[148] => in_iord_bl_call_matvec_i_fifodata[148].IN1
in_iord_bl_call_matvec_i_fifodata[149] => in_iord_bl_call_matvec_i_fifodata[149].IN1
in_iord_bl_call_matvec_i_fifodata[150] => in_iord_bl_call_matvec_i_fifodata[150].IN1
in_iord_bl_call_matvec_i_fifodata[151] => in_iord_bl_call_matvec_i_fifodata[151].IN1
in_iord_bl_call_matvec_i_fifodata[152] => in_iord_bl_call_matvec_i_fifodata[152].IN1
in_iord_bl_call_matvec_i_fifodata[153] => in_iord_bl_call_matvec_i_fifodata[153].IN1
in_iord_bl_call_matvec_i_fifodata[154] => in_iord_bl_call_matvec_i_fifodata[154].IN1
in_iord_bl_call_matvec_i_fifodata[155] => in_iord_bl_call_matvec_i_fifodata[155].IN1
in_iord_bl_call_matvec_i_fifodata[156] => in_iord_bl_call_matvec_i_fifodata[156].IN1
in_iord_bl_call_matvec_i_fifodata[157] => in_iord_bl_call_matvec_i_fifodata[157].IN1
in_iord_bl_call_matvec_i_fifodata[158] => in_iord_bl_call_matvec_i_fifodata[158].IN1
in_iord_bl_call_matvec_i_fifodata[159] => in_iord_bl_call_matvec_i_fifodata[159].IN1
in_iord_bl_call_matvec_i_fifodata[160] => in_iord_bl_call_matvec_i_fifodata[160].IN1
in_iord_bl_call_matvec_i_fifodata[161] => in_iord_bl_call_matvec_i_fifodata[161].IN1
in_iord_bl_call_matvec_i_fifodata[162] => in_iord_bl_call_matvec_i_fifodata[162].IN1
in_iord_bl_call_matvec_i_fifodata[163] => in_iord_bl_call_matvec_i_fifodata[163].IN1
in_iord_bl_call_matvec_i_fifodata[164] => in_iord_bl_call_matvec_i_fifodata[164].IN1
in_iord_bl_call_matvec_i_fifodata[165] => in_iord_bl_call_matvec_i_fifodata[165].IN1
in_iord_bl_call_matvec_i_fifodata[166] => in_iord_bl_call_matvec_i_fifodata[166].IN1
in_iord_bl_call_matvec_i_fifodata[167] => in_iord_bl_call_matvec_i_fifodata[167].IN1
in_iord_bl_call_matvec_i_fifodata[168] => in_iord_bl_call_matvec_i_fifodata[168].IN1
in_iord_bl_call_matvec_i_fifodata[169] => in_iord_bl_call_matvec_i_fifodata[169].IN1
in_iord_bl_call_matvec_i_fifodata[170] => in_iord_bl_call_matvec_i_fifodata[170].IN1
in_iord_bl_call_matvec_i_fifodata[171] => in_iord_bl_call_matvec_i_fifodata[171].IN1
in_iord_bl_call_matvec_i_fifodata[172] => in_iord_bl_call_matvec_i_fifodata[172].IN1
in_iord_bl_call_matvec_i_fifodata[173] => in_iord_bl_call_matvec_i_fifodata[173].IN1
in_iord_bl_call_matvec_i_fifodata[174] => in_iord_bl_call_matvec_i_fifodata[174].IN1
in_iord_bl_call_matvec_i_fifodata[175] => in_iord_bl_call_matvec_i_fifodata[175].IN1
in_iord_bl_call_matvec_i_fifodata[176] => in_iord_bl_call_matvec_i_fifodata[176].IN1
in_iord_bl_call_matvec_i_fifodata[177] => in_iord_bl_call_matvec_i_fifodata[177].IN1
in_iord_bl_call_matvec_i_fifodata[178] => in_iord_bl_call_matvec_i_fifodata[178].IN1
in_iord_bl_call_matvec_i_fifodata[179] => in_iord_bl_call_matvec_i_fifodata[179].IN1
in_iord_bl_call_matvec_i_fifodata[180] => in_iord_bl_call_matvec_i_fifodata[180].IN1
in_iord_bl_call_matvec_i_fifodata[181] => in_iord_bl_call_matvec_i_fifodata[181].IN1
in_iord_bl_call_matvec_i_fifodata[182] => in_iord_bl_call_matvec_i_fifodata[182].IN1
in_iord_bl_call_matvec_i_fifodata[183] => in_iord_bl_call_matvec_i_fifodata[183].IN1
in_iord_bl_call_matvec_i_fifodata[184] => in_iord_bl_call_matvec_i_fifodata[184].IN1
in_iord_bl_call_matvec_i_fifodata[185] => in_iord_bl_call_matvec_i_fifodata[185].IN1
in_iord_bl_call_matvec_i_fifodata[186] => in_iord_bl_call_matvec_i_fifodata[186].IN1
in_iord_bl_call_matvec_i_fifodata[187] => in_iord_bl_call_matvec_i_fifodata[187].IN1
in_iord_bl_call_matvec_i_fifodata[188] => in_iord_bl_call_matvec_i_fifodata[188].IN1
in_iord_bl_call_matvec_i_fifodata[189] => in_iord_bl_call_matvec_i_fifodata[189].IN1
in_iord_bl_call_matvec_i_fifodata[190] => in_iord_bl_call_matvec_i_fifodata[190].IN1
in_iord_bl_call_matvec_i_fifodata[191] => in_iord_bl_call_matvec_i_fifodata[191].IN1
in_iord_bl_call_matvec_i_fifovalid[0] => in_iord_bl_call_matvec_i_fifovalid[0].IN1
in_iowr_bl_return_matvec_i_fifoready[0] => in_iowr_bl_return_matvec_i_fifoready[0].IN1
in_memdep_matvec_avm_readdata[0] => in_memdep_matvec_avm_readdata[0].IN1
in_memdep_matvec_avm_readdata[1] => in_memdep_matvec_avm_readdata[1].IN1
in_memdep_matvec_avm_readdata[2] => in_memdep_matvec_avm_readdata[2].IN1
in_memdep_matvec_avm_readdata[3] => in_memdep_matvec_avm_readdata[3].IN1
in_memdep_matvec_avm_readdata[4] => in_memdep_matvec_avm_readdata[4].IN1
in_memdep_matvec_avm_readdata[5] => in_memdep_matvec_avm_readdata[5].IN1
in_memdep_matvec_avm_readdata[6] => in_memdep_matvec_avm_readdata[6].IN1
in_memdep_matvec_avm_readdata[7] => in_memdep_matvec_avm_readdata[7].IN1
in_memdep_matvec_avm_readdata[8] => in_memdep_matvec_avm_readdata[8].IN1
in_memdep_matvec_avm_readdata[9] => in_memdep_matvec_avm_readdata[9].IN1
in_memdep_matvec_avm_readdata[10] => in_memdep_matvec_avm_readdata[10].IN1
in_memdep_matvec_avm_readdata[11] => in_memdep_matvec_avm_readdata[11].IN1
in_memdep_matvec_avm_readdata[12] => in_memdep_matvec_avm_readdata[12].IN1
in_memdep_matvec_avm_readdata[13] => in_memdep_matvec_avm_readdata[13].IN1
in_memdep_matvec_avm_readdata[14] => in_memdep_matvec_avm_readdata[14].IN1
in_memdep_matvec_avm_readdata[15] => in_memdep_matvec_avm_readdata[15].IN1
in_memdep_matvec_avm_readdata[16] => in_memdep_matvec_avm_readdata[16].IN1
in_memdep_matvec_avm_readdata[17] => in_memdep_matvec_avm_readdata[17].IN1
in_memdep_matvec_avm_readdata[18] => in_memdep_matvec_avm_readdata[18].IN1
in_memdep_matvec_avm_readdata[19] => in_memdep_matvec_avm_readdata[19].IN1
in_memdep_matvec_avm_readdata[20] => in_memdep_matvec_avm_readdata[20].IN1
in_memdep_matvec_avm_readdata[21] => in_memdep_matvec_avm_readdata[21].IN1
in_memdep_matvec_avm_readdata[22] => in_memdep_matvec_avm_readdata[22].IN1
in_memdep_matvec_avm_readdata[23] => in_memdep_matvec_avm_readdata[23].IN1
in_memdep_matvec_avm_readdata[24] => in_memdep_matvec_avm_readdata[24].IN1
in_memdep_matvec_avm_readdata[25] => in_memdep_matvec_avm_readdata[25].IN1
in_memdep_matvec_avm_readdata[26] => in_memdep_matvec_avm_readdata[26].IN1
in_memdep_matvec_avm_readdata[27] => in_memdep_matvec_avm_readdata[27].IN1
in_memdep_matvec_avm_readdata[28] => in_memdep_matvec_avm_readdata[28].IN1
in_memdep_matvec_avm_readdata[29] => in_memdep_matvec_avm_readdata[29].IN1
in_memdep_matvec_avm_readdata[30] => in_memdep_matvec_avm_readdata[30].IN1
in_memdep_matvec_avm_readdata[31] => in_memdep_matvec_avm_readdata[31].IN1
in_memdep_matvec_avm_readdatavalid[0] => in_memdep_matvec_avm_readdatavalid[0].IN1
in_memdep_matvec_avm_waitrequest[0] => in_memdep_matvec_avm_waitrequest[0].IN1
in_memdep_matvec_avm_writeack[0] => in_memdep_matvec_avm_writeack[0].IN1
in_stall_in[0] => ~NO_FANOUT~
in_start[0] => in_start[0].IN2
in_unnamed_matvec8_matvec_avm_readdata[0] => in_unnamed_matvec8_matvec_avm_readdata[0].IN1
in_unnamed_matvec8_matvec_avm_readdata[1] => in_unnamed_matvec8_matvec_avm_readdata[1].IN1
in_unnamed_matvec8_matvec_avm_readdata[2] => in_unnamed_matvec8_matvec_avm_readdata[2].IN1
in_unnamed_matvec8_matvec_avm_readdata[3] => in_unnamed_matvec8_matvec_avm_readdata[3].IN1
in_unnamed_matvec8_matvec_avm_readdata[4] => in_unnamed_matvec8_matvec_avm_readdata[4].IN1
in_unnamed_matvec8_matvec_avm_readdata[5] => in_unnamed_matvec8_matvec_avm_readdata[5].IN1
in_unnamed_matvec8_matvec_avm_readdata[6] => in_unnamed_matvec8_matvec_avm_readdata[6].IN1
in_unnamed_matvec8_matvec_avm_readdata[7] => in_unnamed_matvec8_matvec_avm_readdata[7].IN1
in_unnamed_matvec8_matvec_avm_readdata[8] => in_unnamed_matvec8_matvec_avm_readdata[8].IN1
in_unnamed_matvec8_matvec_avm_readdata[9] => in_unnamed_matvec8_matvec_avm_readdata[9].IN1
in_unnamed_matvec8_matvec_avm_readdata[10] => in_unnamed_matvec8_matvec_avm_readdata[10].IN1
in_unnamed_matvec8_matvec_avm_readdata[11] => in_unnamed_matvec8_matvec_avm_readdata[11].IN1
in_unnamed_matvec8_matvec_avm_readdata[12] => in_unnamed_matvec8_matvec_avm_readdata[12].IN1
in_unnamed_matvec8_matvec_avm_readdata[13] => in_unnamed_matvec8_matvec_avm_readdata[13].IN1
in_unnamed_matvec8_matvec_avm_readdata[14] => in_unnamed_matvec8_matvec_avm_readdata[14].IN1
in_unnamed_matvec8_matvec_avm_readdata[15] => in_unnamed_matvec8_matvec_avm_readdata[15].IN1
in_unnamed_matvec8_matvec_avm_readdata[16] => in_unnamed_matvec8_matvec_avm_readdata[16].IN1
in_unnamed_matvec8_matvec_avm_readdata[17] => in_unnamed_matvec8_matvec_avm_readdata[17].IN1
in_unnamed_matvec8_matvec_avm_readdata[18] => in_unnamed_matvec8_matvec_avm_readdata[18].IN1
in_unnamed_matvec8_matvec_avm_readdata[19] => in_unnamed_matvec8_matvec_avm_readdata[19].IN1
in_unnamed_matvec8_matvec_avm_readdata[20] => in_unnamed_matvec8_matvec_avm_readdata[20].IN1
in_unnamed_matvec8_matvec_avm_readdata[21] => in_unnamed_matvec8_matvec_avm_readdata[21].IN1
in_unnamed_matvec8_matvec_avm_readdata[22] => in_unnamed_matvec8_matvec_avm_readdata[22].IN1
in_unnamed_matvec8_matvec_avm_readdata[23] => in_unnamed_matvec8_matvec_avm_readdata[23].IN1
in_unnamed_matvec8_matvec_avm_readdata[24] => in_unnamed_matvec8_matvec_avm_readdata[24].IN1
in_unnamed_matvec8_matvec_avm_readdata[25] => in_unnamed_matvec8_matvec_avm_readdata[25].IN1
in_unnamed_matvec8_matvec_avm_readdata[26] => in_unnamed_matvec8_matvec_avm_readdata[26].IN1
in_unnamed_matvec8_matvec_avm_readdata[27] => in_unnamed_matvec8_matvec_avm_readdata[27].IN1
in_unnamed_matvec8_matvec_avm_readdata[28] => in_unnamed_matvec8_matvec_avm_readdata[28].IN1
in_unnamed_matvec8_matvec_avm_readdata[29] => in_unnamed_matvec8_matvec_avm_readdata[29].IN1
in_unnamed_matvec8_matvec_avm_readdata[30] => in_unnamed_matvec8_matvec_avm_readdata[30].IN1
in_unnamed_matvec8_matvec_avm_readdata[31] => in_unnamed_matvec8_matvec_avm_readdata[31].IN1
in_unnamed_matvec8_matvec_avm_readdatavalid[0] => in_unnamed_matvec8_matvec_avm_readdatavalid[0].IN1
in_unnamed_matvec8_matvec_avm_waitrequest[0] => in_unnamed_matvec8_matvec_avm_waitrequest[0].IN1
in_unnamed_matvec8_matvec_avm_writeack[0] => in_unnamed_matvec8_matvec_avm_writeack[0].IN1
in_unnamed_matvec9_matvec_avm_readdata[0] => in_unnamed_matvec9_matvec_avm_readdata[0].IN1
in_unnamed_matvec9_matvec_avm_readdata[1] => in_unnamed_matvec9_matvec_avm_readdata[1].IN1
in_unnamed_matvec9_matvec_avm_readdata[2] => in_unnamed_matvec9_matvec_avm_readdata[2].IN1
in_unnamed_matvec9_matvec_avm_readdata[3] => in_unnamed_matvec9_matvec_avm_readdata[3].IN1
in_unnamed_matvec9_matvec_avm_readdata[4] => in_unnamed_matvec9_matvec_avm_readdata[4].IN1
in_unnamed_matvec9_matvec_avm_readdata[5] => in_unnamed_matvec9_matvec_avm_readdata[5].IN1
in_unnamed_matvec9_matvec_avm_readdata[6] => in_unnamed_matvec9_matvec_avm_readdata[6].IN1
in_unnamed_matvec9_matvec_avm_readdata[7] => in_unnamed_matvec9_matvec_avm_readdata[7].IN1
in_unnamed_matvec9_matvec_avm_readdata[8] => in_unnamed_matvec9_matvec_avm_readdata[8].IN1
in_unnamed_matvec9_matvec_avm_readdata[9] => in_unnamed_matvec9_matvec_avm_readdata[9].IN1
in_unnamed_matvec9_matvec_avm_readdata[10] => in_unnamed_matvec9_matvec_avm_readdata[10].IN1
in_unnamed_matvec9_matvec_avm_readdata[11] => in_unnamed_matvec9_matvec_avm_readdata[11].IN1
in_unnamed_matvec9_matvec_avm_readdata[12] => in_unnamed_matvec9_matvec_avm_readdata[12].IN1
in_unnamed_matvec9_matvec_avm_readdata[13] => in_unnamed_matvec9_matvec_avm_readdata[13].IN1
in_unnamed_matvec9_matvec_avm_readdata[14] => in_unnamed_matvec9_matvec_avm_readdata[14].IN1
in_unnamed_matvec9_matvec_avm_readdata[15] => in_unnamed_matvec9_matvec_avm_readdata[15].IN1
in_unnamed_matvec9_matvec_avm_readdata[16] => in_unnamed_matvec9_matvec_avm_readdata[16].IN1
in_unnamed_matvec9_matvec_avm_readdata[17] => in_unnamed_matvec9_matvec_avm_readdata[17].IN1
in_unnamed_matvec9_matvec_avm_readdata[18] => in_unnamed_matvec9_matvec_avm_readdata[18].IN1
in_unnamed_matvec9_matvec_avm_readdata[19] => in_unnamed_matvec9_matvec_avm_readdata[19].IN1
in_unnamed_matvec9_matvec_avm_readdata[20] => in_unnamed_matvec9_matvec_avm_readdata[20].IN1
in_unnamed_matvec9_matvec_avm_readdata[21] => in_unnamed_matvec9_matvec_avm_readdata[21].IN1
in_unnamed_matvec9_matvec_avm_readdata[22] => in_unnamed_matvec9_matvec_avm_readdata[22].IN1
in_unnamed_matvec9_matvec_avm_readdata[23] => in_unnamed_matvec9_matvec_avm_readdata[23].IN1
in_unnamed_matvec9_matvec_avm_readdata[24] => in_unnamed_matvec9_matvec_avm_readdata[24].IN1
in_unnamed_matvec9_matvec_avm_readdata[25] => in_unnamed_matvec9_matvec_avm_readdata[25].IN1
in_unnamed_matvec9_matvec_avm_readdata[26] => in_unnamed_matvec9_matvec_avm_readdata[26].IN1
in_unnamed_matvec9_matvec_avm_readdata[27] => in_unnamed_matvec9_matvec_avm_readdata[27].IN1
in_unnamed_matvec9_matvec_avm_readdata[28] => in_unnamed_matvec9_matvec_avm_readdata[28].IN1
in_unnamed_matvec9_matvec_avm_readdata[29] => in_unnamed_matvec9_matvec_avm_readdata[29].IN1
in_unnamed_matvec9_matvec_avm_readdata[30] => in_unnamed_matvec9_matvec_avm_readdata[30].IN1
in_unnamed_matvec9_matvec_avm_readdata[31] => in_unnamed_matvec9_matvec_avm_readdata[31].IN1
in_unnamed_matvec9_matvec_avm_readdatavalid[0] => in_unnamed_matvec9_matvec_avm_readdatavalid[0].IN1
in_unnamed_matvec9_matvec_avm_waitrequest[0] => in_unnamed_matvec9_matvec_avm_waitrequest[0].IN1
in_unnamed_matvec9_matvec_avm_writeack[0] => in_unnamed_matvec9_matvec_avm_writeack[0].IN1
in_valid_in[0] => in_valid_in[0].IN2
out_iord_bl_call_matvec_o_fifoalmost_full[0] <= matvec_bb_B1_start:thebb_matvec_B1_start.out_iord_bl_call_matvec_o_fifoalmost_full
out_iord_bl_call_matvec_o_fifoready[0] <= matvec_bb_B1_start:thebb_matvec_B1_start.out_iord_bl_call_matvec_o_fifoready
out_iowr_bl_return_matvec_o_fifodata[0] <= matvec_bb_B5:thebb_matvec_B5.out_iowr_bl_return_matvec_o_fifodata
out_iowr_bl_return_matvec_o_fifovalid[0] <= matvec_bb_B5:thebb_matvec_B5.out_iowr_bl_return_matvec_o_fifovalid
out_memdep_matvec_avm_address[0] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[1] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[2] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[3] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[4] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[5] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[6] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[7] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[8] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[9] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[10] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[11] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[12] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[13] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[14] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[15] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[16] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[17] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[18] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[19] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[20] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[21] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[22] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[23] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[24] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[25] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[26] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[27] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[28] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[29] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[30] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[31] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_address
out_memdep_matvec_avm_burstcount[0] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_burstcount
out_memdep_matvec_avm_byteenable[0] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_byteenable[1] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_byteenable[2] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_byteenable[3] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_enable[0] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_enable
out_memdep_matvec_avm_read[0] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_read
out_memdep_matvec_avm_write[0] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_write
out_memdep_matvec_avm_writedata[0] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[1] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[2] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[3] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[4] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[5] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[6] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[7] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[8] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[9] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[10] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[11] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[12] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[13] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[14] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[15] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[16] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[17] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[18] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[19] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[20] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[21] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[22] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[23] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[24] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[25] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[26] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[27] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[28] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[29] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[30] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[31] <= matvec_bb_B4:thebb_matvec_B4.out_memdep_matvec_avm_writedata
out_o_active_memdep[0] <= matvec_bb_B4:thebb_matvec_B4.out_lsu_memdep_o_active
out_stall_out[0] <= matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce.out_stall_out_0
out_unnamed_matvec8_matvec_avm_address[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[1] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[2] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[3] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[4] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[5] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[6] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[7] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[8] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[9] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[10] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[11] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[12] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[13] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[14] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[15] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[16] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[17] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[18] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[19] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[20] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[21] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[22] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[23] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[24] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[25] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[26] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[27] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[28] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[29] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[30] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[31] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_burstcount[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_burstcount
out_unnamed_matvec8_matvec_avm_byteenable[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[1] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[2] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[3] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_enable[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_enable
out_unnamed_matvec8_matvec_avm_read[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_read
out_unnamed_matvec8_matvec_avm_write[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_write
out_unnamed_matvec8_matvec_avm_writedata[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[1] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[2] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[3] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[4] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[5] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[6] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[7] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[8] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[9] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[10] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[11] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[12] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[13] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[14] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[15] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[16] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[17] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[18] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[19] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[20] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[21] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[22] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[23] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[24] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[25] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[26] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[27] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[28] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[29] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[30] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[31] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_address[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[1] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[2] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[3] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[4] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[5] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[6] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[7] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[8] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[9] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[10] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[11] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[12] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[13] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[14] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[15] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[16] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[17] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[18] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[19] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[20] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[21] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[22] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[23] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[24] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[25] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[26] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[27] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[28] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[29] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[30] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[31] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_burstcount[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_burstcount
out_unnamed_matvec9_matvec_avm_byteenable[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[1] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[2] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[3] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_enable[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_enable
out_unnamed_matvec9_matvec_avm_read[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_read
out_unnamed_matvec9_matvec_avm_write[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_write
out_unnamed_matvec9_matvec_avm_writedata[0] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[1] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[2] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[3] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[4] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[5] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[6] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[7] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[8] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[9] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[10] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[11] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[12] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[13] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[14] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[15] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[16] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[17] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[18] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[19] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[20] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[21] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[22] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[23] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[24] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[25] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[26] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[27] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[28] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[29] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[30] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[31] <= matvec_bb_B3:thebb_matvec_B3.out_unnamed_matvec9_matvec_avm_writedata
out_valid_out[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN21
resetn => resetn.IN21


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4_sr_0:thebb_matvec_B4_sr_0_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_data_0_tpl[1] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[1] => sr_0_x_q[1].DATAIN
in_i_data_0_tpl[2] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[2] => sr_0_x_q[2].DATAIN
in_i_data_0_tpl[3] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[3] => sr_0_x_q[3].DATAIN
in_i_data_0_tpl[4] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[4] => sr_0_x_q[4].DATAIN
in_i_data_0_tpl[5] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[5] => sr_0_x_q[5].DATAIN
in_i_data_0_tpl[6] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[6] => sr_0_x_q[6].DATAIN
in_i_data_0_tpl[7] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[7] => sr_0_x_q[7].DATAIN
in_i_data_0_tpl[8] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[8] => sr_0_x_q[8].DATAIN
in_i_data_0_tpl[9] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[9] => sr_0_x_q[9].DATAIN
in_i_data_0_tpl[10] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[10] => sr_0_x_q[10].DATAIN
in_i_data_0_tpl[11] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[11] => sr_0_x_q[11].DATAIN
in_i_data_0_tpl[12] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[12] => sr_0_x_q[12].DATAIN
in_i_data_0_tpl[13] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[13] => sr_0_x_q[13].DATAIN
in_i_data_0_tpl[14] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[14] => sr_0_x_q[14].DATAIN
in_i_data_0_tpl[15] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[15] => sr_0_x_q[15].DATAIN
in_i_data_0_tpl[16] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[16] => sr_0_x_q[16].DATAIN
in_i_data_0_tpl[17] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[17] => sr_0_x_q[17].DATAIN
in_i_data_0_tpl[18] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[18] => sr_0_x_q[18].DATAIN
in_i_data_0_tpl[19] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[19] => sr_0_x_q[19].DATAIN
in_i_data_0_tpl[20] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[20] => sr_0_x_q[20].DATAIN
in_i_data_0_tpl[21] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[21] => sr_0_x_q[21].DATAIN
in_i_data_0_tpl[22] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[22] => sr_0_x_q[22].DATAIN
in_i_data_0_tpl[23] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[23] => sr_0_x_q[23].DATAIN
in_i_data_0_tpl[24] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[24] => sr_0_x_q[24].DATAIN
in_i_data_0_tpl[25] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[25] => sr_0_x_q[25].DATAIN
in_i_data_0_tpl[26] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[26] => sr_0_x_q[26].DATAIN
in_i_data_0_tpl[27] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[27] => sr_0_x_q[27].DATAIN
in_i_data_0_tpl[28] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[28] => sr_0_x_q[28].DATAIN
in_i_data_0_tpl[29] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[29] => sr_0_x_q[29].DATAIN
in_i_data_0_tpl[30] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[30] => sr_0_x_q[30].DATAIN
in_i_data_0_tpl[31] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[31] => sr_0_x_q[31].DATAIN
in_i_data_1_tpl[0] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[0] => sr_1_x_q[0].DATAIN
in_i_data_2_tpl[0] => data_mux_2_x_q.DATAA
in_i_data_2_tpl[0] => sr_2_x_q[0].DATAIN
in_i_data_3_tpl[0] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[0] => sr_3_x_q[0].DATAIN
in_i_data_3_tpl[1] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[1] => sr_3_x_q[1].DATAIN
in_i_data_3_tpl[2] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[2] => sr_3_x_q[2].DATAIN
in_i_data_3_tpl[3] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[3] => sr_3_x_q[3].DATAIN
in_i_data_3_tpl[4] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[4] => sr_3_x_q[4].DATAIN
in_i_data_3_tpl[5] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[5] => sr_3_x_q[5].DATAIN
in_i_data_3_tpl[6] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[6] => sr_3_x_q[6].DATAIN
in_i_data_3_tpl[7] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[7] => sr_3_x_q[7].DATAIN
in_i_data_3_tpl[8] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[8] => sr_3_x_q[8].DATAIN
in_i_data_3_tpl[9] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[9] => sr_3_x_q[9].DATAIN
in_i_data_3_tpl[10] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[10] => sr_3_x_q[10].DATAIN
in_i_data_3_tpl[11] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[11] => sr_3_x_q[11].DATAIN
in_i_data_3_tpl[12] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[12] => sr_3_x_q[12].DATAIN
in_i_data_3_tpl[13] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[13] => sr_3_x_q[13].DATAIN
in_i_data_3_tpl[14] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[14] => sr_3_x_q[14].DATAIN
in_i_data_3_tpl[15] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[15] => sr_3_x_q[15].DATAIN
in_i_data_3_tpl[16] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[16] => sr_3_x_q[16].DATAIN
in_i_data_3_tpl[17] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[17] => sr_3_x_q[17].DATAIN
in_i_data_3_tpl[18] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[18] => sr_3_x_q[18].DATAIN
in_i_data_3_tpl[19] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[19] => sr_3_x_q[19].DATAIN
in_i_data_3_tpl[20] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[20] => sr_3_x_q[20].DATAIN
in_i_data_3_tpl[21] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[21] => sr_3_x_q[21].DATAIN
in_i_data_3_tpl[22] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[22] => sr_3_x_q[22].DATAIN
in_i_data_3_tpl[23] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[23] => sr_3_x_q[23].DATAIN
in_i_data_3_tpl[24] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[24] => sr_3_x_q[24].DATAIN
in_i_data_3_tpl[25] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[25] => sr_3_x_q[25].DATAIN
in_i_data_3_tpl[26] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[26] => sr_3_x_q[26].DATAIN
in_i_data_3_tpl[27] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[27] => sr_3_x_q[27].DATAIN
in_i_data_3_tpl[28] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[28] => sr_3_x_q[28].DATAIN
in_i_data_3_tpl[29] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[29] => sr_3_x_q[29].DATAIN
in_i_data_3_tpl[30] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[30] => sr_3_x_q[30].DATAIN
in_i_data_3_tpl[31] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[31] => sr_3_x_q[31].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[1] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[2] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[3] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[4] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[5] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[6] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[7] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[8] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[9] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[10] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[11] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[12] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[13] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[14] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[15] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[16] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[17] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[18] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[19] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[20] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[21] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[22] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[23] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[24] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[25] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[26] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[27] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[28] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[29] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[30] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[31] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[0] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_2_tpl[0] <= data_mux_2_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[0] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[1] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[2] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[3] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[4] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[5] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[6] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[7] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[8] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[9] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[10] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[11] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[12] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[13] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[14] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[15] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[16] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[17] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[18] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[19] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[20] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[21] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[22] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[23] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[24] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[25] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[26] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[27] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[28] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[29] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[30] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[31] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_3_x_q[0].CLK
clock => sr_3_x_q[1].CLK
clock => sr_3_x_q[2].CLK
clock => sr_3_x_q[3].CLK
clock => sr_3_x_q[4].CLK
clock => sr_3_x_q[5].CLK
clock => sr_3_x_q[6].CLK
clock => sr_3_x_q[7].CLK
clock => sr_3_x_q[8].CLK
clock => sr_3_x_q[9].CLK
clock => sr_3_x_q[10].CLK
clock => sr_3_x_q[11].CLK
clock => sr_3_x_q[12].CLK
clock => sr_3_x_q[13].CLK
clock => sr_3_x_q[14].CLK
clock => sr_3_x_q[15].CLK
clock => sr_3_x_q[16].CLK
clock => sr_3_x_q[17].CLK
clock => sr_3_x_q[18].CLK
clock => sr_3_x_q[19].CLK
clock => sr_3_x_q[20].CLK
clock => sr_3_x_q[21].CLK
clock => sr_3_x_q[22].CLK
clock => sr_3_x_q[23].CLK
clock => sr_3_x_q[24].CLK
clock => sr_3_x_q[25].CLK
clock => sr_3_x_q[26].CLK
clock => sr_3_x_q[27].CLK
clock => sr_3_x_q[28].CLK
clock => sr_3_x_q[29].CLK
clock => sr_3_x_q[30].CLK
clock => sr_3_x_q[31].CLK
clock => sr_2_x_q[0].CLK
clock => sr_1_x_q[0].CLK
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
clock => sr_0_x_q[1].CLK
clock => sr_0_x_q[2].CLK
clock => sr_0_x_q[3].CLK
clock => sr_0_x_q[4].CLK
clock => sr_0_x_q[5].CLK
clock => sr_0_x_q[6].CLK
clock => sr_0_x_q[7].CLK
clock => sr_0_x_q[8].CLK
clock => sr_0_x_q[9].CLK
clock => sr_0_x_q[10].CLK
clock => sr_0_x_q[11].CLK
clock => sr_0_x_q[12].CLK
clock => sr_0_x_q[13].CLK
clock => sr_0_x_q[14].CLK
clock => sr_0_x_q[15].CLK
clock => sr_0_x_q[16].CLK
clock => sr_0_x_q[17].CLK
clock => sr_0_x_q[18].CLK
clock => sr_0_x_q[19].CLK
clock => sr_0_x_q[20].CLK
clock => sr_0_x_q[21].CLK
clock => sr_0_x_q[22].CLK
clock => sr_0_x_q[23].CLK
clock => sr_0_x_q[24].CLK
clock => sr_0_x_q[25].CLK
clock => sr_0_x_q[26].CLK
clock => sr_0_x_q[27].CLK
clock => sr_0_x_q[28].CLK
clock => sr_0_x_q[29].CLK
clock => sr_0_x_q[30].CLK
clock => sr_0_x_q[31].CLK
resetn => sr_0_x_q[0].ACLR
resetn => sr_0_x_q[1].ACLR
resetn => sr_0_x_q[2].ACLR
resetn => sr_0_x_q[3].ACLR
resetn => sr_0_x_q[4].ACLR
resetn => sr_0_x_q[5].ACLR
resetn => sr_0_x_q[6].ACLR
resetn => sr_0_x_q[7].ACLR
resetn => sr_0_x_q[8].ACLR
resetn => sr_0_x_q[9].ACLR
resetn => sr_0_x_q[10].ACLR
resetn => sr_0_x_q[11].ACLR
resetn => sr_0_x_q[12].ACLR
resetn => sr_0_x_q[13].ACLR
resetn => sr_0_x_q[14].ACLR
resetn => sr_0_x_q[15].ACLR
resetn => sr_0_x_q[16].ACLR
resetn => sr_0_x_q[17].ACLR
resetn => sr_0_x_q[18].ACLR
resetn => sr_0_x_q[19].ACLR
resetn => sr_0_x_q[20].ACLR
resetn => sr_0_x_q[21].ACLR
resetn => sr_0_x_q[22].ACLR
resetn => sr_0_x_q[23].ACLR
resetn => sr_0_x_q[24].ACLR
resetn => sr_0_x_q[25].ACLR
resetn => sr_0_x_q[26].ACLR
resetn => sr_0_x_q[27].ACLR
resetn => sr_0_x_q[28].ACLR
resetn => sr_0_x_q[29].ACLR
resetn => sr_0_x_q[30].ACLR
resetn => sr_0_x_q[31].ACLR
resetn => sr_valid_q[0].ACLR
resetn => sr_1_x_q[0].ACLR
resetn => sr_3_x_q[0].ACLR
resetn => sr_3_x_q[1].ACLR
resetn => sr_3_x_q[2].ACLR
resetn => sr_3_x_q[3].ACLR
resetn => sr_3_x_q[4].ACLR
resetn => sr_3_x_q[5].ACLR
resetn => sr_3_x_q[6].ACLR
resetn => sr_3_x_q[7].ACLR
resetn => sr_3_x_q[8].ACLR
resetn => sr_3_x_q[9].ACLR
resetn => sr_3_x_q[10].ACLR
resetn => sr_3_x_q[11].ACLR
resetn => sr_3_x_q[12].ACLR
resetn => sr_3_x_q[13].ACLR
resetn => sr_3_x_q[14].ACLR
resetn => sr_3_x_q[15].ACLR
resetn => sr_3_x_q[16].ACLR
resetn => sr_3_x_q[17].ACLR
resetn => sr_3_x_q[18].ACLR
resetn => sr_3_x_q[19].ACLR
resetn => sr_3_x_q[20].ACLR
resetn => sr_3_x_q[21].ACLR
resetn => sr_3_x_q[22].ACLR
resetn => sr_3_x_q[23].ACLR
resetn => sr_3_x_q[24].ACLR
resetn => sr_3_x_q[25].ACLR
resetn => sr_3_x_q[26].ACLR
resetn => sr_3_x_q[27].ACLR
resetn => sr_3_x_q[28].ACLR
resetn => sr_3_x_q[29].ACLR
resetn => sr_3_x_q[30].ACLR
resetn => sr_3_x_q[31].ACLR
resetn => sr_2_x_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_matvec6_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3
in_exitcond321_0[0] => in_exitcond321_0[0].IN1
in_exitcond321_1[0] => in_exitcond321_1[0].IN1
in_flush[0] => in_flush[0].IN1
in_forked_0[0] => in_forked_0[0].IN1
in_forked_1[0] => in_forked_1[0].IN1
in_i_032_pop923_0[0] => in_i_032_pop923_0[0].IN1
in_i_032_pop923_0[1] => in_i_032_pop923_0[1].IN1
in_i_032_pop923_0[2] => in_i_032_pop923_0[2].IN1
in_i_032_pop923_0[3] => in_i_032_pop923_0[3].IN1
in_i_032_pop923_0[4] => in_i_032_pop923_0[4].IN1
in_i_032_pop923_0[5] => in_i_032_pop923_0[5].IN1
in_i_032_pop923_0[6] => in_i_032_pop923_0[6].IN1
in_i_032_pop923_0[7] => in_i_032_pop923_0[7].IN1
in_i_032_pop923_0[8] => in_i_032_pop923_0[8].IN1
in_i_032_pop923_0[9] => in_i_032_pop923_0[9].IN1
in_i_032_pop923_0[10] => in_i_032_pop923_0[10].IN1
in_i_032_pop923_0[11] => in_i_032_pop923_0[11].IN1
in_i_032_pop923_0[12] => in_i_032_pop923_0[12].IN1
in_i_032_pop923_0[13] => in_i_032_pop923_0[13].IN1
in_i_032_pop923_0[14] => in_i_032_pop923_0[14].IN1
in_i_032_pop923_0[15] => in_i_032_pop923_0[15].IN1
in_i_032_pop923_0[16] => in_i_032_pop923_0[16].IN1
in_i_032_pop923_0[17] => in_i_032_pop923_0[17].IN1
in_i_032_pop923_0[18] => in_i_032_pop923_0[18].IN1
in_i_032_pop923_0[19] => in_i_032_pop923_0[19].IN1
in_i_032_pop923_0[20] => in_i_032_pop923_0[20].IN1
in_i_032_pop923_0[21] => in_i_032_pop923_0[21].IN1
in_i_032_pop923_0[22] => in_i_032_pop923_0[22].IN1
in_i_032_pop923_0[23] => in_i_032_pop923_0[23].IN1
in_i_032_pop923_0[24] => in_i_032_pop923_0[24].IN1
in_i_032_pop923_0[25] => in_i_032_pop923_0[25].IN1
in_i_032_pop923_0[26] => in_i_032_pop923_0[26].IN1
in_i_032_pop923_0[27] => in_i_032_pop923_0[27].IN1
in_i_032_pop923_0[28] => in_i_032_pop923_0[28].IN1
in_i_032_pop923_0[29] => in_i_032_pop923_0[29].IN1
in_i_032_pop923_0[30] => in_i_032_pop923_0[30].IN1
in_i_032_pop923_0[31] => in_i_032_pop923_0[31].IN1
in_i_032_pop923_1[0] => in_i_032_pop923_1[0].IN1
in_i_032_pop923_1[1] => in_i_032_pop923_1[1].IN1
in_i_032_pop923_1[2] => in_i_032_pop923_1[2].IN1
in_i_032_pop923_1[3] => in_i_032_pop923_1[3].IN1
in_i_032_pop923_1[4] => in_i_032_pop923_1[4].IN1
in_i_032_pop923_1[5] => in_i_032_pop923_1[5].IN1
in_i_032_pop923_1[6] => in_i_032_pop923_1[6].IN1
in_i_032_pop923_1[7] => in_i_032_pop923_1[7].IN1
in_i_032_pop923_1[8] => in_i_032_pop923_1[8].IN1
in_i_032_pop923_1[9] => in_i_032_pop923_1[9].IN1
in_i_032_pop923_1[10] => in_i_032_pop923_1[10].IN1
in_i_032_pop923_1[11] => in_i_032_pop923_1[11].IN1
in_i_032_pop923_1[12] => in_i_032_pop923_1[12].IN1
in_i_032_pop923_1[13] => in_i_032_pop923_1[13].IN1
in_i_032_pop923_1[14] => in_i_032_pop923_1[14].IN1
in_i_032_pop923_1[15] => in_i_032_pop923_1[15].IN1
in_i_032_pop923_1[16] => in_i_032_pop923_1[16].IN1
in_i_032_pop923_1[17] => in_i_032_pop923_1[17].IN1
in_i_032_pop923_1[18] => in_i_032_pop923_1[18].IN1
in_i_032_pop923_1[19] => in_i_032_pop923_1[19].IN1
in_i_032_pop923_1[20] => in_i_032_pop923_1[20].IN1
in_i_032_pop923_1[21] => in_i_032_pop923_1[21].IN1
in_i_032_pop923_1[22] => in_i_032_pop923_1[22].IN1
in_i_032_pop923_1[23] => in_i_032_pop923_1[23].IN1
in_i_032_pop923_1[24] => in_i_032_pop923_1[24].IN1
in_i_032_pop923_1[25] => in_i_032_pop923_1[25].IN1
in_i_032_pop923_1[26] => in_i_032_pop923_1[26].IN1
in_i_032_pop923_1[27] => in_i_032_pop923_1[27].IN1
in_i_032_pop923_1[28] => in_i_032_pop923_1[28].IN1
in_i_032_pop923_1[29] => in_i_032_pop923_1[29].IN1
in_i_032_pop923_1[30] => in_i_032_pop923_1[30].IN1
in_i_032_pop923_1[31] => in_i_032_pop923_1[31].IN1
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_intel_reserved_ffwd_2_0[33] => in_intel_reserved_ffwd_2_0[33].IN1
in_intel_reserved_ffwd_2_0[34] => in_intel_reserved_ffwd_2_0[34].IN1
in_intel_reserved_ffwd_2_0[35] => in_intel_reserved_ffwd_2_0[35].IN1
in_intel_reserved_ffwd_2_0[36] => in_intel_reserved_ffwd_2_0[36].IN1
in_intel_reserved_ffwd_2_0[37] => in_intel_reserved_ffwd_2_0[37].IN1
in_intel_reserved_ffwd_2_0[38] => in_intel_reserved_ffwd_2_0[38].IN1
in_intel_reserved_ffwd_2_0[39] => in_intel_reserved_ffwd_2_0[39].IN1
in_intel_reserved_ffwd_2_0[40] => in_intel_reserved_ffwd_2_0[40].IN1
in_intel_reserved_ffwd_2_0[41] => in_intel_reserved_ffwd_2_0[41].IN1
in_intel_reserved_ffwd_2_0[42] => in_intel_reserved_ffwd_2_0[42].IN1
in_intel_reserved_ffwd_2_0[43] => in_intel_reserved_ffwd_2_0[43].IN1
in_intel_reserved_ffwd_2_0[44] => in_intel_reserved_ffwd_2_0[44].IN1
in_intel_reserved_ffwd_2_0[45] => in_intel_reserved_ffwd_2_0[45].IN1
in_intel_reserved_ffwd_2_0[46] => in_intel_reserved_ffwd_2_0[46].IN1
in_intel_reserved_ffwd_2_0[47] => in_intel_reserved_ffwd_2_0[47].IN1
in_intel_reserved_ffwd_2_0[48] => in_intel_reserved_ffwd_2_0[48].IN1
in_intel_reserved_ffwd_2_0[49] => in_intel_reserved_ffwd_2_0[49].IN1
in_intel_reserved_ffwd_2_0[50] => in_intel_reserved_ffwd_2_0[50].IN1
in_intel_reserved_ffwd_2_0[51] => in_intel_reserved_ffwd_2_0[51].IN1
in_intel_reserved_ffwd_2_0[52] => in_intel_reserved_ffwd_2_0[52].IN1
in_intel_reserved_ffwd_2_0[53] => in_intel_reserved_ffwd_2_0[53].IN1
in_intel_reserved_ffwd_2_0[54] => in_intel_reserved_ffwd_2_0[54].IN1
in_intel_reserved_ffwd_2_0[55] => in_intel_reserved_ffwd_2_0[55].IN1
in_intel_reserved_ffwd_2_0[56] => in_intel_reserved_ffwd_2_0[56].IN1
in_intel_reserved_ffwd_2_0[57] => in_intel_reserved_ffwd_2_0[57].IN1
in_intel_reserved_ffwd_2_0[58] => in_intel_reserved_ffwd_2_0[58].IN1
in_intel_reserved_ffwd_2_0[59] => in_intel_reserved_ffwd_2_0[59].IN1
in_intel_reserved_ffwd_2_0[60] => in_intel_reserved_ffwd_2_0[60].IN1
in_intel_reserved_ffwd_2_0[61] => in_intel_reserved_ffwd_2_0[61].IN1
in_intel_reserved_ffwd_2_0[62] => in_intel_reserved_ffwd_2_0[62].IN1
in_intel_reserved_ffwd_2_0[63] => in_intel_reserved_ffwd_2_0[63].IN1
in_memdep_phi_pop1024_0[0] => in_memdep_phi_pop1024_0[0].IN1
in_memdep_phi_pop1024_1[0] => in_memdep_phi_pop1024_1[0].IN1
in_notcmp722_0[0] => in_notcmp722_0[0].IN1
in_notcmp722_1[0] => in_notcmp722_1[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_stall_in_1[0] => in_stall_in_1[0].IN1
in_unnamed_matvec8_matvec_avm_readdata[0] => in_unnamed_matvec8_matvec_avm_readdata[0].IN1
in_unnamed_matvec8_matvec_avm_readdata[1] => in_unnamed_matvec8_matvec_avm_readdata[1].IN1
in_unnamed_matvec8_matvec_avm_readdata[2] => in_unnamed_matvec8_matvec_avm_readdata[2].IN1
in_unnamed_matvec8_matvec_avm_readdata[3] => in_unnamed_matvec8_matvec_avm_readdata[3].IN1
in_unnamed_matvec8_matvec_avm_readdata[4] => in_unnamed_matvec8_matvec_avm_readdata[4].IN1
in_unnamed_matvec8_matvec_avm_readdata[5] => in_unnamed_matvec8_matvec_avm_readdata[5].IN1
in_unnamed_matvec8_matvec_avm_readdata[6] => in_unnamed_matvec8_matvec_avm_readdata[6].IN1
in_unnamed_matvec8_matvec_avm_readdata[7] => in_unnamed_matvec8_matvec_avm_readdata[7].IN1
in_unnamed_matvec8_matvec_avm_readdata[8] => in_unnamed_matvec8_matvec_avm_readdata[8].IN1
in_unnamed_matvec8_matvec_avm_readdata[9] => in_unnamed_matvec8_matvec_avm_readdata[9].IN1
in_unnamed_matvec8_matvec_avm_readdata[10] => in_unnamed_matvec8_matvec_avm_readdata[10].IN1
in_unnamed_matvec8_matvec_avm_readdata[11] => in_unnamed_matvec8_matvec_avm_readdata[11].IN1
in_unnamed_matvec8_matvec_avm_readdata[12] => in_unnamed_matvec8_matvec_avm_readdata[12].IN1
in_unnamed_matvec8_matvec_avm_readdata[13] => in_unnamed_matvec8_matvec_avm_readdata[13].IN1
in_unnamed_matvec8_matvec_avm_readdata[14] => in_unnamed_matvec8_matvec_avm_readdata[14].IN1
in_unnamed_matvec8_matvec_avm_readdata[15] => in_unnamed_matvec8_matvec_avm_readdata[15].IN1
in_unnamed_matvec8_matvec_avm_readdata[16] => in_unnamed_matvec8_matvec_avm_readdata[16].IN1
in_unnamed_matvec8_matvec_avm_readdata[17] => in_unnamed_matvec8_matvec_avm_readdata[17].IN1
in_unnamed_matvec8_matvec_avm_readdata[18] => in_unnamed_matvec8_matvec_avm_readdata[18].IN1
in_unnamed_matvec8_matvec_avm_readdata[19] => in_unnamed_matvec8_matvec_avm_readdata[19].IN1
in_unnamed_matvec8_matvec_avm_readdata[20] => in_unnamed_matvec8_matvec_avm_readdata[20].IN1
in_unnamed_matvec8_matvec_avm_readdata[21] => in_unnamed_matvec8_matvec_avm_readdata[21].IN1
in_unnamed_matvec8_matvec_avm_readdata[22] => in_unnamed_matvec8_matvec_avm_readdata[22].IN1
in_unnamed_matvec8_matvec_avm_readdata[23] => in_unnamed_matvec8_matvec_avm_readdata[23].IN1
in_unnamed_matvec8_matvec_avm_readdata[24] => in_unnamed_matvec8_matvec_avm_readdata[24].IN1
in_unnamed_matvec8_matvec_avm_readdata[25] => in_unnamed_matvec8_matvec_avm_readdata[25].IN1
in_unnamed_matvec8_matvec_avm_readdata[26] => in_unnamed_matvec8_matvec_avm_readdata[26].IN1
in_unnamed_matvec8_matvec_avm_readdata[27] => in_unnamed_matvec8_matvec_avm_readdata[27].IN1
in_unnamed_matvec8_matvec_avm_readdata[28] => in_unnamed_matvec8_matvec_avm_readdata[28].IN1
in_unnamed_matvec8_matvec_avm_readdata[29] => in_unnamed_matvec8_matvec_avm_readdata[29].IN1
in_unnamed_matvec8_matvec_avm_readdata[30] => in_unnamed_matvec8_matvec_avm_readdata[30].IN1
in_unnamed_matvec8_matvec_avm_readdata[31] => in_unnamed_matvec8_matvec_avm_readdata[31].IN1
in_unnamed_matvec8_matvec_avm_readdatavalid[0] => in_unnamed_matvec8_matvec_avm_readdatavalid[0].IN1
in_unnamed_matvec8_matvec_avm_waitrequest[0] => in_unnamed_matvec8_matvec_avm_waitrequest[0].IN1
in_unnamed_matvec8_matvec_avm_writeack[0] => in_unnamed_matvec8_matvec_avm_writeack[0].IN1
in_unnamed_matvec9_matvec_avm_readdata[0] => in_unnamed_matvec9_matvec_avm_readdata[0].IN1
in_unnamed_matvec9_matvec_avm_readdata[1] => in_unnamed_matvec9_matvec_avm_readdata[1].IN1
in_unnamed_matvec9_matvec_avm_readdata[2] => in_unnamed_matvec9_matvec_avm_readdata[2].IN1
in_unnamed_matvec9_matvec_avm_readdata[3] => in_unnamed_matvec9_matvec_avm_readdata[3].IN1
in_unnamed_matvec9_matvec_avm_readdata[4] => in_unnamed_matvec9_matvec_avm_readdata[4].IN1
in_unnamed_matvec9_matvec_avm_readdata[5] => in_unnamed_matvec9_matvec_avm_readdata[5].IN1
in_unnamed_matvec9_matvec_avm_readdata[6] => in_unnamed_matvec9_matvec_avm_readdata[6].IN1
in_unnamed_matvec9_matvec_avm_readdata[7] => in_unnamed_matvec9_matvec_avm_readdata[7].IN1
in_unnamed_matvec9_matvec_avm_readdata[8] => in_unnamed_matvec9_matvec_avm_readdata[8].IN1
in_unnamed_matvec9_matvec_avm_readdata[9] => in_unnamed_matvec9_matvec_avm_readdata[9].IN1
in_unnamed_matvec9_matvec_avm_readdata[10] => in_unnamed_matvec9_matvec_avm_readdata[10].IN1
in_unnamed_matvec9_matvec_avm_readdata[11] => in_unnamed_matvec9_matvec_avm_readdata[11].IN1
in_unnamed_matvec9_matvec_avm_readdata[12] => in_unnamed_matvec9_matvec_avm_readdata[12].IN1
in_unnamed_matvec9_matvec_avm_readdata[13] => in_unnamed_matvec9_matvec_avm_readdata[13].IN1
in_unnamed_matvec9_matvec_avm_readdata[14] => in_unnamed_matvec9_matvec_avm_readdata[14].IN1
in_unnamed_matvec9_matvec_avm_readdata[15] => in_unnamed_matvec9_matvec_avm_readdata[15].IN1
in_unnamed_matvec9_matvec_avm_readdata[16] => in_unnamed_matvec9_matvec_avm_readdata[16].IN1
in_unnamed_matvec9_matvec_avm_readdata[17] => in_unnamed_matvec9_matvec_avm_readdata[17].IN1
in_unnamed_matvec9_matvec_avm_readdata[18] => in_unnamed_matvec9_matvec_avm_readdata[18].IN1
in_unnamed_matvec9_matvec_avm_readdata[19] => in_unnamed_matvec9_matvec_avm_readdata[19].IN1
in_unnamed_matvec9_matvec_avm_readdata[20] => in_unnamed_matvec9_matvec_avm_readdata[20].IN1
in_unnamed_matvec9_matvec_avm_readdata[21] => in_unnamed_matvec9_matvec_avm_readdata[21].IN1
in_unnamed_matvec9_matvec_avm_readdata[22] => in_unnamed_matvec9_matvec_avm_readdata[22].IN1
in_unnamed_matvec9_matvec_avm_readdata[23] => in_unnamed_matvec9_matvec_avm_readdata[23].IN1
in_unnamed_matvec9_matvec_avm_readdata[24] => in_unnamed_matvec9_matvec_avm_readdata[24].IN1
in_unnamed_matvec9_matvec_avm_readdata[25] => in_unnamed_matvec9_matvec_avm_readdata[25].IN1
in_unnamed_matvec9_matvec_avm_readdata[26] => in_unnamed_matvec9_matvec_avm_readdata[26].IN1
in_unnamed_matvec9_matvec_avm_readdata[27] => in_unnamed_matvec9_matvec_avm_readdata[27].IN1
in_unnamed_matvec9_matvec_avm_readdata[28] => in_unnamed_matvec9_matvec_avm_readdata[28].IN1
in_unnamed_matvec9_matvec_avm_readdata[29] => in_unnamed_matvec9_matvec_avm_readdata[29].IN1
in_unnamed_matvec9_matvec_avm_readdata[30] => in_unnamed_matvec9_matvec_avm_readdata[30].IN1
in_unnamed_matvec9_matvec_avm_readdata[31] => in_unnamed_matvec9_matvec_avm_readdata[31].IN1
in_unnamed_matvec9_matvec_avm_readdatavalid[0] => in_unnamed_matvec9_matvec_avm_readdatavalid[0].IN1
in_unnamed_matvec9_matvec_avm_waitrequest[0] => in_unnamed_matvec9_matvec_avm_waitrequest[0].IN1
in_unnamed_matvec9_matvec_avm_writeack[0] => in_unnamed_matvec9_matvec_avm_writeack[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_c0_exe343[0] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[1] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[2] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[3] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[4] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[5] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[6] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[7] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[8] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[9] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[10] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[11] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[12] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[13] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[14] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[15] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[16] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[17] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[18] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[19] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[20] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[21] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[22] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[23] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[24] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[25] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[26] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[27] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[28] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[29] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[30] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe343[31] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe343
out_c0_exe8[0] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe8
out_c0_exe9[0] <= matvec_B3_branch:thematvec_B3_branch.out_c0_exe9
out_c1_exe1[0] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[1] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[2] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[3] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[4] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[5] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[6] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[7] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[8] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[9] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[10] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[11] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[12] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[13] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[14] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[15] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[16] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[17] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[18] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[19] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[20] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[21] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[22] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[23] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[24] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[25] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[26] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[27] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[28] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[29] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[30] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_c1_exe1[31] <= matvec_B3_branch:thematvec_B3_branch.out_c1_exe1
out_exiting_stall_out[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_stall_out
out_exiting_valid_out[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_valid_out
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= matvec_B3_merge:thematvec_B3_merge.out_stall_out_0
out_stall_out_1[0] <= matvec_B3_merge:thematvec_B3_merge.out_stall_out_1
out_unnamed_matvec8_matvec_avm_address[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[1] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[2] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[3] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[4] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[5] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[6] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[7] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[8] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[9] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[10] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[11] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[12] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[13] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[14] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[15] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[16] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[17] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[18] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[19] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[20] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[21] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[22] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[23] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[24] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[25] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[26] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[27] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[28] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[29] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[30] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[31] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_burstcount[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_burstcount
out_unnamed_matvec8_matvec_avm_byteenable[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[1] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[2] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[3] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_enable[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_enable
out_unnamed_matvec8_matvec_avm_read[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_read
out_unnamed_matvec8_matvec_avm_write[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_write
out_unnamed_matvec8_matvec_avm_writedata[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[1] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[2] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[3] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[4] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[5] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[6] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[7] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[8] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[9] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[10] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[11] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[12] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[13] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[14] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[15] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[16] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[17] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[18] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[19] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[20] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[21] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[22] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[23] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[24] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[25] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[26] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[27] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[28] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[29] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[30] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[31] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_address[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[1] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[2] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[3] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[4] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[5] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[6] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[7] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[8] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[9] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[10] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[11] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[12] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[13] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[14] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[15] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[16] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[17] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[18] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[19] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[20] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[21] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[22] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[23] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[24] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[25] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[26] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[27] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[28] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[29] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[30] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[31] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_burstcount[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_burstcount
out_unnamed_matvec9_matvec_avm_byteenable[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[1] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[2] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[3] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_enable[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_enable
out_unnamed_matvec9_matvec_avm_read[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_read
out_unnamed_matvec9_matvec_avm_write[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_write
out_unnamed_matvec9_matvec_avm_writedata[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[1] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[2] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[3] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[4] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[5] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[6] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[7] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[8] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[9] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[10] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[11] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[12] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[13] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[14] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[15] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[16] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[17] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[18] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[19] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[20] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[21] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[22] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[23] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[24] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[25] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[26] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[27] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[28] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[29] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[30] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[31] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_unnamed_matvec9_matvec_avm_writedata
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= matvec_B3_branch:thematvec_B3_branch.out_valid_out_0
out_valid_out_1[0] <= matvec_B3_branch:thematvec_B3_branch.out_valid_out_1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_merge:thematvec_B3_merge
in_exitcond321_0[0] => exitcond321_mux_q.DATAB
in_exitcond321_1[0] => exitcond321_mux_q.DATAA
in_forked_0[0] => forked_mux_q.DATAB
in_forked_1[0] => forked_mux_q.DATAA
in_i_032_pop923_0[0] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[1] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[2] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[3] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[4] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[5] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[6] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[7] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[8] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[9] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[10] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[11] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[12] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[13] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[14] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[15] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[16] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[17] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[18] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[19] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[20] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[21] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[22] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[23] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[24] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[25] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[26] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[27] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[28] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[29] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[30] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_0[31] => i_032_pop923_mux_q.DATAB
in_i_032_pop923_1[0] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[1] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[2] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[3] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[4] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[5] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[6] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[7] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[8] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[9] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[10] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[11] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[12] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[13] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[14] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[15] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[16] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[17] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[18] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[19] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[20] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[21] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[22] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[23] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[24] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[25] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[26] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[27] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[28] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[29] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[30] => i_032_pop923_mux_q.DATAA
in_i_032_pop923_1[31] => i_032_pop923_mux_q.DATAA
in_memdep_phi_pop1024_0[0] => memdep_phi_pop1024_mux_q.DATAB
in_memdep_phi_pop1024_1[0] => memdep_phi_pop1024_mux_q.DATAA
in_notcmp722_0[0] => notcmp722_mux_q.DATAB
in_notcmp722_1[0] => notcmp722_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_exitcond321[0] <= exitcond321_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_forked[0] <= forked_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[0] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[1] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[2] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[3] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[4] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[5] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[6] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[7] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[8] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[9] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[10] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[11] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[12] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[13] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[14] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[15] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[16] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[17] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[18] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[19] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[20] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[21] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[22] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[23] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[24] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[25] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[26] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[27] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[28] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[29] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[30] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_i_032_pop923[31] <= i_032_pop923_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_memdep_phi_pop1024[0] <= memdep_phi_pop1024_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_notcmp722[0] <= notcmp722_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region
in_unnamed_matvec9_matvec_avm_readdata[0] => in_unnamed_matvec9_matvec_avm_readdata[0].IN1
in_unnamed_matvec9_matvec_avm_readdata[1] => in_unnamed_matvec9_matvec_avm_readdata[1].IN1
in_unnamed_matvec9_matvec_avm_readdata[2] => in_unnamed_matvec9_matvec_avm_readdata[2].IN1
in_unnamed_matvec9_matvec_avm_readdata[3] => in_unnamed_matvec9_matvec_avm_readdata[3].IN1
in_unnamed_matvec9_matvec_avm_readdata[4] => in_unnamed_matvec9_matvec_avm_readdata[4].IN1
in_unnamed_matvec9_matvec_avm_readdata[5] => in_unnamed_matvec9_matvec_avm_readdata[5].IN1
in_unnamed_matvec9_matvec_avm_readdata[6] => in_unnamed_matvec9_matvec_avm_readdata[6].IN1
in_unnamed_matvec9_matvec_avm_readdata[7] => in_unnamed_matvec9_matvec_avm_readdata[7].IN1
in_unnamed_matvec9_matvec_avm_readdata[8] => in_unnamed_matvec9_matvec_avm_readdata[8].IN1
in_unnamed_matvec9_matvec_avm_readdata[9] => in_unnamed_matvec9_matvec_avm_readdata[9].IN1
in_unnamed_matvec9_matvec_avm_readdata[10] => in_unnamed_matvec9_matvec_avm_readdata[10].IN1
in_unnamed_matvec9_matvec_avm_readdata[11] => in_unnamed_matvec9_matvec_avm_readdata[11].IN1
in_unnamed_matvec9_matvec_avm_readdata[12] => in_unnamed_matvec9_matvec_avm_readdata[12].IN1
in_unnamed_matvec9_matvec_avm_readdata[13] => in_unnamed_matvec9_matvec_avm_readdata[13].IN1
in_unnamed_matvec9_matvec_avm_readdata[14] => in_unnamed_matvec9_matvec_avm_readdata[14].IN1
in_unnamed_matvec9_matvec_avm_readdata[15] => in_unnamed_matvec9_matvec_avm_readdata[15].IN1
in_unnamed_matvec9_matvec_avm_readdata[16] => in_unnamed_matvec9_matvec_avm_readdata[16].IN1
in_unnamed_matvec9_matvec_avm_readdata[17] => in_unnamed_matvec9_matvec_avm_readdata[17].IN1
in_unnamed_matvec9_matvec_avm_readdata[18] => in_unnamed_matvec9_matvec_avm_readdata[18].IN1
in_unnamed_matvec9_matvec_avm_readdata[19] => in_unnamed_matvec9_matvec_avm_readdata[19].IN1
in_unnamed_matvec9_matvec_avm_readdata[20] => in_unnamed_matvec9_matvec_avm_readdata[20].IN1
in_unnamed_matvec9_matvec_avm_readdata[21] => in_unnamed_matvec9_matvec_avm_readdata[21].IN1
in_unnamed_matvec9_matvec_avm_readdata[22] => in_unnamed_matvec9_matvec_avm_readdata[22].IN1
in_unnamed_matvec9_matvec_avm_readdata[23] => in_unnamed_matvec9_matvec_avm_readdata[23].IN1
in_unnamed_matvec9_matvec_avm_readdata[24] => in_unnamed_matvec9_matvec_avm_readdata[24].IN1
in_unnamed_matvec9_matvec_avm_readdata[25] => in_unnamed_matvec9_matvec_avm_readdata[25].IN1
in_unnamed_matvec9_matvec_avm_readdata[26] => in_unnamed_matvec9_matvec_avm_readdata[26].IN1
in_unnamed_matvec9_matvec_avm_readdata[27] => in_unnamed_matvec9_matvec_avm_readdata[27].IN1
in_unnamed_matvec9_matvec_avm_readdata[28] => in_unnamed_matvec9_matvec_avm_readdata[28].IN1
in_unnamed_matvec9_matvec_avm_readdata[29] => in_unnamed_matvec9_matvec_avm_readdata[29].IN1
in_unnamed_matvec9_matvec_avm_readdata[30] => in_unnamed_matvec9_matvec_avm_readdata[30].IN1
in_unnamed_matvec9_matvec_avm_readdata[31] => in_unnamed_matvec9_matvec_avm_readdata[31].IN1
in_unnamed_matvec9_matvec_avm_writeack[0] => in_unnamed_matvec9_matvec_avm_writeack[0].IN1
in_unnamed_matvec9_matvec_avm_waitrequest[0] => in_unnamed_matvec9_matvec_avm_waitrequest[0].IN1
in_unnamed_matvec9_matvec_avm_readdatavalid[0] => in_unnamed_matvec9_matvec_avm_readdatavalid[0].IN1
out_unnamed_matvec8_matvec_avm_address[0] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[1] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[2] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[3] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[4] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[5] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[6] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[7] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[8] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[9] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[10] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[11] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[12] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[13] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[14] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[15] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[16] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[17] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[18] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[19] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[20] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[21] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[22] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[23] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[24] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[25] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[26] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[27] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[28] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[29] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[30] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_address[31] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_address
out_unnamed_matvec8_matvec_avm_enable[0] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_enable
out_unnamed_matvec8_matvec_avm_read[0] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_read
out_unnamed_matvec8_matvec_avm_write[0] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_write
out_unnamed_matvec8_matvec_avm_writedata[0] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[1] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[2] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[3] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[4] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[5] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[6] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[7] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[8] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[9] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[10] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[11] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[12] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[13] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[14] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[15] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[16] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[17] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[18] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[19] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[20] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[21] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[22] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[23] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[24] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[25] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[26] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[27] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[28] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[29] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[30] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[31] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_writedata
out_unnamed_matvec8_matvec_avm_byteenable[0] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[1] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[2] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[3] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_byteenable
out_unnamed_matvec8_matvec_avm_burstcount[0] <= matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3.out_unnamed_matvec8_matvec_avm_burstcount
out_c0_exe343[0] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[1] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[2] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[3] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[4] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[5] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[6] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[7] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[8] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[9] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[10] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[11] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[12] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[13] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[14] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[15] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[16] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[17] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[18] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[19] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[20] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[21] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[22] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[23] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[24] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[25] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[26] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[27] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[28] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[29] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[30] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe343[31] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe7[0] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe8[0] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c0_exe9[0] <= acl_data_fifo:thecoalesced_delay_1_fifo.data_out
out_c1_exe1[0] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[1] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[2] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[3] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[4] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[5] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[6] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[7] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[8] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[9] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[10] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[11] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[12] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[13] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[14] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[15] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[16] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[17] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[18] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[19] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[20] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[21] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[22] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[23] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[24] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[25] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[26] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[27] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[28] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[29] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[30] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_c1_exe1[31] <= matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x.out_c1_exit_1_tpl
out_valid_out[0] <= SE_out_coalesced_delay_1_fifo_wireValid.DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_matvec9_matvec_avm_address[0] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[1] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[2] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[3] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[4] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[5] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[6] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[7] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[8] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[9] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[10] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[11] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[12] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[13] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[14] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[15] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[16] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[17] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[18] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[19] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[20] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[21] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[22] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[23] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[24] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[25] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[26] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[27] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[28] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[29] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[30] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_address[31] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_address
out_unnamed_matvec9_matvec_avm_enable[0] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_enable
out_unnamed_matvec9_matvec_avm_read[0] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_read
out_unnamed_matvec9_matvec_avm_write[0] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_write
out_unnamed_matvec9_matvec_avm_writedata[0] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[1] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[2] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[3] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[4] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[5] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[6] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[7] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[8] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[9] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[10] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[11] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[12] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[13] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[14] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[15] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[16] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[17] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[18] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[19] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[20] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[21] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[22] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[23] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[24] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[25] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[26] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[27] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[28] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[29] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[30] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[31] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_writedata
out_unnamed_matvec9_matvec_avm_byteenable[0] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[1] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[2] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[3] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_byteenable
out_unnamed_matvec9_matvec_avm_burstcount[0] <= matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4.out_unnamed_matvec9_matvec_avm_burstcount
in_unnamed_matvec8_matvec_avm_readdata[0] => in_unnamed_matvec8_matvec_avm_readdata[0].IN1
in_unnamed_matvec8_matvec_avm_readdata[1] => in_unnamed_matvec8_matvec_avm_readdata[1].IN1
in_unnamed_matvec8_matvec_avm_readdata[2] => in_unnamed_matvec8_matvec_avm_readdata[2].IN1
in_unnamed_matvec8_matvec_avm_readdata[3] => in_unnamed_matvec8_matvec_avm_readdata[3].IN1
in_unnamed_matvec8_matvec_avm_readdata[4] => in_unnamed_matvec8_matvec_avm_readdata[4].IN1
in_unnamed_matvec8_matvec_avm_readdata[5] => in_unnamed_matvec8_matvec_avm_readdata[5].IN1
in_unnamed_matvec8_matvec_avm_readdata[6] => in_unnamed_matvec8_matvec_avm_readdata[6].IN1
in_unnamed_matvec8_matvec_avm_readdata[7] => in_unnamed_matvec8_matvec_avm_readdata[7].IN1
in_unnamed_matvec8_matvec_avm_readdata[8] => in_unnamed_matvec8_matvec_avm_readdata[8].IN1
in_unnamed_matvec8_matvec_avm_readdata[9] => in_unnamed_matvec8_matvec_avm_readdata[9].IN1
in_unnamed_matvec8_matvec_avm_readdata[10] => in_unnamed_matvec8_matvec_avm_readdata[10].IN1
in_unnamed_matvec8_matvec_avm_readdata[11] => in_unnamed_matvec8_matvec_avm_readdata[11].IN1
in_unnamed_matvec8_matvec_avm_readdata[12] => in_unnamed_matvec8_matvec_avm_readdata[12].IN1
in_unnamed_matvec8_matvec_avm_readdata[13] => in_unnamed_matvec8_matvec_avm_readdata[13].IN1
in_unnamed_matvec8_matvec_avm_readdata[14] => in_unnamed_matvec8_matvec_avm_readdata[14].IN1
in_unnamed_matvec8_matvec_avm_readdata[15] => in_unnamed_matvec8_matvec_avm_readdata[15].IN1
in_unnamed_matvec8_matvec_avm_readdata[16] => in_unnamed_matvec8_matvec_avm_readdata[16].IN1
in_unnamed_matvec8_matvec_avm_readdata[17] => in_unnamed_matvec8_matvec_avm_readdata[17].IN1
in_unnamed_matvec8_matvec_avm_readdata[18] => in_unnamed_matvec8_matvec_avm_readdata[18].IN1
in_unnamed_matvec8_matvec_avm_readdata[19] => in_unnamed_matvec8_matvec_avm_readdata[19].IN1
in_unnamed_matvec8_matvec_avm_readdata[20] => in_unnamed_matvec8_matvec_avm_readdata[20].IN1
in_unnamed_matvec8_matvec_avm_readdata[21] => in_unnamed_matvec8_matvec_avm_readdata[21].IN1
in_unnamed_matvec8_matvec_avm_readdata[22] => in_unnamed_matvec8_matvec_avm_readdata[22].IN1
in_unnamed_matvec8_matvec_avm_readdata[23] => in_unnamed_matvec8_matvec_avm_readdata[23].IN1
in_unnamed_matvec8_matvec_avm_readdata[24] => in_unnamed_matvec8_matvec_avm_readdata[24].IN1
in_unnamed_matvec8_matvec_avm_readdata[25] => in_unnamed_matvec8_matvec_avm_readdata[25].IN1
in_unnamed_matvec8_matvec_avm_readdata[26] => in_unnamed_matvec8_matvec_avm_readdata[26].IN1
in_unnamed_matvec8_matvec_avm_readdata[27] => in_unnamed_matvec8_matvec_avm_readdata[27].IN1
in_unnamed_matvec8_matvec_avm_readdata[28] => in_unnamed_matvec8_matvec_avm_readdata[28].IN1
in_unnamed_matvec8_matvec_avm_readdata[29] => in_unnamed_matvec8_matvec_avm_readdata[29].IN1
in_unnamed_matvec8_matvec_avm_readdata[30] => in_unnamed_matvec8_matvec_avm_readdata[30].IN1
in_unnamed_matvec8_matvec_avm_readdata[31] => in_unnamed_matvec8_matvec_avm_readdata[31].IN1
in_unnamed_matvec8_matvec_avm_writeack[0] => in_unnamed_matvec8_matvec_avm_writeack[0].IN1
in_unnamed_matvec8_matvec_avm_waitrequest[0] => in_unnamed_matvec8_matvec_avm_waitrequest[0].IN1
in_unnamed_matvec8_matvec_avm_readdatavalid[0] => in_unnamed_matvec8_matvec_avm_readdatavalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_valid_out[0] <= matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_stall_out[0] <= matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x.out_pipeline_valid_out
in_flush[0] => in_flush[0].IN2
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_intel_reserved_ffwd_2_0[33] => in_intel_reserved_ffwd_2_0[33].IN1
in_intel_reserved_ffwd_2_0[34] => in_intel_reserved_ffwd_2_0[34].IN1
in_intel_reserved_ffwd_2_0[35] => in_intel_reserved_ffwd_2_0[35].IN1
in_intel_reserved_ffwd_2_0[36] => in_intel_reserved_ffwd_2_0[36].IN1
in_intel_reserved_ffwd_2_0[37] => in_intel_reserved_ffwd_2_0[37].IN1
in_intel_reserved_ffwd_2_0[38] => in_intel_reserved_ffwd_2_0[38].IN1
in_intel_reserved_ffwd_2_0[39] => in_intel_reserved_ffwd_2_0[39].IN1
in_intel_reserved_ffwd_2_0[40] => in_intel_reserved_ffwd_2_0[40].IN1
in_intel_reserved_ffwd_2_0[41] => in_intel_reserved_ffwd_2_0[41].IN1
in_intel_reserved_ffwd_2_0[42] => in_intel_reserved_ffwd_2_0[42].IN1
in_intel_reserved_ffwd_2_0[43] => in_intel_reserved_ffwd_2_0[43].IN1
in_intel_reserved_ffwd_2_0[44] => in_intel_reserved_ffwd_2_0[44].IN1
in_intel_reserved_ffwd_2_0[45] => in_intel_reserved_ffwd_2_0[45].IN1
in_intel_reserved_ffwd_2_0[46] => in_intel_reserved_ffwd_2_0[46].IN1
in_intel_reserved_ffwd_2_0[47] => in_intel_reserved_ffwd_2_0[47].IN1
in_intel_reserved_ffwd_2_0[48] => in_intel_reserved_ffwd_2_0[48].IN1
in_intel_reserved_ffwd_2_0[49] => in_intel_reserved_ffwd_2_0[49].IN1
in_intel_reserved_ffwd_2_0[50] => in_intel_reserved_ffwd_2_0[50].IN1
in_intel_reserved_ffwd_2_0[51] => in_intel_reserved_ffwd_2_0[51].IN1
in_intel_reserved_ffwd_2_0[52] => in_intel_reserved_ffwd_2_0[52].IN1
in_intel_reserved_ffwd_2_0[53] => in_intel_reserved_ffwd_2_0[53].IN1
in_intel_reserved_ffwd_2_0[54] => in_intel_reserved_ffwd_2_0[54].IN1
in_intel_reserved_ffwd_2_0[55] => in_intel_reserved_ffwd_2_0[55].IN1
in_intel_reserved_ffwd_2_0[56] => in_intel_reserved_ffwd_2_0[56].IN1
in_intel_reserved_ffwd_2_0[57] => in_intel_reserved_ffwd_2_0[57].IN1
in_intel_reserved_ffwd_2_0[58] => in_intel_reserved_ffwd_2_0[58].IN1
in_intel_reserved_ffwd_2_0[59] => in_intel_reserved_ffwd_2_0[59].IN1
in_intel_reserved_ffwd_2_0[60] => in_intel_reserved_ffwd_2_0[60].IN1
in_intel_reserved_ffwd_2_0[61] => in_intel_reserved_ffwd_2_0[61].IN1
in_intel_reserved_ffwd_2_0[62] => in_intel_reserved_ffwd_2_0[62].IN1
in_intel_reserved_ffwd_2_0[63] => in_intel_reserved_ffwd_2_0[63].IN1
in_stall_in[0] => SE_out_coalesced_delay_1_fifo_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_exitcond321[0] => bubble_select_stall_entry_b[0].IN1
in_forked[0] => bubble_select_stall_entry_c[0].IN1
in_i_032_pop923[0] => bubble_select_stall_entry_d[0].IN1
in_i_032_pop923[1] => bubble_select_stall_entry_d[1].IN1
in_i_032_pop923[2] => bubble_select_stall_entry_d[2].IN1
in_i_032_pop923[3] => bubble_select_stall_entry_d[3].IN1
in_i_032_pop923[4] => bubble_select_stall_entry_d[4].IN1
in_i_032_pop923[5] => bubble_select_stall_entry_d[5].IN1
in_i_032_pop923[6] => bubble_select_stall_entry_d[6].IN1
in_i_032_pop923[7] => bubble_select_stall_entry_d[7].IN1
in_i_032_pop923[8] => bubble_select_stall_entry_d[8].IN1
in_i_032_pop923[9] => bubble_select_stall_entry_d[9].IN1
in_i_032_pop923[10] => bubble_select_stall_entry_d[10].IN1
in_i_032_pop923[11] => bubble_select_stall_entry_d[11].IN1
in_i_032_pop923[12] => bubble_select_stall_entry_d[12].IN1
in_i_032_pop923[13] => bubble_select_stall_entry_d[13].IN1
in_i_032_pop923[14] => bubble_select_stall_entry_d[14].IN1
in_i_032_pop923[15] => bubble_select_stall_entry_d[15].IN1
in_i_032_pop923[16] => bubble_select_stall_entry_d[16].IN1
in_i_032_pop923[17] => bubble_select_stall_entry_d[17].IN1
in_i_032_pop923[18] => bubble_select_stall_entry_d[18].IN1
in_i_032_pop923[19] => bubble_select_stall_entry_d[19].IN1
in_i_032_pop923[20] => bubble_select_stall_entry_d[20].IN1
in_i_032_pop923[21] => bubble_select_stall_entry_d[21].IN1
in_i_032_pop923[22] => bubble_select_stall_entry_d[22].IN1
in_i_032_pop923[23] => bubble_select_stall_entry_d[23].IN1
in_i_032_pop923[24] => bubble_select_stall_entry_d[24].IN1
in_i_032_pop923[25] => bubble_select_stall_entry_d[25].IN1
in_i_032_pop923[26] => bubble_select_stall_entry_d[26].IN1
in_i_032_pop923[27] => bubble_select_stall_entry_d[27].IN1
in_i_032_pop923[28] => bubble_select_stall_entry_d[28].IN1
in_i_032_pop923[29] => bubble_select_stall_entry_d[29].IN1
in_i_032_pop923[30] => bubble_select_stall_entry_d[30].IN1
in_i_032_pop923[31] => bubble_select_stall_entry_d[31].IN1
in_memdep_phi_pop1024[0] => bubble_select_stall_entry_e[0].IN1
in_notcmp722[0] => bubble_select_stall_entry_f[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN7
resetn => resetn.IN7


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x
out_c1_exit_0_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_0_tpl
out_c1_exit_1_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[1] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[2] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[3] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[4] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[5] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[6] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[7] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[8] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[9] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[10] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[11] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[12] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[13] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[14] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[15] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[16] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[17] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[18] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[19] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[20] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[21] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[22] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[23] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[24] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[25] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[26] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[27] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[28] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[29] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[30] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_c1_exit_1_tpl[31] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_o_valid[0] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_valid_out
in_c0_exe10[0] => in_c0_exe10[0].IN1
in_c0_exe242[0] => in_c0_exe242[0].IN1
in_c1_eni4_0_tpl[0] => in_c1_eni4_0_tpl[0].IN1
in_c1_eni4_1_tpl[0] => in_c1_eni4_1_tpl[0].IN1
in_c1_eni4_1_tpl[1] => in_c1_eni4_1_tpl[1].IN1
in_c1_eni4_1_tpl[2] => in_c1_eni4_1_tpl[2].IN1
in_c1_eni4_1_tpl[3] => in_c1_eni4_1_tpl[3].IN1
in_c1_eni4_1_tpl[4] => in_c1_eni4_1_tpl[4].IN1
in_c1_eni4_1_tpl[5] => in_c1_eni4_1_tpl[5].IN1
in_c1_eni4_1_tpl[6] => in_c1_eni4_1_tpl[6].IN1
in_c1_eni4_1_tpl[7] => in_c1_eni4_1_tpl[7].IN1
in_c1_eni4_1_tpl[8] => in_c1_eni4_1_tpl[8].IN1
in_c1_eni4_1_tpl[9] => in_c1_eni4_1_tpl[9].IN1
in_c1_eni4_1_tpl[10] => in_c1_eni4_1_tpl[10].IN1
in_c1_eni4_1_tpl[11] => in_c1_eni4_1_tpl[11].IN1
in_c1_eni4_1_tpl[12] => in_c1_eni4_1_tpl[12].IN1
in_c1_eni4_1_tpl[13] => in_c1_eni4_1_tpl[13].IN1
in_c1_eni4_1_tpl[14] => in_c1_eni4_1_tpl[14].IN1
in_c1_eni4_1_tpl[15] => in_c1_eni4_1_tpl[15].IN1
in_c1_eni4_1_tpl[16] => in_c1_eni4_1_tpl[16].IN1
in_c1_eni4_1_tpl[17] => in_c1_eni4_1_tpl[17].IN1
in_c1_eni4_1_tpl[18] => in_c1_eni4_1_tpl[18].IN1
in_c1_eni4_1_tpl[19] => in_c1_eni4_1_tpl[19].IN1
in_c1_eni4_1_tpl[20] => in_c1_eni4_1_tpl[20].IN1
in_c1_eni4_1_tpl[21] => in_c1_eni4_1_tpl[21].IN1
in_c1_eni4_1_tpl[22] => in_c1_eni4_1_tpl[22].IN1
in_c1_eni4_1_tpl[23] => in_c1_eni4_1_tpl[23].IN1
in_c1_eni4_1_tpl[24] => in_c1_eni4_1_tpl[24].IN1
in_c1_eni4_1_tpl[25] => in_c1_eni4_1_tpl[25].IN1
in_c1_eni4_1_tpl[26] => in_c1_eni4_1_tpl[26].IN1
in_c1_eni4_1_tpl[27] => in_c1_eni4_1_tpl[27].IN1
in_c1_eni4_1_tpl[28] => in_c1_eni4_1_tpl[28].IN1
in_c1_eni4_1_tpl[29] => in_c1_eni4_1_tpl[29].IN1
in_c1_eni4_1_tpl[30] => in_c1_eni4_1_tpl[30].IN1
in_c1_eni4_1_tpl[31] => in_c1_eni4_1_tpl[31].IN1
in_c1_eni4_2_tpl[0] => in_c1_eni4_2_tpl[0].IN1
in_c1_eni4_2_tpl[1] => in_c1_eni4_2_tpl[1].IN1
in_c1_eni4_2_tpl[2] => in_c1_eni4_2_tpl[2].IN1
in_c1_eni4_2_tpl[3] => in_c1_eni4_2_tpl[3].IN1
in_c1_eni4_2_tpl[4] => in_c1_eni4_2_tpl[4].IN1
in_c1_eni4_2_tpl[5] => in_c1_eni4_2_tpl[5].IN1
in_c1_eni4_2_tpl[6] => in_c1_eni4_2_tpl[6].IN1
in_c1_eni4_2_tpl[7] => in_c1_eni4_2_tpl[7].IN1
in_c1_eni4_2_tpl[8] => in_c1_eni4_2_tpl[8].IN1
in_c1_eni4_2_tpl[9] => in_c1_eni4_2_tpl[9].IN1
in_c1_eni4_2_tpl[10] => in_c1_eni4_2_tpl[10].IN1
in_c1_eni4_2_tpl[11] => in_c1_eni4_2_tpl[11].IN1
in_c1_eni4_2_tpl[12] => in_c1_eni4_2_tpl[12].IN1
in_c1_eni4_2_tpl[13] => in_c1_eni4_2_tpl[13].IN1
in_c1_eni4_2_tpl[14] => in_c1_eni4_2_tpl[14].IN1
in_c1_eni4_2_tpl[15] => in_c1_eni4_2_tpl[15].IN1
in_c1_eni4_2_tpl[16] => in_c1_eni4_2_tpl[16].IN1
in_c1_eni4_2_tpl[17] => in_c1_eni4_2_tpl[17].IN1
in_c1_eni4_2_tpl[18] => in_c1_eni4_2_tpl[18].IN1
in_c1_eni4_2_tpl[19] => in_c1_eni4_2_tpl[19].IN1
in_c1_eni4_2_tpl[20] => in_c1_eni4_2_tpl[20].IN1
in_c1_eni4_2_tpl[21] => in_c1_eni4_2_tpl[21].IN1
in_c1_eni4_2_tpl[22] => in_c1_eni4_2_tpl[22].IN1
in_c1_eni4_2_tpl[23] => in_c1_eni4_2_tpl[23].IN1
in_c1_eni4_2_tpl[24] => in_c1_eni4_2_tpl[24].IN1
in_c1_eni4_2_tpl[25] => in_c1_eni4_2_tpl[25].IN1
in_c1_eni4_2_tpl[26] => in_c1_eni4_2_tpl[26].IN1
in_c1_eni4_2_tpl[27] => in_c1_eni4_2_tpl[27].IN1
in_c1_eni4_2_tpl[28] => in_c1_eni4_2_tpl[28].IN1
in_c1_eni4_2_tpl[29] => in_c1_eni4_2_tpl[29].IN1
in_c1_eni4_2_tpl[30] => in_c1_eni4_2_tpl[30].IN1
in_c1_eni4_2_tpl[31] => in_c1_eni4_2_tpl[31].IN1
in_c1_eni4_3_tpl[0] => in_c1_eni4_3_tpl[0].IN1
in_c1_eni4_4_tpl[0] => in_c1_eni4_4_tpl[0].IN1
in_i_valid[0] => input_accepted_and_q.IN1
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x.out_stall_entry
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x
out_c1_exi1_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[0] <= bgTrunc_i_add6_matvec4_sel_x_b[0].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[1] <= bgTrunc_i_add6_matvec4_sel_x_b[1].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[2] <= bgTrunc_i_add6_matvec4_sel_x_b[2].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[3] <= bgTrunc_i_add6_matvec4_sel_x_b[3].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[4] <= bgTrunc_i_add6_matvec4_sel_x_b[4].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[5] <= bgTrunc_i_add6_matvec4_sel_x_b[5].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[6] <= bgTrunc_i_add6_matvec4_sel_x_b[6].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[7] <= bgTrunc_i_add6_matvec4_sel_x_b[7].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[8] <= bgTrunc_i_add6_matvec4_sel_x_b[8].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[9] <= bgTrunc_i_add6_matvec4_sel_x_b[9].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[10] <= bgTrunc_i_add6_matvec4_sel_x_b[10].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[11] <= bgTrunc_i_add6_matvec4_sel_x_b[11].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[12] <= bgTrunc_i_add6_matvec4_sel_x_b[12].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[13] <= bgTrunc_i_add6_matvec4_sel_x_b[13].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[14] <= bgTrunc_i_add6_matvec4_sel_x_b[14].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[15] <= bgTrunc_i_add6_matvec4_sel_x_b[15].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[16] <= bgTrunc_i_add6_matvec4_sel_x_b[16].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[17] <= bgTrunc_i_add6_matvec4_sel_x_b[17].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[18] <= bgTrunc_i_add6_matvec4_sel_x_b[18].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[19] <= bgTrunc_i_add6_matvec4_sel_x_b[19].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[20] <= bgTrunc_i_add6_matvec4_sel_x_b[20].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[21] <= bgTrunc_i_add6_matvec4_sel_x_b[21].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[22] <= bgTrunc_i_add6_matvec4_sel_x_b[22].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[23] <= bgTrunc_i_add6_matvec4_sel_x_b[23].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[24] <= bgTrunc_i_add6_matvec4_sel_x_b[24].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[25] <= bgTrunc_i_add6_matvec4_sel_x_b[25].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[26] <= bgTrunc_i_add6_matvec4_sel_x_b[26].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[27] <= bgTrunc_i_add6_matvec4_sel_x_b[27].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[28] <= bgTrunc_i_add6_matvec4_sel_x_b[28].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[29] <= bgTrunc_i_add6_matvec4_sel_x_b[29].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[30] <= bgTrunc_i_add6_matvec4_sel_x_b[30].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi1_1_tpl[31] <= bgTrunc_i_add6_matvec4_sel_x_b[31].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= out_o_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_matvec1[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_c1_eni4_0_tpl[0] => ~NO_FANOUT~
in_c1_eni4_1_tpl[0] => i_mul5_matvec2_ma3_cma_c0[1][0].DATAIN
in_c1_eni4_1_tpl[0] => i_mul5_matvec2_im0_cma_a0[0][0].DATAIN
in_c1_eni4_1_tpl[1] => i_mul5_matvec2_ma3_cma_c0[1][1].DATAIN
in_c1_eni4_1_tpl[1] => i_mul5_matvec2_im0_cma_a0[0][1].DATAIN
in_c1_eni4_1_tpl[2] => i_mul5_matvec2_ma3_cma_c0[1][2].DATAIN
in_c1_eni4_1_tpl[2] => i_mul5_matvec2_im0_cma_a0[0][2].DATAIN
in_c1_eni4_1_tpl[3] => i_mul5_matvec2_ma3_cma_c0[1][3].DATAIN
in_c1_eni4_1_tpl[3] => i_mul5_matvec2_im0_cma_a0[0][3].DATAIN
in_c1_eni4_1_tpl[4] => i_mul5_matvec2_ma3_cma_c0[1][4].DATAIN
in_c1_eni4_1_tpl[4] => i_mul5_matvec2_im0_cma_a0[0][4].DATAIN
in_c1_eni4_1_tpl[5] => i_mul5_matvec2_ma3_cma_c0[1][5].DATAIN
in_c1_eni4_1_tpl[5] => i_mul5_matvec2_im0_cma_a0[0][5].DATAIN
in_c1_eni4_1_tpl[6] => i_mul5_matvec2_ma3_cma_c0[1][6].DATAIN
in_c1_eni4_1_tpl[6] => i_mul5_matvec2_im0_cma_a0[0][6].DATAIN
in_c1_eni4_1_tpl[7] => i_mul5_matvec2_ma3_cma_c0[1][7].DATAIN
in_c1_eni4_1_tpl[7] => i_mul5_matvec2_im0_cma_a0[0][7].DATAIN
in_c1_eni4_1_tpl[8] => i_mul5_matvec2_ma3_cma_c0[1][8].DATAIN
in_c1_eni4_1_tpl[8] => i_mul5_matvec2_im0_cma_a0[0][8].DATAIN
in_c1_eni4_1_tpl[9] => i_mul5_matvec2_ma3_cma_c0[1][9].DATAIN
in_c1_eni4_1_tpl[9] => i_mul5_matvec2_im0_cma_a0[0][9].DATAIN
in_c1_eni4_1_tpl[10] => i_mul5_matvec2_ma3_cma_c0[1][10].DATAIN
in_c1_eni4_1_tpl[10] => i_mul5_matvec2_im0_cma_a0[0][10].DATAIN
in_c1_eni4_1_tpl[11] => i_mul5_matvec2_ma3_cma_c0[1][11].DATAIN
in_c1_eni4_1_tpl[11] => i_mul5_matvec2_im0_cma_a0[0][11].DATAIN
in_c1_eni4_1_tpl[12] => i_mul5_matvec2_ma3_cma_c0[1][12].DATAIN
in_c1_eni4_1_tpl[12] => i_mul5_matvec2_im0_cma_a0[0][12].DATAIN
in_c1_eni4_1_tpl[13] => i_mul5_matvec2_ma3_cma_c0[1][13].DATAIN
in_c1_eni4_1_tpl[13] => i_mul5_matvec2_im0_cma_a0[0][13].DATAIN
in_c1_eni4_1_tpl[14] => i_mul5_matvec2_ma3_cma_c0[1][14].DATAIN
in_c1_eni4_1_tpl[14] => i_mul5_matvec2_im0_cma_a0[0][14].DATAIN
in_c1_eni4_1_tpl[15] => i_mul5_matvec2_ma3_cma_c0[1][15].DATAIN
in_c1_eni4_1_tpl[15] => i_mul5_matvec2_im0_cma_a0[0][15].DATAIN
in_c1_eni4_1_tpl[16] => i_mul5_matvec2_ma3_cma_c0[1][16].DATAIN
in_c1_eni4_1_tpl[16] => i_mul5_matvec2_im0_cma_a0[0][16].DATAIN
in_c1_eni4_1_tpl[17] => i_mul5_matvec2_ma3_cma_c0[1][17].DATAIN
in_c1_eni4_1_tpl[17] => i_mul5_matvec2_im0_cma_a0[0][17].DATAIN
in_c1_eni4_1_tpl[18] => i_mul5_matvec2_ma3_cma_a0[0][0].DATAIN
in_c1_eni4_1_tpl[18] => i_mul5_matvec2_im8_cma_a0[0][0].DATAIN
in_c1_eni4_1_tpl[19] => i_mul5_matvec2_ma3_cma_a0[0][1].DATAIN
in_c1_eni4_1_tpl[19] => i_mul5_matvec2_im8_cma_a0[0][1].DATAIN
in_c1_eni4_1_tpl[20] => i_mul5_matvec2_ma3_cma_a0[0][2].DATAIN
in_c1_eni4_1_tpl[20] => i_mul5_matvec2_im8_cma_a0[0][2].DATAIN
in_c1_eni4_1_tpl[21] => i_mul5_matvec2_ma3_cma_a0[0][3].DATAIN
in_c1_eni4_1_tpl[21] => i_mul5_matvec2_im8_cma_a0[0][3].DATAIN
in_c1_eni4_1_tpl[22] => i_mul5_matvec2_ma3_cma_a0[0][4].DATAIN
in_c1_eni4_1_tpl[22] => i_mul5_matvec2_im8_cma_a0[0][4].DATAIN
in_c1_eni4_1_tpl[23] => i_mul5_matvec2_ma3_cma_a0[0][5].DATAIN
in_c1_eni4_1_tpl[23] => i_mul5_matvec2_im8_cma_a0[0][5].DATAIN
in_c1_eni4_1_tpl[24] => i_mul5_matvec2_ma3_cma_a0[0][6].DATAIN
in_c1_eni4_1_tpl[24] => i_mul5_matvec2_im8_cma_a0[0][6].DATAIN
in_c1_eni4_1_tpl[25] => i_mul5_matvec2_ma3_cma_a0[0][7].DATAIN
in_c1_eni4_1_tpl[25] => i_mul5_matvec2_im8_cma_a0[0][7].DATAIN
in_c1_eni4_1_tpl[26] => i_mul5_matvec2_ma3_cma_a0[0][8].DATAIN
in_c1_eni4_1_tpl[26] => i_mul5_matvec2_im8_cma_a0[0][8].DATAIN
in_c1_eni4_1_tpl[27] => i_mul5_matvec2_ma3_cma_a0[0][9].DATAIN
in_c1_eni4_1_tpl[27] => i_mul5_matvec2_im8_cma_a0[0][9].DATAIN
in_c1_eni4_1_tpl[28] => i_mul5_matvec2_ma3_cma_a0[0][10].DATAIN
in_c1_eni4_1_tpl[28] => i_mul5_matvec2_im8_cma_a0[0][10].DATAIN
in_c1_eni4_1_tpl[29] => i_mul5_matvec2_ma3_cma_a0[0][11].DATAIN
in_c1_eni4_1_tpl[29] => i_mul5_matvec2_im8_cma_a0[0][11].DATAIN
in_c1_eni4_1_tpl[30] => i_mul5_matvec2_ma3_cma_a0[0][12].DATAIN
in_c1_eni4_1_tpl[30] => i_mul5_matvec2_im8_cma_a0[0][12].DATAIN
in_c1_eni4_1_tpl[31] => i_mul5_matvec2_ma3_cma_a0[0][13].DATAIN
in_c1_eni4_1_tpl[31] => i_mul5_matvec2_im8_cma_a0[0][13].DATAIN
in_c1_eni4_2_tpl[0] => i_mul5_matvec2_ma3_cma_c0[0][0].DATAIN
in_c1_eni4_2_tpl[0] => i_mul5_matvec2_im0_cma_c0[0][0].DATAIN
in_c1_eni4_2_tpl[1] => i_mul5_matvec2_ma3_cma_c0[0][1].DATAIN
in_c1_eni4_2_tpl[1] => i_mul5_matvec2_im0_cma_c0[0][1].DATAIN
in_c1_eni4_2_tpl[2] => i_mul5_matvec2_ma3_cma_c0[0][2].DATAIN
in_c1_eni4_2_tpl[2] => i_mul5_matvec2_im0_cma_c0[0][2].DATAIN
in_c1_eni4_2_tpl[3] => i_mul5_matvec2_ma3_cma_c0[0][3].DATAIN
in_c1_eni4_2_tpl[3] => i_mul5_matvec2_im0_cma_c0[0][3].DATAIN
in_c1_eni4_2_tpl[4] => i_mul5_matvec2_ma3_cma_c0[0][4].DATAIN
in_c1_eni4_2_tpl[4] => i_mul5_matvec2_im0_cma_c0[0][4].DATAIN
in_c1_eni4_2_tpl[5] => i_mul5_matvec2_ma3_cma_c0[0][5].DATAIN
in_c1_eni4_2_tpl[5] => i_mul5_matvec2_im0_cma_c0[0][5].DATAIN
in_c1_eni4_2_tpl[6] => i_mul5_matvec2_ma3_cma_c0[0][6].DATAIN
in_c1_eni4_2_tpl[6] => i_mul5_matvec2_im0_cma_c0[0][6].DATAIN
in_c1_eni4_2_tpl[7] => i_mul5_matvec2_ma3_cma_c0[0][7].DATAIN
in_c1_eni4_2_tpl[7] => i_mul5_matvec2_im0_cma_c0[0][7].DATAIN
in_c1_eni4_2_tpl[8] => i_mul5_matvec2_ma3_cma_c0[0][8].DATAIN
in_c1_eni4_2_tpl[8] => i_mul5_matvec2_im0_cma_c0[0][8].DATAIN
in_c1_eni4_2_tpl[9] => i_mul5_matvec2_ma3_cma_c0[0][9].DATAIN
in_c1_eni4_2_tpl[9] => i_mul5_matvec2_im0_cma_c0[0][9].DATAIN
in_c1_eni4_2_tpl[10] => i_mul5_matvec2_ma3_cma_c0[0][10].DATAIN
in_c1_eni4_2_tpl[10] => i_mul5_matvec2_im0_cma_c0[0][10].DATAIN
in_c1_eni4_2_tpl[11] => i_mul5_matvec2_ma3_cma_c0[0][11].DATAIN
in_c1_eni4_2_tpl[11] => i_mul5_matvec2_im0_cma_c0[0][11].DATAIN
in_c1_eni4_2_tpl[12] => i_mul5_matvec2_ma3_cma_c0[0][12].DATAIN
in_c1_eni4_2_tpl[12] => i_mul5_matvec2_im0_cma_c0[0][12].DATAIN
in_c1_eni4_2_tpl[13] => i_mul5_matvec2_ma3_cma_c0[0][13].DATAIN
in_c1_eni4_2_tpl[13] => i_mul5_matvec2_im0_cma_c0[0][13].DATAIN
in_c1_eni4_2_tpl[14] => i_mul5_matvec2_ma3_cma_c0[0][14].DATAIN
in_c1_eni4_2_tpl[14] => i_mul5_matvec2_im0_cma_c0[0][14].DATAIN
in_c1_eni4_2_tpl[15] => i_mul5_matvec2_ma3_cma_c0[0][15].DATAIN
in_c1_eni4_2_tpl[15] => i_mul5_matvec2_im0_cma_c0[0][15].DATAIN
in_c1_eni4_2_tpl[16] => i_mul5_matvec2_ma3_cma_c0[0][16].DATAIN
in_c1_eni4_2_tpl[16] => i_mul5_matvec2_im0_cma_c0[0][16].DATAIN
in_c1_eni4_2_tpl[17] => i_mul5_matvec2_ma3_cma_c0[0][17].DATAIN
in_c1_eni4_2_tpl[17] => i_mul5_matvec2_im0_cma_c0[0][17].DATAIN
in_c1_eni4_2_tpl[18] => i_mul5_matvec2_ma3_cma_a0[1][0].DATAIN
in_c1_eni4_2_tpl[18] => i_mul5_matvec2_im8_cma_c0[0][0].DATAIN
in_c1_eni4_2_tpl[19] => i_mul5_matvec2_ma3_cma_a0[1][1].DATAIN
in_c1_eni4_2_tpl[19] => i_mul5_matvec2_im8_cma_c0[0][1].DATAIN
in_c1_eni4_2_tpl[20] => i_mul5_matvec2_ma3_cma_a0[1][2].DATAIN
in_c1_eni4_2_tpl[20] => i_mul5_matvec2_im8_cma_c0[0][2].DATAIN
in_c1_eni4_2_tpl[21] => i_mul5_matvec2_ma3_cma_a0[1][3].DATAIN
in_c1_eni4_2_tpl[21] => i_mul5_matvec2_im8_cma_c0[0][3].DATAIN
in_c1_eni4_2_tpl[22] => i_mul5_matvec2_ma3_cma_a0[1][4].DATAIN
in_c1_eni4_2_tpl[22] => i_mul5_matvec2_im8_cma_c0[0][4].DATAIN
in_c1_eni4_2_tpl[23] => i_mul5_matvec2_ma3_cma_a0[1][5].DATAIN
in_c1_eni4_2_tpl[23] => i_mul5_matvec2_im8_cma_c0[0][5].DATAIN
in_c1_eni4_2_tpl[24] => i_mul5_matvec2_ma3_cma_a0[1][6].DATAIN
in_c1_eni4_2_tpl[24] => i_mul5_matvec2_im8_cma_c0[0][6].DATAIN
in_c1_eni4_2_tpl[25] => i_mul5_matvec2_ma3_cma_a0[1][7].DATAIN
in_c1_eni4_2_tpl[25] => i_mul5_matvec2_im8_cma_c0[0][7].DATAIN
in_c1_eni4_2_tpl[26] => i_mul5_matvec2_ma3_cma_a0[1][8].DATAIN
in_c1_eni4_2_tpl[26] => i_mul5_matvec2_im8_cma_c0[0][8].DATAIN
in_c1_eni4_2_tpl[27] => i_mul5_matvec2_ma3_cma_a0[1][9].DATAIN
in_c1_eni4_2_tpl[27] => i_mul5_matvec2_im8_cma_c0[0][9].DATAIN
in_c1_eni4_2_tpl[28] => i_mul5_matvec2_ma3_cma_a0[1][10].DATAIN
in_c1_eni4_2_tpl[28] => i_mul5_matvec2_im8_cma_c0[0][10].DATAIN
in_c1_eni4_2_tpl[29] => i_mul5_matvec2_ma3_cma_a0[1][11].DATAIN
in_c1_eni4_2_tpl[29] => i_mul5_matvec2_im8_cma_c0[0][11].DATAIN
in_c1_eni4_2_tpl[30] => i_mul5_matvec2_ma3_cma_a0[1][12].DATAIN
in_c1_eni4_2_tpl[30] => i_mul5_matvec2_im8_cma_c0[0][12].DATAIN
in_c1_eni4_2_tpl[31] => i_mul5_matvec2_ma3_cma_a0[1][13].DATAIN
in_c1_eni4_2_tpl[31] => i_mul5_matvec2_im8_cma_c0[0][13].DATAIN
in_c1_eni4_3_tpl[0] => redist5_sync_together13_aunroll_x_in_c1_eni4_3_tpl_5_delay_0[0].DATAIN
in_c1_eni4_4_tpl[0] => redist6_sync_together13_aunroll_x_in_c1_eni4_4_tpl_5_delay_0[0].DATAIN
in_enable[0] => in_enable[0].IN3
in_i_valid[0] => redist7_sync_together13_aunroll_x_in_i_valid_4_delay_0[0].DATAIN
clock => clock.IN5
resetn => resetn.IN5


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.valid_out
in_feedback_stall_in_12[0] => i_llvm_fpga_push_i32_tmp_031_push12_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_12[0] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[1] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[2] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[3] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[4] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[5] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[6] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[7] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[8] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[9] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[10] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[11] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[12] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[13] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[14] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[15] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[16] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[17] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[18] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[19] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[20] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[21] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[22] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[23] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[24] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[25] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[26] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[27] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[28] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[29] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[30] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_out_12[31] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_out
out_feedback_valid_out_12[0] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i32_tmp_031_push12_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1.stall_out
in_c1_ene4[0] => i_llvm_fpga_push_i32_tmp_031_push12_matvec1_dir_bitsignaltemp.IN1
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_valid_in[0] => i_llvm_fpga_push_i32_tmp_031_push12_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec3
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.valid_out
in_feedback_in_12[0] => in_feedback_in_12[0].IN1
in_feedback_in_12[1] => in_feedback_in_12[1].IN1
in_feedback_in_12[2] => in_feedback_in_12[2].IN1
in_feedback_in_12[3] => in_feedback_in_12[3].IN1
in_feedback_in_12[4] => in_feedback_in_12[4].IN1
in_feedback_in_12[5] => in_feedback_in_12[5].IN1
in_feedback_in_12[6] => in_feedback_in_12[6].IN1
in_feedback_in_12[7] => in_feedback_in_12[7].IN1
in_feedback_in_12[8] => in_feedback_in_12[8].IN1
in_feedback_in_12[9] => in_feedback_in_12[9].IN1
in_feedback_in_12[10] => in_feedback_in_12[10].IN1
in_feedback_in_12[11] => in_feedback_in_12[11].IN1
in_feedback_in_12[12] => in_feedback_in_12[12].IN1
in_feedback_in_12[13] => in_feedback_in_12[13].IN1
in_feedback_in_12[14] => in_feedback_in_12[14].IN1
in_feedback_in_12[15] => in_feedback_in_12[15].IN1
in_feedback_in_12[16] => in_feedback_in_12[16].IN1
in_feedback_in_12[17] => in_feedback_in_12[17].IN1
in_feedback_in_12[18] => in_feedback_in_12[18].IN1
in_feedback_in_12[19] => in_feedback_in_12[19].IN1
in_feedback_in_12[20] => in_feedback_in_12[20].IN1
in_feedback_in_12[21] => in_feedback_in_12[21].IN1
in_feedback_in_12[22] => in_feedback_in_12[22].IN1
in_feedback_in_12[23] => in_feedback_in_12[23].IN1
in_feedback_in_12[24] => in_feedback_in_12[24].IN1
in_feedback_in_12[25] => in_feedback_in_12[25].IN1
in_feedback_in_12[26] => in_feedback_in_12[26].IN1
in_feedback_in_12[27] => in_feedback_in_12[27].IN1
in_feedback_in_12[28] => in_feedback_in_12[28].IN1
in_feedback_in_12[29] => in_feedback_in_12[29].IN1
in_feedback_in_12[30] => in_feedback_in_12[30].IN1
in_feedback_in_12[31] => in_feedback_in_12[31].IN1
in_feedback_valid_in_12[0] => i_llvm_fpga_pop_i32_tmp_031_pop12_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_12[0] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i32_tmp_031_pop12_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_tmp_031_pop12_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_tmp_031_pop12_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_tmp_031_pop12_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec3|acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec3|acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|dspba_delay_ver:i_mul5_matvec2_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|dspba_delay_ver:i_mul5_matvec2_im8_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|dspba_delay_ver:i_mul5_matvec2_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[1] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[2] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[3] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[4] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[5] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[6] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[7] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[8] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[9] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[10] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[11] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[12] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[13] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[14] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[15] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[16] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[17] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[18] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[19] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[20] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[21] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[22] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[23] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[24] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[25] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[26] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[27] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[28] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[29] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[30] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_data_out_1_tpl[31] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.valid_out
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[32].IN1
in_data_in_1_tpl[1] => dsdk_ip_adapt_bitjoin2_q[33].IN1
in_data_in_1_tpl[2] => dsdk_ip_adapt_bitjoin2_q[34].IN1
in_data_in_1_tpl[3] => dsdk_ip_adapt_bitjoin2_q[35].IN1
in_data_in_1_tpl[4] => dsdk_ip_adapt_bitjoin2_q[36].IN1
in_data_in_1_tpl[5] => dsdk_ip_adapt_bitjoin2_q[37].IN1
in_data_in_1_tpl[6] => dsdk_ip_adapt_bitjoin2_q[38].IN1
in_data_in_1_tpl[7] => dsdk_ip_adapt_bitjoin2_q[39].IN1
in_data_in_1_tpl[8] => dsdk_ip_adapt_bitjoin2_q[40].IN1
in_data_in_1_tpl[9] => dsdk_ip_adapt_bitjoin2_q[41].IN1
in_data_in_1_tpl[10] => dsdk_ip_adapt_bitjoin2_q[42].IN1
in_data_in_1_tpl[11] => dsdk_ip_adapt_bitjoin2_q[43].IN1
in_data_in_1_tpl[12] => dsdk_ip_adapt_bitjoin2_q[44].IN1
in_data_in_1_tpl[13] => dsdk_ip_adapt_bitjoin2_q[45].IN1
in_data_in_1_tpl[14] => dsdk_ip_adapt_bitjoin2_q[46].IN1
in_data_in_1_tpl[15] => dsdk_ip_adapt_bitjoin2_q[47].IN1
in_data_in_1_tpl[16] => dsdk_ip_adapt_bitjoin2_q[48].IN1
in_data_in_1_tpl[17] => dsdk_ip_adapt_bitjoin2_q[49].IN1
in_data_in_1_tpl[18] => dsdk_ip_adapt_bitjoin2_q[50].IN1
in_data_in_1_tpl[19] => dsdk_ip_adapt_bitjoin2_q[51].IN1
in_data_in_1_tpl[20] => dsdk_ip_adapt_bitjoin2_q[52].IN1
in_data_in_1_tpl[21] => dsdk_ip_adapt_bitjoin2_q[53].IN1
in_data_in_1_tpl[22] => dsdk_ip_adapt_bitjoin2_q[54].IN1
in_data_in_1_tpl[23] => dsdk_ip_adapt_bitjoin2_q[55].IN1
in_data_in_1_tpl[24] => dsdk_ip_adapt_bitjoin2_q[56].IN1
in_data_in_1_tpl[25] => dsdk_ip_adapt_bitjoin2_q[57].IN1
in_data_in_1_tpl[26] => dsdk_ip_adapt_bitjoin2_q[58].IN1
in_data_in_1_tpl[27] => dsdk_ip_adapt_bitjoin2_q[59].IN1
in_data_in_1_tpl[28] => dsdk_ip_adapt_bitjoin2_q[60].IN1
in_data_in_1_tpl[29] => dsdk_ip_adapt_bitjoin2_q[61].IN1
in_data_in_1_tpl[30] => dsdk_ip_adapt_bitjoin2_q[62].IN1
in_data_in_1_tpl[31] => dsdk_ip_adapt_bitjoin2_q[63].IN1
in_dec_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_dec_pipelined_thread_bitsignaltemp.IN1
in_inc_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_inc_pipelined_thread_bitsignaltemp.IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_valid_in_bitsignaltemp.IN1
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1.stall_entry
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_in[36] => data_out[36].DATAIN
data_in[37] => data_out[37].DATAIN
data_in[38] => data_out[38].DATAIN
data_in[39] => data_out[39].DATAIN
data_in[40] => data_out[40].DATAIN
data_in[41] => data_out[41].DATAIN
data_in[42] => data_out[42].DATAIN
data_in[43] => data_out[43].DATAIN
data_in[44] => data_out[44].DATAIN
data_in[45] => data_out[45].DATAIN
data_in[46] => data_out[46].DATAIN
data_in[47] => data_out[47].DATAIN
data_in[48] => data_out[48].DATAIN
data_in[49] => data_out[49].DATAIN
data_in[50] => data_out[50].DATAIN
data_in[51] => data_out[51].DATAIN
data_in[52] => data_out[52].DATAIN
data_in[53] => data_out[53].DATAIN
data_in[54] => data_out[54].DATAIN
data_in[55] => data_out[55].DATAIN
data_in[56] => data_out[56].DATAIN
data_in[57] => data_out[57].DATAIN
data_in[58] => data_out[58].DATAIN
data_in[59] => data_out[59].DATAIN
data_in[60] => data_out[60].DATAIN
data_in[61] => data_out[61].DATAIN
data_in[62] => data_out[62].DATAIN
data_in[63] => data_out[63].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_in[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_in[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_in[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_in[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_in[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_in[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_in[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_in[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_in[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_in[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_in[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_in[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_in[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_in[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_in[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_in[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_in[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_in[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_in[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_in[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_in[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_in[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_in[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_in[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_in[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_in[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_in[63].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
data_out[32] <= acl_fifo:fifo.data_out
data_out[33] <= acl_fifo:fifo.data_out
data_out[34] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
data_out[32] <= hld_fifo:hld_fifo_inst.o_data
data_out[33] <= hld_fifo:hld_fifo_inst.o_data
data_out[34] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
i_data[32] => data_in[32].IN1
i_data[33] => data_in[33].IN1
i_data[34] => data_in[34].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[32] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[33] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[34] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[32] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[33] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[34] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_i272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_i272:auto_generated.address_a[0]
address_a[1] => altera_syncram_i272:auto_generated.address_a[1]
address_a[2] => altera_syncram_i272:auto_generated.address_a[2]
address_a[3] => altera_syncram_i272:auto_generated.address_a[3]
address_a[4] => altera_syncram_i272:auto_generated.address_a[4]
address_a[5] => altera_syncram_i272:auto_generated.address_a[5]
address_b[0] => altera_syncram_i272:auto_generated.address_b[0]
address_b[1] => altera_syncram_i272:auto_generated.address_b[1]
address_b[2] => altera_syncram_i272:auto_generated.address_b[2]
address_b[3] => altera_syncram_i272:auto_generated.address_b[3]
address_b[4] => altera_syncram_i272:auto_generated.address_b[4]
address_b[5] => altera_syncram_i272:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_i272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_i272:auto_generated.clock0
clock1 => altera_syncram_i272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_i272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_i272:auto_generated.data_a[0]
data_a[1] => altera_syncram_i272:auto_generated.data_a[1]
data_a[2] => altera_syncram_i272:auto_generated.data_a[2]
data_a[3] => altera_syncram_i272:auto_generated.data_a[3]
data_a[4] => altera_syncram_i272:auto_generated.data_a[4]
data_a[5] => altera_syncram_i272:auto_generated.data_a[5]
data_a[6] => altera_syncram_i272:auto_generated.data_a[6]
data_a[7] => altera_syncram_i272:auto_generated.data_a[7]
data_a[8] => altera_syncram_i272:auto_generated.data_a[8]
data_a[9] => altera_syncram_i272:auto_generated.data_a[9]
data_a[10] => altera_syncram_i272:auto_generated.data_a[10]
data_a[11] => altera_syncram_i272:auto_generated.data_a[11]
data_a[12] => altera_syncram_i272:auto_generated.data_a[12]
data_a[13] => altera_syncram_i272:auto_generated.data_a[13]
data_a[14] => altera_syncram_i272:auto_generated.data_a[14]
data_a[15] => altera_syncram_i272:auto_generated.data_a[15]
data_a[16] => altera_syncram_i272:auto_generated.data_a[16]
data_a[17] => altera_syncram_i272:auto_generated.data_a[17]
data_a[18] => altera_syncram_i272:auto_generated.data_a[18]
data_a[19] => altera_syncram_i272:auto_generated.data_a[19]
data_a[20] => altera_syncram_i272:auto_generated.data_a[20]
data_a[21] => altera_syncram_i272:auto_generated.data_a[21]
data_a[22] => altera_syncram_i272:auto_generated.data_a[22]
data_a[23] => altera_syncram_i272:auto_generated.data_a[23]
data_a[24] => altera_syncram_i272:auto_generated.data_a[24]
data_a[25] => altera_syncram_i272:auto_generated.data_a[25]
data_a[26] => altera_syncram_i272:auto_generated.data_a[26]
data_a[27] => altera_syncram_i272:auto_generated.data_a[27]
data_a[28] => altera_syncram_i272:auto_generated.data_a[28]
data_a[29] => altera_syncram_i272:auto_generated.data_a[29]
data_a[30] => altera_syncram_i272:auto_generated.data_a[30]
data_a[31] => altera_syncram_i272:auto_generated.data_a[31]
data_a[32] => altera_syncram_i272:auto_generated.data_a[32]
data_a[33] => altera_syncram_i272:auto_generated.data_a[33]
data_a[34] => altera_syncram_i272:auto_generated.data_a[34]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_b[0] <= altera_syncram_i272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_i272:auto_generated.q_b[1]
q_b[2] <= altera_syncram_i272:auto_generated.q_b[2]
q_b[3] <= altera_syncram_i272:auto_generated.q_b[3]
q_b[4] <= altera_syncram_i272:auto_generated.q_b[4]
q_b[5] <= altera_syncram_i272:auto_generated.q_b[5]
q_b[6] <= altera_syncram_i272:auto_generated.q_b[6]
q_b[7] <= altera_syncram_i272:auto_generated.q_b[7]
q_b[8] <= altera_syncram_i272:auto_generated.q_b[8]
q_b[9] <= altera_syncram_i272:auto_generated.q_b[9]
q_b[10] <= altera_syncram_i272:auto_generated.q_b[10]
q_b[11] <= altera_syncram_i272:auto_generated.q_b[11]
q_b[12] <= altera_syncram_i272:auto_generated.q_b[12]
q_b[13] <= altera_syncram_i272:auto_generated.q_b[13]
q_b[14] <= altera_syncram_i272:auto_generated.q_b[14]
q_b[15] <= altera_syncram_i272:auto_generated.q_b[15]
q_b[16] <= altera_syncram_i272:auto_generated.q_b[16]
q_b[17] <= altera_syncram_i272:auto_generated.q_b[17]
q_b[18] <= altera_syncram_i272:auto_generated.q_b[18]
q_b[19] <= altera_syncram_i272:auto_generated.q_b[19]
q_b[20] <= altera_syncram_i272:auto_generated.q_b[20]
q_b[21] <= altera_syncram_i272:auto_generated.q_b[21]
q_b[22] <= altera_syncram_i272:auto_generated.q_b[22]
q_b[23] <= altera_syncram_i272:auto_generated.q_b[23]
q_b[24] <= altera_syncram_i272:auto_generated.q_b[24]
q_b[25] <= altera_syncram_i272:auto_generated.q_b[25]
q_b[26] <= altera_syncram_i272:auto_generated.q_b[26]
q_b[27] <= altera_syncram_i272:auto_generated.q_b[27]
q_b[28] <= altera_syncram_i272:auto_generated.q_b[28]
q_b[29] <= altera_syncram_i272:auto_generated.q_b[29]
q_b[30] <= altera_syncram_i272:auto_generated.q_b[30]
q_b[31] <= altera_syncram_i272:auto_generated.q_b[31]
q_b[32] <= altera_syncram_i272:auto_generated.q_b[32]
q_b[33] <= altera_syncram_i272:auto_generated.q_b[33]
q_b[34] <= altera_syncram_i272:auto_generated.q_b[34]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_i272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated
aclr1 => altsyncram_t7b4:altsyncram1.aclr1
address_a[0] => altsyncram_t7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_t7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_t7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_t7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_t7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_t7b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_t7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_t7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_t7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_t7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_t7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_t7b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_t7b4:altsyncram1.addressstall_b
clock0 => altsyncram_t7b4:altsyncram1.clock0
clock1 => altsyncram_t7b4:altsyncram1.clock1
clocken1 => altsyncram_t7b4:altsyncram1.clocken1
data_a[0] => altsyncram_t7b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_t7b4:altsyncram1.data_a[1]
data_a[2] => altsyncram_t7b4:altsyncram1.data_a[2]
data_a[3] => altsyncram_t7b4:altsyncram1.data_a[3]
data_a[4] => altsyncram_t7b4:altsyncram1.data_a[4]
data_a[5] => altsyncram_t7b4:altsyncram1.data_a[5]
data_a[6] => altsyncram_t7b4:altsyncram1.data_a[6]
data_a[7] => altsyncram_t7b4:altsyncram1.data_a[7]
data_a[8] => altsyncram_t7b4:altsyncram1.data_a[8]
data_a[9] => altsyncram_t7b4:altsyncram1.data_a[9]
data_a[10] => altsyncram_t7b4:altsyncram1.data_a[10]
data_a[11] => altsyncram_t7b4:altsyncram1.data_a[11]
data_a[12] => altsyncram_t7b4:altsyncram1.data_a[12]
data_a[13] => altsyncram_t7b4:altsyncram1.data_a[13]
data_a[14] => altsyncram_t7b4:altsyncram1.data_a[14]
data_a[15] => altsyncram_t7b4:altsyncram1.data_a[15]
data_a[16] => altsyncram_t7b4:altsyncram1.data_a[16]
data_a[17] => altsyncram_t7b4:altsyncram1.data_a[17]
data_a[18] => altsyncram_t7b4:altsyncram1.data_a[18]
data_a[19] => altsyncram_t7b4:altsyncram1.data_a[19]
data_a[20] => altsyncram_t7b4:altsyncram1.data_a[20]
data_a[21] => altsyncram_t7b4:altsyncram1.data_a[21]
data_a[22] => altsyncram_t7b4:altsyncram1.data_a[22]
data_a[23] => altsyncram_t7b4:altsyncram1.data_a[23]
data_a[24] => altsyncram_t7b4:altsyncram1.data_a[24]
data_a[25] => altsyncram_t7b4:altsyncram1.data_a[25]
data_a[26] => altsyncram_t7b4:altsyncram1.data_a[26]
data_a[27] => altsyncram_t7b4:altsyncram1.data_a[27]
data_a[28] => altsyncram_t7b4:altsyncram1.data_a[28]
data_a[29] => altsyncram_t7b4:altsyncram1.data_a[29]
data_a[30] => altsyncram_t7b4:altsyncram1.data_a[30]
data_a[31] => altsyncram_t7b4:altsyncram1.data_a[31]
data_a[32] => altsyncram_t7b4:altsyncram1.data_a[32]
data_a[33] => altsyncram_t7b4:altsyncram1.data_a[33]
data_a[34] => altsyncram_t7b4:altsyncram1.data_a[34]
q_b[0] <= altsyncram_t7b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_t7b4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_t7b4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_t7b4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_t7b4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_t7b4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_t7b4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_t7b4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_t7b4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_t7b4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_t7b4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_t7b4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_t7b4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_t7b4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_t7b4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_t7b4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_t7b4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_t7b4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_t7b4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_t7b4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_t7b4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_t7b4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_t7b4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_t7b4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_t7b4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_t7b4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_t7b4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_t7b4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_t7b4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_t7b4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_t7b4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_t7b4:altsyncram1.q_b[31]
q_b[32] <= altsyncram_t7b4:altsyncram1.q_b[32]
q_b[33] <= altsyncram_t7b4:altsyncram1.q_b[33]
q_b[34] <= altsyncram_t7b4:altsyncram1.q_b[34]
wren_a => altsyncram_t7b4:altsyncram1.wren_a


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_i272:auto_generated|altsyncram_t7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
aclr1 => ram_block2a32.CLR1
aclr1 => ram_block2a33.CLR1
aclr1 => ram_block2a34.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
addressstall_b => ram_block2a32.PORTBADDRSTALL
addressstall_b => ram_block2a33.PORTBADDRSTALL
addressstall_b => ram_block2a34.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
clocken1 => ram_block2a32.ENA1
clocken1 => ram_block2a33.ENA1
clocken1 => ram_block2a34.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
data_a[32] => ram_block2a32.PORTADATAIN
data_a[33] => ram_block2a33.PORTADATAIN
data_a[34] => ram_block2a34.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
q_b[32] <= ram_block2a32.PORTBDATAOUT
q_b[33] <= ram_block2a33.PORTBDATAOUT
q_b[34] <= ram_block2a34.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0
wren_a => ram_block2a32.PORTAWE
wren_a => ram_block2a32.ENA0
wren_a => ram_block2a33.PORTAWE
wren_a => ram_block2a33.ENA0
wren_a => ram_block2a34.PORTAWE
wren_a => ram_block2a34.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_6v62:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_6v62:auto_generated.address_a[0]
address_a[1] => altera_syncram_6v62:auto_generated.address_a[1]
address_a[2] => altera_syncram_6v62:auto_generated.address_a[2]
address_a[3] => altera_syncram_6v62:auto_generated.address_a[3]
address_a[4] => altera_syncram_6v62:auto_generated.address_a[4]
address_a[5] => altera_syncram_6v62:auto_generated.address_a[5]
address_b[0] => altera_syncram_6v62:auto_generated.address_b[0]
address_b[1] => altera_syncram_6v62:auto_generated.address_b[1]
address_b[2] => altera_syncram_6v62:auto_generated.address_b[2]
address_b[3] => altera_syncram_6v62:auto_generated.address_b[3]
address_b[4] => altera_syncram_6v62:auto_generated.address_b[4]
address_b[5] => altera_syncram_6v62:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_6v62:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_6v62:auto_generated.clock0
clock1 => altera_syncram_6v62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_6v62:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_6v62:auto_generated.data_a[0]
data_a[1] => altera_syncram_6v62:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altera_syncram_6v62:auto_generated.q_b[0]
q_b[1] <= altera_syncram_6v62:auto_generated.q_b[1]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_6v62:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated
aclr1 => altsyncram_h4b4:altsyncram1.aclr1
address_a[0] => altsyncram_h4b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_h4b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_h4b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_h4b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_h4b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_h4b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_h4b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_h4b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_h4b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_h4b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_h4b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_h4b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_h4b4:altsyncram1.addressstall_b
clock0 => altsyncram_h4b4:altsyncram1.clock0
clock1 => altsyncram_h4b4:altsyncram1.clock1
clocken1 => altsyncram_h4b4:altsyncram1.clocken1
data_a[0] => altsyncram_h4b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_h4b4:altsyncram1.data_a[1]
q_b[0] <= altsyncram_h4b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_h4b4:altsyncram1.q_b[1]
wren_a => altsyncram_h4b4:altsyncram1.wren_a


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4
out_unnamed_matvec9_matvec_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_burstcount
out_o_readdata[0] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[1] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[2] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[3] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[4] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[5] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[6] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[7] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[8] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[9] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[10] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[11] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[12] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[13] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[14] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[15] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[16] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[17] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[18] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[19] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[20] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[21] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[22] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[23] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[24] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[25] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[26] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[27] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[28] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[29] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[30] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_readdata[31] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_data_out
out_o_valid[0] <= matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1.out_valid_out
out_unnamed_matvec9_matvec_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_byteenable
out_unnamed_matvec9_matvec_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_byteenable
out_unnamed_matvec9_matvec_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_enable
out_unnamed_matvec9_matvec_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_read
out_unnamed_matvec9_matvec_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_write
out_unnamed_matvec9_matvec_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
out_unnamed_matvec9_matvec_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_unnamed_matvec9_matvec1_flush_bitsignaltemp.IN1
in_unnamed_matvec9_matvec_avm_readdata[0] => in_unnamed_matvec9_matvec_avm_readdata[0].IN1
in_unnamed_matvec9_matvec_avm_readdata[1] => in_unnamed_matvec9_matvec_avm_readdata[1].IN1
in_unnamed_matvec9_matvec_avm_readdata[2] => in_unnamed_matvec9_matvec_avm_readdata[2].IN1
in_unnamed_matvec9_matvec_avm_readdata[3] => in_unnamed_matvec9_matvec_avm_readdata[3].IN1
in_unnamed_matvec9_matvec_avm_readdata[4] => in_unnamed_matvec9_matvec_avm_readdata[4].IN1
in_unnamed_matvec9_matvec_avm_readdata[5] => in_unnamed_matvec9_matvec_avm_readdata[5].IN1
in_unnamed_matvec9_matvec_avm_readdata[6] => in_unnamed_matvec9_matvec_avm_readdata[6].IN1
in_unnamed_matvec9_matvec_avm_readdata[7] => in_unnamed_matvec9_matvec_avm_readdata[7].IN1
in_unnamed_matvec9_matvec_avm_readdata[8] => in_unnamed_matvec9_matvec_avm_readdata[8].IN1
in_unnamed_matvec9_matvec_avm_readdata[9] => in_unnamed_matvec9_matvec_avm_readdata[9].IN1
in_unnamed_matvec9_matvec_avm_readdata[10] => in_unnamed_matvec9_matvec_avm_readdata[10].IN1
in_unnamed_matvec9_matvec_avm_readdata[11] => in_unnamed_matvec9_matvec_avm_readdata[11].IN1
in_unnamed_matvec9_matvec_avm_readdata[12] => in_unnamed_matvec9_matvec_avm_readdata[12].IN1
in_unnamed_matvec9_matvec_avm_readdata[13] => in_unnamed_matvec9_matvec_avm_readdata[13].IN1
in_unnamed_matvec9_matvec_avm_readdata[14] => in_unnamed_matvec9_matvec_avm_readdata[14].IN1
in_unnamed_matvec9_matvec_avm_readdata[15] => in_unnamed_matvec9_matvec_avm_readdata[15].IN1
in_unnamed_matvec9_matvec_avm_readdata[16] => in_unnamed_matvec9_matvec_avm_readdata[16].IN1
in_unnamed_matvec9_matvec_avm_readdata[17] => in_unnamed_matvec9_matvec_avm_readdata[17].IN1
in_unnamed_matvec9_matvec_avm_readdata[18] => in_unnamed_matvec9_matvec_avm_readdata[18].IN1
in_unnamed_matvec9_matvec_avm_readdata[19] => in_unnamed_matvec9_matvec_avm_readdata[19].IN1
in_unnamed_matvec9_matvec_avm_readdata[20] => in_unnamed_matvec9_matvec_avm_readdata[20].IN1
in_unnamed_matvec9_matvec_avm_readdata[21] => in_unnamed_matvec9_matvec_avm_readdata[21].IN1
in_unnamed_matvec9_matvec_avm_readdata[22] => in_unnamed_matvec9_matvec_avm_readdata[22].IN1
in_unnamed_matvec9_matvec_avm_readdata[23] => in_unnamed_matvec9_matvec_avm_readdata[23].IN1
in_unnamed_matvec9_matvec_avm_readdata[24] => in_unnamed_matvec9_matvec_avm_readdata[24].IN1
in_unnamed_matvec9_matvec_avm_readdata[25] => in_unnamed_matvec9_matvec_avm_readdata[25].IN1
in_unnamed_matvec9_matvec_avm_readdata[26] => in_unnamed_matvec9_matvec_avm_readdata[26].IN1
in_unnamed_matvec9_matvec_avm_readdata[27] => in_unnamed_matvec9_matvec_avm_readdata[27].IN1
in_unnamed_matvec9_matvec_avm_readdata[28] => in_unnamed_matvec9_matvec_avm_readdata[28].IN1
in_unnamed_matvec9_matvec_avm_readdata[29] => in_unnamed_matvec9_matvec_avm_readdata[29].IN1
in_unnamed_matvec9_matvec_avm_readdata[30] => in_unnamed_matvec9_matvec_avm_readdata[30].IN1
in_unnamed_matvec9_matvec_avm_readdata[31] => in_unnamed_matvec9_matvec_avm_readdata[31].IN1
in_unnamed_matvec9_matvec_avm_readdatavalid[0] => i_llvm_fpga_mem_unnamed_matvec9_matvec1_avm_readdatavalid_bitsignaltemp.IN1
in_unnamed_matvec9_matvec_avm_waitrequest[0] => i_llvm_fpga_mem_unnamed_matvec9_matvec1_avm_waitrequest_bitsignaltemp.IN1
in_unnamed_matvec9_matvec_avm_writeack[0] => i_llvm_fpga_mem_unnamed_matvec9_matvec1_avm_writeack_bitsignaltemp.IN1
out_unnamed_matvec9_matvec_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
out_unnamed_matvec9_matvec_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.avm_address
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_dependence[0] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_unnamed_matvec9_matvec1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_unnamed_matvec9_matvec1_i_valid_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1
out_data_out[0] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= readdata_reg_unnamed_matvec9_matvec1_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= readdata_reg_unnamed_matvec9_matvec1_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => readdata_reg_unnamed_matvec9_matvec1_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_readdata_reg_unnamed_matvec9_matvec1_valid_reg_q[0].IN1
out_stall_out[0] <= readdata_reg_unnamed_matvec9_matvec1_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[0].DATAIN
in_data_in[1] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[1].DATAIN
in_data_in[2] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[2].DATAIN
in_data_in[3] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[3].DATAIN
in_data_in[4] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[4].DATAIN
in_data_in[5] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[5].DATAIN
in_data_in[6] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[6].DATAIN
in_data_in[7] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[7].DATAIN
in_data_in[8] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[8].DATAIN
in_data_in[9] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[9].DATAIN
in_data_in[10] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[10].DATAIN
in_data_in[11] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[11].DATAIN
in_data_in[12] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[12].DATAIN
in_data_in[13] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[13].DATAIN
in_data_in[14] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[14].DATAIN
in_data_in[15] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[15].DATAIN
in_data_in[16] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[16].DATAIN
in_data_in[17] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[17].DATAIN
in_data_in[18] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[18].DATAIN
in_data_in[19] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[19].DATAIN
in_data_in[20] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[20].DATAIN
in_data_in[21] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[21].DATAIN
in_data_in[22] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[22].DATAIN
in_data_in[23] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[23].DATAIN
in_data_in[24] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[24].DATAIN
in_data_in[25] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[25].DATAIN
in_data_in[26] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[26].DATAIN
in_data_in[27] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[27].DATAIN
in_data_in[28] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[28].DATAIN
in_data_in[29] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[29].DATAIN
in_data_in[30] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[30].DATAIN
in_data_in[31] => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[31].DATAIN
in_valid_in[0] => readdata_reg_unnamed_matvec9_matvec1_valid_reg_q[0].DATAIN
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[0].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[1].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[2].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[3].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[4].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[5].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[6].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[7].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[8].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[9].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[10].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[11].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[12].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[13].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[14].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[15].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[16].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[17].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[18].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[19].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[20].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[21].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[22].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[23].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[24].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[25].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[26].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[27].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[28].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[29].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[30].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[31].CLK
clock => readdata_reg_unnamed_matvec9_matvec1_valid_reg_q[0].CLK
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[0].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[1].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[2].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[3].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[4].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[5].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[6].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[7].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[8].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[9].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[10].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[11].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[12].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[13].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[14].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[15].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[16].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[17].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[18].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[19].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[20].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[21].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[22].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[23].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[24].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[25].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[26].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[27].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[28].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[29].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[30].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_data_reg_q[31].ACLR
resetn => readdata_reg_unnamed_matvec9_matvec1_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_read:pipelined_read.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= lsu_pipelined_read:pipelined_read.o_empty
o_almost_empty <= lsu_pipelined_read:pipelined_read.o_almost_empty
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => lsu_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_read:pipelined_read.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_read:pipelined_read.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read
clk => clk.IN4
resetn => resetn.IN1
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[0].IN1
i_address[1] => core_data_in[1].IN1
i_address[2] => core_data_in[2].IN1
i_address[3] => core_data_in[3].IN1
i_address[4] => core_data_in[4].IN1
i_address[5] => core_data_in[5].IN1
i_address[6] => core_data_in[6].IN1
i_address[7] => core_data_in[7].IN1
i_address[8] => core_data_in[8].IN1
i_address[9] => core_data_in[9].IN1
i_address[10] => core_data_in[10].IN1
i_address[11] => core_data_in[11].IN1
i_address[12] => core_data_in[12].IN1
i_address[13] => core_data_in[13].IN1
i_address[14] => core_data_in[14].IN1
i_address[15] => core_data_in[15].IN1
i_address[16] => core_data_in[16].IN1
i_address[17] => core_data_in[17].IN1
i_address[18] => core_data_in[18].IN1
i_address[19] => core_data_in[19].IN1
i_address[20] => core_data_in[20].IN1
i_address[21] => core_data_in[21].IN1
i_address[22] => core_data_in[22].IN1
i_address[23] => core_data_in[23].IN1
i_address[24] => core_data_in[24].IN1
i_address[25] => core_data_in[25].IN1
i_address[26] => core_data_in[26].IN1
i_address[27] => core_data_in[27].IN1
i_address[28] => core_data_in[28].IN1
i_address[29] => core_data_in[29].IN1
i_address[30] => core_data_in[30].IN1
i_address[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= hld_fifo:data_fifo.o_data
o_readdata[1] <= hld_fifo:data_fifo.o_data
o_readdata[2] <= hld_fifo:data_fifo.o_data
o_readdata[3] <= hld_fifo:data_fifo.o_data
o_readdata[4] <= hld_fifo:data_fifo.o_data
o_readdata[5] <= hld_fifo:data_fifo.o_data
o_readdata[6] <= hld_fifo:data_fifo.o_data
o_readdata[7] <= hld_fifo:data_fifo.o_data
o_readdata[8] <= hld_fifo:data_fifo.o_data
o_readdata[9] <= hld_fifo:data_fifo.o_data
o_readdata[10] <= hld_fifo:data_fifo.o_data
o_readdata[11] <= hld_fifo:data_fifo.o_data
o_readdata[12] <= hld_fifo:data_fifo.o_data
o_readdata[13] <= hld_fifo:data_fifo.o_data
o_readdata[14] <= hld_fifo:data_fifo.o_data
o_readdata[15] <= hld_fifo:data_fifo.o_data
o_readdata[16] <= hld_fifo:data_fifo.o_data
o_readdata[17] <= hld_fifo:data_fifo.o_data
o_readdata[18] <= hld_fifo:data_fifo.o_data
o_readdata[19] <= hld_fifo:data_fifo.o_data
o_readdata[20] <= hld_fifo:data_fifo.o_data
o_readdata[21] <= hld_fifo:data_fifo.o_data
o_readdata[22] <= hld_fifo:data_fifo.o_data
o_readdata[23] <= hld_fifo:data_fifo.o_data
o_readdata[24] <= hld_fifo:data_fifo.o_data
o_readdata[25] <= hld_fifo:data_fifo.o_data
o_readdata[26] <= hld_fifo:data_fifo.o_data
o_readdata[27] <= hld_fifo:data_fifo.o_data
o_readdata[28] <= hld_fifo:data_fifo.o_data
o_readdata[29] <= hld_fifo:data_fifo.o_data
o_readdata[30] <= hld_fifo:data_fifo.o_data
o_readdata[31] <= hld_fifo:data_fifo.o_data
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:input_fifo.o_data
avm_address[3] <= hld_fifo:input_fifo.o_data
avm_address[4] <= hld_fifo:input_fifo.o_data
avm_address[5] <= hld_fifo:input_fifo.o_data
avm_address[6] <= hld_fifo:input_fifo.o_data
avm_address[7] <= hld_fifo:input_fifo.o_data
avm_address[8] <= hld_fifo:input_fifo.o_data
avm_address[9] <= hld_fifo:input_fifo.o_data
avm_address[10] <= hld_fifo:input_fifo.o_data
avm_address[11] <= hld_fifo:input_fifo.o_data
avm_address[12] <= hld_fifo:input_fifo.o_data
avm_address[13] <= hld_fifo:input_fifo.o_data
avm_address[14] <= hld_fifo:input_fifo.o_data
avm_address[15] <= hld_fifo:input_fifo.o_data
avm_address[16] <= hld_fifo:input_fifo.o_data
avm_address[17] <= hld_fifo:input_fifo.o_data
avm_address[18] <= hld_fifo:input_fifo.o_data
avm_address[19] <= hld_fifo:input_fifo.o_data
avm_address[20] <= hld_fifo:input_fifo.o_data
avm_address[21] <= hld_fifo:input_fifo.o_data
avm_address[22] <= hld_fifo:input_fifo.o_data
avm_address[23] <= hld_fifo:input_fifo.o_data
avm_address[24] <= hld_fifo:input_fifo.o_data
avm_address[25] <= hld_fifo:input_fifo.o_data
avm_address[26] <= hld_fifo:input_fifo.o_data
avm_address[27] <= hld_fifo:input_fifo.o_data
avm_address[28] <= hld_fifo:input_fifo.o_data
avm_address[29] <= hld_fifo:input_fifo.o_data
avm_address[30] <= hld_fifo:input_fifo.o_data
avm_address[31] <= hld_fifo:input_fifo.o_data
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => rdata[0].IN1
avm_readdata[1] => rdata[1].IN1
avm_readdata[2] => rdata[2].IN1
avm_readdata[3] => rdata[3].IN1
avm_readdata[4] => rdata[4].IN1
avm_readdata[5] => rdata[5].IN1
avm_readdata[6] => rdata[6].IN1
avm_readdata[7] => rdata[7].IN1
avm_readdata[8] => rdata[8].IN1
avm_readdata[9] => rdata[9].IN1
avm_readdata[10] => rdata[10].IN1
avm_readdata[11] => rdata[11].IN1
avm_readdata[12] => rdata[12].IN1
avm_readdata[13] => rdata[13].IN1
avm_readdata[14] => rdata[14].IN1
avm_readdata[15] => rdata[15].IN1
avm_readdata[16] => rdata[16].IN1
avm_readdata[17] => rdata[17].IN1
avm_readdata[18] => rdata[18].IN1
avm_readdata[19] => rdata[19].IN1
avm_readdata[20] => rdata[20].IN1
avm_readdata[21] => rdata[21].IN1
avm_readdata[22] => rdata[22].IN1
avm_readdata[23] => rdata[23].IN1
avm_readdata[24] => rdata[24].IN1
avm_readdata[25] => rdata[25].IN1
avm_readdata[26] => rdata[26].IN1
avm_readdata[27] => rdata[27].IN1
avm_readdata[28] => rdata[28].IN1
avm_readdata[29] => rdata[29].IN1
avm_readdata[30] => rdata[30].IN1
avm_readdata[31] => rdata[31].IN1
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => avm_readdatavalid.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x
out_data_out_0_tpl[0] <= matvec_B3_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_1_tpl[0] <= matvec_B3_merge_reg_data_reg_1_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_2_tpl[0] <= matvec_B3_merge_reg_data_reg_2_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[0] <= matvec_B3_merge_reg_data_reg_3_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[1] <= matvec_B3_merge_reg_data_reg_3_x_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[2] <= matvec_B3_merge_reg_data_reg_3_x_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[3] <= matvec_B3_merge_reg_data_reg_3_x_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[4] <= matvec_B3_merge_reg_data_reg_3_x_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[5] <= matvec_B3_merge_reg_data_reg_3_x_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[6] <= matvec_B3_merge_reg_data_reg_3_x_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[7] <= matvec_B3_merge_reg_data_reg_3_x_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[8] <= matvec_B3_merge_reg_data_reg_3_x_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[9] <= matvec_B3_merge_reg_data_reg_3_x_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[10] <= matvec_B3_merge_reg_data_reg_3_x_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[11] <= matvec_B3_merge_reg_data_reg_3_x_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[12] <= matvec_B3_merge_reg_data_reg_3_x_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[13] <= matvec_B3_merge_reg_data_reg_3_x_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[14] <= matvec_B3_merge_reg_data_reg_3_x_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[15] <= matvec_B3_merge_reg_data_reg_3_x_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[16] <= matvec_B3_merge_reg_data_reg_3_x_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[17] <= matvec_B3_merge_reg_data_reg_3_x_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[18] <= matvec_B3_merge_reg_data_reg_3_x_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[19] <= matvec_B3_merge_reg_data_reg_3_x_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[20] <= matvec_B3_merge_reg_data_reg_3_x_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[21] <= matvec_B3_merge_reg_data_reg_3_x_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[22] <= matvec_B3_merge_reg_data_reg_3_x_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[23] <= matvec_B3_merge_reg_data_reg_3_x_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[24] <= matvec_B3_merge_reg_data_reg_3_x_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[25] <= matvec_B3_merge_reg_data_reg_3_x_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[26] <= matvec_B3_merge_reg_data_reg_3_x_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[27] <= matvec_B3_merge_reg_data_reg_3_x_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[28] <= matvec_B3_merge_reg_data_reg_3_x_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[29] <= matvec_B3_merge_reg_data_reg_3_x_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[30] <= matvec_B3_merge_reg_data_reg_3_x_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_3_tpl[31] <= matvec_B3_merge_reg_data_reg_3_x_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_data_out_4_tpl[0] <= matvec_B3_merge_reg_data_reg_4_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= matvec_B3_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => matvec_B3_merge_reg_data_reg_0_x_q[0].DATAIN
in_data_in_1_tpl[0] => matvec_B3_merge_reg_data_reg_1_x_q[0].DATAIN
in_data_in_2_tpl[0] => matvec_B3_merge_reg_data_reg_2_x_q[0].DATAIN
in_data_in_3_tpl[0] => matvec_B3_merge_reg_data_reg_3_x_q[0].DATAIN
in_data_in_3_tpl[1] => matvec_B3_merge_reg_data_reg_3_x_q[1].DATAIN
in_data_in_3_tpl[2] => matvec_B3_merge_reg_data_reg_3_x_q[2].DATAIN
in_data_in_3_tpl[3] => matvec_B3_merge_reg_data_reg_3_x_q[3].DATAIN
in_data_in_3_tpl[4] => matvec_B3_merge_reg_data_reg_3_x_q[4].DATAIN
in_data_in_3_tpl[5] => matvec_B3_merge_reg_data_reg_3_x_q[5].DATAIN
in_data_in_3_tpl[6] => matvec_B3_merge_reg_data_reg_3_x_q[6].DATAIN
in_data_in_3_tpl[7] => matvec_B3_merge_reg_data_reg_3_x_q[7].DATAIN
in_data_in_3_tpl[8] => matvec_B3_merge_reg_data_reg_3_x_q[8].DATAIN
in_data_in_3_tpl[9] => matvec_B3_merge_reg_data_reg_3_x_q[9].DATAIN
in_data_in_3_tpl[10] => matvec_B3_merge_reg_data_reg_3_x_q[10].DATAIN
in_data_in_3_tpl[11] => matvec_B3_merge_reg_data_reg_3_x_q[11].DATAIN
in_data_in_3_tpl[12] => matvec_B3_merge_reg_data_reg_3_x_q[12].DATAIN
in_data_in_3_tpl[13] => matvec_B3_merge_reg_data_reg_3_x_q[13].DATAIN
in_data_in_3_tpl[14] => matvec_B3_merge_reg_data_reg_3_x_q[14].DATAIN
in_data_in_3_tpl[15] => matvec_B3_merge_reg_data_reg_3_x_q[15].DATAIN
in_data_in_3_tpl[16] => matvec_B3_merge_reg_data_reg_3_x_q[16].DATAIN
in_data_in_3_tpl[17] => matvec_B3_merge_reg_data_reg_3_x_q[17].DATAIN
in_data_in_3_tpl[18] => matvec_B3_merge_reg_data_reg_3_x_q[18].DATAIN
in_data_in_3_tpl[19] => matvec_B3_merge_reg_data_reg_3_x_q[19].DATAIN
in_data_in_3_tpl[20] => matvec_B3_merge_reg_data_reg_3_x_q[20].DATAIN
in_data_in_3_tpl[21] => matvec_B3_merge_reg_data_reg_3_x_q[21].DATAIN
in_data_in_3_tpl[22] => matvec_B3_merge_reg_data_reg_3_x_q[22].DATAIN
in_data_in_3_tpl[23] => matvec_B3_merge_reg_data_reg_3_x_q[23].DATAIN
in_data_in_3_tpl[24] => matvec_B3_merge_reg_data_reg_3_x_q[24].DATAIN
in_data_in_3_tpl[25] => matvec_B3_merge_reg_data_reg_3_x_q[25].DATAIN
in_data_in_3_tpl[26] => matvec_B3_merge_reg_data_reg_3_x_q[26].DATAIN
in_data_in_3_tpl[27] => matvec_B3_merge_reg_data_reg_3_x_q[27].DATAIN
in_data_in_3_tpl[28] => matvec_B3_merge_reg_data_reg_3_x_q[28].DATAIN
in_data_in_3_tpl[29] => matvec_B3_merge_reg_data_reg_3_x_q[29].DATAIN
in_data_in_3_tpl[30] => matvec_B3_merge_reg_data_reg_3_x_q[30].DATAIN
in_data_in_3_tpl[31] => matvec_B3_merge_reg_data_reg_3_x_q[31].DATAIN
in_data_in_4_tpl[0] => matvec_B3_merge_reg_data_reg_4_x_q[0].DATAIN
in_valid_in[0] => matvec_B3_merge_reg_valid_reg_q[0].DATAIN
in_stall_in[0] => matvec_B3_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_matvec_B3_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= matvec_B3_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => matvec_B3_merge_reg_data_reg_0_x_q[0].CLK
clock => matvec_B3_merge_reg_data_reg_1_x_q[0].CLK
clock => matvec_B3_merge_reg_data_reg_2_x_q[0].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[0].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[1].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[2].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[3].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[4].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[5].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[6].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[7].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[8].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[9].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[10].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[11].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[12].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[13].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[14].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[15].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[16].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[17].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[18].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[19].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[20].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[21].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[22].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[23].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[24].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[25].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[26].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[27].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[28].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[29].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[30].CLK
clock => matvec_B3_merge_reg_data_reg_3_x_q[31].CLK
clock => matvec_B3_merge_reg_data_reg_4_x_q[0].CLK
clock => matvec_B3_merge_reg_valid_reg_q[0].CLK
resetn => matvec_B3_merge_reg_data_reg_3_x_q[0].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[1].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[2].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[3].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[4].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[5].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[6].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[7].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[8].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[9].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[10].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[11].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[12].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[13].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[14].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[15].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[16].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[17].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[18].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[19].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[20].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[21].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[22].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[23].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[24].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[25].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[26].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[27].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[28].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[29].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[30].ACLR
resetn => matvec_B3_merge_reg_data_reg_3_x_q[31].ACLR
resetn => matvec_B3_merge_reg_data_reg_0_x_q[0].ACLR
resetn => matvec_B3_merge_reg_data_reg_1_x_q[0].ACLR
resetn => matvec_B3_merge_reg_data_reg_2_x_q[0].ACLR
resetn => matvec_B3_merge_reg_data_reg_4_x_q[0].ACLR
resetn => matvec_B3_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x
out_c0_exit40_0_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_0_tpl
out_c0_exit40_1_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_1_tpl
out_c0_exit40_2_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_2_tpl
out_c0_exit40_3_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[1] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[2] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[3] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[4] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[5] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[6] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[7] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[8] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[9] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[10] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[11] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[12] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[13] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[14] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[15] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[16] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[17] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[18] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[19] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[20] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[21] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[22] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[23] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[24] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[25] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[26] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[27] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[28] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[29] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[30] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_3_tpl[31] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit40_4_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[1] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[2] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[3] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[4] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[5] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[6] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[7] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[8] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[9] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[10] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[11] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[12] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[13] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[14] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[15] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[16] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[17] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[18] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[19] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[20] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[21] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[22] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[23] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[24] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[25] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[26] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[27] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[28] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[29] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[30] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[31] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[32] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[33] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[34] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[35] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[36] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[37] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[38] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[39] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[40] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[41] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[42] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[43] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[44] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[45] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[46] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[47] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[48] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[49] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[50] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[51] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[52] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[53] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[54] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[55] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[56] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[57] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[58] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[59] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[60] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[61] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[62] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_4_tpl[63] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_4_tpl
out_c0_exit40_5_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_5_tpl
out_c0_exit40_6_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[1] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[2] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[3] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[4] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[5] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[6] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[7] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[8] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[9] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[10] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[11] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[12] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[13] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[14] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[15] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[16] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[17] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[18] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[19] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[20] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[21] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[22] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[23] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[24] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[25] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[26] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[27] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[28] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[29] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[30] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[31] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[32] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[33] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[34] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[35] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[36] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[37] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[38] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[39] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[40] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[41] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[42] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[43] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[44] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[45] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[46] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[47] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[48] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[49] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[50] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[51] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[52] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[53] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[54] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[55] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[56] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[57] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[58] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[59] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[60] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[61] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[62] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_6_tpl[63] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_6_tpl
out_c0_exit40_7_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_7_tpl
out_c0_exit40_8_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_8_tpl
out_c0_exit40_9_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_9_tpl
out_c0_exit40_10_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_data_out_10_tpl
out_o_valid[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_valid_out[0] <= matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_valid_out
in_c0_eni5_0_tpl[0] => in_c0_eni5_0_tpl[0].IN1
in_c0_eni5_1_tpl[0] => in_c0_eni5_1_tpl[0].IN1
in_c0_eni5_2_tpl[0] => in_c0_eni5_2_tpl[0].IN1
in_c0_eni5_2_tpl[1] => in_c0_eni5_2_tpl[1].IN1
in_c0_eni5_2_tpl[2] => in_c0_eni5_2_tpl[2].IN1
in_c0_eni5_2_tpl[3] => in_c0_eni5_2_tpl[3].IN1
in_c0_eni5_2_tpl[4] => in_c0_eni5_2_tpl[4].IN1
in_c0_eni5_2_tpl[5] => in_c0_eni5_2_tpl[5].IN1
in_c0_eni5_2_tpl[6] => in_c0_eni5_2_tpl[6].IN1
in_c0_eni5_2_tpl[7] => in_c0_eni5_2_tpl[7].IN1
in_c0_eni5_2_tpl[8] => in_c0_eni5_2_tpl[8].IN1
in_c0_eni5_2_tpl[9] => in_c0_eni5_2_tpl[9].IN1
in_c0_eni5_2_tpl[10] => in_c0_eni5_2_tpl[10].IN1
in_c0_eni5_2_tpl[11] => in_c0_eni5_2_tpl[11].IN1
in_c0_eni5_2_tpl[12] => in_c0_eni5_2_tpl[12].IN1
in_c0_eni5_2_tpl[13] => in_c0_eni5_2_tpl[13].IN1
in_c0_eni5_2_tpl[14] => in_c0_eni5_2_tpl[14].IN1
in_c0_eni5_2_tpl[15] => in_c0_eni5_2_tpl[15].IN1
in_c0_eni5_2_tpl[16] => in_c0_eni5_2_tpl[16].IN1
in_c0_eni5_2_tpl[17] => in_c0_eni5_2_tpl[17].IN1
in_c0_eni5_2_tpl[18] => in_c0_eni5_2_tpl[18].IN1
in_c0_eni5_2_tpl[19] => in_c0_eni5_2_tpl[19].IN1
in_c0_eni5_2_tpl[20] => in_c0_eni5_2_tpl[20].IN1
in_c0_eni5_2_tpl[21] => in_c0_eni5_2_tpl[21].IN1
in_c0_eni5_2_tpl[22] => in_c0_eni5_2_tpl[22].IN1
in_c0_eni5_2_tpl[23] => in_c0_eni5_2_tpl[23].IN1
in_c0_eni5_2_tpl[24] => in_c0_eni5_2_tpl[24].IN1
in_c0_eni5_2_tpl[25] => in_c0_eni5_2_tpl[25].IN1
in_c0_eni5_2_tpl[26] => in_c0_eni5_2_tpl[26].IN1
in_c0_eni5_2_tpl[27] => in_c0_eni5_2_tpl[27].IN1
in_c0_eni5_2_tpl[28] => in_c0_eni5_2_tpl[28].IN1
in_c0_eni5_2_tpl[29] => in_c0_eni5_2_tpl[29].IN1
in_c0_eni5_2_tpl[30] => in_c0_eni5_2_tpl[30].IN1
in_c0_eni5_2_tpl[31] => in_c0_eni5_2_tpl[31].IN1
in_c0_eni5_3_tpl[0] => in_c0_eni5_3_tpl[0].IN1
in_c0_eni5_4_tpl[0] => in_c0_eni5_4_tpl[0].IN1
in_c0_eni5_5_tpl[0] => in_c0_eni5_5_tpl[0].IN1
in_i_valid[0] => input_accepted_and_q.IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x.out_pipeline_valid_out
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_intel_reserved_ffwd_2_0[33] => in_intel_reserved_ffwd_2_0[33].IN1
in_intel_reserved_ffwd_2_0[34] => in_intel_reserved_ffwd_2_0[34].IN1
in_intel_reserved_ffwd_2_0[35] => in_intel_reserved_ffwd_2_0[35].IN1
in_intel_reserved_ffwd_2_0[36] => in_intel_reserved_ffwd_2_0[36].IN1
in_intel_reserved_ffwd_2_0[37] => in_intel_reserved_ffwd_2_0[37].IN1
in_intel_reserved_ffwd_2_0[38] => in_intel_reserved_ffwd_2_0[38].IN1
in_intel_reserved_ffwd_2_0[39] => in_intel_reserved_ffwd_2_0[39].IN1
in_intel_reserved_ffwd_2_0[40] => in_intel_reserved_ffwd_2_0[40].IN1
in_intel_reserved_ffwd_2_0[41] => in_intel_reserved_ffwd_2_0[41].IN1
in_intel_reserved_ffwd_2_0[42] => in_intel_reserved_ffwd_2_0[42].IN1
in_intel_reserved_ffwd_2_0[43] => in_intel_reserved_ffwd_2_0[43].IN1
in_intel_reserved_ffwd_2_0[44] => in_intel_reserved_ffwd_2_0[44].IN1
in_intel_reserved_ffwd_2_0[45] => in_intel_reserved_ffwd_2_0[45].IN1
in_intel_reserved_ffwd_2_0[46] => in_intel_reserved_ffwd_2_0[46].IN1
in_intel_reserved_ffwd_2_0[47] => in_intel_reserved_ffwd_2_0[47].IN1
in_intel_reserved_ffwd_2_0[48] => in_intel_reserved_ffwd_2_0[48].IN1
in_intel_reserved_ffwd_2_0[49] => in_intel_reserved_ffwd_2_0[49].IN1
in_intel_reserved_ffwd_2_0[50] => in_intel_reserved_ffwd_2_0[50].IN1
in_intel_reserved_ffwd_2_0[51] => in_intel_reserved_ffwd_2_0[51].IN1
in_intel_reserved_ffwd_2_0[52] => in_intel_reserved_ffwd_2_0[52].IN1
in_intel_reserved_ffwd_2_0[53] => in_intel_reserved_ffwd_2_0[53].IN1
in_intel_reserved_ffwd_2_0[54] => in_intel_reserved_ffwd_2_0[54].IN1
in_intel_reserved_ffwd_2_0[55] => in_intel_reserved_ffwd_2_0[55].IN1
in_intel_reserved_ffwd_2_0[56] => in_intel_reserved_ffwd_2_0[56].IN1
in_intel_reserved_ffwd_2_0[57] => in_intel_reserved_ffwd_2_0[57].IN1
in_intel_reserved_ffwd_2_0[58] => in_intel_reserved_ffwd_2_0[58].IN1
in_intel_reserved_ffwd_2_0[59] => in_intel_reserved_ffwd_2_0[59].IN1
in_intel_reserved_ffwd_2_0[60] => in_intel_reserved_ffwd_2_0[60].IN1
in_intel_reserved_ffwd_2_0[61] => in_intel_reserved_ffwd_2_0[61].IN1
in_intel_reserved_ffwd_2_0[62] => in_intel_reserved_ffwd_2_0[62].IN1
in_intel_reserved_ffwd_2_0[63] => in_intel_reserved_ffwd_2_0[63].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_stall_out[0] <= matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x.out_stall_entry
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x
out_c0_exi10_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_1_tpl[0] <= dspba_delay_ver:redist21_i_first_cleanup_xor_matvec4_q_6.xout
out_c0_exi10_2_tpl[0] <= redist20_i_llvm_fpga_pipeline_keep_going_matvec6_out_data_out_7_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[0] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[1] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[2] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[3] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[4] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[5] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[6] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[7] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[8] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[9] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[10] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[11] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[12] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[13] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[14] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[15] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[16] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[17] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[18] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[19] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[20] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[21] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[22] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[23] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[24] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[25] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[26] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[27] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[28] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[29] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[30] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_3_tpl[31] <= redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_outputreg0_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[0] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[1] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[2] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[3] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[4] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[5] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[6] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[7] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[8] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[9] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[10] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[11] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[12] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[13] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[14] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[15] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[16] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[17] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[18] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[19] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[20] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[21] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[22] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[23] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[24] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[25] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[26] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[27] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[28] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[29] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[30] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[31] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[32] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[32].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[33] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[33].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[34] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[34].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[35] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[35].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[36] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[36].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[37] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[37].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[38] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[38].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[39] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[39].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[40] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[40].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[41] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[41].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[42] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[42].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[43] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[43].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[44] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[44].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[45] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[45].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[46] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[46].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[47] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[47].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[48] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[48].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[49] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[49].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[50] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[50].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[51] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[51].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[52] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[52].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[53] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[53].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[54] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[54].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[55] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[55].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[56] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[56].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[57] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[57].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[58] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[58].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[59] <= redist4_i_mptr_bitcast_index34_matvec0_add_x_p1_of_2_q_1_q[59].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[60] <= i_mptr_bitcast_index34_matvec0_add_x_p2_of_2_o[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[61] <= i_mptr_bitcast_index34_matvec0_add_x_p2_of_2_o[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[62] <= i_mptr_bitcast_index34_matvec0_add_x_p2_of_2_o[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_4_tpl[63] <= i_mptr_bitcast_index34_matvec0_add_x_p2_of_2_o[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_5_tpl[0] <= redist14_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec18_out_data_out_2_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[0] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[1] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[2] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[3] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[4] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[5] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[6] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[7] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[8] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[9] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[10] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[11] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[12] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[13] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[14] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[15] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[16] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[17] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[18] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[19] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[20] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[21] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[22] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[23] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[24] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[25] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[26] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[27] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[28] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[29] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[30] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[31] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[32] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[32].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[33] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[33].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[34] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[34].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[35] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[35].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[36] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[36].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[37] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[37].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[38] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[38].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[39] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[39].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[40] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[40].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[41] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[41].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[42] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[42].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[43] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[43].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[44] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[44].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[45] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[45].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[46] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[46].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[47] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[47].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[48] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[48].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[49] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[49].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[50] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[50].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[51] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[51].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[52] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[52].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[53] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[53].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[54] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[54].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[55] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[55].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[56] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[56].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[57] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[57].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[58] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[58].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[59] <= redist3_i_mptr_bitcast_index_matvec0_add_x_p1_of_2_q_1_q[59].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[60] <= i_mptr_bitcast_index_matvec0_add_x_p2_of_2_o[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[61] <= i_mptr_bitcast_index_matvec0_add_x_p2_of_2_o[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[62] <= i_mptr_bitcast_index_matvec0_add_x_p2_of_2_o[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_6_tpl[63] <= i_mptr_bitcast_index_matvec0_add_x_p2_of_2_o[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_7_tpl[0] <= redist8_i_masked_matvec37_q_6_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_8_tpl[0] <= redist15_i_llvm_fpga_pop_i1_exitcond317_pop16_matvec38_out_data_out_2_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_9_tpl[0] <= redist13_i_llvm_fpga_pop_i1_notcmp718_pop17_matvec40_out_data_out_2_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi10_10_tpl[0] <= redist26_sync_together76_aunroll_x_in_c0_eni5_1_tpl_7_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= redist7_valid_fanout_reg0_q_2_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_matvec1[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_c0_eni5_0_tpl[0] => ~NO_FANOUT~
in_c0_eni5_1_tpl[0] => in_c0_eni5_1_tpl[0].IN1
in_c0_eni5_2_tpl[0] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[1] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[2] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[3] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[4] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[5] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[6] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[7] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[8] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[9] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[10] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[11] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[12] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[13] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[14] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[15] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[16] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[17] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[18] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[19] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[20] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[21] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[22] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[23] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[24] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[25] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[26] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[27] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[28] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[29] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[30] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_2_tpl[31] => redist27_sync_together76_aunroll_x_in_c0_eni5_2_tpl_1_q.DATAB
in_c0_eni5_3_tpl[0] => redist28_sync_together76_aunroll_x_in_c0_eni5_3_tpl_5_delay_0[0].DATAIN
in_c0_eni5_4_tpl[0] => redist29_sync_together76_aunroll_x_in_c0_eni5_4_tpl_5_delay_0[0].DATAIN
in_c0_eni5_5_tpl[0] => redist30_sync_together76_aunroll_x_in_c0_eni5_5_tpl_5_delay_0[0].DATAIN
in_enable[0] => in_enable[0].IN3
in_i_valid[0] => in_i_valid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_valid_out[0] <= matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_matvec6_exiting_stall_out[0] <= matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6.out_pipeline_valid_out
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_intel_reserved_ffwd_2_0[33] => in_intel_reserved_ffwd_2_0[33].IN1
in_intel_reserved_ffwd_2_0[34] => in_intel_reserved_ffwd_2_0[34].IN1
in_intel_reserved_ffwd_2_0[35] => in_intel_reserved_ffwd_2_0[35].IN1
in_intel_reserved_ffwd_2_0[36] => in_intel_reserved_ffwd_2_0[36].IN1
in_intel_reserved_ffwd_2_0[37] => in_intel_reserved_ffwd_2_0[37].IN1
in_intel_reserved_ffwd_2_0[38] => in_intel_reserved_ffwd_2_0[38].IN1
in_intel_reserved_ffwd_2_0[39] => in_intel_reserved_ffwd_2_0[39].IN1
in_intel_reserved_ffwd_2_0[40] => in_intel_reserved_ffwd_2_0[40].IN1
in_intel_reserved_ffwd_2_0[41] => in_intel_reserved_ffwd_2_0[41].IN1
in_intel_reserved_ffwd_2_0[42] => in_intel_reserved_ffwd_2_0[42].IN1
in_intel_reserved_ffwd_2_0[43] => in_intel_reserved_ffwd_2_0[43].IN1
in_intel_reserved_ffwd_2_0[44] => in_intel_reserved_ffwd_2_0[44].IN1
in_intel_reserved_ffwd_2_0[45] => in_intel_reserved_ffwd_2_0[45].IN1
in_intel_reserved_ffwd_2_0[46] => in_intel_reserved_ffwd_2_0[46].IN1
in_intel_reserved_ffwd_2_0[47] => in_intel_reserved_ffwd_2_0[47].IN1
in_intel_reserved_ffwd_2_0[48] => in_intel_reserved_ffwd_2_0[48].IN1
in_intel_reserved_ffwd_2_0[49] => in_intel_reserved_ffwd_2_0[49].IN1
in_intel_reserved_ffwd_2_0[50] => in_intel_reserved_ffwd_2_0[50].IN1
in_intel_reserved_ffwd_2_0[51] => in_intel_reserved_ffwd_2_0[51].IN1
in_intel_reserved_ffwd_2_0[52] => in_intel_reserved_ffwd_2_0[52].IN1
in_intel_reserved_ffwd_2_0[53] => in_intel_reserved_ffwd_2_0[53].IN1
in_intel_reserved_ffwd_2_0[54] => in_intel_reserved_ffwd_2_0[54].IN1
in_intel_reserved_ffwd_2_0[55] => in_intel_reserved_ffwd_2_0[55].IN1
in_intel_reserved_ffwd_2_0[56] => in_intel_reserved_ffwd_2_0[56].IN1
in_intel_reserved_ffwd_2_0[57] => in_intel_reserved_ffwd_2_0[57].IN1
in_intel_reserved_ffwd_2_0[58] => in_intel_reserved_ffwd_2_0[58].IN1
in_intel_reserved_ffwd_2_0[59] => in_intel_reserved_ffwd_2_0[59].IN1
in_intel_reserved_ffwd_2_0[60] => in_intel_reserved_ffwd_2_0[60].IN1
in_intel_reserved_ffwd_2_0[61] => in_intel_reserved_ffwd_2_0[61].IN1
in_intel_reserved_ffwd_2_0[62] => in_intel_reserved_ffwd_2_0[62].IN1
in_intel_reserved_ffwd_2_0[63] => in_intel_reserved_ffwd_2_0[63].IN1
clock => clock.IN25
resetn => resetn.IN23


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.valid_out
in_feedback_stall_in_15[0] => i_llvm_fpga_push_i2_cleanups_push15_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_15[0] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.feedback_out
out_feedback_out_15[1] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.feedback_out
out_feedback_out_15[2] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.feedback_out
out_feedback_out_15[3] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.feedback_out
out_feedback_out_15[4] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.feedback_out
out_feedback_out_15[5] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.feedback_out
out_feedback_out_15[6] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.feedback_out
out_feedback_out_15[7] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.feedback_out
out_feedback_valid_out_15[0] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i2_cleanups_push15_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_keep_going[0] => i_llvm_fpga_push_i2_cleanups_push15_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i2_cleanups_push15_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1.valid_out
in_feedback_in_15[0] => in_feedback_in_15[0].IN1
in_feedback_in_15[1] => in_feedback_in_15[1].IN1
in_feedback_in_15[2] => in_feedback_in_15[2].IN1
in_feedback_in_15[3] => in_feedback_in_15[3].IN1
in_feedback_in_15[4] => in_feedback_in_15[4].IN1
in_feedback_in_15[5] => in_feedback_in_15[5].IN1
in_feedback_in_15[6] => in_feedback_in_15[6].IN1
in_feedback_in_15[7] => in_feedback_in_15[7].IN1
in_feedback_valid_in_15[0] => i_llvm_fpga_pop_i2_cleanups_pop15_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_15[0] <= acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i2_cleanups_pop15_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_dir[0] => i_llvm_fpga_pop_i2_cleanups_pop15_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i2_cleanups_pop15_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i2_cleanups_pop15_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.valid_out
in_feedback_stall_in_11[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_11[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.feedback_out
out_feedback_out_11[1] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.feedback_out
out_feedback_out_11[2] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.feedback_out
out_feedback_out_11[3] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.feedback_out
out_feedback_out_11[4] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.feedback_out
out_feedback_out_11[5] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.feedback_out
out_feedback_out_11[6] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.feedback_out
out_feedback_out_11[7] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.feedback_out
out_feedback_valid_out_11[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_keep_going[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec27
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1.valid_out
in_feedback_in_11[0] => in_feedback_in_11[0].IN1
in_feedback_in_11[1] => in_feedback_in_11[1].IN1
in_feedback_in_11[2] => in_feedback_in_11[2].IN1
in_feedback_in_11[3] => in_feedback_in_11[3].IN1
in_feedback_in_11[4] => in_feedback_in_11[4].IN1
in_feedback_in_11[5] => in_feedback_in_11[5].IN1
in_feedback_in_11[6] => in_feedback_in_11[6].IN1
in_feedback_in_11[7] => in_feedback_in_11[7].IN1
in_feedback_valid_in_11[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_11[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_dir[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec27|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec27|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1.valid_out
in_feedback_stall_in_3[0] => i_llvm_fpga_push_i1_notexitcond_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1.feedback_out
out_feedback_valid_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_matvec1_data_in_bitsignaltemp.IN1
in_first_cleanup[0] => i_llvm_fpga_push_i1_notexitcond_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_initerations_push14_0:thei_llvm_fpga_push_i2_initerations_push14_matvec9
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.valid_out
in_feedback_stall_in_14[0] => i_llvm_fpga_push_i2_initerations_push14_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_14[0] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.feedback_out
out_feedback_out_14[1] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.feedback_out
out_feedback_out_14[2] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.feedback_out
out_feedback_out_14[3] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.feedback_out
out_feedback_out_14[4] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.feedback_out
out_feedback_out_14[5] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.feedback_out
out_feedback_out_14[6] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.feedback_out
out_feedback_out_14[7] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.feedback_out
out_feedback_valid_out_14[0] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i2_initerations_push14_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_keep_going[0] => i_llvm_fpga_push_i2_initerations_push14_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i2_initerations_push14_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_initerations_push14_0:thei_llvm_fpga_push_i2_initerations_push14_matvec9|acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_initerations_push14_0:thei_llvm_fpga_push_i2_initerations_push14_matvec9|acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_initerations_push14_0:thei_llvm_fpga_push_i2_initerations_push14_matvec9|acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_initerations_push14_0:thei_llvm_fpga_push_i2_initerations_push14_matvec9|acl_push:thei_llvm_fpga_push_i2_initerations_push14_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i2_initerations_pop14_0:thei_llvm_fpga_pop_i2_initerations_pop14_matvec7
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i2_initerations_pop14_matvec1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i2_initerations_pop14_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i2_initerations_pop14_matvec1.valid_out
in_feedback_in_14[0] => in_feedback_in_14[0].IN1
in_feedback_in_14[1] => in_feedback_in_14[1].IN1
in_feedback_in_14[2] => in_feedback_in_14[2].IN1
in_feedback_in_14[3] => in_feedback_in_14[3].IN1
in_feedback_in_14[4] => in_feedback_in_14[4].IN1
in_feedback_in_14[5] => in_feedback_in_14[5].IN1
in_feedback_in_14[6] => in_feedback_in_14[6].IN1
in_feedback_in_14[7] => in_feedback_in_14[7].IN1
in_feedback_valid_in_14[0] => i_llvm_fpga_pop_i2_initerations_pop14_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_14[0] <= acl_pop:thei_llvm_fpga_pop_i2_initerations_pop14_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i2_initerations_pop14_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i2_initerations_pop14_matvec1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_dir[0] => i_llvm_fpga_pop_i2_initerations_pop14_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i2_initerations_pop14_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i2_initerations_pop14_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i2_initerations_pop14_0:thei_llvm_fpga_pop_i2_initerations_pop14_matvec7|acl_pop:thei_llvm_fpga_pop_i2_initerations_pop14_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i2_initerations_pop14_0:thei_llvm_fpga_pop_i2_initerations_pop14_matvec7|acl_pop:thei_llvm_fpga_pop_i2_initerations_pop14_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1.valid_out
in_feedback_stall_in_2[0] => i_llvm_fpga_push_i1_lastiniteration_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1.feedback_out
out_feedback_valid_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_lastiniteration_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_lastiniteration_matvec1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_lastiniteration_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_lastiniteration_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11|acl_push:thei_llvm_fpga_push_i1_lastiniteration_matvec1|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_matvec1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_matvec1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going_matvec1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going_matvec1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going_matvec1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going_matvec1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1.pipeline_valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1
clock => clock.IN4
resetn => resetn.IN1
data_in => data_in.IN1
valid_out <= acl_push:push.valid_out
stall_in => stall_in.IN1
stall_out <= acl_pop:pop1.stall_out
valid_in => valid_in.IN1
data_out <= acl_push:push.data_out
initeration_in => initeration_in.IN1
initeration_stall_out <= acl_pop:pop1.feedback_stall_out
initeration_valid_in => initeration_valid_in.IN1
not_exitcond_in => _.IN1
not_exitcond_stall_out <= acl_pop:pop2.feedback_stall_out
not_exitcond_valid_in => not_exitcond_valid_in.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => p_stall_in.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= acl_push:push.ecc_err_status
ecc_err_status[1] <= acl_push:push.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_pop:pop1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_pop:pop1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_pop:pop2
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_pop:pop2|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_push:push
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_push:push|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_push:push|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1|acl_push:push|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1.valid_out
in_feedback_stall_in_17[0] => i_llvm_fpga_push_i1_notcmp718_push17_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_17[0] <= acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1.feedback_out
out_feedback_valid_out_17[0] <= acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notcmp718_push17_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notcmp718_push17_matvec1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_notcmp718_push17_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notcmp718_push17_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec40
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec1.valid_out
in_feedback_in_17[0] => i_llvm_fpga_pop_i1_notcmp718_pop17_matvec1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_17[0] => i_llvm_fpga_pop_i1_notcmp718_pop17_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_17[0] <= acl_pop:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i1_notcmp718_pop17_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_notcmp718_pop17_matvec1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_notcmp718_pop17_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_notcmp718_pop17_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_notcmp718_pop17_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec40|acl_pop:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec40|acl_pop:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1.valid_out
in_feedback_stall_in_16[0] => i_llvm_fpga_push_i1_exitcond317_push16_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_16[0] <= acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1.feedback_out
out_feedback_valid_out_16[0] <= acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_exitcond317_push16_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_exitcond317_push16_matvec1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_exitcond317_push16_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_exitcond317_push16_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39|acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39|acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39|acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39|acl_push:thei_llvm_fpga_push_i1_exitcond317_push16_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec38
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec1.valid_out
in_feedback_in_16[0] => i_llvm_fpga_pop_i1_exitcond317_pop16_matvec1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_16[0] => i_llvm_fpga_pop_i1_exitcond317_pop16_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_16[0] <= acl_pop:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i1_exitcond317_pop16_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_exitcond317_pop16_matvec1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_exitcond317_pop16_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_exitcond317_pop16_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_exitcond317_pop16_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec38|acl_pop:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec38|acl_pop:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|dspba_delay_ver:i_masked_matvec37_delay
clk => delays[0][0].CLK
aclr => delays[0][0].ACLR
ena => delays[0][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.valid_out
in_feedback_stall_in_13[0] => i_llvm_fpga_push_i32_j_030_push13_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_13[0] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[1] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[2] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[3] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[4] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[5] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[6] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[7] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[8] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[9] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[10] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[11] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[12] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[13] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[14] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[15] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[16] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[17] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[18] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[19] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[20] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[21] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[22] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[23] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[24] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[25] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[26] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[27] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[28] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[29] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[30] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_out_13[31] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_out
out_feedback_valid_out_13[0] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i32_j_030_push13_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_keep_going[0] => i_llvm_fpga_push_i32_j_030_push13_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_j_030_push13_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_out[8] <= acl_staging_reg:staging_reg.o_data
feedback_out[9] <= acl_staging_reg:staging_reg.o_data
feedback_out[10] <= acl_staging_reg:staging_reg.o_data
feedback_out[11] <= acl_staging_reg:staging_reg.o_data
feedback_out[12] <= acl_staging_reg:staging_reg.o_data
feedback_out[13] <= acl_staging_reg:staging_reg.o_data
feedback_out[14] <= acl_staging_reg:staging_reg.o_data
feedback_out[15] <= acl_staging_reg:staging_reg.o_data
feedback_out[16] <= acl_staging_reg:staging_reg.o_data
feedback_out[17] <= acl_staging_reg:staging_reg.o_data
feedback_out[18] <= acl_staging_reg:staging_reg.o_data
feedback_out[19] <= acl_staging_reg:staging_reg.o_data
feedback_out[20] <= acl_staging_reg:staging_reg.o_data
feedback_out[21] <= acl_staging_reg:staging_reg.o_data
feedback_out[22] <= acl_staging_reg:staging_reg.o_data
feedback_out[23] <= acl_staging_reg:staging_reg.o_data
feedback_out[24] <= acl_staging_reg:staging_reg.o_data
feedback_out[25] <= acl_staging_reg:staging_reg.o_data
feedback_out[26] <= acl_staging_reg:staging_reg.o_data
feedback_out[27] <= acl_staging_reg:staging_reg.o_data
feedback_out[28] <= acl_staging_reg:staging_reg.o_data
feedback_out[29] <= acl_staging_reg:staging_reg.o_data
feedback_out[30] <= acl_staging_reg:staging_reg.o_data
feedback_out[31] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_j_030_pop13_0:thei_llvm_fpga_pop_i32_j_030_pop13_matvec14
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.valid_out
in_feedback_in_13[0] => in_feedback_in_13[0].IN1
in_feedback_in_13[1] => in_feedback_in_13[1].IN1
in_feedback_in_13[2] => in_feedback_in_13[2].IN1
in_feedback_in_13[3] => in_feedback_in_13[3].IN1
in_feedback_in_13[4] => in_feedback_in_13[4].IN1
in_feedback_in_13[5] => in_feedback_in_13[5].IN1
in_feedback_in_13[6] => in_feedback_in_13[6].IN1
in_feedback_in_13[7] => in_feedback_in_13[7].IN1
in_feedback_in_13[8] => in_feedback_in_13[8].IN1
in_feedback_in_13[9] => in_feedback_in_13[9].IN1
in_feedback_in_13[10] => in_feedback_in_13[10].IN1
in_feedback_in_13[11] => in_feedback_in_13[11].IN1
in_feedback_in_13[12] => in_feedback_in_13[12].IN1
in_feedback_in_13[13] => in_feedback_in_13[13].IN1
in_feedback_in_13[14] => in_feedback_in_13[14].IN1
in_feedback_in_13[15] => in_feedback_in_13[15].IN1
in_feedback_in_13[16] => in_feedback_in_13[16].IN1
in_feedback_in_13[17] => in_feedback_in_13[17].IN1
in_feedback_in_13[18] => in_feedback_in_13[18].IN1
in_feedback_in_13[19] => in_feedback_in_13[19].IN1
in_feedback_in_13[20] => in_feedback_in_13[20].IN1
in_feedback_in_13[21] => in_feedback_in_13[21].IN1
in_feedback_in_13[22] => in_feedback_in_13[22].IN1
in_feedback_in_13[23] => in_feedback_in_13[23].IN1
in_feedback_in_13[24] => in_feedback_in_13[24].IN1
in_feedback_in_13[25] => in_feedback_in_13[25].IN1
in_feedback_in_13[26] => in_feedback_in_13[26].IN1
in_feedback_in_13[27] => in_feedback_in_13[27].IN1
in_feedback_in_13[28] => in_feedback_in_13[28].IN1
in_feedback_in_13[29] => in_feedback_in_13[29].IN1
in_feedback_in_13[30] => in_feedback_in_13[30].IN1
in_feedback_in_13[31] => in_feedback_in_13[31].IN1
in_feedback_valid_in_13[0] => i_llvm_fpga_pop_i32_j_030_pop13_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_13[0] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i32_j_030_pop13_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_j_030_pop13_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_j_030_pop13_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_j_030_pop13_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_j_030_pop13_0:thei_llvm_fpga_pop_i32_j_030_pop13_matvec14|acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_j_030_pop13_0:thei_llvm_fpga_pop_i32_j_030_pop13_matvec14|acl_pop:thei_llvm_fpga_pop_i32_j_030_pop13_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.valid_out
in_feedback_stall_in_18[0] => i_llvm_fpga_push_i32_i_032_pop919_push18_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_18[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[1] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[2] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[3] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[4] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[5] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[6] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[7] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[8] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[9] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[10] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[11] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[12] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[13] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[14] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[15] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[16] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[17] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[18] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[19] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[20] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[21] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[22] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[23] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[24] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[25] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[26] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[27] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[28] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[29] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[30] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_out_18[31] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_out
out_feedback_valid_out_18[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i32_i_032_pop919_push18_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_keep_going[0] => i_llvm_fpga_push_i32_i_032_pop919_push18_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_i_032_pop919_push18_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13|acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_staging_reg:staging_reg.o_data
feedback_out[1] <= acl_staging_reg:staging_reg.o_data
feedback_out[2] <= acl_staging_reg:staging_reg.o_data
feedback_out[3] <= acl_staging_reg:staging_reg.o_data
feedback_out[4] <= acl_staging_reg:staging_reg.o_data
feedback_out[5] <= acl_staging_reg:staging_reg.o_data
feedback_out[6] <= acl_staging_reg:staging_reg.o_data
feedback_out[7] <= acl_staging_reg:staging_reg.o_data
feedback_out[8] <= acl_staging_reg:staging_reg.o_data
feedback_out[9] <= acl_staging_reg:staging_reg.o_data
feedback_out[10] <= acl_staging_reg:staging_reg.o_data
feedback_out[11] <= acl_staging_reg:staging_reg.o_data
feedback_out[12] <= acl_staging_reg:staging_reg.o_data
feedback_out[13] <= acl_staging_reg:staging_reg.o_data
feedback_out[14] <= acl_staging_reg:staging_reg.o_data
feedback_out[15] <= acl_staging_reg:staging_reg.o_data
feedback_out[16] <= acl_staging_reg:staging_reg.o_data
feedback_out[17] <= acl_staging_reg:staging_reg.o_data
feedback_out[18] <= acl_staging_reg:staging_reg.o_data
feedback_out[19] <= acl_staging_reg:staging_reg.o_data
feedback_out[20] <= acl_staging_reg:staging_reg.o_data
feedback_out[21] <= acl_staging_reg:staging_reg.o_data
feedback_out[22] <= acl_staging_reg:staging_reg.o_data
feedback_out[23] <= acl_staging_reg:staging_reg.o_data
feedback_out[24] <= acl_staging_reg:staging_reg.o_data
feedback_out[25] <= acl_staging_reg:staging_reg.o_data
feedback_out[26] <= acl_staging_reg:staging_reg.o_data
feedback_out[27] <= acl_staging_reg:staging_reg.o_data
feedback_out[28] <= acl_staging_reg:staging_reg.o_data
feedback_out[29] <= acl_staging_reg:staging_reg.o_data
feedback_out[30] <= acl_staging_reg:staging_reg.o_data
feedback_out[31] <= acl_staging_reg:staging_reg.o_data
feedback_valid_out <= acl_staging_reg:staging_reg.o_valid
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13|acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13|acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13|acl_push:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec1|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.valid_out
in_feedback_in_18[0] => in_feedback_in_18[0].IN1
in_feedback_in_18[1] => in_feedback_in_18[1].IN1
in_feedback_in_18[2] => in_feedback_in_18[2].IN1
in_feedback_in_18[3] => in_feedback_in_18[3].IN1
in_feedback_in_18[4] => in_feedback_in_18[4].IN1
in_feedback_in_18[5] => in_feedback_in_18[5].IN1
in_feedback_in_18[6] => in_feedback_in_18[6].IN1
in_feedback_in_18[7] => in_feedback_in_18[7].IN1
in_feedback_in_18[8] => in_feedback_in_18[8].IN1
in_feedback_in_18[9] => in_feedback_in_18[9].IN1
in_feedback_in_18[10] => in_feedback_in_18[10].IN1
in_feedback_in_18[11] => in_feedback_in_18[11].IN1
in_feedback_in_18[12] => in_feedback_in_18[12].IN1
in_feedback_in_18[13] => in_feedback_in_18[13].IN1
in_feedback_in_18[14] => in_feedback_in_18[14].IN1
in_feedback_in_18[15] => in_feedback_in_18[15].IN1
in_feedback_in_18[16] => in_feedback_in_18[16].IN1
in_feedback_in_18[17] => in_feedback_in_18[17].IN1
in_feedback_in_18[18] => in_feedback_in_18[18].IN1
in_feedback_in_18[19] => in_feedback_in_18[19].IN1
in_feedback_in_18[20] => in_feedback_in_18[20].IN1
in_feedback_in_18[21] => in_feedback_in_18[21].IN1
in_feedback_in_18[22] => in_feedback_in_18[22].IN1
in_feedback_in_18[23] => in_feedback_in_18[23].IN1
in_feedback_in_18[24] => in_feedback_in_18[24].IN1
in_feedback_in_18[25] => in_feedback_in_18[25].IN1
in_feedback_in_18[26] => in_feedback_in_18[26].IN1
in_feedback_in_18[27] => in_feedback_in_18[27].IN1
in_feedback_in_18[28] => in_feedback_in_18[28].IN1
in_feedback_in_18[29] => in_feedback_in_18[29].IN1
in_feedback_in_18[30] => in_feedback_in_18[30].IN1
in_feedback_in_18[31] => in_feedback_in_18[31].IN1
in_feedback_valid_in_18[0] => i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_18[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12|acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12|acl_pop:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23
out_dest_data_out_2_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_dest_data_out_2_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.valid_out
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_intel_reserved_ffwd_2_0[33] => in_intel_reserved_ffwd_2_0[33].IN1
in_intel_reserved_ffwd_2_0[34] => in_intel_reserved_ffwd_2_0[34].IN1
in_intel_reserved_ffwd_2_0[35] => in_intel_reserved_ffwd_2_0[35].IN1
in_intel_reserved_ffwd_2_0[36] => in_intel_reserved_ffwd_2_0[36].IN1
in_intel_reserved_ffwd_2_0[37] => in_intel_reserved_ffwd_2_0[37].IN1
in_intel_reserved_ffwd_2_0[38] => in_intel_reserved_ffwd_2_0[38].IN1
in_intel_reserved_ffwd_2_0[39] => in_intel_reserved_ffwd_2_0[39].IN1
in_intel_reserved_ffwd_2_0[40] => in_intel_reserved_ffwd_2_0[40].IN1
in_intel_reserved_ffwd_2_0[41] => in_intel_reserved_ffwd_2_0[41].IN1
in_intel_reserved_ffwd_2_0[42] => in_intel_reserved_ffwd_2_0[42].IN1
in_intel_reserved_ffwd_2_0[43] => in_intel_reserved_ffwd_2_0[43].IN1
in_intel_reserved_ffwd_2_0[44] => in_intel_reserved_ffwd_2_0[44].IN1
in_intel_reserved_ffwd_2_0[45] => in_intel_reserved_ffwd_2_0[45].IN1
in_intel_reserved_ffwd_2_0[46] => in_intel_reserved_ffwd_2_0[46].IN1
in_intel_reserved_ffwd_2_0[47] => in_intel_reserved_ffwd_2_0[47].IN1
in_intel_reserved_ffwd_2_0[48] => in_intel_reserved_ffwd_2_0[48].IN1
in_intel_reserved_ffwd_2_0[49] => in_intel_reserved_ffwd_2_0[49].IN1
in_intel_reserved_ffwd_2_0[50] => in_intel_reserved_ffwd_2_0[50].IN1
in_intel_reserved_ffwd_2_0[51] => in_intel_reserved_ffwd_2_0[51].IN1
in_intel_reserved_ffwd_2_0[52] => in_intel_reserved_ffwd_2_0[52].IN1
in_intel_reserved_ffwd_2_0[53] => in_intel_reserved_ffwd_2_0[53].IN1
in_intel_reserved_ffwd_2_0[54] => in_intel_reserved_ffwd_2_0[54].IN1
in_intel_reserved_ffwd_2_0[55] => in_intel_reserved_ffwd_2_0[55].IN1
in_intel_reserved_ffwd_2_0[56] => in_intel_reserved_ffwd_2_0[56].IN1
in_intel_reserved_ffwd_2_0[57] => in_intel_reserved_ffwd_2_0[57].IN1
in_intel_reserved_ffwd_2_0[58] => in_intel_reserved_ffwd_2_0[58].IN1
in_intel_reserved_ffwd_2_0[59] => in_intel_reserved_ffwd_2_0[59].IN1
in_intel_reserved_ffwd_2_0[60] => in_intel_reserved_ffwd_2_0[60].IN1
in_intel_reserved_ffwd_2_0[61] => in_intel_reserved_ffwd_2_0[61].IN1
in_intel_reserved_ffwd_2_0[62] => in_intel_reserved_ffwd_2_0[62].IN1
in_intel_reserved_ffwd_2_0[63] => in_intel_reserved_ffwd_2_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out.DATAA
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => data_out.DATAA
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => data_out.DATAA
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => data_out.DATAA
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => data_out.DATAA
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => data_out.DATAA
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => data_out.DATAA
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => data_out.DATAA
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => data_out.DATAA
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => data_out.DATAA
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => data_out.DATAA
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => data_out.DATAA
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => data_out.DATAA
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => data_out.DATAA
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => data_out.DATAA
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => data_out.DATAA
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => data_out.DATAA
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => data_out.DATAA
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => data_out.DATAA
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => data_out.DATAA
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => data_out.DATAA
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => data_out.DATAA
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => data_out.DATAA
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => data_out.DATAA
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => data_out.DATAA
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => data_out.DATAA
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => data_out.DATAA
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => data_out.DATAA
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => data_out.DATAA
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => data_out.DATAA
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => data_out.DATAA
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => data_out.DATAA
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => data_out.DATAA
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => data_out.DATAA
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => data_out.DATAA
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => data_out.DATAA
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => data_out.DATAA
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => data_out.DATAA
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => data_out.DATAA
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => data_out.DATAA
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => data_out.DATAA
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => data_out.DATAA
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => data_out.DATAA
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => data_out.DATAA
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => data_out.DATAA
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => data_out.DATAA
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => data_out.DATAA
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => data_out.DATAA
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => data_out.DATAA
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => data_out.DATAA
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => data_out.DATAA
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => data_out.DATAA
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => data_out.DATAA
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => data_out.DATAA
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => data_out.DATAA
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => data_out.DATAA
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => data_out.DATAA
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => data_out.DATAA
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => data_out.DATAA
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => data_out.DATAA
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => data_out.DATAA
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => data_out.DATAA
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => data_out.DATAA
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => data_out.DATAA
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
valid_in => valid_out.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => always1.IN1
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec19
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1.valid_out
in_feedback_stall_in_19[0] => i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_19[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1.feedback_out
out_feedback_valid_out_19[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec19|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec19|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec19|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec19|acl_push:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec18
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1.valid_out
in_feedback_in_19[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_19[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_19[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec18|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec18|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16
out_dest_data_out_1_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_dest_data_out_1_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.valid_out
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out.DATAA
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => data_out.DATAA
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => data_out.DATAA
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => data_out.DATAA
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => data_out.DATAA
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => data_out.DATAA
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => data_out.DATAA
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => data_out.DATAA
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => data_out.DATAA
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => data_out.DATAA
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => data_out.DATAA
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => data_out.DATAA
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => data_out.DATAA
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => data_out.DATAA
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => data_out.DATAA
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => data_out.DATAA
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => data_out.DATAA
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => data_out.DATAA
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => data_out.DATAA
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => data_out.DATAA
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => data_out.DATAA
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => data_out.DATAA
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => data_out.DATAA
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => data_out.DATAA
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => data_out.DATAA
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => data_out.DATAA
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => data_out.DATAA
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => data_out.DATAA
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => data_out.DATAA
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => data_out.DATAA
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => data_out.DATAA
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => data_out.DATAA
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => data_out.DATAA
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => data_out.DATAA
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => data_out.DATAA
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => data_out.DATAA
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => data_out.DATAA
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => data_out.DATAA
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => data_out.DATAA
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => data_out.DATAA
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => data_out.DATAA
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => data_out.DATAA
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => data_out.DATAA
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => data_out.DATAA
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => data_out.DATAA
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => data_out.DATAA
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => data_out.DATAA
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => data_out.DATAA
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => data_out.DATAA
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => data_out.DATAA
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => data_out.DATAA
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => data_out.DATAA
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => data_out.DATAA
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => data_out.DATAA
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => data_out.DATAA
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => data_out.DATAA
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => data_out.DATAA
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => data_out.DATAA
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => data_out.DATAA
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => data_out.DATAA
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => data_out.DATAA
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => data_out.DATAA
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => data_out.DATAA
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => data_out.DATAA
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
valid_in => valid_out.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => always1.IN1
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_e362:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_e362:auto_generated.address_a[0]
address_b[0] => altera_syncram_e362:auto_generated.address_b[0]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_e362:auto_generated.clock0
clock1 => altera_syncram_e362:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_e362:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_e362:auto_generated.data_a[0]
data_a[1] => altera_syncram_e362:auto_generated.data_a[1]
data_a[2] => altera_syncram_e362:auto_generated.data_a[2]
data_a[3] => altera_syncram_e362:auto_generated.data_a[3]
data_a[4] => altera_syncram_e362:auto_generated.data_a[4]
data_a[5] => altera_syncram_e362:auto_generated.data_a[5]
data_a[6] => altera_syncram_e362:auto_generated.data_a[6]
data_a[7] => altera_syncram_e362:auto_generated.data_a[7]
data_a[8] => altera_syncram_e362:auto_generated.data_a[8]
data_a[9] => altera_syncram_e362:auto_generated.data_a[9]
data_a[10] => altera_syncram_e362:auto_generated.data_a[10]
data_a[11] => altera_syncram_e362:auto_generated.data_a[11]
data_a[12] => altera_syncram_e362:auto_generated.data_a[12]
data_a[13] => altera_syncram_e362:auto_generated.data_a[13]
data_a[14] => altera_syncram_e362:auto_generated.data_a[14]
data_a[15] => altera_syncram_e362:auto_generated.data_a[15]
data_a[16] => altera_syncram_e362:auto_generated.data_a[16]
data_a[17] => altera_syncram_e362:auto_generated.data_a[17]
data_a[18] => altera_syncram_e362:auto_generated.data_a[18]
data_a[19] => altera_syncram_e362:auto_generated.data_a[19]
data_a[20] => altera_syncram_e362:auto_generated.data_a[20]
data_a[21] => altera_syncram_e362:auto_generated.data_a[21]
data_a[22] => altera_syncram_e362:auto_generated.data_a[22]
data_a[23] => altera_syncram_e362:auto_generated.data_a[23]
data_a[24] => altera_syncram_e362:auto_generated.data_a[24]
data_a[25] => altera_syncram_e362:auto_generated.data_a[25]
data_a[26] => altera_syncram_e362:auto_generated.data_a[26]
data_a[27] => altera_syncram_e362:auto_generated.data_a[27]
data_a[28] => altera_syncram_e362:auto_generated.data_a[28]
data_a[29] => altera_syncram_e362:auto_generated.data_a[29]
data_a[30] => altera_syncram_e362:auto_generated.data_a[30]
data_a[31] => altera_syncram_e362:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_e362:auto_generated.q_b[0]
q_b[1] <= altera_syncram_e362:auto_generated.q_b[1]
q_b[2] <= altera_syncram_e362:auto_generated.q_b[2]
q_b[3] <= altera_syncram_e362:auto_generated.q_b[3]
q_b[4] <= altera_syncram_e362:auto_generated.q_b[4]
q_b[5] <= altera_syncram_e362:auto_generated.q_b[5]
q_b[6] <= altera_syncram_e362:auto_generated.q_b[6]
q_b[7] <= altera_syncram_e362:auto_generated.q_b[7]
q_b[8] <= altera_syncram_e362:auto_generated.q_b[8]
q_b[9] <= altera_syncram_e362:auto_generated.q_b[9]
q_b[10] <= altera_syncram_e362:auto_generated.q_b[10]
q_b[11] <= altera_syncram_e362:auto_generated.q_b[11]
q_b[12] <= altera_syncram_e362:auto_generated.q_b[12]
q_b[13] <= altera_syncram_e362:auto_generated.q_b[13]
q_b[14] <= altera_syncram_e362:auto_generated.q_b[14]
q_b[15] <= altera_syncram_e362:auto_generated.q_b[15]
q_b[16] <= altera_syncram_e362:auto_generated.q_b[16]
q_b[17] <= altera_syncram_e362:auto_generated.q_b[17]
q_b[18] <= altera_syncram_e362:auto_generated.q_b[18]
q_b[19] <= altera_syncram_e362:auto_generated.q_b[19]
q_b[20] <= altera_syncram_e362:auto_generated.q_b[20]
q_b[21] <= altera_syncram_e362:auto_generated.q_b[21]
q_b[22] <= altera_syncram_e362:auto_generated.q_b[22]
q_b[23] <= altera_syncram_e362:auto_generated.q_b[23]
q_b[24] <= altera_syncram_e362:auto_generated.q_b[24]
q_b[25] <= altera_syncram_e362:auto_generated.q_b[25]
q_b[26] <= altera_syncram_e362:auto_generated.q_b[26]
q_b[27] <= altera_syncram_e362:auto_generated.q_b[27]
q_b[28] <= altera_syncram_e362:auto_generated.q_b[28]
q_b[29] <= altera_syncram_e362:auto_generated.q_b[29]
q_b[30] <= altera_syncram_e362:auto_generated.q_b[30]
q_b[31] <= altera_syncram_e362:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_e362:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated
aclr1 => altsyncram_1n94:altsyncram1.aclr1
address_a[0] => altsyncram_1n94:altsyncram1.address_a[0]
address_b[0] => altsyncram_1n94:altsyncram1.address_b[0]
clock0 => altsyncram_1n94:altsyncram1.clock0
clock1 => altsyncram_1n94:altsyncram1.clock1
clocken1 => altsyncram_1n94:altsyncram1.clocken1
data_a[0] => altsyncram_1n94:altsyncram1.data_a[0]
data_a[1] => altsyncram_1n94:altsyncram1.data_a[1]
data_a[2] => altsyncram_1n94:altsyncram1.data_a[2]
data_a[3] => altsyncram_1n94:altsyncram1.data_a[3]
data_a[4] => altsyncram_1n94:altsyncram1.data_a[4]
data_a[5] => altsyncram_1n94:altsyncram1.data_a[5]
data_a[6] => altsyncram_1n94:altsyncram1.data_a[6]
data_a[7] => altsyncram_1n94:altsyncram1.data_a[7]
data_a[8] => altsyncram_1n94:altsyncram1.data_a[8]
data_a[9] => altsyncram_1n94:altsyncram1.data_a[9]
data_a[10] => altsyncram_1n94:altsyncram1.data_a[10]
data_a[11] => altsyncram_1n94:altsyncram1.data_a[11]
data_a[12] => altsyncram_1n94:altsyncram1.data_a[12]
data_a[13] => altsyncram_1n94:altsyncram1.data_a[13]
data_a[14] => altsyncram_1n94:altsyncram1.data_a[14]
data_a[15] => altsyncram_1n94:altsyncram1.data_a[15]
data_a[16] => altsyncram_1n94:altsyncram1.data_a[16]
data_a[17] => altsyncram_1n94:altsyncram1.data_a[17]
data_a[18] => altsyncram_1n94:altsyncram1.data_a[18]
data_a[19] => altsyncram_1n94:altsyncram1.data_a[19]
data_a[20] => altsyncram_1n94:altsyncram1.data_a[20]
data_a[21] => altsyncram_1n94:altsyncram1.data_a[21]
data_a[22] => altsyncram_1n94:altsyncram1.data_a[22]
data_a[23] => altsyncram_1n94:altsyncram1.data_a[23]
data_a[24] => altsyncram_1n94:altsyncram1.data_a[24]
data_a[25] => altsyncram_1n94:altsyncram1.data_a[25]
data_a[26] => altsyncram_1n94:altsyncram1.data_a[26]
data_a[27] => altsyncram_1n94:altsyncram1.data_a[27]
data_a[28] => altsyncram_1n94:altsyncram1.data_a[28]
data_a[29] => altsyncram_1n94:altsyncram1.data_a[29]
data_a[30] => altsyncram_1n94:altsyncram1.data_a[30]
data_a[31] => altsyncram_1n94:altsyncram1.data_a[31]
q_b[0] <= altsyncram_1n94:altsyncram1.q_b[0]
q_b[1] <= altsyncram_1n94:altsyncram1.q_b[1]
q_b[2] <= altsyncram_1n94:altsyncram1.q_b[2]
q_b[3] <= altsyncram_1n94:altsyncram1.q_b[3]
q_b[4] <= altsyncram_1n94:altsyncram1.q_b[4]
q_b[5] <= altsyncram_1n94:altsyncram1.q_b[5]
q_b[6] <= altsyncram_1n94:altsyncram1.q_b[6]
q_b[7] <= altsyncram_1n94:altsyncram1.q_b[7]
q_b[8] <= altsyncram_1n94:altsyncram1.q_b[8]
q_b[9] <= altsyncram_1n94:altsyncram1.q_b[9]
q_b[10] <= altsyncram_1n94:altsyncram1.q_b[10]
q_b[11] <= altsyncram_1n94:altsyncram1.q_b[11]
q_b[12] <= altsyncram_1n94:altsyncram1.q_b[12]
q_b[13] <= altsyncram_1n94:altsyncram1.q_b[13]
q_b[14] <= altsyncram_1n94:altsyncram1.q_b[14]
q_b[15] <= altsyncram_1n94:altsyncram1.q_b[15]
q_b[16] <= altsyncram_1n94:altsyncram1.q_b[16]
q_b[17] <= altsyncram_1n94:altsyncram1.q_b[17]
q_b[18] <= altsyncram_1n94:altsyncram1.q_b[18]
q_b[19] <= altsyncram_1n94:altsyncram1.q_b[19]
q_b[20] <= altsyncram_1n94:altsyncram1.q_b[20]
q_b[21] <= altsyncram_1n94:altsyncram1.q_b[21]
q_b[22] <= altsyncram_1n94:altsyncram1.q_b[22]
q_b[23] <= altsyncram_1n94:altsyncram1.q_b[23]
q_b[24] <= altsyncram_1n94:altsyncram1.q_b[24]
q_b[25] <= altsyncram_1n94:altsyncram1.q_b[25]
q_b[26] <= altsyncram_1n94:altsyncram1.q_b[26]
q_b[27] <= altsyncram_1n94:altsyncram1.q_b[27]
q_b[28] <= altsyncram_1n94:altsyncram1.q_b[28]
q_b[29] <= altsyncram_1n94:altsyncram1.q_b[29]
q_b[30] <= altsyncram_1n94:altsyncram1.q_b[30]
q_b[31] <= altsyncram_1n94:altsyncram1.q_b[31]
wren_a => altsyncram_1n94:altsyncram1.wren_a


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1
aclr1 => dataout_reg[31].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[0] => lutrama23.PORTAADDR
address_a[0] => lutrama24.PORTAADDR
address_a[0] => lutrama25.PORTAADDR
address_a[0] => lutrama26.PORTAADDR
address_a[0] => lutrama27.PORTAADDR
address_a[0] => lutrama28.PORTAADDR
address_a[0] => lutrama29.PORTAADDR
address_a[0] => lutrama30.PORTAADDR
address_a[0] => lutrama31.PORTAADDR
address_b[0] => rdaddr_reg[0].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => lutrama23.CLK0
clock0 => lutrama24.CLK0
clock0 => lutrama25.CLK0
clock0 => lutrama26.CLK0
clock0 => lutrama27.CLK0
clock0 => lutrama28.CLK0
clock0 => lutrama29.CLK0
clock0 => lutrama30.CLK0
clock0 => lutrama31.CLK0
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[31].CLK
clock1 => dataout_reg[30].CLK
clock1 => dataout_reg[29].CLK
clock1 => dataout_reg[28].CLK
clock1 => dataout_reg[27].CLK
clock1 => dataout_reg[26].CLK
clock1 => dataout_reg[25].CLK
clock1 => dataout_reg[24].CLK
clock1 => dataout_reg[23].CLK
clock1 => dataout_reg[22].CLK
clock1 => dataout_reg[21].CLK
clock1 => dataout_reg[20].CLK
clock1 => dataout_reg[19].CLK
clock1 => dataout_reg[18].CLK
clock1 => dataout_reg[17].CLK
clock1 => dataout_reg[16].CLK
clock1 => dataout_reg[15].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[31].ENA
clocken1 => dataout_reg[30].ENA
clocken1 => dataout_reg[29].ENA
clocken1 => dataout_reg[28].ENA
clocken1 => dataout_reg[27].ENA
clocken1 => dataout_reg[26].ENA
clocken1 => dataout_reg[25].ENA
clocken1 => dataout_reg[24].ENA
clocken1 => dataout_reg[23].ENA
clocken1 => dataout_reg[22].ENA
clocken1 => dataout_reg[21].ENA
clocken1 => dataout_reg[20].ENA
clocken1 => dataout_reg[19].ENA
clocken1 => dataout_reg[18].ENA
clocken1 => dataout_reg[17].ENA
clocken1 => dataout_reg[16].ENA
clocken1 => dataout_reg[15].ENA
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
data_a[23] => lutrama23.PORTADATAIN
data_a[24] => lutrama24.PORTADATAIN
data_a[25] => lutrama25.PORTADATAIN
data_a[26] => lutrama26.PORTADATAIN
data_a[27] => lutrama27.PORTADATAIN
data_a[28] => lutrama28.PORTADATAIN
data_a[29] => lutrama29.PORTADATAIN
data_a[30] => lutrama30.PORTADATAIN
data_a[31] => lutrama31.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0
wren_a => lutrama16.ENA0
wren_a => lutrama17.ENA0
wren_a => lutrama18.ENA0
wren_a => lutrama19.ENA0
wren_a => lutrama20.ENA0
wren_a => lutrama21.ENA0
wren_a => lutrama22.ENA0
wren_a => lutrama23.ENA0
wren_a => lutrama24.ENA0
wren_a => lutrama25.ENA0
wren_a => lutrama26.ENA0
wren_a => lutrama27.ENA0
wren_a => lutrama28.ENA0
wren_a => lutrama29.ENA0
wren_a => lutrama30.ENA0
wren_a => lutrama31.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|dspba_delay_ver:redist21_i_first_cleanup_xor_matvec4_q_6
clk => delays[5][0].CLK
clk => delays[4][0].CLK
clk => delays[3][0].CLK
clk => delays[2][0].CLK
clk => delays[1][0].CLK
clk => delays[0][0].CLK
aclr => delays[5][0].ACLR
aclr => delays[0][0].ACLR
aclr => delays[1][0].ACLR
aclr => delays[2][0].ACLR
aclr => delays[3][0].ACLR
aclr => delays[4][0].ACLR
ena => delays[0][0].ENA
ena => delays[1][0].ENA
ena => delays[5][0].ENA
ena => delays[2][0].ENA
ena => delays[3][0].ENA
ena => delays[4][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[5][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_2_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[1] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[2] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[3] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[4] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[5] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[6] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[7] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[8] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[9] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[10] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[11] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[12] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[13] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[14] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[15] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[16] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[17] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[18] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[19] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[20] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[21] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[22] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[23] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[24] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[25] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[26] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[27] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[28] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[29] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[30] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_3_tpl[31] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[1] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[2] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[3] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[4] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[5] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[6] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[7] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[8] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[9] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[10] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[11] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[12] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[13] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[14] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[15] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[16] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[17] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[18] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[19] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[20] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[21] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[22] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[23] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[24] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[25] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[26] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[27] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[28] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[29] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[30] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[31] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[32] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[33] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[34] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[35] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[36] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[37] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[38] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[39] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[40] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[41] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[42] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[43] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[44] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[45] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[46] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[47] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[48] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[49] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[50] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[51] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[52] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[53] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[54] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[55] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[56] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[57] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[58] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[59] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[60] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[61] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[62] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_4_tpl[63] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_5_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[1] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[2] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[3] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[4] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[5] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[6] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[7] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[8] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[9] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[10] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[11] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[12] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[13] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[14] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[15] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[16] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[17] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[18] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[19] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[20] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[21] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[22] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[23] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[24] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[25] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[26] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[27] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[28] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[29] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[30] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[31] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[32] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[33] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[34] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[35] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[36] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[37] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[38] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[39] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[40] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[41] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[42] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[43] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[44] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[45] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[46] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[47] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[48] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[49] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[50] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[51] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[52] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[53] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[54] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[55] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[56] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[57] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[58] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[59] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[60] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[61] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[62] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_6_tpl[63] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_7_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_8_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_9_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_data_out_10_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.valid_out
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_data_in_2_tpl[0] => dsdk_ip_adapt_bitjoin2_q[16].IN1
in_data_in_3_tpl[0] => dsdk_ip_adapt_bitjoin2_q[32].IN1
in_data_in_3_tpl[1] => dsdk_ip_adapt_bitjoin2_q[33].IN1
in_data_in_3_tpl[2] => dsdk_ip_adapt_bitjoin2_q[34].IN1
in_data_in_3_tpl[3] => dsdk_ip_adapt_bitjoin2_q[35].IN1
in_data_in_3_tpl[4] => dsdk_ip_adapt_bitjoin2_q[36].IN1
in_data_in_3_tpl[5] => dsdk_ip_adapt_bitjoin2_q[37].IN1
in_data_in_3_tpl[6] => dsdk_ip_adapt_bitjoin2_q[38].IN1
in_data_in_3_tpl[7] => dsdk_ip_adapt_bitjoin2_q[39].IN1
in_data_in_3_tpl[8] => dsdk_ip_adapt_bitjoin2_q[40].IN1
in_data_in_3_tpl[9] => dsdk_ip_adapt_bitjoin2_q[41].IN1
in_data_in_3_tpl[10] => dsdk_ip_adapt_bitjoin2_q[42].IN1
in_data_in_3_tpl[11] => dsdk_ip_adapt_bitjoin2_q[43].IN1
in_data_in_3_tpl[12] => dsdk_ip_adapt_bitjoin2_q[44].IN1
in_data_in_3_tpl[13] => dsdk_ip_adapt_bitjoin2_q[45].IN1
in_data_in_3_tpl[14] => dsdk_ip_adapt_bitjoin2_q[46].IN1
in_data_in_3_tpl[15] => dsdk_ip_adapt_bitjoin2_q[47].IN1
in_data_in_3_tpl[16] => dsdk_ip_adapt_bitjoin2_q[48].IN1
in_data_in_3_tpl[17] => dsdk_ip_adapt_bitjoin2_q[49].IN1
in_data_in_3_tpl[18] => dsdk_ip_adapt_bitjoin2_q[50].IN1
in_data_in_3_tpl[19] => dsdk_ip_adapt_bitjoin2_q[51].IN1
in_data_in_3_tpl[20] => dsdk_ip_adapt_bitjoin2_q[52].IN1
in_data_in_3_tpl[21] => dsdk_ip_adapt_bitjoin2_q[53].IN1
in_data_in_3_tpl[22] => dsdk_ip_adapt_bitjoin2_q[54].IN1
in_data_in_3_tpl[23] => dsdk_ip_adapt_bitjoin2_q[55].IN1
in_data_in_3_tpl[24] => dsdk_ip_adapt_bitjoin2_q[56].IN1
in_data_in_3_tpl[25] => dsdk_ip_adapt_bitjoin2_q[57].IN1
in_data_in_3_tpl[26] => dsdk_ip_adapt_bitjoin2_q[58].IN1
in_data_in_3_tpl[27] => dsdk_ip_adapt_bitjoin2_q[59].IN1
in_data_in_3_tpl[28] => dsdk_ip_adapt_bitjoin2_q[60].IN1
in_data_in_3_tpl[29] => dsdk_ip_adapt_bitjoin2_q[61].IN1
in_data_in_3_tpl[30] => dsdk_ip_adapt_bitjoin2_q[62].IN1
in_data_in_3_tpl[31] => dsdk_ip_adapt_bitjoin2_q[63].IN1
in_data_in_4_tpl[0] => dsdk_ip_adapt_bitjoin2_q[64].IN1
in_data_in_4_tpl[1] => dsdk_ip_adapt_bitjoin2_q[65].IN1
in_data_in_4_tpl[2] => dsdk_ip_adapt_bitjoin2_q[66].IN1
in_data_in_4_tpl[3] => dsdk_ip_adapt_bitjoin2_q[67].IN1
in_data_in_4_tpl[4] => dsdk_ip_adapt_bitjoin2_q[68].IN1
in_data_in_4_tpl[5] => dsdk_ip_adapt_bitjoin2_q[69].IN1
in_data_in_4_tpl[6] => dsdk_ip_adapt_bitjoin2_q[70].IN1
in_data_in_4_tpl[7] => dsdk_ip_adapt_bitjoin2_q[71].IN1
in_data_in_4_tpl[8] => dsdk_ip_adapt_bitjoin2_q[72].IN1
in_data_in_4_tpl[9] => dsdk_ip_adapt_bitjoin2_q[73].IN1
in_data_in_4_tpl[10] => dsdk_ip_adapt_bitjoin2_q[74].IN1
in_data_in_4_tpl[11] => dsdk_ip_adapt_bitjoin2_q[75].IN1
in_data_in_4_tpl[12] => dsdk_ip_adapt_bitjoin2_q[76].IN1
in_data_in_4_tpl[13] => dsdk_ip_adapt_bitjoin2_q[77].IN1
in_data_in_4_tpl[14] => dsdk_ip_adapt_bitjoin2_q[78].IN1
in_data_in_4_tpl[15] => dsdk_ip_adapt_bitjoin2_q[79].IN1
in_data_in_4_tpl[16] => dsdk_ip_adapt_bitjoin2_q[80].IN1
in_data_in_4_tpl[17] => dsdk_ip_adapt_bitjoin2_q[81].IN1
in_data_in_4_tpl[18] => dsdk_ip_adapt_bitjoin2_q[82].IN1
in_data_in_4_tpl[19] => dsdk_ip_adapt_bitjoin2_q[83].IN1
in_data_in_4_tpl[20] => dsdk_ip_adapt_bitjoin2_q[84].IN1
in_data_in_4_tpl[21] => dsdk_ip_adapt_bitjoin2_q[85].IN1
in_data_in_4_tpl[22] => dsdk_ip_adapt_bitjoin2_q[86].IN1
in_data_in_4_tpl[23] => dsdk_ip_adapt_bitjoin2_q[87].IN1
in_data_in_4_tpl[24] => dsdk_ip_adapt_bitjoin2_q[88].IN1
in_data_in_4_tpl[25] => dsdk_ip_adapt_bitjoin2_q[89].IN1
in_data_in_4_tpl[26] => dsdk_ip_adapt_bitjoin2_q[90].IN1
in_data_in_4_tpl[27] => dsdk_ip_adapt_bitjoin2_q[91].IN1
in_data_in_4_tpl[28] => dsdk_ip_adapt_bitjoin2_q[92].IN1
in_data_in_4_tpl[29] => dsdk_ip_adapt_bitjoin2_q[93].IN1
in_data_in_4_tpl[30] => dsdk_ip_adapt_bitjoin2_q[94].IN1
in_data_in_4_tpl[31] => dsdk_ip_adapt_bitjoin2_q[95].IN1
in_data_in_4_tpl[32] => dsdk_ip_adapt_bitjoin2_q[96].IN1
in_data_in_4_tpl[33] => dsdk_ip_adapt_bitjoin2_q[97].IN1
in_data_in_4_tpl[34] => dsdk_ip_adapt_bitjoin2_q[98].IN1
in_data_in_4_tpl[35] => dsdk_ip_adapt_bitjoin2_q[99].IN1
in_data_in_4_tpl[36] => dsdk_ip_adapt_bitjoin2_q[100].IN1
in_data_in_4_tpl[37] => dsdk_ip_adapt_bitjoin2_q[101].IN1
in_data_in_4_tpl[38] => dsdk_ip_adapt_bitjoin2_q[102].IN1
in_data_in_4_tpl[39] => dsdk_ip_adapt_bitjoin2_q[103].IN1
in_data_in_4_tpl[40] => dsdk_ip_adapt_bitjoin2_q[104].IN1
in_data_in_4_tpl[41] => dsdk_ip_adapt_bitjoin2_q[105].IN1
in_data_in_4_tpl[42] => dsdk_ip_adapt_bitjoin2_q[106].IN1
in_data_in_4_tpl[43] => dsdk_ip_adapt_bitjoin2_q[107].IN1
in_data_in_4_tpl[44] => dsdk_ip_adapt_bitjoin2_q[108].IN1
in_data_in_4_tpl[45] => dsdk_ip_adapt_bitjoin2_q[109].IN1
in_data_in_4_tpl[46] => dsdk_ip_adapt_bitjoin2_q[110].IN1
in_data_in_4_tpl[47] => dsdk_ip_adapt_bitjoin2_q[111].IN1
in_data_in_4_tpl[48] => dsdk_ip_adapt_bitjoin2_q[112].IN1
in_data_in_4_tpl[49] => dsdk_ip_adapt_bitjoin2_q[113].IN1
in_data_in_4_tpl[50] => dsdk_ip_adapt_bitjoin2_q[114].IN1
in_data_in_4_tpl[51] => dsdk_ip_adapt_bitjoin2_q[115].IN1
in_data_in_4_tpl[52] => dsdk_ip_adapt_bitjoin2_q[116].IN1
in_data_in_4_tpl[53] => dsdk_ip_adapt_bitjoin2_q[117].IN1
in_data_in_4_tpl[54] => dsdk_ip_adapt_bitjoin2_q[118].IN1
in_data_in_4_tpl[55] => dsdk_ip_adapt_bitjoin2_q[119].IN1
in_data_in_4_tpl[56] => dsdk_ip_adapt_bitjoin2_q[120].IN1
in_data_in_4_tpl[57] => dsdk_ip_adapt_bitjoin2_q[121].IN1
in_data_in_4_tpl[58] => dsdk_ip_adapt_bitjoin2_q[122].IN1
in_data_in_4_tpl[59] => dsdk_ip_adapt_bitjoin2_q[123].IN1
in_data_in_4_tpl[60] => dsdk_ip_adapt_bitjoin2_q[124].IN1
in_data_in_4_tpl[61] => dsdk_ip_adapt_bitjoin2_q[125].IN1
in_data_in_4_tpl[62] => dsdk_ip_adapt_bitjoin2_q[126].IN1
in_data_in_4_tpl[63] => dsdk_ip_adapt_bitjoin2_q[127].IN1
in_data_in_5_tpl[0] => dsdk_ip_adapt_bitjoin2_q[128].IN1
in_data_in_6_tpl[0] => dsdk_ip_adapt_bitjoin2_q[192].IN1
in_data_in_6_tpl[1] => dsdk_ip_adapt_bitjoin2_q[193].IN1
in_data_in_6_tpl[2] => dsdk_ip_adapt_bitjoin2_q[194].IN1
in_data_in_6_tpl[3] => dsdk_ip_adapt_bitjoin2_q[195].IN1
in_data_in_6_tpl[4] => dsdk_ip_adapt_bitjoin2_q[196].IN1
in_data_in_6_tpl[5] => dsdk_ip_adapt_bitjoin2_q[197].IN1
in_data_in_6_tpl[6] => dsdk_ip_adapt_bitjoin2_q[198].IN1
in_data_in_6_tpl[7] => dsdk_ip_adapt_bitjoin2_q[199].IN1
in_data_in_6_tpl[8] => dsdk_ip_adapt_bitjoin2_q[200].IN1
in_data_in_6_tpl[9] => dsdk_ip_adapt_bitjoin2_q[201].IN1
in_data_in_6_tpl[10] => dsdk_ip_adapt_bitjoin2_q[202].IN1
in_data_in_6_tpl[11] => dsdk_ip_adapt_bitjoin2_q[203].IN1
in_data_in_6_tpl[12] => dsdk_ip_adapt_bitjoin2_q[204].IN1
in_data_in_6_tpl[13] => dsdk_ip_adapt_bitjoin2_q[205].IN1
in_data_in_6_tpl[14] => dsdk_ip_adapt_bitjoin2_q[206].IN1
in_data_in_6_tpl[15] => dsdk_ip_adapt_bitjoin2_q[207].IN1
in_data_in_6_tpl[16] => dsdk_ip_adapt_bitjoin2_q[208].IN1
in_data_in_6_tpl[17] => dsdk_ip_adapt_bitjoin2_q[209].IN1
in_data_in_6_tpl[18] => dsdk_ip_adapt_bitjoin2_q[210].IN1
in_data_in_6_tpl[19] => dsdk_ip_adapt_bitjoin2_q[211].IN1
in_data_in_6_tpl[20] => dsdk_ip_adapt_bitjoin2_q[212].IN1
in_data_in_6_tpl[21] => dsdk_ip_adapt_bitjoin2_q[213].IN1
in_data_in_6_tpl[22] => dsdk_ip_adapt_bitjoin2_q[214].IN1
in_data_in_6_tpl[23] => dsdk_ip_adapt_bitjoin2_q[215].IN1
in_data_in_6_tpl[24] => dsdk_ip_adapt_bitjoin2_q[216].IN1
in_data_in_6_tpl[25] => dsdk_ip_adapt_bitjoin2_q[217].IN1
in_data_in_6_tpl[26] => dsdk_ip_adapt_bitjoin2_q[218].IN1
in_data_in_6_tpl[27] => dsdk_ip_adapt_bitjoin2_q[219].IN1
in_data_in_6_tpl[28] => dsdk_ip_adapt_bitjoin2_q[220].IN1
in_data_in_6_tpl[29] => dsdk_ip_adapt_bitjoin2_q[221].IN1
in_data_in_6_tpl[30] => dsdk_ip_adapt_bitjoin2_q[222].IN1
in_data_in_6_tpl[31] => dsdk_ip_adapt_bitjoin2_q[223].IN1
in_data_in_6_tpl[32] => dsdk_ip_adapt_bitjoin2_q[224].IN1
in_data_in_6_tpl[33] => dsdk_ip_adapt_bitjoin2_q[225].IN1
in_data_in_6_tpl[34] => dsdk_ip_adapt_bitjoin2_q[226].IN1
in_data_in_6_tpl[35] => dsdk_ip_adapt_bitjoin2_q[227].IN1
in_data_in_6_tpl[36] => dsdk_ip_adapt_bitjoin2_q[228].IN1
in_data_in_6_tpl[37] => dsdk_ip_adapt_bitjoin2_q[229].IN1
in_data_in_6_tpl[38] => dsdk_ip_adapt_bitjoin2_q[230].IN1
in_data_in_6_tpl[39] => dsdk_ip_adapt_bitjoin2_q[231].IN1
in_data_in_6_tpl[40] => dsdk_ip_adapt_bitjoin2_q[232].IN1
in_data_in_6_tpl[41] => dsdk_ip_adapt_bitjoin2_q[233].IN1
in_data_in_6_tpl[42] => dsdk_ip_adapt_bitjoin2_q[234].IN1
in_data_in_6_tpl[43] => dsdk_ip_adapt_bitjoin2_q[235].IN1
in_data_in_6_tpl[44] => dsdk_ip_adapt_bitjoin2_q[236].IN1
in_data_in_6_tpl[45] => dsdk_ip_adapt_bitjoin2_q[237].IN1
in_data_in_6_tpl[46] => dsdk_ip_adapt_bitjoin2_q[238].IN1
in_data_in_6_tpl[47] => dsdk_ip_adapt_bitjoin2_q[239].IN1
in_data_in_6_tpl[48] => dsdk_ip_adapt_bitjoin2_q[240].IN1
in_data_in_6_tpl[49] => dsdk_ip_adapt_bitjoin2_q[241].IN1
in_data_in_6_tpl[50] => dsdk_ip_adapt_bitjoin2_q[242].IN1
in_data_in_6_tpl[51] => dsdk_ip_adapt_bitjoin2_q[243].IN1
in_data_in_6_tpl[52] => dsdk_ip_adapt_bitjoin2_q[244].IN1
in_data_in_6_tpl[53] => dsdk_ip_adapt_bitjoin2_q[245].IN1
in_data_in_6_tpl[54] => dsdk_ip_adapt_bitjoin2_q[246].IN1
in_data_in_6_tpl[55] => dsdk_ip_adapt_bitjoin2_q[247].IN1
in_data_in_6_tpl[56] => dsdk_ip_adapt_bitjoin2_q[248].IN1
in_data_in_6_tpl[57] => dsdk_ip_adapt_bitjoin2_q[249].IN1
in_data_in_6_tpl[58] => dsdk_ip_adapt_bitjoin2_q[250].IN1
in_data_in_6_tpl[59] => dsdk_ip_adapt_bitjoin2_q[251].IN1
in_data_in_6_tpl[60] => dsdk_ip_adapt_bitjoin2_q[252].IN1
in_data_in_6_tpl[61] => dsdk_ip_adapt_bitjoin2_q[253].IN1
in_data_in_6_tpl[62] => dsdk_ip_adapt_bitjoin2_q[254].IN1
in_data_in_6_tpl[63] => dsdk_ip_adapt_bitjoin2_q[255].IN1
in_data_in_7_tpl[0] => dsdk_ip_adapt_bitjoin2_q[256].IN1
in_data_in_8_tpl[0] => dsdk_ip_adapt_bitjoin2_q[264].IN1
in_data_in_9_tpl[0] => dsdk_ip_adapt_bitjoin2_q[272].IN1
in_data_in_10_tpl[0] => dsdk_ip_adapt_bitjoin2_q[280].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_valid_in_bitsignaltemp.IN1
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1.stall_entry
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_in[36] => data_out[36].DATAIN
data_in[37] => data_out[37].DATAIN
data_in[38] => data_out[38].DATAIN
data_in[39] => data_out[39].DATAIN
data_in[40] => data_out[40].DATAIN
data_in[41] => data_out[41].DATAIN
data_in[42] => data_out[42].DATAIN
data_in[43] => data_out[43].DATAIN
data_in[44] => data_out[44].DATAIN
data_in[45] => data_out[45].DATAIN
data_in[46] => data_out[46].DATAIN
data_in[47] => data_out[47].DATAIN
data_in[48] => data_out[48].DATAIN
data_in[49] => data_out[49].DATAIN
data_in[50] => data_out[50].DATAIN
data_in[51] => data_out[51].DATAIN
data_in[52] => data_out[52].DATAIN
data_in[53] => data_out[53].DATAIN
data_in[54] => data_out[54].DATAIN
data_in[55] => data_out[55].DATAIN
data_in[56] => data_out[56].DATAIN
data_in[57] => data_out[57].DATAIN
data_in[58] => data_out[58].DATAIN
data_in[59] => data_out[59].DATAIN
data_in[60] => data_out[60].DATAIN
data_in[61] => data_out[61].DATAIN
data_in[62] => data_out[62].DATAIN
data_in[63] => data_out[63].DATAIN
data_in[64] => data_out[64].DATAIN
data_in[65] => data_out[65].DATAIN
data_in[66] => data_out[66].DATAIN
data_in[67] => data_out[67].DATAIN
data_in[68] => data_out[68].DATAIN
data_in[69] => data_out[69].DATAIN
data_in[70] => data_out[70].DATAIN
data_in[71] => data_out[71].DATAIN
data_in[72] => data_out[72].DATAIN
data_in[73] => data_out[73].DATAIN
data_in[74] => data_out[74].DATAIN
data_in[75] => data_out[75].DATAIN
data_in[76] => data_out[76].DATAIN
data_in[77] => data_out[77].DATAIN
data_in[78] => data_out[78].DATAIN
data_in[79] => data_out[79].DATAIN
data_in[80] => data_out[80].DATAIN
data_in[81] => data_out[81].DATAIN
data_in[82] => data_out[82].DATAIN
data_in[83] => data_out[83].DATAIN
data_in[84] => data_out[84].DATAIN
data_in[85] => data_out[85].DATAIN
data_in[86] => data_out[86].DATAIN
data_in[87] => data_out[87].DATAIN
data_in[88] => data_out[88].DATAIN
data_in[89] => data_out[89].DATAIN
data_in[90] => data_out[90].DATAIN
data_in[91] => data_out[91].DATAIN
data_in[92] => data_out[92].DATAIN
data_in[93] => data_out[93].DATAIN
data_in[94] => data_out[94].DATAIN
data_in[95] => data_out[95].DATAIN
data_in[96] => data_out[96].DATAIN
data_in[97] => data_out[97].DATAIN
data_in[98] => data_out[98].DATAIN
data_in[99] => data_out[99].DATAIN
data_in[100] => data_out[100].DATAIN
data_in[101] => data_out[101].DATAIN
data_in[102] => data_out[102].DATAIN
data_in[103] => data_out[103].DATAIN
data_in[104] => data_out[104].DATAIN
data_in[105] => data_out[105].DATAIN
data_in[106] => data_out[106].DATAIN
data_in[107] => data_out[107].DATAIN
data_in[108] => data_out[108].DATAIN
data_in[109] => data_out[109].DATAIN
data_in[110] => data_out[110].DATAIN
data_in[111] => data_out[111].DATAIN
data_in[112] => data_out[112].DATAIN
data_in[113] => data_out[113].DATAIN
data_in[114] => data_out[114].DATAIN
data_in[115] => data_out[115].DATAIN
data_in[116] => data_out[116].DATAIN
data_in[117] => data_out[117].DATAIN
data_in[118] => data_out[118].DATAIN
data_in[119] => data_out[119].DATAIN
data_in[120] => data_out[120].DATAIN
data_in[121] => data_out[121].DATAIN
data_in[122] => data_out[122].DATAIN
data_in[123] => data_out[123].DATAIN
data_in[124] => data_out[124].DATAIN
data_in[125] => data_out[125].DATAIN
data_in[126] => data_out[126].DATAIN
data_in[127] => data_out[127].DATAIN
data_in[128] => data_out[128].DATAIN
data_in[129] => data_out[129].DATAIN
data_in[130] => data_out[130].DATAIN
data_in[131] => data_out[131].DATAIN
data_in[132] => data_out[132].DATAIN
data_in[133] => data_out[133].DATAIN
data_in[134] => data_out[134].DATAIN
data_in[135] => data_out[135].DATAIN
data_in[136] => data_out[136].DATAIN
data_in[137] => data_out[137].DATAIN
data_in[138] => data_out[138].DATAIN
data_in[139] => data_out[139].DATAIN
data_in[140] => data_out[140].DATAIN
data_in[141] => data_out[141].DATAIN
data_in[142] => data_out[142].DATAIN
data_in[143] => data_out[143].DATAIN
data_in[144] => data_out[144].DATAIN
data_in[145] => data_out[145].DATAIN
data_in[146] => data_out[146].DATAIN
data_in[147] => data_out[147].DATAIN
data_in[148] => data_out[148].DATAIN
data_in[149] => data_out[149].DATAIN
data_in[150] => data_out[150].DATAIN
data_in[151] => data_out[151].DATAIN
data_in[152] => data_out[152].DATAIN
data_in[153] => data_out[153].DATAIN
data_in[154] => data_out[154].DATAIN
data_in[155] => data_out[155].DATAIN
data_in[156] => data_out[156].DATAIN
data_in[157] => data_out[157].DATAIN
data_in[158] => data_out[158].DATAIN
data_in[159] => data_out[159].DATAIN
data_in[160] => data_out[160].DATAIN
data_in[161] => data_out[161].DATAIN
data_in[162] => data_out[162].DATAIN
data_in[163] => data_out[163].DATAIN
data_in[164] => data_out[164].DATAIN
data_in[165] => data_out[165].DATAIN
data_in[166] => data_out[166].DATAIN
data_in[167] => data_out[167].DATAIN
data_in[168] => data_out[168].DATAIN
data_in[169] => data_out[169].DATAIN
data_in[170] => data_out[170].DATAIN
data_in[171] => data_out[171].DATAIN
data_in[172] => data_out[172].DATAIN
data_in[173] => data_out[173].DATAIN
data_in[174] => data_out[174].DATAIN
data_in[175] => data_out[175].DATAIN
data_in[176] => data_out[176].DATAIN
data_in[177] => data_out[177].DATAIN
data_in[178] => data_out[178].DATAIN
data_in[179] => data_out[179].DATAIN
data_in[180] => data_out[180].DATAIN
data_in[181] => data_out[181].DATAIN
data_in[182] => data_out[182].DATAIN
data_in[183] => data_out[183].DATAIN
data_in[184] => data_out[184].DATAIN
data_in[185] => data_out[185].DATAIN
data_in[186] => data_out[186].DATAIN
data_in[187] => data_out[187].DATAIN
data_in[188] => data_out[188].DATAIN
data_in[189] => data_out[189].DATAIN
data_in[190] => data_out[190].DATAIN
data_in[191] => data_out[191].DATAIN
data_in[192] => data_out[192].DATAIN
data_in[193] => data_out[193].DATAIN
data_in[194] => data_out[194].DATAIN
data_in[195] => data_out[195].DATAIN
data_in[196] => data_out[196].DATAIN
data_in[197] => data_out[197].DATAIN
data_in[198] => data_out[198].DATAIN
data_in[199] => data_out[199].DATAIN
data_in[200] => data_out[200].DATAIN
data_in[201] => data_out[201].DATAIN
data_in[202] => data_out[202].DATAIN
data_in[203] => data_out[203].DATAIN
data_in[204] => data_out[204].DATAIN
data_in[205] => data_out[205].DATAIN
data_in[206] => data_out[206].DATAIN
data_in[207] => data_out[207].DATAIN
data_in[208] => data_out[208].DATAIN
data_in[209] => data_out[209].DATAIN
data_in[210] => data_out[210].DATAIN
data_in[211] => data_out[211].DATAIN
data_in[212] => data_out[212].DATAIN
data_in[213] => data_out[213].DATAIN
data_in[214] => data_out[214].DATAIN
data_in[215] => data_out[215].DATAIN
data_in[216] => data_out[216].DATAIN
data_in[217] => data_out[217].DATAIN
data_in[218] => data_out[218].DATAIN
data_in[219] => data_out[219].DATAIN
data_in[220] => data_out[220].DATAIN
data_in[221] => data_out[221].DATAIN
data_in[222] => data_out[222].DATAIN
data_in[223] => data_out[223].DATAIN
data_in[224] => data_out[224].DATAIN
data_in[225] => data_out[225].DATAIN
data_in[226] => data_out[226].DATAIN
data_in[227] => data_out[227].DATAIN
data_in[228] => data_out[228].DATAIN
data_in[229] => data_out[229].DATAIN
data_in[230] => data_out[230].DATAIN
data_in[231] => data_out[231].DATAIN
data_in[232] => data_out[232].DATAIN
data_in[233] => data_out[233].DATAIN
data_in[234] => data_out[234].DATAIN
data_in[235] => data_out[235].DATAIN
data_in[236] => data_out[236].DATAIN
data_in[237] => data_out[237].DATAIN
data_in[238] => data_out[238].DATAIN
data_in[239] => data_out[239].DATAIN
data_in[240] => data_out[240].DATAIN
data_in[241] => data_out[241].DATAIN
data_in[242] => data_out[242].DATAIN
data_in[243] => data_out[243].DATAIN
data_in[244] => data_out[244].DATAIN
data_in[245] => data_out[245].DATAIN
data_in[246] => data_out[246].DATAIN
data_in[247] => data_out[247].DATAIN
data_in[248] => data_out[248].DATAIN
data_in[249] => data_out[249].DATAIN
data_in[250] => data_out[250].DATAIN
data_in[251] => data_out[251].DATAIN
data_in[252] => data_out[252].DATAIN
data_in[253] => data_out[253].DATAIN
data_in[254] => data_out[254].DATAIN
data_in[255] => data_out[255].DATAIN
data_in[256] => data_out[256].DATAIN
data_in[257] => data_out[257].DATAIN
data_in[258] => data_out[258].DATAIN
data_in[259] => data_out[259].DATAIN
data_in[260] => data_out[260].DATAIN
data_in[261] => data_out[261].DATAIN
data_in[262] => data_out[262].DATAIN
data_in[263] => data_out[263].DATAIN
data_in[264] => data_out[264].DATAIN
data_in[265] => data_out[265].DATAIN
data_in[266] => data_out[266].DATAIN
data_in[267] => data_out[267].DATAIN
data_in[268] => data_out[268].DATAIN
data_in[269] => data_out[269].DATAIN
data_in[270] => data_out[270].DATAIN
data_in[271] => data_out[271].DATAIN
data_in[272] => data_out[272].DATAIN
data_in[273] => data_out[273].DATAIN
data_in[274] => data_out[274].DATAIN
data_in[275] => data_out[275].DATAIN
data_in[276] => data_out[276].DATAIN
data_in[277] => data_out[277].DATAIN
data_in[278] => data_out[278].DATAIN
data_in[279] => data_out[279].DATAIN
data_in[280] => data_out[280].DATAIN
data_in[281] => data_out[281].DATAIN
data_in[282] => data_out[282].DATAIN
data_in[283] => data_out[283].DATAIN
data_in[284] => data_out[284].DATAIN
data_in[285] => data_out[285].DATAIN
data_in[286] => data_out[286].DATAIN
data_in[287] => data_out[287].DATAIN
data_in[288] => data_out[288].DATAIN
data_in[289] => data_out[289].DATAIN
data_in[290] => data_out[290].DATAIN
data_in[291] => data_out[291].DATAIN
data_in[292] => data_out[292].DATAIN
data_in[293] => data_out[293].DATAIN
data_in[294] => data_out[294].DATAIN
data_in[295] => data_out[295].DATAIN
data_in[296] => data_out[296].DATAIN
data_in[297] => data_out[297].DATAIN
data_in[298] => data_out[298].DATAIN
data_in[299] => data_out[299].DATAIN
data_in[300] => data_out[300].DATAIN
data_in[301] => data_out[301].DATAIN
data_in[302] => data_out[302].DATAIN
data_in[303] => data_out[303].DATAIN
data_in[304] => data_out[304].DATAIN
data_in[305] => data_out[305].DATAIN
data_in[306] => data_out[306].DATAIN
data_in[307] => data_out[307].DATAIN
data_in[308] => data_out[308].DATAIN
data_in[309] => data_out[309].DATAIN
data_in[310] => data_out[310].DATAIN
data_in[311] => data_out[311].DATAIN
data_in[312] => data_out[312].DATAIN
data_in[313] => data_out[313].DATAIN
data_in[314] => data_out[314].DATAIN
data_in[315] => data_out[315].DATAIN
data_in[316] => data_out[316].DATAIN
data_in[317] => data_out[317].DATAIN
data_in[318] => data_out[318].DATAIN
data_in[319] => data_out[319].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_in[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_in[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_in[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_in[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_in[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_in[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_in[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_in[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_in[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_in[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_in[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_in[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_in[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_in[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_in[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_in[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_in[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_in[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_in[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_in[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_in[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_in[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_in[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_in[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_in[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_in[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_in[63].DB_MAX_OUTPUT_PORT_TYPE
data_out[64] <= data_in[64].DB_MAX_OUTPUT_PORT_TYPE
data_out[65] <= data_in[65].DB_MAX_OUTPUT_PORT_TYPE
data_out[66] <= data_in[66].DB_MAX_OUTPUT_PORT_TYPE
data_out[67] <= data_in[67].DB_MAX_OUTPUT_PORT_TYPE
data_out[68] <= data_in[68].DB_MAX_OUTPUT_PORT_TYPE
data_out[69] <= data_in[69].DB_MAX_OUTPUT_PORT_TYPE
data_out[70] <= data_in[70].DB_MAX_OUTPUT_PORT_TYPE
data_out[71] <= data_in[71].DB_MAX_OUTPUT_PORT_TYPE
data_out[72] <= data_in[72].DB_MAX_OUTPUT_PORT_TYPE
data_out[73] <= data_in[73].DB_MAX_OUTPUT_PORT_TYPE
data_out[74] <= data_in[74].DB_MAX_OUTPUT_PORT_TYPE
data_out[75] <= data_in[75].DB_MAX_OUTPUT_PORT_TYPE
data_out[76] <= data_in[76].DB_MAX_OUTPUT_PORT_TYPE
data_out[77] <= data_in[77].DB_MAX_OUTPUT_PORT_TYPE
data_out[78] <= data_in[78].DB_MAX_OUTPUT_PORT_TYPE
data_out[79] <= data_in[79].DB_MAX_OUTPUT_PORT_TYPE
data_out[80] <= data_in[80].DB_MAX_OUTPUT_PORT_TYPE
data_out[81] <= data_in[81].DB_MAX_OUTPUT_PORT_TYPE
data_out[82] <= data_in[82].DB_MAX_OUTPUT_PORT_TYPE
data_out[83] <= data_in[83].DB_MAX_OUTPUT_PORT_TYPE
data_out[84] <= data_in[84].DB_MAX_OUTPUT_PORT_TYPE
data_out[85] <= data_in[85].DB_MAX_OUTPUT_PORT_TYPE
data_out[86] <= data_in[86].DB_MAX_OUTPUT_PORT_TYPE
data_out[87] <= data_in[87].DB_MAX_OUTPUT_PORT_TYPE
data_out[88] <= data_in[88].DB_MAX_OUTPUT_PORT_TYPE
data_out[89] <= data_in[89].DB_MAX_OUTPUT_PORT_TYPE
data_out[90] <= data_in[90].DB_MAX_OUTPUT_PORT_TYPE
data_out[91] <= data_in[91].DB_MAX_OUTPUT_PORT_TYPE
data_out[92] <= data_in[92].DB_MAX_OUTPUT_PORT_TYPE
data_out[93] <= data_in[93].DB_MAX_OUTPUT_PORT_TYPE
data_out[94] <= data_in[94].DB_MAX_OUTPUT_PORT_TYPE
data_out[95] <= data_in[95].DB_MAX_OUTPUT_PORT_TYPE
data_out[96] <= data_in[96].DB_MAX_OUTPUT_PORT_TYPE
data_out[97] <= data_in[97].DB_MAX_OUTPUT_PORT_TYPE
data_out[98] <= data_in[98].DB_MAX_OUTPUT_PORT_TYPE
data_out[99] <= data_in[99].DB_MAX_OUTPUT_PORT_TYPE
data_out[100] <= data_in[100].DB_MAX_OUTPUT_PORT_TYPE
data_out[101] <= data_in[101].DB_MAX_OUTPUT_PORT_TYPE
data_out[102] <= data_in[102].DB_MAX_OUTPUT_PORT_TYPE
data_out[103] <= data_in[103].DB_MAX_OUTPUT_PORT_TYPE
data_out[104] <= data_in[104].DB_MAX_OUTPUT_PORT_TYPE
data_out[105] <= data_in[105].DB_MAX_OUTPUT_PORT_TYPE
data_out[106] <= data_in[106].DB_MAX_OUTPUT_PORT_TYPE
data_out[107] <= data_in[107].DB_MAX_OUTPUT_PORT_TYPE
data_out[108] <= data_in[108].DB_MAX_OUTPUT_PORT_TYPE
data_out[109] <= data_in[109].DB_MAX_OUTPUT_PORT_TYPE
data_out[110] <= data_in[110].DB_MAX_OUTPUT_PORT_TYPE
data_out[111] <= data_in[111].DB_MAX_OUTPUT_PORT_TYPE
data_out[112] <= data_in[112].DB_MAX_OUTPUT_PORT_TYPE
data_out[113] <= data_in[113].DB_MAX_OUTPUT_PORT_TYPE
data_out[114] <= data_in[114].DB_MAX_OUTPUT_PORT_TYPE
data_out[115] <= data_in[115].DB_MAX_OUTPUT_PORT_TYPE
data_out[116] <= data_in[116].DB_MAX_OUTPUT_PORT_TYPE
data_out[117] <= data_in[117].DB_MAX_OUTPUT_PORT_TYPE
data_out[118] <= data_in[118].DB_MAX_OUTPUT_PORT_TYPE
data_out[119] <= data_in[119].DB_MAX_OUTPUT_PORT_TYPE
data_out[120] <= data_in[120].DB_MAX_OUTPUT_PORT_TYPE
data_out[121] <= data_in[121].DB_MAX_OUTPUT_PORT_TYPE
data_out[122] <= data_in[122].DB_MAX_OUTPUT_PORT_TYPE
data_out[123] <= data_in[123].DB_MAX_OUTPUT_PORT_TYPE
data_out[124] <= data_in[124].DB_MAX_OUTPUT_PORT_TYPE
data_out[125] <= data_in[125].DB_MAX_OUTPUT_PORT_TYPE
data_out[126] <= data_in[126].DB_MAX_OUTPUT_PORT_TYPE
data_out[127] <= data_in[127].DB_MAX_OUTPUT_PORT_TYPE
data_out[128] <= data_in[128].DB_MAX_OUTPUT_PORT_TYPE
data_out[129] <= data_in[129].DB_MAX_OUTPUT_PORT_TYPE
data_out[130] <= data_in[130].DB_MAX_OUTPUT_PORT_TYPE
data_out[131] <= data_in[131].DB_MAX_OUTPUT_PORT_TYPE
data_out[132] <= data_in[132].DB_MAX_OUTPUT_PORT_TYPE
data_out[133] <= data_in[133].DB_MAX_OUTPUT_PORT_TYPE
data_out[134] <= data_in[134].DB_MAX_OUTPUT_PORT_TYPE
data_out[135] <= data_in[135].DB_MAX_OUTPUT_PORT_TYPE
data_out[136] <= data_in[136].DB_MAX_OUTPUT_PORT_TYPE
data_out[137] <= data_in[137].DB_MAX_OUTPUT_PORT_TYPE
data_out[138] <= data_in[138].DB_MAX_OUTPUT_PORT_TYPE
data_out[139] <= data_in[139].DB_MAX_OUTPUT_PORT_TYPE
data_out[140] <= data_in[140].DB_MAX_OUTPUT_PORT_TYPE
data_out[141] <= data_in[141].DB_MAX_OUTPUT_PORT_TYPE
data_out[142] <= data_in[142].DB_MAX_OUTPUT_PORT_TYPE
data_out[143] <= data_in[143].DB_MAX_OUTPUT_PORT_TYPE
data_out[144] <= data_in[144].DB_MAX_OUTPUT_PORT_TYPE
data_out[145] <= data_in[145].DB_MAX_OUTPUT_PORT_TYPE
data_out[146] <= data_in[146].DB_MAX_OUTPUT_PORT_TYPE
data_out[147] <= data_in[147].DB_MAX_OUTPUT_PORT_TYPE
data_out[148] <= data_in[148].DB_MAX_OUTPUT_PORT_TYPE
data_out[149] <= data_in[149].DB_MAX_OUTPUT_PORT_TYPE
data_out[150] <= data_in[150].DB_MAX_OUTPUT_PORT_TYPE
data_out[151] <= data_in[151].DB_MAX_OUTPUT_PORT_TYPE
data_out[152] <= data_in[152].DB_MAX_OUTPUT_PORT_TYPE
data_out[153] <= data_in[153].DB_MAX_OUTPUT_PORT_TYPE
data_out[154] <= data_in[154].DB_MAX_OUTPUT_PORT_TYPE
data_out[155] <= data_in[155].DB_MAX_OUTPUT_PORT_TYPE
data_out[156] <= data_in[156].DB_MAX_OUTPUT_PORT_TYPE
data_out[157] <= data_in[157].DB_MAX_OUTPUT_PORT_TYPE
data_out[158] <= data_in[158].DB_MAX_OUTPUT_PORT_TYPE
data_out[159] <= data_in[159].DB_MAX_OUTPUT_PORT_TYPE
data_out[160] <= data_in[160].DB_MAX_OUTPUT_PORT_TYPE
data_out[161] <= data_in[161].DB_MAX_OUTPUT_PORT_TYPE
data_out[162] <= data_in[162].DB_MAX_OUTPUT_PORT_TYPE
data_out[163] <= data_in[163].DB_MAX_OUTPUT_PORT_TYPE
data_out[164] <= data_in[164].DB_MAX_OUTPUT_PORT_TYPE
data_out[165] <= data_in[165].DB_MAX_OUTPUT_PORT_TYPE
data_out[166] <= data_in[166].DB_MAX_OUTPUT_PORT_TYPE
data_out[167] <= data_in[167].DB_MAX_OUTPUT_PORT_TYPE
data_out[168] <= data_in[168].DB_MAX_OUTPUT_PORT_TYPE
data_out[169] <= data_in[169].DB_MAX_OUTPUT_PORT_TYPE
data_out[170] <= data_in[170].DB_MAX_OUTPUT_PORT_TYPE
data_out[171] <= data_in[171].DB_MAX_OUTPUT_PORT_TYPE
data_out[172] <= data_in[172].DB_MAX_OUTPUT_PORT_TYPE
data_out[173] <= data_in[173].DB_MAX_OUTPUT_PORT_TYPE
data_out[174] <= data_in[174].DB_MAX_OUTPUT_PORT_TYPE
data_out[175] <= data_in[175].DB_MAX_OUTPUT_PORT_TYPE
data_out[176] <= data_in[176].DB_MAX_OUTPUT_PORT_TYPE
data_out[177] <= data_in[177].DB_MAX_OUTPUT_PORT_TYPE
data_out[178] <= data_in[178].DB_MAX_OUTPUT_PORT_TYPE
data_out[179] <= data_in[179].DB_MAX_OUTPUT_PORT_TYPE
data_out[180] <= data_in[180].DB_MAX_OUTPUT_PORT_TYPE
data_out[181] <= data_in[181].DB_MAX_OUTPUT_PORT_TYPE
data_out[182] <= data_in[182].DB_MAX_OUTPUT_PORT_TYPE
data_out[183] <= data_in[183].DB_MAX_OUTPUT_PORT_TYPE
data_out[184] <= data_in[184].DB_MAX_OUTPUT_PORT_TYPE
data_out[185] <= data_in[185].DB_MAX_OUTPUT_PORT_TYPE
data_out[186] <= data_in[186].DB_MAX_OUTPUT_PORT_TYPE
data_out[187] <= data_in[187].DB_MAX_OUTPUT_PORT_TYPE
data_out[188] <= data_in[188].DB_MAX_OUTPUT_PORT_TYPE
data_out[189] <= data_in[189].DB_MAX_OUTPUT_PORT_TYPE
data_out[190] <= data_in[190].DB_MAX_OUTPUT_PORT_TYPE
data_out[191] <= data_in[191].DB_MAX_OUTPUT_PORT_TYPE
data_out[192] <= data_in[192].DB_MAX_OUTPUT_PORT_TYPE
data_out[193] <= data_in[193].DB_MAX_OUTPUT_PORT_TYPE
data_out[194] <= data_in[194].DB_MAX_OUTPUT_PORT_TYPE
data_out[195] <= data_in[195].DB_MAX_OUTPUT_PORT_TYPE
data_out[196] <= data_in[196].DB_MAX_OUTPUT_PORT_TYPE
data_out[197] <= data_in[197].DB_MAX_OUTPUT_PORT_TYPE
data_out[198] <= data_in[198].DB_MAX_OUTPUT_PORT_TYPE
data_out[199] <= data_in[199].DB_MAX_OUTPUT_PORT_TYPE
data_out[200] <= data_in[200].DB_MAX_OUTPUT_PORT_TYPE
data_out[201] <= data_in[201].DB_MAX_OUTPUT_PORT_TYPE
data_out[202] <= data_in[202].DB_MAX_OUTPUT_PORT_TYPE
data_out[203] <= data_in[203].DB_MAX_OUTPUT_PORT_TYPE
data_out[204] <= data_in[204].DB_MAX_OUTPUT_PORT_TYPE
data_out[205] <= data_in[205].DB_MAX_OUTPUT_PORT_TYPE
data_out[206] <= data_in[206].DB_MAX_OUTPUT_PORT_TYPE
data_out[207] <= data_in[207].DB_MAX_OUTPUT_PORT_TYPE
data_out[208] <= data_in[208].DB_MAX_OUTPUT_PORT_TYPE
data_out[209] <= data_in[209].DB_MAX_OUTPUT_PORT_TYPE
data_out[210] <= data_in[210].DB_MAX_OUTPUT_PORT_TYPE
data_out[211] <= data_in[211].DB_MAX_OUTPUT_PORT_TYPE
data_out[212] <= data_in[212].DB_MAX_OUTPUT_PORT_TYPE
data_out[213] <= data_in[213].DB_MAX_OUTPUT_PORT_TYPE
data_out[214] <= data_in[214].DB_MAX_OUTPUT_PORT_TYPE
data_out[215] <= data_in[215].DB_MAX_OUTPUT_PORT_TYPE
data_out[216] <= data_in[216].DB_MAX_OUTPUT_PORT_TYPE
data_out[217] <= data_in[217].DB_MAX_OUTPUT_PORT_TYPE
data_out[218] <= data_in[218].DB_MAX_OUTPUT_PORT_TYPE
data_out[219] <= data_in[219].DB_MAX_OUTPUT_PORT_TYPE
data_out[220] <= data_in[220].DB_MAX_OUTPUT_PORT_TYPE
data_out[221] <= data_in[221].DB_MAX_OUTPUT_PORT_TYPE
data_out[222] <= data_in[222].DB_MAX_OUTPUT_PORT_TYPE
data_out[223] <= data_in[223].DB_MAX_OUTPUT_PORT_TYPE
data_out[224] <= data_in[224].DB_MAX_OUTPUT_PORT_TYPE
data_out[225] <= data_in[225].DB_MAX_OUTPUT_PORT_TYPE
data_out[226] <= data_in[226].DB_MAX_OUTPUT_PORT_TYPE
data_out[227] <= data_in[227].DB_MAX_OUTPUT_PORT_TYPE
data_out[228] <= data_in[228].DB_MAX_OUTPUT_PORT_TYPE
data_out[229] <= data_in[229].DB_MAX_OUTPUT_PORT_TYPE
data_out[230] <= data_in[230].DB_MAX_OUTPUT_PORT_TYPE
data_out[231] <= data_in[231].DB_MAX_OUTPUT_PORT_TYPE
data_out[232] <= data_in[232].DB_MAX_OUTPUT_PORT_TYPE
data_out[233] <= data_in[233].DB_MAX_OUTPUT_PORT_TYPE
data_out[234] <= data_in[234].DB_MAX_OUTPUT_PORT_TYPE
data_out[235] <= data_in[235].DB_MAX_OUTPUT_PORT_TYPE
data_out[236] <= data_in[236].DB_MAX_OUTPUT_PORT_TYPE
data_out[237] <= data_in[237].DB_MAX_OUTPUT_PORT_TYPE
data_out[238] <= data_in[238].DB_MAX_OUTPUT_PORT_TYPE
data_out[239] <= data_in[239].DB_MAX_OUTPUT_PORT_TYPE
data_out[240] <= data_in[240].DB_MAX_OUTPUT_PORT_TYPE
data_out[241] <= data_in[241].DB_MAX_OUTPUT_PORT_TYPE
data_out[242] <= data_in[242].DB_MAX_OUTPUT_PORT_TYPE
data_out[243] <= data_in[243].DB_MAX_OUTPUT_PORT_TYPE
data_out[244] <= data_in[244].DB_MAX_OUTPUT_PORT_TYPE
data_out[245] <= data_in[245].DB_MAX_OUTPUT_PORT_TYPE
data_out[246] <= data_in[246].DB_MAX_OUTPUT_PORT_TYPE
data_out[247] <= data_in[247].DB_MAX_OUTPUT_PORT_TYPE
data_out[248] <= data_in[248].DB_MAX_OUTPUT_PORT_TYPE
data_out[249] <= data_in[249].DB_MAX_OUTPUT_PORT_TYPE
data_out[250] <= data_in[250].DB_MAX_OUTPUT_PORT_TYPE
data_out[251] <= data_in[251].DB_MAX_OUTPUT_PORT_TYPE
data_out[252] <= data_in[252].DB_MAX_OUTPUT_PORT_TYPE
data_out[253] <= data_in[253].DB_MAX_OUTPUT_PORT_TYPE
data_out[254] <= data_in[254].DB_MAX_OUTPUT_PORT_TYPE
data_out[255] <= data_in[255].DB_MAX_OUTPUT_PORT_TYPE
data_out[256] <= data_in[256].DB_MAX_OUTPUT_PORT_TYPE
data_out[257] <= data_in[257].DB_MAX_OUTPUT_PORT_TYPE
data_out[258] <= data_in[258].DB_MAX_OUTPUT_PORT_TYPE
data_out[259] <= data_in[259].DB_MAX_OUTPUT_PORT_TYPE
data_out[260] <= data_in[260].DB_MAX_OUTPUT_PORT_TYPE
data_out[261] <= data_in[261].DB_MAX_OUTPUT_PORT_TYPE
data_out[262] <= data_in[262].DB_MAX_OUTPUT_PORT_TYPE
data_out[263] <= data_in[263].DB_MAX_OUTPUT_PORT_TYPE
data_out[264] <= data_in[264].DB_MAX_OUTPUT_PORT_TYPE
data_out[265] <= data_in[265].DB_MAX_OUTPUT_PORT_TYPE
data_out[266] <= data_in[266].DB_MAX_OUTPUT_PORT_TYPE
data_out[267] <= data_in[267].DB_MAX_OUTPUT_PORT_TYPE
data_out[268] <= data_in[268].DB_MAX_OUTPUT_PORT_TYPE
data_out[269] <= data_in[269].DB_MAX_OUTPUT_PORT_TYPE
data_out[270] <= data_in[270].DB_MAX_OUTPUT_PORT_TYPE
data_out[271] <= data_in[271].DB_MAX_OUTPUT_PORT_TYPE
data_out[272] <= data_in[272].DB_MAX_OUTPUT_PORT_TYPE
data_out[273] <= data_in[273].DB_MAX_OUTPUT_PORT_TYPE
data_out[274] <= data_in[274].DB_MAX_OUTPUT_PORT_TYPE
data_out[275] <= data_in[275].DB_MAX_OUTPUT_PORT_TYPE
data_out[276] <= data_in[276].DB_MAX_OUTPUT_PORT_TYPE
data_out[277] <= data_in[277].DB_MAX_OUTPUT_PORT_TYPE
data_out[278] <= data_in[278].DB_MAX_OUTPUT_PORT_TYPE
data_out[279] <= data_in[279].DB_MAX_OUTPUT_PORT_TYPE
data_out[280] <= data_in[280].DB_MAX_OUTPUT_PORT_TYPE
data_out[281] <= data_in[281].DB_MAX_OUTPUT_PORT_TYPE
data_out[282] <= data_in[282].DB_MAX_OUTPUT_PORT_TYPE
data_out[283] <= data_in[283].DB_MAX_OUTPUT_PORT_TYPE
data_out[284] <= data_in[284].DB_MAX_OUTPUT_PORT_TYPE
data_out[285] <= data_in[285].DB_MAX_OUTPUT_PORT_TYPE
data_out[286] <= data_in[286].DB_MAX_OUTPUT_PORT_TYPE
data_out[287] <= data_in[287].DB_MAX_OUTPUT_PORT_TYPE
data_out[288] <= data_in[288].DB_MAX_OUTPUT_PORT_TYPE
data_out[289] <= data_in[289].DB_MAX_OUTPUT_PORT_TYPE
data_out[290] <= data_in[290].DB_MAX_OUTPUT_PORT_TYPE
data_out[291] <= data_in[291].DB_MAX_OUTPUT_PORT_TYPE
data_out[292] <= data_in[292].DB_MAX_OUTPUT_PORT_TYPE
data_out[293] <= data_in[293].DB_MAX_OUTPUT_PORT_TYPE
data_out[294] <= data_in[294].DB_MAX_OUTPUT_PORT_TYPE
data_out[295] <= data_in[295].DB_MAX_OUTPUT_PORT_TYPE
data_out[296] <= data_in[296].DB_MAX_OUTPUT_PORT_TYPE
data_out[297] <= data_in[297].DB_MAX_OUTPUT_PORT_TYPE
data_out[298] <= data_in[298].DB_MAX_OUTPUT_PORT_TYPE
data_out[299] <= data_in[299].DB_MAX_OUTPUT_PORT_TYPE
data_out[300] <= data_in[300].DB_MAX_OUTPUT_PORT_TYPE
data_out[301] <= data_in[301].DB_MAX_OUTPUT_PORT_TYPE
data_out[302] <= data_in[302].DB_MAX_OUTPUT_PORT_TYPE
data_out[303] <= data_in[303].DB_MAX_OUTPUT_PORT_TYPE
data_out[304] <= data_in[304].DB_MAX_OUTPUT_PORT_TYPE
data_out[305] <= data_in[305].DB_MAX_OUTPUT_PORT_TYPE
data_out[306] <= data_in[306].DB_MAX_OUTPUT_PORT_TYPE
data_out[307] <= data_in[307].DB_MAX_OUTPUT_PORT_TYPE
data_out[308] <= data_in[308].DB_MAX_OUTPUT_PORT_TYPE
data_out[309] <= data_in[309].DB_MAX_OUTPUT_PORT_TYPE
data_out[310] <= data_in[310].DB_MAX_OUTPUT_PORT_TYPE
data_out[311] <= data_in[311].DB_MAX_OUTPUT_PORT_TYPE
data_out[312] <= data_in[312].DB_MAX_OUTPUT_PORT_TYPE
data_out[313] <= data_in[313].DB_MAX_OUTPUT_PORT_TYPE
data_out[314] <= data_in[314].DB_MAX_OUTPUT_PORT_TYPE
data_out[315] <= data_in[315].DB_MAX_OUTPUT_PORT_TYPE
data_out[316] <= data_in[316].DB_MAX_OUTPUT_PORT_TYPE
data_out[317] <= data_in[317].DB_MAX_OUTPUT_PORT_TYPE
data_out[318] <= data_in[318].DB_MAX_OUTPUT_PORT_TYPE
data_out[319] <= data_in[319].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3
out_unnamed_matvec8_matvec_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_burstcount
out_o_readdata[0] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[1] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[2] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[3] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[4] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[5] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[6] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[7] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[8] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[9] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[10] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[11] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[12] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[13] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[14] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[15] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[16] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[17] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[18] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[19] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[20] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[21] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[22] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[23] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[24] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[25] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[26] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[27] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[28] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[29] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[30] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_readdata[31] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_data_out
out_o_valid[0] <= matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0.out_valid_out
out_unnamed_matvec8_matvec_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_byteenable
out_unnamed_matvec8_matvec_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_byteenable
out_unnamed_matvec8_matvec_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_enable
out_unnamed_matvec8_matvec_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_read
out_unnamed_matvec8_matvec_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_write
out_unnamed_matvec8_matvec_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
out_unnamed_matvec8_matvec_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_unnamed_matvec8_matvec1_flush_bitsignaltemp.IN1
in_unnamed_matvec8_matvec_avm_readdata[0] => in_unnamed_matvec8_matvec_avm_readdata[0].IN1
in_unnamed_matvec8_matvec_avm_readdata[1] => in_unnamed_matvec8_matvec_avm_readdata[1].IN1
in_unnamed_matvec8_matvec_avm_readdata[2] => in_unnamed_matvec8_matvec_avm_readdata[2].IN1
in_unnamed_matvec8_matvec_avm_readdata[3] => in_unnamed_matvec8_matvec_avm_readdata[3].IN1
in_unnamed_matvec8_matvec_avm_readdata[4] => in_unnamed_matvec8_matvec_avm_readdata[4].IN1
in_unnamed_matvec8_matvec_avm_readdata[5] => in_unnamed_matvec8_matvec_avm_readdata[5].IN1
in_unnamed_matvec8_matvec_avm_readdata[6] => in_unnamed_matvec8_matvec_avm_readdata[6].IN1
in_unnamed_matvec8_matvec_avm_readdata[7] => in_unnamed_matvec8_matvec_avm_readdata[7].IN1
in_unnamed_matvec8_matvec_avm_readdata[8] => in_unnamed_matvec8_matvec_avm_readdata[8].IN1
in_unnamed_matvec8_matvec_avm_readdata[9] => in_unnamed_matvec8_matvec_avm_readdata[9].IN1
in_unnamed_matvec8_matvec_avm_readdata[10] => in_unnamed_matvec8_matvec_avm_readdata[10].IN1
in_unnamed_matvec8_matvec_avm_readdata[11] => in_unnamed_matvec8_matvec_avm_readdata[11].IN1
in_unnamed_matvec8_matvec_avm_readdata[12] => in_unnamed_matvec8_matvec_avm_readdata[12].IN1
in_unnamed_matvec8_matvec_avm_readdata[13] => in_unnamed_matvec8_matvec_avm_readdata[13].IN1
in_unnamed_matvec8_matvec_avm_readdata[14] => in_unnamed_matvec8_matvec_avm_readdata[14].IN1
in_unnamed_matvec8_matvec_avm_readdata[15] => in_unnamed_matvec8_matvec_avm_readdata[15].IN1
in_unnamed_matvec8_matvec_avm_readdata[16] => in_unnamed_matvec8_matvec_avm_readdata[16].IN1
in_unnamed_matvec8_matvec_avm_readdata[17] => in_unnamed_matvec8_matvec_avm_readdata[17].IN1
in_unnamed_matvec8_matvec_avm_readdata[18] => in_unnamed_matvec8_matvec_avm_readdata[18].IN1
in_unnamed_matvec8_matvec_avm_readdata[19] => in_unnamed_matvec8_matvec_avm_readdata[19].IN1
in_unnamed_matvec8_matvec_avm_readdata[20] => in_unnamed_matvec8_matvec_avm_readdata[20].IN1
in_unnamed_matvec8_matvec_avm_readdata[21] => in_unnamed_matvec8_matvec_avm_readdata[21].IN1
in_unnamed_matvec8_matvec_avm_readdata[22] => in_unnamed_matvec8_matvec_avm_readdata[22].IN1
in_unnamed_matvec8_matvec_avm_readdata[23] => in_unnamed_matvec8_matvec_avm_readdata[23].IN1
in_unnamed_matvec8_matvec_avm_readdata[24] => in_unnamed_matvec8_matvec_avm_readdata[24].IN1
in_unnamed_matvec8_matvec_avm_readdata[25] => in_unnamed_matvec8_matvec_avm_readdata[25].IN1
in_unnamed_matvec8_matvec_avm_readdata[26] => in_unnamed_matvec8_matvec_avm_readdata[26].IN1
in_unnamed_matvec8_matvec_avm_readdata[27] => in_unnamed_matvec8_matvec_avm_readdata[27].IN1
in_unnamed_matvec8_matvec_avm_readdata[28] => in_unnamed_matvec8_matvec_avm_readdata[28].IN1
in_unnamed_matvec8_matvec_avm_readdata[29] => in_unnamed_matvec8_matvec_avm_readdata[29].IN1
in_unnamed_matvec8_matvec_avm_readdata[30] => in_unnamed_matvec8_matvec_avm_readdata[30].IN1
in_unnamed_matvec8_matvec_avm_readdata[31] => in_unnamed_matvec8_matvec_avm_readdata[31].IN1
in_unnamed_matvec8_matvec_avm_readdatavalid[0] => i_llvm_fpga_mem_unnamed_matvec8_matvec1_avm_readdatavalid_bitsignaltemp.IN1
in_unnamed_matvec8_matvec_avm_waitrequest[0] => i_llvm_fpga_mem_unnamed_matvec8_matvec1_avm_waitrequest_bitsignaltemp.IN1
in_unnamed_matvec8_matvec_avm_writeack[0] => i_llvm_fpga_mem_unnamed_matvec8_matvec1_avm_writeack_bitsignaltemp.IN1
out_unnamed_matvec8_matvec_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
out_unnamed_matvec8_matvec_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.avm_address
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_dependence[0] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_unnamed_matvec8_matvec1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_unnamed_matvec8_matvec1_i_valid_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0
out_data_out[0] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= readdata_reg_unnamed_matvec8_matvec0_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= readdata_reg_unnamed_matvec8_matvec0_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => readdata_reg_unnamed_matvec8_matvec0_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_readdata_reg_unnamed_matvec8_matvec0_valid_reg_q[0].IN1
out_stall_out[0] <= readdata_reg_unnamed_matvec8_matvec0_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[0].DATAIN
in_data_in[1] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[1].DATAIN
in_data_in[2] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[2].DATAIN
in_data_in[3] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[3].DATAIN
in_data_in[4] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[4].DATAIN
in_data_in[5] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[5].DATAIN
in_data_in[6] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[6].DATAIN
in_data_in[7] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[7].DATAIN
in_data_in[8] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[8].DATAIN
in_data_in[9] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[9].DATAIN
in_data_in[10] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[10].DATAIN
in_data_in[11] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[11].DATAIN
in_data_in[12] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[12].DATAIN
in_data_in[13] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[13].DATAIN
in_data_in[14] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[14].DATAIN
in_data_in[15] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[15].DATAIN
in_data_in[16] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[16].DATAIN
in_data_in[17] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[17].DATAIN
in_data_in[18] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[18].DATAIN
in_data_in[19] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[19].DATAIN
in_data_in[20] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[20].DATAIN
in_data_in[21] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[21].DATAIN
in_data_in[22] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[22].DATAIN
in_data_in[23] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[23].DATAIN
in_data_in[24] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[24].DATAIN
in_data_in[25] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[25].DATAIN
in_data_in[26] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[26].DATAIN
in_data_in[27] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[27].DATAIN
in_data_in[28] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[28].DATAIN
in_data_in[29] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[29].DATAIN
in_data_in[30] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[30].DATAIN
in_data_in[31] => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[31].DATAIN
in_valid_in[0] => readdata_reg_unnamed_matvec8_matvec0_valid_reg_q[0].DATAIN
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[0].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[1].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[2].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[3].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[4].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[5].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[6].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[7].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[8].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[9].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[10].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[11].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[12].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[13].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[14].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[15].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[16].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[17].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[18].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[19].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[20].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[21].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[22].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[23].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[24].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[25].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[26].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[27].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[28].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[29].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[30].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[31].CLK
clock => readdata_reg_unnamed_matvec8_matvec0_valid_reg_q[0].CLK
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[0].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[1].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[2].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[3].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[4].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[5].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[6].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[7].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[8].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[9].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[10].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[11].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[12].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[13].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[14].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[15].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[16].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[17].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[18].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[19].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[20].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[21].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[22].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[23].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[24].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[25].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[26].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[27].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[28].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[29].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[30].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_data_reg_q[31].ACLR
resetn => readdata_reg_unnamed_matvec8_matvec0_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_read:pipelined_read.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= lsu_pipelined_read:pipelined_read.o_empty
o_almost_empty <= lsu_pipelined_read:pipelined_read.o_almost_empty
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => lsu_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_read:pipelined_read.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_read:pipelined_read.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read
clk => clk.IN4
resetn => resetn.IN1
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[0].IN1
i_address[1] => core_data_in[1].IN1
i_address[2] => core_data_in[2].IN1
i_address[3] => core_data_in[3].IN1
i_address[4] => core_data_in[4].IN1
i_address[5] => core_data_in[5].IN1
i_address[6] => core_data_in[6].IN1
i_address[7] => core_data_in[7].IN1
i_address[8] => core_data_in[8].IN1
i_address[9] => core_data_in[9].IN1
i_address[10] => core_data_in[10].IN1
i_address[11] => core_data_in[11].IN1
i_address[12] => core_data_in[12].IN1
i_address[13] => core_data_in[13].IN1
i_address[14] => core_data_in[14].IN1
i_address[15] => core_data_in[15].IN1
i_address[16] => core_data_in[16].IN1
i_address[17] => core_data_in[17].IN1
i_address[18] => core_data_in[18].IN1
i_address[19] => core_data_in[19].IN1
i_address[20] => core_data_in[20].IN1
i_address[21] => core_data_in[21].IN1
i_address[22] => core_data_in[22].IN1
i_address[23] => core_data_in[23].IN1
i_address[24] => core_data_in[24].IN1
i_address[25] => core_data_in[25].IN1
i_address[26] => core_data_in[26].IN1
i_address[27] => core_data_in[27].IN1
i_address[28] => core_data_in[28].IN1
i_address[29] => core_data_in[29].IN1
i_address[30] => core_data_in[30].IN1
i_address[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= hld_fifo:data_fifo.o_data
o_readdata[1] <= hld_fifo:data_fifo.o_data
o_readdata[2] <= hld_fifo:data_fifo.o_data
o_readdata[3] <= hld_fifo:data_fifo.o_data
o_readdata[4] <= hld_fifo:data_fifo.o_data
o_readdata[5] <= hld_fifo:data_fifo.o_data
o_readdata[6] <= hld_fifo:data_fifo.o_data
o_readdata[7] <= hld_fifo:data_fifo.o_data
o_readdata[8] <= hld_fifo:data_fifo.o_data
o_readdata[9] <= hld_fifo:data_fifo.o_data
o_readdata[10] <= hld_fifo:data_fifo.o_data
o_readdata[11] <= hld_fifo:data_fifo.o_data
o_readdata[12] <= hld_fifo:data_fifo.o_data
o_readdata[13] <= hld_fifo:data_fifo.o_data
o_readdata[14] <= hld_fifo:data_fifo.o_data
o_readdata[15] <= hld_fifo:data_fifo.o_data
o_readdata[16] <= hld_fifo:data_fifo.o_data
o_readdata[17] <= hld_fifo:data_fifo.o_data
o_readdata[18] <= hld_fifo:data_fifo.o_data
o_readdata[19] <= hld_fifo:data_fifo.o_data
o_readdata[20] <= hld_fifo:data_fifo.o_data
o_readdata[21] <= hld_fifo:data_fifo.o_data
o_readdata[22] <= hld_fifo:data_fifo.o_data
o_readdata[23] <= hld_fifo:data_fifo.o_data
o_readdata[24] <= hld_fifo:data_fifo.o_data
o_readdata[25] <= hld_fifo:data_fifo.o_data
o_readdata[26] <= hld_fifo:data_fifo.o_data
o_readdata[27] <= hld_fifo:data_fifo.o_data
o_readdata[28] <= hld_fifo:data_fifo.o_data
o_readdata[29] <= hld_fifo:data_fifo.o_data
o_readdata[30] <= hld_fifo:data_fifo.o_data
o_readdata[31] <= hld_fifo:data_fifo.o_data
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:input_fifo.o_data
avm_address[3] <= hld_fifo:input_fifo.o_data
avm_address[4] <= hld_fifo:input_fifo.o_data
avm_address[5] <= hld_fifo:input_fifo.o_data
avm_address[6] <= hld_fifo:input_fifo.o_data
avm_address[7] <= hld_fifo:input_fifo.o_data
avm_address[8] <= hld_fifo:input_fifo.o_data
avm_address[9] <= hld_fifo:input_fifo.o_data
avm_address[10] <= hld_fifo:input_fifo.o_data
avm_address[11] <= hld_fifo:input_fifo.o_data
avm_address[12] <= hld_fifo:input_fifo.o_data
avm_address[13] <= hld_fifo:input_fifo.o_data
avm_address[14] <= hld_fifo:input_fifo.o_data
avm_address[15] <= hld_fifo:input_fifo.o_data
avm_address[16] <= hld_fifo:input_fifo.o_data
avm_address[17] <= hld_fifo:input_fifo.o_data
avm_address[18] <= hld_fifo:input_fifo.o_data
avm_address[19] <= hld_fifo:input_fifo.o_data
avm_address[20] <= hld_fifo:input_fifo.o_data
avm_address[21] <= hld_fifo:input_fifo.o_data
avm_address[22] <= hld_fifo:input_fifo.o_data
avm_address[23] <= hld_fifo:input_fifo.o_data
avm_address[24] <= hld_fifo:input_fifo.o_data
avm_address[25] <= hld_fifo:input_fifo.o_data
avm_address[26] <= hld_fifo:input_fifo.o_data
avm_address[27] <= hld_fifo:input_fifo.o_data
avm_address[28] <= hld_fifo:input_fifo.o_data
avm_address[29] <= hld_fifo:input_fifo.o_data
avm_address[30] <= hld_fifo:input_fifo.o_data
avm_address[31] <= hld_fifo:input_fifo.o_data
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => rdata[0].IN1
avm_readdata[1] => rdata[1].IN1
avm_readdata[2] => rdata[2].IN1
avm_readdata[3] => rdata[3].IN1
avm_readdata[4] => rdata[4].IN1
avm_readdata[5] => rdata[5].IN1
avm_readdata[6] => rdata[6].IN1
avm_readdata[7] => rdata[7].IN1
avm_readdata[8] => rdata[8].IN1
avm_readdata[9] => rdata[9].IN1
avm_readdata[10] => rdata[10].IN1
avm_readdata[11] => rdata[11].IN1
avm_readdata[12] => rdata[12].IN1
avm_readdata[13] => rdata[13].IN1
avm_readdata[14] => rdata[14].IN1
avm_readdata[15] => rdata[15].IN1
avm_readdata[16] => rdata[16].IN1
avm_readdata[17] => rdata[17].IN1
avm_readdata[18] => rdata[18].IN1
avm_readdata[19] => rdata[19].IN1
avm_readdata[20] => rdata[20].IN1
avm_readdata[21] => rdata[21].IN1
avm_readdata[22] => rdata[22].IN1
avm_readdata[23] => rdata[23].IN1
avm_readdata[24] => rdata[24].IN1
avm_readdata[25] => rdata[25].IN1
avm_readdata[26] => rdata[26].IN1
avm_readdata[27] => rdata[27].IN1
avm_readdata[28] => rdata[28].IN1
avm_readdata[29] => rdata[29].IN1
avm_readdata[30] => rdata[30].IN1
avm_readdata[31] => rdata[31].IN1
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => avm_readdatavalid.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3|lsu_top:thei_llvm_fpga_mem_unnamed_matvec8_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_B3_branch:thematvec_B3_branch
in_c0_exe343[0] => c0_exe343_reg_q[0].DATAIN
in_c0_exe343[1] => c0_exe343_reg_q[1].DATAIN
in_c0_exe343[2] => c0_exe343_reg_q[2].DATAIN
in_c0_exe343[3] => c0_exe343_reg_q[3].DATAIN
in_c0_exe343[4] => c0_exe343_reg_q[4].DATAIN
in_c0_exe343[5] => c0_exe343_reg_q[5].DATAIN
in_c0_exe343[6] => c0_exe343_reg_q[6].DATAIN
in_c0_exe343[7] => c0_exe343_reg_q[7].DATAIN
in_c0_exe343[8] => c0_exe343_reg_q[8].DATAIN
in_c0_exe343[9] => c0_exe343_reg_q[9].DATAIN
in_c0_exe343[10] => c0_exe343_reg_q[10].DATAIN
in_c0_exe343[11] => c0_exe343_reg_q[11].DATAIN
in_c0_exe343[12] => c0_exe343_reg_q[12].DATAIN
in_c0_exe343[13] => c0_exe343_reg_q[13].DATAIN
in_c0_exe343[14] => c0_exe343_reg_q[14].DATAIN
in_c0_exe343[15] => c0_exe343_reg_q[15].DATAIN
in_c0_exe343[16] => c0_exe343_reg_q[16].DATAIN
in_c0_exe343[17] => c0_exe343_reg_q[17].DATAIN
in_c0_exe343[18] => c0_exe343_reg_q[18].DATAIN
in_c0_exe343[19] => c0_exe343_reg_q[19].DATAIN
in_c0_exe343[20] => c0_exe343_reg_q[20].DATAIN
in_c0_exe343[21] => c0_exe343_reg_q[21].DATAIN
in_c0_exe343[22] => c0_exe343_reg_q[22].DATAIN
in_c0_exe343[23] => c0_exe343_reg_q[23].DATAIN
in_c0_exe343[24] => c0_exe343_reg_q[24].DATAIN
in_c0_exe343[25] => c0_exe343_reg_q[25].DATAIN
in_c0_exe343[26] => c0_exe343_reg_q[26].DATAIN
in_c0_exe343[27] => c0_exe343_reg_q[27].DATAIN
in_c0_exe343[28] => c0_exe343_reg_q[28].DATAIN
in_c0_exe343[29] => c0_exe343_reg_q[29].DATAIN
in_c0_exe343[30] => c0_exe343_reg_q[30].DATAIN
in_c0_exe343[31] => c0_exe343_reg_q[31].DATAIN
in_c0_exe7[0] => valid_out_0_and_q[0].IN0
in_c0_exe7[0] => valid_out_1_and_q[0].IN0
in_c0_exe8[0] => c0_exe8_reg_q[0].DATAIN
in_c0_exe9[0] => c0_exe9_reg_q[0].DATAIN
in_c1_exe1[0] => c1_exe1_reg_q[0].DATAIN
in_c1_exe1[1] => c1_exe1_reg_q[1].DATAIN
in_c1_exe1[2] => c1_exe1_reg_q[2].DATAIN
in_c1_exe1[3] => c1_exe1_reg_q[3].DATAIN
in_c1_exe1[4] => c1_exe1_reg_q[4].DATAIN
in_c1_exe1[5] => c1_exe1_reg_q[5].DATAIN
in_c1_exe1[6] => c1_exe1_reg_q[6].DATAIN
in_c1_exe1[7] => c1_exe1_reg_q[7].DATAIN
in_c1_exe1[8] => c1_exe1_reg_q[8].DATAIN
in_c1_exe1[9] => c1_exe1_reg_q[9].DATAIN
in_c1_exe1[10] => c1_exe1_reg_q[10].DATAIN
in_c1_exe1[11] => c1_exe1_reg_q[11].DATAIN
in_c1_exe1[12] => c1_exe1_reg_q[12].DATAIN
in_c1_exe1[13] => c1_exe1_reg_q[13].DATAIN
in_c1_exe1[14] => c1_exe1_reg_q[14].DATAIN
in_c1_exe1[15] => c1_exe1_reg_q[15].DATAIN
in_c1_exe1[16] => c1_exe1_reg_q[16].DATAIN
in_c1_exe1[17] => c1_exe1_reg_q[17].DATAIN
in_c1_exe1[18] => c1_exe1_reg_q[18].DATAIN
in_c1_exe1[19] => c1_exe1_reg_q[19].DATAIN
in_c1_exe1[20] => c1_exe1_reg_q[20].DATAIN
in_c1_exe1[21] => c1_exe1_reg_q[21].DATAIN
in_c1_exe1[22] => c1_exe1_reg_q[22].DATAIN
in_c1_exe1[23] => c1_exe1_reg_q[23].DATAIN
in_c1_exe1[24] => c1_exe1_reg_q[24].DATAIN
in_c1_exe1[25] => c1_exe1_reg_q[25].DATAIN
in_c1_exe1[26] => c1_exe1_reg_q[26].DATAIN
in_c1_exe1[27] => c1_exe1_reg_q[27].DATAIN
in_c1_exe1[28] => c1_exe1_reg_q[28].DATAIN
in_c1_exe1[29] => c1_exe1_reg_q[29].DATAIN
in_c1_exe1[30] => c1_exe1_reg_q[30].DATAIN
in_c1_exe1[31] => c1_exe1_reg_q[31].DATAIN
in_stall_in_0[0] => not_valid_or_not_stall_0_q[0].IN1
in_stall_in_1[0] => not_valid_or_not_stall_1_q[0].IN1
in_valid_in[0] => valid_out_1_and_q[0].IN1
in_valid_in[0] => valid_out_0_and_q[0].IN1
out_c0_exe343[0] <= c0_exe343_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[1] <= c0_exe343_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[2] <= c0_exe343_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[3] <= c0_exe343_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[4] <= c0_exe343_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[5] <= c0_exe343_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[6] <= c0_exe343_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[7] <= c0_exe343_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[8] <= c0_exe343_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[9] <= c0_exe343_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[10] <= c0_exe343_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[11] <= c0_exe343_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[12] <= c0_exe343_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[13] <= c0_exe343_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[14] <= c0_exe343_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[15] <= c0_exe343_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[16] <= c0_exe343_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[17] <= c0_exe343_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[18] <= c0_exe343_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[19] <= c0_exe343_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[20] <= c0_exe343_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[21] <= c0_exe343_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[22] <= c0_exe343_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[23] <= c0_exe343_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[24] <= c0_exe343_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[25] <= c0_exe343_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[26] <= c0_exe343_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[27] <= c0_exe343_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[28] <= c0_exe343_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[29] <= c0_exe343_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[30] <= c0_exe343_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe343[31] <= c0_exe343_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe8[0] <= c0_exe8_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe9[0] <= c0_exe9_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[0] <= c1_exe1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[1] <= c1_exe1_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[2] <= c1_exe1_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[3] <= c1_exe1_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[4] <= c1_exe1_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[5] <= c1_exe1_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[6] <= c1_exe1_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[7] <= c1_exe1_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[8] <= c1_exe1_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[9] <= c1_exe1_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[10] <= c1_exe1_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[11] <= c1_exe1_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[12] <= c1_exe1_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[13] <= c1_exe1_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[14] <= c1_exe1_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[15] <= c1_exe1_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[16] <= c1_exe1_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[17] <= c1_exe1_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[18] <= c1_exe1_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[19] <= c1_exe1_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[20] <= c1_exe1_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[21] <= c1_exe1_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[22] <= c1_exe1_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[23] <= c1_exe1_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[24] <= c1_exe1_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[25] <= c1_exe1_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[26] <= c1_exe1_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[27] <= c1_exe1_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[28] <= c1_exe1_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[29] <= c1_exe1_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[30] <= c1_exe1_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe1[31] <= c1_exe1_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out[0] <= matvec_B3_branch_enable_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= valid_0_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_1[0] <= valid_1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => c1_exe1_reg_q[0].CLK
clock => c1_exe1_reg_q[1].CLK
clock => c1_exe1_reg_q[2].CLK
clock => c1_exe1_reg_q[3].CLK
clock => c1_exe1_reg_q[4].CLK
clock => c1_exe1_reg_q[5].CLK
clock => c1_exe1_reg_q[6].CLK
clock => c1_exe1_reg_q[7].CLK
clock => c1_exe1_reg_q[8].CLK
clock => c1_exe1_reg_q[9].CLK
clock => c1_exe1_reg_q[10].CLK
clock => c1_exe1_reg_q[11].CLK
clock => c1_exe1_reg_q[12].CLK
clock => c1_exe1_reg_q[13].CLK
clock => c1_exe1_reg_q[14].CLK
clock => c1_exe1_reg_q[15].CLK
clock => c1_exe1_reg_q[16].CLK
clock => c1_exe1_reg_q[17].CLK
clock => c1_exe1_reg_q[18].CLK
clock => c1_exe1_reg_q[19].CLK
clock => c1_exe1_reg_q[20].CLK
clock => c1_exe1_reg_q[21].CLK
clock => c1_exe1_reg_q[22].CLK
clock => c1_exe1_reg_q[23].CLK
clock => c1_exe1_reg_q[24].CLK
clock => c1_exe1_reg_q[25].CLK
clock => c1_exe1_reg_q[26].CLK
clock => c1_exe1_reg_q[27].CLK
clock => c1_exe1_reg_q[28].CLK
clock => c1_exe1_reg_q[29].CLK
clock => c1_exe1_reg_q[30].CLK
clock => c1_exe1_reg_q[31].CLK
clock => c0_exe9_reg_q[0].CLK
clock => c0_exe8_reg_q[0].CLK
clock => c0_exe343_reg_q[0].CLK
clock => c0_exe343_reg_q[1].CLK
clock => c0_exe343_reg_q[2].CLK
clock => c0_exe343_reg_q[3].CLK
clock => c0_exe343_reg_q[4].CLK
clock => c0_exe343_reg_q[5].CLK
clock => c0_exe343_reg_q[6].CLK
clock => c0_exe343_reg_q[7].CLK
clock => c0_exe343_reg_q[8].CLK
clock => c0_exe343_reg_q[9].CLK
clock => c0_exe343_reg_q[10].CLK
clock => c0_exe343_reg_q[11].CLK
clock => c0_exe343_reg_q[12].CLK
clock => c0_exe343_reg_q[13].CLK
clock => c0_exe343_reg_q[14].CLK
clock => c0_exe343_reg_q[15].CLK
clock => c0_exe343_reg_q[16].CLK
clock => c0_exe343_reg_q[17].CLK
clock => c0_exe343_reg_q[18].CLK
clock => c0_exe343_reg_q[19].CLK
clock => c0_exe343_reg_q[20].CLK
clock => c0_exe343_reg_q[21].CLK
clock => c0_exe343_reg_q[22].CLK
clock => c0_exe343_reg_q[23].CLK
clock => c0_exe343_reg_q[24].CLK
clock => c0_exe343_reg_q[25].CLK
clock => c0_exe343_reg_q[26].CLK
clock => c0_exe343_reg_q[27].CLK
clock => c0_exe343_reg_q[28].CLK
clock => c0_exe343_reg_q[29].CLK
clock => c0_exe343_reg_q[30].CLK
clock => c0_exe343_reg_q[31].CLK
clock => valid_0_reg_q[0].CLK
clock => valid_1_reg_q[0].CLK
resetn => c0_exe343_reg_q[0].ACLR
resetn => c0_exe343_reg_q[1].ACLR
resetn => c0_exe343_reg_q[2].ACLR
resetn => c0_exe343_reg_q[3].ACLR
resetn => c0_exe343_reg_q[4].ACLR
resetn => c0_exe343_reg_q[5].ACLR
resetn => c0_exe343_reg_q[6].ACLR
resetn => c0_exe343_reg_q[7].ACLR
resetn => c0_exe343_reg_q[8].ACLR
resetn => c0_exe343_reg_q[9].ACLR
resetn => c0_exe343_reg_q[10].ACLR
resetn => c0_exe343_reg_q[11].ACLR
resetn => c0_exe343_reg_q[12].ACLR
resetn => c0_exe343_reg_q[13].ACLR
resetn => c0_exe343_reg_q[14].ACLR
resetn => c0_exe343_reg_q[15].ACLR
resetn => c0_exe343_reg_q[16].ACLR
resetn => c0_exe343_reg_q[17].ACLR
resetn => c0_exe343_reg_q[18].ACLR
resetn => c0_exe343_reg_q[19].ACLR
resetn => c0_exe343_reg_q[20].ACLR
resetn => c0_exe343_reg_q[21].ACLR
resetn => c0_exe343_reg_q[22].ACLR
resetn => c0_exe343_reg_q[23].ACLR
resetn => c0_exe343_reg_q[24].ACLR
resetn => c0_exe343_reg_q[25].ACLR
resetn => c0_exe343_reg_q[26].ACLR
resetn => c0_exe343_reg_q[27].ACLR
resetn => c0_exe343_reg_q[28].ACLR
resetn => c0_exe343_reg_q[29].ACLR
resetn => c0_exe343_reg_q[30].ACLR
resetn => c0_exe343_reg_q[31].ACLR
resetn => c0_exe8_reg_q[0].ACLR
resetn => c0_exe9_reg_q[0].ACLR
resetn => c1_exe1_reg_q[0].ACLR
resetn => c1_exe1_reg_q[1].ACLR
resetn => c1_exe1_reg_q[2].ACLR
resetn => c1_exe1_reg_q[3].ACLR
resetn => c1_exe1_reg_q[4].ACLR
resetn => c1_exe1_reg_q[5].ACLR
resetn => c1_exe1_reg_q[6].ACLR
resetn => c1_exe1_reg_q[7].ACLR
resetn => c1_exe1_reg_q[8].ACLR
resetn => c1_exe1_reg_q[9].ACLR
resetn => c1_exe1_reg_q[10].ACLR
resetn => c1_exe1_reg_q[11].ACLR
resetn => c1_exe1_reg_q[12].ACLR
resetn => c1_exe1_reg_q[13].ACLR
resetn => c1_exe1_reg_q[14].ACLR
resetn => c1_exe1_reg_q[15].ACLR
resetn => c1_exe1_reg_q[16].ACLR
resetn => c1_exe1_reg_q[17].ACLR
resetn => c1_exe1_reg_q[18].ACLR
resetn => c1_exe1_reg_q[19].ACLR
resetn => c1_exe1_reg_q[20].ACLR
resetn => c1_exe1_reg_q[21].ACLR
resetn => c1_exe1_reg_q[22].ACLR
resetn => c1_exe1_reg_q[23].ACLR
resetn => c1_exe1_reg_q[24].ACLR
resetn => c1_exe1_reg_q[25].ACLR
resetn => c1_exe1_reg_q[26].ACLR
resetn => c1_exe1_reg_q[27].ACLR
resetn => c1_exe1_reg_q[28].ACLR
resetn => c1_exe1_reg_q[29].ACLR
resetn => c1_exe1_reg_q[30].ACLR
resetn => c1_exe1_reg_q[31].ACLR
resetn => valid_0_reg_q[0].ACLR
resetn => valid_1_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3_sr_1:thebb_matvec_B3_sr_1_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_data_1_tpl[0] => data_mux_1_x_q.DATAA
in_i_data_1_tpl[0] => sr_1_x_q[0].DATAIN
in_i_data_2_tpl[0] => data_mux_2_x_q.DATAA
in_i_data_2_tpl[0] => sr_2_x_q[0].DATAIN
in_i_data_3_tpl[0] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[0] => sr_3_x_q[0].DATAIN
in_i_data_3_tpl[1] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[1] => sr_3_x_q[1].DATAIN
in_i_data_3_tpl[2] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[2] => sr_3_x_q[2].DATAIN
in_i_data_3_tpl[3] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[3] => sr_3_x_q[3].DATAIN
in_i_data_3_tpl[4] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[4] => sr_3_x_q[4].DATAIN
in_i_data_3_tpl[5] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[5] => sr_3_x_q[5].DATAIN
in_i_data_3_tpl[6] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[6] => sr_3_x_q[6].DATAIN
in_i_data_3_tpl[7] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[7] => sr_3_x_q[7].DATAIN
in_i_data_3_tpl[8] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[8] => sr_3_x_q[8].DATAIN
in_i_data_3_tpl[9] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[9] => sr_3_x_q[9].DATAIN
in_i_data_3_tpl[10] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[10] => sr_3_x_q[10].DATAIN
in_i_data_3_tpl[11] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[11] => sr_3_x_q[11].DATAIN
in_i_data_3_tpl[12] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[12] => sr_3_x_q[12].DATAIN
in_i_data_3_tpl[13] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[13] => sr_3_x_q[13].DATAIN
in_i_data_3_tpl[14] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[14] => sr_3_x_q[14].DATAIN
in_i_data_3_tpl[15] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[15] => sr_3_x_q[15].DATAIN
in_i_data_3_tpl[16] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[16] => sr_3_x_q[16].DATAIN
in_i_data_3_tpl[17] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[17] => sr_3_x_q[17].DATAIN
in_i_data_3_tpl[18] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[18] => sr_3_x_q[18].DATAIN
in_i_data_3_tpl[19] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[19] => sr_3_x_q[19].DATAIN
in_i_data_3_tpl[20] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[20] => sr_3_x_q[20].DATAIN
in_i_data_3_tpl[21] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[21] => sr_3_x_q[21].DATAIN
in_i_data_3_tpl[22] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[22] => sr_3_x_q[22].DATAIN
in_i_data_3_tpl[23] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[23] => sr_3_x_q[23].DATAIN
in_i_data_3_tpl[24] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[24] => sr_3_x_q[24].DATAIN
in_i_data_3_tpl[25] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[25] => sr_3_x_q[25].DATAIN
in_i_data_3_tpl[26] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[26] => sr_3_x_q[26].DATAIN
in_i_data_3_tpl[27] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[27] => sr_3_x_q[27].DATAIN
in_i_data_3_tpl[28] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[28] => sr_3_x_q[28].DATAIN
in_i_data_3_tpl[29] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[29] => sr_3_x_q[29].DATAIN
in_i_data_3_tpl[30] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[30] => sr_3_x_q[30].DATAIN
in_i_data_3_tpl[31] => data_mux_3_x_q.DATAA
in_i_data_3_tpl[31] => sr_3_x_q[31].DATAIN
in_i_data_4_tpl[0] => data_mux_4_x_q.DATAA
in_i_data_4_tpl[0] => sr_4_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_1_tpl[0] <= data_mux_1_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_2_tpl[0] <= data_mux_2_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[0] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[1] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[2] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[3] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[4] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[5] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[6] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[7] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[8] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[9] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[10] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[11] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[12] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[13] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[14] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[15] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[16] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[17] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[18] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[19] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[20] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[21] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[22] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[23] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[24] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[25] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[26] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[27] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[28] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[29] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[30] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_3_tpl[31] <= data_mux_3_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_4_tpl[0] <= data_mux_4_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_4_x_q[0].CLK
clock => sr_3_x_q[0].CLK
clock => sr_3_x_q[1].CLK
clock => sr_3_x_q[2].CLK
clock => sr_3_x_q[3].CLK
clock => sr_3_x_q[4].CLK
clock => sr_3_x_q[5].CLK
clock => sr_3_x_q[6].CLK
clock => sr_3_x_q[7].CLK
clock => sr_3_x_q[8].CLK
clock => sr_3_x_q[9].CLK
clock => sr_3_x_q[10].CLK
clock => sr_3_x_q[11].CLK
clock => sr_3_x_q[12].CLK
clock => sr_3_x_q[13].CLK
clock => sr_3_x_q[14].CLK
clock => sr_3_x_q[15].CLK
clock => sr_3_x_q[16].CLK
clock => sr_3_x_q[17].CLK
clock => sr_3_x_q[18].CLK
clock => sr_3_x_q[19].CLK
clock => sr_3_x_q[20].CLK
clock => sr_3_x_q[21].CLK
clock => sr_3_x_q[22].CLK
clock => sr_3_x_q[23].CLK
clock => sr_3_x_q[24].CLK
clock => sr_3_x_q[25].CLK
clock => sr_3_x_q[26].CLK
clock => sr_3_x_q[27].CLK
clock => sr_3_x_q[28].CLK
clock => sr_3_x_q[29].CLK
clock => sr_3_x_q[30].CLK
clock => sr_3_x_q[31].CLK
clock => sr_2_x_q[0].CLK
clock => sr_1_x_q[0].CLK
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_3_x_q[0].ACLR
resetn => sr_3_x_q[1].ACLR
resetn => sr_3_x_q[2].ACLR
resetn => sr_3_x_q[3].ACLR
resetn => sr_3_x_q[4].ACLR
resetn => sr_3_x_q[5].ACLR
resetn => sr_3_x_q[6].ACLR
resetn => sr_3_x_q[7].ACLR
resetn => sr_3_x_q[8].ACLR
resetn => sr_3_x_q[9].ACLR
resetn => sr_3_x_q[10].ACLR
resetn => sr_3_x_q[11].ACLR
resetn => sr_3_x_q[12].ACLR
resetn => sr_3_x_q[13].ACLR
resetn => sr_3_x_q[14].ACLR
resetn => sr_3_x_q[15].ACLR
resetn => sr_3_x_q[16].ACLR
resetn => sr_3_x_q[17].ACLR
resetn => sr_3_x_q[18].ACLR
resetn => sr_3_x_q[19].ACLR
resetn => sr_3_x_q[20].ACLR
resetn => sr_3_x_q[21].ACLR
resetn => sr_3_x_q[22].ACLR
resetn => sr_3_x_q[23].ACLR
resetn => sr_3_x_q[24].ACLR
resetn => sr_3_x_q[25].ACLR
resetn => sr_3_x_q[26].ACLR
resetn => sr_3_x_q[27].ACLR
resetn => sr_3_x_q[28].ACLR
resetn => sr_3_x_q[29].ACLR
resetn => sr_3_x_q[30].ACLR
resetn => sr_3_x_q[31].ACLR
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR
resetn => sr_1_x_q[0].ACLR
resetn => sr_2_x_q[0].ACLR
resetn => sr_4_x_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1
in_i_stall[0] => limiter_i_stall_bitsignaltemp.IN1
in_i_stall_exit[0] => limiter_i_stall_exit_bitsignaltemp.IN1
in_i_valid[0] => limiter_i_valid_bitsignaltemp.IN1
in_i_valid_exit[0] => limiter_i_valid_exit_bitsignaltemp.IN1
out_o_stall[0] <= acl_loop_limiter:thelimiter.o_stall
out_o_valid[0] <= acl_loop_limiter:thelimiter.o_valid
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1|acl_loop_limiter:thelimiter
clock => clock.IN1
resetn => resetn.IN1
i_valid[0] => inc_bin[0].IN0
i_valid[0] => o_valid.IN1
i_valid[0] => LessThan2.IN2
i_stall[0] => o_stall.IN1
i_stall[0] => inc_bin[0].IN1
i_valid_exit[0] => dec_bin[0].IN0
i_stall_exit[0] => dec_bin[0].IN1
o_valid[0] <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1|acl_loop_limiter:thelimiter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going9_2_sr:thei_llvm_fpga_pipeline_keep_going9_matvec2_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5_sr_0:thebb_matvec_B5_sr_0_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4
out_feedback_out_10[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_feedback_out_10
in_feedback_stall_in_10[0] => in_feedback_stall_in_10[0].IN1
out_feedback_valid_out_10[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_feedback_valid_out_10
in_c0_exe3431_0[0] => in_c0_exe3431_0[0].IN1
in_c0_exe3431_0[1] => in_c0_exe3431_0[1].IN1
in_c0_exe3431_0[2] => in_c0_exe3431_0[2].IN1
in_c0_exe3431_0[3] => in_c0_exe3431_0[3].IN1
in_c0_exe3431_0[4] => in_c0_exe3431_0[4].IN1
in_c0_exe3431_0[5] => in_c0_exe3431_0[5].IN1
in_c0_exe3431_0[6] => in_c0_exe3431_0[6].IN1
in_c0_exe3431_0[7] => in_c0_exe3431_0[7].IN1
in_c0_exe3431_0[8] => in_c0_exe3431_0[8].IN1
in_c0_exe3431_0[9] => in_c0_exe3431_0[9].IN1
in_c0_exe3431_0[10] => in_c0_exe3431_0[10].IN1
in_c0_exe3431_0[11] => in_c0_exe3431_0[11].IN1
in_c0_exe3431_0[12] => in_c0_exe3431_0[12].IN1
in_c0_exe3431_0[13] => in_c0_exe3431_0[13].IN1
in_c0_exe3431_0[14] => in_c0_exe3431_0[14].IN1
in_c0_exe3431_0[15] => in_c0_exe3431_0[15].IN1
in_c0_exe3431_0[16] => in_c0_exe3431_0[16].IN1
in_c0_exe3431_0[17] => in_c0_exe3431_0[17].IN1
in_c0_exe3431_0[18] => in_c0_exe3431_0[18].IN1
in_c0_exe3431_0[19] => in_c0_exe3431_0[19].IN1
in_c0_exe3431_0[20] => in_c0_exe3431_0[20].IN1
in_c0_exe3431_0[21] => in_c0_exe3431_0[21].IN1
in_c0_exe3431_0[22] => in_c0_exe3431_0[22].IN1
in_c0_exe3431_0[23] => in_c0_exe3431_0[23].IN1
in_c0_exe3431_0[24] => in_c0_exe3431_0[24].IN1
in_c0_exe3431_0[25] => in_c0_exe3431_0[25].IN1
in_c0_exe3431_0[26] => in_c0_exe3431_0[26].IN1
in_c0_exe3431_0[27] => in_c0_exe3431_0[27].IN1
in_c0_exe3431_0[28] => in_c0_exe3431_0[28].IN1
in_c0_exe3431_0[29] => in_c0_exe3431_0[29].IN1
in_c0_exe3431_0[30] => in_c0_exe3431_0[30].IN1
in_c0_exe3431_0[31] => in_c0_exe3431_0[31].IN1
in_c0_exe82_0[0] => in_c0_exe82_0[0].IN1
in_c0_exe93_0[0] => in_c0_exe93_0[0].IN1
in_c1_exe14_0[0] => in_c1_exe14_0[0].IN1
in_c1_exe14_0[1] => in_c1_exe14_0[1].IN1
in_c1_exe14_0[2] => in_c1_exe14_0[2].IN1
in_c1_exe14_0[3] => in_c1_exe14_0[3].IN1
in_c1_exe14_0[4] => in_c1_exe14_0[4].IN1
in_c1_exe14_0[5] => in_c1_exe14_0[5].IN1
in_c1_exe14_0[6] => in_c1_exe14_0[6].IN1
in_c1_exe14_0[7] => in_c1_exe14_0[7].IN1
in_c1_exe14_0[8] => in_c1_exe14_0[8].IN1
in_c1_exe14_0[9] => in_c1_exe14_0[9].IN1
in_c1_exe14_0[10] => in_c1_exe14_0[10].IN1
in_c1_exe14_0[11] => in_c1_exe14_0[11].IN1
in_c1_exe14_0[12] => in_c1_exe14_0[12].IN1
in_c1_exe14_0[13] => in_c1_exe14_0[13].IN1
in_c1_exe14_0[14] => in_c1_exe14_0[14].IN1
in_c1_exe14_0[15] => in_c1_exe14_0[15].IN1
in_c1_exe14_0[16] => in_c1_exe14_0[16].IN1
in_c1_exe14_0[17] => in_c1_exe14_0[17].IN1
in_c1_exe14_0[18] => in_c1_exe14_0[18].IN1
in_c1_exe14_0[19] => in_c1_exe14_0[19].IN1
in_c1_exe14_0[20] => in_c1_exe14_0[20].IN1
in_c1_exe14_0[21] => in_c1_exe14_0[21].IN1
in_c1_exe14_0[22] => in_c1_exe14_0[22].IN1
in_c1_exe14_0[23] => in_c1_exe14_0[23].IN1
in_c1_exe14_0[24] => in_c1_exe14_0[24].IN1
in_c1_exe14_0[25] => in_c1_exe14_0[25].IN1
in_c1_exe14_0[26] => in_c1_exe14_0[26].IN1
in_c1_exe14_0[27] => in_c1_exe14_0[27].IN1
in_c1_exe14_0[28] => in_c1_exe14_0[28].IN1
in_c1_exe14_0[29] => in_c1_exe14_0[29].IN1
in_c1_exe14_0[30] => in_c1_exe14_0[30].IN1
in_c1_exe14_0[31] => in_c1_exe14_0[31].IN1
in_flush[0] => in_flush[0].IN1
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_0_0[1] => in_intel_reserved_ffwd_0_0[1].IN1
in_intel_reserved_ffwd_0_0[2] => in_intel_reserved_ffwd_0_0[2].IN1
in_intel_reserved_ffwd_0_0[3] => in_intel_reserved_ffwd_0_0[3].IN1
in_intel_reserved_ffwd_0_0[4] => in_intel_reserved_ffwd_0_0[4].IN1
in_intel_reserved_ffwd_0_0[5] => in_intel_reserved_ffwd_0_0[5].IN1
in_intel_reserved_ffwd_0_0[6] => in_intel_reserved_ffwd_0_0[6].IN1
in_intel_reserved_ffwd_0_0[7] => in_intel_reserved_ffwd_0_0[7].IN1
in_intel_reserved_ffwd_0_0[8] => in_intel_reserved_ffwd_0_0[8].IN1
in_intel_reserved_ffwd_0_0[9] => in_intel_reserved_ffwd_0_0[9].IN1
in_intel_reserved_ffwd_0_0[10] => in_intel_reserved_ffwd_0_0[10].IN1
in_intel_reserved_ffwd_0_0[11] => in_intel_reserved_ffwd_0_0[11].IN1
in_intel_reserved_ffwd_0_0[12] => in_intel_reserved_ffwd_0_0[12].IN1
in_intel_reserved_ffwd_0_0[13] => in_intel_reserved_ffwd_0_0[13].IN1
in_intel_reserved_ffwd_0_0[14] => in_intel_reserved_ffwd_0_0[14].IN1
in_intel_reserved_ffwd_0_0[15] => in_intel_reserved_ffwd_0_0[15].IN1
in_intel_reserved_ffwd_0_0[16] => in_intel_reserved_ffwd_0_0[16].IN1
in_intel_reserved_ffwd_0_0[17] => in_intel_reserved_ffwd_0_0[17].IN1
in_intel_reserved_ffwd_0_0[18] => in_intel_reserved_ffwd_0_0[18].IN1
in_intel_reserved_ffwd_0_0[19] => in_intel_reserved_ffwd_0_0[19].IN1
in_intel_reserved_ffwd_0_0[20] => in_intel_reserved_ffwd_0_0[20].IN1
in_intel_reserved_ffwd_0_0[21] => in_intel_reserved_ffwd_0_0[21].IN1
in_intel_reserved_ffwd_0_0[22] => in_intel_reserved_ffwd_0_0[22].IN1
in_intel_reserved_ffwd_0_0[23] => in_intel_reserved_ffwd_0_0[23].IN1
in_intel_reserved_ffwd_0_0[24] => in_intel_reserved_ffwd_0_0[24].IN1
in_intel_reserved_ffwd_0_0[25] => in_intel_reserved_ffwd_0_0[25].IN1
in_intel_reserved_ffwd_0_0[26] => in_intel_reserved_ffwd_0_0[26].IN1
in_intel_reserved_ffwd_0_0[27] => in_intel_reserved_ffwd_0_0[27].IN1
in_intel_reserved_ffwd_0_0[28] => in_intel_reserved_ffwd_0_0[28].IN1
in_intel_reserved_ffwd_0_0[29] => in_intel_reserved_ffwd_0_0[29].IN1
in_intel_reserved_ffwd_0_0[30] => in_intel_reserved_ffwd_0_0[30].IN1
in_intel_reserved_ffwd_0_0[31] => in_intel_reserved_ffwd_0_0[31].IN1
in_intel_reserved_ffwd_0_0[32] => in_intel_reserved_ffwd_0_0[32].IN1
in_intel_reserved_ffwd_0_0[33] => in_intel_reserved_ffwd_0_0[33].IN1
in_intel_reserved_ffwd_0_0[34] => in_intel_reserved_ffwd_0_0[34].IN1
in_intel_reserved_ffwd_0_0[35] => in_intel_reserved_ffwd_0_0[35].IN1
in_intel_reserved_ffwd_0_0[36] => in_intel_reserved_ffwd_0_0[36].IN1
in_intel_reserved_ffwd_0_0[37] => in_intel_reserved_ffwd_0_0[37].IN1
in_intel_reserved_ffwd_0_0[38] => in_intel_reserved_ffwd_0_0[38].IN1
in_intel_reserved_ffwd_0_0[39] => in_intel_reserved_ffwd_0_0[39].IN1
in_intel_reserved_ffwd_0_0[40] => in_intel_reserved_ffwd_0_0[40].IN1
in_intel_reserved_ffwd_0_0[41] => in_intel_reserved_ffwd_0_0[41].IN1
in_intel_reserved_ffwd_0_0[42] => in_intel_reserved_ffwd_0_0[42].IN1
in_intel_reserved_ffwd_0_0[43] => in_intel_reserved_ffwd_0_0[43].IN1
in_intel_reserved_ffwd_0_0[44] => in_intel_reserved_ffwd_0_0[44].IN1
in_intel_reserved_ffwd_0_0[45] => in_intel_reserved_ffwd_0_0[45].IN1
in_intel_reserved_ffwd_0_0[46] => in_intel_reserved_ffwd_0_0[46].IN1
in_intel_reserved_ffwd_0_0[47] => in_intel_reserved_ffwd_0_0[47].IN1
in_intel_reserved_ffwd_0_0[48] => in_intel_reserved_ffwd_0_0[48].IN1
in_intel_reserved_ffwd_0_0[49] => in_intel_reserved_ffwd_0_0[49].IN1
in_intel_reserved_ffwd_0_0[50] => in_intel_reserved_ffwd_0_0[50].IN1
in_intel_reserved_ffwd_0_0[51] => in_intel_reserved_ffwd_0_0[51].IN1
in_intel_reserved_ffwd_0_0[52] => in_intel_reserved_ffwd_0_0[52].IN1
in_intel_reserved_ffwd_0_0[53] => in_intel_reserved_ffwd_0_0[53].IN1
in_intel_reserved_ffwd_0_0[54] => in_intel_reserved_ffwd_0_0[54].IN1
in_intel_reserved_ffwd_0_0[55] => in_intel_reserved_ffwd_0_0[55].IN1
in_intel_reserved_ffwd_0_0[56] => in_intel_reserved_ffwd_0_0[56].IN1
in_intel_reserved_ffwd_0_0[57] => in_intel_reserved_ffwd_0_0[57].IN1
in_intel_reserved_ffwd_0_0[58] => in_intel_reserved_ffwd_0_0[58].IN1
in_intel_reserved_ffwd_0_0[59] => in_intel_reserved_ffwd_0_0[59].IN1
in_intel_reserved_ffwd_0_0[60] => in_intel_reserved_ffwd_0_0[60].IN1
in_intel_reserved_ffwd_0_0[61] => in_intel_reserved_ffwd_0_0[61].IN1
in_intel_reserved_ffwd_0_0[62] => in_intel_reserved_ffwd_0_0[62].IN1
in_intel_reserved_ffwd_0_0[63] => in_intel_reserved_ffwd_0_0[63].IN1
in_memdep_matvec_avm_readdata[0] => in_memdep_matvec_avm_readdata[0].IN1
in_memdep_matvec_avm_readdata[1] => in_memdep_matvec_avm_readdata[1].IN1
in_memdep_matvec_avm_readdata[2] => in_memdep_matvec_avm_readdata[2].IN1
in_memdep_matvec_avm_readdata[3] => in_memdep_matvec_avm_readdata[3].IN1
in_memdep_matvec_avm_readdata[4] => in_memdep_matvec_avm_readdata[4].IN1
in_memdep_matvec_avm_readdata[5] => in_memdep_matvec_avm_readdata[5].IN1
in_memdep_matvec_avm_readdata[6] => in_memdep_matvec_avm_readdata[6].IN1
in_memdep_matvec_avm_readdata[7] => in_memdep_matvec_avm_readdata[7].IN1
in_memdep_matvec_avm_readdata[8] => in_memdep_matvec_avm_readdata[8].IN1
in_memdep_matvec_avm_readdata[9] => in_memdep_matvec_avm_readdata[9].IN1
in_memdep_matvec_avm_readdata[10] => in_memdep_matvec_avm_readdata[10].IN1
in_memdep_matvec_avm_readdata[11] => in_memdep_matvec_avm_readdata[11].IN1
in_memdep_matvec_avm_readdata[12] => in_memdep_matvec_avm_readdata[12].IN1
in_memdep_matvec_avm_readdata[13] => in_memdep_matvec_avm_readdata[13].IN1
in_memdep_matvec_avm_readdata[14] => in_memdep_matvec_avm_readdata[14].IN1
in_memdep_matvec_avm_readdata[15] => in_memdep_matvec_avm_readdata[15].IN1
in_memdep_matvec_avm_readdata[16] => in_memdep_matvec_avm_readdata[16].IN1
in_memdep_matvec_avm_readdata[17] => in_memdep_matvec_avm_readdata[17].IN1
in_memdep_matvec_avm_readdata[18] => in_memdep_matvec_avm_readdata[18].IN1
in_memdep_matvec_avm_readdata[19] => in_memdep_matvec_avm_readdata[19].IN1
in_memdep_matvec_avm_readdata[20] => in_memdep_matvec_avm_readdata[20].IN1
in_memdep_matvec_avm_readdata[21] => in_memdep_matvec_avm_readdata[21].IN1
in_memdep_matvec_avm_readdata[22] => in_memdep_matvec_avm_readdata[22].IN1
in_memdep_matvec_avm_readdata[23] => in_memdep_matvec_avm_readdata[23].IN1
in_memdep_matvec_avm_readdata[24] => in_memdep_matvec_avm_readdata[24].IN1
in_memdep_matvec_avm_readdata[25] => in_memdep_matvec_avm_readdata[25].IN1
in_memdep_matvec_avm_readdata[26] => in_memdep_matvec_avm_readdata[26].IN1
in_memdep_matvec_avm_readdata[27] => in_memdep_matvec_avm_readdata[27].IN1
in_memdep_matvec_avm_readdata[28] => in_memdep_matvec_avm_readdata[28].IN1
in_memdep_matvec_avm_readdata[29] => in_memdep_matvec_avm_readdata[29].IN1
in_memdep_matvec_avm_readdata[30] => in_memdep_matvec_avm_readdata[30].IN1
in_memdep_matvec_avm_readdata[31] => in_memdep_matvec_avm_readdata[31].IN1
in_memdep_matvec_avm_readdatavalid[0] => in_memdep_matvec_avm_readdatavalid[0].IN1
in_memdep_matvec_avm_waitrequest[0] => in_memdep_matvec_avm_waitrequest[0].IN1
in_memdep_matvec_avm_writeack[0] => in_memdep_matvec_avm_writeack[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_stall_in_1[0] => in_stall_in_1[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_lsu_memdep_o_active[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_lsu_memdep_o_active
out_memdep_matvec_avm_address[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[1] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[2] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[3] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[4] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[5] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[6] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[7] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[8] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[9] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[10] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[11] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[12] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[13] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[14] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[15] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[16] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[17] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[18] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[19] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[20] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[21] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[22] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[23] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[24] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[25] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[26] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[27] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[28] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[29] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[30] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[31] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_address
out_memdep_matvec_avm_burstcount[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_burstcount
out_memdep_matvec_avm_byteenable[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_byteenable[1] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_byteenable[2] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_byteenable[3] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_enable[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_enable
out_memdep_matvec_avm_read[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_read
out_memdep_matvec_avm_write[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_write
out_memdep_matvec_avm_writedata[0] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[1] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[2] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[3] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[4] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[5] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[6] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[7] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[8] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[9] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[10] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[11] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[12] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[13] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[14] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[15] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[16] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[17] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[18] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[19] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[20] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[21] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[22] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[23] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[24] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[25] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[26] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[27] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[28] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[29] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[30] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[31] <= matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region.out_memdep_matvec_avm_writedata
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= matvec_B4_merge:thematvec_B4_merge.out_stall_out_0
out_valid_out_0[0] <= matvec_B4_branch:thematvec_B4_branch.out_valid_out_0
out_valid_out_1[0] <= matvec_B4_branch:thematvec_B4_branch.out_valid_out_1
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_B4_branch:thematvec_B4_branch
in_c0_exe93[0] => valid_out_0_and_q[0].IN0
in_c0_exe93[0] => valid_out_1_and_q[0].IN0
in_stall_in_0[0] => not_valid_or_not_stall_0_q[0].IN1
in_stall_in_1[0] => not_valid_or_not_stall_1_q[0].IN1
in_valid_in[0] => valid_out_1_and_q[0].IN1
in_valid_in[0] => valid_out_0_and_q[0].IN1
out_stall_out[0] <= matvec_B4_branch_enable_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= valid_0_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_1[0] <= valid_1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => valid_0_reg_q[0].CLK
clock => valid_1_reg_q[0].CLK
resetn => valid_0_reg_q[0].ACLR
resetn => valid_1_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_B4_merge:thematvec_B4_merge
in_c0_exe3431_0[0] => out_c0_exe3431[0].DATAIN
in_c0_exe3431_0[1] => out_c0_exe3431[1].DATAIN
in_c0_exe3431_0[2] => out_c0_exe3431[2].DATAIN
in_c0_exe3431_0[3] => out_c0_exe3431[3].DATAIN
in_c0_exe3431_0[4] => out_c0_exe3431[4].DATAIN
in_c0_exe3431_0[5] => out_c0_exe3431[5].DATAIN
in_c0_exe3431_0[6] => out_c0_exe3431[6].DATAIN
in_c0_exe3431_0[7] => out_c0_exe3431[7].DATAIN
in_c0_exe3431_0[8] => out_c0_exe3431[8].DATAIN
in_c0_exe3431_0[9] => out_c0_exe3431[9].DATAIN
in_c0_exe3431_0[10] => out_c0_exe3431[10].DATAIN
in_c0_exe3431_0[11] => out_c0_exe3431[11].DATAIN
in_c0_exe3431_0[12] => out_c0_exe3431[12].DATAIN
in_c0_exe3431_0[13] => out_c0_exe3431[13].DATAIN
in_c0_exe3431_0[14] => out_c0_exe3431[14].DATAIN
in_c0_exe3431_0[15] => out_c0_exe3431[15].DATAIN
in_c0_exe3431_0[16] => out_c0_exe3431[16].DATAIN
in_c0_exe3431_0[17] => out_c0_exe3431[17].DATAIN
in_c0_exe3431_0[18] => out_c0_exe3431[18].DATAIN
in_c0_exe3431_0[19] => out_c0_exe3431[19].DATAIN
in_c0_exe3431_0[20] => out_c0_exe3431[20].DATAIN
in_c0_exe3431_0[21] => out_c0_exe3431[21].DATAIN
in_c0_exe3431_0[22] => out_c0_exe3431[22].DATAIN
in_c0_exe3431_0[23] => out_c0_exe3431[23].DATAIN
in_c0_exe3431_0[24] => out_c0_exe3431[24].DATAIN
in_c0_exe3431_0[25] => out_c0_exe3431[25].DATAIN
in_c0_exe3431_0[26] => out_c0_exe3431[26].DATAIN
in_c0_exe3431_0[27] => out_c0_exe3431[27].DATAIN
in_c0_exe3431_0[28] => out_c0_exe3431[28].DATAIN
in_c0_exe3431_0[29] => out_c0_exe3431[29].DATAIN
in_c0_exe3431_0[30] => out_c0_exe3431[30].DATAIN
in_c0_exe3431_0[31] => out_c0_exe3431[31].DATAIN
in_c0_exe82_0[0] => out_c0_exe82[0].DATAIN
in_c0_exe93_0[0] => out_c0_exe93[0].DATAIN
in_c1_exe14_0[0] => out_c1_exe14[0].DATAIN
in_c1_exe14_0[1] => out_c1_exe14[1].DATAIN
in_c1_exe14_0[2] => out_c1_exe14[2].DATAIN
in_c1_exe14_0[3] => out_c1_exe14[3].DATAIN
in_c1_exe14_0[4] => out_c1_exe14[4].DATAIN
in_c1_exe14_0[5] => out_c1_exe14[5].DATAIN
in_c1_exe14_0[6] => out_c1_exe14[6].DATAIN
in_c1_exe14_0[7] => out_c1_exe14[7].DATAIN
in_c1_exe14_0[8] => out_c1_exe14[8].DATAIN
in_c1_exe14_0[9] => out_c1_exe14[9].DATAIN
in_c1_exe14_0[10] => out_c1_exe14[10].DATAIN
in_c1_exe14_0[11] => out_c1_exe14[11].DATAIN
in_c1_exe14_0[12] => out_c1_exe14[12].DATAIN
in_c1_exe14_0[13] => out_c1_exe14[13].DATAIN
in_c1_exe14_0[14] => out_c1_exe14[14].DATAIN
in_c1_exe14_0[15] => out_c1_exe14[15].DATAIN
in_c1_exe14_0[16] => out_c1_exe14[16].DATAIN
in_c1_exe14_0[17] => out_c1_exe14[17].DATAIN
in_c1_exe14_0[18] => out_c1_exe14[18].DATAIN
in_c1_exe14_0[19] => out_c1_exe14[19].DATAIN
in_c1_exe14_0[20] => out_c1_exe14[20].DATAIN
in_c1_exe14_0[21] => out_c1_exe14[21].DATAIN
in_c1_exe14_0[22] => out_c1_exe14[22].DATAIN
in_c1_exe14_0[23] => out_c1_exe14[23].DATAIN
in_c1_exe14_0[24] => out_c1_exe14[24].DATAIN
in_c1_exe14_0[25] => out_c1_exe14[25].DATAIN
in_c1_exe14_0[26] => out_c1_exe14[26].DATAIN
in_c1_exe14_0[27] => out_c1_exe14[27].DATAIN
in_c1_exe14_0[28] => out_c1_exe14[28].DATAIN
in_c1_exe14_0[29] => out_c1_exe14[29].DATAIN
in_c1_exe14_0[30] => out_c1_exe14[30].DATAIN
in_c1_exe14_0[31] => out_c1_exe14[31].DATAIN
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_c0_exe3431[0] <= in_c0_exe3431_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[1] <= in_c0_exe3431_0[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[2] <= in_c0_exe3431_0[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[3] <= in_c0_exe3431_0[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[4] <= in_c0_exe3431_0[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[5] <= in_c0_exe3431_0[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[6] <= in_c0_exe3431_0[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[7] <= in_c0_exe3431_0[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[8] <= in_c0_exe3431_0[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[9] <= in_c0_exe3431_0[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[10] <= in_c0_exe3431_0[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[11] <= in_c0_exe3431_0[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[12] <= in_c0_exe3431_0[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[13] <= in_c0_exe3431_0[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[14] <= in_c0_exe3431_0[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[15] <= in_c0_exe3431_0[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[16] <= in_c0_exe3431_0[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[17] <= in_c0_exe3431_0[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[18] <= in_c0_exe3431_0[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[19] <= in_c0_exe3431_0[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[20] <= in_c0_exe3431_0[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[21] <= in_c0_exe3431_0[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[22] <= in_c0_exe3431_0[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[23] <= in_c0_exe3431_0[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[24] <= in_c0_exe3431_0[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[25] <= in_c0_exe3431_0[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[26] <= in_c0_exe3431_0[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[27] <= in_c0_exe3431_0[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[28] <= in_c0_exe3431_0[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[29] <= in_c0_exe3431_0[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[30] <= in_c0_exe3431_0[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3431[31] <= in_c0_exe3431_0[31].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe82[0] <= in_c0_exe82_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe93[0] <= in_c0_exe93_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[0] <= in_c1_exe14_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[1] <= in_c1_exe14_0[1].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[2] <= in_c1_exe14_0[2].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[3] <= in_c1_exe14_0[3].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[4] <= in_c1_exe14_0[4].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[5] <= in_c1_exe14_0[5].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[6] <= in_c1_exe14_0[6].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[7] <= in_c1_exe14_0[7].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[8] <= in_c1_exe14_0[8].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[9] <= in_c1_exe14_0[9].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[10] <= in_c1_exe14_0[10].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[11] <= in_c1_exe14_0[11].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[12] <= in_c1_exe14_0[12].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[13] <= in_c1_exe14_0[13].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[14] <= in_c1_exe14_0[14].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[15] <= in_c1_exe14_0[15].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[16] <= in_c1_exe14_0[16].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[17] <= in_c1_exe14_0[17].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[18] <= in_c1_exe14_0[18].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[19] <= in_c1_exe14_0[19].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[20] <= in_c1_exe14_0[20].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[21] <= in_c1_exe14_0[21].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[22] <= in_c1_exe14_0[22].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[23] <= in_c1_exe14_0[23].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[24] <= in_c1_exe14_0[24].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[25] <= in_c1_exe14_0[25].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[26] <= in_c1_exe14_0[26].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[27] <= in_c1_exe14_0[27].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[28] <= in_c1_exe14_0[28].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[29] <= in_c1_exe14_0[29].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[30] <= in_c1_exe14_0[30].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exe14[31] <= in_c1_exe14_0[31].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region
out_lsu_memdep_o_active[0] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_lsu_memdep_o_active
out_c0_exe93[0] <= acl_data_fifo:thecoalesced_delay_0_fifo.data_out
out_valid_out[0] <= SE_out_coalesced_delay_0_fifo_V0.DB_MAX_OUTPUT_PORT_TYPE
in_memdep_matvec_avm_readdata[0] => in_memdep_matvec_avm_readdata[0].IN1
in_memdep_matvec_avm_readdata[1] => in_memdep_matvec_avm_readdata[1].IN1
in_memdep_matvec_avm_readdata[2] => in_memdep_matvec_avm_readdata[2].IN1
in_memdep_matvec_avm_readdata[3] => in_memdep_matvec_avm_readdata[3].IN1
in_memdep_matvec_avm_readdata[4] => in_memdep_matvec_avm_readdata[4].IN1
in_memdep_matvec_avm_readdata[5] => in_memdep_matvec_avm_readdata[5].IN1
in_memdep_matvec_avm_readdata[6] => in_memdep_matvec_avm_readdata[6].IN1
in_memdep_matvec_avm_readdata[7] => in_memdep_matvec_avm_readdata[7].IN1
in_memdep_matvec_avm_readdata[8] => in_memdep_matvec_avm_readdata[8].IN1
in_memdep_matvec_avm_readdata[9] => in_memdep_matvec_avm_readdata[9].IN1
in_memdep_matvec_avm_readdata[10] => in_memdep_matvec_avm_readdata[10].IN1
in_memdep_matvec_avm_readdata[11] => in_memdep_matvec_avm_readdata[11].IN1
in_memdep_matvec_avm_readdata[12] => in_memdep_matvec_avm_readdata[12].IN1
in_memdep_matvec_avm_readdata[13] => in_memdep_matvec_avm_readdata[13].IN1
in_memdep_matvec_avm_readdata[14] => in_memdep_matvec_avm_readdata[14].IN1
in_memdep_matvec_avm_readdata[15] => in_memdep_matvec_avm_readdata[15].IN1
in_memdep_matvec_avm_readdata[16] => in_memdep_matvec_avm_readdata[16].IN1
in_memdep_matvec_avm_readdata[17] => in_memdep_matvec_avm_readdata[17].IN1
in_memdep_matvec_avm_readdata[18] => in_memdep_matvec_avm_readdata[18].IN1
in_memdep_matvec_avm_readdata[19] => in_memdep_matvec_avm_readdata[19].IN1
in_memdep_matvec_avm_readdata[20] => in_memdep_matvec_avm_readdata[20].IN1
in_memdep_matvec_avm_readdata[21] => in_memdep_matvec_avm_readdata[21].IN1
in_memdep_matvec_avm_readdata[22] => in_memdep_matvec_avm_readdata[22].IN1
in_memdep_matvec_avm_readdata[23] => in_memdep_matvec_avm_readdata[23].IN1
in_memdep_matvec_avm_readdata[24] => in_memdep_matvec_avm_readdata[24].IN1
in_memdep_matvec_avm_readdata[25] => in_memdep_matvec_avm_readdata[25].IN1
in_memdep_matvec_avm_readdata[26] => in_memdep_matvec_avm_readdata[26].IN1
in_memdep_matvec_avm_readdata[27] => in_memdep_matvec_avm_readdata[27].IN1
in_memdep_matvec_avm_readdata[28] => in_memdep_matvec_avm_readdata[28].IN1
in_memdep_matvec_avm_readdata[29] => in_memdep_matvec_avm_readdata[29].IN1
in_memdep_matvec_avm_readdata[30] => in_memdep_matvec_avm_readdata[30].IN1
in_memdep_matvec_avm_readdata[31] => in_memdep_matvec_avm_readdata[31].IN1
in_memdep_matvec_avm_writeack[0] => in_memdep_matvec_avm_writeack[0].IN1
in_memdep_matvec_avm_waitrequest[0] => in_memdep_matvec_avm_waitrequest[0].IN1
in_memdep_matvec_avm_readdatavalid[0] => in_memdep_matvec_avm_readdatavalid[0].IN1
out_memdep_matvec_avm_address[0] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[1] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[2] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[3] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[4] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[5] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[6] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[7] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[8] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[9] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[10] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[11] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[12] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[13] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[14] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[15] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[16] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[17] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[18] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[19] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[20] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[21] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[22] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[23] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[24] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[25] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[26] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[27] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[28] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[29] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[30] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_address[31] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_address
out_memdep_matvec_avm_enable[0] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_enable
out_memdep_matvec_avm_read[0] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_read
out_memdep_matvec_avm_write[0] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_write
out_memdep_matvec_avm_writedata[0] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[1] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[2] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[3] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[4] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[5] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[6] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[7] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[8] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[9] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[10] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[11] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[12] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[13] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[14] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[15] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[16] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[17] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[18] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[19] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[20] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[21] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[22] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[23] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[24] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[25] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[26] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[27] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[28] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[29] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[30] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_writedata[31] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_writedata
out_memdep_matvec_avm_byteenable[0] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_byteenable[1] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_byteenable[2] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_byteenable[3] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_byteenable
out_memdep_matvec_avm_burstcount[0] <= matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3.out_memdep_matvec_avm_burstcount
out_feedback_out_10[0] <= matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4.out_feedback_out_10
in_feedback_stall_in_10[0] => in_feedback_stall_in_10[0].IN1
out_feedback_valid_out_10[0] <= matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4.out_feedback_valid_out_10
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_0_0[1] => in_intel_reserved_ffwd_0_0[1].IN1
in_intel_reserved_ffwd_0_0[2] => in_intel_reserved_ffwd_0_0[2].IN1
in_intel_reserved_ffwd_0_0[3] => in_intel_reserved_ffwd_0_0[3].IN1
in_intel_reserved_ffwd_0_0[4] => in_intel_reserved_ffwd_0_0[4].IN1
in_intel_reserved_ffwd_0_0[5] => in_intel_reserved_ffwd_0_0[5].IN1
in_intel_reserved_ffwd_0_0[6] => in_intel_reserved_ffwd_0_0[6].IN1
in_intel_reserved_ffwd_0_0[7] => in_intel_reserved_ffwd_0_0[7].IN1
in_intel_reserved_ffwd_0_0[8] => in_intel_reserved_ffwd_0_0[8].IN1
in_intel_reserved_ffwd_0_0[9] => in_intel_reserved_ffwd_0_0[9].IN1
in_intel_reserved_ffwd_0_0[10] => in_intel_reserved_ffwd_0_0[10].IN1
in_intel_reserved_ffwd_0_0[11] => in_intel_reserved_ffwd_0_0[11].IN1
in_intel_reserved_ffwd_0_0[12] => in_intel_reserved_ffwd_0_0[12].IN1
in_intel_reserved_ffwd_0_0[13] => in_intel_reserved_ffwd_0_0[13].IN1
in_intel_reserved_ffwd_0_0[14] => in_intel_reserved_ffwd_0_0[14].IN1
in_intel_reserved_ffwd_0_0[15] => in_intel_reserved_ffwd_0_0[15].IN1
in_intel_reserved_ffwd_0_0[16] => in_intel_reserved_ffwd_0_0[16].IN1
in_intel_reserved_ffwd_0_0[17] => in_intel_reserved_ffwd_0_0[17].IN1
in_intel_reserved_ffwd_0_0[18] => in_intel_reserved_ffwd_0_0[18].IN1
in_intel_reserved_ffwd_0_0[19] => in_intel_reserved_ffwd_0_0[19].IN1
in_intel_reserved_ffwd_0_0[20] => in_intel_reserved_ffwd_0_0[20].IN1
in_intel_reserved_ffwd_0_0[21] => in_intel_reserved_ffwd_0_0[21].IN1
in_intel_reserved_ffwd_0_0[22] => in_intel_reserved_ffwd_0_0[22].IN1
in_intel_reserved_ffwd_0_0[23] => in_intel_reserved_ffwd_0_0[23].IN1
in_intel_reserved_ffwd_0_0[24] => in_intel_reserved_ffwd_0_0[24].IN1
in_intel_reserved_ffwd_0_0[25] => in_intel_reserved_ffwd_0_0[25].IN1
in_intel_reserved_ffwd_0_0[26] => in_intel_reserved_ffwd_0_0[26].IN1
in_intel_reserved_ffwd_0_0[27] => in_intel_reserved_ffwd_0_0[27].IN1
in_intel_reserved_ffwd_0_0[28] => in_intel_reserved_ffwd_0_0[28].IN1
in_intel_reserved_ffwd_0_0[29] => in_intel_reserved_ffwd_0_0[29].IN1
in_intel_reserved_ffwd_0_0[30] => in_intel_reserved_ffwd_0_0[30].IN1
in_intel_reserved_ffwd_0_0[31] => in_intel_reserved_ffwd_0_0[31].IN1
in_intel_reserved_ffwd_0_0[32] => in_intel_reserved_ffwd_0_0[32].IN1
in_intel_reserved_ffwd_0_0[33] => in_intel_reserved_ffwd_0_0[33].IN1
in_intel_reserved_ffwd_0_0[34] => in_intel_reserved_ffwd_0_0[34].IN1
in_intel_reserved_ffwd_0_0[35] => in_intel_reserved_ffwd_0_0[35].IN1
in_intel_reserved_ffwd_0_0[36] => in_intel_reserved_ffwd_0_0[36].IN1
in_intel_reserved_ffwd_0_0[37] => in_intel_reserved_ffwd_0_0[37].IN1
in_intel_reserved_ffwd_0_0[38] => in_intel_reserved_ffwd_0_0[38].IN1
in_intel_reserved_ffwd_0_0[39] => in_intel_reserved_ffwd_0_0[39].IN1
in_intel_reserved_ffwd_0_0[40] => in_intel_reserved_ffwd_0_0[40].IN1
in_intel_reserved_ffwd_0_0[41] => in_intel_reserved_ffwd_0_0[41].IN1
in_intel_reserved_ffwd_0_0[42] => in_intel_reserved_ffwd_0_0[42].IN1
in_intel_reserved_ffwd_0_0[43] => in_intel_reserved_ffwd_0_0[43].IN1
in_intel_reserved_ffwd_0_0[44] => in_intel_reserved_ffwd_0_0[44].IN1
in_intel_reserved_ffwd_0_0[45] => in_intel_reserved_ffwd_0_0[45].IN1
in_intel_reserved_ffwd_0_0[46] => in_intel_reserved_ffwd_0_0[46].IN1
in_intel_reserved_ffwd_0_0[47] => in_intel_reserved_ffwd_0_0[47].IN1
in_intel_reserved_ffwd_0_0[48] => in_intel_reserved_ffwd_0_0[48].IN1
in_intel_reserved_ffwd_0_0[49] => in_intel_reserved_ffwd_0_0[49].IN1
in_intel_reserved_ffwd_0_0[50] => in_intel_reserved_ffwd_0_0[50].IN1
in_intel_reserved_ffwd_0_0[51] => in_intel_reserved_ffwd_0_0[51].IN1
in_intel_reserved_ffwd_0_0[52] => in_intel_reserved_ffwd_0_0[52].IN1
in_intel_reserved_ffwd_0_0[53] => in_intel_reserved_ffwd_0_0[53].IN1
in_intel_reserved_ffwd_0_0[54] => in_intel_reserved_ffwd_0_0[54].IN1
in_intel_reserved_ffwd_0_0[55] => in_intel_reserved_ffwd_0_0[55].IN1
in_intel_reserved_ffwd_0_0[56] => in_intel_reserved_ffwd_0_0[56].IN1
in_intel_reserved_ffwd_0_0[57] => in_intel_reserved_ffwd_0_0[57].IN1
in_intel_reserved_ffwd_0_0[58] => in_intel_reserved_ffwd_0_0[58].IN1
in_intel_reserved_ffwd_0_0[59] => in_intel_reserved_ffwd_0_0[59].IN1
in_intel_reserved_ffwd_0_0[60] => in_intel_reserved_ffwd_0_0[60].IN1
in_intel_reserved_ffwd_0_0[61] => in_intel_reserved_ffwd_0_0[61].IN1
in_intel_reserved_ffwd_0_0[62] => in_intel_reserved_ffwd_0_0[62].IN1
in_intel_reserved_ffwd_0_0[63] => in_intel_reserved_ffwd_0_0[63].IN1
in_flush[0] => in_flush[0].IN1
in_stall_in[0] => SE_out_coalesced_delay_0_fifo_consumed0.IN1
out_stall_out[0] <= SE_stall_entry_wireStall.DB_MAX_OUTPUT_PORT_TYPE
in_c0_exe3431[0] => redist2_stall_entry_o4_1_0_q[0].DATAIN
in_c0_exe3431[1] => redist2_stall_entry_o4_1_0_q[1].DATAIN
in_c0_exe3431[2] => redist2_stall_entry_o4_1_0_q[2].DATAIN
in_c0_exe3431[3] => redist2_stall_entry_o4_1_0_q[3].DATAIN
in_c0_exe3431[4] => redist2_stall_entry_o4_1_0_q[4].DATAIN
in_c0_exe3431[5] => redist2_stall_entry_o4_1_0_q[5].DATAIN
in_c0_exe3431[6] => redist2_stall_entry_o4_1_0_q[6].DATAIN
in_c0_exe3431[7] => redist2_stall_entry_o4_1_0_q[7].DATAIN
in_c0_exe3431[8] => redist2_stall_entry_o4_1_0_q[8].DATAIN
in_c0_exe3431[9] => redist2_stall_entry_o4_1_0_q[9].DATAIN
in_c0_exe3431[10] => redist2_stall_entry_o4_1_0_q[10].DATAIN
in_c0_exe3431[11] => redist2_stall_entry_o4_1_0_q[11].DATAIN
in_c0_exe3431[12] => redist2_stall_entry_o4_1_0_q[12].DATAIN
in_c0_exe3431[13] => redist2_stall_entry_o4_1_0_q[13].DATAIN
in_c0_exe3431[14] => redist2_stall_entry_o4_1_0_q[14].DATAIN
in_c0_exe3431[15] => redist2_stall_entry_o4_1_0_q[15].DATAIN
in_c0_exe3431[16] => redist2_stall_entry_o4_1_0_q[16].DATAIN
in_c0_exe3431[17] => redist2_stall_entry_o4_1_0_q[17].DATAIN
in_c0_exe3431[18] => redist2_stall_entry_o4_1_0_q[18].DATAIN
in_c0_exe3431[19] => redist2_stall_entry_o4_1_0_q[19].DATAIN
in_c0_exe3431[20] => redist2_stall_entry_o4_1_0_q[20].DATAIN
in_c0_exe3431[21] => redist2_stall_entry_o4_1_0_q[21].DATAIN
in_c0_exe3431[22] => redist2_stall_entry_o4_1_0_q[22].DATAIN
in_c0_exe3431[23] => redist2_stall_entry_o4_1_0_q[23].DATAIN
in_c0_exe3431[24] => redist2_stall_entry_o4_1_0_q[24].DATAIN
in_c0_exe3431[25] => redist2_stall_entry_o4_1_0_q[25].DATAIN
in_c0_exe3431[26] => redist2_stall_entry_o4_1_0_q[26].DATAIN
in_c0_exe3431[27] => redist2_stall_entry_o4_1_0_q[27].DATAIN
in_c0_exe3431[28] => redist2_stall_entry_o4_1_0_q[28].DATAIN
in_c0_exe3431[29] => redist2_stall_entry_o4_1_0_q[29].DATAIN
in_c0_exe3431[30] => redist2_stall_entry_o4_1_0_q[30].DATAIN
in_c0_exe3431[31] => redist2_stall_entry_o4_1_0_q[31].DATAIN
in_c0_exe82[0] => join_for_coalesced_delay_0_q[0].IN1
in_c0_exe93[0] => join_for_coalesced_delay_0_q[1].IN1
in_c1_exe14[0] => redist5_stall_entry_o7_3_0_q[0].DATAIN
in_c1_exe14[1] => redist5_stall_entry_o7_3_0_q[1].DATAIN
in_c1_exe14[2] => redist5_stall_entry_o7_3_0_q[2].DATAIN
in_c1_exe14[3] => redist5_stall_entry_o7_3_0_q[3].DATAIN
in_c1_exe14[4] => redist5_stall_entry_o7_3_0_q[4].DATAIN
in_c1_exe14[5] => redist5_stall_entry_o7_3_0_q[5].DATAIN
in_c1_exe14[6] => redist5_stall_entry_o7_3_0_q[6].DATAIN
in_c1_exe14[7] => redist5_stall_entry_o7_3_0_q[7].DATAIN
in_c1_exe14[8] => redist5_stall_entry_o7_3_0_q[8].DATAIN
in_c1_exe14[9] => redist5_stall_entry_o7_3_0_q[9].DATAIN
in_c1_exe14[10] => redist5_stall_entry_o7_3_0_q[10].DATAIN
in_c1_exe14[11] => redist5_stall_entry_o7_3_0_q[11].DATAIN
in_c1_exe14[12] => redist5_stall_entry_o7_3_0_q[12].DATAIN
in_c1_exe14[13] => redist5_stall_entry_o7_3_0_q[13].DATAIN
in_c1_exe14[14] => redist5_stall_entry_o7_3_0_q[14].DATAIN
in_c1_exe14[15] => redist5_stall_entry_o7_3_0_q[15].DATAIN
in_c1_exe14[16] => redist5_stall_entry_o7_3_0_q[16].DATAIN
in_c1_exe14[17] => redist5_stall_entry_o7_3_0_q[17].DATAIN
in_c1_exe14[18] => redist5_stall_entry_o7_3_0_q[18].DATAIN
in_c1_exe14[19] => redist5_stall_entry_o7_3_0_q[19].DATAIN
in_c1_exe14[20] => redist5_stall_entry_o7_3_0_q[20].DATAIN
in_c1_exe14[21] => redist5_stall_entry_o7_3_0_q[21].DATAIN
in_c1_exe14[22] => redist5_stall_entry_o7_3_0_q[22].DATAIN
in_c1_exe14[23] => redist5_stall_entry_o7_3_0_q[23].DATAIN
in_c1_exe14[24] => redist5_stall_entry_o7_3_0_q[24].DATAIN
in_c1_exe14[25] => redist5_stall_entry_o7_3_0_q[25].DATAIN
in_c1_exe14[26] => redist5_stall_entry_o7_3_0_q[26].DATAIN
in_c1_exe14[27] => redist5_stall_entry_o7_3_0_q[27].DATAIN
in_c1_exe14[28] => redist5_stall_entry_o7_3_0_q[28].DATAIN
in_c1_exe14[29] => redist5_stall_entry_o7_3_0_q[29].DATAIN
in_c1_exe14[30] => redist5_stall_entry_o7_3_0_q[30].DATAIN
in_c1_exe14[31] => redist5_stall_entry_o7_3_0_q[31].DATAIN
in_valid_in[0] => SE_stall_entry_consumed0.IN1
in_valid_in[0] => SE_stall_entry_consumed1.IN1
in_valid_in[0] => SE_stall_entry_consumed2.IN1
in_valid_in[0] => SE_stall_entry_StallValid[0].IN1
in_valid_in[0] => SE_stall_entry_V0.IN1
in_valid_in[0] => SE_stall_entry_V1[0].IN1
in_valid_in[0] => SE_stall_entry_V2.IN1
clock => clock.IN4
resetn => resetn.IN4


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1
out_dest_data_out_0_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_dest_data_out_0_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.valid_out
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_0_0[1] => in_intel_reserved_ffwd_0_0[1].IN1
in_intel_reserved_ffwd_0_0[2] => in_intel_reserved_ffwd_0_0[2].IN1
in_intel_reserved_ffwd_0_0[3] => in_intel_reserved_ffwd_0_0[3].IN1
in_intel_reserved_ffwd_0_0[4] => in_intel_reserved_ffwd_0_0[4].IN1
in_intel_reserved_ffwd_0_0[5] => in_intel_reserved_ffwd_0_0[5].IN1
in_intel_reserved_ffwd_0_0[6] => in_intel_reserved_ffwd_0_0[6].IN1
in_intel_reserved_ffwd_0_0[7] => in_intel_reserved_ffwd_0_0[7].IN1
in_intel_reserved_ffwd_0_0[8] => in_intel_reserved_ffwd_0_0[8].IN1
in_intel_reserved_ffwd_0_0[9] => in_intel_reserved_ffwd_0_0[9].IN1
in_intel_reserved_ffwd_0_0[10] => in_intel_reserved_ffwd_0_0[10].IN1
in_intel_reserved_ffwd_0_0[11] => in_intel_reserved_ffwd_0_0[11].IN1
in_intel_reserved_ffwd_0_0[12] => in_intel_reserved_ffwd_0_0[12].IN1
in_intel_reserved_ffwd_0_0[13] => in_intel_reserved_ffwd_0_0[13].IN1
in_intel_reserved_ffwd_0_0[14] => in_intel_reserved_ffwd_0_0[14].IN1
in_intel_reserved_ffwd_0_0[15] => in_intel_reserved_ffwd_0_0[15].IN1
in_intel_reserved_ffwd_0_0[16] => in_intel_reserved_ffwd_0_0[16].IN1
in_intel_reserved_ffwd_0_0[17] => in_intel_reserved_ffwd_0_0[17].IN1
in_intel_reserved_ffwd_0_0[18] => in_intel_reserved_ffwd_0_0[18].IN1
in_intel_reserved_ffwd_0_0[19] => in_intel_reserved_ffwd_0_0[19].IN1
in_intel_reserved_ffwd_0_0[20] => in_intel_reserved_ffwd_0_0[20].IN1
in_intel_reserved_ffwd_0_0[21] => in_intel_reserved_ffwd_0_0[21].IN1
in_intel_reserved_ffwd_0_0[22] => in_intel_reserved_ffwd_0_0[22].IN1
in_intel_reserved_ffwd_0_0[23] => in_intel_reserved_ffwd_0_0[23].IN1
in_intel_reserved_ffwd_0_0[24] => in_intel_reserved_ffwd_0_0[24].IN1
in_intel_reserved_ffwd_0_0[25] => in_intel_reserved_ffwd_0_0[25].IN1
in_intel_reserved_ffwd_0_0[26] => in_intel_reserved_ffwd_0_0[26].IN1
in_intel_reserved_ffwd_0_0[27] => in_intel_reserved_ffwd_0_0[27].IN1
in_intel_reserved_ffwd_0_0[28] => in_intel_reserved_ffwd_0_0[28].IN1
in_intel_reserved_ffwd_0_0[29] => in_intel_reserved_ffwd_0_0[29].IN1
in_intel_reserved_ffwd_0_0[30] => in_intel_reserved_ffwd_0_0[30].IN1
in_intel_reserved_ffwd_0_0[31] => in_intel_reserved_ffwd_0_0[31].IN1
in_intel_reserved_ffwd_0_0[32] => in_intel_reserved_ffwd_0_0[32].IN1
in_intel_reserved_ffwd_0_0[33] => in_intel_reserved_ffwd_0_0[33].IN1
in_intel_reserved_ffwd_0_0[34] => in_intel_reserved_ffwd_0_0[34].IN1
in_intel_reserved_ffwd_0_0[35] => in_intel_reserved_ffwd_0_0[35].IN1
in_intel_reserved_ffwd_0_0[36] => in_intel_reserved_ffwd_0_0[36].IN1
in_intel_reserved_ffwd_0_0[37] => in_intel_reserved_ffwd_0_0[37].IN1
in_intel_reserved_ffwd_0_0[38] => in_intel_reserved_ffwd_0_0[38].IN1
in_intel_reserved_ffwd_0_0[39] => in_intel_reserved_ffwd_0_0[39].IN1
in_intel_reserved_ffwd_0_0[40] => in_intel_reserved_ffwd_0_0[40].IN1
in_intel_reserved_ffwd_0_0[41] => in_intel_reserved_ffwd_0_0[41].IN1
in_intel_reserved_ffwd_0_0[42] => in_intel_reserved_ffwd_0_0[42].IN1
in_intel_reserved_ffwd_0_0[43] => in_intel_reserved_ffwd_0_0[43].IN1
in_intel_reserved_ffwd_0_0[44] => in_intel_reserved_ffwd_0_0[44].IN1
in_intel_reserved_ffwd_0_0[45] => in_intel_reserved_ffwd_0_0[45].IN1
in_intel_reserved_ffwd_0_0[46] => in_intel_reserved_ffwd_0_0[46].IN1
in_intel_reserved_ffwd_0_0[47] => in_intel_reserved_ffwd_0_0[47].IN1
in_intel_reserved_ffwd_0_0[48] => in_intel_reserved_ffwd_0_0[48].IN1
in_intel_reserved_ffwd_0_0[49] => in_intel_reserved_ffwd_0_0[49].IN1
in_intel_reserved_ffwd_0_0[50] => in_intel_reserved_ffwd_0_0[50].IN1
in_intel_reserved_ffwd_0_0[51] => in_intel_reserved_ffwd_0_0[51].IN1
in_intel_reserved_ffwd_0_0[52] => in_intel_reserved_ffwd_0_0[52].IN1
in_intel_reserved_ffwd_0_0[53] => in_intel_reserved_ffwd_0_0[53].IN1
in_intel_reserved_ffwd_0_0[54] => in_intel_reserved_ffwd_0_0[54].IN1
in_intel_reserved_ffwd_0_0[55] => in_intel_reserved_ffwd_0_0[55].IN1
in_intel_reserved_ffwd_0_0[56] => in_intel_reserved_ffwd_0_0[56].IN1
in_intel_reserved_ffwd_0_0[57] => in_intel_reserved_ffwd_0_0[57].IN1
in_intel_reserved_ffwd_0_0[58] => in_intel_reserved_ffwd_0_0[58].IN1
in_intel_reserved_ffwd_0_0[59] => in_intel_reserved_ffwd_0_0[59].IN1
in_intel_reserved_ffwd_0_0[60] => in_intel_reserved_ffwd_0_0[60].IN1
in_intel_reserved_ffwd_0_0[61] => in_intel_reserved_ffwd_0_0[61].IN1
in_intel_reserved_ffwd_0_0[62] => in_intel_reserved_ffwd_0_0[62].IN1
in_intel_reserved_ffwd_0_0[63] => in_intel_reserved_ffwd_0_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= gen_stallable.data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= gen_stallable.data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= gen_stallable.data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= gen_stallable.data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= gen_stallable.data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= gen_stallable.data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= gen_stallable.data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= gen_stallable.data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= gen_stallable.data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= gen_stallable.data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= gen_stallable.data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= gen_stallable.data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= gen_stallable.data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= gen_stallable.data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= gen_stallable.data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= gen_stallable.data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= gen_stallable.data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= gen_stallable.data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= gen_stallable.data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= gen_stallable.data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= gen_stallable.data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= gen_stallable.data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= gen_stallable.data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= gen_stallable.data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= gen_stallable.data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= gen_stallable.data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= gen_stallable.data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= gen_stallable.data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= gen_stallable.data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= gen_stallable.data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= gen_stallable.data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= gen_stallable.data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_6v62:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_6v62:auto_generated.address_a[0]
address_a[1] => altera_syncram_6v62:auto_generated.address_a[1]
address_a[2] => altera_syncram_6v62:auto_generated.address_a[2]
address_a[3] => altera_syncram_6v62:auto_generated.address_a[3]
address_a[4] => altera_syncram_6v62:auto_generated.address_a[4]
address_a[5] => altera_syncram_6v62:auto_generated.address_a[5]
address_b[0] => altera_syncram_6v62:auto_generated.address_b[0]
address_b[1] => altera_syncram_6v62:auto_generated.address_b[1]
address_b[2] => altera_syncram_6v62:auto_generated.address_b[2]
address_b[3] => altera_syncram_6v62:auto_generated.address_b[3]
address_b[4] => altera_syncram_6v62:auto_generated.address_b[4]
address_b[5] => altera_syncram_6v62:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_6v62:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_6v62:auto_generated.clock0
clock1 => altera_syncram_6v62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_6v62:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_6v62:auto_generated.data_a[0]
data_a[1] => altera_syncram_6v62:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altera_syncram_6v62:auto_generated.q_b[0]
q_b[1] <= altera_syncram_6v62:auto_generated.q_b[1]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_6v62:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated
aclr1 => altsyncram_h4b4:altsyncram1.aclr1
address_a[0] => altsyncram_h4b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_h4b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_h4b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_h4b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_h4b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_h4b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_h4b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_h4b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_h4b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_h4b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_h4b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_h4b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_h4b4:altsyncram1.addressstall_b
clock0 => altsyncram_h4b4:altsyncram1.clock0
clock1 => altsyncram_h4b4:altsyncram1.clock1
clocken1 => altsyncram_h4b4:altsyncram1.clocken1
data_a[0] => altsyncram_h4b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_h4b4:altsyncram1.data_a[1]
q_b[0] <= altsyncram_h4b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_h4b4:altsyncram1.q_b[1]
wren_a => altsyncram_h4b4:altsyncram1.wren_a


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4
out_data_out[0] <= matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg.out_data_out
out_valid_out[0] <= matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg.out_valid_out
in_feedback_stall_in_10[0] => i_llvm_fpga_push_i1_memdep_phi_push10_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_10[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1.feedback_out
out_feedback_valid_out_10[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1.stall_out
in_c0_exe82[0] => i_llvm_fpga_push_i1_memdep_phi_push10_matvec1_dir_bitsignaltemp.IN1
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_matvec1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3
out_memdep_matvec_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_memdep_matvec_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_address
out_o_valid[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.o_valid
out_o_writeack[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.o_writeack
out_memdep_matvec_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_burstcount
out_memdep_matvec_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_byteenable
out_memdep_matvec_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_byteenable
out_memdep_matvec_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_byteenable
out_memdep_matvec_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_byteenable
out_memdep_matvec_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_enable
out_memdep_matvec_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_read
out_memdep_matvec_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_write
out_memdep_matvec_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
out_memdep_matvec_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_memdep_matvec1_flush_bitsignaltemp.IN1
in_memdep_matvec_avm_readdata[0] => in_memdep_matvec_avm_readdata[0].IN1
in_memdep_matvec_avm_readdata[1] => in_memdep_matvec_avm_readdata[1].IN1
in_memdep_matvec_avm_readdata[2] => in_memdep_matvec_avm_readdata[2].IN1
in_memdep_matvec_avm_readdata[3] => in_memdep_matvec_avm_readdata[3].IN1
in_memdep_matvec_avm_readdata[4] => in_memdep_matvec_avm_readdata[4].IN1
in_memdep_matvec_avm_readdata[5] => in_memdep_matvec_avm_readdata[5].IN1
in_memdep_matvec_avm_readdata[6] => in_memdep_matvec_avm_readdata[6].IN1
in_memdep_matvec_avm_readdata[7] => in_memdep_matvec_avm_readdata[7].IN1
in_memdep_matvec_avm_readdata[8] => in_memdep_matvec_avm_readdata[8].IN1
in_memdep_matvec_avm_readdata[9] => in_memdep_matvec_avm_readdata[9].IN1
in_memdep_matvec_avm_readdata[10] => in_memdep_matvec_avm_readdata[10].IN1
in_memdep_matvec_avm_readdata[11] => in_memdep_matvec_avm_readdata[11].IN1
in_memdep_matvec_avm_readdata[12] => in_memdep_matvec_avm_readdata[12].IN1
in_memdep_matvec_avm_readdata[13] => in_memdep_matvec_avm_readdata[13].IN1
in_memdep_matvec_avm_readdata[14] => in_memdep_matvec_avm_readdata[14].IN1
in_memdep_matvec_avm_readdata[15] => in_memdep_matvec_avm_readdata[15].IN1
in_memdep_matvec_avm_readdata[16] => in_memdep_matvec_avm_readdata[16].IN1
in_memdep_matvec_avm_readdata[17] => in_memdep_matvec_avm_readdata[17].IN1
in_memdep_matvec_avm_readdata[18] => in_memdep_matvec_avm_readdata[18].IN1
in_memdep_matvec_avm_readdata[19] => in_memdep_matvec_avm_readdata[19].IN1
in_memdep_matvec_avm_readdata[20] => in_memdep_matvec_avm_readdata[20].IN1
in_memdep_matvec_avm_readdata[21] => in_memdep_matvec_avm_readdata[21].IN1
in_memdep_matvec_avm_readdata[22] => in_memdep_matvec_avm_readdata[22].IN1
in_memdep_matvec_avm_readdata[23] => in_memdep_matvec_avm_readdata[23].IN1
in_memdep_matvec_avm_readdata[24] => in_memdep_matvec_avm_readdata[24].IN1
in_memdep_matvec_avm_readdata[25] => in_memdep_matvec_avm_readdata[25].IN1
in_memdep_matvec_avm_readdata[26] => in_memdep_matvec_avm_readdata[26].IN1
in_memdep_matvec_avm_readdata[27] => in_memdep_matvec_avm_readdata[27].IN1
in_memdep_matvec_avm_readdata[28] => in_memdep_matvec_avm_readdata[28].IN1
in_memdep_matvec_avm_readdata[29] => in_memdep_matvec_avm_readdata[29].IN1
in_memdep_matvec_avm_readdata[30] => in_memdep_matvec_avm_readdata[30].IN1
in_memdep_matvec_avm_readdata[31] => in_memdep_matvec_avm_readdata[31].IN1
in_memdep_matvec_avm_readdatavalid[0] => i_llvm_fpga_mem_memdep_matvec1_avm_readdatavalid_bitsignaltemp.IN1
in_memdep_matvec_avm_waitrequest[0] => i_llvm_fpga_mem_memdep_matvec1_avm_waitrequest_bitsignaltemp.IN1
in_memdep_matvec_avm_writeack[0] => i_llvm_fpga_mem_memdep_matvec1_avm_writeack_bitsignaltemp.IN1
out_lsu_memdep_o_active[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.o_active
in_i_stall[0] => i_llvm_fpga_mem_memdep_matvec1_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_memdep_matvec1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_predicate[0] => ~NO_FANOUT~
in_i_valid[0] => i_llvm_fpga_mem_memdep_matvec1_i_valid_bitsignaltemp.IN1
in_i_writedata[0] => in_i_writedata[0].IN1
in_i_writedata[1] => in_i_writedata[1].IN1
in_i_writedata[2] => in_i_writedata[2].IN1
in_i_writedata[3] => in_i_writedata[3].IN1
in_i_writedata[4] => in_i_writedata[4].IN1
in_i_writedata[5] => in_i_writedata[5].IN1
in_i_writedata[6] => in_i_writedata[6].IN1
in_i_writedata[7] => in_i_writedata[7].IN1
in_i_writedata[8] => in_i_writedata[8].IN1
in_i_writedata[9] => in_i_writedata[9].IN1
in_i_writedata[10] => in_i_writedata[10].IN1
in_i_writedata[11] => in_i_writedata[11].IN1
in_i_writedata[12] => in_i_writedata[12].IN1
in_i_writedata[13] => in_i_writedata[13].IN1
in_i_writedata[14] => in_i_writedata[14].IN1
in_i_writedata[15] => in_i_writedata[15].IN1
in_i_writedata[16] => in_i_writedata[16].IN1
in_i_writedata[17] => in_i_writedata[17].IN1
in_i_writedata[18] => in_i_writedata[18].IN1
in_i_writedata[19] => in_i_writedata[19].IN1
in_i_writedata[20] => in_i_writedata[20].IN1
in_i_writedata[21] => in_i_writedata[21].IN1
in_i_writedata[22] => in_i_writedata[22].IN1
in_i_writedata[23] => in_i_writedata[23].IN1
in_i_writedata[24] => in_i_writedata[24].IN1
in_i_writedata[25] => in_i_writedata[25].IN1
in_i_writedata[26] => in_i_writedata[26].IN1
in_i_writedata[27] => in_i_writedata[27].IN1
in_i_writedata[28] => in_i_writedata[28].IN1
in_i_writedata[29] => in_i_writedata[29].IN1
in_i_writedata[30] => in_i_writedata[30].IN1
in_i_writedata[31] => in_i_writedata[31].IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_write:pipelined_write.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => i_writedata[0].IN1
i_writedata[1] => i_writedata[1].IN1
i_writedata[2] => i_writedata[2].IN1
i_writedata[3] => i_writedata[3].IN1
i_writedata[4] => i_writedata[4].IN1
i_writedata[5] => i_writedata[5].IN1
i_writedata[6] => i_writedata[6].IN1
i_writedata[7] => i_writedata[7].IN1
i_writedata[8] => i_writedata[8].IN1
i_writedata[9] => i_writedata[9].IN1
i_writedata[10] => i_writedata[10].IN1
i_writedata[11] => i_writedata[11].IN1
i_writedata[12] => i_writedata[12].IN1
i_writedata[13] => i_writedata[13].IN1
i_writedata[14] => i_writedata[14].IN1
i_writedata[15] => i_writedata[15].IN1
i_writedata[16] => i_writedata[16].IN1
i_writedata[17] => i_writedata[17].IN1
i_writedata[18] => i_writedata[18].IN1
i_writedata[19] => i_writedata[19].IN1
i_writedata[20] => i_writedata[20].IN1
i_writedata[21] => i_writedata[21].IN1
i_writedata[22] => i_writedata[22].IN1
i_writedata[23] => i_writedata[23].IN1
i_writedata[24] => i_writedata[24].IN1
i_writedata[25] => i_writedata[25].IN1
i_writedata[26] => i_writedata[26].IN1
i_writedata[27] => i_writedata[27].IN1
i_writedata[28] => i_writedata[28].IN1
i_writedata[29] => i_writedata[29].IN1
i_writedata[30] => i_writedata[30].IN1
i_writedata[31] => i_writedata[31].IN1
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_write:pipelined_write.o_valid
o_empty <= lsu_pipelined_write:pipelined_write.o_empty
o_almost_empty <= lsu_pipelined_write:pipelined_write.o_almost_empty
o_readdata[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[1] <= o_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[2] <= o_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[3] <= o_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[4] <= o_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[5] <= o_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[6] <= o_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[7] <= o_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[8] <= o_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[9] <= o_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[10] <= o_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[11] <= o_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[12] <= o_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[13] <= o_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[14] <= o_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[15] <= o_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[16] <= o_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[17] <= o_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[18] <= o_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[19] <= o_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[20] <= o_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[21] <= o_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[22] <= o_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[23] <= o_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[24] <= o_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[25] <= o_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[26] <= o_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[27] <= o_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[28] <= o_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[29] <= o_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[30] <= o_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[31] <= o_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= <GND>
avm_readdata[0] => ~NO_FANOUT~
avm_readdata[1] => ~NO_FANOUT~
avm_readdata[2] => ~NO_FANOUT~
avm_readdata[3] => ~NO_FANOUT~
avm_readdata[4] => ~NO_FANOUT~
avm_readdata[5] => ~NO_FANOUT~
avm_readdata[6] => ~NO_FANOUT~
avm_readdata[7] => ~NO_FANOUT~
avm_readdata[8] => ~NO_FANOUT~
avm_readdata[9] => ~NO_FANOUT~
avm_readdata[10] => ~NO_FANOUT~
avm_readdata[11] => ~NO_FANOUT~
avm_readdata[12] => ~NO_FANOUT~
avm_readdata[13] => ~NO_FANOUT~
avm_readdata[14] => ~NO_FANOUT~
avm_readdata[15] => ~NO_FANOUT~
avm_readdata[16] => ~NO_FANOUT~
avm_readdata[17] => ~NO_FANOUT~
avm_readdata[18] => ~NO_FANOUT~
avm_readdata[19] => ~NO_FANOUT~
avm_readdata[20] => ~NO_FANOUT~
avm_readdata[21] => ~NO_FANOUT~
avm_readdata[22] => ~NO_FANOUT~
avm_readdata[23] => ~NO_FANOUT~
avm_readdata[24] => ~NO_FANOUT~
avm_readdata[25] => ~NO_FANOUT~
avm_readdata[26] => ~NO_FANOUT~
avm_readdata[27] => ~NO_FANOUT~
avm_readdata[28] => ~NO_FANOUT~
avm_readdata[29] => ~NO_FANOUT~
avm_readdata[30] => ~NO_FANOUT~
avm_readdata[31] => ~NO_FANOUT~
avm_write <= lsu_pipelined_write:pipelined_write.avm_write
avm_writeack => lsu_writeack.IN1
avm_writedata[0] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[1] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[2] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[3] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[4] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[5] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[6] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[7] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[8] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[9] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[10] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[11] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[12] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[13] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[14] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[15] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[16] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[17] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[18] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[19] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[20] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[21] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[22] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[23] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[24] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[25] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[26] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[27] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[28] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[29] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[30] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[31] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_byteenable[0] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => ~NO_FANOUT~
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_writeack <= lsu_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => i_byteenable[0].IN1
i_byteenable[1] => i_byteenable[1].IN1
i_byteenable[2] => i_byteenable[2].IN1
i_byteenable[3] => i_byteenable[3].IN1
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_write:pipelined_write.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_write:pipelined_write.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write
clk => clk.IN3
resetn => resetn.IN2
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[32].IN1
i_address[1] => core_data_in[33].IN1
i_address[2] => core_data_in[34].IN1
i_address[3] => core_data_in[35].IN1
i_address[4] => core_data_in[36].IN1
i_address[5] => core_data_in[37].IN1
i_address[6] => core_data_in[38].IN1
i_address[7] => core_data_in[39].IN1
i_address[8] => core_data_in[40].IN1
i_address[9] => core_data_in[41].IN1
i_address[10] => core_data_in[42].IN1
i_address[11] => core_data_in[43].IN1
i_address[12] => core_data_in[44].IN1
i_address[13] => core_data_in[45].IN1
i_address[14] => core_data_in[46].IN1
i_address[15] => core_data_in[47].IN1
i_address[16] => core_data_in[48].IN1
i_address[17] => core_data_in[49].IN1
i_address[18] => core_data_in[50].IN1
i_address[19] => core_data_in[51].IN1
i_address[20] => core_data_in[52].IN1
i_address[21] => core_data_in[53].IN1
i_address[22] => core_data_in[54].IN1
i_address[23] => core_data_in[55].IN1
i_address[24] => core_data_in[56].IN1
i_address[25] => core_data_in[57].IN1
i_address[26] => core_data_in[58].IN1
i_address[27] => core_data_in[59].IN1
i_address[28] => core_data_in[60].IN1
i_address[29] => core_data_in[61].IN1
i_address[30] => core_data_in[62].IN1
i_address[31] => core_data_in[63].IN1
i_writedata[0] => core_data_in[0].IN1
i_writedata[1] => core_data_in[1].IN1
i_writedata[2] => core_data_in[2].IN1
i_writedata[3] => core_data_in[3].IN1
i_writedata[4] => core_data_in[4].IN1
i_writedata[5] => core_data_in[5].IN1
i_writedata[6] => core_data_in[6].IN1
i_writedata[7] => core_data_in[7].IN1
i_writedata[8] => core_data_in[8].IN1
i_writedata[9] => core_data_in[9].IN1
i_writedata[10] => core_data_in[10].IN1
i_writedata[11] => core_data_in[11].IN1
i_writedata[12] => core_data_in[12].IN1
i_writedata[13] => core_data_in[13].IN1
i_writedata[14] => core_data_in[14].IN1
i_writedata[15] => core_data_in[15].IN1
i_writedata[16] => core_data_in[16].IN1
i_writedata[17] => core_data_in[17].IN1
i_writedata[18] => core_data_in[18].IN1
i_writedata[19] => core_data_in[19].IN1
i_writedata[20] => core_data_in[20].IN1
i_writedata[21] => core_data_in[21].IN1
i_writedata[22] => core_data_in[22].IN1
i_writedata[23] => core_data_in[23].IN1
i_writedata[24] => core_data_in[24].IN1
i_writedata[25] => core_data_in[25].IN1
i_writedata[26] => core_data_in[26].IN1
i_writedata[27] => core_data_in[27].IN1
i_writedata[28] => core_data_in[28].IN1
i_writedata[29] => core_data_in[29].IN1
i_writedata[30] => core_data_in[30].IN1
i_writedata[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:data_fifo.o_data
avm_address[3] <= hld_fifo:data_fifo.o_data
avm_address[4] <= hld_fifo:data_fifo.o_data
avm_address[5] <= hld_fifo:data_fifo.o_data
avm_address[6] <= hld_fifo:data_fifo.o_data
avm_address[7] <= hld_fifo:data_fifo.o_data
avm_address[8] <= hld_fifo:data_fifo.o_data
avm_address[9] <= hld_fifo:data_fifo.o_data
avm_address[10] <= hld_fifo:data_fifo.o_data
avm_address[11] <= hld_fifo:data_fifo.o_data
avm_address[12] <= hld_fifo:data_fifo.o_data
avm_address[13] <= hld_fifo:data_fifo.o_data
avm_address[14] <= hld_fifo:data_fifo.o_data
avm_address[15] <= hld_fifo:data_fifo.o_data
avm_address[16] <= hld_fifo:data_fifo.o_data
avm_address[17] <= hld_fifo:data_fifo.o_data
avm_address[18] <= hld_fifo:data_fifo.o_data
avm_address[19] <= hld_fifo:data_fifo.o_data
avm_address[20] <= hld_fifo:data_fifo.o_data
avm_address[21] <= hld_fifo:data_fifo.o_data
avm_address[22] <= hld_fifo:data_fifo.o_data
avm_address[23] <= hld_fifo:data_fifo.o_data
avm_address[24] <= hld_fifo:data_fifo.o_data
avm_address[25] <= hld_fifo:data_fifo.o_data
avm_address[26] <= hld_fifo:data_fifo.o_data
avm_address[27] <= hld_fifo:data_fifo.o_data
avm_address[28] <= hld_fifo:data_fifo.o_data
avm_address[29] <= hld_fifo:data_fifo.o_data
avm_address[30] <= hld_fifo:data_fifo.o_data
avm_address[31] <= hld_fifo:data_fifo.o_data
avm_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
avm_writeack => ack_counter.IN1
avm_writeack => ack_counter.IN1
avm_writedata[0] <= hld_fifo:data_fifo.o_data
avm_writedata[1] <= hld_fifo:data_fifo.o_data
avm_writedata[2] <= hld_fifo:data_fifo.o_data
avm_writedata[3] <= hld_fifo:data_fifo.o_data
avm_writedata[4] <= hld_fifo:data_fifo.o_data
avm_writedata[5] <= hld_fifo:data_fifo.o_data
avm_writedata[6] <= hld_fifo:data_fifo.o_data
avm_writedata[7] <= hld_fifo:data_fifo.o_data
avm_writedata[8] <= hld_fifo:data_fifo.o_data
avm_writedata[9] <= hld_fifo:data_fifo.o_data
avm_writedata[10] <= hld_fifo:data_fifo.o_data
avm_writedata[11] <= hld_fifo:data_fifo.o_data
avm_writedata[12] <= hld_fifo:data_fifo.o_data
avm_writedata[13] <= hld_fifo:data_fifo.o_data
avm_writedata[14] <= hld_fifo:data_fifo.o_data
avm_writedata[15] <= hld_fifo:data_fifo.o_data
avm_writedata[16] <= hld_fifo:data_fifo.o_data
avm_writedata[17] <= hld_fifo:data_fifo.o_data
avm_writedata[18] <= hld_fifo:data_fifo.o_data
avm_writedata[19] <= hld_fifo:data_fifo.o_data
avm_writedata[20] <= hld_fifo:data_fifo.o_data
avm_writedata[21] <= hld_fifo:data_fifo.o_data
avm_writedata[22] <= hld_fifo:data_fifo.o_data
avm_writedata[23] <= hld_fifo:data_fifo.o_data
avm_writedata[24] <= hld_fifo:data_fifo.o_data
avm_writedata[25] <= hld_fifo:data_fifo.o_data
avm_writedata[26] <= hld_fifo:data_fifo.o_data
avm_writedata[27] <= hld_fifo:data_fifo.o_data
avm_writedata[28] <= hld_fifo:data_fifo.o_data
avm_writedata[29] <= hld_fifo:data_fifo.o_data
avm_writedata[30] <= hld_fifo:data_fifo.o_data
avm_writedata[31] <= hld_fifo:data_fifo.o_data
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => write_accepted.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
i_data[32] => data_in[32].IN1
i_data[33] => data_in[33].IN1
i_data[34] => data_in[34].IN1
i_data[35] => data_in[35].IN1
i_data[36] => data_in[36].IN1
i_data[37] => data_in[37].IN1
i_data[38] => data_in[38].IN1
i_data[39] => data_in[39].IN1
i_data[40] => data_in[40].IN1
i_data[41] => data_in[41].IN1
i_data[42] => data_in[42].IN1
i_data[43] => data_in[43].IN1
i_data[44] => data_in[44].IN1
i_data[45] => data_in[45].IN1
i_data[46] => data_in[46].IN1
i_data[47] => data_in[47].IN1
i_data[48] => data_in[48].IN1
i_data[49] => data_in[49].IN1
i_data[50] => data_in[50].IN1
i_data[51] => data_in[51].IN1
i_data[52] => data_in[52].IN1
i_data[53] => data_in[53].IN1
i_data[54] => data_in[54].IN1
i_data[55] => data_in[55].IN1
i_data[56] => data_in[56].IN1
i_data[57] => data_in[57].IN1
i_data[58] => data_in[58].IN1
i_data[59] => data_in[59].IN1
i_data[60] => data_in[60].IN1
i_data[61] => data_in[61].IN1
i_data[62] => data_in[62].IN1
i_data[63] => data_in[63].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[32] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[33] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[34] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[35] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[36] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[37] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[38] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[39] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[40] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[41] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[42] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[43] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[44] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[45] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[46] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[47] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[48] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[49] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[50] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[51] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[52] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[53] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[54] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[55] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[56] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[57] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[58] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[59] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[60] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[61] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[62] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[63] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[32] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[33] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[34] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[35] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[36] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[37] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[38] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[39] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[40] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[41] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[42] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[43] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[44] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[45] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[46] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[47] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[48] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[49] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[50] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[51] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[52] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[53] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[54] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[55] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[56] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[57] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[58] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[59] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[60] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[61] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[62] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[63] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_jr32:auto_generated.wren
data[0] => dpram_jr32:auto_generated.data[0]
data[1] => dpram_jr32:auto_generated.data[1]
data[2] => dpram_jr32:auto_generated.data[2]
data[3] => dpram_jr32:auto_generated.data[3]
data[4] => dpram_jr32:auto_generated.data[4]
data[5] => dpram_jr32:auto_generated.data[5]
data[6] => dpram_jr32:auto_generated.data[6]
data[7] => dpram_jr32:auto_generated.data[7]
data[8] => dpram_jr32:auto_generated.data[8]
data[9] => dpram_jr32:auto_generated.data[9]
data[10] => dpram_jr32:auto_generated.data[10]
data[11] => dpram_jr32:auto_generated.data[11]
data[12] => dpram_jr32:auto_generated.data[12]
data[13] => dpram_jr32:auto_generated.data[13]
data[14] => dpram_jr32:auto_generated.data[14]
data[15] => dpram_jr32:auto_generated.data[15]
data[16] => dpram_jr32:auto_generated.data[16]
data[17] => dpram_jr32:auto_generated.data[17]
data[18] => dpram_jr32:auto_generated.data[18]
data[19] => dpram_jr32:auto_generated.data[19]
data[20] => dpram_jr32:auto_generated.data[20]
data[21] => dpram_jr32:auto_generated.data[21]
data[22] => dpram_jr32:auto_generated.data[22]
data[23] => dpram_jr32:auto_generated.data[23]
data[24] => dpram_jr32:auto_generated.data[24]
data[25] => dpram_jr32:auto_generated.data[25]
data[26] => dpram_jr32:auto_generated.data[26]
data[27] => dpram_jr32:auto_generated.data[27]
data[28] => dpram_jr32:auto_generated.data[28]
data[29] => dpram_jr32:auto_generated.data[29]
data[30] => dpram_jr32:auto_generated.data[30]
data[31] => dpram_jr32:auto_generated.data[31]
data[32] => dpram_jr32:auto_generated.data[32]
data[33] => dpram_jr32:auto_generated.data[33]
data[34] => dpram_jr32:auto_generated.data[34]
data[35] => dpram_jr32:auto_generated.data[35]
data[36] => dpram_jr32:auto_generated.data[36]
data[37] => dpram_jr32:auto_generated.data[37]
data[38] => dpram_jr32:auto_generated.data[38]
data[39] => dpram_jr32:auto_generated.data[39]
data[40] => dpram_jr32:auto_generated.data[40]
data[41] => dpram_jr32:auto_generated.data[41]
data[42] => dpram_jr32:auto_generated.data[42]
data[43] => dpram_jr32:auto_generated.data[43]
data[44] => dpram_jr32:auto_generated.data[44]
data[45] => dpram_jr32:auto_generated.data[45]
data[46] => dpram_jr32:auto_generated.data[46]
data[47] => dpram_jr32:auto_generated.data[47]
data[48] => dpram_jr32:auto_generated.data[48]
data[49] => dpram_jr32:auto_generated.data[49]
data[50] => dpram_jr32:auto_generated.data[50]
data[51] => dpram_jr32:auto_generated.data[51]
data[52] => dpram_jr32:auto_generated.data[52]
data[53] => dpram_jr32:auto_generated.data[53]
data[54] => dpram_jr32:auto_generated.data[54]
data[55] => dpram_jr32:auto_generated.data[55]
data[56] => dpram_jr32:auto_generated.data[56]
data[57] => dpram_jr32:auto_generated.data[57]
data[58] => dpram_jr32:auto_generated.data[58]
data[59] => dpram_jr32:auto_generated.data[59]
data[60] => dpram_jr32:auto_generated.data[60]
data[61] => dpram_jr32:auto_generated.data[61]
data[62] => dpram_jr32:auto_generated.data[62]
data[63] => dpram_jr32:auto_generated.data[63]
wraddress[0] => dpram_jr32:auto_generated.wraddress[0]
wraddress[1] => dpram_jr32:auto_generated.wraddress[1]
wraddress[2] => dpram_jr32:auto_generated.wraddress[2]
wraddress[3] => dpram_jr32:auto_generated.wraddress[3]
wraddress[4] => dpram_jr32:auto_generated.wraddress[4]
inclock => dpram_jr32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_jr32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_jr32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_jr32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_jr32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_jr32:auto_generated.rdaddress[4]
outclock => dpram_jr32:auto_generated.outclock
outclocken => dpram_jr32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_jr32:auto_generated.q[0]
q[1] <= dpram_jr32:auto_generated.q[1]
q[2] <= dpram_jr32:auto_generated.q[2]
q[3] <= dpram_jr32:auto_generated.q[3]
q[4] <= dpram_jr32:auto_generated.q[4]
q[5] <= dpram_jr32:auto_generated.q[5]
q[6] <= dpram_jr32:auto_generated.q[6]
q[7] <= dpram_jr32:auto_generated.q[7]
q[8] <= dpram_jr32:auto_generated.q[8]
q[9] <= dpram_jr32:auto_generated.q[9]
q[10] <= dpram_jr32:auto_generated.q[10]
q[11] <= dpram_jr32:auto_generated.q[11]
q[12] <= dpram_jr32:auto_generated.q[12]
q[13] <= dpram_jr32:auto_generated.q[13]
q[14] <= dpram_jr32:auto_generated.q[14]
q[15] <= dpram_jr32:auto_generated.q[15]
q[16] <= dpram_jr32:auto_generated.q[16]
q[17] <= dpram_jr32:auto_generated.q[17]
q[18] <= dpram_jr32:auto_generated.q[18]
q[19] <= dpram_jr32:auto_generated.q[19]
q[20] <= dpram_jr32:auto_generated.q[20]
q[21] <= dpram_jr32:auto_generated.q[21]
q[22] <= dpram_jr32:auto_generated.q[22]
q[23] <= dpram_jr32:auto_generated.q[23]
q[24] <= dpram_jr32:auto_generated.q[24]
q[25] <= dpram_jr32:auto_generated.q[25]
q[26] <= dpram_jr32:auto_generated.q[26]
q[27] <= dpram_jr32:auto_generated.q[27]
q[28] <= dpram_jr32:auto_generated.q[28]
q[29] <= dpram_jr32:auto_generated.q[29]
q[30] <= dpram_jr32:auto_generated.q[30]
q[31] <= dpram_jr32:auto_generated.q[31]
q[32] <= dpram_jr32:auto_generated.q[32]
q[33] <= dpram_jr32:auto_generated.q[33]
q[34] <= dpram_jr32:auto_generated.q[34]
q[35] <= dpram_jr32:auto_generated.q[35]
q[36] <= dpram_jr32:auto_generated.q[36]
q[37] <= dpram_jr32:auto_generated.q[37]
q[38] <= dpram_jr32:auto_generated.q[38]
q[39] <= dpram_jr32:auto_generated.q[39]
q[40] <= dpram_jr32:auto_generated.q[40]
q[41] <= dpram_jr32:auto_generated.q[41]
q[42] <= dpram_jr32:auto_generated.q[42]
q[43] <= dpram_jr32:auto_generated.q[43]
q[44] <= dpram_jr32:auto_generated.q[44]
q[45] <= dpram_jr32:auto_generated.q[45]
q[46] <= dpram_jr32:auto_generated.q[46]
q[47] <= dpram_jr32:auto_generated.q[47]
q[48] <= dpram_jr32:auto_generated.q[48]
q[49] <= dpram_jr32:auto_generated.q[49]
q[50] <= dpram_jr32:auto_generated.q[50]
q[51] <= dpram_jr32:auto_generated.q[51]
q[52] <= dpram_jr32:auto_generated.q[52]
q[53] <= dpram_jr32:auto_generated.q[53]
q[54] <= dpram_jr32:auto_generated.q[54]
q[55] <= dpram_jr32:auto_generated.q[55]
q[56] <= dpram_jr32:auto_generated.q[56]
q[57] <= dpram_jr32:auto_generated.q[57]
q[58] <= dpram_jr32:auto_generated.q[58]
q[59] <= dpram_jr32:auto_generated.q[59]
q[60] <= dpram_jr32:auto_generated.q[60]
q[61] <= dpram_jr32:auto_generated.q[61]
q[62] <= dpram_jr32:auto_generated.q[62]
q[63] <= dpram_jr32:auto_generated.q[63]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
data[32] => lutrama32.PORTADATAIN
data[33] => lutrama33.PORTADATAIN
data[34] => lutrama34.PORTADATAIN
data[35] => lutrama35.PORTADATAIN
data[36] => lutrama36.PORTADATAIN
data[37] => lutrama37.PORTADATAIN
data[38] => lutrama38.PORTADATAIN
data[39] => lutrama39.PORTADATAIN
data[40] => lutrama40.PORTADATAIN
data[41] => lutrama41.PORTADATAIN
data[42] => lutrama42.PORTADATAIN
data[43] => lutrama43.PORTADATAIN
data[44] => lutrama44.PORTADATAIN
data[45] => lutrama45.PORTADATAIN
data[46] => lutrama46.PORTADATAIN
data[47] => lutrama47.PORTADATAIN
data[48] => lutrama48.PORTADATAIN
data[49] => lutrama49.PORTADATAIN
data[50] => lutrama50.PORTADATAIN
data[51] => lutrama51.PORTADATAIN
data[52] => lutrama52.PORTADATAIN
data[53] => lutrama53.PORTADATAIN
data[54] => lutrama54.PORTADATAIN
data[55] => lutrama55.PORTADATAIN
data[56] => lutrama56.PORTADATAIN
data[57] => lutrama57.PORTADATAIN
data[58] => lutrama58.PORTADATAIN
data[59] => lutrama59.PORTADATAIN
data[60] => lutrama60.PORTADATAIN
data[61] => lutrama61.PORTADATAIN
data[62] => lutrama62.PORTADATAIN
data[63] => lutrama63.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
inclock => lutrama32.CLK0
inclock => lutrama33.CLK0
inclock => lutrama34.CLK0
inclock => lutrama35.CLK0
inclock => lutrama36.CLK0
inclock => lutrama37.CLK0
inclock => lutrama38.CLK0
inclock => lutrama39.CLK0
inclock => lutrama40.CLK0
inclock => lutrama41.CLK0
inclock => lutrama42.CLK0
inclock => lutrama43.CLK0
inclock => lutrama44.CLK0
inclock => lutrama45.CLK0
inclock => lutrama46.CLK0
inclock => lutrama47.CLK0
inclock => lutrama48.CLK0
inclock => lutrama49.CLK0
inclock => lutrama50.CLK0
inclock => lutrama51.CLK0
inclock => lutrama52.CLK0
inclock => lutrama53.CLK0
inclock => lutrama54.CLK0
inclock => lutrama55.CLK0
inclock => lutrama56.CLK0
inclock => lutrama57.CLK0
inclock => lutrama58.CLK0
inclock => lutrama59.CLK0
inclock => lutrama60.CLK0
inclock => lutrama61.CLK0
inclock => lutrama62.CLK0
inclock => lutrama63.CLK0
outclock => dataout_reg[63].CLK
outclock => dataout_reg[62].CLK
outclock => dataout_reg[61].CLK
outclock => dataout_reg[60].CLK
outclock => dataout_reg[59].CLK
outclock => dataout_reg[58].CLK
outclock => dataout_reg[57].CLK
outclock => dataout_reg[56].CLK
outclock => dataout_reg[55].CLK
outclock => dataout_reg[54].CLK
outclock => dataout_reg[53].CLK
outclock => dataout_reg[52].CLK
outclock => dataout_reg[51].CLK
outclock => dataout_reg[50].CLK
outclock => dataout_reg[49].CLK
outclock => dataout_reg[48].CLK
outclock => dataout_reg[47].CLK
outclock => dataout_reg[46].CLK
outclock => dataout_reg[45].CLK
outclock => dataout_reg[44].CLK
outclock => dataout_reg[43].CLK
outclock => dataout_reg[42].CLK
outclock => dataout_reg[41].CLK
outclock => dataout_reg[40].CLK
outclock => dataout_reg[39].CLK
outclock => dataout_reg[38].CLK
outclock => dataout_reg[37].CLK
outclock => dataout_reg[36].CLK
outclock => dataout_reg[35].CLK
outclock => dataout_reg[34].CLK
outclock => dataout_reg[33].CLK
outclock => dataout_reg[32].CLK
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[63].ENA
outclocken => dataout_reg[62].ENA
outclocken => dataout_reg[61].ENA
outclocken => dataout_reg[60].ENA
outclocken => dataout_reg[59].ENA
outclocken => dataout_reg[58].ENA
outclocken => dataout_reg[57].ENA
outclocken => dataout_reg[56].ENA
outclocken => dataout_reg[55].ENA
outclocken => dataout_reg[54].ENA
outclocken => dataout_reg[53].ENA
outclocken => dataout_reg[52].ENA
outclocken => dataout_reg[51].ENA
outclocken => dataout_reg[50].ENA
outclocken => dataout_reg[49].ENA
outclocken => dataout_reg[48].ENA
outclocken => dataout_reg[47].ENA
outclocken => dataout_reg[46].ENA
outclocken => dataout_reg[45].ENA
outclocken => dataout_reg[44].ENA
outclocken => dataout_reg[43].ENA
outclocken => dataout_reg[42].ENA
outclocken => dataout_reg[41].ENA
outclocken => dataout_reg[40].ENA
outclocken => dataout_reg[39].ENA
outclocken => dataout_reg[38].ENA
outclocken => dataout_reg[37].ENA
outclocken => dataout_reg[36].ENA
outclocken => dataout_reg[35].ENA
outclocken => dataout_reg[34].ENA
outclocken => dataout_reg[33].ENA
outclocken => dataout_reg[32].ENA
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dataout_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dataout_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dataout_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dataout_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dataout_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dataout_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dataout_reg[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dataout_reg[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dataout_reg[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dataout_reg[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dataout_reg[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dataout_reg[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dataout_reg[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dataout_reg[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dataout_reg[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dataout_reg[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dataout_reg[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dataout_reg[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dataout_reg[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dataout_reg[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dataout_reg[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dataout_reg[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dataout_reg[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dataout_reg[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dataout_reg[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dataout_reg[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dataout_reg[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dataout_reg[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dataout_reg[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dataout_reg[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= dataout_reg[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= dataout_reg[63].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[0] => lutrama32.PORTBADDR
rdaddress[0] => lutrama33.PORTBADDR
rdaddress[0] => lutrama34.PORTBADDR
rdaddress[0] => lutrama35.PORTBADDR
rdaddress[0] => lutrama36.PORTBADDR
rdaddress[0] => lutrama37.PORTBADDR
rdaddress[0] => lutrama38.PORTBADDR
rdaddress[0] => lutrama39.PORTBADDR
rdaddress[0] => lutrama40.PORTBADDR
rdaddress[0] => lutrama41.PORTBADDR
rdaddress[0] => lutrama42.PORTBADDR
rdaddress[0] => lutrama43.PORTBADDR
rdaddress[0] => lutrama44.PORTBADDR
rdaddress[0] => lutrama45.PORTBADDR
rdaddress[0] => lutrama46.PORTBADDR
rdaddress[0] => lutrama47.PORTBADDR
rdaddress[0] => lutrama48.PORTBADDR
rdaddress[0] => lutrama49.PORTBADDR
rdaddress[0] => lutrama50.PORTBADDR
rdaddress[0] => lutrama51.PORTBADDR
rdaddress[0] => lutrama52.PORTBADDR
rdaddress[0] => lutrama53.PORTBADDR
rdaddress[0] => lutrama54.PORTBADDR
rdaddress[0] => lutrama55.PORTBADDR
rdaddress[0] => lutrama56.PORTBADDR
rdaddress[0] => lutrama57.PORTBADDR
rdaddress[0] => lutrama58.PORTBADDR
rdaddress[0] => lutrama59.PORTBADDR
rdaddress[0] => lutrama60.PORTBADDR
rdaddress[0] => lutrama61.PORTBADDR
rdaddress[0] => lutrama62.PORTBADDR
rdaddress[0] => lutrama63.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[1] => lutrama32.PORTBADDR1
rdaddress[1] => lutrama33.PORTBADDR1
rdaddress[1] => lutrama34.PORTBADDR1
rdaddress[1] => lutrama35.PORTBADDR1
rdaddress[1] => lutrama36.PORTBADDR1
rdaddress[1] => lutrama37.PORTBADDR1
rdaddress[1] => lutrama38.PORTBADDR1
rdaddress[1] => lutrama39.PORTBADDR1
rdaddress[1] => lutrama40.PORTBADDR1
rdaddress[1] => lutrama41.PORTBADDR1
rdaddress[1] => lutrama42.PORTBADDR1
rdaddress[1] => lutrama43.PORTBADDR1
rdaddress[1] => lutrama44.PORTBADDR1
rdaddress[1] => lutrama45.PORTBADDR1
rdaddress[1] => lutrama46.PORTBADDR1
rdaddress[1] => lutrama47.PORTBADDR1
rdaddress[1] => lutrama48.PORTBADDR1
rdaddress[1] => lutrama49.PORTBADDR1
rdaddress[1] => lutrama50.PORTBADDR1
rdaddress[1] => lutrama51.PORTBADDR1
rdaddress[1] => lutrama52.PORTBADDR1
rdaddress[1] => lutrama53.PORTBADDR1
rdaddress[1] => lutrama54.PORTBADDR1
rdaddress[1] => lutrama55.PORTBADDR1
rdaddress[1] => lutrama56.PORTBADDR1
rdaddress[1] => lutrama57.PORTBADDR1
rdaddress[1] => lutrama58.PORTBADDR1
rdaddress[1] => lutrama59.PORTBADDR1
rdaddress[1] => lutrama60.PORTBADDR1
rdaddress[1] => lutrama61.PORTBADDR1
rdaddress[1] => lutrama62.PORTBADDR1
rdaddress[1] => lutrama63.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[2] => lutrama32.PORTBADDR2
rdaddress[2] => lutrama33.PORTBADDR2
rdaddress[2] => lutrama34.PORTBADDR2
rdaddress[2] => lutrama35.PORTBADDR2
rdaddress[2] => lutrama36.PORTBADDR2
rdaddress[2] => lutrama37.PORTBADDR2
rdaddress[2] => lutrama38.PORTBADDR2
rdaddress[2] => lutrama39.PORTBADDR2
rdaddress[2] => lutrama40.PORTBADDR2
rdaddress[2] => lutrama41.PORTBADDR2
rdaddress[2] => lutrama42.PORTBADDR2
rdaddress[2] => lutrama43.PORTBADDR2
rdaddress[2] => lutrama44.PORTBADDR2
rdaddress[2] => lutrama45.PORTBADDR2
rdaddress[2] => lutrama46.PORTBADDR2
rdaddress[2] => lutrama47.PORTBADDR2
rdaddress[2] => lutrama48.PORTBADDR2
rdaddress[2] => lutrama49.PORTBADDR2
rdaddress[2] => lutrama50.PORTBADDR2
rdaddress[2] => lutrama51.PORTBADDR2
rdaddress[2] => lutrama52.PORTBADDR2
rdaddress[2] => lutrama53.PORTBADDR2
rdaddress[2] => lutrama54.PORTBADDR2
rdaddress[2] => lutrama55.PORTBADDR2
rdaddress[2] => lutrama56.PORTBADDR2
rdaddress[2] => lutrama57.PORTBADDR2
rdaddress[2] => lutrama58.PORTBADDR2
rdaddress[2] => lutrama59.PORTBADDR2
rdaddress[2] => lutrama60.PORTBADDR2
rdaddress[2] => lutrama61.PORTBADDR2
rdaddress[2] => lutrama62.PORTBADDR2
rdaddress[2] => lutrama63.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[3] => lutrama32.PORTBADDR3
rdaddress[3] => lutrama33.PORTBADDR3
rdaddress[3] => lutrama34.PORTBADDR3
rdaddress[3] => lutrama35.PORTBADDR3
rdaddress[3] => lutrama36.PORTBADDR3
rdaddress[3] => lutrama37.PORTBADDR3
rdaddress[3] => lutrama38.PORTBADDR3
rdaddress[3] => lutrama39.PORTBADDR3
rdaddress[3] => lutrama40.PORTBADDR3
rdaddress[3] => lutrama41.PORTBADDR3
rdaddress[3] => lutrama42.PORTBADDR3
rdaddress[3] => lutrama43.PORTBADDR3
rdaddress[3] => lutrama44.PORTBADDR3
rdaddress[3] => lutrama45.PORTBADDR3
rdaddress[3] => lutrama46.PORTBADDR3
rdaddress[3] => lutrama47.PORTBADDR3
rdaddress[3] => lutrama48.PORTBADDR3
rdaddress[3] => lutrama49.PORTBADDR3
rdaddress[3] => lutrama50.PORTBADDR3
rdaddress[3] => lutrama51.PORTBADDR3
rdaddress[3] => lutrama52.PORTBADDR3
rdaddress[3] => lutrama53.PORTBADDR3
rdaddress[3] => lutrama54.PORTBADDR3
rdaddress[3] => lutrama55.PORTBADDR3
rdaddress[3] => lutrama56.PORTBADDR3
rdaddress[3] => lutrama57.PORTBADDR3
rdaddress[3] => lutrama58.PORTBADDR3
rdaddress[3] => lutrama59.PORTBADDR3
rdaddress[3] => lutrama60.PORTBADDR3
rdaddress[3] => lutrama61.PORTBADDR3
rdaddress[3] => lutrama62.PORTBADDR3
rdaddress[3] => lutrama63.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
rdaddress[4] => lutrama32.PORTBADDR4
rdaddress[4] => lutrama33.PORTBADDR4
rdaddress[4] => lutrama34.PORTBADDR4
rdaddress[4] => lutrama35.PORTBADDR4
rdaddress[4] => lutrama36.PORTBADDR4
rdaddress[4] => lutrama37.PORTBADDR4
rdaddress[4] => lutrama38.PORTBADDR4
rdaddress[4] => lutrama39.PORTBADDR4
rdaddress[4] => lutrama40.PORTBADDR4
rdaddress[4] => lutrama41.PORTBADDR4
rdaddress[4] => lutrama42.PORTBADDR4
rdaddress[4] => lutrama43.PORTBADDR4
rdaddress[4] => lutrama44.PORTBADDR4
rdaddress[4] => lutrama45.PORTBADDR4
rdaddress[4] => lutrama46.PORTBADDR4
rdaddress[4] => lutrama47.PORTBADDR4
rdaddress[4] => lutrama48.PORTBADDR4
rdaddress[4] => lutrama49.PORTBADDR4
rdaddress[4] => lutrama50.PORTBADDR4
rdaddress[4] => lutrama51.PORTBADDR4
rdaddress[4] => lutrama52.PORTBADDR4
rdaddress[4] => lutrama53.PORTBADDR4
rdaddress[4] => lutrama54.PORTBADDR4
rdaddress[4] => lutrama55.PORTBADDR4
rdaddress[4] => lutrama56.PORTBADDR4
rdaddress[4] => lutrama57.PORTBADDR4
rdaddress[4] => lutrama58.PORTBADDR4
rdaddress[4] => lutrama59.PORTBADDR4
rdaddress[4] => lutrama60.PORTBADDR4
rdaddress[4] => lutrama61.PORTBADDR4
rdaddress[4] => lutrama62.PORTBADDR4
rdaddress[4] => lutrama63.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[0] => lutrama32.PORTAADDR
wraddress[0] => lutrama33.PORTAADDR
wraddress[0] => lutrama34.PORTAADDR
wraddress[0] => lutrama35.PORTAADDR
wraddress[0] => lutrama36.PORTAADDR
wraddress[0] => lutrama37.PORTAADDR
wraddress[0] => lutrama38.PORTAADDR
wraddress[0] => lutrama39.PORTAADDR
wraddress[0] => lutrama40.PORTAADDR
wraddress[0] => lutrama41.PORTAADDR
wraddress[0] => lutrama42.PORTAADDR
wraddress[0] => lutrama43.PORTAADDR
wraddress[0] => lutrama44.PORTAADDR
wraddress[0] => lutrama45.PORTAADDR
wraddress[0] => lutrama46.PORTAADDR
wraddress[0] => lutrama47.PORTAADDR
wraddress[0] => lutrama48.PORTAADDR
wraddress[0] => lutrama49.PORTAADDR
wraddress[0] => lutrama50.PORTAADDR
wraddress[0] => lutrama51.PORTAADDR
wraddress[0] => lutrama52.PORTAADDR
wraddress[0] => lutrama53.PORTAADDR
wraddress[0] => lutrama54.PORTAADDR
wraddress[0] => lutrama55.PORTAADDR
wraddress[0] => lutrama56.PORTAADDR
wraddress[0] => lutrama57.PORTAADDR
wraddress[0] => lutrama58.PORTAADDR
wraddress[0] => lutrama59.PORTAADDR
wraddress[0] => lutrama60.PORTAADDR
wraddress[0] => lutrama61.PORTAADDR
wraddress[0] => lutrama62.PORTAADDR
wraddress[0] => lutrama63.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[1] => lutrama32.PORTAADDR1
wraddress[1] => lutrama33.PORTAADDR1
wraddress[1] => lutrama34.PORTAADDR1
wraddress[1] => lutrama35.PORTAADDR1
wraddress[1] => lutrama36.PORTAADDR1
wraddress[1] => lutrama37.PORTAADDR1
wraddress[1] => lutrama38.PORTAADDR1
wraddress[1] => lutrama39.PORTAADDR1
wraddress[1] => lutrama40.PORTAADDR1
wraddress[1] => lutrama41.PORTAADDR1
wraddress[1] => lutrama42.PORTAADDR1
wraddress[1] => lutrama43.PORTAADDR1
wraddress[1] => lutrama44.PORTAADDR1
wraddress[1] => lutrama45.PORTAADDR1
wraddress[1] => lutrama46.PORTAADDR1
wraddress[1] => lutrama47.PORTAADDR1
wraddress[1] => lutrama48.PORTAADDR1
wraddress[1] => lutrama49.PORTAADDR1
wraddress[1] => lutrama50.PORTAADDR1
wraddress[1] => lutrama51.PORTAADDR1
wraddress[1] => lutrama52.PORTAADDR1
wraddress[1] => lutrama53.PORTAADDR1
wraddress[1] => lutrama54.PORTAADDR1
wraddress[1] => lutrama55.PORTAADDR1
wraddress[1] => lutrama56.PORTAADDR1
wraddress[1] => lutrama57.PORTAADDR1
wraddress[1] => lutrama58.PORTAADDR1
wraddress[1] => lutrama59.PORTAADDR1
wraddress[1] => lutrama60.PORTAADDR1
wraddress[1] => lutrama61.PORTAADDR1
wraddress[1] => lutrama62.PORTAADDR1
wraddress[1] => lutrama63.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[2] => lutrama32.PORTAADDR2
wraddress[2] => lutrama33.PORTAADDR2
wraddress[2] => lutrama34.PORTAADDR2
wraddress[2] => lutrama35.PORTAADDR2
wraddress[2] => lutrama36.PORTAADDR2
wraddress[2] => lutrama37.PORTAADDR2
wraddress[2] => lutrama38.PORTAADDR2
wraddress[2] => lutrama39.PORTAADDR2
wraddress[2] => lutrama40.PORTAADDR2
wraddress[2] => lutrama41.PORTAADDR2
wraddress[2] => lutrama42.PORTAADDR2
wraddress[2] => lutrama43.PORTAADDR2
wraddress[2] => lutrama44.PORTAADDR2
wraddress[2] => lutrama45.PORTAADDR2
wraddress[2] => lutrama46.PORTAADDR2
wraddress[2] => lutrama47.PORTAADDR2
wraddress[2] => lutrama48.PORTAADDR2
wraddress[2] => lutrama49.PORTAADDR2
wraddress[2] => lutrama50.PORTAADDR2
wraddress[2] => lutrama51.PORTAADDR2
wraddress[2] => lutrama52.PORTAADDR2
wraddress[2] => lutrama53.PORTAADDR2
wraddress[2] => lutrama54.PORTAADDR2
wraddress[2] => lutrama55.PORTAADDR2
wraddress[2] => lutrama56.PORTAADDR2
wraddress[2] => lutrama57.PORTAADDR2
wraddress[2] => lutrama58.PORTAADDR2
wraddress[2] => lutrama59.PORTAADDR2
wraddress[2] => lutrama60.PORTAADDR2
wraddress[2] => lutrama61.PORTAADDR2
wraddress[2] => lutrama62.PORTAADDR2
wraddress[2] => lutrama63.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[3] => lutrama32.PORTAADDR3
wraddress[3] => lutrama33.PORTAADDR3
wraddress[3] => lutrama34.PORTAADDR3
wraddress[3] => lutrama35.PORTAADDR3
wraddress[3] => lutrama36.PORTAADDR3
wraddress[3] => lutrama37.PORTAADDR3
wraddress[3] => lutrama38.PORTAADDR3
wraddress[3] => lutrama39.PORTAADDR3
wraddress[3] => lutrama40.PORTAADDR3
wraddress[3] => lutrama41.PORTAADDR3
wraddress[3] => lutrama42.PORTAADDR3
wraddress[3] => lutrama43.PORTAADDR3
wraddress[3] => lutrama44.PORTAADDR3
wraddress[3] => lutrama45.PORTAADDR3
wraddress[3] => lutrama46.PORTAADDR3
wraddress[3] => lutrama47.PORTAADDR3
wraddress[3] => lutrama48.PORTAADDR3
wraddress[3] => lutrama49.PORTAADDR3
wraddress[3] => lutrama50.PORTAADDR3
wraddress[3] => lutrama51.PORTAADDR3
wraddress[3] => lutrama52.PORTAADDR3
wraddress[3] => lutrama53.PORTAADDR3
wraddress[3] => lutrama54.PORTAADDR3
wraddress[3] => lutrama55.PORTAADDR3
wraddress[3] => lutrama56.PORTAADDR3
wraddress[3] => lutrama57.PORTAADDR3
wraddress[3] => lutrama58.PORTAADDR3
wraddress[3] => lutrama59.PORTAADDR3
wraddress[3] => lutrama60.PORTAADDR3
wraddress[3] => lutrama61.PORTAADDR3
wraddress[3] => lutrama62.PORTAADDR3
wraddress[3] => lutrama63.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wraddress[4] => lutrama32.PORTAADDR4
wraddress[4] => lutrama33.PORTAADDR4
wraddress[4] => lutrama34.PORTAADDR4
wraddress[4] => lutrama35.PORTAADDR4
wraddress[4] => lutrama36.PORTAADDR4
wraddress[4] => lutrama37.PORTAADDR4
wraddress[4] => lutrama38.PORTAADDR4
wraddress[4] => lutrama39.PORTAADDR4
wraddress[4] => lutrama40.PORTAADDR4
wraddress[4] => lutrama41.PORTAADDR4
wraddress[4] => lutrama42.PORTAADDR4
wraddress[4] => lutrama43.PORTAADDR4
wraddress[4] => lutrama44.PORTAADDR4
wraddress[4] => lutrama45.PORTAADDR4
wraddress[4] => lutrama46.PORTAADDR4
wraddress[4] => lutrama47.PORTAADDR4
wraddress[4] => lutrama48.PORTAADDR4
wraddress[4] => lutrama49.PORTAADDR4
wraddress[4] => lutrama50.PORTAADDR4
wraddress[4] => lutrama51.PORTAADDR4
wraddress[4] => lutrama52.PORTAADDR4
wraddress[4] => lutrama53.PORTAADDR4
wraddress[4] => lutrama54.PORTAADDR4
wraddress[4] => lutrama55.PORTAADDR4
wraddress[4] => lutrama56.PORTAADDR4
wraddress[4] => lutrama57.PORTAADDR4
wraddress[4] => lutrama58.PORTAADDR4
wraddress[4] => lutrama59.PORTAADDR4
wraddress[4] => lutrama60.PORTAADDR4
wraddress[4] => lutrama61.PORTAADDR4
wraddress[4] => lutrama62.PORTAADDR4
wraddress[4] => lutrama63.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0
wren => lutrama32.ENA0
wren => lutrama33.ENA0
wren => lutrama34.ENA0
wren => lutrama35.ENA0
wren => lutrama36.ENA0
wren => lutrama37.ENA0
wren => lutrama38.ENA0
wren => lutrama39.ENA0
wren => lutrama40.ENA0
wren => lutrama41.ENA0
wren => lutrama42.ENA0
wren => lutrama43.ENA0
wren => lutrama44.ENA0
wren => lutrama45.ENA0
wren => lutrama46.ENA0
wren => lutrama47.ENA0
wren => lutrama48.ENA0
wren => lutrama49.ENA0
wren => lutrama50.ENA0
wren => lutrama51.ENA0
wren => lutrama52.ENA0
wren => lutrama53.ENA0
wren => lutrama54.ENA0
wren => lutrama55.ENA0
wren => lutrama56.ENA0
wren => lutrama57.ENA0
wren => lutrama58.ENA0
wren => lutrama59.ENA0
wren => lutrama60.ENA0
wren => lutrama61.ENA0
wren => lutrama62.ENA0
wren => lutrama63.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2
in_feedback_in_10[0] => in_feedback_in_10[0].IN1
out_feedback_stall_out_10[0] <= matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region.out_feedback_stall_out_10
in_feedback_valid_in_10[0] => in_feedback_valid_in_10[0].IN1
in_forked16_0[0] => in_forked16_0[0].IN1
in_forked16_1[0] => in_forked16_1[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_c0_exe132[0] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe132
out_c0_exe2[0] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe2
out_c0_exe3[0] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[1] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[2] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[3] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[4] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[5] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[6] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[7] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[8] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[9] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[10] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[11] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[12] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[13] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[14] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[15] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[16] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[17] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[18] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[19] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[20] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[21] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[22] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[23] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[24] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[25] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[26] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[27] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[28] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[29] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[30] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_c0_exe3[31] <= matvec_B2_branch:thematvec_B2_branch.out_c0_exe3
out_exiting_stall_out[0] <= matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_stall_out
out_exiting_valid_out[0] <= matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_valid_out
out_memdep_phi_pop10[0] <= matvec_B2_branch:thematvec_B2_branch.out_memdep_phi_pop10
out_stall_out_0[0] <= matvec_B2_merge:thematvec_B2_merge.out_stall_out_0
out_stall_out_1[0] <= matvec_B2_merge:thematvec_B2_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= matvec_B2_branch:thematvec_B2_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_B2_branch:thematvec_B2_branch
in_c0_exe132[0] => out_c0_exe132[0].DATAIN
in_c0_exe2[0] => out_c0_exe2[0].DATAIN
in_c0_exe3[0] => out_c0_exe3[0].DATAIN
in_c0_exe3[1] => out_c0_exe3[1].DATAIN
in_c0_exe3[2] => out_c0_exe3[2].DATAIN
in_c0_exe3[3] => out_c0_exe3[3].DATAIN
in_c0_exe3[4] => out_c0_exe3[4].DATAIN
in_c0_exe3[5] => out_c0_exe3[5].DATAIN
in_c0_exe3[6] => out_c0_exe3[6].DATAIN
in_c0_exe3[7] => out_c0_exe3[7].DATAIN
in_c0_exe3[8] => out_c0_exe3[8].DATAIN
in_c0_exe3[9] => out_c0_exe3[9].DATAIN
in_c0_exe3[10] => out_c0_exe3[10].DATAIN
in_c0_exe3[11] => out_c0_exe3[11].DATAIN
in_c0_exe3[12] => out_c0_exe3[12].DATAIN
in_c0_exe3[13] => out_c0_exe3[13].DATAIN
in_c0_exe3[14] => out_c0_exe3[14].DATAIN
in_c0_exe3[15] => out_c0_exe3[15].DATAIN
in_c0_exe3[16] => out_c0_exe3[16].DATAIN
in_c0_exe3[17] => out_c0_exe3[17].DATAIN
in_c0_exe3[18] => out_c0_exe3[18].DATAIN
in_c0_exe3[19] => out_c0_exe3[19].DATAIN
in_c0_exe3[20] => out_c0_exe3[20].DATAIN
in_c0_exe3[21] => out_c0_exe3[21].DATAIN
in_c0_exe3[22] => out_c0_exe3[22].DATAIN
in_c0_exe3[23] => out_c0_exe3[23].DATAIN
in_c0_exe3[24] => out_c0_exe3[24].DATAIN
in_c0_exe3[25] => out_c0_exe3[25].DATAIN
in_c0_exe3[26] => out_c0_exe3[26].DATAIN
in_c0_exe3[27] => out_c0_exe3[27].DATAIN
in_c0_exe3[28] => out_c0_exe3[28].DATAIN
in_c0_exe3[29] => out_c0_exe3[29].DATAIN
in_c0_exe3[30] => out_c0_exe3[30].DATAIN
in_c0_exe3[31] => out_c0_exe3[31].DATAIN
in_memdep_phi_pop10[0] => out_memdep_phi_pop10[0].DATAIN
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_c0_exe132[0] <= in_c0_exe132[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe2[0] <= in_c0_exe2[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[0] <= in_c0_exe3[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[1] <= in_c0_exe3[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[2] <= in_c0_exe3[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[3] <= in_c0_exe3[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[4] <= in_c0_exe3[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[5] <= in_c0_exe3[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[6] <= in_c0_exe3[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[7] <= in_c0_exe3[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[8] <= in_c0_exe3[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[9] <= in_c0_exe3[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[10] <= in_c0_exe3[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[11] <= in_c0_exe3[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[12] <= in_c0_exe3[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[13] <= in_c0_exe3[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[14] <= in_c0_exe3[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[15] <= in_c0_exe3[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[16] <= in_c0_exe3[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[17] <= in_c0_exe3[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[18] <= in_c0_exe3[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[19] <= in_c0_exe3[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[20] <= in_c0_exe3[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[21] <= in_c0_exe3[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[22] <= in_c0_exe3[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[23] <= in_c0_exe3[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[24] <= in_c0_exe3[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[25] <= in_c0_exe3[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[26] <= in_c0_exe3[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[27] <= in_c0_exe3[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[28] <= in_c0_exe3[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[29] <= in_c0_exe3[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[30] <= in_c0_exe3[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[31] <= in_c0_exe3[31].DB_MAX_OUTPUT_PORT_TYPE
out_memdep_phi_pop10[0] <= in_memdep_phi_pop10[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_B2_merge:thematvec_B2_merge
in_forked16_0[0] => forked16_mux_q.DATAB
in_forked16_1[0] => forked16_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_forked16[0] <= forked16_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region
out_c0_exe132[0] <= coalesced_delay_0_0_q[32].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe2[0] <= coalesced_delay_0_0_q[33].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[0] <= coalesced_delay_0_0_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[1] <= coalesced_delay_0_0_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[2] <= coalesced_delay_0_0_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[3] <= coalesced_delay_0_0_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[4] <= coalesced_delay_0_0_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[5] <= coalesced_delay_0_0_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[6] <= coalesced_delay_0_0_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[7] <= coalesced_delay_0_0_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[8] <= coalesced_delay_0_0_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[9] <= coalesced_delay_0_0_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[10] <= coalesced_delay_0_0_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[11] <= coalesced_delay_0_0_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[12] <= coalesced_delay_0_0_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[13] <= coalesced_delay_0_0_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[14] <= coalesced_delay_0_0_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[15] <= coalesced_delay_0_0_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[16] <= coalesced_delay_0_0_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[17] <= coalesced_delay_0_0_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[18] <= coalesced_delay_0_0_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[19] <= coalesced_delay_0_0_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[20] <= coalesced_delay_0_0_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[21] <= coalesced_delay_0_0_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[22] <= coalesced_delay_0_0_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[23] <= coalesced_delay_0_0_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[24] <= coalesced_delay_0_0_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[25] <= coalesced_delay_0_0_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[26] <= coalesced_delay_0_0_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[27] <= coalesced_delay_0_0_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[28] <= coalesced_delay_0_0_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[29] <= coalesced_delay_0_0_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[30] <= coalesced_delay_0_0_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exe3[31] <= coalesced_delay_0_0_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_memdep_phi_pop10[0] <= matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3.out_data_out
out_valid_out[0] <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_wireValid.DB_MAX_OUTPUT_PORT_TYPE
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_valid_out[0] <= matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_stall_out[0] <= matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_stall_out
in_feedback_in_10[0] => in_feedback_in_10[0].IN1
out_feedback_stall_out_10[0] <= matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3.out_feedback_stall_out_10
in_feedback_valid_in_10[0] => in_feedback_valid_in_10[0].IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x.out_pipeline_valid_out
in_stall_in[0] => SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_forked16[0] => bubble_select_stall_entry_b[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_B2_merge_reg:thematvec_B2_merge_reg_aunroll_x
out_data_out_0_tpl[0] <= matvec_B2_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= matvec_B2_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => matvec_B2_merge_reg_data_reg_0_x_q[0].DATAIN
in_valid_in[0] => matvec_B2_merge_reg_valid_reg_q[0].DATAIN
in_stall_in[0] => matvec_B2_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_matvec_B2_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= matvec_B2_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => matvec_B2_merge_reg_data_reg_0_x_q[0].CLK
clock => matvec_B2_merge_reg_valid_reg_q[0].CLK
resetn => matvec_B2_merge_reg_data_reg_0_x_q[0].ACLR
resetn => matvec_B2_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x
out_c0_exit31_0_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_0_tpl
out_c0_exit31_1_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_1_tpl
out_c0_exit31_2_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_2_tpl
out_c0_exit31_3_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[1] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[2] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[3] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[4] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[5] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[6] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[7] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[8] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[9] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[10] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[11] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[12] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[13] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[14] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[15] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[16] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[17] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[18] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[19] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[20] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[21] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[22] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[23] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[24] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[25] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[26] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[27] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[28] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[29] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[30] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_3_tpl[31] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_3_tpl
out_c0_exit31_4_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_data_out_4_tpl
out_o_valid[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_valid_out[0] <= matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_valid_out
in_c0_eni1_0_tpl[0] => in_c0_eni1_0_tpl[0].IN1
in_c0_eni1_1_tpl[0] => in_c0_eni1_1_tpl[0].IN1
in_i_valid[0] => input_accepted_and_q.IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_stall_out[0] <= matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x.out_stall_entry
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x
out_c0_exi4_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi4_1_tpl[0] <= redist0_i_exitcond3_matvec4_cmp_nsign_q_1_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi4_2_tpl[0] <= i_notcmp7_matvec6_q.DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi4_3_tpl[0] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[1] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[2] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[3] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[4] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[5] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[6] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[7] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[8] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[9] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[10] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[11] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[12] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[13] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[14] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[15] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[16] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[17] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[18] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[19] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[20] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[21] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[22] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[23] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[24] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[25] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[26] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[27] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[28] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[29] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[30] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_3_tpl[31] <= matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10.out_data_out
out_c0_exi4_4_tpl[0] <= redist1_sync_together35_aunroll_x_in_c0_eni1_1_tpl_1_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= out_o_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_matvec1[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_c0_eni1_0_tpl[0] => ~NO_FANOUT~
in_c0_eni1_1_tpl[0] => in_c0_eni1_1_tpl[0].IN1
in_i_valid[0] => in_i_valid[0].IN4
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_valid_out[0] <= matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going9_matvec2_exiting_stall_out[0] <= matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2.out_pipeline_valid_out
clock => clock.IN6
resetn => resetn.IN6


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.valid_out
in_feedback_stall_in_9[0] => i_llvm_fpga_push_i32_i_032_push9_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_9[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[1] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[2] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[3] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[4] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[5] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[6] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[7] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[8] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[9] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[10] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[11] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[12] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[13] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[14] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[15] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[16] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[17] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[18] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[19] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[20] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[21] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[22] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[23] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[24] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[25] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[26] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[27] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[28] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[29] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[30] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_out_9[31] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_out
out_feedback_valid_out_9[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i32_i_032_push9_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_exitcond3[0] => i_llvm_fpga_push_i32_i_032_push9_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_i_032_push9_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_in[8] => r_data_NO_SHIFT_REG[8].DATAIN
data_in[9] => r_data_NO_SHIFT_REG[9].DATAIN
data_in[10] => r_data_NO_SHIFT_REG[10].DATAIN
data_in[11] => r_data_NO_SHIFT_REG[11].DATAIN
data_in[12] => r_data_NO_SHIFT_REG[12].DATAIN
data_in[13] => r_data_NO_SHIFT_REG[13].DATAIN
data_in[14] => r_data_NO_SHIFT_REG[14].DATAIN
data_in[15] => r_data_NO_SHIFT_REG[15].DATAIN
data_in[16] => r_data_NO_SHIFT_REG[16].DATAIN
data_in[17] => r_data_NO_SHIFT_REG[17].DATAIN
data_in[18] => r_data_NO_SHIFT_REG[18].DATAIN
data_in[19] => r_data_NO_SHIFT_REG[19].DATAIN
data_in[20] => r_data_NO_SHIFT_REG[20].DATAIN
data_in[21] => r_data_NO_SHIFT_REG[21].DATAIN
data_in[22] => r_data_NO_SHIFT_REG[22].DATAIN
data_in[23] => r_data_NO_SHIFT_REG[23].DATAIN
data_in[24] => r_data_NO_SHIFT_REG[24].DATAIN
data_in[25] => r_data_NO_SHIFT_REG[25].DATAIN
data_in[26] => r_data_NO_SHIFT_REG[26].DATAIN
data_in[27] => r_data_NO_SHIFT_REG[27].DATAIN
data_in[28] => r_data_NO_SHIFT_REG[28].DATAIN
data_in[29] => r_data_NO_SHIFT_REG[29].DATAIN
data_in[30] => r_data_NO_SHIFT_REG[30].DATAIN
data_in[31] => r_data_NO_SHIFT_REG[31].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= r_data_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= r_data_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= r_data_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= r_data_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= r_data_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= r_data_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= r_data_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= r_data_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= r_data_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= r_data_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= r_data_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= r_data_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= r_data_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= r_data_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= r_data_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= r_data_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= r_data_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= r_data_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= r_data_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= r_data_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= r_data_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= r_data_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= r_data_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= r_data_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.valid_out
in_feedback_in_9[0] => in_feedback_in_9[0].IN1
in_feedback_in_9[1] => in_feedback_in_9[1].IN1
in_feedback_in_9[2] => in_feedback_in_9[2].IN1
in_feedback_in_9[3] => in_feedback_in_9[3].IN1
in_feedback_in_9[4] => in_feedback_in_9[4].IN1
in_feedback_in_9[5] => in_feedback_in_9[5].IN1
in_feedback_in_9[6] => in_feedback_in_9[6].IN1
in_feedback_in_9[7] => in_feedback_in_9[7].IN1
in_feedback_in_9[8] => in_feedback_in_9[8].IN1
in_feedback_in_9[9] => in_feedback_in_9[9].IN1
in_feedback_in_9[10] => in_feedback_in_9[10].IN1
in_feedback_in_9[11] => in_feedback_in_9[11].IN1
in_feedback_in_9[12] => in_feedback_in_9[12].IN1
in_feedback_in_9[13] => in_feedback_in_9[13].IN1
in_feedback_in_9[14] => in_feedback_in_9[14].IN1
in_feedback_in_9[15] => in_feedback_in_9[15].IN1
in_feedback_in_9[16] => in_feedback_in_9[16].IN1
in_feedback_in_9[17] => in_feedback_in_9[17].IN1
in_feedback_in_9[18] => in_feedback_in_9[18].IN1
in_feedback_in_9[19] => in_feedback_in_9[19].IN1
in_feedback_in_9[20] => in_feedback_in_9[20].IN1
in_feedback_in_9[21] => in_feedback_in_9[21].IN1
in_feedback_in_9[22] => in_feedback_in_9[22].IN1
in_feedback_in_9[23] => in_feedback_in_9[23].IN1
in_feedback_in_9[24] => in_feedback_in_9[24].IN1
in_feedback_in_9[25] => in_feedback_in_9[25].IN1
in_feedback_in_9[26] => in_feedback_in_9[26].IN1
in_feedback_in_9[27] => in_feedback_in_9[27].IN1
in_feedback_in_9[28] => in_feedback_in_9[28].IN1
in_feedback_in_9[29] => in_feedback_in_9[29].IN1
in_feedback_in_9[30] => in_feedback_in_9[30].IN1
in_feedback_in_9[31] => in_feedback_in_9[31].IN1
in_feedback_valid_in_9[0] => i_llvm_fpga_pop_i32_i_032_pop9_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_9[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i32_i_032_pop9_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_i_032_pop9_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_i_032_pop9_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_i_032_pop9_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10|acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10|acl_pop:thei_llvm_fpga_pop_i32_i_032_pop9_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.valid_out
in_feedback_stall_in_8[0] => i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_8[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.feedback_out
out_feedback_out_8[1] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.feedback_out
out_feedback_out_8[2] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.feedback_out
out_feedback_out_8[3] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.feedback_out
out_feedback_out_8[4] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.feedback_out
out_feedback_out_8[5] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.feedback_out
out_feedback_out_8[6] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.feedback_out
out_feedback_out_8[7] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.feedback_out
out_feedback_valid_out_8[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_exitcond3[0] => i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1|acl_data_fifo:fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => r_data_NO_SHIFT_REG[0].DATAIN
data_in[1] => r_data_NO_SHIFT_REG[1].DATAIN
data_in[2] => r_data_NO_SHIFT_REG[2].DATAIN
data_in[3] => r_data_NO_SHIFT_REG[3].DATAIN
data_in[4] => r_data_NO_SHIFT_REG[4].DATAIN
data_in[5] => r_data_NO_SHIFT_REG[5].DATAIN
data_in[6] => r_data_NO_SHIFT_REG[6].DATAIN
data_in[7] => r_data_NO_SHIFT_REG[7].DATAIN
data_out[0] <= r_data_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= r_data_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= r_data_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= r_data_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= r_data_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= r_data_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= r_data_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= r_data_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
valid_in => r_valid_NO_SHIFT_REG.DATAA
valid_out <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => do_stall.IN1
stall_out <= do_stall.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
full <= r_valid_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec3
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1.valid_out
in_feedback_in_8[0] => in_feedback_in_8[0].IN1
in_feedback_in_8[1] => in_feedback_in_8[1].IN1
in_feedback_in_8[2] => in_feedback_in_8[2].IN1
in_feedback_in_8[3] => in_feedback_in_8[3].IN1
in_feedback_in_8[4] => in_feedback_in_8[4].IN1
in_feedback_in_8[5] => in_feedback_in_8[5].IN1
in_feedback_in_8[6] => in_feedback_in_8[6].IN1
in_feedback_in_8[7] => in_feedback_in_8[7].IN1
in_feedback_valid_in_8[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_8[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_dir[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec3|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec3|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond10_0:thei_llvm_fpga_push_i1_notexitcond10_matvec7
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond10_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond10_matvec1.valid_out
in_feedback_stall_in_5[0] => i_llvm_fpga_push_i1_notexitcond10_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond10_matvec1.feedback_out
out_feedback_valid_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond10_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond10_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond10_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond10_matvec1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond10_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond10_0:thei_llvm_fpga_push_i1_notexitcond10_matvec7|acl_push:thei_llvm_fpga_push_i1_notexitcond10_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1
feedback_stall_in => consumed_upstream.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond10_0:thei_llvm_fpga_push_i1_notexitcond10_matvec7|acl_push:thei_llvm_fpga_push_i1_notexitcond10_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going9_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going9_matvec1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going9_matvec1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going9_matvec1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going9_matvec1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going9_matvec1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going9_matvec1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1.pipeline_valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x
out_data_out_0_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_0_tpl
out_data_out_1_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_1_tpl
out_data_out_2_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_2_tpl
out_data_out_3_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[1] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[2] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[3] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[4] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[5] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[6] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[7] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[8] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[9] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[10] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[11] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[12] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[13] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[14] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[15] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[16] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[17] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[18] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[19] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[20] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[21] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[22] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[23] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[24] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[25] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[26] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[27] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[28] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[29] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[30] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_3_tpl[31] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_3_tpl
out_data_out_4_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_data_4_tpl
out_valid_out[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x.out_o_valid
in_mask_valid[0] => ~NO_FANOUT~
in_data_in_0_tpl[0] => in_data_in_0_tpl[0].IN1
in_data_in_1_tpl[0] => in_data_in_1_tpl[0].IN1
in_data_in_2_tpl[0] => in_data_in_2_tpl[0].IN1
in_data_in_3_tpl[0] => in_data_in_3_tpl[0].IN1
in_data_in_3_tpl[1] => in_data_in_3_tpl[1].IN1
in_data_in_3_tpl[2] => in_data_in_3_tpl[2].IN1
in_data_in_3_tpl[3] => in_data_in_3_tpl[3].IN1
in_data_in_3_tpl[4] => in_data_in_3_tpl[4].IN1
in_data_in_3_tpl[5] => in_data_in_3_tpl[5].IN1
in_data_in_3_tpl[6] => in_data_in_3_tpl[6].IN1
in_data_in_3_tpl[7] => in_data_in_3_tpl[7].IN1
in_data_in_3_tpl[8] => in_data_in_3_tpl[8].IN1
in_data_in_3_tpl[9] => in_data_in_3_tpl[9].IN1
in_data_in_3_tpl[10] => in_data_in_3_tpl[10].IN1
in_data_in_3_tpl[11] => in_data_in_3_tpl[11].IN1
in_data_in_3_tpl[12] => in_data_in_3_tpl[12].IN1
in_data_in_3_tpl[13] => in_data_in_3_tpl[13].IN1
in_data_in_3_tpl[14] => in_data_in_3_tpl[14].IN1
in_data_in_3_tpl[15] => in_data_in_3_tpl[15].IN1
in_data_in_3_tpl[16] => in_data_in_3_tpl[16].IN1
in_data_in_3_tpl[17] => in_data_in_3_tpl[17].IN1
in_data_in_3_tpl[18] => in_data_in_3_tpl[18].IN1
in_data_in_3_tpl[19] => in_data_in_3_tpl[19].IN1
in_data_in_3_tpl[20] => in_data_in_3_tpl[20].IN1
in_data_in_3_tpl[21] => in_data_in_3_tpl[21].IN1
in_data_in_3_tpl[22] => in_data_in_3_tpl[22].IN1
in_data_in_3_tpl[23] => in_data_in_3_tpl[23].IN1
in_data_in_3_tpl[24] => in_data_in_3_tpl[24].IN1
in_data_in_3_tpl[25] => in_data_in_3_tpl[25].IN1
in_data_in_3_tpl[26] => in_data_in_3_tpl[26].IN1
in_data_in_3_tpl[27] => in_data_in_3_tpl[27].IN1
in_data_in_3_tpl[28] => in_data_in_3_tpl[28].IN1
in_data_in_3_tpl[29] => in_data_in_3_tpl[29].IN1
in_data_in_3_tpl[30] => in_data_in_3_tpl[30].IN1
in_data_in_3_tpl[31] => in_data_in_3_tpl[31].IN1
in_data_in_4_tpl[0] => in_data_in_4_tpl[0].IN1
in_input_accepted[0] => in_input_accepted[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
in_stall_in[0] => in_stall_in[0].IN1
out_stall_entry[0] <= stall_out_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x
out_o_almost_full[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_almost_full
out_o_data_0_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_1_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_2_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[1] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[2] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[3] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[4] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[5] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[6] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[7] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[8] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[9] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[10] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[11] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[12] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[13] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[14] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[15] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[16] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[17] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[18] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[19] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[20] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[21] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[22] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[23] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[24] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[25] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[26] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[27] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[28] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[29] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[30] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_3_tpl[31] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_data_4_tpl[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_data
out_o_valid[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_valid
in_i_data_0_tpl[0] => dsdk_ip_adapt_bitjoin1_q[0].IN1
in_i_data_1_tpl[0] => dsdk_ip_adapt_bitjoin1_q[8].IN1
in_i_data_2_tpl[0] => dsdk_ip_adapt_bitjoin1_q[16].IN1
in_i_data_3_tpl[0] => dsdk_ip_adapt_bitjoin1_q[32].IN1
in_i_data_3_tpl[1] => dsdk_ip_adapt_bitjoin1_q[33].IN1
in_i_data_3_tpl[2] => dsdk_ip_adapt_bitjoin1_q[34].IN1
in_i_data_3_tpl[3] => dsdk_ip_adapt_bitjoin1_q[35].IN1
in_i_data_3_tpl[4] => dsdk_ip_adapt_bitjoin1_q[36].IN1
in_i_data_3_tpl[5] => dsdk_ip_adapt_bitjoin1_q[37].IN1
in_i_data_3_tpl[6] => dsdk_ip_adapt_bitjoin1_q[38].IN1
in_i_data_3_tpl[7] => dsdk_ip_adapt_bitjoin1_q[39].IN1
in_i_data_3_tpl[8] => dsdk_ip_adapt_bitjoin1_q[40].IN1
in_i_data_3_tpl[9] => dsdk_ip_adapt_bitjoin1_q[41].IN1
in_i_data_3_tpl[10] => dsdk_ip_adapt_bitjoin1_q[42].IN1
in_i_data_3_tpl[11] => dsdk_ip_adapt_bitjoin1_q[43].IN1
in_i_data_3_tpl[12] => dsdk_ip_adapt_bitjoin1_q[44].IN1
in_i_data_3_tpl[13] => dsdk_ip_adapt_bitjoin1_q[45].IN1
in_i_data_3_tpl[14] => dsdk_ip_adapt_bitjoin1_q[46].IN1
in_i_data_3_tpl[15] => dsdk_ip_adapt_bitjoin1_q[47].IN1
in_i_data_3_tpl[16] => dsdk_ip_adapt_bitjoin1_q[48].IN1
in_i_data_3_tpl[17] => dsdk_ip_adapt_bitjoin1_q[49].IN1
in_i_data_3_tpl[18] => dsdk_ip_adapt_bitjoin1_q[50].IN1
in_i_data_3_tpl[19] => dsdk_ip_adapt_bitjoin1_q[51].IN1
in_i_data_3_tpl[20] => dsdk_ip_adapt_bitjoin1_q[52].IN1
in_i_data_3_tpl[21] => dsdk_ip_adapt_bitjoin1_q[53].IN1
in_i_data_3_tpl[22] => dsdk_ip_adapt_bitjoin1_q[54].IN1
in_i_data_3_tpl[23] => dsdk_ip_adapt_bitjoin1_q[55].IN1
in_i_data_3_tpl[24] => dsdk_ip_adapt_bitjoin1_q[56].IN1
in_i_data_3_tpl[25] => dsdk_ip_adapt_bitjoin1_q[57].IN1
in_i_data_3_tpl[26] => dsdk_ip_adapt_bitjoin1_q[58].IN1
in_i_data_3_tpl[27] => dsdk_ip_adapt_bitjoin1_q[59].IN1
in_i_data_3_tpl[28] => dsdk_ip_adapt_bitjoin1_q[60].IN1
in_i_data_3_tpl[29] => dsdk_ip_adapt_bitjoin1_q[61].IN1
in_i_data_3_tpl[30] => dsdk_ip_adapt_bitjoin1_q[62].IN1
in_i_data_3_tpl[31] => dsdk_ip_adapt_bitjoin1_q[63].IN1
in_i_data_4_tpl[0] => dsdk_ip_adapt_bitjoin1_q[64].IN1
in_i_valid[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0_i_valid_bitsignaltemp.IN1
in_i_stall[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0.o_stall
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
i_data[32] => data_in[32].IN1
i_data[33] => data_in[33].IN1
i_data[34] => data_in[34].IN1
i_data[35] => data_in[35].IN1
i_data[36] => data_in[36].IN1
i_data[37] => data_in[37].IN1
i_data[38] => data_in[38].IN1
i_data[39] => data_in[39].IN1
i_data[40] => data_in[40].IN1
i_data[41] => data_in[41].IN1
i_data[42] => data_in[42].IN1
i_data[43] => data_in[43].IN1
i_data[44] => data_in[44].IN1
i_data[45] => data_in[45].IN1
i_data[46] => data_in[46].IN1
i_data[47] => data_in[47].IN1
i_data[48] => data_in[48].IN1
i_data[49] => data_in[49].IN1
i_data[50] => data_in[50].IN1
i_data[51] => data_in[51].IN1
i_data[52] => data_in[52].IN1
i_data[53] => data_in[53].IN1
i_data[54] => data_in[54].IN1
i_data[55] => data_in[55].IN1
i_data[56] => data_in[56].IN1
i_data[57] => data_in[57].IN1
i_data[58] => data_in[58].IN1
i_data[59] => data_in[59].IN1
i_data[60] => data_in[60].IN1
i_data[61] => data_in[61].IN1
i_data[62] => data_in[62].IN1
i_data[63] => data_in[63].IN1
i_data[64] => data_in[64].IN1
i_data[65] => data_in[65].IN1
i_data[66] => data_in[66].IN1
i_data[67] => data_in[67].IN1
i_data[68] => data_in[68].IN1
i_data[69] => data_in[69].IN1
i_data[70] => data_in[70].IN1
i_data[71] => data_in[71].IN1
i_data[72] => data_in[72].IN1
i_data[73] => data_in[73].IN1
i_data[74] => data_in[74].IN1
i_data[75] => data_in[75].IN1
i_data[76] => data_in[76].IN1
i_data[77] => data_in[77].IN1
i_data[78] => data_in[78].IN1
i_data[79] => data_in[79].IN1
i_data[80] => data_in[80].IN1
i_data[81] => data_in[81].IN1
i_data[82] => data_in[82].IN1
i_data[83] => data_in[83].IN1
i_data[84] => data_in[84].IN1
i_data[85] => data_in[85].IN1
i_data[86] => data_in[86].IN1
i_data[87] => data_in[87].IN1
i_data[88] => data_in[88].IN1
i_data[89] => data_in[89].IN1
i_data[90] => data_in[90].IN1
i_data[91] => data_in[91].IN1
i_data[92] => data_in[92].IN1
i_data[93] => data_in[93].IN1
i_data[94] => data_in[94].IN1
i_data[95] => data_in[95].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[32] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[33] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[34] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[35] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[36] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[37] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[38] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[39] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[40] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[41] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[42] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[43] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[44] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[45] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[46] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[47] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[48] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[49] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[50] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[51] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[52] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[53] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[54] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[55] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[56] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[57] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[58] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[59] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[60] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[61] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[62] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[63] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[64] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[65] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[66] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[67] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[68] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[69] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[70] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[71] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[72] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[73] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[74] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[75] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[76] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[77] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[78] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[79] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[80] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[81] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[82] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[83] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[84] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[85] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[86] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[87] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[88] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[89] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[90] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[91] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[92] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[93] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[94] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[95] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
data_in[65] => data_in[65].IN1
data_in[66] => data_in[66].IN1
data_in[67] => data_in[67].IN1
data_in[68] => data_in[68].IN1
data_in[69] => data_in[69].IN1
data_in[70] => data_in[70].IN1
data_in[71] => data_in[71].IN1
data_in[72] => data_in[72].IN1
data_in[73] => data_in[73].IN1
data_in[74] => data_in[74].IN1
data_in[75] => data_in[75].IN1
data_in[76] => data_in[76].IN1
data_in[77] => data_in[77].IN1
data_in[78] => data_in[78].IN1
data_in[79] => data_in[79].IN1
data_in[80] => data_in[80].IN1
data_in[81] => data_in[81].IN1
data_in[82] => data_in[82].IN1
data_in[83] => data_in[83].IN1
data_in[84] => data_in[84].IN1
data_in[85] => data_in[85].IN1
data_in[86] => data_in[86].IN1
data_in[87] => data_in[87].IN1
data_in[88] => data_in[88].IN1
data_in[89] => data_in[89].IN1
data_in[90] => data_in[90].IN1
data_in[91] => data_in[91].IN1
data_in[92] => data_in[92].IN1
data_in[93] => data_in[93].IN1
data_in[94] => data_in[94].IN1
data_in[95] => data_in[95].IN1
stall_out <= fifo_in_reset.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[32] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[33] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[34] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[35] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[36] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[37] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[38] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[39] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[40] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[41] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[42] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[43] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[44] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[45] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[46] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[47] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[48] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[49] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[50] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[51] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[52] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[53] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[54] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[55] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[56] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[57] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[58] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[59] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[60] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[61] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[62] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[63] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[64] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[65] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[66] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[67] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[68] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[69] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[70] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[71] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[72] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[73] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[74] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[75] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[76] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[77] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[78] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[79] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[80] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[81] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[82] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[83] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[84] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[85] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[86] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[87] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[88] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[89] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[90] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[91] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[92] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[93] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[94] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[95] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_or32:auto_generated.wren
data[0] => dpram_or32:auto_generated.data[0]
data[1] => dpram_or32:auto_generated.data[1]
data[2] => dpram_or32:auto_generated.data[2]
data[3] => dpram_or32:auto_generated.data[3]
data[4] => dpram_or32:auto_generated.data[4]
data[5] => dpram_or32:auto_generated.data[5]
data[6] => dpram_or32:auto_generated.data[6]
data[7] => dpram_or32:auto_generated.data[7]
data[8] => dpram_or32:auto_generated.data[8]
data[9] => dpram_or32:auto_generated.data[9]
data[10] => dpram_or32:auto_generated.data[10]
data[11] => dpram_or32:auto_generated.data[11]
data[12] => dpram_or32:auto_generated.data[12]
data[13] => dpram_or32:auto_generated.data[13]
data[14] => dpram_or32:auto_generated.data[14]
data[15] => dpram_or32:auto_generated.data[15]
data[16] => dpram_or32:auto_generated.data[16]
data[17] => dpram_or32:auto_generated.data[17]
data[18] => dpram_or32:auto_generated.data[18]
data[19] => dpram_or32:auto_generated.data[19]
data[20] => dpram_or32:auto_generated.data[20]
data[21] => dpram_or32:auto_generated.data[21]
data[22] => dpram_or32:auto_generated.data[22]
data[23] => dpram_or32:auto_generated.data[23]
data[24] => dpram_or32:auto_generated.data[24]
data[25] => dpram_or32:auto_generated.data[25]
data[26] => dpram_or32:auto_generated.data[26]
data[27] => dpram_or32:auto_generated.data[27]
data[28] => dpram_or32:auto_generated.data[28]
data[29] => dpram_or32:auto_generated.data[29]
data[30] => dpram_or32:auto_generated.data[30]
data[31] => dpram_or32:auto_generated.data[31]
data[32] => dpram_or32:auto_generated.data[32]
data[33] => dpram_or32:auto_generated.data[33]
data[34] => dpram_or32:auto_generated.data[34]
data[35] => dpram_or32:auto_generated.data[35]
data[36] => dpram_or32:auto_generated.data[36]
data[37] => dpram_or32:auto_generated.data[37]
data[38] => dpram_or32:auto_generated.data[38]
data[39] => dpram_or32:auto_generated.data[39]
data[40] => dpram_or32:auto_generated.data[40]
data[41] => dpram_or32:auto_generated.data[41]
data[42] => dpram_or32:auto_generated.data[42]
data[43] => dpram_or32:auto_generated.data[43]
data[44] => dpram_or32:auto_generated.data[44]
data[45] => dpram_or32:auto_generated.data[45]
data[46] => dpram_or32:auto_generated.data[46]
data[47] => dpram_or32:auto_generated.data[47]
data[48] => dpram_or32:auto_generated.data[48]
data[49] => dpram_or32:auto_generated.data[49]
data[50] => dpram_or32:auto_generated.data[50]
data[51] => dpram_or32:auto_generated.data[51]
data[52] => dpram_or32:auto_generated.data[52]
data[53] => dpram_or32:auto_generated.data[53]
data[54] => dpram_or32:auto_generated.data[54]
data[55] => dpram_or32:auto_generated.data[55]
data[56] => dpram_or32:auto_generated.data[56]
data[57] => dpram_or32:auto_generated.data[57]
data[58] => dpram_or32:auto_generated.data[58]
data[59] => dpram_or32:auto_generated.data[59]
data[60] => dpram_or32:auto_generated.data[60]
data[61] => dpram_or32:auto_generated.data[61]
data[62] => dpram_or32:auto_generated.data[62]
data[63] => dpram_or32:auto_generated.data[63]
data[64] => dpram_or32:auto_generated.data[64]
data[65] => dpram_or32:auto_generated.data[65]
data[66] => dpram_or32:auto_generated.data[66]
data[67] => dpram_or32:auto_generated.data[67]
data[68] => dpram_or32:auto_generated.data[68]
data[69] => dpram_or32:auto_generated.data[69]
data[70] => dpram_or32:auto_generated.data[70]
data[71] => dpram_or32:auto_generated.data[71]
data[72] => dpram_or32:auto_generated.data[72]
data[73] => dpram_or32:auto_generated.data[73]
data[74] => dpram_or32:auto_generated.data[74]
data[75] => dpram_or32:auto_generated.data[75]
data[76] => dpram_or32:auto_generated.data[76]
data[77] => dpram_or32:auto_generated.data[77]
data[78] => dpram_or32:auto_generated.data[78]
data[79] => dpram_or32:auto_generated.data[79]
data[80] => dpram_or32:auto_generated.data[80]
data[81] => dpram_or32:auto_generated.data[81]
data[82] => dpram_or32:auto_generated.data[82]
data[83] => dpram_or32:auto_generated.data[83]
data[84] => dpram_or32:auto_generated.data[84]
data[85] => dpram_or32:auto_generated.data[85]
data[86] => dpram_or32:auto_generated.data[86]
data[87] => dpram_or32:auto_generated.data[87]
data[88] => dpram_or32:auto_generated.data[88]
data[89] => dpram_or32:auto_generated.data[89]
data[90] => dpram_or32:auto_generated.data[90]
data[91] => dpram_or32:auto_generated.data[91]
data[92] => dpram_or32:auto_generated.data[92]
data[93] => dpram_or32:auto_generated.data[93]
data[94] => dpram_or32:auto_generated.data[94]
data[95] => dpram_or32:auto_generated.data[95]
wraddress[0] => dpram_or32:auto_generated.wraddress[0]
wraddress[1] => dpram_or32:auto_generated.wraddress[1]
wraddress[2] => dpram_or32:auto_generated.wraddress[2]
wraddress[3] => dpram_or32:auto_generated.wraddress[3]
wraddress[4] => dpram_or32:auto_generated.wraddress[4]
inclock => dpram_or32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_or32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_or32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_or32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_or32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_or32:auto_generated.rdaddress[4]
outclock => dpram_or32:auto_generated.outclock
outclocken => dpram_or32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_or32:auto_generated.q[0]
q[1] <= dpram_or32:auto_generated.q[1]
q[2] <= dpram_or32:auto_generated.q[2]
q[3] <= dpram_or32:auto_generated.q[3]
q[4] <= dpram_or32:auto_generated.q[4]
q[5] <= dpram_or32:auto_generated.q[5]
q[6] <= dpram_or32:auto_generated.q[6]
q[7] <= dpram_or32:auto_generated.q[7]
q[8] <= dpram_or32:auto_generated.q[8]
q[9] <= dpram_or32:auto_generated.q[9]
q[10] <= dpram_or32:auto_generated.q[10]
q[11] <= dpram_or32:auto_generated.q[11]
q[12] <= dpram_or32:auto_generated.q[12]
q[13] <= dpram_or32:auto_generated.q[13]
q[14] <= dpram_or32:auto_generated.q[14]
q[15] <= dpram_or32:auto_generated.q[15]
q[16] <= dpram_or32:auto_generated.q[16]
q[17] <= dpram_or32:auto_generated.q[17]
q[18] <= dpram_or32:auto_generated.q[18]
q[19] <= dpram_or32:auto_generated.q[19]
q[20] <= dpram_or32:auto_generated.q[20]
q[21] <= dpram_or32:auto_generated.q[21]
q[22] <= dpram_or32:auto_generated.q[22]
q[23] <= dpram_or32:auto_generated.q[23]
q[24] <= dpram_or32:auto_generated.q[24]
q[25] <= dpram_or32:auto_generated.q[25]
q[26] <= dpram_or32:auto_generated.q[26]
q[27] <= dpram_or32:auto_generated.q[27]
q[28] <= dpram_or32:auto_generated.q[28]
q[29] <= dpram_or32:auto_generated.q[29]
q[30] <= dpram_or32:auto_generated.q[30]
q[31] <= dpram_or32:auto_generated.q[31]
q[32] <= dpram_or32:auto_generated.q[32]
q[33] <= dpram_or32:auto_generated.q[33]
q[34] <= dpram_or32:auto_generated.q[34]
q[35] <= dpram_or32:auto_generated.q[35]
q[36] <= dpram_or32:auto_generated.q[36]
q[37] <= dpram_or32:auto_generated.q[37]
q[38] <= dpram_or32:auto_generated.q[38]
q[39] <= dpram_or32:auto_generated.q[39]
q[40] <= dpram_or32:auto_generated.q[40]
q[41] <= dpram_or32:auto_generated.q[41]
q[42] <= dpram_or32:auto_generated.q[42]
q[43] <= dpram_or32:auto_generated.q[43]
q[44] <= dpram_or32:auto_generated.q[44]
q[45] <= dpram_or32:auto_generated.q[45]
q[46] <= dpram_or32:auto_generated.q[46]
q[47] <= dpram_or32:auto_generated.q[47]
q[48] <= dpram_or32:auto_generated.q[48]
q[49] <= dpram_or32:auto_generated.q[49]
q[50] <= dpram_or32:auto_generated.q[50]
q[51] <= dpram_or32:auto_generated.q[51]
q[52] <= dpram_or32:auto_generated.q[52]
q[53] <= dpram_or32:auto_generated.q[53]
q[54] <= dpram_or32:auto_generated.q[54]
q[55] <= dpram_or32:auto_generated.q[55]
q[56] <= dpram_or32:auto_generated.q[56]
q[57] <= dpram_or32:auto_generated.q[57]
q[58] <= dpram_or32:auto_generated.q[58]
q[59] <= dpram_or32:auto_generated.q[59]
q[60] <= dpram_or32:auto_generated.q[60]
q[61] <= dpram_or32:auto_generated.q[61]
q[62] <= dpram_or32:auto_generated.q[62]
q[63] <= dpram_or32:auto_generated.q[63]
q[64] <= dpram_or32:auto_generated.q[64]
q[65] <= dpram_or32:auto_generated.q[65]
q[66] <= dpram_or32:auto_generated.q[66]
q[67] <= dpram_or32:auto_generated.q[67]
q[68] <= dpram_or32:auto_generated.q[68]
q[69] <= dpram_or32:auto_generated.q[69]
q[70] <= dpram_or32:auto_generated.q[70]
q[71] <= dpram_or32:auto_generated.q[71]
q[72] <= dpram_or32:auto_generated.q[72]
q[73] <= dpram_or32:auto_generated.q[73]
q[74] <= dpram_or32:auto_generated.q[74]
q[75] <= dpram_or32:auto_generated.q[75]
q[76] <= dpram_or32:auto_generated.q[76]
q[77] <= dpram_or32:auto_generated.q[77]
q[78] <= dpram_or32:auto_generated.q[78]
q[79] <= dpram_or32:auto_generated.q[79]
q[80] <= dpram_or32:auto_generated.q[80]
q[81] <= dpram_or32:auto_generated.q[81]
q[82] <= dpram_or32:auto_generated.q[82]
q[83] <= dpram_or32:auto_generated.q[83]
q[84] <= dpram_or32:auto_generated.q[84]
q[85] <= dpram_or32:auto_generated.q[85]
q[86] <= dpram_or32:auto_generated.q[86]
q[87] <= dpram_or32:auto_generated.q[87]
q[88] <= dpram_or32:auto_generated.q[88]
q[89] <= dpram_or32:auto_generated.q[89]
q[90] <= dpram_or32:auto_generated.q[90]
q[91] <= dpram_or32:auto_generated.q[91]
q[92] <= dpram_or32:auto_generated.q[92]
q[93] <= dpram_or32:auto_generated.q[93]
q[94] <= dpram_or32:auto_generated.q[94]
q[95] <= dpram_or32:auto_generated.q[95]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
data[32] => lutrama32.PORTADATAIN
data[33] => lutrama33.PORTADATAIN
data[34] => lutrama34.PORTADATAIN
data[35] => lutrama35.PORTADATAIN
data[36] => lutrama36.PORTADATAIN
data[37] => lutrama37.PORTADATAIN
data[38] => lutrama38.PORTADATAIN
data[39] => lutrama39.PORTADATAIN
data[40] => lutrama40.PORTADATAIN
data[41] => lutrama41.PORTADATAIN
data[42] => lutrama42.PORTADATAIN
data[43] => lutrama43.PORTADATAIN
data[44] => lutrama44.PORTADATAIN
data[45] => lutrama45.PORTADATAIN
data[46] => lutrama46.PORTADATAIN
data[47] => lutrama47.PORTADATAIN
data[48] => lutrama48.PORTADATAIN
data[49] => lutrama49.PORTADATAIN
data[50] => lutrama50.PORTADATAIN
data[51] => lutrama51.PORTADATAIN
data[52] => lutrama52.PORTADATAIN
data[53] => lutrama53.PORTADATAIN
data[54] => lutrama54.PORTADATAIN
data[55] => lutrama55.PORTADATAIN
data[56] => lutrama56.PORTADATAIN
data[57] => lutrama57.PORTADATAIN
data[58] => lutrama58.PORTADATAIN
data[59] => lutrama59.PORTADATAIN
data[60] => lutrama60.PORTADATAIN
data[61] => lutrama61.PORTADATAIN
data[62] => lutrama62.PORTADATAIN
data[63] => lutrama63.PORTADATAIN
data[64] => lutrama64.PORTADATAIN
data[65] => lutrama65.PORTADATAIN
data[66] => lutrama66.PORTADATAIN
data[67] => lutrama67.PORTADATAIN
data[68] => lutrama68.PORTADATAIN
data[69] => lutrama69.PORTADATAIN
data[70] => lutrama70.PORTADATAIN
data[71] => lutrama71.PORTADATAIN
data[72] => lutrama72.PORTADATAIN
data[73] => lutrama73.PORTADATAIN
data[74] => lutrama74.PORTADATAIN
data[75] => lutrama75.PORTADATAIN
data[76] => lutrama76.PORTADATAIN
data[77] => lutrama77.PORTADATAIN
data[78] => lutrama78.PORTADATAIN
data[79] => lutrama79.PORTADATAIN
data[80] => lutrama80.PORTADATAIN
data[81] => lutrama81.PORTADATAIN
data[82] => lutrama82.PORTADATAIN
data[83] => lutrama83.PORTADATAIN
data[84] => lutrama84.PORTADATAIN
data[85] => lutrama85.PORTADATAIN
data[86] => lutrama86.PORTADATAIN
data[87] => lutrama87.PORTADATAIN
data[88] => lutrama88.PORTADATAIN
data[89] => lutrama89.PORTADATAIN
data[90] => lutrama90.PORTADATAIN
data[91] => lutrama91.PORTADATAIN
data[92] => lutrama92.PORTADATAIN
data[93] => lutrama93.PORTADATAIN
data[94] => lutrama94.PORTADATAIN
data[95] => lutrama95.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
inclock => lutrama32.CLK0
inclock => lutrama33.CLK0
inclock => lutrama34.CLK0
inclock => lutrama35.CLK0
inclock => lutrama36.CLK0
inclock => lutrama37.CLK0
inclock => lutrama38.CLK0
inclock => lutrama39.CLK0
inclock => lutrama40.CLK0
inclock => lutrama41.CLK0
inclock => lutrama42.CLK0
inclock => lutrama43.CLK0
inclock => lutrama44.CLK0
inclock => lutrama45.CLK0
inclock => lutrama46.CLK0
inclock => lutrama47.CLK0
inclock => lutrama48.CLK0
inclock => lutrama49.CLK0
inclock => lutrama50.CLK0
inclock => lutrama51.CLK0
inclock => lutrama52.CLK0
inclock => lutrama53.CLK0
inclock => lutrama54.CLK0
inclock => lutrama55.CLK0
inclock => lutrama56.CLK0
inclock => lutrama57.CLK0
inclock => lutrama58.CLK0
inclock => lutrama59.CLK0
inclock => lutrama60.CLK0
inclock => lutrama61.CLK0
inclock => lutrama62.CLK0
inclock => lutrama63.CLK0
inclock => lutrama64.CLK0
inclock => lutrama65.CLK0
inclock => lutrama66.CLK0
inclock => lutrama67.CLK0
inclock => lutrama68.CLK0
inclock => lutrama69.CLK0
inclock => lutrama70.CLK0
inclock => lutrama71.CLK0
inclock => lutrama72.CLK0
inclock => lutrama73.CLK0
inclock => lutrama74.CLK0
inclock => lutrama75.CLK0
inclock => lutrama76.CLK0
inclock => lutrama77.CLK0
inclock => lutrama78.CLK0
inclock => lutrama79.CLK0
inclock => lutrama80.CLK0
inclock => lutrama81.CLK0
inclock => lutrama82.CLK0
inclock => lutrama83.CLK0
inclock => lutrama84.CLK0
inclock => lutrama85.CLK0
inclock => lutrama86.CLK0
inclock => lutrama87.CLK0
inclock => lutrama88.CLK0
inclock => lutrama89.CLK0
inclock => lutrama90.CLK0
inclock => lutrama91.CLK0
inclock => lutrama92.CLK0
inclock => lutrama93.CLK0
inclock => lutrama94.CLK0
inclock => lutrama95.CLK0
outclock => dataout_reg[95].CLK
outclock => dataout_reg[94].CLK
outclock => dataout_reg[93].CLK
outclock => dataout_reg[92].CLK
outclock => dataout_reg[91].CLK
outclock => dataout_reg[90].CLK
outclock => dataout_reg[89].CLK
outclock => dataout_reg[88].CLK
outclock => dataout_reg[87].CLK
outclock => dataout_reg[86].CLK
outclock => dataout_reg[85].CLK
outclock => dataout_reg[84].CLK
outclock => dataout_reg[83].CLK
outclock => dataout_reg[82].CLK
outclock => dataout_reg[81].CLK
outclock => dataout_reg[80].CLK
outclock => dataout_reg[79].CLK
outclock => dataout_reg[78].CLK
outclock => dataout_reg[77].CLK
outclock => dataout_reg[76].CLK
outclock => dataout_reg[75].CLK
outclock => dataout_reg[74].CLK
outclock => dataout_reg[73].CLK
outclock => dataout_reg[72].CLK
outclock => dataout_reg[71].CLK
outclock => dataout_reg[70].CLK
outclock => dataout_reg[69].CLK
outclock => dataout_reg[68].CLK
outclock => dataout_reg[67].CLK
outclock => dataout_reg[66].CLK
outclock => dataout_reg[65].CLK
outclock => dataout_reg[64].CLK
outclock => dataout_reg[63].CLK
outclock => dataout_reg[62].CLK
outclock => dataout_reg[61].CLK
outclock => dataout_reg[60].CLK
outclock => dataout_reg[59].CLK
outclock => dataout_reg[58].CLK
outclock => dataout_reg[57].CLK
outclock => dataout_reg[56].CLK
outclock => dataout_reg[55].CLK
outclock => dataout_reg[54].CLK
outclock => dataout_reg[53].CLK
outclock => dataout_reg[52].CLK
outclock => dataout_reg[51].CLK
outclock => dataout_reg[50].CLK
outclock => dataout_reg[49].CLK
outclock => dataout_reg[48].CLK
outclock => dataout_reg[47].CLK
outclock => dataout_reg[46].CLK
outclock => dataout_reg[45].CLK
outclock => dataout_reg[44].CLK
outclock => dataout_reg[43].CLK
outclock => dataout_reg[42].CLK
outclock => dataout_reg[41].CLK
outclock => dataout_reg[40].CLK
outclock => dataout_reg[39].CLK
outclock => dataout_reg[38].CLK
outclock => dataout_reg[37].CLK
outclock => dataout_reg[36].CLK
outclock => dataout_reg[35].CLK
outclock => dataout_reg[34].CLK
outclock => dataout_reg[33].CLK
outclock => dataout_reg[32].CLK
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[95].ENA
outclocken => dataout_reg[94].ENA
outclocken => dataout_reg[93].ENA
outclocken => dataout_reg[92].ENA
outclocken => dataout_reg[91].ENA
outclocken => dataout_reg[90].ENA
outclocken => dataout_reg[89].ENA
outclocken => dataout_reg[88].ENA
outclocken => dataout_reg[87].ENA
outclocken => dataout_reg[86].ENA
outclocken => dataout_reg[85].ENA
outclocken => dataout_reg[84].ENA
outclocken => dataout_reg[83].ENA
outclocken => dataout_reg[82].ENA
outclocken => dataout_reg[81].ENA
outclocken => dataout_reg[80].ENA
outclocken => dataout_reg[79].ENA
outclocken => dataout_reg[78].ENA
outclocken => dataout_reg[77].ENA
outclocken => dataout_reg[76].ENA
outclocken => dataout_reg[75].ENA
outclocken => dataout_reg[74].ENA
outclocken => dataout_reg[73].ENA
outclocken => dataout_reg[72].ENA
outclocken => dataout_reg[71].ENA
outclocken => dataout_reg[70].ENA
outclocken => dataout_reg[69].ENA
outclocken => dataout_reg[68].ENA
outclocken => dataout_reg[67].ENA
outclocken => dataout_reg[66].ENA
outclocken => dataout_reg[65].ENA
outclocken => dataout_reg[64].ENA
outclocken => dataout_reg[63].ENA
outclocken => dataout_reg[62].ENA
outclocken => dataout_reg[61].ENA
outclocken => dataout_reg[60].ENA
outclocken => dataout_reg[59].ENA
outclocken => dataout_reg[58].ENA
outclocken => dataout_reg[57].ENA
outclocken => dataout_reg[56].ENA
outclocken => dataout_reg[55].ENA
outclocken => dataout_reg[54].ENA
outclocken => dataout_reg[53].ENA
outclocken => dataout_reg[52].ENA
outclocken => dataout_reg[51].ENA
outclocken => dataout_reg[50].ENA
outclocken => dataout_reg[49].ENA
outclocken => dataout_reg[48].ENA
outclocken => dataout_reg[47].ENA
outclocken => dataout_reg[46].ENA
outclocken => dataout_reg[45].ENA
outclocken => dataout_reg[44].ENA
outclocken => dataout_reg[43].ENA
outclocken => dataout_reg[42].ENA
outclocken => dataout_reg[41].ENA
outclocken => dataout_reg[40].ENA
outclocken => dataout_reg[39].ENA
outclocken => dataout_reg[38].ENA
outclocken => dataout_reg[37].ENA
outclocken => dataout_reg[36].ENA
outclocken => dataout_reg[35].ENA
outclocken => dataout_reg[34].ENA
outclocken => dataout_reg[33].ENA
outclocken => dataout_reg[32].ENA
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dataout_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dataout_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dataout_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dataout_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dataout_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dataout_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dataout_reg[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dataout_reg[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dataout_reg[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dataout_reg[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dataout_reg[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dataout_reg[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dataout_reg[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dataout_reg[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dataout_reg[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dataout_reg[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dataout_reg[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dataout_reg[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dataout_reg[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dataout_reg[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dataout_reg[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dataout_reg[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dataout_reg[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dataout_reg[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dataout_reg[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dataout_reg[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dataout_reg[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dataout_reg[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dataout_reg[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dataout_reg[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= dataout_reg[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= dataout_reg[63].DB_MAX_OUTPUT_PORT_TYPE
q[64] <= dataout_reg[64].DB_MAX_OUTPUT_PORT_TYPE
q[65] <= dataout_reg[65].DB_MAX_OUTPUT_PORT_TYPE
q[66] <= dataout_reg[66].DB_MAX_OUTPUT_PORT_TYPE
q[67] <= dataout_reg[67].DB_MAX_OUTPUT_PORT_TYPE
q[68] <= dataout_reg[68].DB_MAX_OUTPUT_PORT_TYPE
q[69] <= dataout_reg[69].DB_MAX_OUTPUT_PORT_TYPE
q[70] <= dataout_reg[70].DB_MAX_OUTPUT_PORT_TYPE
q[71] <= dataout_reg[71].DB_MAX_OUTPUT_PORT_TYPE
q[72] <= dataout_reg[72].DB_MAX_OUTPUT_PORT_TYPE
q[73] <= dataout_reg[73].DB_MAX_OUTPUT_PORT_TYPE
q[74] <= dataout_reg[74].DB_MAX_OUTPUT_PORT_TYPE
q[75] <= dataout_reg[75].DB_MAX_OUTPUT_PORT_TYPE
q[76] <= dataout_reg[76].DB_MAX_OUTPUT_PORT_TYPE
q[77] <= dataout_reg[77].DB_MAX_OUTPUT_PORT_TYPE
q[78] <= dataout_reg[78].DB_MAX_OUTPUT_PORT_TYPE
q[79] <= dataout_reg[79].DB_MAX_OUTPUT_PORT_TYPE
q[80] <= dataout_reg[80].DB_MAX_OUTPUT_PORT_TYPE
q[81] <= dataout_reg[81].DB_MAX_OUTPUT_PORT_TYPE
q[82] <= dataout_reg[82].DB_MAX_OUTPUT_PORT_TYPE
q[83] <= dataout_reg[83].DB_MAX_OUTPUT_PORT_TYPE
q[84] <= dataout_reg[84].DB_MAX_OUTPUT_PORT_TYPE
q[85] <= dataout_reg[85].DB_MAX_OUTPUT_PORT_TYPE
q[86] <= dataout_reg[86].DB_MAX_OUTPUT_PORT_TYPE
q[87] <= dataout_reg[87].DB_MAX_OUTPUT_PORT_TYPE
q[88] <= dataout_reg[88].DB_MAX_OUTPUT_PORT_TYPE
q[89] <= dataout_reg[89].DB_MAX_OUTPUT_PORT_TYPE
q[90] <= dataout_reg[90].DB_MAX_OUTPUT_PORT_TYPE
q[91] <= dataout_reg[91].DB_MAX_OUTPUT_PORT_TYPE
q[92] <= dataout_reg[92].DB_MAX_OUTPUT_PORT_TYPE
q[93] <= dataout_reg[93].DB_MAX_OUTPUT_PORT_TYPE
q[94] <= dataout_reg[94].DB_MAX_OUTPUT_PORT_TYPE
q[95] <= dataout_reg[95].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[0] => lutrama32.PORTBADDR
rdaddress[0] => lutrama33.PORTBADDR
rdaddress[0] => lutrama34.PORTBADDR
rdaddress[0] => lutrama35.PORTBADDR
rdaddress[0] => lutrama36.PORTBADDR
rdaddress[0] => lutrama37.PORTBADDR
rdaddress[0] => lutrama38.PORTBADDR
rdaddress[0] => lutrama39.PORTBADDR
rdaddress[0] => lutrama40.PORTBADDR
rdaddress[0] => lutrama41.PORTBADDR
rdaddress[0] => lutrama42.PORTBADDR
rdaddress[0] => lutrama43.PORTBADDR
rdaddress[0] => lutrama44.PORTBADDR
rdaddress[0] => lutrama45.PORTBADDR
rdaddress[0] => lutrama46.PORTBADDR
rdaddress[0] => lutrama47.PORTBADDR
rdaddress[0] => lutrama48.PORTBADDR
rdaddress[0] => lutrama49.PORTBADDR
rdaddress[0] => lutrama50.PORTBADDR
rdaddress[0] => lutrama51.PORTBADDR
rdaddress[0] => lutrama52.PORTBADDR
rdaddress[0] => lutrama53.PORTBADDR
rdaddress[0] => lutrama54.PORTBADDR
rdaddress[0] => lutrama55.PORTBADDR
rdaddress[0] => lutrama56.PORTBADDR
rdaddress[0] => lutrama57.PORTBADDR
rdaddress[0] => lutrama58.PORTBADDR
rdaddress[0] => lutrama59.PORTBADDR
rdaddress[0] => lutrama60.PORTBADDR
rdaddress[0] => lutrama61.PORTBADDR
rdaddress[0] => lutrama62.PORTBADDR
rdaddress[0] => lutrama63.PORTBADDR
rdaddress[0] => lutrama64.PORTBADDR
rdaddress[0] => lutrama65.PORTBADDR
rdaddress[0] => lutrama66.PORTBADDR
rdaddress[0] => lutrama67.PORTBADDR
rdaddress[0] => lutrama68.PORTBADDR
rdaddress[0] => lutrama69.PORTBADDR
rdaddress[0] => lutrama70.PORTBADDR
rdaddress[0] => lutrama71.PORTBADDR
rdaddress[0] => lutrama72.PORTBADDR
rdaddress[0] => lutrama73.PORTBADDR
rdaddress[0] => lutrama74.PORTBADDR
rdaddress[0] => lutrama75.PORTBADDR
rdaddress[0] => lutrama76.PORTBADDR
rdaddress[0] => lutrama77.PORTBADDR
rdaddress[0] => lutrama78.PORTBADDR
rdaddress[0] => lutrama79.PORTBADDR
rdaddress[0] => lutrama80.PORTBADDR
rdaddress[0] => lutrama81.PORTBADDR
rdaddress[0] => lutrama82.PORTBADDR
rdaddress[0] => lutrama83.PORTBADDR
rdaddress[0] => lutrama84.PORTBADDR
rdaddress[0] => lutrama85.PORTBADDR
rdaddress[0] => lutrama86.PORTBADDR
rdaddress[0] => lutrama87.PORTBADDR
rdaddress[0] => lutrama88.PORTBADDR
rdaddress[0] => lutrama89.PORTBADDR
rdaddress[0] => lutrama90.PORTBADDR
rdaddress[0] => lutrama91.PORTBADDR
rdaddress[0] => lutrama92.PORTBADDR
rdaddress[0] => lutrama93.PORTBADDR
rdaddress[0] => lutrama94.PORTBADDR
rdaddress[0] => lutrama95.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[1] => lutrama32.PORTBADDR1
rdaddress[1] => lutrama33.PORTBADDR1
rdaddress[1] => lutrama34.PORTBADDR1
rdaddress[1] => lutrama35.PORTBADDR1
rdaddress[1] => lutrama36.PORTBADDR1
rdaddress[1] => lutrama37.PORTBADDR1
rdaddress[1] => lutrama38.PORTBADDR1
rdaddress[1] => lutrama39.PORTBADDR1
rdaddress[1] => lutrama40.PORTBADDR1
rdaddress[1] => lutrama41.PORTBADDR1
rdaddress[1] => lutrama42.PORTBADDR1
rdaddress[1] => lutrama43.PORTBADDR1
rdaddress[1] => lutrama44.PORTBADDR1
rdaddress[1] => lutrama45.PORTBADDR1
rdaddress[1] => lutrama46.PORTBADDR1
rdaddress[1] => lutrama47.PORTBADDR1
rdaddress[1] => lutrama48.PORTBADDR1
rdaddress[1] => lutrama49.PORTBADDR1
rdaddress[1] => lutrama50.PORTBADDR1
rdaddress[1] => lutrama51.PORTBADDR1
rdaddress[1] => lutrama52.PORTBADDR1
rdaddress[1] => lutrama53.PORTBADDR1
rdaddress[1] => lutrama54.PORTBADDR1
rdaddress[1] => lutrama55.PORTBADDR1
rdaddress[1] => lutrama56.PORTBADDR1
rdaddress[1] => lutrama57.PORTBADDR1
rdaddress[1] => lutrama58.PORTBADDR1
rdaddress[1] => lutrama59.PORTBADDR1
rdaddress[1] => lutrama60.PORTBADDR1
rdaddress[1] => lutrama61.PORTBADDR1
rdaddress[1] => lutrama62.PORTBADDR1
rdaddress[1] => lutrama63.PORTBADDR1
rdaddress[1] => lutrama64.PORTBADDR1
rdaddress[1] => lutrama65.PORTBADDR1
rdaddress[1] => lutrama66.PORTBADDR1
rdaddress[1] => lutrama67.PORTBADDR1
rdaddress[1] => lutrama68.PORTBADDR1
rdaddress[1] => lutrama69.PORTBADDR1
rdaddress[1] => lutrama70.PORTBADDR1
rdaddress[1] => lutrama71.PORTBADDR1
rdaddress[1] => lutrama72.PORTBADDR1
rdaddress[1] => lutrama73.PORTBADDR1
rdaddress[1] => lutrama74.PORTBADDR1
rdaddress[1] => lutrama75.PORTBADDR1
rdaddress[1] => lutrama76.PORTBADDR1
rdaddress[1] => lutrama77.PORTBADDR1
rdaddress[1] => lutrama78.PORTBADDR1
rdaddress[1] => lutrama79.PORTBADDR1
rdaddress[1] => lutrama80.PORTBADDR1
rdaddress[1] => lutrama81.PORTBADDR1
rdaddress[1] => lutrama82.PORTBADDR1
rdaddress[1] => lutrama83.PORTBADDR1
rdaddress[1] => lutrama84.PORTBADDR1
rdaddress[1] => lutrama85.PORTBADDR1
rdaddress[1] => lutrama86.PORTBADDR1
rdaddress[1] => lutrama87.PORTBADDR1
rdaddress[1] => lutrama88.PORTBADDR1
rdaddress[1] => lutrama89.PORTBADDR1
rdaddress[1] => lutrama90.PORTBADDR1
rdaddress[1] => lutrama91.PORTBADDR1
rdaddress[1] => lutrama92.PORTBADDR1
rdaddress[1] => lutrama93.PORTBADDR1
rdaddress[1] => lutrama94.PORTBADDR1
rdaddress[1] => lutrama95.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[2] => lutrama32.PORTBADDR2
rdaddress[2] => lutrama33.PORTBADDR2
rdaddress[2] => lutrama34.PORTBADDR2
rdaddress[2] => lutrama35.PORTBADDR2
rdaddress[2] => lutrama36.PORTBADDR2
rdaddress[2] => lutrama37.PORTBADDR2
rdaddress[2] => lutrama38.PORTBADDR2
rdaddress[2] => lutrama39.PORTBADDR2
rdaddress[2] => lutrama40.PORTBADDR2
rdaddress[2] => lutrama41.PORTBADDR2
rdaddress[2] => lutrama42.PORTBADDR2
rdaddress[2] => lutrama43.PORTBADDR2
rdaddress[2] => lutrama44.PORTBADDR2
rdaddress[2] => lutrama45.PORTBADDR2
rdaddress[2] => lutrama46.PORTBADDR2
rdaddress[2] => lutrama47.PORTBADDR2
rdaddress[2] => lutrama48.PORTBADDR2
rdaddress[2] => lutrama49.PORTBADDR2
rdaddress[2] => lutrama50.PORTBADDR2
rdaddress[2] => lutrama51.PORTBADDR2
rdaddress[2] => lutrama52.PORTBADDR2
rdaddress[2] => lutrama53.PORTBADDR2
rdaddress[2] => lutrama54.PORTBADDR2
rdaddress[2] => lutrama55.PORTBADDR2
rdaddress[2] => lutrama56.PORTBADDR2
rdaddress[2] => lutrama57.PORTBADDR2
rdaddress[2] => lutrama58.PORTBADDR2
rdaddress[2] => lutrama59.PORTBADDR2
rdaddress[2] => lutrama60.PORTBADDR2
rdaddress[2] => lutrama61.PORTBADDR2
rdaddress[2] => lutrama62.PORTBADDR2
rdaddress[2] => lutrama63.PORTBADDR2
rdaddress[2] => lutrama64.PORTBADDR2
rdaddress[2] => lutrama65.PORTBADDR2
rdaddress[2] => lutrama66.PORTBADDR2
rdaddress[2] => lutrama67.PORTBADDR2
rdaddress[2] => lutrama68.PORTBADDR2
rdaddress[2] => lutrama69.PORTBADDR2
rdaddress[2] => lutrama70.PORTBADDR2
rdaddress[2] => lutrama71.PORTBADDR2
rdaddress[2] => lutrama72.PORTBADDR2
rdaddress[2] => lutrama73.PORTBADDR2
rdaddress[2] => lutrama74.PORTBADDR2
rdaddress[2] => lutrama75.PORTBADDR2
rdaddress[2] => lutrama76.PORTBADDR2
rdaddress[2] => lutrama77.PORTBADDR2
rdaddress[2] => lutrama78.PORTBADDR2
rdaddress[2] => lutrama79.PORTBADDR2
rdaddress[2] => lutrama80.PORTBADDR2
rdaddress[2] => lutrama81.PORTBADDR2
rdaddress[2] => lutrama82.PORTBADDR2
rdaddress[2] => lutrama83.PORTBADDR2
rdaddress[2] => lutrama84.PORTBADDR2
rdaddress[2] => lutrama85.PORTBADDR2
rdaddress[2] => lutrama86.PORTBADDR2
rdaddress[2] => lutrama87.PORTBADDR2
rdaddress[2] => lutrama88.PORTBADDR2
rdaddress[2] => lutrama89.PORTBADDR2
rdaddress[2] => lutrama90.PORTBADDR2
rdaddress[2] => lutrama91.PORTBADDR2
rdaddress[2] => lutrama92.PORTBADDR2
rdaddress[2] => lutrama93.PORTBADDR2
rdaddress[2] => lutrama94.PORTBADDR2
rdaddress[2] => lutrama95.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[3] => lutrama32.PORTBADDR3
rdaddress[3] => lutrama33.PORTBADDR3
rdaddress[3] => lutrama34.PORTBADDR3
rdaddress[3] => lutrama35.PORTBADDR3
rdaddress[3] => lutrama36.PORTBADDR3
rdaddress[3] => lutrama37.PORTBADDR3
rdaddress[3] => lutrama38.PORTBADDR3
rdaddress[3] => lutrama39.PORTBADDR3
rdaddress[3] => lutrama40.PORTBADDR3
rdaddress[3] => lutrama41.PORTBADDR3
rdaddress[3] => lutrama42.PORTBADDR3
rdaddress[3] => lutrama43.PORTBADDR3
rdaddress[3] => lutrama44.PORTBADDR3
rdaddress[3] => lutrama45.PORTBADDR3
rdaddress[3] => lutrama46.PORTBADDR3
rdaddress[3] => lutrama47.PORTBADDR3
rdaddress[3] => lutrama48.PORTBADDR3
rdaddress[3] => lutrama49.PORTBADDR3
rdaddress[3] => lutrama50.PORTBADDR3
rdaddress[3] => lutrama51.PORTBADDR3
rdaddress[3] => lutrama52.PORTBADDR3
rdaddress[3] => lutrama53.PORTBADDR3
rdaddress[3] => lutrama54.PORTBADDR3
rdaddress[3] => lutrama55.PORTBADDR3
rdaddress[3] => lutrama56.PORTBADDR3
rdaddress[3] => lutrama57.PORTBADDR3
rdaddress[3] => lutrama58.PORTBADDR3
rdaddress[3] => lutrama59.PORTBADDR3
rdaddress[3] => lutrama60.PORTBADDR3
rdaddress[3] => lutrama61.PORTBADDR3
rdaddress[3] => lutrama62.PORTBADDR3
rdaddress[3] => lutrama63.PORTBADDR3
rdaddress[3] => lutrama64.PORTBADDR3
rdaddress[3] => lutrama65.PORTBADDR3
rdaddress[3] => lutrama66.PORTBADDR3
rdaddress[3] => lutrama67.PORTBADDR3
rdaddress[3] => lutrama68.PORTBADDR3
rdaddress[3] => lutrama69.PORTBADDR3
rdaddress[3] => lutrama70.PORTBADDR3
rdaddress[3] => lutrama71.PORTBADDR3
rdaddress[3] => lutrama72.PORTBADDR3
rdaddress[3] => lutrama73.PORTBADDR3
rdaddress[3] => lutrama74.PORTBADDR3
rdaddress[3] => lutrama75.PORTBADDR3
rdaddress[3] => lutrama76.PORTBADDR3
rdaddress[3] => lutrama77.PORTBADDR3
rdaddress[3] => lutrama78.PORTBADDR3
rdaddress[3] => lutrama79.PORTBADDR3
rdaddress[3] => lutrama80.PORTBADDR3
rdaddress[3] => lutrama81.PORTBADDR3
rdaddress[3] => lutrama82.PORTBADDR3
rdaddress[3] => lutrama83.PORTBADDR3
rdaddress[3] => lutrama84.PORTBADDR3
rdaddress[3] => lutrama85.PORTBADDR3
rdaddress[3] => lutrama86.PORTBADDR3
rdaddress[3] => lutrama87.PORTBADDR3
rdaddress[3] => lutrama88.PORTBADDR3
rdaddress[3] => lutrama89.PORTBADDR3
rdaddress[3] => lutrama90.PORTBADDR3
rdaddress[3] => lutrama91.PORTBADDR3
rdaddress[3] => lutrama92.PORTBADDR3
rdaddress[3] => lutrama93.PORTBADDR3
rdaddress[3] => lutrama94.PORTBADDR3
rdaddress[3] => lutrama95.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
rdaddress[4] => lutrama32.PORTBADDR4
rdaddress[4] => lutrama33.PORTBADDR4
rdaddress[4] => lutrama34.PORTBADDR4
rdaddress[4] => lutrama35.PORTBADDR4
rdaddress[4] => lutrama36.PORTBADDR4
rdaddress[4] => lutrama37.PORTBADDR4
rdaddress[4] => lutrama38.PORTBADDR4
rdaddress[4] => lutrama39.PORTBADDR4
rdaddress[4] => lutrama40.PORTBADDR4
rdaddress[4] => lutrama41.PORTBADDR4
rdaddress[4] => lutrama42.PORTBADDR4
rdaddress[4] => lutrama43.PORTBADDR4
rdaddress[4] => lutrama44.PORTBADDR4
rdaddress[4] => lutrama45.PORTBADDR4
rdaddress[4] => lutrama46.PORTBADDR4
rdaddress[4] => lutrama47.PORTBADDR4
rdaddress[4] => lutrama48.PORTBADDR4
rdaddress[4] => lutrama49.PORTBADDR4
rdaddress[4] => lutrama50.PORTBADDR4
rdaddress[4] => lutrama51.PORTBADDR4
rdaddress[4] => lutrama52.PORTBADDR4
rdaddress[4] => lutrama53.PORTBADDR4
rdaddress[4] => lutrama54.PORTBADDR4
rdaddress[4] => lutrama55.PORTBADDR4
rdaddress[4] => lutrama56.PORTBADDR4
rdaddress[4] => lutrama57.PORTBADDR4
rdaddress[4] => lutrama58.PORTBADDR4
rdaddress[4] => lutrama59.PORTBADDR4
rdaddress[4] => lutrama60.PORTBADDR4
rdaddress[4] => lutrama61.PORTBADDR4
rdaddress[4] => lutrama62.PORTBADDR4
rdaddress[4] => lutrama63.PORTBADDR4
rdaddress[4] => lutrama64.PORTBADDR4
rdaddress[4] => lutrama65.PORTBADDR4
rdaddress[4] => lutrama66.PORTBADDR4
rdaddress[4] => lutrama67.PORTBADDR4
rdaddress[4] => lutrama68.PORTBADDR4
rdaddress[4] => lutrama69.PORTBADDR4
rdaddress[4] => lutrama70.PORTBADDR4
rdaddress[4] => lutrama71.PORTBADDR4
rdaddress[4] => lutrama72.PORTBADDR4
rdaddress[4] => lutrama73.PORTBADDR4
rdaddress[4] => lutrama74.PORTBADDR4
rdaddress[4] => lutrama75.PORTBADDR4
rdaddress[4] => lutrama76.PORTBADDR4
rdaddress[4] => lutrama77.PORTBADDR4
rdaddress[4] => lutrama78.PORTBADDR4
rdaddress[4] => lutrama79.PORTBADDR4
rdaddress[4] => lutrama80.PORTBADDR4
rdaddress[4] => lutrama81.PORTBADDR4
rdaddress[4] => lutrama82.PORTBADDR4
rdaddress[4] => lutrama83.PORTBADDR4
rdaddress[4] => lutrama84.PORTBADDR4
rdaddress[4] => lutrama85.PORTBADDR4
rdaddress[4] => lutrama86.PORTBADDR4
rdaddress[4] => lutrama87.PORTBADDR4
rdaddress[4] => lutrama88.PORTBADDR4
rdaddress[4] => lutrama89.PORTBADDR4
rdaddress[4] => lutrama90.PORTBADDR4
rdaddress[4] => lutrama91.PORTBADDR4
rdaddress[4] => lutrama92.PORTBADDR4
rdaddress[4] => lutrama93.PORTBADDR4
rdaddress[4] => lutrama94.PORTBADDR4
rdaddress[4] => lutrama95.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[0] => lutrama32.PORTAADDR
wraddress[0] => lutrama33.PORTAADDR
wraddress[0] => lutrama34.PORTAADDR
wraddress[0] => lutrama35.PORTAADDR
wraddress[0] => lutrama36.PORTAADDR
wraddress[0] => lutrama37.PORTAADDR
wraddress[0] => lutrama38.PORTAADDR
wraddress[0] => lutrama39.PORTAADDR
wraddress[0] => lutrama40.PORTAADDR
wraddress[0] => lutrama41.PORTAADDR
wraddress[0] => lutrama42.PORTAADDR
wraddress[0] => lutrama43.PORTAADDR
wraddress[0] => lutrama44.PORTAADDR
wraddress[0] => lutrama45.PORTAADDR
wraddress[0] => lutrama46.PORTAADDR
wraddress[0] => lutrama47.PORTAADDR
wraddress[0] => lutrama48.PORTAADDR
wraddress[0] => lutrama49.PORTAADDR
wraddress[0] => lutrama50.PORTAADDR
wraddress[0] => lutrama51.PORTAADDR
wraddress[0] => lutrama52.PORTAADDR
wraddress[0] => lutrama53.PORTAADDR
wraddress[0] => lutrama54.PORTAADDR
wraddress[0] => lutrama55.PORTAADDR
wraddress[0] => lutrama56.PORTAADDR
wraddress[0] => lutrama57.PORTAADDR
wraddress[0] => lutrama58.PORTAADDR
wraddress[0] => lutrama59.PORTAADDR
wraddress[0] => lutrama60.PORTAADDR
wraddress[0] => lutrama61.PORTAADDR
wraddress[0] => lutrama62.PORTAADDR
wraddress[0] => lutrama63.PORTAADDR
wraddress[0] => lutrama64.PORTAADDR
wraddress[0] => lutrama65.PORTAADDR
wraddress[0] => lutrama66.PORTAADDR
wraddress[0] => lutrama67.PORTAADDR
wraddress[0] => lutrama68.PORTAADDR
wraddress[0] => lutrama69.PORTAADDR
wraddress[0] => lutrama70.PORTAADDR
wraddress[0] => lutrama71.PORTAADDR
wraddress[0] => lutrama72.PORTAADDR
wraddress[0] => lutrama73.PORTAADDR
wraddress[0] => lutrama74.PORTAADDR
wraddress[0] => lutrama75.PORTAADDR
wraddress[0] => lutrama76.PORTAADDR
wraddress[0] => lutrama77.PORTAADDR
wraddress[0] => lutrama78.PORTAADDR
wraddress[0] => lutrama79.PORTAADDR
wraddress[0] => lutrama80.PORTAADDR
wraddress[0] => lutrama81.PORTAADDR
wraddress[0] => lutrama82.PORTAADDR
wraddress[0] => lutrama83.PORTAADDR
wraddress[0] => lutrama84.PORTAADDR
wraddress[0] => lutrama85.PORTAADDR
wraddress[0] => lutrama86.PORTAADDR
wraddress[0] => lutrama87.PORTAADDR
wraddress[0] => lutrama88.PORTAADDR
wraddress[0] => lutrama89.PORTAADDR
wraddress[0] => lutrama90.PORTAADDR
wraddress[0] => lutrama91.PORTAADDR
wraddress[0] => lutrama92.PORTAADDR
wraddress[0] => lutrama93.PORTAADDR
wraddress[0] => lutrama94.PORTAADDR
wraddress[0] => lutrama95.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[1] => lutrama32.PORTAADDR1
wraddress[1] => lutrama33.PORTAADDR1
wraddress[1] => lutrama34.PORTAADDR1
wraddress[1] => lutrama35.PORTAADDR1
wraddress[1] => lutrama36.PORTAADDR1
wraddress[1] => lutrama37.PORTAADDR1
wraddress[1] => lutrama38.PORTAADDR1
wraddress[1] => lutrama39.PORTAADDR1
wraddress[1] => lutrama40.PORTAADDR1
wraddress[1] => lutrama41.PORTAADDR1
wraddress[1] => lutrama42.PORTAADDR1
wraddress[1] => lutrama43.PORTAADDR1
wraddress[1] => lutrama44.PORTAADDR1
wraddress[1] => lutrama45.PORTAADDR1
wraddress[1] => lutrama46.PORTAADDR1
wraddress[1] => lutrama47.PORTAADDR1
wraddress[1] => lutrama48.PORTAADDR1
wraddress[1] => lutrama49.PORTAADDR1
wraddress[1] => lutrama50.PORTAADDR1
wraddress[1] => lutrama51.PORTAADDR1
wraddress[1] => lutrama52.PORTAADDR1
wraddress[1] => lutrama53.PORTAADDR1
wraddress[1] => lutrama54.PORTAADDR1
wraddress[1] => lutrama55.PORTAADDR1
wraddress[1] => lutrama56.PORTAADDR1
wraddress[1] => lutrama57.PORTAADDR1
wraddress[1] => lutrama58.PORTAADDR1
wraddress[1] => lutrama59.PORTAADDR1
wraddress[1] => lutrama60.PORTAADDR1
wraddress[1] => lutrama61.PORTAADDR1
wraddress[1] => lutrama62.PORTAADDR1
wraddress[1] => lutrama63.PORTAADDR1
wraddress[1] => lutrama64.PORTAADDR1
wraddress[1] => lutrama65.PORTAADDR1
wraddress[1] => lutrama66.PORTAADDR1
wraddress[1] => lutrama67.PORTAADDR1
wraddress[1] => lutrama68.PORTAADDR1
wraddress[1] => lutrama69.PORTAADDR1
wraddress[1] => lutrama70.PORTAADDR1
wraddress[1] => lutrama71.PORTAADDR1
wraddress[1] => lutrama72.PORTAADDR1
wraddress[1] => lutrama73.PORTAADDR1
wraddress[1] => lutrama74.PORTAADDR1
wraddress[1] => lutrama75.PORTAADDR1
wraddress[1] => lutrama76.PORTAADDR1
wraddress[1] => lutrama77.PORTAADDR1
wraddress[1] => lutrama78.PORTAADDR1
wraddress[1] => lutrama79.PORTAADDR1
wraddress[1] => lutrama80.PORTAADDR1
wraddress[1] => lutrama81.PORTAADDR1
wraddress[1] => lutrama82.PORTAADDR1
wraddress[1] => lutrama83.PORTAADDR1
wraddress[1] => lutrama84.PORTAADDR1
wraddress[1] => lutrama85.PORTAADDR1
wraddress[1] => lutrama86.PORTAADDR1
wraddress[1] => lutrama87.PORTAADDR1
wraddress[1] => lutrama88.PORTAADDR1
wraddress[1] => lutrama89.PORTAADDR1
wraddress[1] => lutrama90.PORTAADDR1
wraddress[1] => lutrama91.PORTAADDR1
wraddress[1] => lutrama92.PORTAADDR1
wraddress[1] => lutrama93.PORTAADDR1
wraddress[1] => lutrama94.PORTAADDR1
wraddress[1] => lutrama95.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[2] => lutrama32.PORTAADDR2
wraddress[2] => lutrama33.PORTAADDR2
wraddress[2] => lutrama34.PORTAADDR2
wraddress[2] => lutrama35.PORTAADDR2
wraddress[2] => lutrama36.PORTAADDR2
wraddress[2] => lutrama37.PORTAADDR2
wraddress[2] => lutrama38.PORTAADDR2
wraddress[2] => lutrama39.PORTAADDR2
wraddress[2] => lutrama40.PORTAADDR2
wraddress[2] => lutrama41.PORTAADDR2
wraddress[2] => lutrama42.PORTAADDR2
wraddress[2] => lutrama43.PORTAADDR2
wraddress[2] => lutrama44.PORTAADDR2
wraddress[2] => lutrama45.PORTAADDR2
wraddress[2] => lutrama46.PORTAADDR2
wraddress[2] => lutrama47.PORTAADDR2
wraddress[2] => lutrama48.PORTAADDR2
wraddress[2] => lutrama49.PORTAADDR2
wraddress[2] => lutrama50.PORTAADDR2
wraddress[2] => lutrama51.PORTAADDR2
wraddress[2] => lutrama52.PORTAADDR2
wraddress[2] => lutrama53.PORTAADDR2
wraddress[2] => lutrama54.PORTAADDR2
wraddress[2] => lutrama55.PORTAADDR2
wraddress[2] => lutrama56.PORTAADDR2
wraddress[2] => lutrama57.PORTAADDR2
wraddress[2] => lutrama58.PORTAADDR2
wraddress[2] => lutrama59.PORTAADDR2
wraddress[2] => lutrama60.PORTAADDR2
wraddress[2] => lutrama61.PORTAADDR2
wraddress[2] => lutrama62.PORTAADDR2
wraddress[2] => lutrama63.PORTAADDR2
wraddress[2] => lutrama64.PORTAADDR2
wraddress[2] => lutrama65.PORTAADDR2
wraddress[2] => lutrama66.PORTAADDR2
wraddress[2] => lutrama67.PORTAADDR2
wraddress[2] => lutrama68.PORTAADDR2
wraddress[2] => lutrama69.PORTAADDR2
wraddress[2] => lutrama70.PORTAADDR2
wraddress[2] => lutrama71.PORTAADDR2
wraddress[2] => lutrama72.PORTAADDR2
wraddress[2] => lutrama73.PORTAADDR2
wraddress[2] => lutrama74.PORTAADDR2
wraddress[2] => lutrama75.PORTAADDR2
wraddress[2] => lutrama76.PORTAADDR2
wraddress[2] => lutrama77.PORTAADDR2
wraddress[2] => lutrama78.PORTAADDR2
wraddress[2] => lutrama79.PORTAADDR2
wraddress[2] => lutrama80.PORTAADDR2
wraddress[2] => lutrama81.PORTAADDR2
wraddress[2] => lutrama82.PORTAADDR2
wraddress[2] => lutrama83.PORTAADDR2
wraddress[2] => lutrama84.PORTAADDR2
wraddress[2] => lutrama85.PORTAADDR2
wraddress[2] => lutrama86.PORTAADDR2
wraddress[2] => lutrama87.PORTAADDR2
wraddress[2] => lutrama88.PORTAADDR2
wraddress[2] => lutrama89.PORTAADDR2
wraddress[2] => lutrama90.PORTAADDR2
wraddress[2] => lutrama91.PORTAADDR2
wraddress[2] => lutrama92.PORTAADDR2
wraddress[2] => lutrama93.PORTAADDR2
wraddress[2] => lutrama94.PORTAADDR2
wraddress[2] => lutrama95.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[3] => lutrama32.PORTAADDR3
wraddress[3] => lutrama33.PORTAADDR3
wraddress[3] => lutrama34.PORTAADDR3
wraddress[3] => lutrama35.PORTAADDR3
wraddress[3] => lutrama36.PORTAADDR3
wraddress[3] => lutrama37.PORTAADDR3
wraddress[3] => lutrama38.PORTAADDR3
wraddress[3] => lutrama39.PORTAADDR3
wraddress[3] => lutrama40.PORTAADDR3
wraddress[3] => lutrama41.PORTAADDR3
wraddress[3] => lutrama42.PORTAADDR3
wraddress[3] => lutrama43.PORTAADDR3
wraddress[3] => lutrama44.PORTAADDR3
wraddress[3] => lutrama45.PORTAADDR3
wraddress[3] => lutrama46.PORTAADDR3
wraddress[3] => lutrama47.PORTAADDR3
wraddress[3] => lutrama48.PORTAADDR3
wraddress[3] => lutrama49.PORTAADDR3
wraddress[3] => lutrama50.PORTAADDR3
wraddress[3] => lutrama51.PORTAADDR3
wraddress[3] => lutrama52.PORTAADDR3
wraddress[3] => lutrama53.PORTAADDR3
wraddress[3] => lutrama54.PORTAADDR3
wraddress[3] => lutrama55.PORTAADDR3
wraddress[3] => lutrama56.PORTAADDR3
wraddress[3] => lutrama57.PORTAADDR3
wraddress[3] => lutrama58.PORTAADDR3
wraddress[3] => lutrama59.PORTAADDR3
wraddress[3] => lutrama60.PORTAADDR3
wraddress[3] => lutrama61.PORTAADDR3
wraddress[3] => lutrama62.PORTAADDR3
wraddress[3] => lutrama63.PORTAADDR3
wraddress[3] => lutrama64.PORTAADDR3
wraddress[3] => lutrama65.PORTAADDR3
wraddress[3] => lutrama66.PORTAADDR3
wraddress[3] => lutrama67.PORTAADDR3
wraddress[3] => lutrama68.PORTAADDR3
wraddress[3] => lutrama69.PORTAADDR3
wraddress[3] => lutrama70.PORTAADDR3
wraddress[3] => lutrama71.PORTAADDR3
wraddress[3] => lutrama72.PORTAADDR3
wraddress[3] => lutrama73.PORTAADDR3
wraddress[3] => lutrama74.PORTAADDR3
wraddress[3] => lutrama75.PORTAADDR3
wraddress[3] => lutrama76.PORTAADDR3
wraddress[3] => lutrama77.PORTAADDR3
wraddress[3] => lutrama78.PORTAADDR3
wraddress[3] => lutrama79.PORTAADDR3
wraddress[3] => lutrama80.PORTAADDR3
wraddress[3] => lutrama81.PORTAADDR3
wraddress[3] => lutrama82.PORTAADDR3
wraddress[3] => lutrama83.PORTAADDR3
wraddress[3] => lutrama84.PORTAADDR3
wraddress[3] => lutrama85.PORTAADDR3
wraddress[3] => lutrama86.PORTAADDR3
wraddress[3] => lutrama87.PORTAADDR3
wraddress[3] => lutrama88.PORTAADDR3
wraddress[3] => lutrama89.PORTAADDR3
wraddress[3] => lutrama90.PORTAADDR3
wraddress[3] => lutrama91.PORTAADDR3
wraddress[3] => lutrama92.PORTAADDR3
wraddress[3] => lutrama93.PORTAADDR3
wraddress[3] => lutrama94.PORTAADDR3
wraddress[3] => lutrama95.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wraddress[4] => lutrama32.PORTAADDR4
wraddress[4] => lutrama33.PORTAADDR4
wraddress[4] => lutrama34.PORTAADDR4
wraddress[4] => lutrama35.PORTAADDR4
wraddress[4] => lutrama36.PORTAADDR4
wraddress[4] => lutrama37.PORTAADDR4
wraddress[4] => lutrama38.PORTAADDR4
wraddress[4] => lutrama39.PORTAADDR4
wraddress[4] => lutrama40.PORTAADDR4
wraddress[4] => lutrama41.PORTAADDR4
wraddress[4] => lutrama42.PORTAADDR4
wraddress[4] => lutrama43.PORTAADDR4
wraddress[4] => lutrama44.PORTAADDR4
wraddress[4] => lutrama45.PORTAADDR4
wraddress[4] => lutrama46.PORTAADDR4
wraddress[4] => lutrama47.PORTAADDR4
wraddress[4] => lutrama48.PORTAADDR4
wraddress[4] => lutrama49.PORTAADDR4
wraddress[4] => lutrama50.PORTAADDR4
wraddress[4] => lutrama51.PORTAADDR4
wraddress[4] => lutrama52.PORTAADDR4
wraddress[4] => lutrama53.PORTAADDR4
wraddress[4] => lutrama54.PORTAADDR4
wraddress[4] => lutrama55.PORTAADDR4
wraddress[4] => lutrama56.PORTAADDR4
wraddress[4] => lutrama57.PORTAADDR4
wraddress[4] => lutrama58.PORTAADDR4
wraddress[4] => lutrama59.PORTAADDR4
wraddress[4] => lutrama60.PORTAADDR4
wraddress[4] => lutrama61.PORTAADDR4
wraddress[4] => lutrama62.PORTAADDR4
wraddress[4] => lutrama63.PORTAADDR4
wraddress[4] => lutrama64.PORTAADDR4
wraddress[4] => lutrama65.PORTAADDR4
wraddress[4] => lutrama66.PORTAADDR4
wraddress[4] => lutrama67.PORTAADDR4
wraddress[4] => lutrama68.PORTAADDR4
wraddress[4] => lutrama69.PORTAADDR4
wraddress[4] => lutrama70.PORTAADDR4
wraddress[4] => lutrama71.PORTAADDR4
wraddress[4] => lutrama72.PORTAADDR4
wraddress[4] => lutrama73.PORTAADDR4
wraddress[4] => lutrama74.PORTAADDR4
wraddress[4] => lutrama75.PORTAADDR4
wraddress[4] => lutrama76.PORTAADDR4
wraddress[4] => lutrama77.PORTAADDR4
wraddress[4] => lutrama78.PORTAADDR4
wraddress[4] => lutrama79.PORTAADDR4
wraddress[4] => lutrama80.PORTAADDR4
wraddress[4] => lutrama81.PORTAADDR4
wraddress[4] => lutrama82.PORTAADDR4
wraddress[4] => lutrama83.PORTAADDR4
wraddress[4] => lutrama84.PORTAADDR4
wraddress[4] => lutrama85.PORTAADDR4
wraddress[4] => lutrama86.PORTAADDR4
wraddress[4] => lutrama87.PORTAADDR4
wraddress[4] => lutrama88.PORTAADDR4
wraddress[4] => lutrama89.PORTAADDR4
wraddress[4] => lutrama90.PORTAADDR4
wraddress[4] => lutrama91.PORTAADDR4
wraddress[4] => lutrama92.PORTAADDR4
wraddress[4] => lutrama93.PORTAADDR4
wraddress[4] => lutrama94.PORTAADDR4
wraddress[4] => lutrama95.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0
wren => lutrama32.ENA0
wren => lutrama33.ENA0
wren => lutrama34.ENA0
wren => lutrama35.ENA0
wren => lutrama36.ENA0
wren => lutrama37.ENA0
wren => lutrama38.ENA0
wren => lutrama39.ENA0
wren => lutrama40.ENA0
wren => lutrama41.ENA0
wren => lutrama42.ENA0
wren => lutrama43.ENA0
wren => lutrama44.ENA0
wren => lutrama45.ENA0
wren => lutrama46.ENA0
wren => lutrama47.ENA0
wren => lutrama48.ENA0
wren => lutrama49.ENA0
wren => lutrama50.ENA0
wren => lutrama51.ENA0
wren => lutrama52.ENA0
wren => lutrama53.ENA0
wren => lutrama54.ENA0
wren => lutrama55.ENA0
wren => lutrama56.ENA0
wren => lutrama57.ENA0
wren => lutrama58.ENA0
wren => lutrama59.ENA0
wren => lutrama60.ENA0
wren => lutrama61.ENA0
wren => lutrama62.ENA0
wren => lutrama63.ENA0
wren => lutrama64.ENA0
wren => lutrama65.ENA0
wren => lutrama66.ENA0
wren => lutrama67.ENA0
wren => lutrama68.ENA0
wren => lutrama69.ENA0
wren => lutrama70.ENA0
wren => lutrama71.ENA0
wren => lutrama72.ENA0
wren => lutrama73.ENA0
wren => lutrama74.ENA0
wren => lutrama75.ENA0
wren => lutrama76.ENA0
wren => lutrama77.ENA0
wren => lutrama78.ENA0
wren => lutrama79.ENA0
wren => lutrama80.ENA0
wren => lutrama81.ENA0
wren => lutrama82.ENA0
wren => lutrama83.ENA0
wren => lutrama84.ENA0
wren => lutrama85.ENA0
wren => lutrama86.ENA0
wren => lutrama87.ENA0
wren => lutrama88.ENA0
wren => lutrama89.ENA0
wren => lutrama90.ENA0
wren => lutrama91.ENA0
wren => lutrama92.ENA0
wren => lutrama93.ENA0
wren => lutrama94.ENA0
wren => lutrama95.ENA0


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector
out_full[0] <= acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector.full
out_throttle[0] <= acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector.throttle
in_dec_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector_dec_pipelined_thread_bitsignaltemp.IN1
in_decrement[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector_decrement_bitsignaltemp.IN1
in_inc_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector_inc_pipelined_thread_bitsignaltemp.IN1
in_increment[0] => i_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector_increment_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector
clock => clock.IN1
resetn => resetn.IN1
increment => IIschedcount.IN0
increment => threads_count.OUTPUTSELECT
increment => Add0.IN2
decrement => Add0.IN1
decrement2 => ~NO_FANOUT~
full <= full.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add2.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add2.IN1
throttle <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3
out_data_out[0] <= matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg.out_data_out
out_valid_out[0] <= matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg.out_valid_out
in_feedback_in_10[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_10[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_10[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2_sr_1:thebb_matvec_B2_sr_1_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_0:theloop_limiter_matvec0
in_i_stall[0] => limiter_i_stall_bitsignaltemp.IN1
in_i_stall_exit[0] => limiter_i_stall_exit_bitsignaltemp.IN1
in_i_valid[0] => limiter_i_valid_bitsignaltemp.IN1
in_i_valid_exit[0] => limiter_i_valid_exit_bitsignaltemp.IN1
out_o_stall[0] <= acl_loop_limiter:thelimiter.o_stall
out_o_valid[0] <= acl_loop_limiter:thelimiter.o_valid
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_0:theloop_limiter_matvec0|acl_loop_limiter:thelimiter
clock => clock.IN1
resetn => resetn.IN1
i_valid[0] => inc_bin[0].IN0
i_valid[0] => o_valid.IN1
i_valid[0] => LessThan2.IN1
i_stall[0] => o_stall.IN1
i_stall[0] => inc_bin[0].IN1
i_valid_exit[0] => dec_bin[0].IN0
i_stall_exit[0] => dec_bin[0].IN1
o_valid[0] <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_0:theloop_limiter_matvec0|acl_loop_limiter:thelimiter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_i_llvm_fpga_pipeline_keep_going13_1_sr:thei_llvm_fpga_pipeline_keep_going13_matvec1_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start
in_feedback_in_1[0] => in_feedback_in_1[0].IN1
out_feedback_stall_out_1[0] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_feedback_stall_out_1
in_feedback_valid_in_1[0] => in_feedback_valid_in_1[0].IN1
in_iord_bl_call_matvec_i_fifodata[0] => in_iord_bl_call_matvec_i_fifodata[0].IN1
in_iord_bl_call_matvec_i_fifodata[1] => in_iord_bl_call_matvec_i_fifodata[1].IN1
in_iord_bl_call_matvec_i_fifodata[2] => in_iord_bl_call_matvec_i_fifodata[2].IN1
in_iord_bl_call_matvec_i_fifodata[3] => in_iord_bl_call_matvec_i_fifodata[3].IN1
in_iord_bl_call_matvec_i_fifodata[4] => in_iord_bl_call_matvec_i_fifodata[4].IN1
in_iord_bl_call_matvec_i_fifodata[5] => in_iord_bl_call_matvec_i_fifodata[5].IN1
in_iord_bl_call_matvec_i_fifodata[6] => in_iord_bl_call_matvec_i_fifodata[6].IN1
in_iord_bl_call_matvec_i_fifodata[7] => in_iord_bl_call_matvec_i_fifodata[7].IN1
in_iord_bl_call_matvec_i_fifodata[8] => in_iord_bl_call_matvec_i_fifodata[8].IN1
in_iord_bl_call_matvec_i_fifodata[9] => in_iord_bl_call_matvec_i_fifodata[9].IN1
in_iord_bl_call_matvec_i_fifodata[10] => in_iord_bl_call_matvec_i_fifodata[10].IN1
in_iord_bl_call_matvec_i_fifodata[11] => in_iord_bl_call_matvec_i_fifodata[11].IN1
in_iord_bl_call_matvec_i_fifodata[12] => in_iord_bl_call_matvec_i_fifodata[12].IN1
in_iord_bl_call_matvec_i_fifodata[13] => in_iord_bl_call_matvec_i_fifodata[13].IN1
in_iord_bl_call_matvec_i_fifodata[14] => in_iord_bl_call_matvec_i_fifodata[14].IN1
in_iord_bl_call_matvec_i_fifodata[15] => in_iord_bl_call_matvec_i_fifodata[15].IN1
in_iord_bl_call_matvec_i_fifodata[16] => in_iord_bl_call_matvec_i_fifodata[16].IN1
in_iord_bl_call_matvec_i_fifodata[17] => in_iord_bl_call_matvec_i_fifodata[17].IN1
in_iord_bl_call_matvec_i_fifodata[18] => in_iord_bl_call_matvec_i_fifodata[18].IN1
in_iord_bl_call_matvec_i_fifodata[19] => in_iord_bl_call_matvec_i_fifodata[19].IN1
in_iord_bl_call_matvec_i_fifodata[20] => in_iord_bl_call_matvec_i_fifodata[20].IN1
in_iord_bl_call_matvec_i_fifodata[21] => in_iord_bl_call_matvec_i_fifodata[21].IN1
in_iord_bl_call_matvec_i_fifodata[22] => in_iord_bl_call_matvec_i_fifodata[22].IN1
in_iord_bl_call_matvec_i_fifodata[23] => in_iord_bl_call_matvec_i_fifodata[23].IN1
in_iord_bl_call_matvec_i_fifodata[24] => in_iord_bl_call_matvec_i_fifodata[24].IN1
in_iord_bl_call_matvec_i_fifodata[25] => in_iord_bl_call_matvec_i_fifodata[25].IN1
in_iord_bl_call_matvec_i_fifodata[26] => in_iord_bl_call_matvec_i_fifodata[26].IN1
in_iord_bl_call_matvec_i_fifodata[27] => in_iord_bl_call_matvec_i_fifodata[27].IN1
in_iord_bl_call_matvec_i_fifodata[28] => in_iord_bl_call_matvec_i_fifodata[28].IN1
in_iord_bl_call_matvec_i_fifodata[29] => in_iord_bl_call_matvec_i_fifodata[29].IN1
in_iord_bl_call_matvec_i_fifodata[30] => in_iord_bl_call_matvec_i_fifodata[30].IN1
in_iord_bl_call_matvec_i_fifodata[31] => in_iord_bl_call_matvec_i_fifodata[31].IN1
in_iord_bl_call_matvec_i_fifodata[32] => in_iord_bl_call_matvec_i_fifodata[32].IN1
in_iord_bl_call_matvec_i_fifodata[33] => in_iord_bl_call_matvec_i_fifodata[33].IN1
in_iord_bl_call_matvec_i_fifodata[34] => in_iord_bl_call_matvec_i_fifodata[34].IN1
in_iord_bl_call_matvec_i_fifodata[35] => in_iord_bl_call_matvec_i_fifodata[35].IN1
in_iord_bl_call_matvec_i_fifodata[36] => in_iord_bl_call_matvec_i_fifodata[36].IN1
in_iord_bl_call_matvec_i_fifodata[37] => in_iord_bl_call_matvec_i_fifodata[37].IN1
in_iord_bl_call_matvec_i_fifodata[38] => in_iord_bl_call_matvec_i_fifodata[38].IN1
in_iord_bl_call_matvec_i_fifodata[39] => in_iord_bl_call_matvec_i_fifodata[39].IN1
in_iord_bl_call_matvec_i_fifodata[40] => in_iord_bl_call_matvec_i_fifodata[40].IN1
in_iord_bl_call_matvec_i_fifodata[41] => in_iord_bl_call_matvec_i_fifodata[41].IN1
in_iord_bl_call_matvec_i_fifodata[42] => in_iord_bl_call_matvec_i_fifodata[42].IN1
in_iord_bl_call_matvec_i_fifodata[43] => in_iord_bl_call_matvec_i_fifodata[43].IN1
in_iord_bl_call_matvec_i_fifodata[44] => in_iord_bl_call_matvec_i_fifodata[44].IN1
in_iord_bl_call_matvec_i_fifodata[45] => in_iord_bl_call_matvec_i_fifodata[45].IN1
in_iord_bl_call_matvec_i_fifodata[46] => in_iord_bl_call_matvec_i_fifodata[46].IN1
in_iord_bl_call_matvec_i_fifodata[47] => in_iord_bl_call_matvec_i_fifodata[47].IN1
in_iord_bl_call_matvec_i_fifodata[48] => in_iord_bl_call_matvec_i_fifodata[48].IN1
in_iord_bl_call_matvec_i_fifodata[49] => in_iord_bl_call_matvec_i_fifodata[49].IN1
in_iord_bl_call_matvec_i_fifodata[50] => in_iord_bl_call_matvec_i_fifodata[50].IN1
in_iord_bl_call_matvec_i_fifodata[51] => in_iord_bl_call_matvec_i_fifodata[51].IN1
in_iord_bl_call_matvec_i_fifodata[52] => in_iord_bl_call_matvec_i_fifodata[52].IN1
in_iord_bl_call_matvec_i_fifodata[53] => in_iord_bl_call_matvec_i_fifodata[53].IN1
in_iord_bl_call_matvec_i_fifodata[54] => in_iord_bl_call_matvec_i_fifodata[54].IN1
in_iord_bl_call_matvec_i_fifodata[55] => in_iord_bl_call_matvec_i_fifodata[55].IN1
in_iord_bl_call_matvec_i_fifodata[56] => in_iord_bl_call_matvec_i_fifodata[56].IN1
in_iord_bl_call_matvec_i_fifodata[57] => in_iord_bl_call_matvec_i_fifodata[57].IN1
in_iord_bl_call_matvec_i_fifodata[58] => in_iord_bl_call_matvec_i_fifodata[58].IN1
in_iord_bl_call_matvec_i_fifodata[59] => in_iord_bl_call_matvec_i_fifodata[59].IN1
in_iord_bl_call_matvec_i_fifodata[60] => in_iord_bl_call_matvec_i_fifodata[60].IN1
in_iord_bl_call_matvec_i_fifodata[61] => in_iord_bl_call_matvec_i_fifodata[61].IN1
in_iord_bl_call_matvec_i_fifodata[62] => in_iord_bl_call_matvec_i_fifodata[62].IN1
in_iord_bl_call_matvec_i_fifodata[63] => in_iord_bl_call_matvec_i_fifodata[63].IN1
in_iord_bl_call_matvec_i_fifodata[64] => in_iord_bl_call_matvec_i_fifodata[64].IN1
in_iord_bl_call_matvec_i_fifodata[65] => in_iord_bl_call_matvec_i_fifodata[65].IN1
in_iord_bl_call_matvec_i_fifodata[66] => in_iord_bl_call_matvec_i_fifodata[66].IN1
in_iord_bl_call_matvec_i_fifodata[67] => in_iord_bl_call_matvec_i_fifodata[67].IN1
in_iord_bl_call_matvec_i_fifodata[68] => in_iord_bl_call_matvec_i_fifodata[68].IN1
in_iord_bl_call_matvec_i_fifodata[69] => in_iord_bl_call_matvec_i_fifodata[69].IN1
in_iord_bl_call_matvec_i_fifodata[70] => in_iord_bl_call_matvec_i_fifodata[70].IN1
in_iord_bl_call_matvec_i_fifodata[71] => in_iord_bl_call_matvec_i_fifodata[71].IN1
in_iord_bl_call_matvec_i_fifodata[72] => in_iord_bl_call_matvec_i_fifodata[72].IN1
in_iord_bl_call_matvec_i_fifodata[73] => in_iord_bl_call_matvec_i_fifodata[73].IN1
in_iord_bl_call_matvec_i_fifodata[74] => in_iord_bl_call_matvec_i_fifodata[74].IN1
in_iord_bl_call_matvec_i_fifodata[75] => in_iord_bl_call_matvec_i_fifodata[75].IN1
in_iord_bl_call_matvec_i_fifodata[76] => in_iord_bl_call_matvec_i_fifodata[76].IN1
in_iord_bl_call_matvec_i_fifodata[77] => in_iord_bl_call_matvec_i_fifodata[77].IN1
in_iord_bl_call_matvec_i_fifodata[78] => in_iord_bl_call_matvec_i_fifodata[78].IN1
in_iord_bl_call_matvec_i_fifodata[79] => in_iord_bl_call_matvec_i_fifodata[79].IN1
in_iord_bl_call_matvec_i_fifodata[80] => in_iord_bl_call_matvec_i_fifodata[80].IN1
in_iord_bl_call_matvec_i_fifodata[81] => in_iord_bl_call_matvec_i_fifodata[81].IN1
in_iord_bl_call_matvec_i_fifodata[82] => in_iord_bl_call_matvec_i_fifodata[82].IN1
in_iord_bl_call_matvec_i_fifodata[83] => in_iord_bl_call_matvec_i_fifodata[83].IN1
in_iord_bl_call_matvec_i_fifodata[84] => in_iord_bl_call_matvec_i_fifodata[84].IN1
in_iord_bl_call_matvec_i_fifodata[85] => in_iord_bl_call_matvec_i_fifodata[85].IN1
in_iord_bl_call_matvec_i_fifodata[86] => in_iord_bl_call_matvec_i_fifodata[86].IN1
in_iord_bl_call_matvec_i_fifodata[87] => in_iord_bl_call_matvec_i_fifodata[87].IN1
in_iord_bl_call_matvec_i_fifodata[88] => in_iord_bl_call_matvec_i_fifodata[88].IN1
in_iord_bl_call_matvec_i_fifodata[89] => in_iord_bl_call_matvec_i_fifodata[89].IN1
in_iord_bl_call_matvec_i_fifodata[90] => in_iord_bl_call_matvec_i_fifodata[90].IN1
in_iord_bl_call_matvec_i_fifodata[91] => in_iord_bl_call_matvec_i_fifodata[91].IN1
in_iord_bl_call_matvec_i_fifodata[92] => in_iord_bl_call_matvec_i_fifodata[92].IN1
in_iord_bl_call_matvec_i_fifodata[93] => in_iord_bl_call_matvec_i_fifodata[93].IN1
in_iord_bl_call_matvec_i_fifodata[94] => in_iord_bl_call_matvec_i_fifodata[94].IN1
in_iord_bl_call_matvec_i_fifodata[95] => in_iord_bl_call_matvec_i_fifodata[95].IN1
in_iord_bl_call_matvec_i_fifodata[96] => in_iord_bl_call_matvec_i_fifodata[96].IN1
in_iord_bl_call_matvec_i_fifodata[97] => in_iord_bl_call_matvec_i_fifodata[97].IN1
in_iord_bl_call_matvec_i_fifodata[98] => in_iord_bl_call_matvec_i_fifodata[98].IN1
in_iord_bl_call_matvec_i_fifodata[99] => in_iord_bl_call_matvec_i_fifodata[99].IN1
in_iord_bl_call_matvec_i_fifodata[100] => in_iord_bl_call_matvec_i_fifodata[100].IN1
in_iord_bl_call_matvec_i_fifodata[101] => in_iord_bl_call_matvec_i_fifodata[101].IN1
in_iord_bl_call_matvec_i_fifodata[102] => in_iord_bl_call_matvec_i_fifodata[102].IN1
in_iord_bl_call_matvec_i_fifodata[103] => in_iord_bl_call_matvec_i_fifodata[103].IN1
in_iord_bl_call_matvec_i_fifodata[104] => in_iord_bl_call_matvec_i_fifodata[104].IN1
in_iord_bl_call_matvec_i_fifodata[105] => in_iord_bl_call_matvec_i_fifodata[105].IN1
in_iord_bl_call_matvec_i_fifodata[106] => in_iord_bl_call_matvec_i_fifodata[106].IN1
in_iord_bl_call_matvec_i_fifodata[107] => in_iord_bl_call_matvec_i_fifodata[107].IN1
in_iord_bl_call_matvec_i_fifodata[108] => in_iord_bl_call_matvec_i_fifodata[108].IN1
in_iord_bl_call_matvec_i_fifodata[109] => in_iord_bl_call_matvec_i_fifodata[109].IN1
in_iord_bl_call_matvec_i_fifodata[110] => in_iord_bl_call_matvec_i_fifodata[110].IN1
in_iord_bl_call_matvec_i_fifodata[111] => in_iord_bl_call_matvec_i_fifodata[111].IN1
in_iord_bl_call_matvec_i_fifodata[112] => in_iord_bl_call_matvec_i_fifodata[112].IN1
in_iord_bl_call_matvec_i_fifodata[113] => in_iord_bl_call_matvec_i_fifodata[113].IN1
in_iord_bl_call_matvec_i_fifodata[114] => in_iord_bl_call_matvec_i_fifodata[114].IN1
in_iord_bl_call_matvec_i_fifodata[115] => in_iord_bl_call_matvec_i_fifodata[115].IN1
in_iord_bl_call_matvec_i_fifodata[116] => in_iord_bl_call_matvec_i_fifodata[116].IN1
in_iord_bl_call_matvec_i_fifodata[117] => in_iord_bl_call_matvec_i_fifodata[117].IN1
in_iord_bl_call_matvec_i_fifodata[118] => in_iord_bl_call_matvec_i_fifodata[118].IN1
in_iord_bl_call_matvec_i_fifodata[119] => in_iord_bl_call_matvec_i_fifodata[119].IN1
in_iord_bl_call_matvec_i_fifodata[120] => in_iord_bl_call_matvec_i_fifodata[120].IN1
in_iord_bl_call_matvec_i_fifodata[121] => in_iord_bl_call_matvec_i_fifodata[121].IN1
in_iord_bl_call_matvec_i_fifodata[122] => in_iord_bl_call_matvec_i_fifodata[122].IN1
in_iord_bl_call_matvec_i_fifodata[123] => in_iord_bl_call_matvec_i_fifodata[123].IN1
in_iord_bl_call_matvec_i_fifodata[124] => in_iord_bl_call_matvec_i_fifodata[124].IN1
in_iord_bl_call_matvec_i_fifodata[125] => in_iord_bl_call_matvec_i_fifodata[125].IN1
in_iord_bl_call_matvec_i_fifodata[126] => in_iord_bl_call_matvec_i_fifodata[126].IN1
in_iord_bl_call_matvec_i_fifodata[127] => in_iord_bl_call_matvec_i_fifodata[127].IN1
in_iord_bl_call_matvec_i_fifodata[128] => in_iord_bl_call_matvec_i_fifodata[128].IN1
in_iord_bl_call_matvec_i_fifodata[129] => in_iord_bl_call_matvec_i_fifodata[129].IN1
in_iord_bl_call_matvec_i_fifodata[130] => in_iord_bl_call_matvec_i_fifodata[130].IN1
in_iord_bl_call_matvec_i_fifodata[131] => in_iord_bl_call_matvec_i_fifodata[131].IN1
in_iord_bl_call_matvec_i_fifodata[132] => in_iord_bl_call_matvec_i_fifodata[132].IN1
in_iord_bl_call_matvec_i_fifodata[133] => in_iord_bl_call_matvec_i_fifodata[133].IN1
in_iord_bl_call_matvec_i_fifodata[134] => in_iord_bl_call_matvec_i_fifodata[134].IN1
in_iord_bl_call_matvec_i_fifodata[135] => in_iord_bl_call_matvec_i_fifodata[135].IN1
in_iord_bl_call_matvec_i_fifodata[136] => in_iord_bl_call_matvec_i_fifodata[136].IN1
in_iord_bl_call_matvec_i_fifodata[137] => in_iord_bl_call_matvec_i_fifodata[137].IN1
in_iord_bl_call_matvec_i_fifodata[138] => in_iord_bl_call_matvec_i_fifodata[138].IN1
in_iord_bl_call_matvec_i_fifodata[139] => in_iord_bl_call_matvec_i_fifodata[139].IN1
in_iord_bl_call_matvec_i_fifodata[140] => in_iord_bl_call_matvec_i_fifodata[140].IN1
in_iord_bl_call_matvec_i_fifodata[141] => in_iord_bl_call_matvec_i_fifodata[141].IN1
in_iord_bl_call_matvec_i_fifodata[142] => in_iord_bl_call_matvec_i_fifodata[142].IN1
in_iord_bl_call_matvec_i_fifodata[143] => in_iord_bl_call_matvec_i_fifodata[143].IN1
in_iord_bl_call_matvec_i_fifodata[144] => in_iord_bl_call_matvec_i_fifodata[144].IN1
in_iord_bl_call_matvec_i_fifodata[145] => in_iord_bl_call_matvec_i_fifodata[145].IN1
in_iord_bl_call_matvec_i_fifodata[146] => in_iord_bl_call_matvec_i_fifodata[146].IN1
in_iord_bl_call_matvec_i_fifodata[147] => in_iord_bl_call_matvec_i_fifodata[147].IN1
in_iord_bl_call_matvec_i_fifodata[148] => in_iord_bl_call_matvec_i_fifodata[148].IN1
in_iord_bl_call_matvec_i_fifodata[149] => in_iord_bl_call_matvec_i_fifodata[149].IN1
in_iord_bl_call_matvec_i_fifodata[150] => in_iord_bl_call_matvec_i_fifodata[150].IN1
in_iord_bl_call_matvec_i_fifodata[151] => in_iord_bl_call_matvec_i_fifodata[151].IN1
in_iord_bl_call_matvec_i_fifodata[152] => in_iord_bl_call_matvec_i_fifodata[152].IN1
in_iord_bl_call_matvec_i_fifodata[153] => in_iord_bl_call_matvec_i_fifodata[153].IN1
in_iord_bl_call_matvec_i_fifodata[154] => in_iord_bl_call_matvec_i_fifodata[154].IN1
in_iord_bl_call_matvec_i_fifodata[155] => in_iord_bl_call_matvec_i_fifodata[155].IN1
in_iord_bl_call_matvec_i_fifodata[156] => in_iord_bl_call_matvec_i_fifodata[156].IN1
in_iord_bl_call_matvec_i_fifodata[157] => in_iord_bl_call_matvec_i_fifodata[157].IN1
in_iord_bl_call_matvec_i_fifodata[158] => in_iord_bl_call_matvec_i_fifodata[158].IN1
in_iord_bl_call_matvec_i_fifodata[159] => in_iord_bl_call_matvec_i_fifodata[159].IN1
in_iord_bl_call_matvec_i_fifodata[160] => in_iord_bl_call_matvec_i_fifodata[160].IN1
in_iord_bl_call_matvec_i_fifodata[161] => in_iord_bl_call_matvec_i_fifodata[161].IN1
in_iord_bl_call_matvec_i_fifodata[162] => in_iord_bl_call_matvec_i_fifodata[162].IN1
in_iord_bl_call_matvec_i_fifodata[163] => in_iord_bl_call_matvec_i_fifodata[163].IN1
in_iord_bl_call_matvec_i_fifodata[164] => in_iord_bl_call_matvec_i_fifodata[164].IN1
in_iord_bl_call_matvec_i_fifodata[165] => in_iord_bl_call_matvec_i_fifodata[165].IN1
in_iord_bl_call_matvec_i_fifodata[166] => in_iord_bl_call_matvec_i_fifodata[166].IN1
in_iord_bl_call_matvec_i_fifodata[167] => in_iord_bl_call_matvec_i_fifodata[167].IN1
in_iord_bl_call_matvec_i_fifodata[168] => in_iord_bl_call_matvec_i_fifodata[168].IN1
in_iord_bl_call_matvec_i_fifodata[169] => in_iord_bl_call_matvec_i_fifodata[169].IN1
in_iord_bl_call_matvec_i_fifodata[170] => in_iord_bl_call_matvec_i_fifodata[170].IN1
in_iord_bl_call_matvec_i_fifodata[171] => in_iord_bl_call_matvec_i_fifodata[171].IN1
in_iord_bl_call_matvec_i_fifodata[172] => in_iord_bl_call_matvec_i_fifodata[172].IN1
in_iord_bl_call_matvec_i_fifodata[173] => in_iord_bl_call_matvec_i_fifodata[173].IN1
in_iord_bl_call_matvec_i_fifodata[174] => in_iord_bl_call_matvec_i_fifodata[174].IN1
in_iord_bl_call_matvec_i_fifodata[175] => in_iord_bl_call_matvec_i_fifodata[175].IN1
in_iord_bl_call_matvec_i_fifodata[176] => in_iord_bl_call_matvec_i_fifodata[176].IN1
in_iord_bl_call_matvec_i_fifodata[177] => in_iord_bl_call_matvec_i_fifodata[177].IN1
in_iord_bl_call_matvec_i_fifodata[178] => in_iord_bl_call_matvec_i_fifodata[178].IN1
in_iord_bl_call_matvec_i_fifodata[179] => in_iord_bl_call_matvec_i_fifodata[179].IN1
in_iord_bl_call_matvec_i_fifodata[180] => in_iord_bl_call_matvec_i_fifodata[180].IN1
in_iord_bl_call_matvec_i_fifodata[181] => in_iord_bl_call_matvec_i_fifodata[181].IN1
in_iord_bl_call_matvec_i_fifodata[182] => in_iord_bl_call_matvec_i_fifodata[182].IN1
in_iord_bl_call_matvec_i_fifodata[183] => in_iord_bl_call_matvec_i_fifodata[183].IN1
in_iord_bl_call_matvec_i_fifodata[184] => in_iord_bl_call_matvec_i_fifodata[184].IN1
in_iord_bl_call_matvec_i_fifodata[185] => in_iord_bl_call_matvec_i_fifodata[185].IN1
in_iord_bl_call_matvec_i_fifodata[186] => in_iord_bl_call_matvec_i_fifodata[186].IN1
in_iord_bl_call_matvec_i_fifodata[187] => in_iord_bl_call_matvec_i_fifodata[187].IN1
in_iord_bl_call_matvec_i_fifodata[188] => in_iord_bl_call_matvec_i_fifodata[188].IN1
in_iord_bl_call_matvec_i_fifodata[189] => in_iord_bl_call_matvec_i_fifodata[189].IN1
in_iord_bl_call_matvec_i_fifodata[190] => in_iord_bl_call_matvec_i_fifodata[190].IN1
in_iord_bl_call_matvec_i_fifodata[191] => in_iord_bl_call_matvec_i_fifodata[191].IN1
in_iord_bl_call_matvec_i_fifovalid[0] => in_iord_bl_call_matvec_i_fifovalid[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_stall_out
out_exiting_valid_out[0] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_valid_out
out_intel_reserved_ffwd_0_0[0] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[1] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[2] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[3] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[4] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[5] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[6] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[7] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[8] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[9] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[10] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[11] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[12] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[13] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[14] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[15] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[16] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[17] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[18] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[19] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[20] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[21] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[22] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[23] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[24] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[25] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[26] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[27] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[28] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[29] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[30] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[31] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[32] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[33] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[34] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[35] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[36] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[37] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[38] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[39] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[40] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[41] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[42] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[43] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[44] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[45] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[46] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[47] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[48] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[49] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[50] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[51] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[52] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[53] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[54] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[55] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[56] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[57] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[58] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[59] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[60] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[61] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[62] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[63] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_1_0[0] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[1] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[2] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[3] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[4] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[5] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[6] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[7] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[8] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[9] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[10] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[11] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[12] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[13] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[14] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[15] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[16] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[17] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[18] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[19] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[20] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[21] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[22] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[23] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[24] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[25] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[26] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[27] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[28] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[29] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[30] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[31] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[32] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[33] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[34] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[35] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[36] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[37] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[38] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[39] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[40] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[41] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[42] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[43] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[44] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[45] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[46] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[47] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[48] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[49] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[50] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[51] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[52] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[53] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[54] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[55] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[56] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[57] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[58] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[59] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[60] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[61] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[62] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[63] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_2_0[0] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[1] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[2] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[3] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[4] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[5] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[6] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[7] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[8] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[9] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[10] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[11] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[12] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[13] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[14] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[15] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[16] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[17] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[18] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[19] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[20] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[21] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[22] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[23] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[24] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[25] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[26] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[27] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[28] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[29] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[30] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[31] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[32] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[33] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[34] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[35] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[36] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[37] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[38] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[39] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[40] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[41] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[42] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[43] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[44] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[45] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[46] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[47] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[48] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[49] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[50] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[51] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[52] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[53] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[54] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[55] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[56] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[57] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[58] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[59] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[60] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[61] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[62] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[63] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_iord_bl_call_matvec_o_fifoalmost_full[0] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_iord_bl_call_matvec_o_fifoalmost_full
out_iord_bl_call_matvec_o_fifoready[0] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_iord_bl_call_matvec_o_fifoready
out_stall_out_0[0] <= matvec_B1_start_merge:thematvec_B1_start_merge.out_stall_out_0
out_stall_out_1[0] <= matvec_B1_start_merge:thematvec_B1_start_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= matvec_B1_start_branch:thematvec_B1_start_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_B1_start_merge:thematvec_B1_start_merge
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_1[0] => valid_or_q.IN1
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_B1_start_branch:thematvec_B1_start_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region
out_iord_bl_call_matvec_o_fifoready[0] <= matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x.out_iord_bl_call_matvec_o_fifoready
out_iord_bl_call_matvec_o_fifoalmost_full[0] <= matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x.out_iord_bl_call_matvec_o_fifoalmost_full
out_intel_reserved_ffwd_1_0[0] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[1] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[2] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[3] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[4] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[5] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[6] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[7] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[8] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[9] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[10] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[11] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[12] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[13] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[14] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[15] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[16] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[17] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[18] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[19] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[20] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[21] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[22] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[23] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[24] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[25] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[26] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[27] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[28] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[29] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[30] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[31] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[32] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[33] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[34] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[35] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[36] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[37] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[38] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[39] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[40] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[41] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[42] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[43] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[44] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[45] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[46] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[47] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[48] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[49] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[50] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[51] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[52] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[53] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[54] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[55] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[56] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[57] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[58] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[59] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[60] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[61] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[62] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[63] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8.out_intel_reserved_ffwd_1_0
out_valid_out[0] <= SE_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9_wireValid.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_2_0[0] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[1] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[2] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[3] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[4] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[5] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[6] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[7] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[8] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[9] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[10] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[11] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[12] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[13] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[14] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[15] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[16] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[17] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[18] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[19] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[20] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[21] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[22] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[23] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[24] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[25] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[26] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[27] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[28] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[29] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[30] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[31] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[32] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[33] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[34] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[35] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[36] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[37] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[38] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[39] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[40] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[41] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[42] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[43] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[44] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[45] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[46] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[47] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[48] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[49] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[50] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[51] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[52] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[53] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[54] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[55] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[56] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[57] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[58] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[59] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[60] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[61] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[62] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[63] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7.out_intel_reserved_ffwd_2_0
in_iord_bl_call_matvec_i_fifodata[0] => in_iord_bl_call_matvec_i_fifodata[0].IN1
in_iord_bl_call_matvec_i_fifodata[1] => in_iord_bl_call_matvec_i_fifodata[1].IN1
in_iord_bl_call_matvec_i_fifodata[2] => in_iord_bl_call_matvec_i_fifodata[2].IN1
in_iord_bl_call_matvec_i_fifodata[3] => in_iord_bl_call_matvec_i_fifodata[3].IN1
in_iord_bl_call_matvec_i_fifodata[4] => in_iord_bl_call_matvec_i_fifodata[4].IN1
in_iord_bl_call_matvec_i_fifodata[5] => in_iord_bl_call_matvec_i_fifodata[5].IN1
in_iord_bl_call_matvec_i_fifodata[6] => in_iord_bl_call_matvec_i_fifodata[6].IN1
in_iord_bl_call_matvec_i_fifodata[7] => in_iord_bl_call_matvec_i_fifodata[7].IN1
in_iord_bl_call_matvec_i_fifodata[8] => in_iord_bl_call_matvec_i_fifodata[8].IN1
in_iord_bl_call_matvec_i_fifodata[9] => in_iord_bl_call_matvec_i_fifodata[9].IN1
in_iord_bl_call_matvec_i_fifodata[10] => in_iord_bl_call_matvec_i_fifodata[10].IN1
in_iord_bl_call_matvec_i_fifodata[11] => in_iord_bl_call_matvec_i_fifodata[11].IN1
in_iord_bl_call_matvec_i_fifodata[12] => in_iord_bl_call_matvec_i_fifodata[12].IN1
in_iord_bl_call_matvec_i_fifodata[13] => in_iord_bl_call_matvec_i_fifodata[13].IN1
in_iord_bl_call_matvec_i_fifodata[14] => in_iord_bl_call_matvec_i_fifodata[14].IN1
in_iord_bl_call_matvec_i_fifodata[15] => in_iord_bl_call_matvec_i_fifodata[15].IN1
in_iord_bl_call_matvec_i_fifodata[16] => in_iord_bl_call_matvec_i_fifodata[16].IN1
in_iord_bl_call_matvec_i_fifodata[17] => in_iord_bl_call_matvec_i_fifodata[17].IN1
in_iord_bl_call_matvec_i_fifodata[18] => in_iord_bl_call_matvec_i_fifodata[18].IN1
in_iord_bl_call_matvec_i_fifodata[19] => in_iord_bl_call_matvec_i_fifodata[19].IN1
in_iord_bl_call_matvec_i_fifodata[20] => in_iord_bl_call_matvec_i_fifodata[20].IN1
in_iord_bl_call_matvec_i_fifodata[21] => in_iord_bl_call_matvec_i_fifodata[21].IN1
in_iord_bl_call_matvec_i_fifodata[22] => in_iord_bl_call_matvec_i_fifodata[22].IN1
in_iord_bl_call_matvec_i_fifodata[23] => in_iord_bl_call_matvec_i_fifodata[23].IN1
in_iord_bl_call_matvec_i_fifodata[24] => in_iord_bl_call_matvec_i_fifodata[24].IN1
in_iord_bl_call_matvec_i_fifodata[25] => in_iord_bl_call_matvec_i_fifodata[25].IN1
in_iord_bl_call_matvec_i_fifodata[26] => in_iord_bl_call_matvec_i_fifodata[26].IN1
in_iord_bl_call_matvec_i_fifodata[27] => in_iord_bl_call_matvec_i_fifodata[27].IN1
in_iord_bl_call_matvec_i_fifodata[28] => in_iord_bl_call_matvec_i_fifodata[28].IN1
in_iord_bl_call_matvec_i_fifodata[29] => in_iord_bl_call_matvec_i_fifodata[29].IN1
in_iord_bl_call_matvec_i_fifodata[30] => in_iord_bl_call_matvec_i_fifodata[30].IN1
in_iord_bl_call_matvec_i_fifodata[31] => in_iord_bl_call_matvec_i_fifodata[31].IN1
in_iord_bl_call_matvec_i_fifodata[32] => in_iord_bl_call_matvec_i_fifodata[32].IN1
in_iord_bl_call_matvec_i_fifodata[33] => in_iord_bl_call_matvec_i_fifodata[33].IN1
in_iord_bl_call_matvec_i_fifodata[34] => in_iord_bl_call_matvec_i_fifodata[34].IN1
in_iord_bl_call_matvec_i_fifodata[35] => in_iord_bl_call_matvec_i_fifodata[35].IN1
in_iord_bl_call_matvec_i_fifodata[36] => in_iord_bl_call_matvec_i_fifodata[36].IN1
in_iord_bl_call_matvec_i_fifodata[37] => in_iord_bl_call_matvec_i_fifodata[37].IN1
in_iord_bl_call_matvec_i_fifodata[38] => in_iord_bl_call_matvec_i_fifodata[38].IN1
in_iord_bl_call_matvec_i_fifodata[39] => in_iord_bl_call_matvec_i_fifodata[39].IN1
in_iord_bl_call_matvec_i_fifodata[40] => in_iord_bl_call_matvec_i_fifodata[40].IN1
in_iord_bl_call_matvec_i_fifodata[41] => in_iord_bl_call_matvec_i_fifodata[41].IN1
in_iord_bl_call_matvec_i_fifodata[42] => in_iord_bl_call_matvec_i_fifodata[42].IN1
in_iord_bl_call_matvec_i_fifodata[43] => in_iord_bl_call_matvec_i_fifodata[43].IN1
in_iord_bl_call_matvec_i_fifodata[44] => in_iord_bl_call_matvec_i_fifodata[44].IN1
in_iord_bl_call_matvec_i_fifodata[45] => in_iord_bl_call_matvec_i_fifodata[45].IN1
in_iord_bl_call_matvec_i_fifodata[46] => in_iord_bl_call_matvec_i_fifodata[46].IN1
in_iord_bl_call_matvec_i_fifodata[47] => in_iord_bl_call_matvec_i_fifodata[47].IN1
in_iord_bl_call_matvec_i_fifodata[48] => in_iord_bl_call_matvec_i_fifodata[48].IN1
in_iord_bl_call_matvec_i_fifodata[49] => in_iord_bl_call_matvec_i_fifodata[49].IN1
in_iord_bl_call_matvec_i_fifodata[50] => in_iord_bl_call_matvec_i_fifodata[50].IN1
in_iord_bl_call_matvec_i_fifodata[51] => in_iord_bl_call_matvec_i_fifodata[51].IN1
in_iord_bl_call_matvec_i_fifodata[52] => in_iord_bl_call_matvec_i_fifodata[52].IN1
in_iord_bl_call_matvec_i_fifodata[53] => in_iord_bl_call_matvec_i_fifodata[53].IN1
in_iord_bl_call_matvec_i_fifodata[54] => in_iord_bl_call_matvec_i_fifodata[54].IN1
in_iord_bl_call_matvec_i_fifodata[55] => in_iord_bl_call_matvec_i_fifodata[55].IN1
in_iord_bl_call_matvec_i_fifodata[56] => in_iord_bl_call_matvec_i_fifodata[56].IN1
in_iord_bl_call_matvec_i_fifodata[57] => in_iord_bl_call_matvec_i_fifodata[57].IN1
in_iord_bl_call_matvec_i_fifodata[58] => in_iord_bl_call_matvec_i_fifodata[58].IN1
in_iord_bl_call_matvec_i_fifodata[59] => in_iord_bl_call_matvec_i_fifodata[59].IN1
in_iord_bl_call_matvec_i_fifodata[60] => in_iord_bl_call_matvec_i_fifodata[60].IN1
in_iord_bl_call_matvec_i_fifodata[61] => in_iord_bl_call_matvec_i_fifodata[61].IN1
in_iord_bl_call_matvec_i_fifodata[62] => in_iord_bl_call_matvec_i_fifodata[62].IN1
in_iord_bl_call_matvec_i_fifodata[63] => in_iord_bl_call_matvec_i_fifodata[63].IN1
in_iord_bl_call_matvec_i_fifodata[64] => in_iord_bl_call_matvec_i_fifodata[64].IN1
in_iord_bl_call_matvec_i_fifodata[65] => in_iord_bl_call_matvec_i_fifodata[65].IN1
in_iord_bl_call_matvec_i_fifodata[66] => in_iord_bl_call_matvec_i_fifodata[66].IN1
in_iord_bl_call_matvec_i_fifodata[67] => in_iord_bl_call_matvec_i_fifodata[67].IN1
in_iord_bl_call_matvec_i_fifodata[68] => in_iord_bl_call_matvec_i_fifodata[68].IN1
in_iord_bl_call_matvec_i_fifodata[69] => in_iord_bl_call_matvec_i_fifodata[69].IN1
in_iord_bl_call_matvec_i_fifodata[70] => in_iord_bl_call_matvec_i_fifodata[70].IN1
in_iord_bl_call_matvec_i_fifodata[71] => in_iord_bl_call_matvec_i_fifodata[71].IN1
in_iord_bl_call_matvec_i_fifodata[72] => in_iord_bl_call_matvec_i_fifodata[72].IN1
in_iord_bl_call_matvec_i_fifodata[73] => in_iord_bl_call_matvec_i_fifodata[73].IN1
in_iord_bl_call_matvec_i_fifodata[74] => in_iord_bl_call_matvec_i_fifodata[74].IN1
in_iord_bl_call_matvec_i_fifodata[75] => in_iord_bl_call_matvec_i_fifodata[75].IN1
in_iord_bl_call_matvec_i_fifodata[76] => in_iord_bl_call_matvec_i_fifodata[76].IN1
in_iord_bl_call_matvec_i_fifodata[77] => in_iord_bl_call_matvec_i_fifodata[77].IN1
in_iord_bl_call_matvec_i_fifodata[78] => in_iord_bl_call_matvec_i_fifodata[78].IN1
in_iord_bl_call_matvec_i_fifodata[79] => in_iord_bl_call_matvec_i_fifodata[79].IN1
in_iord_bl_call_matvec_i_fifodata[80] => in_iord_bl_call_matvec_i_fifodata[80].IN1
in_iord_bl_call_matvec_i_fifodata[81] => in_iord_bl_call_matvec_i_fifodata[81].IN1
in_iord_bl_call_matvec_i_fifodata[82] => in_iord_bl_call_matvec_i_fifodata[82].IN1
in_iord_bl_call_matvec_i_fifodata[83] => in_iord_bl_call_matvec_i_fifodata[83].IN1
in_iord_bl_call_matvec_i_fifodata[84] => in_iord_bl_call_matvec_i_fifodata[84].IN1
in_iord_bl_call_matvec_i_fifodata[85] => in_iord_bl_call_matvec_i_fifodata[85].IN1
in_iord_bl_call_matvec_i_fifodata[86] => in_iord_bl_call_matvec_i_fifodata[86].IN1
in_iord_bl_call_matvec_i_fifodata[87] => in_iord_bl_call_matvec_i_fifodata[87].IN1
in_iord_bl_call_matvec_i_fifodata[88] => in_iord_bl_call_matvec_i_fifodata[88].IN1
in_iord_bl_call_matvec_i_fifodata[89] => in_iord_bl_call_matvec_i_fifodata[89].IN1
in_iord_bl_call_matvec_i_fifodata[90] => in_iord_bl_call_matvec_i_fifodata[90].IN1
in_iord_bl_call_matvec_i_fifodata[91] => in_iord_bl_call_matvec_i_fifodata[91].IN1
in_iord_bl_call_matvec_i_fifodata[92] => in_iord_bl_call_matvec_i_fifodata[92].IN1
in_iord_bl_call_matvec_i_fifodata[93] => in_iord_bl_call_matvec_i_fifodata[93].IN1
in_iord_bl_call_matvec_i_fifodata[94] => in_iord_bl_call_matvec_i_fifodata[94].IN1
in_iord_bl_call_matvec_i_fifodata[95] => in_iord_bl_call_matvec_i_fifodata[95].IN1
in_iord_bl_call_matvec_i_fifodata[96] => in_iord_bl_call_matvec_i_fifodata[96].IN1
in_iord_bl_call_matvec_i_fifodata[97] => in_iord_bl_call_matvec_i_fifodata[97].IN1
in_iord_bl_call_matvec_i_fifodata[98] => in_iord_bl_call_matvec_i_fifodata[98].IN1
in_iord_bl_call_matvec_i_fifodata[99] => in_iord_bl_call_matvec_i_fifodata[99].IN1
in_iord_bl_call_matvec_i_fifodata[100] => in_iord_bl_call_matvec_i_fifodata[100].IN1
in_iord_bl_call_matvec_i_fifodata[101] => in_iord_bl_call_matvec_i_fifodata[101].IN1
in_iord_bl_call_matvec_i_fifodata[102] => in_iord_bl_call_matvec_i_fifodata[102].IN1
in_iord_bl_call_matvec_i_fifodata[103] => in_iord_bl_call_matvec_i_fifodata[103].IN1
in_iord_bl_call_matvec_i_fifodata[104] => in_iord_bl_call_matvec_i_fifodata[104].IN1
in_iord_bl_call_matvec_i_fifodata[105] => in_iord_bl_call_matvec_i_fifodata[105].IN1
in_iord_bl_call_matvec_i_fifodata[106] => in_iord_bl_call_matvec_i_fifodata[106].IN1
in_iord_bl_call_matvec_i_fifodata[107] => in_iord_bl_call_matvec_i_fifodata[107].IN1
in_iord_bl_call_matvec_i_fifodata[108] => in_iord_bl_call_matvec_i_fifodata[108].IN1
in_iord_bl_call_matvec_i_fifodata[109] => in_iord_bl_call_matvec_i_fifodata[109].IN1
in_iord_bl_call_matvec_i_fifodata[110] => in_iord_bl_call_matvec_i_fifodata[110].IN1
in_iord_bl_call_matvec_i_fifodata[111] => in_iord_bl_call_matvec_i_fifodata[111].IN1
in_iord_bl_call_matvec_i_fifodata[112] => in_iord_bl_call_matvec_i_fifodata[112].IN1
in_iord_bl_call_matvec_i_fifodata[113] => in_iord_bl_call_matvec_i_fifodata[113].IN1
in_iord_bl_call_matvec_i_fifodata[114] => in_iord_bl_call_matvec_i_fifodata[114].IN1
in_iord_bl_call_matvec_i_fifodata[115] => in_iord_bl_call_matvec_i_fifodata[115].IN1
in_iord_bl_call_matvec_i_fifodata[116] => in_iord_bl_call_matvec_i_fifodata[116].IN1
in_iord_bl_call_matvec_i_fifodata[117] => in_iord_bl_call_matvec_i_fifodata[117].IN1
in_iord_bl_call_matvec_i_fifodata[118] => in_iord_bl_call_matvec_i_fifodata[118].IN1
in_iord_bl_call_matvec_i_fifodata[119] => in_iord_bl_call_matvec_i_fifodata[119].IN1
in_iord_bl_call_matvec_i_fifodata[120] => in_iord_bl_call_matvec_i_fifodata[120].IN1
in_iord_bl_call_matvec_i_fifodata[121] => in_iord_bl_call_matvec_i_fifodata[121].IN1
in_iord_bl_call_matvec_i_fifodata[122] => in_iord_bl_call_matvec_i_fifodata[122].IN1
in_iord_bl_call_matvec_i_fifodata[123] => in_iord_bl_call_matvec_i_fifodata[123].IN1
in_iord_bl_call_matvec_i_fifodata[124] => in_iord_bl_call_matvec_i_fifodata[124].IN1
in_iord_bl_call_matvec_i_fifodata[125] => in_iord_bl_call_matvec_i_fifodata[125].IN1
in_iord_bl_call_matvec_i_fifodata[126] => in_iord_bl_call_matvec_i_fifodata[126].IN1
in_iord_bl_call_matvec_i_fifodata[127] => in_iord_bl_call_matvec_i_fifodata[127].IN1
in_iord_bl_call_matvec_i_fifodata[128] => in_iord_bl_call_matvec_i_fifodata[128].IN1
in_iord_bl_call_matvec_i_fifodata[129] => in_iord_bl_call_matvec_i_fifodata[129].IN1
in_iord_bl_call_matvec_i_fifodata[130] => in_iord_bl_call_matvec_i_fifodata[130].IN1
in_iord_bl_call_matvec_i_fifodata[131] => in_iord_bl_call_matvec_i_fifodata[131].IN1
in_iord_bl_call_matvec_i_fifodata[132] => in_iord_bl_call_matvec_i_fifodata[132].IN1
in_iord_bl_call_matvec_i_fifodata[133] => in_iord_bl_call_matvec_i_fifodata[133].IN1
in_iord_bl_call_matvec_i_fifodata[134] => in_iord_bl_call_matvec_i_fifodata[134].IN1
in_iord_bl_call_matvec_i_fifodata[135] => in_iord_bl_call_matvec_i_fifodata[135].IN1
in_iord_bl_call_matvec_i_fifodata[136] => in_iord_bl_call_matvec_i_fifodata[136].IN1
in_iord_bl_call_matvec_i_fifodata[137] => in_iord_bl_call_matvec_i_fifodata[137].IN1
in_iord_bl_call_matvec_i_fifodata[138] => in_iord_bl_call_matvec_i_fifodata[138].IN1
in_iord_bl_call_matvec_i_fifodata[139] => in_iord_bl_call_matvec_i_fifodata[139].IN1
in_iord_bl_call_matvec_i_fifodata[140] => in_iord_bl_call_matvec_i_fifodata[140].IN1
in_iord_bl_call_matvec_i_fifodata[141] => in_iord_bl_call_matvec_i_fifodata[141].IN1
in_iord_bl_call_matvec_i_fifodata[142] => in_iord_bl_call_matvec_i_fifodata[142].IN1
in_iord_bl_call_matvec_i_fifodata[143] => in_iord_bl_call_matvec_i_fifodata[143].IN1
in_iord_bl_call_matvec_i_fifodata[144] => in_iord_bl_call_matvec_i_fifodata[144].IN1
in_iord_bl_call_matvec_i_fifodata[145] => in_iord_bl_call_matvec_i_fifodata[145].IN1
in_iord_bl_call_matvec_i_fifodata[146] => in_iord_bl_call_matvec_i_fifodata[146].IN1
in_iord_bl_call_matvec_i_fifodata[147] => in_iord_bl_call_matvec_i_fifodata[147].IN1
in_iord_bl_call_matvec_i_fifodata[148] => in_iord_bl_call_matvec_i_fifodata[148].IN1
in_iord_bl_call_matvec_i_fifodata[149] => in_iord_bl_call_matvec_i_fifodata[149].IN1
in_iord_bl_call_matvec_i_fifodata[150] => in_iord_bl_call_matvec_i_fifodata[150].IN1
in_iord_bl_call_matvec_i_fifodata[151] => in_iord_bl_call_matvec_i_fifodata[151].IN1
in_iord_bl_call_matvec_i_fifodata[152] => in_iord_bl_call_matvec_i_fifodata[152].IN1
in_iord_bl_call_matvec_i_fifodata[153] => in_iord_bl_call_matvec_i_fifodata[153].IN1
in_iord_bl_call_matvec_i_fifodata[154] => in_iord_bl_call_matvec_i_fifodata[154].IN1
in_iord_bl_call_matvec_i_fifodata[155] => in_iord_bl_call_matvec_i_fifodata[155].IN1
in_iord_bl_call_matvec_i_fifodata[156] => in_iord_bl_call_matvec_i_fifodata[156].IN1
in_iord_bl_call_matvec_i_fifodata[157] => in_iord_bl_call_matvec_i_fifodata[157].IN1
in_iord_bl_call_matvec_i_fifodata[158] => in_iord_bl_call_matvec_i_fifodata[158].IN1
in_iord_bl_call_matvec_i_fifodata[159] => in_iord_bl_call_matvec_i_fifodata[159].IN1
in_iord_bl_call_matvec_i_fifodata[160] => in_iord_bl_call_matvec_i_fifodata[160].IN1
in_iord_bl_call_matvec_i_fifodata[161] => in_iord_bl_call_matvec_i_fifodata[161].IN1
in_iord_bl_call_matvec_i_fifodata[162] => in_iord_bl_call_matvec_i_fifodata[162].IN1
in_iord_bl_call_matvec_i_fifodata[163] => in_iord_bl_call_matvec_i_fifodata[163].IN1
in_iord_bl_call_matvec_i_fifodata[164] => in_iord_bl_call_matvec_i_fifodata[164].IN1
in_iord_bl_call_matvec_i_fifodata[165] => in_iord_bl_call_matvec_i_fifodata[165].IN1
in_iord_bl_call_matvec_i_fifodata[166] => in_iord_bl_call_matvec_i_fifodata[166].IN1
in_iord_bl_call_matvec_i_fifodata[167] => in_iord_bl_call_matvec_i_fifodata[167].IN1
in_iord_bl_call_matvec_i_fifodata[168] => in_iord_bl_call_matvec_i_fifodata[168].IN1
in_iord_bl_call_matvec_i_fifodata[169] => in_iord_bl_call_matvec_i_fifodata[169].IN1
in_iord_bl_call_matvec_i_fifodata[170] => in_iord_bl_call_matvec_i_fifodata[170].IN1
in_iord_bl_call_matvec_i_fifodata[171] => in_iord_bl_call_matvec_i_fifodata[171].IN1
in_iord_bl_call_matvec_i_fifodata[172] => in_iord_bl_call_matvec_i_fifodata[172].IN1
in_iord_bl_call_matvec_i_fifodata[173] => in_iord_bl_call_matvec_i_fifodata[173].IN1
in_iord_bl_call_matvec_i_fifodata[174] => in_iord_bl_call_matvec_i_fifodata[174].IN1
in_iord_bl_call_matvec_i_fifodata[175] => in_iord_bl_call_matvec_i_fifodata[175].IN1
in_iord_bl_call_matvec_i_fifodata[176] => in_iord_bl_call_matvec_i_fifodata[176].IN1
in_iord_bl_call_matvec_i_fifodata[177] => in_iord_bl_call_matvec_i_fifodata[177].IN1
in_iord_bl_call_matvec_i_fifodata[178] => in_iord_bl_call_matvec_i_fifodata[178].IN1
in_iord_bl_call_matvec_i_fifodata[179] => in_iord_bl_call_matvec_i_fifodata[179].IN1
in_iord_bl_call_matvec_i_fifodata[180] => in_iord_bl_call_matvec_i_fifodata[180].IN1
in_iord_bl_call_matvec_i_fifodata[181] => in_iord_bl_call_matvec_i_fifodata[181].IN1
in_iord_bl_call_matvec_i_fifodata[182] => in_iord_bl_call_matvec_i_fifodata[182].IN1
in_iord_bl_call_matvec_i_fifodata[183] => in_iord_bl_call_matvec_i_fifodata[183].IN1
in_iord_bl_call_matvec_i_fifodata[184] => in_iord_bl_call_matvec_i_fifodata[184].IN1
in_iord_bl_call_matvec_i_fifodata[185] => in_iord_bl_call_matvec_i_fifodata[185].IN1
in_iord_bl_call_matvec_i_fifodata[186] => in_iord_bl_call_matvec_i_fifodata[186].IN1
in_iord_bl_call_matvec_i_fifodata[187] => in_iord_bl_call_matvec_i_fifodata[187].IN1
in_iord_bl_call_matvec_i_fifodata[188] => in_iord_bl_call_matvec_i_fifodata[188].IN1
in_iord_bl_call_matvec_i_fifodata[189] => in_iord_bl_call_matvec_i_fifodata[189].IN1
in_iord_bl_call_matvec_i_fifodata[190] => in_iord_bl_call_matvec_i_fifodata[190].IN1
in_iord_bl_call_matvec_i_fifodata[191] => in_iord_bl_call_matvec_i_fifodata[191].IN1
in_iord_bl_call_matvec_i_fifovalid[0] => in_iord_bl_call_matvec_i_fifovalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_valid_out[0] <= matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_stall_out[0] <= matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_stall_out
in_feedback_in_1[0] => in_feedback_in_1[0].IN1
out_feedback_stall_out_1[0] <= matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1.out_feedback_stall_out_1
in_feedback_valid_in_1[0] => in_feedback_valid_in_1[0].IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x.out_pipeline_valid_out
out_intel_reserved_ffwd_0_0[0] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[1] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[2] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[3] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[4] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[5] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[6] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[7] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[8] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[9] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[10] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[11] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[12] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[13] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[14] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[15] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[16] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[17] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[18] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[19] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[20] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[21] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[22] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[23] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[24] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[25] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[26] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[27] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[28] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[29] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[30] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[31] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[32] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[33] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[34] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[35] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[36] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[37] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[38] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[39] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[40] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[41] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[42] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[43] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[44] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[45] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[46] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[47] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[48] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[49] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[50] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[51] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[52] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[53] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[54] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[55] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[56] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[57] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[58] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[59] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[60] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[61] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[62] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_0_0[63] <= matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9.out_intel_reserved_ffwd_0_0
in_stall_in[0] => SE_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN7
resetn => resetn.IN7


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_B1_start_merge_reg:thematvec_B1_start_merge_reg
out_data_out[0] <= matvec_B1_start_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= matvec_B1_start_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => matvec_B1_start_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_matvec_B1_start_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= matvec_B1_start_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => matvec_B1_start_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => matvec_B1_start_merge_reg_valid_reg_q[0].DATAIN
clock => matvec_B1_start_merge_reg_data_reg_q[0].CLK
clock => matvec_B1_start_merge_reg_valid_reg_q[0].CLK
resetn => matvec_B1_start_merge_reg_data_reg_q[0].ACLR
resetn => matvec_B1_start_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x
out_c0_exit_0_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x.out_data_out_0_tpl
out_c0_exit_1_tpl[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x.out_data_out_1_tpl
out_o_valid[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x.out_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_valid_out[0] <= matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_valid_out
in_i_valid[0] => input_accepted_and_q.IN1
in_unnamed_matvec0_0_tpl[0] => ~NO_FANOUT~
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_stall_out[0] <= matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x.out_stall_entry
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x
out_c0_exi1_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1_1_tpl[0] <= matvec_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_matvec2.out_data_out
out_o_valid[0] <= in_i_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_matvec1[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_valid_out[0] <= matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_matvec1_exiting_stall_out[0] <= matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1.out_pipeline_valid_out
in_enable[0] => dupName_0_enable_stall_connector_x_not_enable_q[0].IN2
in_i_valid[0] => in_i_valid[0].IN2
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going13_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going13_matvec1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going13_matvec1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going13_matvec1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going13_matvec1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going13_matvec1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going13_matvec1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1.pipeline_valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_matvec2
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_matvec1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_matvec1.valid_out
in_feedback_stall_in_7[0] => i_llvm_fpga_push_i1_notexitcond14_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_7[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_matvec1.feedback_out
out_feedback_valid_out_7[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_matvec1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond14_matvec1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond14_matvec1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond14_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_matvec2|acl_push:thei_llvm_fpga_push_i1_notexitcond14_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_matvec2|acl_push:thei_llvm_fpga_push_i1_notexitcond14_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1.valid_out
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_valid_in_bitsignaltemp.IN1
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1.stall_entry
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1
out_data_out[0] <= matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg.out_data_out
out_valid_out[0] <= matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg.out_valid_out
in_feedback_in_1[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_1[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_1[0] <= acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg
out_data_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_0_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
out_intel_reserved_ffwd_0_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1_predicate_in_bitsignaltemp.IN1
in_src_data_in_0_0[0] => in_src_data_in_0_0[0].IN1
in_src_data_in_0_0[1] => in_src_data_in_0_0[1].IN1
in_src_data_in_0_0[2] => in_src_data_in_0_0[2].IN1
in_src_data_in_0_0[3] => in_src_data_in_0_0[3].IN1
in_src_data_in_0_0[4] => in_src_data_in_0_0[4].IN1
in_src_data_in_0_0[5] => in_src_data_in_0_0[5].IN1
in_src_data_in_0_0[6] => in_src_data_in_0_0[6].IN1
in_src_data_in_0_0[7] => in_src_data_in_0_0[7].IN1
in_src_data_in_0_0[8] => in_src_data_in_0_0[8].IN1
in_src_data_in_0_0[9] => in_src_data_in_0_0[9].IN1
in_src_data_in_0_0[10] => in_src_data_in_0_0[10].IN1
in_src_data_in_0_0[11] => in_src_data_in_0_0[11].IN1
in_src_data_in_0_0[12] => in_src_data_in_0_0[12].IN1
in_src_data_in_0_0[13] => in_src_data_in_0_0[13].IN1
in_src_data_in_0_0[14] => in_src_data_in_0_0[14].IN1
in_src_data_in_0_0[15] => in_src_data_in_0_0[15].IN1
in_src_data_in_0_0[16] => in_src_data_in_0_0[16].IN1
in_src_data_in_0_0[17] => in_src_data_in_0_0[17].IN1
in_src_data_in_0_0[18] => in_src_data_in_0_0[18].IN1
in_src_data_in_0_0[19] => in_src_data_in_0_0[19].IN1
in_src_data_in_0_0[20] => in_src_data_in_0_0[20].IN1
in_src_data_in_0_0[21] => in_src_data_in_0_0[21].IN1
in_src_data_in_0_0[22] => in_src_data_in_0_0[22].IN1
in_src_data_in_0_0[23] => in_src_data_in_0_0[23].IN1
in_src_data_in_0_0[24] => in_src_data_in_0_0[24].IN1
in_src_data_in_0_0[25] => in_src_data_in_0_0[25].IN1
in_src_data_in_0_0[26] => in_src_data_in_0_0[26].IN1
in_src_data_in_0_0[27] => in_src_data_in_0_0[27].IN1
in_src_data_in_0_0[28] => in_src_data_in_0_0[28].IN1
in_src_data_in_0_0[29] => in_src_data_in_0_0[29].IN1
in_src_data_in_0_0[30] => in_src_data_in_0_0[30].IN1
in_src_data_in_0_0[31] => in_src_data_in_0_0[31].IN1
in_src_data_in_0_0[32] => in_src_data_in_0_0[32].IN1
in_src_data_in_0_0[33] => in_src_data_in_0_0[33].IN1
in_src_data_in_0_0[34] => in_src_data_in_0_0[34].IN1
in_src_data_in_0_0[35] => in_src_data_in_0_0[35].IN1
in_src_data_in_0_0[36] => in_src_data_in_0_0[36].IN1
in_src_data_in_0_0[37] => in_src_data_in_0_0[37].IN1
in_src_data_in_0_0[38] => in_src_data_in_0_0[38].IN1
in_src_data_in_0_0[39] => in_src_data_in_0_0[39].IN1
in_src_data_in_0_0[40] => in_src_data_in_0_0[40].IN1
in_src_data_in_0_0[41] => in_src_data_in_0_0[41].IN1
in_src_data_in_0_0[42] => in_src_data_in_0_0[42].IN1
in_src_data_in_0_0[43] => in_src_data_in_0_0[43].IN1
in_src_data_in_0_0[44] => in_src_data_in_0_0[44].IN1
in_src_data_in_0_0[45] => in_src_data_in_0_0[45].IN1
in_src_data_in_0_0[46] => in_src_data_in_0_0[46].IN1
in_src_data_in_0_0[47] => in_src_data_in_0_0[47].IN1
in_src_data_in_0_0[48] => in_src_data_in_0_0[48].IN1
in_src_data_in_0_0[49] => in_src_data_in_0_0[49].IN1
in_src_data_in_0_0[50] => in_src_data_in_0_0[50].IN1
in_src_data_in_0_0[51] => in_src_data_in_0_0[51].IN1
in_src_data_in_0_0[52] => in_src_data_in_0_0[52].IN1
in_src_data_in_0_0[53] => in_src_data_in_0_0[53].IN1
in_src_data_in_0_0[54] => in_src_data_in_0_0[54].IN1
in_src_data_in_0_0[55] => in_src_data_in_0_0[55].IN1
in_src_data_in_0_0[56] => in_src_data_in_0_0[56].IN1
in_src_data_in_0_0[57] => in_src_data_in_0_0[57].IN1
in_src_data_in_0_0[58] => in_src_data_in_0_0[58].IN1
in_src_data_in_0_0[59] => in_src_data_in_0_0[59].IN1
in_src_data_in_0_0[60] => in_src_data_in_0_0[60].IN1
in_src_data_in_0_0[61] => in_src_data_in_0_0[61].IN1
in_src_data_in_0_0[62] => in_src_data_in_0_0[62].IN1
in_src_data_in_0_0[63] => in_src_data_in_0_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_1_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
out_intel_reserved_ffwd_1_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1_predicate_in_bitsignaltemp.IN1
in_src_data_in_1_0[0] => in_src_data_in_1_0[0].IN1
in_src_data_in_1_0[1] => in_src_data_in_1_0[1].IN1
in_src_data_in_1_0[2] => in_src_data_in_1_0[2].IN1
in_src_data_in_1_0[3] => in_src_data_in_1_0[3].IN1
in_src_data_in_1_0[4] => in_src_data_in_1_0[4].IN1
in_src_data_in_1_0[5] => in_src_data_in_1_0[5].IN1
in_src_data_in_1_0[6] => in_src_data_in_1_0[6].IN1
in_src_data_in_1_0[7] => in_src_data_in_1_0[7].IN1
in_src_data_in_1_0[8] => in_src_data_in_1_0[8].IN1
in_src_data_in_1_0[9] => in_src_data_in_1_0[9].IN1
in_src_data_in_1_0[10] => in_src_data_in_1_0[10].IN1
in_src_data_in_1_0[11] => in_src_data_in_1_0[11].IN1
in_src_data_in_1_0[12] => in_src_data_in_1_0[12].IN1
in_src_data_in_1_0[13] => in_src_data_in_1_0[13].IN1
in_src_data_in_1_0[14] => in_src_data_in_1_0[14].IN1
in_src_data_in_1_0[15] => in_src_data_in_1_0[15].IN1
in_src_data_in_1_0[16] => in_src_data_in_1_0[16].IN1
in_src_data_in_1_0[17] => in_src_data_in_1_0[17].IN1
in_src_data_in_1_0[18] => in_src_data_in_1_0[18].IN1
in_src_data_in_1_0[19] => in_src_data_in_1_0[19].IN1
in_src_data_in_1_0[20] => in_src_data_in_1_0[20].IN1
in_src_data_in_1_0[21] => in_src_data_in_1_0[21].IN1
in_src_data_in_1_0[22] => in_src_data_in_1_0[22].IN1
in_src_data_in_1_0[23] => in_src_data_in_1_0[23].IN1
in_src_data_in_1_0[24] => in_src_data_in_1_0[24].IN1
in_src_data_in_1_0[25] => in_src_data_in_1_0[25].IN1
in_src_data_in_1_0[26] => in_src_data_in_1_0[26].IN1
in_src_data_in_1_0[27] => in_src_data_in_1_0[27].IN1
in_src_data_in_1_0[28] => in_src_data_in_1_0[28].IN1
in_src_data_in_1_0[29] => in_src_data_in_1_0[29].IN1
in_src_data_in_1_0[30] => in_src_data_in_1_0[30].IN1
in_src_data_in_1_0[31] => in_src_data_in_1_0[31].IN1
in_src_data_in_1_0[32] => in_src_data_in_1_0[32].IN1
in_src_data_in_1_0[33] => in_src_data_in_1_0[33].IN1
in_src_data_in_1_0[34] => in_src_data_in_1_0[34].IN1
in_src_data_in_1_0[35] => in_src_data_in_1_0[35].IN1
in_src_data_in_1_0[36] => in_src_data_in_1_0[36].IN1
in_src_data_in_1_0[37] => in_src_data_in_1_0[37].IN1
in_src_data_in_1_0[38] => in_src_data_in_1_0[38].IN1
in_src_data_in_1_0[39] => in_src_data_in_1_0[39].IN1
in_src_data_in_1_0[40] => in_src_data_in_1_0[40].IN1
in_src_data_in_1_0[41] => in_src_data_in_1_0[41].IN1
in_src_data_in_1_0[42] => in_src_data_in_1_0[42].IN1
in_src_data_in_1_0[43] => in_src_data_in_1_0[43].IN1
in_src_data_in_1_0[44] => in_src_data_in_1_0[44].IN1
in_src_data_in_1_0[45] => in_src_data_in_1_0[45].IN1
in_src_data_in_1_0[46] => in_src_data_in_1_0[46].IN1
in_src_data_in_1_0[47] => in_src_data_in_1_0[47].IN1
in_src_data_in_1_0[48] => in_src_data_in_1_0[48].IN1
in_src_data_in_1_0[49] => in_src_data_in_1_0[49].IN1
in_src_data_in_1_0[50] => in_src_data_in_1_0[50].IN1
in_src_data_in_1_0[51] => in_src_data_in_1_0[51].IN1
in_src_data_in_1_0[52] => in_src_data_in_1_0[52].IN1
in_src_data_in_1_0[53] => in_src_data_in_1_0[53].IN1
in_src_data_in_1_0[54] => in_src_data_in_1_0[54].IN1
in_src_data_in_1_0[55] => in_src_data_in_1_0[55].IN1
in_src_data_in_1_0[56] => in_src_data_in_1_0[56].IN1
in_src_data_in_1_0[57] => in_src_data_in_1_0[57].IN1
in_src_data_in_1_0[58] => in_src_data_in_1_0[58].IN1
in_src_data_in_1_0[59] => in_src_data_in_1_0[59].IN1
in_src_data_in_1_0[60] => in_src_data_in_1_0[60].IN1
in_src_data_in_1_0[61] => in_src_data_in_1_0[61].IN1
in_src_data_in_1_0[62] => in_src_data_in_1_0[62].IN1
in_src_data_in_1_0[63] => in_src_data_in_1_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_out.DATAB
source_in[1] => source_out.DATAB
source_in[2] => source_out.DATAB
source_in[3] => source_out.DATAB
source_in[4] => source_out.DATAB
source_in[5] => source_out.DATAB
source_in[6] => source_out.DATAB
source_in[7] => source_out.DATAB
source_in[8] => source_out.DATAB
source_in[9] => source_out.DATAB
source_in[10] => source_out.DATAB
source_in[11] => source_out.DATAB
source_in[12] => source_out.DATAB
source_in[13] => source_out.DATAB
source_in[14] => source_out.DATAB
source_in[15] => source_out.DATAB
source_in[16] => source_out.DATAB
source_in[17] => source_out.DATAB
source_in[18] => source_out.DATAB
source_in[19] => source_out.DATAB
source_in[20] => source_out.DATAB
source_in[21] => source_out.DATAB
source_in[22] => source_out.DATAB
source_in[23] => source_out.DATAB
source_in[24] => source_out.DATAB
source_in[25] => source_out.DATAB
source_in[26] => source_out.DATAB
source_in[27] => source_out.DATAB
source_in[28] => source_out.DATAB
source_in[29] => source_out.DATAB
source_in[30] => source_out.DATAB
source_in[31] => source_out.DATAB
source_in[32] => source_out.DATAB
source_in[33] => source_out.DATAB
source_in[34] => source_out.DATAB
source_in[35] => source_out.DATAB
source_in[36] => source_out.DATAB
source_in[37] => source_out.DATAB
source_in[38] => source_out.DATAB
source_in[39] => source_out.DATAB
source_in[40] => source_out.DATAB
source_in[41] => source_out.DATAB
source_in[42] => source_out.DATAB
source_in[43] => source_out.DATAB
source_in[44] => source_out.DATAB
source_in[45] => source_out.DATAB
source_in[46] => source_out.DATAB
source_in[47] => source_out.DATAB
source_in[48] => source_out.DATAB
source_in[49] => source_out.DATAB
source_in[50] => source_out.DATAB
source_in[51] => source_out.DATAB
source_in[52] => source_out.DATAB
source_in[53] => source_out.DATAB
source_in[54] => source_out.DATAB
source_in[55] => source_out.DATAB
source_in[56] => source_out.DATAB
source_in[57] => source_out.DATAB
source_in[58] => source_out.DATAB
source_in[59] => source_out.DATAB
source_in[60] => source_out.DATAB
source_in[61] => source_out.DATAB
source_in[62] => source_out.DATAB
source_in[63] => source_out.DATAB
source_out[0] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
predicate_in => source_out.IN0
valid_in => source_out.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_2_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
out_intel_reserved_ffwd_2_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1_predicate_in_bitsignaltemp.IN1
in_src_data_in_2_0[0] => in_src_data_in_2_0[0].IN1
in_src_data_in_2_0[1] => in_src_data_in_2_0[1].IN1
in_src_data_in_2_0[2] => in_src_data_in_2_0[2].IN1
in_src_data_in_2_0[3] => in_src_data_in_2_0[3].IN1
in_src_data_in_2_0[4] => in_src_data_in_2_0[4].IN1
in_src_data_in_2_0[5] => in_src_data_in_2_0[5].IN1
in_src_data_in_2_0[6] => in_src_data_in_2_0[6].IN1
in_src_data_in_2_0[7] => in_src_data_in_2_0[7].IN1
in_src_data_in_2_0[8] => in_src_data_in_2_0[8].IN1
in_src_data_in_2_0[9] => in_src_data_in_2_0[9].IN1
in_src_data_in_2_0[10] => in_src_data_in_2_0[10].IN1
in_src_data_in_2_0[11] => in_src_data_in_2_0[11].IN1
in_src_data_in_2_0[12] => in_src_data_in_2_0[12].IN1
in_src_data_in_2_0[13] => in_src_data_in_2_0[13].IN1
in_src_data_in_2_0[14] => in_src_data_in_2_0[14].IN1
in_src_data_in_2_0[15] => in_src_data_in_2_0[15].IN1
in_src_data_in_2_0[16] => in_src_data_in_2_0[16].IN1
in_src_data_in_2_0[17] => in_src_data_in_2_0[17].IN1
in_src_data_in_2_0[18] => in_src_data_in_2_0[18].IN1
in_src_data_in_2_0[19] => in_src_data_in_2_0[19].IN1
in_src_data_in_2_0[20] => in_src_data_in_2_0[20].IN1
in_src_data_in_2_0[21] => in_src_data_in_2_0[21].IN1
in_src_data_in_2_0[22] => in_src_data_in_2_0[22].IN1
in_src_data_in_2_0[23] => in_src_data_in_2_0[23].IN1
in_src_data_in_2_0[24] => in_src_data_in_2_0[24].IN1
in_src_data_in_2_0[25] => in_src_data_in_2_0[25].IN1
in_src_data_in_2_0[26] => in_src_data_in_2_0[26].IN1
in_src_data_in_2_0[27] => in_src_data_in_2_0[27].IN1
in_src_data_in_2_0[28] => in_src_data_in_2_0[28].IN1
in_src_data_in_2_0[29] => in_src_data_in_2_0[29].IN1
in_src_data_in_2_0[30] => in_src_data_in_2_0[30].IN1
in_src_data_in_2_0[31] => in_src_data_in_2_0[31].IN1
in_src_data_in_2_0[32] => in_src_data_in_2_0[32].IN1
in_src_data_in_2_0[33] => in_src_data_in_2_0[33].IN1
in_src_data_in_2_0[34] => in_src_data_in_2_0[34].IN1
in_src_data_in_2_0[35] => in_src_data_in_2_0[35].IN1
in_src_data_in_2_0[36] => in_src_data_in_2_0[36].IN1
in_src_data_in_2_0[37] => in_src_data_in_2_0[37].IN1
in_src_data_in_2_0[38] => in_src_data_in_2_0[38].IN1
in_src_data_in_2_0[39] => in_src_data_in_2_0[39].IN1
in_src_data_in_2_0[40] => in_src_data_in_2_0[40].IN1
in_src_data_in_2_0[41] => in_src_data_in_2_0[41].IN1
in_src_data_in_2_0[42] => in_src_data_in_2_0[42].IN1
in_src_data_in_2_0[43] => in_src_data_in_2_0[43].IN1
in_src_data_in_2_0[44] => in_src_data_in_2_0[44].IN1
in_src_data_in_2_0[45] => in_src_data_in_2_0[45].IN1
in_src_data_in_2_0[46] => in_src_data_in_2_0[46].IN1
in_src_data_in_2_0[47] => in_src_data_in_2_0[47].IN1
in_src_data_in_2_0[48] => in_src_data_in_2_0[48].IN1
in_src_data_in_2_0[49] => in_src_data_in_2_0[49].IN1
in_src_data_in_2_0[50] => in_src_data_in_2_0[50].IN1
in_src_data_in_2_0[51] => in_src_data_in_2_0[51].IN1
in_src_data_in_2_0[52] => in_src_data_in_2_0[52].IN1
in_src_data_in_2_0[53] => in_src_data_in_2_0[53].IN1
in_src_data_in_2_0[54] => in_src_data_in_2_0[54].IN1
in_src_data_in_2_0[55] => in_src_data_in_2_0[55].IN1
in_src_data_in_2_0[56] => in_src_data_in_2_0[56].IN1
in_src_data_in_2_0[57] => in_src_data_in_2_0[57].IN1
in_src_data_in_2_0[58] => in_src_data_in_2_0[58].IN1
in_src_data_in_2_0[59] => in_src_data_in_2_0[59].IN1
in_src_data_in_2_0[60] => in_src_data_in_2_0[60].IN1
in_src_data_in_2_0[61] => in_src_data_in_2_0[61].IN1
in_src_data_in_2_0[62] => in_src_data_in_2_0[62].IN1
in_src_data_in_2_0[63] => in_src_data_in_2_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_out.DATAB
source_in[1] => source_out.DATAB
source_in[2] => source_out.DATAB
source_in[3] => source_out.DATAB
source_in[4] => source_out.DATAB
source_in[5] => source_out.DATAB
source_in[6] => source_out.DATAB
source_in[7] => source_out.DATAB
source_in[8] => source_out.DATAB
source_in[9] => source_out.DATAB
source_in[10] => source_out.DATAB
source_in[11] => source_out.DATAB
source_in[12] => source_out.DATAB
source_in[13] => source_out.DATAB
source_in[14] => source_out.DATAB
source_in[15] => source_out.DATAB
source_in[16] => source_out.DATAB
source_in[17] => source_out.DATAB
source_in[18] => source_out.DATAB
source_in[19] => source_out.DATAB
source_in[20] => source_out.DATAB
source_in[21] => source_out.DATAB
source_in[22] => source_out.DATAB
source_in[23] => source_out.DATAB
source_in[24] => source_out.DATAB
source_in[25] => source_out.DATAB
source_in[26] => source_out.DATAB
source_in[27] => source_out.DATAB
source_in[28] => source_out.DATAB
source_in[29] => source_out.DATAB
source_in[30] => source_out.DATAB
source_in[31] => source_out.DATAB
source_in[32] => source_out.DATAB
source_in[33] => source_out.DATAB
source_in[34] => source_out.DATAB
source_in[35] => source_out.DATAB
source_in[36] => source_out.DATAB
source_in[37] => source_out.DATAB
source_in[38] => source_out.DATAB
source_in[39] => source_out.DATAB
source_in[40] => source_out.DATAB
source_in[41] => source_out.DATAB
source_in[42] => source_out.DATAB
source_in[43] => source_out.DATAB
source_in[44] => source_out.DATAB
source_in[45] => source_out.DATAB
source_in[46] => source_out.DATAB
source_in[47] => source_out.DATAB
source_in[48] => source_out.DATAB
source_in[49] => source_out.DATAB
source_in[50] => source_out.DATAB
source_in[51] => source_out.DATAB
source_in[52] => source_out.DATAB
source_in[53] => source_out.DATAB
source_in[54] => source_out.DATAB
source_in[55] => source_out.DATAB
source_in[56] => source_out.DATAB
source_in[57] => source_out.DATAB
source_in[58] => source_out.DATAB
source_in[59] => source_out.DATAB
source_in[60] => source_out.DATAB
source_in[61] => source_out.DATAB
source_in[62] => source_out.DATAB
source_in[63] => source_out.DATAB
source_out[0] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_out.DB_MAX_OUTPUT_PORT_TYPE
predicate_in => source_out.IN0
valid_in => source_out.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x
out_o_data_0_tpl[0] <= hld_iord:theiord.o_data
out_o_data_0_tpl[1] <= hld_iord:theiord.o_data
out_o_data_0_tpl[2] <= hld_iord:theiord.o_data
out_o_data_0_tpl[3] <= hld_iord:theiord.o_data
out_o_data_0_tpl[4] <= hld_iord:theiord.o_data
out_o_data_0_tpl[5] <= hld_iord:theiord.o_data
out_o_data_0_tpl[6] <= hld_iord:theiord.o_data
out_o_data_0_tpl[7] <= hld_iord:theiord.o_data
out_o_data_0_tpl[8] <= hld_iord:theiord.o_data
out_o_data_0_tpl[9] <= hld_iord:theiord.o_data
out_o_data_0_tpl[10] <= hld_iord:theiord.o_data
out_o_data_0_tpl[11] <= hld_iord:theiord.o_data
out_o_data_0_tpl[12] <= hld_iord:theiord.o_data
out_o_data_0_tpl[13] <= hld_iord:theiord.o_data
out_o_data_0_tpl[14] <= hld_iord:theiord.o_data
out_o_data_0_tpl[15] <= hld_iord:theiord.o_data
out_o_data_0_tpl[16] <= hld_iord:theiord.o_data
out_o_data_0_tpl[17] <= hld_iord:theiord.o_data
out_o_data_0_tpl[18] <= hld_iord:theiord.o_data
out_o_data_0_tpl[19] <= hld_iord:theiord.o_data
out_o_data_0_tpl[20] <= hld_iord:theiord.o_data
out_o_data_0_tpl[21] <= hld_iord:theiord.o_data
out_o_data_0_tpl[22] <= hld_iord:theiord.o_data
out_o_data_0_tpl[23] <= hld_iord:theiord.o_data
out_o_data_0_tpl[24] <= hld_iord:theiord.o_data
out_o_data_0_tpl[25] <= hld_iord:theiord.o_data
out_o_data_0_tpl[26] <= hld_iord:theiord.o_data
out_o_data_0_tpl[27] <= hld_iord:theiord.o_data
out_o_data_0_tpl[28] <= hld_iord:theiord.o_data
out_o_data_0_tpl[29] <= hld_iord:theiord.o_data
out_o_data_0_tpl[30] <= hld_iord:theiord.o_data
out_o_data_0_tpl[31] <= hld_iord:theiord.o_data
out_o_data_0_tpl[32] <= hld_iord:theiord.o_data
out_o_data_0_tpl[33] <= hld_iord:theiord.o_data
out_o_data_0_tpl[34] <= hld_iord:theiord.o_data
out_o_data_0_tpl[35] <= hld_iord:theiord.o_data
out_o_data_0_tpl[36] <= hld_iord:theiord.o_data
out_o_data_0_tpl[37] <= hld_iord:theiord.o_data
out_o_data_0_tpl[38] <= hld_iord:theiord.o_data
out_o_data_0_tpl[39] <= hld_iord:theiord.o_data
out_o_data_0_tpl[40] <= hld_iord:theiord.o_data
out_o_data_0_tpl[41] <= hld_iord:theiord.o_data
out_o_data_0_tpl[42] <= hld_iord:theiord.o_data
out_o_data_0_tpl[43] <= hld_iord:theiord.o_data
out_o_data_0_tpl[44] <= hld_iord:theiord.o_data
out_o_data_0_tpl[45] <= hld_iord:theiord.o_data
out_o_data_0_tpl[46] <= hld_iord:theiord.o_data
out_o_data_0_tpl[47] <= hld_iord:theiord.o_data
out_o_data_0_tpl[48] <= hld_iord:theiord.o_data
out_o_data_0_tpl[49] <= hld_iord:theiord.o_data
out_o_data_0_tpl[50] <= hld_iord:theiord.o_data
out_o_data_0_tpl[51] <= hld_iord:theiord.o_data
out_o_data_0_tpl[52] <= hld_iord:theiord.o_data
out_o_data_0_tpl[53] <= hld_iord:theiord.o_data
out_o_data_0_tpl[54] <= hld_iord:theiord.o_data
out_o_data_0_tpl[55] <= hld_iord:theiord.o_data
out_o_data_0_tpl[56] <= hld_iord:theiord.o_data
out_o_data_0_tpl[57] <= hld_iord:theiord.o_data
out_o_data_0_tpl[58] <= hld_iord:theiord.o_data
out_o_data_0_tpl[59] <= hld_iord:theiord.o_data
out_o_data_0_tpl[60] <= hld_iord:theiord.o_data
out_o_data_0_tpl[61] <= hld_iord:theiord.o_data
out_o_data_0_tpl[62] <= hld_iord:theiord.o_data
out_o_data_0_tpl[63] <= hld_iord:theiord.o_data
out_o_data_1_tpl[0] <= hld_iord:theiord.o_data
out_o_data_1_tpl[1] <= hld_iord:theiord.o_data
out_o_data_1_tpl[2] <= hld_iord:theiord.o_data
out_o_data_1_tpl[3] <= hld_iord:theiord.o_data
out_o_data_1_tpl[4] <= hld_iord:theiord.o_data
out_o_data_1_tpl[5] <= hld_iord:theiord.o_data
out_o_data_1_tpl[6] <= hld_iord:theiord.o_data
out_o_data_1_tpl[7] <= hld_iord:theiord.o_data
out_o_data_1_tpl[8] <= hld_iord:theiord.o_data
out_o_data_1_tpl[9] <= hld_iord:theiord.o_data
out_o_data_1_tpl[10] <= hld_iord:theiord.o_data
out_o_data_1_tpl[11] <= hld_iord:theiord.o_data
out_o_data_1_tpl[12] <= hld_iord:theiord.o_data
out_o_data_1_tpl[13] <= hld_iord:theiord.o_data
out_o_data_1_tpl[14] <= hld_iord:theiord.o_data
out_o_data_1_tpl[15] <= hld_iord:theiord.o_data
out_o_data_1_tpl[16] <= hld_iord:theiord.o_data
out_o_data_1_tpl[17] <= hld_iord:theiord.o_data
out_o_data_1_tpl[18] <= hld_iord:theiord.o_data
out_o_data_1_tpl[19] <= hld_iord:theiord.o_data
out_o_data_1_tpl[20] <= hld_iord:theiord.o_data
out_o_data_1_tpl[21] <= hld_iord:theiord.o_data
out_o_data_1_tpl[22] <= hld_iord:theiord.o_data
out_o_data_1_tpl[23] <= hld_iord:theiord.o_data
out_o_data_1_tpl[24] <= hld_iord:theiord.o_data
out_o_data_1_tpl[25] <= hld_iord:theiord.o_data
out_o_data_1_tpl[26] <= hld_iord:theiord.o_data
out_o_data_1_tpl[27] <= hld_iord:theiord.o_data
out_o_data_1_tpl[28] <= hld_iord:theiord.o_data
out_o_data_1_tpl[29] <= hld_iord:theiord.o_data
out_o_data_1_tpl[30] <= hld_iord:theiord.o_data
out_o_data_1_tpl[31] <= hld_iord:theiord.o_data
out_o_data_1_tpl[32] <= hld_iord:theiord.o_data
out_o_data_1_tpl[33] <= hld_iord:theiord.o_data
out_o_data_1_tpl[34] <= hld_iord:theiord.o_data
out_o_data_1_tpl[35] <= hld_iord:theiord.o_data
out_o_data_1_tpl[36] <= hld_iord:theiord.o_data
out_o_data_1_tpl[37] <= hld_iord:theiord.o_data
out_o_data_1_tpl[38] <= hld_iord:theiord.o_data
out_o_data_1_tpl[39] <= hld_iord:theiord.o_data
out_o_data_1_tpl[40] <= hld_iord:theiord.o_data
out_o_data_1_tpl[41] <= hld_iord:theiord.o_data
out_o_data_1_tpl[42] <= hld_iord:theiord.o_data
out_o_data_1_tpl[43] <= hld_iord:theiord.o_data
out_o_data_1_tpl[44] <= hld_iord:theiord.o_data
out_o_data_1_tpl[45] <= hld_iord:theiord.o_data
out_o_data_1_tpl[46] <= hld_iord:theiord.o_data
out_o_data_1_tpl[47] <= hld_iord:theiord.o_data
out_o_data_1_tpl[48] <= hld_iord:theiord.o_data
out_o_data_1_tpl[49] <= hld_iord:theiord.o_data
out_o_data_1_tpl[50] <= hld_iord:theiord.o_data
out_o_data_1_tpl[51] <= hld_iord:theiord.o_data
out_o_data_1_tpl[52] <= hld_iord:theiord.o_data
out_o_data_1_tpl[53] <= hld_iord:theiord.o_data
out_o_data_1_tpl[54] <= hld_iord:theiord.o_data
out_o_data_1_tpl[55] <= hld_iord:theiord.o_data
out_o_data_1_tpl[56] <= hld_iord:theiord.o_data
out_o_data_1_tpl[57] <= hld_iord:theiord.o_data
out_o_data_1_tpl[58] <= hld_iord:theiord.o_data
out_o_data_1_tpl[59] <= hld_iord:theiord.o_data
out_o_data_1_tpl[60] <= hld_iord:theiord.o_data
out_o_data_1_tpl[61] <= hld_iord:theiord.o_data
out_o_data_1_tpl[62] <= hld_iord:theiord.o_data
out_o_data_1_tpl[63] <= hld_iord:theiord.o_data
out_o_data_2_tpl[0] <= hld_iord:theiord.o_data
out_o_data_2_tpl[1] <= hld_iord:theiord.o_data
out_o_data_2_tpl[2] <= hld_iord:theiord.o_data
out_o_data_2_tpl[3] <= hld_iord:theiord.o_data
out_o_data_2_tpl[4] <= hld_iord:theiord.o_data
out_o_data_2_tpl[5] <= hld_iord:theiord.o_data
out_o_data_2_tpl[6] <= hld_iord:theiord.o_data
out_o_data_2_tpl[7] <= hld_iord:theiord.o_data
out_o_data_2_tpl[8] <= hld_iord:theiord.o_data
out_o_data_2_tpl[9] <= hld_iord:theiord.o_data
out_o_data_2_tpl[10] <= hld_iord:theiord.o_data
out_o_data_2_tpl[11] <= hld_iord:theiord.o_data
out_o_data_2_tpl[12] <= hld_iord:theiord.o_data
out_o_data_2_tpl[13] <= hld_iord:theiord.o_data
out_o_data_2_tpl[14] <= hld_iord:theiord.o_data
out_o_data_2_tpl[15] <= hld_iord:theiord.o_data
out_o_data_2_tpl[16] <= hld_iord:theiord.o_data
out_o_data_2_tpl[17] <= hld_iord:theiord.o_data
out_o_data_2_tpl[18] <= hld_iord:theiord.o_data
out_o_data_2_tpl[19] <= hld_iord:theiord.o_data
out_o_data_2_tpl[20] <= hld_iord:theiord.o_data
out_o_data_2_tpl[21] <= hld_iord:theiord.o_data
out_o_data_2_tpl[22] <= hld_iord:theiord.o_data
out_o_data_2_tpl[23] <= hld_iord:theiord.o_data
out_o_data_2_tpl[24] <= hld_iord:theiord.o_data
out_o_data_2_tpl[25] <= hld_iord:theiord.o_data
out_o_data_2_tpl[26] <= hld_iord:theiord.o_data
out_o_data_2_tpl[27] <= hld_iord:theiord.o_data
out_o_data_2_tpl[28] <= hld_iord:theiord.o_data
out_o_data_2_tpl[29] <= hld_iord:theiord.o_data
out_o_data_2_tpl[30] <= hld_iord:theiord.o_data
out_o_data_2_tpl[31] <= hld_iord:theiord.o_data
out_o_data_2_tpl[32] <= hld_iord:theiord.o_data
out_o_data_2_tpl[33] <= hld_iord:theiord.o_data
out_o_data_2_tpl[34] <= hld_iord:theiord.o_data
out_o_data_2_tpl[35] <= hld_iord:theiord.o_data
out_o_data_2_tpl[36] <= hld_iord:theiord.o_data
out_o_data_2_tpl[37] <= hld_iord:theiord.o_data
out_o_data_2_tpl[38] <= hld_iord:theiord.o_data
out_o_data_2_tpl[39] <= hld_iord:theiord.o_data
out_o_data_2_tpl[40] <= hld_iord:theiord.o_data
out_o_data_2_tpl[41] <= hld_iord:theiord.o_data
out_o_data_2_tpl[42] <= hld_iord:theiord.o_data
out_o_data_2_tpl[43] <= hld_iord:theiord.o_data
out_o_data_2_tpl[44] <= hld_iord:theiord.o_data
out_o_data_2_tpl[45] <= hld_iord:theiord.o_data
out_o_data_2_tpl[46] <= hld_iord:theiord.o_data
out_o_data_2_tpl[47] <= hld_iord:theiord.o_data
out_o_data_2_tpl[48] <= hld_iord:theiord.o_data
out_o_data_2_tpl[49] <= hld_iord:theiord.o_data
out_o_data_2_tpl[50] <= hld_iord:theiord.o_data
out_o_data_2_tpl[51] <= hld_iord:theiord.o_data
out_o_data_2_tpl[52] <= hld_iord:theiord.o_data
out_o_data_2_tpl[53] <= hld_iord:theiord.o_data
out_o_data_2_tpl[54] <= hld_iord:theiord.o_data
out_o_data_2_tpl[55] <= hld_iord:theiord.o_data
out_o_data_2_tpl[56] <= hld_iord:theiord.o_data
out_o_data_2_tpl[57] <= hld_iord:theiord.o_data
out_o_data_2_tpl[58] <= hld_iord:theiord.o_data
out_o_data_2_tpl[59] <= hld_iord:theiord.o_data
out_o_data_2_tpl[60] <= hld_iord:theiord.o_data
out_o_data_2_tpl[61] <= hld_iord:theiord.o_data
out_o_data_2_tpl[62] <= hld_iord:theiord.o_data
out_o_data_2_tpl[63] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
out_iord_bl_call_matvec_o_fifoready[0] <= hld_iord:theiord.o_fifoready
in_iord_bl_call_matvec_i_fifodata[0] => in_iord_bl_call_matvec_i_fifodata[0].IN1
in_iord_bl_call_matvec_i_fifodata[1] => in_iord_bl_call_matvec_i_fifodata[1].IN1
in_iord_bl_call_matvec_i_fifodata[2] => in_iord_bl_call_matvec_i_fifodata[2].IN1
in_iord_bl_call_matvec_i_fifodata[3] => in_iord_bl_call_matvec_i_fifodata[3].IN1
in_iord_bl_call_matvec_i_fifodata[4] => in_iord_bl_call_matvec_i_fifodata[4].IN1
in_iord_bl_call_matvec_i_fifodata[5] => in_iord_bl_call_matvec_i_fifodata[5].IN1
in_iord_bl_call_matvec_i_fifodata[6] => in_iord_bl_call_matvec_i_fifodata[6].IN1
in_iord_bl_call_matvec_i_fifodata[7] => in_iord_bl_call_matvec_i_fifodata[7].IN1
in_iord_bl_call_matvec_i_fifodata[8] => in_iord_bl_call_matvec_i_fifodata[8].IN1
in_iord_bl_call_matvec_i_fifodata[9] => in_iord_bl_call_matvec_i_fifodata[9].IN1
in_iord_bl_call_matvec_i_fifodata[10] => in_iord_bl_call_matvec_i_fifodata[10].IN1
in_iord_bl_call_matvec_i_fifodata[11] => in_iord_bl_call_matvec_i_fifodata[11].IN1
in_iord_bl_call_matvec_i_fifodata[12] => in_iord_bl_call_matvec_i_fifodata[12].IN1
in_iord_bl_call_matvec_i_fifodata[13] => in_iord_bl_call_matvec_i_fifodata[13].IN1
in_iord_bl_call_matvec_i_fifodata[14] => in_iord_bl_call_matvec_i_fifodata[14].IN1
in_iord_bl_call_matvec_i_fifodata[15] => in_iord_bl_call_matvec_i_fifodata[15].IN1
in_iord_bl_call_matvec_i_fifodata[16] => in_iord_bl_call_matvec_i_fifodata[16].IN1
in_iord_bl_call_matvec_i_fifodata[17] => in_iord_bl_call_matvec_i_fifodata[17].IN1
in_iord_bl_call_matvec_i_fifodata[18] => in_iord_bl_call_matvec_i_fifodata[18].IN1
in_iord_bl_call_matvec_i_fifodata[19] => in_iord_bl_call_matvec_i_fifodata[19].IN1
in_iord_bl_call_matvec_i_fifodata[20] => in_iord_bl_call_matvec_i_fifodata[20].IN1
in_iord_bl_call_matvec_i_fifodata[21] => in_iord_bl_call_matvec_i_fifodata[21].IN1
in_iord_bl_call_matvec_i_fifodata[22] => in_iord_bl_call_matvec_i_fifodata[22].IN1
in_iord_bl_call_matvec_i_fifodata[23] => in_iord_bl_call_matvec_i_fifodata[23].IN1
in_iord_bl_call_matvec_i_fifodata[24] => in_iord_bl_call_matvec_i_fifodata[24].IN1
in_iord_bl_call_matvec_i_fifodata[25] => in_iord_bl_call_matvec_i_fifodata[25].IN1
in_iord_bl_call_matvec_i_fifodata[26] => in_iord_bl_call_matvec_i_fifodata[26].IN1
in_iord_bl_call_matvec_i_fifodata[27] => in_iord_bl_call_matvec_i_fifodata[27].IN1
in_iord_bl_call_matvec_i_fifodata[28] => in_iord_bl_call_matvec_i_fifodata[28].IN1
in_iord_bl_call_matvec_i_fifodata[29] => in_iord_bl_call_matvec_i_fifodata[29].IN1
in_iord_bl_call_matvec_i_fifodata[30] => in_iord_bl_call_matvec_i_fifodata[30].IN1
in_iord_bl_call_matvec_i_fifodata[31] => in_iord_bl_call_matvec_i_fifodata[31].IN1
in_iord_bl_call_matvec_i_fifodata[32] => in_iord_bl_call_matvec_i_fifodata[32].IN1
in_iord_bl_call_matvec_i_fifodata[33] => in_iord_bl_call_matvec_i_fifodata[33].IN1
in_iord_bl_call_matvec_i_fifodata[34] => in_iord_bl_call_matvec_i_fifodata[34].IN1
in_iord_bl_call_matvec_i_fifodata[35] => in_iord_bl_call_matvec_i_fifodata[35].IN1
in_iord_bl_call_matvec_i_fifodata[36] => in_iord_bl_call_matvec_i_fifodata[36].IN1
in_iord_bl_call_matvec_i_fifodata[37] => in_iord_bl_call_matvec_i_fifodata[37].IN1
in_iord_bl_call_matvec_i_fifodata[38] => in_iord_bl_call_matvec_i_fifodata[38].IN1
in_iord_bl_call_matvec_i_fifodata[39] => in_iord_bl_call_matvec_i_fifodata[39].IN1
in_iord_bl_call_matvec_i_fifodata[40] => in_iord_bl_call_matvec_i_fifodata[40].IN1
in_iord_bl_call_matvec_i_fifodata[41] => in_iord_bl_call_matvec_i_fifodata[41].IN1
in_iord_bl_call_matvec_i_fifodata[42] => in_iord_bl_call_matvec_i_fifodata[42].IN1
in_iord_bl_call_matvec_i_fifodata[43] => in_iord_bl_call_matvec_i_fifodata[43].IN1
in_iord_bl_call_matvec_i_fifodata[44] => in_iord_bl_call_matvec_i_fifodata[44].IN1
in_iord_bl_call_matvec_i_fifodata[45] => in_iord_bl_call_matvec_i_fifodata[45].IN1
in_iord_bl_call_matvec_i_fifodata[46] => in_iord_bl_call_matvec_i_fifodata[46].IN1
in_iord_bl_call_matvec_i_fifodata[47] => in_iord_bl_call_matvec_i_fifodata[47].IN1
in_iord_bl_call_matvec_i_fifodata[48] => in_iord_bl_call_matvec_i_fifodata[48].IN1
in_iord_bl_call_matvec_i_fifodata[49] => in_iord_bl_call_matvec_i_fifodata[49].IN1
in_iord_bl_call_matvec_i_fifodata[50] => in_iord_bl_call_matvec_i_fifodata[50].IN1
in_iord_bl_call_matvec_i_fifodata[51] => in_iord_bl_call_matvec_i_fifodata[51].IN1
in_iord_bl_call_matvec_i_fifodata[52] => in_iord_bl_call_matvec_i_fifodata[52].IN1
in_iord_bl_call_matvec_i_fifodata[53] => in_iord_bl_call_matvec_i_fifodata[53].IN1
in_iord_bl_call_matvec_i_fifodata[54] => in_iord_bl_call_matvec_i_fifodata[54].IN1
in_iord_bl_call_matvec_i_fifodata[55] => in_iord_bl_call_matvec_i_fifodata[55].IN1
in_iord_bl_call_matvec_i_fifodata[56] => in_iord_bl_call_matvec_i_fifodata[56].IN1
in_iord_bl_call_matvec_i_fifodata[57] => in_iord_bl_call_matvec_i_fifodata[57].IN1
in_iord_bl_call_matvec_i_fifodata[58] => in_iord_bl_call_matvec_i_fifodata[58].IN1
in_iord_bl_call_matvec_i_fifodata[59] => in_iord_bl_call_matvec_i_fifodata[59].IN1
in_iord_bl_call_matvec_i_fifodata[60] => in_iord_bl_call_matvec_i_fifodata[60].IN1
in_iord_bl_call_matvec_i_fifodata[61] => in_iord_bl_call_matvec_i_fifodata[61].IN1
in_iord_bl_call_matvec_i_fifodata[62] => in_iord_bl_call_matvec_i_fifodata[62].IN1
in_iord_bl_call_matvec_i_fifodata[63] => in_iord_bl_call_matvec_i_fifodata[63].IN1
in_iord_bl_call_matvec_i_fifodata[64] => in_iord_bl_call_matvec_i_fifodata[64].IN1
in_iord_bl_call_matvec_i_fifodata[65] => in_iord_bl_call_matvec_i_fifodata[65].IN1
in_iord_bl_call_matvec_i_fifodata[66] => in_iord_bl_call_matvec_i_fifodata[66].IN1
in_iord_bl_call_matvec_i_fifodata[67] => in_iord_bl_call_matvec_i_fifodata[67].IN1
in_iord_bl_call_matvec_i_fifodata[68] => in_iord_bl_call_matvec_i_fifodata[68].IN1
in_iord_bl_call_matvec_i_fifodata[69] => in_iord_bl_call_matvec_i_fifodata[69].IN1
in_iord_bl_call_matvec_i_fifodata[70] => in_iord_bl_call_matvec_i_fifodata[70].IN1
in_iord_bl_call_matvec_i_fifodata[71] => in_iord_bl_call_matvec_i_fifodata[71].IN1
in_iord_bl_call_matvec_i_fifodata[72] => in_iord_bl_call_matvec_i_fifodata[72].IN1
in_iord_bl_call_matvec_i_fifodata[73] => in_iord_bl_call_matvec_i_fifodata[73].IN1
in_iord_bl_call_matvec_i_fifodata[74] => in_iord_bl_call_matvec_i_fifodata[74].IN1
in_iord_bl_call_matvec_i_fifodata[75] => in_iord_bl_call_matvec_i_fifodata[75].IN1
in_iord_bl_call_matvec_i_fifodata[76] => in_iord_bl_call_matvec_i_fifodata[76].IN1
in_iord_bl_call_matvec_i_fifodata[77] => in_iord_bl_call_matvec_i_fifodata[77].IN1
in_iord_bl_call_matvec_i_fifodata[78] => in_iord_bl_call_matvec_i_fifodata[78].IN1
in_iord_bl_call_matvec_i_fifodata[79] => in_iord_bl_call_matvec_i_fifodata[79].IN1
in_iord_bl_call_matvec_i_fifodata[80] => in_iord_bl_call_matvec_i_fifodata[80].IN1
in_iord_bl_call_matvec_i_fifodata[81] => in_iord_bl_call_matvec_i_fifodata[81].IN1
in_iord_bl_call_matvec_i_fifodata[82] => in_iord_bl_call_matvec_i_fifodata[82].IN1
in_iord_bl_call_matvec_i_fifodata[83] => in_iord_bl_call_matvec_i_fifodata[83].IN1
in_iord_bl_call_matvec_i_fifodata[84] => in_iord_bl_call_matvec_i_fifodata[84].IN1
in_iord_bl_call_matvec_i_fifodata[85] => in_iord_bl_call_matvec_i_fifodata[85].IN1
in_iord_bl_call_matvec_i_fifodata[86] => in_iord_bl_call_matvec_i_fifodata[86].IN1
in_iord_bl_call_matvec_i_fifodata[87] => in_iord_bl_call_matvec_i_fifodata[87].IN1
in_iord_bl_call_matvec_i_fifodata[88] => in_iord_bl_call_matvec_i_fifodata[88].IN1
in_iord_bl_call_matvec_i_fifodata[89] => in_iord_bl_call_matvec_i_fifodata[89].IN1
in_iord_bl_call_matvec_i_fifodata[90] => in_iord_bl_call_matvec_i_fifodata[90].IN1
in_iord_bl_call_matvec_i_fifodata[91] => in_iord_bl_call_matvec_i_fifodata[91].IN1
in_iord_bl_call_matvec_i_fifodata[92] => in_iord_bl_call_matvec_i_fifodata[92].IN1
in_iord_bl_call_matvec_i_fifodata[93] => in_iord_bl_call_matvec_i_fifodata[93].IN1
in_iord_bl_call_matvec_i_fifodata[94] => in_iord_bl_call_matvec_i_fifodata[94].IN1
in_iord_bl_call_matvec_i_fifodata[95] => in_iord_bl_call_matvec_i_fifodata[95].IN1
in_iord_bl_call_matvec_i_fifodata[96] => in_iord_bl_call_matvec_i_fifodata[96].IN1
in_iord_bl_call_matvec_i_fifodata[97] => in_iord_bl_call_matvec_i_fifodata[97].IN1
in_iord_bl_call_matvec_i_fifodata[98] => in_iord_bl_call_matvec_i_fifodata[98].IN1
in_iord_bl_call_matvec_i_fifodata[99] => in_iord_bl_call_matvec_i_fifodata[99].IN1
in_iord_bl_call_matvec_i_fifodata[100] => in_iord_bl_call_matvec_i_fifodata[100].IN1
in_iord_bl_call_matvec_i_fifodata[101] => in_iord_bl_call_matvec_i_fifodata[101].IN1
in_iord_bl_call_matvec_i_fifodata[102] => in_iord_bl_call_matvec_i_fifodata[102].IN1
in_iord_bl_call_matvec_i_fifodata[103] => in_iord_bl_call_matvec_i_fifodata[103].IN1
in_iord_bl_call_matvec_i_fifodata[104] => in_iord_bl_call_matvec_i_fifodata[104].IN1
in_iord_bl_call_matvec_i_fifodata[105] => in_iord_bl_call_matvec_i_fifodata[105].IN1
in_iord_bl_call_matvec_i_fifodata[106] => in_iord_bl_call_matvec_i_fifodata[106].IN1
in_iord_bl_call_matvec_i_fifodata[107] => in_iord_bl_call_matvec_i_fifodata[107].IN1
in_iord_bl_call_matvec_i_fifodata[108] => in_iord_bl_call_matvec_i_fifodata[108].IN1
in_iord_bl_call_matvec_i_fifodata[109] => in_iord_bl_call_matvec_i_fifodata[109].IN1
in_iord_bl_call_matvec_i_fifodata[110] => in_iord_bl_call_matvec_i_fifodata[110].IN1
in_iord_bl_call_matvec_i_fifodata[111] => in_iord_bl_call_matvec_i_fifodata[111].IN1
in_iord_bl_call_matvec_i_fifodata[112] => in_iord_bl_call_matvec_i_fifodata[112].IN1
in_iord_bl_call_matvec_i_fifodata[113] => in_iord_bl_call_matvec_i_fifodata[113].IN1
in_iord_bl_call_matvec_i_fifodata[114] => in_iord_bl_call_matvec_i_fifodata[114].IN1
in_iord_bl_call_matvec_i_fifodata[115] => in_iord_bl_call_matvec_i_fifodata[115].IN1
in_iord_bl_call_matvec_i_fifodata[116] => in_iord_bl_call_matvec_i_fifodata[116].IN1
in_iord_bl_call_matvec_i_fifodata[117] => in_iord_bl_call_matvec_i_fifodata[117].IN1
in_iord_bl_call_matvec_i_fifodata[118] => in_iord_bl_call_matvec_i_fifodata[118].IN1
in_iord_bl_call_matvec_i_fifodata[119] => in_iord_bl_call_matvec_i_fifodata[119].IN1
in_iord_bl_call_matvec_i_fifodata[120] => in_iord_bl_call_matvec_i_fifodata[120].IN1
in_iord_bl_call_matvec_i_fifodata[121] => in_iord_bl_call_matvec_i_fifodata[121].IN1
in_iord_bl_call_matvec_i_fifodata[122] => in_iord_bl_call_matvec_i_fifodata[122].IN1
in_iord_bl_call_matvec_i_fifodata[123] => in_iord_bl_call_matvec_i_fifodata[123].IN1
in_iord_bl_call_matvec_i_fifodata[124] => in_iord_bl_call_matvec_i_fifodata[124].IN1
in_iord_bl_call_matvec_i_fifodata[125] => in_iord_bl_call_matvec_i_fifodata[125].IN1
in_iord_bl_call_matvec_i_fifodata[126] => in_iord_bl_call_matvec_i_fifodata[126].IN1
in_iord_bl_call_matvec_i_fifodata[127] => in_iord_bl_call_matvec_i_fifodata[127].IN1
in_iord_bl_call_matvec_i_fifodata[128] => in_iord_bl_call_matvec_i_fifodata[128].IN1
in_iord_bl_call_matvec_i_fifodata[129] => in_iord_bl_call_matvec_i_fifodata[129].IN1
in_iord_bl_call_matvec_i_fifodata[130] => in_iord_bl_call_matvec_i_fifodata[130].IN1
in_iord_bl_call_matvec_i_fifodata[131] => in_iord_bl_call_matvec_i_fifodata[131].IN1
in_iord_bl_call_matvec_i_fifodata[132] => in_iord_bl_call_matvec_i_fifodata[132].IN1
in_iord_bl_call_matvec_i_fifodata[133] => in_iord_bl_call_matvec_i_fifodata[133].IN1
in_iord_bl_call_matvec_i_fifodata[134] => in_iord_bl_call_matvec_i_fifodata[134].IN1
in_iord_bl_call_matvec_i_fifodata[135] => in_iord_bl_call_matvec_i_fifodata[135].IN1
in_iord_bl_call_matvec_i_fifodata[136] => in_iord_bl_call_matvec_i_fifodata[136].IN1
in_iord_bl_call_matvec_i_fifodata[137] => in_iord_bl_call_matvec_i_fifodata[137].IN1
in_iord_bl_call_matvec_i_fifodata[138] => in_iord_bl_call_matvec_i_fifodata[138].IN1
in_iord_bl_call_matvec_i_fifodata[139] => in_iord_bl_call_matvec_i_fifodata[139].IN1
in_iord_bl_call_matvec_i_fifodata[140] => in_iord_bl_call_matvec_i_fifodata[140].IN1
in_iord_bl_call_matvec_i_fifodata[141] => in_iord_bl_call_matvec_i_fifodata[141].IN1
in_iord_bl_call_matvec_i_fifodata[142] => in_iord_bl_call_matvec_i_fifodata[142].IN1
in_iord_bl_call_matvec_i_fifodata[143] => in_iord_bl_call_matvec_i_fifodata[143].IN1
in_iord_bl_call_matvec_i_fifodata[144] => in_iord_bl_call_matvec_i_fifodata[144].IN1
in_iord_bl_call_matvec_i_fifodata[145] => in_iord_bl_call_matvec_i_fifodata[145].IN1
in_iord_bl_call_matvec_i_fifodata[146] => in_iord_bl_call_matvec_i_fifodata[146].IN1
in_iord_bl_call_matvec_i_fifodata[147] => in_iord_bl_call_matvec_i_fifodata[147].IN1
in_iord_bl_call_matvec_i_fifodata[148] => in_iord_bl_call_matvec_i_fifodata[148].IN1
in_iord_bl_call_matvec_i_fifodata[149] => in_iord_bl_call_matvec_i_fifodata[149].IN1
in_iord_bl_call_matvec_i_fifodata[150] => in_iord_bl_call_matvec_i_fifodata[150].IN1
in_iord_bl_call_matvec_i_fifodata[151] => in_iord_bl_call_matvec_i_fifodata[151].IN1
in_iord_bl_call_matvec_i_fifodata[152] => in_iord_bl_call_matvec_i_fifodata[152].IN1
in_iord_bl_call_matvec_i_fifodata[153] => in_iord_bl_call_matvec_i_fifodata[153].IN1
in_iord_bl_call_matvec_i_fifodata[154] => in_iord_bl_call_matvec_i_fifodata[154].IN1
in_iord_bl_call_matvec_i_fifodata[155] => in_iord_bl_call_matvec_i_fifodata[155].IN1
in_iord_bl_call_matvec_i_fifodata[156] => in_iord_bl_call_matvec_i_fifodata[156].IN1
in_iord_bl_call_matvec_i_fifodata[157] => in_iord_bl_call_matvec_i_fifodata[157].IN1
in_iord_bl_call_matvec_i_fifodata[158] => in_iord_bl_call_matvec_i_fifodata[158].IN1
in_iord_bl_call_matvec_i_fifodata[159] => in_iord_bl_call_matvec_i_fifodata[159].IN1
in_iord_bl_call_matvec_i_fifodata[160] => in_iord_bl_call_matvec_i_fifodata[160].IN1
in_iord_bl_call_matvec_i_fifodata[161] => in_iord_bl_call_matvec_i_fifodata[161].IN1
in_iord_bl_call_matvec_i_fifodata[162] => in_iord_bl_call_matvec_i_fifodata[162].IN1
in_iord_bl_call_matvec_i_fifodata[163] => in_iord_bl_call_matvec_i_fifodata[163].IN1
in_iord_bl_call_matvec_i_fifodata[164] => in_iord_bl_call_matvec_i_fifodata[164].IN1
in_iord_bl_call_matvec_i_fifodata[165] => in_iord_bl_call_matvec_i_fifodata[165].IN1
in_iord_bl_call_matvec_i_fifodata[166] => in_iord_bl_call_matvec_i_fifodata[166].IN1
in_iord_bl_call_matvec_i_fifodata[167] => in_iord_bl_call_matvec_i_fifodata[167].IN1
in_iord_bl_call_matvec_i_fifodata[168] => in_iord_bl_call_matvec_i_fifodata[168].IN1
in_iord_bl_call_matvec_i_fifodata[169] => in_iord_bl_call_matvec_i_fifodata[169].IN1
in_iord_bl_call_matvec_i_fifodata[170] => in_iord_bl_call_matvec_i_fifodata[170].IN1
in_iord_bl_call_matvec_i_fifodata[171] => in_iord_bl_call_matvec_i_fifodata[171].IN1
in_iord_bl_call_matvec_i_fifodata[172] => in_iord_bl_call_matvec_i_fifodata[172].IN1
in_iord_bl_call_matvec_i_fifodata[173] => in_iord_bl_call_matvec_i_fifodata[173].IN1
in_iord_bl_call_matvec_i_fifodata[174] => in_iord_bl_call_matvec_i_fifodata[174].IN1
in_iord_bl_call_matvec_i_fifodata[175] => in_iord_bl_call_matvec_i_fifodata[175].IN1
in_iord_bl_call_matvec_i_fifodata[176] => in_iord_bl_call_matvec_i_fifodata[176].IN1
in_iord_bl_call_matvec_i_fifodata[177] => in_iord_bl_call_matvec_i_fifodata[177].IN1
in_iord_bl_call_matvec_i_fifodata[178] => in_iord_bl_call_matvec_i_fifodata[178].IN1
in_iord_bl_call_matvec_i_fifodata[179] => in_iord_bl_call_matvec_i_fifodata[179].IN1
in_iord_bl_call_matvec_i_fifodata[180] => in_iord_bl_call_matvec_i_fifodata[180].IN1
in_iord_bl_call_matvec_i_fifodata[181] => in_iord_bl_call_matvec_i_fifodata[181].IN1
in_iord_bl_call_matvec_i_fifodata[182] => in_iord_bl_call_matvec_i_fifodata[182].IN1
in_iord_bl_call_matvec_i_fifodata[183] => in_iord_bl_call_matvec_i_fifodata[183].IN1
in_iord_bl_call_matvec_i_fifodata[184] => in_iord_bl_call_matvec_i_fifodata[184].IN1
in_iord_bl_call_matvec_i_fifodata[185] => in_iord_bl_call_matvec_i_fifodata[185].IN1
in_iord_bl_call_matvec_i_fifodata[186] => in_iord_bl_call_matvec_i_fifodata[186].IN1
in_iord_bl_call_matvec_i_fifodata[187] => in_iord_bl_call_matvec_i_fifodata[187].IN1
in_iord_bl_call_matvec_i_fifodata[188] => in_iord_bl_call_matvec_i_fifodata[188].IN1
in_iord_bl_call_matvec_i_fifodata[189] => in_iord_bl_call_matvec_i_fifodata[189].IN1
in_iord_bl_call_matvec_i_fifodata[190] => in_iord_bl_call_matvec_i_fifodata[190].IN1
in_iord_bl_call_matvec_i_fifodata[191] => in_iord_bl_call_matvec_i_fifodata[191].IN1
in_iord_bl_call_matvec_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_call_matvec_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[32] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[33] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[34] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[35] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[36] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[37] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[38] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[39] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[40] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[41] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[42] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[43] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[44] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[45] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[46] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[47] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[48] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[49] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[50] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[51] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[52] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[53] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[54] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[55] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[56] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[57] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[58] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[59] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[60] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[61] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[62] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[63] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[64] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[65] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[66] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[67] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[68] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[69] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[70] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[71] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[72] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[73] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[74] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[75] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[76] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[77] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[78] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[79] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[80] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[81] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[82] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[83] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[84] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[85] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[86] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[87] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[88] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[89] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[90] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[91] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[92] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[93] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[94] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[95] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[96] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[97] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[98] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[99] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[100] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[101] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[102] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[103] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[104] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[105] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[106] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[107] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[108] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[109] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[110] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[111] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[112] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[113] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[114] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[115] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[116] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[117] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[118] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[119] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[120] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[121] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[122] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[123] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[124] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[125] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[126] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[127] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[128] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[129] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[130] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[131] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[132] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[133] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[134] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[135] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[136] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[137] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[138] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[139] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[140] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[141] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[142] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[143] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[144] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[145] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[146] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[147] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[148] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[149] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[150] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[151] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[152] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[153] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[154] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[155] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[156] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[157] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[158] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[159] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[160] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[161] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[162] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[163] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[164] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[165] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[166] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[167] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[168] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[169] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[170] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[171] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[172] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[173] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[174] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[175] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[176] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[177] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[178] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[179] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[180] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[181] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[182] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[183] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[184] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[185] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[186] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[187] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[188] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[189] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[190] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[191] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifodata[32] => ch_i_fifodata[32].IN1
i_fifodata[33] => ch_i_fifodata[33].IN1
i_fifodata[34] => ch_i_fifodata[34].IN1
i_fifodata[35] => ch_i_fifodata[35].IN1
i_fifodata[36] => ch_i_fifodata[36].IN1
i_fifodata[37] => ch_i_fifodata[37].IN1
i_fifodata[38] => ch_i_fifodata[38].IN1
i_fifodata[39] => ch_i_fifodata[39].IN1
i_fifodata[40] => ch_i_fifodata[40].IN1
i_fifodata[41] => ch_i_fifodata[41].IN1
i_fifodata[42] => ch_i_fifodata[42].IN1
i_fifodata[43] => ch_i_fifodata[43].IN1
i_fifodata[44] => ch_i_fifodata[44].IN1
i_fifodata[45] => ch_i_fifodata[45].IN1
i_fifodata[46] => ch_i_fifodata[46].IN1
i_fifodata[47] => ch_i_fifodata[47].IN1
i_fifodata[48] => ch_i_fifodata[48].IN1
i_fifodata[49] => ch_i_fifodata[49].IN1
i_fifodata[50] => ch_i_fifodata[50].IN1
i_fifodata[51] => ch_i_fifodata[51].IN1
i_fifodata[52] => ch_i_fifodata[52].IN1
i_fifodata[53] => ch_i_fifodata[53].IN1
i_fifodata[54] => ch_i_fifodata[54].IN1
i_fifodata[55] => ch_i_fifodata[55].IN1
i_fifodata[56] => ch_i_fifodata[56].IN1
i_fifodata[57] => ch_i_fifodata[57].IN1
i_fifodata[58] => ch_i_fifodata[58].IN1
i_fifodata[59] => ch_i_fifodata[59].IN1
i_fifodata[60] => ch_i_fifodata[60].IN1
i_fifodata[61] => ch_i_fifodata[61].IN1
i_fifodata[62] => ch_i_fifodata[62].IN1
i_fifodata[63] => ch_i_fifodata[63].IN1
i_fifodata[64] => ch_i_fifodata[64].IN1
i_fifodata[65] => ch_i_fifodata[65].IN1
i_fifodata[66] => ch_i_fifodata[66].IN1
i_fifodata[67] => ch_i_fifodata[67].IN1
i_fifodata[68] => ch_i_fifodata[68].IN1
i_fifodata[69] => ch_i_fifodata[69].IN1
i_fifodata[70] => ch_i_fifodata[70].IN1
i_fifodata[71] => ch_i_fifodata[71].IN1
i_fifodata[72] => ch_i_fifodata[72].IN1
i_fifodata[73] => ch_i_fifodata[73].IN1
i_fifodata[74] => ch_i_fifodata[74].IN1
i_fifodata[75] => ch_i_fifodata[75].IN1
i_fifodata[76] => ch_i_fifodata[76].IN1
i_fifodata[77] => ch_i_fifodata[77].IN1
i_fifodata[78] => ch_i_fifodata[78].IN1
i_fifodata[79] => ch_i_fifodata[79].IN1
i_fifodata[80] => ch_i_fifodata[80].IN1
i_fifodata[81] => ch_i_fifodata[81].IN1
i_fifodata[82] => ch_i_fifodata[82].IN1
i_fifodata[83] => ch_i_fifodata[83].IN1
i_fifodata[84] => ch_i_fifodata[84].IN1
i_fifodata[85] => ch_i_fifodata[85].IN1
i_fifodata[86] => ch_i_fifodata[86].IN1
i_fifodata[87] => ch_i_fifodata[87].IN1
i_fifodata[88] => ch_i_fifodata[88].IN1
i_fifodata[89] => ch_i_fifodata[89].IN1
i_fifodata[90] => ch_i_fifodata[90].IN1
i_fifodata[91] => ch_i_fifodata[91].IN1
i_fifodata[92] => ch_i_fifodata[92].IN1
i_fifodata[93] => ch_i_fifodata[93].IN1
i_fifodata[94] => ch_i_fifodata[94].IN1
i_fifodata[95] => ch_i_fifodata[95].IN1
i_fifodata[96] => ch_i_fifodata[96].IN1
i_fifodata[97] => ch_i_fifodata[97].IN1
i_fifodata[98] => ch_i_fifodata[98].IN1
i_fifodata[99] => ch_i_fifodata[99].IN1
i_fifodata[100] => ch_i_fifodata[100].IN1
i_fifodata[101] => ch_i_fifodata[101].IN1
i_fifodata[102] => ch_i_fifodata[102].IN1
i_fifodata[103] => ch_i_fifodata[103].IN1
i_fifodata[104] => ch_i_fifodata[104].IN1
i_fifodata[105] => ch_i_fifodata[105].IN1
i_fifodata[106] => ch_i_fifodata[106].IN1
i_fifodata[107] => ch_i_fifodata[107].IN1
i_fifodata[108] => ch_i_fifodata[108].IN1
i_fifodata[109] => ch_i_fifodata[109].IN1
i_fifodata[110] => ch_i_fifodata[110].IN1
i_fifodata[111] => ch_i_fifodata[111].IN1
i_fifodata[112] => ch_i_fifodata[112].IN1
i_fifodata[113] => ch_i_fifodata[113].IN1
i_fifodata[114] => ch_i_fifodata[114].IN1
i_fifodata[115] => ch_i_fifodata[115].IN1
i_fifodata[116] => ch_i_fifodata[116].IN1
i_fifodata[117] => ch_i_fifodata[117].IN1
i_fifodata[118] => ch_i_fifodata[118].IN1
i_fifodata[119] => ch_i_fifodata[119].IN1
i_fifodata[120] => ch_i_fifodata[120].IN1
i_fifodata[121] => ch_i_fifodata[121].IN1
i_fifodata[122] => ch_i_fifodata[122].IN1
i_fifodata[123] => ch_i_fifodata[123].IN1
i_fifodata[124] => ch_i_fifodata[124].IN1
i_fifodata[125] => ch_i_fifodata[125].IN1
i_fifodata[126] => ch_i_fifodata[126].IN1
i_fifodata[127] => ch_i_fifodata[127].IN1
i_fifodata[128] => ch_i_fifodata[128].IN1
i_fifodata[129] => ch_i_fifodata[129].IN1
i_fifodata[130] => ch_i_fifodata[130].IN1
i_fifodata[131] => ch_i_fifodata[131].IN1
i_fifodata[132] => ch_i_fifodata[132].IN1
i_fifodata[133] => ch_i_fifodata[133].IN1
i_fifodata[134] => ch_i_fifodata[134].IN1
i_fifodata[135] => ch_i_fifodata[135].IN1
i_fifodata[136] => ch_i_fifodata[136].IN1
i_fifodata[137] => ch_i_fifodata[137].IN1
i_fifodata[138] => ch_i_fifodata[138].IN1
i_fifodata[139] => ch_i_fifodata[139].IN1
i_fifodata[140] => ch_i_fifodata[140].IN1
i_fifodata[141] => ch_i_fifodata[141].IN1
i_fifodata[142] => ch_i_fifodata[142].IN1
i_fifodata[143] => ch_i_fifodata[143].IN1
i_fifodata[144] => ch_i_fifodata[144].IN1
i_fifodata[145] => ch_i_fifodata[145].IN1
i_fifodata[146] => ch_i_fifodata[146].IN1
i_fifodata[147] => ch_i_fifodata[147].IN1
i_fifodata[148] => ch_i_fifodata[148].IN1
i_fifodata[149] => ch_i_fifodata[149].IN1
i_fifodata[150] => ch_i_fifodata[150].IN1
i_fifodata[151] => ch_i_fifodata[151].IN1
i_fifodata[152] => ch_i_fifodata[152].IN1
i_fifodata[153] => ch_i_fifodata[153].IN1
i_fifodata[154] => ch_i_fifodata[154].IN1
i_fifodata[155] => ch_i_fifodata[155].IN1
i_fifodata[156] => ch_i_fifodata[156].IN1
i_fifodata[157] => ch_i_fifodata[157].IN1
i_fifodata[158] => ch_i_fifodata[158].IN1
i_fifodata[159] => ch_i_fifodata[159].IN1
i_fifodata[160] => ch_i_fifodata[160].IN1
i_fifodata[161] => ch_i_fifodata[161].IN1
i_fifodata[162] => ch_i_fifodata[162].IN1
i_fifodata[163] => ch_i_fifodata[163].IN1
i_fifodata[164] => ch_i_fifodata[164].IN1
i_fifodata[165] => ch_i_fifodata[165].IN1
i_fifodata[166] => ch_i_fifodata[166].IN1
i_fifodata[167] => ch_i_fifodata[167].IN1
i_fifodata[168] => ch_i_fifodata[168].IN1
i_fifodata[169] => ch_i_fifodata[169].IN1
i_fifodata[170] => ch_i_fifodata[170].IN1
i_fifodata[171] => ch_i_fifodata[171].IN1
i_fifodata[172] => ch_i_fifodata[172].IN1
i_fifodata[173] => ch_i_fifodata[173].IN1
i_fifodata[174] => ch_i_fifodata[174].IN1
i_fifodata[175] => ch_i_fifodata[175].IN1
i_fifodata[176] => ch_i_fifodata[176].IN1
i_fifodata[177] => ch_i_fifodata[177].IN1
i_fifodata[178] => ch_i_fifodata[178].IN1
i_fifodata[179] => ch_i_fifodata[179].IN1
i_fifodata[180] => ch_i_fifodata[180].IN1
i_fifodata[181] => ch_i_fifodata[181].IN1
i_fifodata[182] => ch_i_fifodata[182].IN1
i_fifodata[183] => ch_i_fifodata[183].IN1
i_fifodata[184] => ch_i_fifodata[184].IN1
i_fifodata[185] => ch_i_fifodata[185].IN1
i_fifodata[186] => ch_i_fifodata[186].IN1
i_fifodata[187] => ch_i_fifodata[187].IN1
i_fifodata[188] => ch_i_fifodata[188].IN1
i_fifodata[189] => ch_i_fifodata[189].IN1
i_fifodata[190] => ch_i_fifodata[190].IN1
i_fifodata[191] => ch_i_fifodata[191].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[3] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[4] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[5] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[6] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[7] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[8] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[9] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[10] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[11] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[12] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[13] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[14] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[15] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[16] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[17] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[18] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[19] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[20] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[21] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[22] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[23] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[24] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[25] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[26] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[27] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[28] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[29] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[30] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[31] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[32] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[33] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[34] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[35] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[36] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[37] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[38] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[39] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[40] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[41] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[42] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[43] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[44] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[45] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[46] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[47] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[48] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[49] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[50] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[51] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[52] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[53] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[54] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[55] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[56] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[57] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[58] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[59] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[60] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[61] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[62] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[63] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[64] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[65] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[66] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[67] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[68] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[69] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[70] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[71] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[72] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[73] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[74] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[75] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[76] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[77] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[78] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[79] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[80] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[81] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[82] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[83] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[84] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[85] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[86] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[87] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[88] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[89] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[90] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[91] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[92] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[93] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[94] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[95] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[96] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[97] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[98] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[99] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[100] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[101] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[102] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[103] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[104] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[105] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[106] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[107] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[108] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[109] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[110] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[111] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[112] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[113] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[114] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[115] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[116] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[117] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[118] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[119] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[120] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[121] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[122] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[123] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[124] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[125] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[126] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[127] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[128] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[129] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[130] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[131] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[132] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[133] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[134] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[135] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[136] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[137] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[138] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[139] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[140] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[141] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[142] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[143] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[144] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[145] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[146] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[147] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[148] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[149] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[150] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[151] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[152] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[153] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[154] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[155] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[156] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[157] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[158] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[159] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[160] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[161] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[162] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[163] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[164] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[165] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[166] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[167] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[168] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[169] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[170] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[171] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[172] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[173] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[174] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[175] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[176] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[177] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[178] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[179] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[180] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[181] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[182] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[183] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[184] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[185] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[186] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[187] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[188] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[189] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[190] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[191] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[192] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[193] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
i_fifodata[3] => down_data[3].IN1
i_fifodata[4] => down_data[4].IN1
i_fifodata[5] => down_data[5].IN1
i_fifodata[6] => down_data[6].IN1
i_fifodata[7] => down_data[7].IN1
i_fifodata[8] => down_data[8].IN1
i_fifodata[9] => down_data[9].IN1
i_fifodata[10] => down_data[10].IN1
i_fifodata[11] => down_data[11].IN1
i_fifodata[12] => down_data[12].IN1
i_fifodata[13] => down_data[13].IN1
i_fifodata[14] => down_data[14].IN1
i_fifodata[15] => down_data[15].IN1
i_fifodata[16] => down_data[16].IN1
i_fifodata[17] => down_data[17].IN1
i_fifodata[18] => down_data[18].IN1
i_fifodata[19] => down_data[19].IN1
i_fifodata[20] => down_data[20].IN1
i_fifodata[21] => down_data[21].IN1
i_fifodata[22] => down_data[22].IN1
i_fifodata[23] => down_data[23].IN1
i_fifodata[24] => down_data[24].IN1
i_fifodata[25] => down_data[25].IN1
i_fifodata[26] => down_data[26].IN1
i_fifodata[27] => down_data[27].IN1
i_fifodata[28] => down_data[28].IN1
i_fifodata[29] => down_data[29].IN1
i_fifodata[30] => down_data[30].IN1
i_fifodata[31] => down_data[31].IN1
i_fifodata[32] => down_data[32].IN1
i_fifodata[33] => down_data[33].IN1
i_fifodata[34] => down_data[34].IN1
i_fifodata[35] => down_data[35].IN1
i_fifodata[36] => down_data[36].IN1
i_fifodata[37] => down_data[37].IN1
i_fifodata[38] => down_data[38].IN1
i_fifodata[39] => down_data[39].IN1
i_fifodata[40] => down_data[40].IN1
i_fifodata[41] => down_data[41].IN1
i_fifodata[42] => down_data[42].IN1
i_fifodata[43] => down_data[43].IN1
i_fifodata[44] => down_data[44].IN1
i_fifodata[45] => down_data[45].IN1
i_fifodata[46] => down_data[46].IN1
i_fifodata[47] => down_data[47].IN1
i_fifodata[48] => down_data[48].IN1
i_fifodata[49] => down_data[49].IN1
i_fifodata[50] => down_data[50].IN1
i_fifodata[51] => down_data[51].IN1
i_fifodata[52] => down_data[52].IN1
i_fifodata[53] => down_data[53].IN1
i_fifodata[54] => down_data[54].IN1
i_fifodata[55] => down_data[55].IN1
i_fifodata[56] => down_data[56].IN1
i_fifodata[57] => down_data[57].IN1
i_fifodata[58] => down_data[58].IN1
i_fifodata[59] => down_data[59].IN1
i_fifodata[60] => down_data[60].IN1
i_fifodata[61] => down_data[61].IN1
i_fifodata[62] => down_data[62].IN1
i_fifodata[63] => down_data[63].IN1
i_fifodata[64] => down_data[64].IN1
i_fifodata[65] => down_data[65].IN1
i_fifodata[66] => down_data[66].IN1
i_fifodata[67] => down_data[67].IN1
i_fifodata[68] => down_data[68].IN1
i_fifodata[69] => down_data[69].IN1
i_fifodata[70] => down_data[70].IN1
i_fifodata[71] => down_data[71].IN1
i_fifodata[72] => down_data[72].IN1
i_fifodata[73] => down_data[73].IN1
i_fifodata[74] => down_data[74].IN1
i_fifodata[75] => down_data[75].IN1
i_fifodata[76] => down_data[76].IN1
i_fifodata[77] => down_data[77].IN1
i_fifodata[78] => down_data[78].IN1
i_fifodata[79] => down_data[79].IN1
i_fifodata[80] => down_data[80].IN1
i_fifodata[81] => down_data[81].IN1
i_fifodata[82] => down_data[82].IN1
i_fifodata[83] => down_data[83].IN1
i_fifodata[84] => down_data[84].IN1
i_fifodata[85] => down_data[85].IN1
i_fifodata[86] => down_data[86].IN1
i_fifodata[87] => down_data[87].IN1
i_fifodata[88] => down_data[88].IN1
i_fifodata[89] => down_data[89].IN1
i_fifodata[90] => down_data[90].IN1
i_fifodata[91] => down_data[91].IN1
i_fifodata[92] => down_data[92].IN1
i_fifodata[93] => down_data[93].IN1
i_fifodata[94] => down_data[94].IN1
i_fifodata[95] => down_data[95].IN1
i_fifodata[96] => down_data[96].IN1
i_fifodata[97] => down_data[97].IN1
i_fifodata[98] => down_data[98].IN1
i_fifodata[99] => down_data[99].IN1
i_fifodata[100] => down_data[100].IN1
i_fifodata[101] => down_data[101].IN1
i_fifodata[102] => down_data[102].IN1
i_fifodata[103] => down_data[103].IN1
i_fifodata[104] => down_data[104].IN1
i_fifodata[105] => down_data[105].IN1
i_fifodata[106] => down_data[106].IN1
i_fifodata[107] => down_data[107].IN1
i_fifodata[108] => down_data[108].IN1
i_fifodata[109] => down_data[109].IN1
i_fifodata[110] => down_data[110].IN1
i_fifodata[111] => down_data[111].IN1
i_fifodata[112] => down_data[112].IN1
i_fifodata[113] => down_data[113].IN1
i_fifodata[114] => down_data[114].IN1
i_fifodata[115] => down_data[115].IN1
i_fifodata[116] => down_data[116].IN1
i_fifodata[117] => down_data[117].IN1
i_fifodata[118] => down_data[118].IN1
i_fifodata[119] => down_data[119].IN1
i_fifodata[120] => down_data[120].IN1
i_fifodata[121] => down_data[121].IN1
i_fifodata[122] => down_data[122].IN1
i_fifodata[123] => down_data[123].IN1
i_fifodata[124] => down_data[124].IN1
i_fifodata[125] => down_data[125].IN1
i_fifodata[126] => down_data[126].IN1
i_fifodata[127] => down_data[127].IN1
i_fifodata[128] => down_data[128].IN1
i_fifodata[129] => down_data[129].IN1
i_fifodata[130] => down_data[130].IN1
i_fifodata[131] => down_data[131].IN1
i_fifodata[132] => down_data[132].IN1
i_fifodata[133] => down_data[133].IN1
i_fifodata[134] => down_data[134].IN1
i_fifodata[135] => down_data[135].IN1
i_fifodata[136] => down_data[136].IN1
i_fifodata[137] => down_data[137].IN1
i_fifodata[138] => down_data[138].IN1
i_fifodata[139] => down_data[139].IN1
i_fifodata[140] => down_data[140].IN1
i_fifodata[141] => down_data[141].IN1
i_fifodata[142] => down_data[142].IN1
i_fifodata[143] => down_data[143].IN1
i_fifodata[144] => down_data[144].IN1
i_fifodata[145] => down_data[145].IN1
i_fifodata[146] => down_data[146].IN1
i_fifodata[147] => down_data[147].IN1
i_fifodata[148] => down_data[148].IN1
i_fifodata[149] => down_data[149].IN1
i_fifodata[150] => down_data[150].IN1
i_fifodata[151] => down_data[151].IN1
i_fifodata[152] => down_data[152].IN1
i_fifodata[153] => down_data[153].IN1
i_fifodata[154] => down_data[154].IN1
i_fifodata[155] => down_data[155].IN1
i_fifodata[156] => down_data[156].IN1
i_fifodata[157] => down_data[157].IN1
i_fifodata[158] => down_data[158].IN1
i_fifodata[159] => down_data[159].IN1
i_fifodata[160] => down_data[160].IN1
i_fifodata[161] => down_data[161].IN1
i_fifodata[162] => down_data[162].IN1
i_fifodata[163] => down_data[163].IN1
i_fifodata[164] => down_data[164].IN1
i_fifodata[165] => down_data[165].IN1
i_fifodata[166] => down_data[166].IN1
i_fifodata[167] => down_data[167].IN1
i_fifodata[168] => down_data[168].IN1
i_fifodata[169] => down_data[169].IN1
i_fifodata[170] => down_data[170].IN1
i_fifodata[171] => down_data[171].IN1
i_fifodata[172] => down_data[172].IN1
i_fifodata[173] => down_data[173].IN1
i_fifodata[174] => down_data[174].IN1
i_fifodata[175] => down_data[175].IN1
i_fifodata[176] => down_data[176].IN1
i_fifodata[177] => down_data[177].IN1
i_fifodata[178] => down_data[178].IN1
i_fifodata[179] => down_data[179].IN1
i_fifodata[180] => down_data[180].IN1
i_fifodata[181] => down_data[181].IN1
i_fifodata[182] => down_data[182].IN1
i_fifodata[183] => down_data[183].IN1
i_fifodata[184] => down_data[184].IN1
i_fifodata[185] => down_data[185].IN1
i_fifodata[186] => down_data[186].IN1
i_fifodata[187] => down_data[187].IN1
i_fifodata[188] => down_data[188].IN1
i_fifodata[189] => down_data[189].IN1
i_fifodata[190] => down_data[190].IN1
i_fifodata[191] => down_data[191].IN1
i_fifodata[192] => down_data[192].IN1
i_fifodata[193] => down_data[193].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_data[35] => o_data.DATAA
i_data[35] => r_data[35].DATAIN
i_data[36] => o_data.DATAA
i_data[36] => r_data[36].DATAIN
i_data[37] => o_data.DATAA
i_data[37] => r_data[37].DATAIN
i_data[38] => o_data.DATAA
i_data[38] => r_data[38].DATAIN
i_data[39] => o_data.DATAA
i_data[39] => r_data[39].DATAIN
i_data[40] => o_data.DATAA
i_data[40] => r_data[40].DATAIN
i_data[41] => o_data.DATAA
i_data[41] => r_data[41].DATAIN
i_data[42] => o_data.DATAA
i_data[42] => r_data[42].DATAIN
i_data[43] => o_data.DATAA
i_data[43] => r_data[43].DATAIN
i_data[44] => o_data.DATAA
i_data[44] => r_data[44].DATAIN
i_data[45] => o_data.DATAA
i_data[45] => r_data[45].DATAIN
i_data[46] => o_data.DATAA
i_data[46] => r_data[46].DATAIN
i_data[47] => o_data.DATAA
i_data[47] => r_data[47].DATAIN
i_data[48] => o_data.DATAA
i_data[48] => r_data[48].DATAIN
i_data[49] => o_data.DATAA
i_data[49] => r_data[49].DATAIN
i_data[50] => o_data.DATAA
i_data[50] => r_data[50].DATAIN
i_data[51] => o_data.DATAA
i_data[51] => r_data[51].DATAIN
i_data[52] => o_data.DATAA
i_data[52] => r_data[52].DATAIN
i_data[53] => o_data.DATAA
i_data[53] => r_data[53].DATAIN
i_data[54] => o_data.DATAA
i_data[54] => r_data[54].DATAIN
i_data[55] => o_data.DATAA
i_data[55] => r_data[55].DATAIN
i_data[56] => o_data.DATAA
i_data[56] => r_data[56].DATAIN
i_data[57] => o_data.DATAA
i_data[57] => r_data[57].DATAIN
i_data[58] => o_data.DATAA
i_data[58] => r_data[58].DATAIN
i_data[59] => o_data.DATAA
i_data[59] => r_data[59].DATAIN
i_data[60] => o_data.DATAA
i_data[60] => r_data[60].DATAIN
i_data[61] => o_data.DATAA
i_data[61] => r_data[61].DATAIN
i_data[62] => o_data.DATAA
i_data[62] => r_data[62].DATAIN
i_data[63] => o_data.DATAA
i_data[63] => r_data[63].DATAIN
i_data[64] => o_data.DATAA
i_data[64] => r_data[64].DATAIN
i_data[65] => o_data.DATAA
i_data[65] => r_data[65].DATAIN
i_data[66] => o_data.DATAA
i_data[66] => r_data[66].DATAIN
i_data[67] => o_data.DATAA
i_data[67] => r_data[67].DATAIN
i_data[68] => o_data.DATAA
i_data[68] => r_data[68].DATAIN
i_data[69] => o_data.DATAA
i_data[69] => r_data[69].DATAIN
i_data[70] => o_data.DATAA
i_data[70] => r_data[70].DATAIN
i_data[71] => o_data.DATAA
i_data[71] => r_data[71].DATAIN
i_data[72] => o_data.DATAA
i_data[72] => r_data[72].DATAIN
i_data[73] => o_data.DATAA
i_data[73] => r_data[73].DATAIN
i_data[74] => o_data.DATAA
i_data[74] => r_data[74].DATAIN
i_data[75] => o_data.DATAA
i_data[75] => r_data[75].DATAIN
i_data[76] => o_data.DATAA
i_data[76] => r_data[76].DATAIN
i_data[77] => o_data.DATAA
i_data[77] => r_data[77].DATAIN
i_data[78] => o_data.DATAA
i_data[78] => r_data[78].DATAIN
i_data[79] => o_data.DATAA
i_data[79] => r_data[79].DATAIN
i_data[80] => o_data.DATAA
i_data[80] => r_data[80].DATAIN
i_data[81] => o_data.DATAA
i_data[81] => r_data[81].DATAIN
i_data[82] => o_data.DATAA
i_data[82] => r_data[82].DATAIN
i_data[83] => o_data.DATAA
i_data[83] => r_data[83].DATAIN
i_data[84] => o_data.DATAA
i_data[84] => r_data[84].DATAIN
i_data[85] => o_data.DATAA
i_data[85] => r_data[85].DATAIN
i_data[86] => o_data.DATAA
i_data[86] => r_data[86].DATAIN
i_data[87] => o_data.DATAA
i_data[87] => r_data[87].DATAIN
i_data[88] => o_data.DATAA
i_data[88] => r_data[88].DATAIN
i_data[89] => o_data.DATAA
i_data[89] => r_data[89].DATAIN
i_data[90] => o_data.DATAA
i_data[90] => r_data[90].DATAIN
i_data[91] => o_data.DATAA
i_data[91] => r_data[91].DATAIN
i_data[92] => o_data.DATAA
i_data[92] => r_data[92].DATAIN
i_data[93] => o_data.DATAA
i_data[93] => r_data[93].DATAIN
i_data[94] => o_data.DATAA
i_data[94] => r_data[94].DATAIN
i_data[95] => o_data.DATAA
i_data[95] => r_data[95].DATAIN
i_data[96] => o_data.DATAA
i_data[96] => r_data[96].DATAIN
i_data[97] => o_data.DATAA
i_data[97] => r_data[97].DATAIN
i_data[98] => o_data.DATAA
i_data[98] => r_data[98].DATAIN
i_data[99] => o_data.DATAA
i_data[99] => r_data[99].DATAIN
i_data[100] => o_data.DATAA
i_data[100] => r_data[100].DATAIN
i_data[101] => o_data.DATAA
i_data[101] => r_data[101].DATAIN
i_data[102] => o_data.DATAA
i_data[102] => r_data[102].DATAIN
i_data[103] => o_data.DATAA
i_data[103] => r_data[103].DATAIN
i_data[104] => o_data.DATAA
i_data[104] => r_data[104].DATAIN
i_data[105] => o_data.DATAA
i_data[105] => r_data[105].DATAIN
i_data[106] => o_data.DATAA
i_data[106] => r_data[106].DATAIN
i_data[107] => o_data.DATAA
i_data[107] => r_data[107].DATAIN
i_data[108] => o_data.DATAA
i_data[108] => r_data[108].DATAIN
i_data[109] => o_data.DATAA
i_data[109] => r_data[109].DATAIN
i_data[110] => o_data.DATAA
i_data[110] => r_data[110].DATAIN
i_data[111] => o_data.DATAA
i_data[111] => r_data[111].DATAIN
i_data[112] => o_data.DATAA
i_data[112] => r_data[112].DATAIN
i_data[113] => o_data.DATAA
i_data[113] => r_data[113].DATAIN
i_data[114] => o_data.DATAA
i_data[114] => r_data[114].DATAIN
i_data[115] => o_data.DATAA
i_data[115] => r_data[115].DATAIN
i_data[116] => o_data.DATAA
i_data[116] => r_data[116].DATAIN
i_data[117] => o_data.DATAA
i_data[117] => r_data[117].DATAIN
i_data[118] => o_data.DATAA
i_data[118] => r_data[118].DATAIN
i_data[119] => o_data.DATAA
i_data[119] => r_data[119].DATAIN
i_data[120] => o_data.DATAA
i_data[120] => r_data[120].DATAIN
i_data[121] => o_data.DATAA
i_data[121] => r_data[121].DATAIN
i_data[122] => o_data.DATAA
i_data[122] => r_data[122].DATAIN
i_data[123] => o_data.DATAA
i_data[123] => r_data[123].DATAIN
i_data[124] => o_data.DATAA
i_data[124] => r_data[124].DATAIN
i_data[125] => o_data.DATAA
i_data[125] => r_data[125].DATAIN
i_data[126] => o_data.DATAA
i_data[126] => r_data[126].DATAIN
i_data[127] => o_data.DATAA
i_data[127] => r_data[127].DATAIN
i_data[128] => o_data.DATAA
i_data[128] => r_data[128].DATAIN
i_data[129] => o_data.DATAA
i_data[129] => r_data[129].DATAIN
i_data[130] => o_data.DATAA
i_data[130] => r_data[130].DATAIN
i_data[131] => o_data.DATAA
i_data[131] => r_data[131].DATAIN
i_data[132] => o_data.DATAA
i_data[132] => r_data[132].DATAIN
i_data[133] => o_data.DATAA
i_data[133] => r_data[133].DATAIN
i_data[134] => o_data.DATAA
i_data[134] => r_data[134].DATAIN
i_data[135] => o_data.DATAA
i_data[135] => r_data[135].DATAIN
i_data[136] => o_data.DATAA
i_data[136] => r_data[136].DATAIN
i_data[137] => o_data.DATAA
i_data[137] => r_data[137].DATAIN
i_data[138] => o_data.DATAA
i_data[138] => r_data[138].DATAIN
i_data[139] => o_data.DATAA
i_data[139] => r_data[139].DATAIN
i_data[140] => o_data.DATAA
i_data[140] => r_data[140].DATAIN
i_data[141] => o_data.DATAA
i_data[141] => r_data[141].DATAIN
i_data[142] => o_data.DATAA
i_data[142] => r_data[142].DATAIN
i_data[143] => o_data.DATAA
i_data[143] => r_data[143].DATAIN
i_data[144] => o_data.DATAA
i_data[144] => r_data[144].DATAIN
i_data[145] => o_data.DATAA
i_data[145] => r_data[145].DATAIN
i_data[146] => o_data.DATAA
i_data[146] => r_data[146].DATAIN
i_data[147] => o_data.DATAA
i_data[147] => r_data[147].DATAIN
i_data[148] => o_data.DATAA
i_data[148] => r_data[148].DATAIN
i_data[149] => o_data.DATAA
i_data[149] => r_data[149].DATAIN
i_data[150] => o_data.DATAA
i_data[150] => r_data[150].DATAIN
i_data[151] => o_data.DATAA
i_data[151] => r_data[151].DATAIN
i_data[152] => o_data.DATAA
i_data[152] => r_data[152].DATAIN
i_data[153] => o_data.DATAA
i_data[153] => r_data[153].DATAIN
i_data[154] => o_data.DATAA
i_data[154] => r_data[154].DATAIN
i_data[155] => o_data.DATAA
i_data[155] => r_data[155].DATAIN
i_data[156] => o_data.DATAA
i_data[156] => r_data[156].DATAIN
i_data[157] => o_data.DATAA
i_data[157] => r_data[157].DATAIN
i_data[158] => o_data.DATAA
i_data[158] => r_data[158].DATAIN
i_data[159] => o_data.DATAA
i_data[159] => r_data[159].DATAIN
i_data[160] => o_data.DATAA
i_data[160] => r_data[160].DATAIN
i_data[161] => o_data.DATAA
i_data[161] => r_data[161].DATAIN
i_data[162] => o_data.DATAA
i_data[162] => r_data[162].DATAIN
i_data[163] => o_data.DATAA
i_data[163] => r_data[163].DATAIN
i_data[164] => o_data.DATAA
i_data[164] => r_data[164].DATAIN
i_data[165] => o_data.DATAA
i_data[165] => r_data[165].DATAIN
i_data[166] => o_data.DATAA
i_data[166] => r_data[166].DATAIN
i_data[167] => o_data.DATAA
i_data[167] => r_data[167].DATAIN
i_data[168] => o_data.DATAA
i_data[168] => r_data[168].DATAIN
i_data[169] => o_data.DATAA
i_data[169] => r_data[169].DATAIN
i_data[170] => o_data.DATAA
i_data[170] => r_data[170].DATAIN
i_data[171] => o_data.DATAA
i_data[171] => r_data[171].DATAIN
i_data[172] => o_data.DATAA
i_data[172] => r_data[172].DATAIN
i_data[173] => o_data.DATAA
i_data[173] => r_data[173].DATAIN
i_data[174] => o_data.DATAA
i_data[174] => r_data[174].DATAIN
i_data[175] => o_data.DATAA
i_data[175] => r_data[175].DATAIN
i_data[176] => o_data.DATAA
i_data[176] => r_data[176].DATAIN
i_data[177] => o_data.DATAA
i_data[177] => r_data[177].DATAIN
i_data[178] => o_data.DATAA
i_data[178] => r_data[178].DATAIN
i_data[179] => o_data.DATAA
i_data[179] => r_data[179].DATAIN
i_data[180] => o_data.DATAA
i_data[180] => r_data[180].DATAIN
i_data[181] => o_data.DATAA
i_data[181] => r_data[181].DATAIN
i_data[182] => o_data.DATAA
i_data[182] => r_data[182].DATAIN
i_data[183] => o_data.DATAA
i_data[183] => r_data[183].DATAIN
i_data[184] => o_data.DATAA
i_data[184] => r_data[184].DATAIN
i_data[185] => o_data.DATAA
i_data[185] => r_data[185].DATAIN
i_data[186] => o_data.DATAA
i_data[186] => r_data[186].DATAIN
i_data[187] => o_data.DATAA
i_data[187] => r_data[187].DATAIN
i_data[188] => o_data.DATAA
i_data[188] => r_data[188].DATAIN
i_data[189] => o_data.DATAA
i_data[189] => r_data[189].DATAIN
i_data[190] => o_data.DATAA
i_data[190] => r_data[190].DATAIN
i_data[191] => o_data.DATAA
i_data[191] => r_data[191].DATAIN
i_data[192] => o_data.DATAA
i_data[192] => r_data[192].DATAIN
i_data[193] => o_data.DATAA
i_data[193] => r_data[193].DATAIN
i_data[194] => o_data.DATAA
i_data[194] => r_data[194].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[64] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[65] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[66] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[67] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[68] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[69] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[70] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[71] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[72] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[73] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[74] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[75] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[76] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[77] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[78] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[79] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[80] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[81] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[82] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[83] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[84] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[85] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[86] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[87] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[88] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[89] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[90] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[91] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[92] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[93] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[94] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[95] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[96] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[97] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[98] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[99] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[100] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[101] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[102] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[103] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[104] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[105] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[106] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[107] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[108] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[109] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[110] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[111] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[112] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[113] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[114] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[115] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[116] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[117] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[118] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[119] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[120] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[121] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[122] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[123] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[124] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[125] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[126] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[127] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[128] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[129] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[130] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[131] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[132] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[133] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[134] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[135] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[136] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[137] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[138] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[139] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[140] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[141] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[142] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[143] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[144] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[145] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[146] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[147] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[148] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[149] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[150] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[151] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[152] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[153] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[154] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[155] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[156] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[157] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[158] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[159] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[160] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[161] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[162] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[163] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[164] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[165] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[166] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[167] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[168] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[169] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[170] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[171] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[172] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[173] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[174] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[175] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[176] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[177] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[178] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[179] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[180] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[181] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[182] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[183] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[184] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[185] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[186] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[187] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[188] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[189] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[190] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[191] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[192] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[193] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[194] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5
out_feedback_out_1[0] <= matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region.out_feedback_out_1
in_feedback_stall_in_1[0] => in_feedback_stall_in_1[0].IN1
out_feedback_valid_out_1[0] <= matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region.out_feedback_valid_out_1
in_iowr_bl_return_matvec_i_fifoready[0] => in_iowr_bl_return_matvec_i_fifoready[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_iowr_bl_return_matvec_o_fifodata[0] <= matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region.out_iowr_bl_return_matvec_o_fifodata
out_iowr_bl_return_matvec_o_fifovalid[0] <= matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region.out_iowr_bl_return_matvec_o_fifovalid
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= matvec_B5_merge:thematvec_B5_merge.out_stall_out_0
out_valid_out_0[0] <= matvec_B5_branch:thematvec_B5_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_B5_merge:thematvec_B5_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_B5_branch:thematvec_B5_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region
out_valid_out[0] <= SE_stall_entry_V1.DB_MAX_OUTPUT_PORT_TYPE
in_iowr_bl_return_matvec_i_fifoready[0] => in_iowr_bl_return_matvec_i_fifoready[0].IN1
out_iowr_bl_return_matvec_o_fifodata[0] <= matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0.out_iowr_bl_return_matvec_o_fifodata
out_iowr_bl_return_matvec_o_fifovalid[0] <= matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0.out_iowr_bl_return_matvec_o_fifovalid
out_feedback_out_1[0] <= matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1.out_feedback_out_1
in_feedback_stall_in_1[0] => in_feedback_stall_in_1[0].IN1
out_feedback_valid_out_1[0] <= matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1.out_feedback_valid_out_1
in_stall_in[0] => SE_stall_entry_consumed1.IN0
out_stall_out[0] <= SE_stall_entry_wireStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => SE_stall_entry_consumed0.IN1
in_valid_in[0] => SE_stall_entry_consumed1.IN1
in_valid_in[0] => SE_stall_entry_StallValid[0].IN1
in_valid_in[0] => SE_stall_entry_V0.IN1
in_valid_in[0] => SE_stall_entry_V1.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1
out_data_out[0] <= matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_matvec1_reg.out_data_out
out_valid_out[0] <= matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_matvec1_reg.out_valid_out
in_feedback_stall_in_1[0] => i_llvm_fpga_push_token_i1_throttle_push_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_1[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1.feedback_out
out_feedback_valid_out_1[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_throttle_push_matvec1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_throttle_push_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1|matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_matvec1_reg
out_data_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_throttle_push_matvec1_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0
out_iowr_bl_return_matvec_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
in_iowr_bl_return_matvec_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_return_matvec_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => element_extension1_q[0].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => o_valid.IN1
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|hld_loop_profiler:thematvec_B1_start_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|hld_loop_profiler:thematvec_B1_start_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|hld_loop_profiler:thematvec_B2_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|hld_loop_profiler:thematvec_B2_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|hld_loop_profiler:thematvec_B3_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|hld_loop_profiler:thematvec_B3_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_stall_out_0[0] <= matvec_B0_runOnce_merge:thematvec_B0_runOnce_merge.out_stall_out_0
out_valid_out_0[0] <= matvec_B0_runOnce_branch:thematvec_B0_runOnce_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_B0_runOnce_branch:thematvec_B0_runOnce_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region
out_valid_out[0] <= matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0.out_valid_out
in_stall_in[0] => SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_B0_runOnce_merge_reg:thematvec_B0_runOnce_merge_reg
out_data_out[0] <= matvec_B0_runOnce_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= matvec_B0_runOnce_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => matvec_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_matvec_B0_runOnce_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= matvec_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => matvec_B0_runOnce_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => matvec_B0_runOnce_merge_reg_valid_reg_q[0].DATAIN
clock => matvec_B0_runOnce_merge_reg_data_reg_q[0].CLK
clock => matvec_B0_runOnce_merge_reg_valid_reg_q[0].CLK
resetn => matvec_B0_runOnce_merge_reg_data_reg_q[0].ACLR
resetn => matvec_B0_runOnce_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1
out_data_out[0] <= matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg.out_data_out
out_valid_out[0] <= matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg.out_valid_out
in_feedback_stall_in_0[0] => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1.feedback_out
out_feedback_valid_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg
out_data_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0
out_data_out[0] <= matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg.out_data_out
out_valid_out[0] <= matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg.out_valid_out
in_feedback_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_matvec1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_matvec1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_0[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1.stall_out
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_matvec1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_token_i1_wt_limpop_matvec1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_token_i1_wt_limpop_matvec1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_matvec1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg
out_data_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg_valid_reg_q[0].ACLR


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce|matvec_B0_runOnce_merge:thematvec_B0_runOnce_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|acl_reset_wire:thereset_wire_inst
clock => ~NO_FANOUT~
resetn => o_resetn.DATAIN
o_resetn <= resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|acl_avm_to_ic:avmm_1_.t[0].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|acl_avm_to_ic:avmm_1_.t[1].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|acl_avm_to_ic:avmm_1_.t[2].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw
clock => acl_ic_host_endpoint:m[0].m_endp.clock
clock => acl_ic_host_endpoint:m[1].m_endp.clock
clock => acl_ic_host_endpoint:m[2].m_endp.clock
clock => acl_ic_agent_endpoint:s.s_endp.clock
clock => acl_arb2:a[0].a.clock
clock => acl_arb2:a[1].a.clock
clock => acl_arb_pipeline_reg:dp[0].dp.clock
clock => acl_arb_pipeline_reg:dp[1].dp.clock
clock => acl_arb_pipeline_reg:dp[2].dp.clock
clock => acl_arb_pipeline_reg:dp[3].dp.clock
clock => acl_arb_staging_reg:sp[0].sp.clock
resetn => acl_ic_host_endpoint:m[0].m_endp.resetn
resetn => acl_ic_host_endpoint:m[1].m_endp.resetn
resetn => acl_ic_host_endpoint:m[2].m_endp.resetn
resetn => acl_ic_agent_endpoint:s.s_endp.resetn
resetn => acl_arb2:a[0].a.resetn
resetn => acl_arb2:a[1].a.resetn
resetn => acl_arb_pipeline_reg:dp[0].dp.resetn
resetn => acl_arb_pipeline_reg:dp[1].dp.resetn
resetn => acl_arb_pipeline_reg:dp[2].dp.resetn
resetn => acl_arb_pipeline_reg:dp[3].dp.resetn
resetn => acl_arb_staging_reg:sp[0].sp.resetn
m_arb_request[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.request.DATAIN
m_arb_request[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.request.DATAIN
m_arb_request[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.request.DATAIN
m_arb_enable[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.enable.DATAIN
m_arb_enable[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.enable.DATAIN
m_arb_enable[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.enable.DATAIN
m_arb_read[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.read.DATAIN
m_arb_read[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.read.DATAIN
m_arb_read[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.read.DATAIN
m_arb_write[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.write.DATAIN
m_arb_write[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.write.DATAIN
m_arb_write[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.write.DATAIN
m_arb_burstcount[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.burstcount[0].DATAIN
m_arb_burstcount[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.burstcount[0].DATAIN
m_arb_burstcount[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.burstcount[0].DATAIN
m_arb_address[2][0] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[0].DATAIN
m_arb_address[2][1] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[1].DATAIN
m_arb_address[2][2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[2].DATAIN
m_arb_address[2][3] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[3].DATAIN
m_arb_address[2][4] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[4].DATAIN
m_arb_address[2][5] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[5].DATAIN
m_arb_address[2][6] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[6].DATAIN
m_arb_address[2][7] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[7].DATAIN
m_arb_address[2][8] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[8].DATAIN
m_arb_address[2][9] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[9].DATAIN
m_arb_address[2][10] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[10].DATAIN
m_arb_address[2][11] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[11].DATAIN
m_arb_address[2][12] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[12].DATAIN
m_arb_address[2][13] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[13].DATAIN
m_arb_address[2][14] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[14].DATAIN
m_arb_address[2][15] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[15].DATAIN
m_arb_address[2][16] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[16].DATAIN
m_arb_address[2][17] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[17].DATAIN
m_arb_address[2][18] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[18].DATAIN
m_arb_address[2][19] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[19].DATAIN
m_arb_address[2][20] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[20].DATAIN
m_arb_address[2][21] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[21].DATAIN
m_arb_address[2][22] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[22].DATAIN
m_arb_address[2][23] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[23].DATAIN
m_arb_address[2][24] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[24].DATAIN
m_arb_address[2][25] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[25].DATAIN
m_arb_address[2][26] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[26].DATAIN
m_arb_address[2][27] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[27].DATAIN
m_arb_address[2][28] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[28].DATAIN
m_arb_address[2][29] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[29].DATAIN
m_arb_address[1][0] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[0].DATAIN
m_arb_address[1][1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[1].DATAIN
m_arb_address[1][2] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[2].DATAIN
m_arb_address[1][3] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[3].DATAIN
m_arb_address[1][4] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[4].DATAIN
m_arb_address[1][5] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[5].DATAIN
m_arb_address[1][6] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[6].DATAIN
m_arb_address[1][7] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[7].DATAIN
m_arb_address[1][8] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[8].DATAIN
m_arb_address[1][9] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[9].DATAIN
m_arb_address[1][10] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[10].DATAIN
m_arb_address[1][11] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[11].DATAIN
m_arb_address[1][12] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[12].DATAIN
m_arb_address[1][13] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[13].DATAIN
m_arb_address[1][14] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[14].DATAIN
m_arb_address[1][15] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[15].DATAIN
m_arb_address[1][16] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[16].DATAIN
m_arb_address[1][17] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[17].DATAIN
m_arb_address[1][18] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[18].DATAIN
m_arb_address[1][19] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[19].DATAIN
m_arb_address[1][20] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[20].DATAIN
m_arb_address[1][21] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[21].DATAIN
m_arb_address[1][22] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[22].DATAIN
m_arb_address[1][23] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[23].DATAIN
m_arb_address[1][24] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[24].DATAIN
m_arb_address[1][25] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[25].DATAIN
m_arb_address[1][26] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[26].DATAIN
m_arb_address[1][27] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[27].DATAIN
m_arb_address[1][28] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[28].DATAIN
m_arb_address[1][29] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[29].DATAIN
m_arb_address[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[0].DATAIN
m_arb_address[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[1].DATAIN
m_arb_address[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[2].DATAIN
m_arb_address[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[3].DATAIN
m_arb_address[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[4].DATAIN
m_arb_address[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[5].DATAIN
m_arb_address[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[6].DATAIN
m_arb_address[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[7].DATAIN
m_arb_address[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[8].DATAIN
m_arb_address[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[9].DATAIN
m_arb_address[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[10].DATAIN
m_arb_address[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[11].DATAIN
m_arb_address[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[12].DATAIN
m_arb_address[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[13].DATAIN
m_arb_address[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[14].DATAIN
m_arb_address[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[15].DATAIN
m_arb_address[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[16].DATAIN
m_arb_address[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[17].DATAIN
m_arb_address[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[18].DATAIN
m_arb_address[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[19].DATAIN
m_arb_address[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[20].DATAIN
m_arb_address[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[21].DATAIN
m_arb_address[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[22].DATAIN
m_arb_address[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[23].DATAIN
m_arb_address[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[24].DATAIN
m_arb_address[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[25].DATAIN
m_arb_address[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[26].DATAIN
m_arb_address[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[27].DATAIN
m_arb_address[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[28].DATAIN
m_arb_address[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[29].DATAIN
m_arb_writedata[2][0] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[2][1] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[2][2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[2][3] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[2][4] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[2][5] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[2][6] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[2][7] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[2][8] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[2][9] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[2][10] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[2][11] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[2][12] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[2][13] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[2][14] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[2][15] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[2][16] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[2][17] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[2][18] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[2][19] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[2][20] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[2][21] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[2][22] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[2][23] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[2][24] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[2][25] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[2][26] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[2][27] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[2][28] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[2][29] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[2][30] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[2][31] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[31].DATAIN
m_arb_writedata[1][0] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[1][1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[1][2] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[1][3] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[1][4] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[1][5] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[1][6] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[1][7] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[1][8] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[1][9] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[1][10] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[1][11] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[1][12] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[1][13] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[1][14] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[1][15] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[1][16] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[1][17] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[1][18] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[1][19] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[1][20] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[1][21] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[1][22] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[1][23] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[1][24] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[1][25] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[1][26] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[1][27] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[1][28] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[1][29] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[1][30] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[1][31] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[31].DATAIN
m_arb_writedata[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[0][30] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[0][31] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[31].DATAIN
m_arb_byteenable[2][0] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[2][1] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[2][2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[2][3] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[3].DATAIN
m_arb_byteenable[1][0] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[1][1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[1][2] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[1][3] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[3].DATAIN
m_arb_byteenable[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[3].DATAIN
m_arb_stall[2] <= m_arb_stall[2].DB_MAX_OUTPUT_PORT_TYPE
m_arb_stall[1] <= m_arb_stall[1].DB_MAX_OUTPUT_PORT_TYPE
m_arb_stall[0] <= m_arb_stall[0].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[2] <= m_wrp_ack[2].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[1] <= m_wrp_ack[1].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[0] <= m_wrp_ack[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[2] <= m_rrp_datavalid[2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[1] <= m_rrp_datavalid[1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[0] <= m_rrp_datavalid[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][0] <= m_rrp_data[2][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][1] <= m_rrp_data[2][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][2] <= m_rrp_data[2][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][3] <= m_rrp_data[2][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][4] <= m_rrp_data[2][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][5] <= m_rrp_data[2][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][6] <= m_rrp_data[2][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][7] <= m_rrp_data[2][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][8] <= m_rrp_data[2][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][9] <= m_rrp_data[2][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][10] <= m_rrp_data[2][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][11] <= m_rrp_data[2][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][12] <= m_rrp_data[2][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][13] <= m_rrp_data[2][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][14] <= m_rrp_data[2][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][15] <= m_rrp_data[2][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][16] <= m_rrp_data[2][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][17] <= m_rrp_data[2][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][18] <= m_rrp_data[2][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][19] <= m_rrp_data[2][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][20] <= m_rrp_data[2][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][21] <= m_rrp_data[2][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][22] <= m_rrp_data[2][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][23] <= m_rrp_data[2][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][24] <= m_rrp_data[2][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][25] <= m_rrp_data[2][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][26] <= m_rrp_data[2][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][27] <= m_rrp_data[2][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][28] <= m_rrp_data[2][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][29] <= m_rrp_data[2][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][30] <= m_rrp_data[2][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][31] <= m_rrp_data[2][31].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][0] <= m_rrp_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][1] <= m_rrp_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][2] <= m_rrp_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][3] <= m_rrp_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][4] <= m_rrp_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][5] <= m_rrp_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][6] <= m_rrp_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][7] <= m_rrp_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][8] <= m_rrp_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][9] <= m_rrp_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][10] <= m_rrp_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][11] <= m_rrp_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][12] <= m_rrp_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][13] <= m_rrp_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][14] <= m_rrp_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][15] <= m_rrp_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][16] <= m_rrp_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][17] <= m_rrp_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][18] <= m_rrp_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][19] <= m_rrp_data[1][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][20] <= m_rrp_data[1][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][21] <= m_rrp_data[1][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][22] <= m_rrp_data[1][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][23] <= m_rrp_data[1][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][24] <= m_rrp_data[1][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][25] <= m_rrp_data[1][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][26] <= m_rrp_data[1][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][27] <= m_rrp_data[1][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][28] <= m_rrp_data[1][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][29] <= m_rrp_data[1][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][30] <= m_rrp_data[1][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][31] <= m_rrp_data[1][31].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][0] <= m_rrp_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][1] <= m_rrp_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][2] <= m_rrp_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][3] <= m_rrp_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][4] <= m_rrp_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][5] <= m_rrp_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][6] <= m_rrp_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][7] <= m_rrp_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][8] <= m_rrp_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][9] <= m_rrp_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][10] <= m_rrp_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][11] <= m_rrp_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][12] <= m_rrp_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][13] <= m_rrp_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][14] <= m_rrp_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][15] <= m_rrp_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][16] <= m_rrp_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][17] <= m_rrp_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][18] <= m_rrp_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][19] <= m_rrp_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][20] <= m_rrp_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][21] <= m_rrp_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][22] <= m_rrp_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][23] <= m_rrp_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][24] <= m_rrp_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][25] <= m_rrp_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][26] <= m_rrp_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][27] <= m_rrp_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][28] <= m_rrp_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][29] <= m_rrp_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][30] <= m_rrp_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][31] <= m_rrp_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_request <= mout_arb_request.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_enable <= mout_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_read <= mout_arb_read.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_write <= mout_arb_write.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_burstcount <= mout_arb_burstcount.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[0] <= mout_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[1] <= mout_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[2] <= mout_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[3] <= mout_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[4] <= mout_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[5] <= mout_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[6] <= mout_arb_address[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[7] <= mout_arb_address[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[8] <= mout_arb_address[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[9] <= mout_arb_address[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[10] <= mout_arb_address[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[11] <= mout_arb_address[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[12] <= mout_arb_address[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[13] <= mout_arb_address[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[14] <= mout_arb_address[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[15] <= mout_arb_address[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[16] <= mout_arb_address[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[17] <= mout_arb_address[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[18] <= mout_arb_address[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[19] <= mout_arb_address[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[20] <= mout_arb_address[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[21] <= mout_arb_address[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[22] <= mout_arb_address[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[23] <= mout_arb_address[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[24] <= mout_arb_address[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[25] <= mout_arb_address[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[26] <= mout_arb_address[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[27] <= mout_arb_address[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[28] <= mout_arb_address[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[29] <= mout_arb_address[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[0] <= mout_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[1] <= mout_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[2] <= mout_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[3] <= mout_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[4] <= mout_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[5] <= mout_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[6] <= mout_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[7] <= mout_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[8] <= mout_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[9] <= mout_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[10] <= mout_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[11] <= mout_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[12] <= mout_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[13] <= mout_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[14] <= mout_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[15] <= mout_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[16] <= mout_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[17] <= mout_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[18] <= mout_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[19] <= mout_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[20] <= mout_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[21] <= mout_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[22] <= mout_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[23] <= mout_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[24] <= mout_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[25] <= mout_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[26] <= mout_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[27] <= mout_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[28] <= mout_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[29] <= mout_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[30] <= mout_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[31] <= mout_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[0] <= mout_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[1] <= mout_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[2] <= mout_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[3] <= mout_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_id[0] <= mout_arb_id[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_id[1] <= mout_arb_id[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_stall => dp[0].out_intf.stall.DATAIN
mout_wrp_ack => acl_ic_agent_endpoint:s.s_endp.s_writeack
mout_rrp_datavalid => acl_ic_agent_endpoint:s.s_endp.s_readdatavalid
mout_rrp_data[0] => acl_ic_agent_endpoint:s.s_endp.s_readdata[0]
mout_rrp_data[1] => acl_ic_agent_endpoint:s.s_endp.s_readdata[1]
mout_rrp_data[2] => acl_ic_agent_endpoint:s.s_endp.s_readdata[2]
mout_rrp_data[3] => acl_ic_agent_endpoint:s.s_endp.s_readdata[3]
mout_rrp_data[4] => acl_ic_agent_endpoint:s.s_endp.s_readdata[4]
mout_rrp_data[5] => acl_ic_agent_endpoint:s.s_endp.s_readdata[5]
mout_rrp_data[6] => acl_ic_agent_endpoint:s.s_endp.s_readdata[6]
mout_rrp_data[7] => acl_ic_agent_endpoint:s.s_endp.s_readdata[7]
mout_rrp_data[8] => acl_ic_agent_endpoint:s.s_endp.s_readdata[8]
mout_rrp_data[9] => acl_ic_agent_endpoint:s.s_endp.s_readdata[9]
mout_rrp_data[10] => acl_ic_agent_endpoint:s.s_endp.s_readdata[10]
mout_rrp_data[11] => acl_ic_agent_endpoint:s.s_endp.s_readdata[11]
mout_rrp_data[12] => acl_ic_agent_endpoint:s.s_endp.s_readdata[12]
mout_rrp_data[13] => acl_ic_agent_endpoint:s.s_endp.s_readdata[13]
mout_rrp_data[14] => acl_ic_agent_endpoint:s.s_endp.s_readdata[14]
mout_rrp_data[15] => acl_ic_agent_endpoint:s.s_endp.s_readdata[15]
mout_rrp_data[16] => acl_ic_agent_endpoint:s.s_endp.s_readdata[16]
mout_rrp_data[17] => acl_ic_agent_endpoint:s.s_endp.s_readdata[17]
mout_rrp_data[18] => acl_ic_agent_endpoint:s.s_endp.s_readdata[18]
mout_rrp_data[19] => acl_ic_agent_endpoint:s.s_endp.s_readdata[19]
mout_rrp_data[20] => acl_ic_agent_endpoint:s.s_endp.s_readdata[20]
mout_rrp_data[21] => acl_ic_agent_endpoint:s.s_endp.s_readdata[21]
mout_rrp_data[22] => acl_ic_agent_endpoint:s.s_endp.s_readdata[22]
mout_rrp_data[23] => acl_ic_agent_endpoint:s.s_endp.s_readdata[23]
mout_rrp_data[24] => acl_ic_agent_endpoint:s.s_endp.s_readdata[24]
mout_rrp_data[25] => acl_ic_agent_endpoint:s.s_endp.s_readdata[25]
mout_rrp_data[26] => acl_ic_agent_endpoint:s.s_endp.s_readdata[26]
mout_rrp_data[27] => acl_ic_agent_endpoint:s.s_endp.s_readdata[27]
mout_rrp_data[28] => acl_ic_agent_endpoint:s.s_endp.s_readdata[28]
mout_rrp_data[29] => acl_ic_agent_endpoint:s.s_endp.s_readdata[29]
mout_rrp_data[30] => acl_ic_agent_endpoint:s.s_endp.s_readdata[30]
mout_rrp_data[31] => acl_ic_agent_endpoint:s.s_endp.s_readdata[31]


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[0].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[0].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[0].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[0].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[1].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[1].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[1].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[1].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[2].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[2].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[2].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[2].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:s.in_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:s.out_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:s.wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:s.rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp
clock => acl_ic_agent_wrp:wrp.clock
clock => acl_ic_agent_rrp:rrp.clock
resetn => acl_ic_agent_wrp:wrp.resetn
resetn => acl_ic_agent_rrp:rrp.resetn
m_intf.stall <> acl_ic_agent_wrp:wrp.m_intf.stall
m_intf.stall <> acl_ic_agent_rrp:rrp.m_intf.stall
m_intf.stall <> m_intf.stall
m_intf.req.id[0] <> acl_ic_agent_wrp:wrp.m_intf.req.id[0]
m_intf.req.id[0] <> acl_ic_agent_rrp:rrp.m_intf.req.id[0]
m_intf.req.id[1] <> acl_ic_agent_wrp:wrp.m_intf.req.id[1]
m_intf.req.id[1] <> acl_ic_agent_rrp:rrp.m_intf.req.id[1]
m_intf.req.byteenable[0] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[0] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[1] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[1] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[2] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[2] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[3] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[3]
m_intf.req.byteenable[3] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[3]
m_intf.req.address[0] <> acl_ic_agent_wrp:wrp.m_intf.req.address[0]
m_intf.req.address[0] <> acl_ic_agent_rrp:rrp.m_intf.req.address[0]
m_intf.req.address[1] <> acl_ic_agent_wrp:wrp.m_intf.req.address[1]
m_intf.req.address[1] <> acl_ic_agent_rrp:rrp.m_intf.req.address[1]
m_intf.req.address[2] <> acl_ic_agent_wrp:wrp.m_intf.req.address[2]
m_intf.req.address[2] <> acl_ic_agent_rrp:rrp.m_intf.req.address[2]
m_intf.req.address[3] <> acl_ic_agent_wrp:wrp.m_intf.req.address[3]
m_intf.req.address[3] <> acl_ic_agent_rrp:rrp.m_intf.req.address[3]
m_intf.req.address[4] <> acl_ic_agent_wrp:wrp.m_intf.req.address[4]
m_intf.req.address[4] <> acl_ic_agent_rrp:rrp.m_intf.req.address[4]
m_intf.req.address[5] <> acl_ic_agent_wrp:wrp.m_intf.req.address[5]
m_intf.req.address[5] <> acl_ic_agent_rrp:rrp.m_intf.req.address[5]
m_intf.req.address[6] <> acl_ic_agent_wrp:wrp.m_intf.req.address[6]
m_intf.req.address[6] <> acl_ic_agent_rrp:rrp.m_intf.req.address[6]
m_intf.req.address[7] <> acl_ic_agent_wrp:wrp.m_intf.req.address[7]
m_intf.req.address[7] <> acl_ic_agent_rrp:rrp.m_intf.req.address[7]
m_intf.req.address[8] <> acl_ic_agent_wrp:wrp.m_intf.req.address[8]
m_intf.req.address[8] <> acl_ic_agent_rrp:rrp.m_intf.req.address[8]
m_intf.req.address[9] <> acl_ic_agent_wrp:wrp.m_intf.req.address[9]
m_intf.req.address[9] <> acl_ic_agent_rrp:rrp.m_intf.req.address[9]
m_intf.req.address[10] <> acl_ic_agent_wrp:wrp.m_intf.req.address[10]
m_intf.req.address[10] <> acl_ic_agent_rrp:rrp.m_intf.req.address[10]
m_intf.req.address[11] <> acl_ic_agent_wrp:wrp.m_intf.req.address[11]
m_intf.req.address[11] <> acl_ic_agent_rrp:rrp.m_intf.req.address[11]
m_intf.req.address[12] <> acl_ic_agent_wrp:wrp.m_intf.req.address[12]
m_intf.req.address[12] <> acl_ic_agent_rrp:rrp.m_intf.req.address[12]
m_intf.req.address[13] <> acl_ic_agent_wrp:wrp.m_intf.req.address[13]
m_intf.req.address[13] <> acl_ic_agent_rrp:rrp.m_intf.req.address[13]
m_intf.req.address[14] <> acl_ic_agent_wrp:wrp.m_intf.req.address[14]
m_intf.req.address[14] <> acl_ic_agent_rrp:rrp.m_intf.req.address[14]
m_intf.req.address[15] <> acl_ic_agent_wrp:wrp.m_intf.req.address[15]
m_intf.req.address[15] <> acl_ic_agent_rrp:rrp.m_intf.req.address[15]
m_intf.req.address[16] <> acl_ic_agent_wrp:wrp.m_intf.req.address[16]
m_intf.req.address[16] <> acl_ic_agent_rrp:rrp.m_intf.req.address[16]
m_intf.req.address[17] <> acl_ic_agent_wrp:wrp.m_intf.req.address[17]
m_intf.req.address[17] <> acl_ic_agent_rrp:rrp.m_intf.req.address[17]
m_intf.req.address[18] <> acl_ic_agent_wrp:wrp.m_intf.req.address[18]
m_intf.req.address[18] <> acl_ic_agent_rrp:rrp.m_intf.req.address[18]
m_intf.req.address[19] <> acl_ic_agent_wrp:wrp.m_intf.req.address[19]
m_intf.req.address[19] <> acl_ic_agent_rrp:rrp.m_intf.req.address[19]
m_intf.req.address[20] <> acl_ic_agent_wrp:wrp.m_intf.req.address[20]
m_intf.req.address[20] <> acl_ic_agent_rrp:rrp.m_intf.req.address[20]
m_intf.req.address[21] <> acl_ic_agent_wrp:wrp.m_intf.req.address[21]
m_intf.req.address[21] <> acl_ic_agent_rrp:rrp.m_intf.req.address[21]
m_intf.req.address[22] <> acl_ic_agent_wrp:wrp.m_intf.req.address[22]
m_intf.req.address[22] <> acl_ic_agent_rrp:rrp.m_intf.req.address[22]
m_intf.req.address[23] <> acl_ic_agent_wrp:wrp.m_intf.req.address[23]
m_intf.req.address[23] <> acl_ic_agent_rrp:rrp.m_intf.req.address[23]
m_intf.req.address[24] <> acl_ic_agent_wrp:wrp.m_intf.req.address[24]
m_intf.req.address[24] <> acl_ic_agent_rrp:rrp.m_intf.req.address[24]
m_intf.req.address[25] <> acl_ic_agent_wrp:wrp.m_intf.req.address[25]
m_intf.req.address[25] <> acl_ic_agent_rrp:rrp.m_intf.req.address[25]
m_intf.req.address[26] <> acl_ic_agent_wrp:wrp.m_intf.req.address[26]
m_intf.req.address[26] <> acl_ic_agent_rrp:rrp.m_intf.req.address[26]
m_intf.req.address[27] <> acl_ic_agent_wrp:wrp.m_intf.req.address[27]
m_intf.req.address[27] <> acl_ic_agent_rrp:rrp.m_intf.req.address[27]
m_intf.req.address[28] <> acl_ic_agent_wrp:wrp.m_intf.req.address[28]
m_intf.req.address[28] <> acl_ic_agent_rrp:rrp.m_intf.req.address[28]
m_intf.req.address[29] <> acl_ic_agent_wrp:wrp.m_intf.req.address[29]
m_intf.req.address[29] <> acl_ic_agent_rrp:rrp.m_intf.req.address[29]
m_intf.req.burstcount[0] <> acl_ic_agent_wrp:wrp.m_intf.req.burstcount[0]
m_intf.req.burstcount[0] <> acl_ic_agent_rrp:rrp.m_intf.req.burstcount[0]
m_intf.req.writedata[0] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[0]
m_intf.req.writedata[0] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[0]
m_intf.req.writedata[1] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[1]
m_intf.req.writedata[1] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[1]
m_intf.req.writedata[2] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[2]
m_intf.req.writedata[2] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[2]
m_intf.req.writedata[3] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[3]
m_intf.req.writedata[3] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[3]
m_intf.req.writedata[4] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[4]
m_intf.req.writedata[4] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[4]
m_intf.req.writedata[5] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[5]
m_intf.req.writedata[5] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[5]
m_intf.req.writedata[6] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[6]
m_intf.req.writedata[6] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[6]
m_intf.req.writedata[7] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[7]
m_intf.req.writedata[7] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[7]
m_intf.req.writedata[8] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[8]
m_intf.req.writedata[8] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[8]
m_intf.req.writedata[9] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[9]
m_intf.req.writedata[9] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[9]
m_intf.req.writedata[10] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[10]
m_intf.req.writedata[10] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[10]
m_intf.req.writedata[11] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[11]
m_intf.req.writedata[11] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[11]
m_intf.req.writedata[12] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[12]
m_intf.req.writedata[12] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[12]
m_intf.req.writedata[13] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[13]
m_intf.req.writedata[13] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[13]
m_intf.req.writedata[14] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[14]
m_intf.req.writedata[14] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[14]
m_intf.req.writedata[15] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[15]
m_intf.req.writedata[15] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[15]
m_intf.req.writedata[16] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[16]
m_intf.req.writedata[16] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[16]
m_intf.req.writedata[17] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[17]
m_intf.req.writedata[17] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[17]
m_intf.req.writedata[18] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[18]
m_intf.req.writedata[18] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[18]
m_intf.req.writedata[19] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[19]
m_intf.req.writedata[19] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[19]
m_intf.req.writedata[20] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[20]
m_intf.req.writedata[20] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[20]
m_intf.req.writedata[21] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[21]
m_intf.req.writedata[21] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[21]
m_intf.req.writedata[22] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[22]
m_intf.req.writedata[22] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[22]
m_intf.req.writedata[23] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[23]
m_intf.req.writedata[23] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[23]
m_intf.req.writedata[24] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[24]
m_intf.req.writedata[24] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[24]
m_intf.req.writedata[25] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[25]
m_intf.req.writedata[25] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[25]
m_intf.req.writedata[26] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[26]
m_intf.req.writedata[26] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[26]
m_intf.req.writedata[27] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[27]
m_intf.req.writedata[27] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[27]
m_intf.req.writedata[28] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[28]
m_intf.req.writedata[28] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[28]
m_intf.req.writedata[29] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[29]
m_intf.req.writedata[29] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[29]
m_intf.req.writedata[30] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[30]
m_intf.req.writedata[30] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[30]
m_intf.req.writedata[31] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[31]
m_intf.req.writedata[31] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[31]
m_intf.req.write <> acl_ic_agent_wrp:wrp.m_intf.req.write
m_intf.req.write <> acl_ic_agent_rrp:rrp.m_intf.req.write
m_intf.req.read <> acl_ic_agent_wrp:wrp.m_intf.req.read
m_intf.req.read <> acl_ic_agent_rrp:rrp.m_intf.req.read
m_intf.req.request <> acl_ic_agent_wrp:wrp.m_intf.req.request
m_intf.req.request <> acl_ic_agent_rrp:rrp.m_intf.req.request
m_intf.req.enable <> acl_ic_agent_wrp:wrp.m_intf.req.enable
m_intf.req.enable <> acl_ic_agent_rrp:rrp.m_intf.req.enable
s_intf.req.id[0] <> s_intf.s_intf.req.id[0]
s_intf.req.id[1] <> s_intf.s_intf.req.id[1]
s_intf.req.byteenable[0] <> s_intf.s_intf.req.byteenable[0]
s_intf.req.byteenable[1] <> s_intf.s_intf.req.byteenable[1]
s_intf.req.byteenable[2] <> s_intf.s_intf.req.byteenable[2]
s_intf.req.byteenable[3] <> s_intf.s_intf.req.byteenable[3]
s_intf.req.address[0] <> s_intf.s_intf.req.address[0]
s_intf.req.address[1] <> s_intf.s_intf.req.address[1]
s_intf.req.address[2] <> s_intf.s_intf.req.address[2]
s_intf.req.address[3] <> s_intf.s_intf.req.address[3]
s_intf.req.address[4] <> s_intf.s_intf.req.address[4]
s_intf.req.address[5] <> s_intf.s_intf.req.address[5]
s_intf.req.address[6] <> s_intf.s_intf.req.address[6]
s_intf.req.address[7] <> s_intf.s_intf.req.address[7]
s_intf.req.address[8] <> s_intf.s_intf.req.address[8]
s_intf.req.address[9] <> s_intf.s_intf.req.address[9]
s_intf.req.address[10] <> s_intf.s_intf.req.address[10]
s_intf.req.address[11] <> s_intf.s_intf.req.address[11]
s_intf.req.address[12] <> s_intf.s_intf.req.address[12]
s_intf.req.address[13] <> s_intf.s_intf.req.address[13]
s_intf.req.address[14] <> s_intf.s_intf.req.address[14]
s_intf.req.address[15] <> s_intf.s_intf.req.address[15]
s_intf.req.address[16] <> s_intf.s_intf.req.address[16]
s_intf.req.address[17] <> s_intf.s_intf.req.address[17]
s_intf.req.address[18] <> s_intf.s_intf.req.address[18]
s_intf.req.address[19] <> s_intf.s_intf.req.address[19]
s_intf.req.address[20] <> s_intf.s_intf.req.address[20]
s_intf.req.address[21] <> s_intf.s_intf.req.address[21]
s_intf.req.address[22] <> s_intf.s_intf.req.address[22]
s_intf.req.address[23] <> s_intf.s_intf.req.address[23]
s_intf.req.address[24] <> s_intf.s_intf.req.address[24]
s_intf.req.address[25] <> s_intf.s_intf.req.address[25]
s_intf.req.address[26] <> s_intf.s_intf.req.address[26]
s_intf.req.address[27] <> s_intf.s_intf.req.address[27]
s_intf.req.address[28] <> s_intf.s_intf.req.address[28]
s_intf.req.address[29] <> s_intf.s_intf.req.address[29]
s_intf.req.burstcount[0] <> s_intf.s_intf.req.burstcount[0]
s_intf.req.writedata[0] <> s_intf.s_intf.req.writedata[0]
s_intf.req.writedata[1] <> s_intf.s_intf.req.writedata[1]
s_intf.req.writedata[2] <> s_intf.s_intf.req.writedata[2]
s_intf.req.writedata[3] <> s_intf.s_intf.req.writedata[3]
s_intf.req.writedata[4] <> s_intf.s_intf.req.writedata[4]
s_intf.req.writedata[5] <> s_intf.s_intf.req.writedata[5]
s_intf.req.writedata[6] <> s_intf.s_intf.req.writedata[6]
s_intf.req.writedata[7] <> s_intf.s_intf.req.writedata[7]
s_intf.req.writedata[8] <> s_intf.s_intf.req.writedata[8]
s_intf.req.writedata[9] <> s_intf.s_intf.req.writedata[9]
s_intf.req.writedata[10] <> s_intf.s_intf.req.writedata[10]
s_intf.req.writedata[11] <> s_intf.s_intf.req.writedata[11]
s_intf.req.writedata[12] <> s_intf.s_intf.req.writedata[12]
s_intf.req.writedata[13] <> s_intf.s_intf.req.writedata[13]
s_intf.req.writedata[14] <> s_intf.s_intf.req.writedata[14]
s_intf.req.writedata[15] <> s_intf.s_intf.req.writedata[15]
s_intf.req.writedata[16] <> s_intf.s_intf.req.writedata[16]
s_intf.req.writedata[17] <> s_intf.s_intf.req.writedata[17]
s_intf.req.writedata[18] <> s_intf.s_intf.req.writedata[18]
s_intf.req.writedata[19] <> s_intf.s_intf.req.writedata[19]
s_intf.req.writedata[20] <> s_intf.s_intf.req.writedata[20]
s_intf.req.writedata[21] <> s_intf.s_intf.req.writedata[21]
s_intf.req.writedata[22] <> s_intf.s_intf.req.writedata[22]
s_intf.req.writedata[23] <> s_intf.s_intf.req.writedata[23]
s_intf.req.writedata[24] <> s_intf.s_intf.req.writedata[24]
s_intf.req.writedata[25] <> s_intf.s_intf.req.writedata[25]
s_intf.req.writedata[26] <> s_intf.s_intf.req.writedata[26]
s_intf.req.writedata[27] <> s_intf.s_intf.req.writedata[27]
s_intf.req.writedata[28] <> s_intf.s_intf.req.writedata[28]
s_intf.req.writedata[29] <> s_intf.s_intf.req.writedata[29]
s_intf.req.writedata[30] <> s_intf.s_intf.req.writedata[30]
s_intf.req.writedata[31] <> s_intf.s_intf.req.writedata[31]
s_intf.req.write <> s_intf.req.write
s_intf.req.read <> s_intf.req.read
s_intf.req.request <> s_intf.s_intf.req.request
s_intf.req.enable <> s_intf.s_intf.req.enable
s_readdatavalid => acl_ic_agent_rrp:rrp.s_readdatavalid
s_readdata[0] => acl_ic_agent_rrp:rrp.s_readdata[0]
s_readdata[1] => acl_ic_agent_rrp:rrp.s_readdata[1]
s_readdata[2] => acl_ic_agent_rrp:rrp.s_readdata[2]
s_readdata[3] => acl_ic_agent_rrp:rrp.s_readdata[3]
s_readdata[4] => acl_ic_agent_rrp:rrp.s_readdata[4]
s_readdata[5] => acl_ic_agent_rrp:rrp.s_readdata[5]
s_readdata[6] => acl_ic_agent_rrp:rrp.s_readdata[6]
s_readdata[7] => acl_ic_agent_rrp:rrp.s_readdata[7]
s_readdata[8] => acl_ic_agent_rrp:rrp.s_readdata[8]
s_readdata[9] => acl_ic_agent_rrp:rrp.s_readdata[9]
s_readdata[10] => acl_ic_agent_rrp:rrp.s_readdata[10]
s_readdata[11] => acl_ic_agent_rrp:rrp.s_readdata[11]
s_readdata[12] => acl_ic_agent_rrp:rrp.s_readdata[12]
s_readdata[13] => acl_ic_agent_rrp:rrp.s_readdata[13]
s_readdata[14] => acl_ic_agent_rrp:rrp.s_readdata[14]
s_readdata[15] => acl_ic_agent_rrp:rrp.s_readdata[15]
s_readdata[16] => acl_ic_agent_rrp:rrp.s_readdata[16]
s_readdata[17] => acl_ic_agent_rrp:rrp.s_readdata[17]
s_readdata[18] => acl_ic_agent_rrp:rrp.s_readdata[18]
s_readdata[19] => acl_ic_agent_rrp:rrp.s_readdata[19]
s_readdata[20] => acl_ic_agent_rrp:rrp.s_readdata[20]
s_readdata[21] => acl_ic_agent_rrp:rrp.s_readdata[21]
s_readdata[22] => acl_ic_agent_rrp:rrp.s_readdata[22]
s_readdata[23] => acl_ic_agent_rrp:rrp.s_readdata[23]
s_readdata[24] => acl_ic_agent_rrp:rrp.s_readdata[24]
s_readdata[25] => acl_ic_agent_rrp:rrp.s_readdata[25]
s_readdata[26] => acl_ic_agent_rrp:rrp.s_readdata[26]
s_readdata[27] => acl_ic_agent_rrp:rrp.s_readdata[27]
s_readdata[28] => acl_ic_agent_rrp:rrp.s_readdata[28]
s_readdata[29] => acl_ic_agent_rrp:rrp.s_readdata[29]
s_readdata[30] => acl_ic_agent_rrp:rrp.s_readdata[30]
s_readdata[31] => acl_ic_agent_rrp:rrp.s_readdata[31]
s_writeack => acl_ic_agent_wrp:wrp.s_writeack
wrp_intf.id[0] <> acl_ic_agent_wrp:wrp.wrp_intf.id[0]
wrp_intf.id[1] <> acl_ic_agent_wrp:wrp.wrp_intf.id[1]
wrp_intf.ack <> acl_ic_agent_wrp:wrp.wrp_intf.ack
rrp_intf.data[0] <> acl_ic_agent_rrp:rrp.rrp_intf.data[0]
rrp_intf.data[1] <> acl_ic_agent_rrp:rrp.rrp_intf.data[1]
rrp_intf.data[2] <> acl_ic_agent_rrp:rrp.rrp_intf.data[2]
rrp_intf.data[3] <> acl_ic_agent_rrp:rrp.rrp_intf.data[3]
rrp_intf.data[4] <> acl_ic_agent_rrp:rrp.rrp_intf.data[4]
rrp_intf.data[5] <> acl_ic_agent_rrp:rrp.rrp_intf.data[5]
rrp_intf.data[6] <> acl_ic_agent_rrp:rrp.rrp_intf.data[6]
rrp_intf.data[7] <> acl_ic_agent_rrp:rrp.rrp_intf.data[7]
rrp_intf.data[8] <> acl_ic_agent_rrp:rrp.rrp_intf.data[8]
rrp_intf.data[9] <> acl_ic_agent_rrp:rrp.rrp_intf.data[9]
rrp_intf.data[10] <> acl_ic_agent_rrp:rrp.rrp_intf.data[10]
rrp_intf.data[11] <> acl_ic_agent_rrp:rrp.rrp_intf.data[11]
rrp_intf.data[12] <> acl_ic_agent_rrp:rrp.rrp_intf.data[12]
rrp_intf.data[13] <> acl_ic_agent_rrp:rrp.rrp_intf.data[13]
rrp_intf.data[14] <> acl_ic_agent_rrp:rrp.rrp_intf.data[14]
rrp_intf.data[15] <> acl_ic_agent_rrp:rrp.rrp_intf.data[15]
rrp_intf.data[16] <> acl_ic_agent_rrp:rrp.rrp_intf.data[16]
rrp_intf.data[17] <> acl_ic_agent_rrp:rrp.rrp_intf.data[17]
rrp_intf.data[18] <> acl_ic_agent_rrp:rrp.rrp_intf.data[18]
rrp_intf.data[19] <> acl_ic_agent_rrp:rrp.rrp_intf.data[19]
rrp_intf.data[20] <> acl_ic_agent_rrp:rrp.rrp_intf.data[20]
rrp_intf.data[21] <> acl_ic_agent_rrp:rrp.rrp_intf.data[21]
rrp_intf.data[22] <> acl_ic_agent_rrp:rrp.rrp_intf.data[22]
rrp_intf.data[23] <> acl_ic_agent_rrp:rrp.rrp_intf.data[23]
rrp_intf.data[24] <> acl_ic_agent_rrp:rrp.rrp_intf.data[24]
rrp_intf.data[25] <> acl_ic_agent_rrp:rrp.rrp_intf.data[25]
rrp_intf.data[26] <> acl_ic_agent_rrp:rrp.rrp_intf.data[26]
rrp_intf.data[27] <> acl_ic_agent_rrp:rrp.rrp_intf.data[27]
rrp_intf.data[28] <> acl_ic_agent_rrp:rrp.rrp_intf.data[28]
rrp_intf.data[29] <> acl_ic_agent_rrp:rrp.rrp_intf.data[29]
rrp_intf.data[30] <> acl_ic_agent_rrp:rrp.rrp_intf.data[30]
rrp_intf.data[31] <> acl_ic_agent_rrp:rrp.rrp_intf.data[31]
rrp_intf.id[0] <> acl_ic_agent_rrp:rrp.rrp_intf.id[0]
rrp_intf.id[1] <> acl_ic_agent_rrp:rrp.rrp_intf.id[1]
rrp_intf.datavalid <> acl_ic_agent_rrp:rrp.rrp_intf.datavalid


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp
clock => clock.IN1
resetn => resetn.IN1
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.address[6] <> <UNC>
m_intf.req.address[7] <> <UNC>
m_intf.req.address[8] <> <UNC>
m_intf.req.address[9] <> <UNC>
m_intf.req.address[10] <> <UNC>
m_intf.req.address[11] <> <UNC>
m_intf.req.address[12] <> <UNC>
m_intf.req.address[13] <> <UNC>
m_intf.req.address[14] <> <UNC>
m_intf.req.address[15] <> <UNC>
m_intf.req.address[16] <> <UNC>
m_intf.req.address[17] <> <UNC>
m_intf.req.address[18] <> <UNC>
m_intf.req.address[19] <> <UNC>
m_intf.req.address[20] <> <UNC>
m_intf.req.address[21] <> <UNC>
m_intf.req.address[22] <> <UNC>
m_intf.req.address[23] <> <UNC>
m_intf.req.address[24] <> <UNC>
m_intf.req.address[25] <> <UNC>
m_intf.req.address[26] <> <UNC>
m_intf.req.address[27] <> <UNC>
m_intf.req.address[28] <> <UNC>
m_intf.req.address[29] <> <UNC>
m_intf.req.burstcount[0] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.read <> <UNC>
m_intf.req.request <> <UNC>
m_intf.req.enable <> <UNC>
s_writeack => ~NO_FANOUT~
wrp_intf.id[0] <> wrp_intf.id[0]~reg0
wrp_intf.id[1] <> wrp_intf.id[1]~reg0
wrp_intf.ack <> wrp_intf.ack~reg0
stall <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp
clock => clock.IN2
resetn => resetn.IN1
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.address[6] <> <UNC>
m_intf.req.address[7] <> <UNC>
m_intf.req.address[8] <> <UNC>
m_intf.req.address[9] <> <UNC>
m_intf.req.address[10] <> <UNC>
m_intf.req.address[11] <> <UNC>
m_intf.req.address[12] <> <UNC>
m_intf.req.address[13] <> <UNC>
m_intf.req.address[14] <> <UNC>
m_intf.req.address[15] <> <UNC>
m_intf.req.address[16] <> <UNC>
m_intf.req.address[17] <> <UNC>
m_intf.req.address[18] <> <UNC>
m_intf.req.address[19] <> <UNC>
m_intf.req.address[20] <> <UNC>
m_intf.req.address[21] <> <UNC>
m_intf.req.address[22] <> <UNC>
m_intf.req.address[23] <> <UNC>
m_intf.req.address[24] <> <UNC>
m_intf.req.address[25] <> <UNC>
m_intf.req.address[26] <> <UNC>
m_intf.req.address[27] <> <UNC>
m_intf.req.address[28] <> <UNC>
m_intf.req.address[29] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.write <> <UNC>
m_intf.req.request <> <UNC>
s_readdatavalid => agent_read_pipe.DATAB
s_readdata[0] => agent_read_pipe.data[0].DATAIN
s_readdata[1] => agent_read_pipe.data[1].DATAIN
s_readdata[2] => agent_read_pipe.data[2].DATAIN
s_readdata[3] => agent_read_pipe.data[3].DATAIN
s_readdata[4] => agent_read_pipe.data[4].DATAIN
s_readdata[5] => agent_read_pipe.data[5].DATAIN
s_readdata[6] => agent_read_pipe.data[6].DATAIN
s_readdata[7] => agent_read_pipe.data[7].DATAIN
s_readdata[8] => agent_read_pipe.data[8].DATAIN
s_readdata[9] => agent_read_pipe.data[9].DATAIN
s_readdata[10] => agent_read_pipe.data[10].DATAIN
s_readdata[11] => agent_read_pipe.data[11].DATAIN
s_readdata[12] => agent_read_pipe.data[12].DATAIN
s_readdata[13] => agent_read_pipe.data[13].DATAIN
s_readdata[14] => agent_read_pipe.data[14].DATAIN
s_readdata[15] => agent_read_pipe.data[15].DATAIN
s_readdata[16] => agent_read_pipe.data[16].DATAIN
s_readdata[17] => agent_read_pipe.data[17].DATAIN
s_readdata[18] => agent_read_pipe.data[18].DATAIN
s_readdata[19] => agent_read_pipe.data[19].DATAIN
s_readdata[20] => agent_read_pipe.data[20].DATAIN
s_readdata[21] => agent_read_pipe.data[21].DATAIN
s_readdata[22] => agent_read_pipe.data[22].DATAIN
s_readdata[23] => agent_read_pipe.data[23].DATAIN
s_readdata[24] => agent_read_pipe.data[24].DATAIN
s_readdata[25] => agent_read_pipe.data[25].DATAIN
s_readdata[26] => agent_read_pipe.data[26].DATAIN
s_readdata[27] => agent_read_pipe.data[27].DATAIN
s_readdata[28] => agent_read_pipe.data[28].DATAIN
s_readdata[29] => agent_read_pipe.data[29].DATAIN
s_readdata[30] => agent_read_pipe.data[30].DATAIN
s_readdata[31] => agent_read_pipe.data[31].DATAIN
rrp_intf.data[0] <> rrp_intf.data[0]
rrp_intf.data[1] <> rrp_intf.data[1]
rrp_intf.data[2] <> rrp_intf.data[2]
rrp_intf.data[3] <> rrp_intf.data[3]
rrp_intf.data[4] <> rrp_intf.data[4]
rrp_intf.data[5] <> rrp_intf.data[5]
rrp_intf.data[6] <> rrp_intf.data[6]
rrp_intf.data[7] <> rrp_intf.data[7]
rrp_intf.data[8] <> rrp_intf.data[8]
rrp_intf.data[9] <> rrp_intf.data[9]
rrp_intf.data[10] <> rrp_intf.data[10]
rrp_intf.data[11] <> rrp_intf.data[11]
rrp_intf.data[12] <> rrp_intf.data[12]
rrp_intf.data[13] <> rrp_intf.data[13]
rrp_intf.data[14] <> rrp_intf.data[14]
rrp_intf.data[15] <> rrp_intf.data[15]
rrp_intf.data[16] <> rrp_intf.data[16]
rrp_intf.data[17] <> rrp_intf.data[17]
rrp_intf.data[18] <> rrp_intf.data[18]
rrp_intf.data[19] <> rrp_intf.data[19]
rrp_intf.data[20] <> rrp_intf.data[20]
rrp_intf.data[21] <> rrp_intf.data[21]
rrp_intf.data[22] <> rrp_intf.data[22]
rrp_intf.data[23] <> rrp_intf.data[23]
rrp_intf.data[24] <> rrp_intf.data[24]
rrp_intf.data[25] <> rrp_intf.data[25]
rrp_intf.data[26] <> rrp_intf.data[26]
rrp_intf.data[27] <> rrp_intf.data[27]
rrp_intf.data[28] <> rrp_intf.data[28]
rrp_intf.data[29] <> rrp_intf.data[29]
rrp_intf.data[30] <> rrp_intf.data[30]
rrp_intf.data[31] <> rrp_intf.data[31]
rrp_intf.id[0] <> rrp_intf.id[0]
rrp_intf.id[1] <> rrp_intf.id[1]
rrp_intf.datavalid <> rrp_intf.datavalid
stall <= <GND>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[0].m0_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[0].m1_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[0].mout_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a
clock => clock.IN1
resetn => resetn.IN1
m0_intf.stall <> m0_intf.stall
m1_intf.stall <> m1_intf.stall
mout_intf.req.id[0] <> mout_intf.mout_intf.req.id[0]
mout_intf.req.id[1] <> mout_intf.mout_intf.req.id[1]
mout_intf.req.byteenable[0] <> mout_intf.mout_intf.req.byteenable[0]
mout_intf.req.byteenable[1] <> mout_intf.mout_intf.req.byteenable[1]
mout_intf.req.byteenable[2] <> mout_intf.mout_intf.req.byteenable[2]
mout_intf.req.byteenable[3] <> mout_intf.mout_intf.req.byteenable[3]
mout_intf.req.address[0] <> mout_intf.mout_intf.req.address[0]
mout_intf.req.address[1] <> mout_intf.mout_intf.req.address[1]
mout_intf.req.address[2] <> mout_intf.mout_intf.req.address[2]
mout_intf.req.address[3] <> mout_intf.mout_intf.req.address[3]
mout_intf.req.address[4] <> mout_intf.mout_intf.req.address[4]
mout_intf.req.address[5] <> mout_intf.mout_intf.req.address[5]
mout_intf.req.address[6] <> mout_intf.mout_intf.req.address[6]
mout_intf.req.address[7] <> mout_intf.mout_intf.req.address[7]
mout_intf.req.address[8] <> mout_intf.mout_intf.req.address[8]
mout_intf.req.address[9] <> mout_intf.mout_intf.req.address[9]
mout_intf.req.address[10] <> mout_intf.mout_intf.req.address[10]
mout_intf.req.address[11] <> mout_intf.mout_intf.req.address[11]
mout_intf.req.address[12] <> mout_intf.mout_intf.req.address[12]
mout_intf.req.address[13] <> mout_intf.mout_intf.req.address[13]
mout_intf.req.address[14] <> mout_intf.mout_intf.req.address[14]
mout_intf.req.address[15] <> mout_intf.mout_intf.req.address[15]
mout_intf.req.address[16] <> mout_intf.mout_intf.req.address[16]
mout_intf.req.address[17] <> mout_intf.mout_intf.req.address[17]
mout_intf.req.address[18] <> mout_intf.mout_intf.req.address[18]
mout_intf.req.address[19] <> mout_intf.mout_intf.req.address[19]
mout_intf.req.address[20] <> mout_intf.mout_intf.req.address[20]
mout_intf.req.address[21] <> mout_intf.mout_intf.req.address[21]
mout_intf.req.address[22] <> mout_intf.mout_intf.req.address[22]
mout_intf.req.address[23] <> mout_intf.mout_intf.req.address[23]
mout_intf.req.address[24] <> mout_intf.mout_intf.req.address[24]
mout_intf.req.address[25] <> mout_intf.mout_intf.req.address[25]
mout_intf.req.address[26] <> mout_intf.mout_intf.req.address[26]
mout_intf.req.address[27] <> mout_intf.mout_intf.req.address[27]
mout_intf.req.address[28] <> mout_intf.mout_intf.req.address[28]
mout_intf.req.address[29] <> mout_intf.mout_intf.req.address[29]
mout_intf.req.burstcount[0] <> mout_intf.mout_intf.req.burstcount[0]
mout_intf.req.writedata[0] <> mout_intf.mout_intf.req.writedata[0]
mout_intf.req.writedata[1] <> mout_intf.mout_intf.req.writedata[1]
mout_intf.req.writedata[2] <> mout_intf.mout_intf.req.writedata[2]
mout_intf.req.writedata[3] <> mout_intf.mout_intf.req.writedata[3]
mout_intf.req.writedata[4] <> mout_intf.mout_intf.req.writedata[4]
mout_intf.req.writedata[5] <> mout_intf.mout_intf.req.writedata[5]
mout_intf.req.writedata[6] <> mout_intf.mout_intf.req.writedata[6]
mout_intf.req.writedata[7] <> mout_intf.mout_intf.req.writedata[7]
mout_intf.req.writedata[8] <> mout_intf.mout_intf.req.writedata[8]
mout_intf.req.writedata[9] <> mout_intf.mout_intf.req.writedata[9]
mout_intf.req.writedata[10] <> mout_intf.mout_intf.req.writedata[10]
mout_intf.req.writedata[11] <> mout_intf.mout_intf.req.writedata[11]
mout_intf.req.writedata[12] <> mout_intf.mout_intf.req.writedata[12]
mout_intf.req.writedata[13] <> mout_intf.mout_intf.req.writedata[13]
mout_intf.req.writedata[14] <> mout_intf.mout_intf.req.writedata[14]
mout_intf.req.writedata[15] <> mout_intf.mout_intf.req.writedata[15]
mout_intf.req.writedata[16] <> mout_intf.mout_intf.req.writedata[16]
mout_intf.req.writedata[17] <> mout_intf.mout_intf.req.writedata[17]
mout_intf.req.writedata[18] <> mout_intf.mout_intf.req.writedata[18]
mout_intf.req.writedata[19] <> mout_intf.mout_intf.req.writedata[19]
mout_intf.req.writedata[20] <> mout_intf.mout_intf.req.writedata[20]
mout_intf.req.writedata[21] <> mout_intf.mout_intf.req.writedata[21]
mout_intf.req.writedata[22] <> mout_intf.mout_intf.req.writedata[22]
mout_intf.req.writedata[23] <> mout_intf.mout_intf.req.writedata[23]
mout_intf.req.writedata[24] <> mout_intf.mout_intf.req.writedata[24]
mout_intf.req.writedata[25] <> mout_intf.mout_intf.req.writedata[25]
mout_intf.req.writedata[26] <> mout_intf.mout_intf.req.writedata[26]
mout_intf.req.writedata[27] <> mout_intf.mout_intf.req.writedata[27]
mout_intf.req.writedata[28] <> mout_intf.mout_intf.req.writedata[28]
mout_intf.req.writedata[29] <> mout_intf.mout_intf.req.writedata[29]
mout_intf.req.writedata[30] <> mout_intf.mout_intf.req.writedata[30]
mout_intf.req.writedata[31] <> mout_intf.mout_intf.req.writedata[31]
mout_intf.req.write <> mout_intf.mout_intf.req.write
mout_intf.req.read <> mout_intf.mout_intf.req.read
mout_intf.req.request <> mout_intf.mout_intf.req.request
mout_intf.req.enable <> mout_intf.mout_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a|acl_arb_intf:mux_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[1].m0_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[1].m1_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[1].mout_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a
clock => clock.IN1
resetn => resetn.IN1
m0_intf.stall <> m0_intf.stall
m1_intf.stall <> m1_intf.stall
mout_intf.req.id[0] <> mout_intf.mout_intf.req.id[0]
mout_intf.req.id[1] <> mout_intf.mout_intf.req.id[1]
mout_intf.req.byteenable[0] <> mout_intf.mout_intf.req.byteenable[0]
mout_intf.req.byteenable[1] <> mout_intf.mout_intf.req.byteenable[1]
mout_intf.req.byteenable[2] <> mout_intf.mout_intf.req.byteenable[2]
mout_intf.req.byteenable[3] <> mout_intf.mout_intf.req.byteenable[3]
mout_intf.req.address[0] <> mout_intf.mout_intf.req.address[0]
mout_intf.req.address[1] <> mout_intf.mout_intf.req.address[1]
mout_intf.req.address[2] <> mout_intf.mout_intf.req.address[2]
mout_intf.req.address[3] <> mout_intf.mout_intf.req.address[3]
mout_intf.req.address[4] <> mout_intf.mout_intf.req.address[4]
mout_intf.req.address[5] <> mout_intf.mout_intf.req.address[5]
mout_intf.req.address[6] <> mout_intf.mout_intf.req.address[6]
mout_intf.req.address[7] <> mout_intf.mout_intf.req.address[7]
mout_intf.req.address[8] <> mout_intf.mout_intf.req.address[8]
mout_intf.req.address[9] <> mout_intf.mout_intf.req.address[9]
mout_intf.req.address[10] <> mout_intf.mout_intf.req.address[10]
mout_intf.req.address[11] <> mout_intf.mout_intf.req.address[11]
mout_intf.req.address[12] <> mout_intf.mout_intf.req.address[12]
mout_intf.req.address[13] <> mout_intf.mout_intf.req.address[13]
mout_intf.req.address[14] <> mout_intf.mout_intf.req.address[14]
mout_intf.req.address[15] <> mout_intf.mout_intf.req.address[15]
mout_intf.req.address[16] <> mout_intf.mout_intf.req.address[16]
mout_intf.req.address[17] <> mout_intf.mout_intf.req.address[17]
mout_intf.req.address[18] <> mout_intf.mout_intf.req.address[18]
mout_intf.req.address[19] <> mout_intf.mout_intf.req.address[19]
mout_intf.req.address[20] <> mout_intf.mout_intf.req.address[20]
mout_intf.req.address[21] <> mout_intf.mout_intf.req.address[21]
mout_intf.req.address[22] <> mout_intf.mout_intf.req.address[22]
mout_intf.req.address[23] <> mout_intf.mout_intf.req.address[23]
mout_intf.req.address[24] <> mout_intf.mout_intf.req.address[24]
mout_intf.req.address[25] <> mout_intf.mout_intf.req.address[25]
mout_intf.req.address[26] <> mout_intf.mout_intf.req.address[26]
mout_intf.req.address[27] <> mout_intf.mout_intf.req.address[27]
mout_intf.req.address[28] <> mout_intf.mout_intf.req.address[28]
mout_intf.req.address[29] <> mout_intf.mout_intf.req.address[29]
mout_intf.req.burstcount[0] <> mout_intf.mout_intf.req.burstcount[0]
mout_intf.req.writedata[0] <> mout_intf.mout_intf.req.writedata[0]
mout_intf.req.writedata[1] <> mout_intf.mout_intf.req.writedata[1]
mout_intf.req.writedata[2] <> mout_intf.mout_intf.req.writedata[2]
mout_intf.req.writedata[3] <> mout_intf.mout_intf.req.writedata[3]
mout_intf.req.writedata[4] <> mout_intf.mout_intf.req.writedata[4]
mout_intf.req.writedata[5] <> mout_intf.mout_intf.req.writedata[5]
mout_intf.req.writedata[6] <> mout_intf.mout_intf.req.writedata[6]
mout_intf.req.writedata[7] <> mout_intf.mout_intf.req.writedata[7]
mout_intf.req.writedata[8] <> mout_intf.mout_intf.req.writedata[8]
mout_intf.req.writedata[9] <> mout_intf.mout_intf.req.writedata[9]
mout_intf.req.writedata[10] <> mout_intf.mout_intf.req.writedata[10]
mout_intf.req.writedata[11] <> mout_intf.mout_intf.req.writedata[11]
mout_intf.req.writedata[12] <> mout_intf.mout_intf.req.writedata[12]
mout_intf.req.writedata[13] <> mout_intf.mout_intf.req.writedata[13]
mout_intf.req.writedata[14] <> mout_intf.mout_intf.req.writedata[14]
mout_intf.req.writedata[15] <> mout_intf.mout_intf.req.writedata[15]
mout_intf.req.writedata[16] <> mout_intf.mout_intf.req.writedata[16]
mout_intf.req.writedata[17] <> mout_intf.mout_intf.req.writedata[17]
mout_intf.req.writedata[18] <> mout_intf.mout_intf.req.writedata[18]
mout_intf.req.writedata[19] <> mout_intf.mout_intf.req.writedata[19]
mout_intf.req.writedata[20] <> mout_intf.mout_intf.req.writedata[20]
mout_intf.req.writedata[21] <> mout_intf.mout_intf.req.writedata[21]
mout_intf.req.writedata[22] <> mout_intf.mout_intf.req.writedata[22]
mout_intf.req.writedata[23] <> mout_intf.mout_intf.req.writedata[23]
mout_intf.req.writedata[24] <> mout_intf.mout_intf.req.writedata[24]
mout_intf.req.writedata[25] <> mout_intf.mout_intf.req.writedata[25]
mout_intf.req.writedata[26] <> mout_intf.mout_intf.req.writedata[26]
mout_intf.req.writedata[27] <> mout_intf.mout_intf.req.writedata[27]
mout_intf.req.writedata[28] <> mout_intf.mout_intf.req.writedata[28]
mout_intf.req.writedata[29] <> mout_intf.mout_intf.req.writedata[29]
mout_intf.req.writedata[30] <> mout_intf.mout_intf.req.writedata[30]
mout_intf.req.writedata[31] <> mout_intf.mout_intf.req.writedata[31]
mout_intf.req.write <> mout_intf.mout_intf.req.write
mout_intf.req.read <> mout_intf.mout_intf.req.read
mout_intf.req.request <> mout_intf.mout_intf.req.request
mout_intf.req.enable <> mout_intf.mout_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a|acl_arb_intf:mux_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[0].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[0].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[1].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[1].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[2].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[2].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[3].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[3].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:sp[0].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_intf:sp[0].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.req.writedata[31]
out_intf.req.write <> out_intf.req.write
out_intf.req.read <> out_intf.req.read
out_intf.req.request <> out_intf.req.request
out_intf.req.enable <> out_intf.req.enable


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp|acl_arb_data:staging_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw
clock => clock.IN1
resetn => resetn.IN1
avm_enable <= ic_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
avm_read <= ic_arb_read.DB_MAX_OUTPUT_PORT_TYPE
avm_write <= ic_arb_write.DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[0] <= ic_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[1] <= ic_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[2] <= ic_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[3] <= ic_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[4] <= ic_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[5] <= ic_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[6] <= ic_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[7] <= ic_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[8] <= ic_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[9] <= ic_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[10] <= ic_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[11] <= ic_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[12] <= ic_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[13] <= ic_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[14] <= ic_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[15] <= ic_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[16] <= ic_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[17] <= ic_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[18] <= ic_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[19] <= ic_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[20] <= ic_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[21] <= ic_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[22] <= ic_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[23] <= ic_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[24] <= ic_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[25] <= ic_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[26] <= ic_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[27] <= ic_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[28] <= ic_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[29] <= ic_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[30] <= ic_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[31] <= ic_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[0] <= ic_arb_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= ic_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
avm_address[3] <= ic_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
avm_address[4] <= ic_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
avm_address[5] <= ic_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address[6] <= ic_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
avm_address[7] <= ic_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
avm_address[8] <= ic_arb_address[6].DB_MAX_OUTPUT_PORT_TYPE
avm_address[9] <= ic_arb_address[7].DB_MAX_OUTPUT_PORT_TYPE
avm_address[10] <= ic_arb_address[8].DB_MAX_OUTPUT_PORT_TYPE
avm_address[11] <= ic_arb_address[9].DB_MAX_OUTPUT_PORT_TYPE
avm_address[12] <= ic_arb_address[10].DB_MAX_OUTPUT_PORT_TYPE
avm_address[13] <= ic_arb_address[11].DB_MAX_OUTPUT_PORT_TYPE
avm_address[14] <= ic_arb_address[12].DB_MAX_OUTPUT_PORT_TYPE
avm_address[15] <= ic_arb_address[13].DB_MAX_OUTPUT_PORT_TYPE
avm_address[16] <= ic_arb_address[14].DB_MAX_OUTPUT_PORT_TYPE
avm_address[17] <= ic_arb_address[15].DB_MAX_OUTPUT_PORT_TYPE
avm_address[18] <= ic_arb_address[16].DB_MAX_OUTPUT_PORT_TYPE
avm_address[19] <= ic_arb_address[17].DB_MAX_OUTPUT_PORT_TYPE
avm_address[20] <= ic_arb_address[18].DB_MAX_OUTPUT_PORT_TYPE
avm_address[21] <= ic_arb_address[19].DB_MAX_OUTPUT_PORT_TYPE
avm_address[22] <= ic_arb_address[20].DB_MAX_OUTPUT_PORT_TYPE
avm_address[23] <= ic_arb_address[21].DB_MAX_OUTPUT_PORT_TYPE
avm_address[24] <= ic_arb_address[22].DB_MAX_OUTPUT_PORT_TYPE
avm_address[25] <= ic_arb_address[23].DB_MAX_OUTPUT_PORT_TYPE
avm_address[26] <= ic_arb_address[24].DB_MAX_OUTPUT_PORT_TYPE
avm_address[27] <= ic_arb_address[25].DB_MAX_OUTPUT_PORT_TYPE
avm_address[28] <= ic_arb_address[26].DB_MAX_OUTPUT_PORT_TYPE
avm_address[29] <= ic_arb_address[27].DB_MAX_OUTPUT_PORT_TYPE
avm_address[30] <= ic_arb_address[28].DB_MAX_OUTPUT_PORT_TYPE
avm_address[31] <= ic_arb_address[29].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[0] <= ic_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[1] <= ic_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[2] <= ic_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[3] <= ic_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
avm_waitrequest => ~NO_FANOUT~
avm_readdatavalid => ~NO_FANOUT~
avm_readdata[0] => ic_rrp_data[0].DATAIN
avm_readdata[1] => ic_rrp_data[1].DATAIN
avm_readdata[2] => ic_rrp_data[2].DATAIN
avm_readdata[3] => ic_rrp_data[3].DATAIN
avm_readdata[4] => ic_rrp_data[4].DATAIN
avm_readdata[5] => ic_rrp_data[5].DATAIN
avm_readdata[6] => ic_rrp_data[6].DATAIN
avm_readdata[7] => ic_rrp_data[7].DATAIN
avm_readdata[8] => ic_rrp_data[8].DATAIN
avm_readdata[9] => ic_rrp_data[9].DATAIN
avm_readdata[10] => ic_rrp_data[10].DATAIN
avm_readdata[11] => ic_rrp_data[11].DATAIN
avm_readdata[12] => ic_rrp_data[12].DATAIN
avm_readdata[13] => ic_rrp_data[13].DATAIN
avm_readdata[14] => ic_rrp_data[14].DATAIN
avm_readdata[15] => ic_rrp_data[15].DATAIN
avm_readdata[16] => ic_rrp_data[16].DATAIN
avm_readdata[17] => ic_rrp_data[17].DATAIN
avm_readdata[18] => ic_rrp_data[18].DATAIN
avm_readdata[19] => ic_rrp_data[19].DATAIN
avm_readdata[20] => ic_rrp_data[20].DATAIN
avm_readdata[21] => ic_rrp_data[21].DATAIN
avm_readdata[22] => ic_rrp_data[22].DATAIN
avm_readdata[23] => ic_rrp_data[23].DATAIN
avm_readdata[24] => ic_rrp_data[24].DATAIN
avm_readdata[25] => ic_rrp_data[25].DATAIN
avm_readdata[26] => ic_rrp_data[26].DATAIN
avm_readdata[27] => ic_rrp_data[27].DATAIN
avm_readdata[28] => ic_rrp_data[28].DATAIN
avm_readdata[29] => ic_rrp_data[29].DATAIN
avm_readdata[30] => ic_rrp_data[30].DATAIN
avm_readdata[31] => ic_rrp_data[31].DATAIN
avm_writeack => ~NO_FANOUT~
ic_arb_request => ~NO_FANOUT~
ic_arb_enable => avm_enable.DATAIN
ic_arb_read => readdatavalid_sr.DATAB
ic_arb_read => avm_read.DATAIN
ic_arb_write => avm_write.DATAIN
ic_arb_write => ic_wrp_ack.DATAIN
ic_arb_writedata[0] => avm_writedata[0].DATAIN
ic_arb_writedata[1] => avm_writedata[1].DATAIN
ic_arb_writedata[2] => avm_writedata[2].DATAIN
ic_arb_writedata[3] => avm_writedata[3].DATAIN
ic_arb_writedata[4] => avm_writedata[4].DATAIN
ic_arb_writedata[5] => avm_writedata[5].DATAIN
ic_arb_writedata[6] => avm_writedata[6].DATAIN
ic_arb_writedata[7] => avm_writedata[7].DATAIN
ic_arb_writedata[8] => avm_writedata[8].DATAIN
ic_arb_writedata[9] => avm_writedata[9].DATAIN
ic_arb_writedata[10] => avm_writedata[10].DATAIN
ic_arb_writedata[11] => avm_writedata[11].DATAIN
ic_arb_writedata[12] => avm_writedata[12].DATAIN
ic_arb_writedata[13] => avm_writedata[13].DATAIN
ic_arb_writedata[14] => avm_writedata[14].DATAIN
ic_arb_writedata[15] => avm_writedata[15].DATAIN
ic_arb_writedata[16] => avm_writedata[16].DATAIN
ic_arb_writedata[17] => avm_writedata[17].DATAIN
ic_arb_writedata[18] => avm_writedata[18].DATAIN
ic_arb_writedata[19] => avm_writedata[19].DATAIN
ic_arb_writedata[20] => avm_writedata[20].DATAIN
ic_arb_writedata[21] => avm_writedata[21].DATAIN
ic_arb_writedata[22] => avm_writedata[22].DATAIN
ic_arb_writedata[23] => avm_writedata[23].DATAIN
ic_arb_writedata[24] => avm_writedata[24].DATAIN
ic_arb_writedata[25] => avm_writedata[25].DATAIN
ic_arb_writedata[26] => avm_writedata[26].DATAIN
ic_arb_writedata[27] => avm_writedata[27].DATAIN
ic_arb_writedata[28] => avm_writedata[28].DATAIN
ic_arb_writedata[29] => avm_writedata[29].DATAIN
ic_arb_writedata[30] => avm_writedata[30].DATAIN
ic_arb_writedata[31] => avm_writedata[31].DATAIN
ic_arb_burstcount[0] => avm_burstcount[0].DATAIN
ic_arb_address[0] => avm_address[2].DATAIN
ic_arb_address[1] => avm_address[3].DATAIN
ic_arb_address[2] => avm_address[4].DATAIN
ic_arb_address[3] => avm_address[5].DATAIN
ic_arb_address[4] => avm_address[6].DATAIN
ic_arb_address[5] => avm_address[7].DATAIN
ic_arb_address[6] => avm_address[8].DATAIN
ic_arb_address[7] => avm_address[9].DATAIN
ic_arb_address[8] => avm_address[10].DATAIN
ic_arb_address[9] => avm_address[11].DATAIN
ic_arb_address[10] => avm_address[12].DATAIN
ic_arb_address[11] => avm_address[13].DATAIN
ic_arb_address[12] => avm_address[14].DATAIN
ic_arb_address[13] => avm_address[15].DATAIN
ic_arb_address[14] => avm_address[16].DATAIN
ic_arb_address[15] => avm_address[17].DATAIN
ic_arb_address[16] => avm_address[18].DATAIN
ic_arb_address[17] => avm_address[19].DATAIN
ic_arb_address[18] => avm_address[20].DATAIN
ic_arb_address[19] => avm_address[21].DATAIN
ic_arb_address[20] => avm_address[22].DATAIN
ic_arb_address[21] => avm_address[23].DATAIN
ic_arb_address[22] => avm_address[24].DATAIN
ic_arb_address[23] => avm_address[25].DATAIN
ic_arb_address[24] => avm_address[26].DATAIN
ic_arb_address[25] => avm_address[27].DATAIN
ic_arb_address[26] => avm_address[28].DATAIN
ic_arb_address[27] => avm_address[29].DATAIN
ic_arb_address[28] => avm_address[30].DATAIN
ic_arb_address[29] => avm_address[31].DATAIN
ic_arb_byteenable[0] => avm_byteenable[0].DATAIN
ic_arb_byteenable[1] => avm_byteenable[1].DATAIN
ic_arb_byteenable[2] => avm_byteenable[2].DATAIN
ic_arb_byteenable[3] => avm_byteenable[3].DATAIN
ic_arb_id[0] => ~NO_FANOUT~
ic_arb_id[1] => ~NO_FANOUT~
ic_arb_stall <= <GND>
ic_wrp_ack <= ic_arb_write.DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_datavalid <= readdatavalid_sr[0].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[0] <= avm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[1] <= avm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[2] <= avm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[3] <= avm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[4] <= avm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[5] <= avm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[6] <= avm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[7] <= avm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[8] <= avm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[9] <= avm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[10] <= avm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[11] <= avm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[12] <= avm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[13] <= avm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[14] <= avm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[15] <= avm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[16] <= avm_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[17] <= avm_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[18] <= avm_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[19] <= avm_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[20] <= avm_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[21] <= avm_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[22] <= avm_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[23] <= avm_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[24] <= avm_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[25] <= avm_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[26] <= avm_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[27] <= avm_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[28] <= avm_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[29] <= avm_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[30] <= avm_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[31] <= avm_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


