#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024d15198630 .scope module, "conv_tb" "conv_tb" 2 3;
 .timescale -9 -12;
P_0000024d150a7040 .param/l "ACC_WIDTH" 0 2 16, +C4<000000000000000000000000000000000000000000000000000000000000011001>;
P_0000024d150a7078 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0000024d150a70b0 .param/l "IMG_HEIGHT" 0 2 11, +C4<00000000000000000000000000001000>;
P_0000024d150a70e8 .param/l "IMG_WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
P_0000024d150a7120 .param/str "INIT_FILE" 0 2 17, "weights.mem";
P_0000024d150a7158 .param/l "IN_CHANNEL" 0 2 8, +C4<00000000000000000000000000000011>;
P_0000024d150a7190 .param/l "KERNEL_SIZE" 0 2 7, +C4<00000000000000000000000000000011>;
P_0000024d150a71c8 .param/l "NUM_FILTERS" 0 2 9, +C4<00000000000000000000000000000011>;
P_0000024d150a7200 .param/l "OUTPUT_IMG_HEIGHT" 0 2 31, +C4<00000000000000000000000000000000000000000000000000000000000000001000>;
P_0000024d150a7238 .param/l "OUTPUT_IMG_WIDTH" 0 2 30, +C4<00000000000000000000000000000000000000000000000000000000000000001000>;
P_0000024d150a7270 .param/l "OUTPUT_WIDTH" 0 2 15, +C4<00000000000000000000000000010100>;
P_0000024d150a72a8 .param/l "PADDING" 0 2 13, +C4<000000000000000000000000000000001>;
P_0000024d150a72e0 .param/l "STRIDE" 0 2 12, +C4<00000000000000000000000000000001>;
P_0000024d150a7318 .param/l "TEST_CASE_SELECT" 0 2 27, +C4<00000000000000000000000000000000>;
P_0000024d150a7350 .param/l "TOTAL_WEIGHTS" 0 2 33, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010001>;
P_0000024d150a7388 .param/l "WEIGHTS_PER_FILTER" 0 2 32, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011>;
P_0000024d150a73c0 .param/l "WEIGHT_WIDTH" 0 2 14, +C4<00000000000000000000000000001000>;
v0000024d153bad70_0 .var/real "accuracy_sum", 0 0;
v0000024d153bb450 .array "actual_output", 191 0, 19 0;
v0000024d153bb590_0 .var/i "ch", 31 0;
v0000024d153b90b0_0 .var "clk", 0 0;
v0000024d153b95b0_0 .var/i "col", 31 0;
v0000024d153b9650_0 .net "conv_out", 59 0, L_0000024d15434fd0;  1 drivers
v0000024d153b9830_0 .net "conv_valid", 0 0, L_0000024d15313100;  1 drivers
v0000024d153b98d0_0 .var/i "current_output_col", 31 0;
v0000024d153bb6d0_0 .var/i "current_output_row", 31 0;
v0000024d153bb8b0_0 .var/i "expected_outputs", 31 0;
v0000024d153bb950_0 .var/i "f", 31 0;
v0000024d153bb9f0_0 .var "frame_start", 0 0;
v0000024d153bba90 .array "golden_output", 191 0, 19 0;
v0000024d153bbb30 .array "golden_weights", 80 0, 7 0;
v0000024d153bbbd0_0 .var/i "k_col", 31 0;
v0000024d153bbc70_0 .var/i "k_row", 31 0;
v0000024d153bbd10_0 .var/i "output_count", 31 0;
v0000024d153bb630_0 .var/i "passed_tests", 31 0;
v0000024d153bb770_0 .var "pixel_in", 23 0;
v0000024d153bb810_0 .var "pixel_valid", 0 0;
v0000024d153c4700_0 .var/i "row", 31 0;
v0000024d153c5c40_0 .var "rst_n", 0 0;
v0000024d153c4d40_0 .var/i "test_case_errors", 31 0;
v0000024d153c5600 .array "test_image", 191 0, 7 0;
v0000024d153c60a0_0 .var/i "total_errors", 31 0;
E_0000024d152a5e10 .event posedge, v0000024d153b5690_0;
E_0000024d152a5a90 .event anyedge, v0000024d1537f2c0_0;
S_0000024d15198ae0 .scope task, "calculate_golden_reference" "calculate_golden_reference" 2 360, 2 360 0, S_0000024d15198630;
 .timescale -9 -12;
v0000024d152e1ee0_0 .var/i "kernel_col", 31 0;
v0000024d152e0540_0 .var/i "kernel_row", 31 0;
v0000024d152e0ea0_0 .var/i "out_col", 31 0;
v0000024d152e0680_0 .var/i "out_row", 31 0;
v0000024d152e1440_0 .var/i "pixel_val", 31 0;
v0000024d152e0220_0 .var/i "src_col", 31 0;
v0000024d152e02c0_0 .var/i "src_row", 31 0;
v0000024d152e1260_0 .var/i "sum", 31 0;
v0000024d152e1f80_0 .var/i "weight_val", 31 0;
v0000024d152e1580_0 .var/i "window_center_col", 31 0;
v0000024d152e23e0_0 .var/i "window_center_row", 31 0;
TD_conv_tb.calculate_golden_reference ;
    %vpi_call 2 368 "$display", "Calculating golden reference (unsigned arithmetic, matching window.v logic)..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000024d153bb950_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d152e0680_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000024d152e0680_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d152e0ea0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000024d152e0ea0_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d152e1260_0, 0, 32;
    %load/vec4 v0000024d152e0680_0;
    %muli 1, 0, 32;
    %store/vec4 v0000024d152e23e0_0, 0, 32;
    %load/vec4 v0000024d152e0ea0_0;
    %muli 1, 0, 32;
    %store/vec4 v0000024d152e1580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_0.6 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d152e0540_0, 0, 32;
T_0.8 ;
    %load/vec4 v0000024d152e0540_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d152e1ee0_0, 0, 32;
T_0.10 ;
    %load/vec4 v0000024d152e1ee0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0000024d152e23e0_0;
    %load/vec4 v0000024d152e0540_0;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0000024d152e02c0_0, 0, 32;
    %load/vec4 v0000024d152e1580_0;
    %load/vec4 v0000024d152e1ee0_0;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0000024d152e0220_0, 0, 32;
    %load/vec4 v0000024d152e02c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_0.16, 5;
    %load/vec4 v0000024d152e02c0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.15, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024d152e0220_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v0000024d152e0220_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d152e02c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d152e0220_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %pad/u 32;
    %store/vec4 v0000024d152e1440_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d152e1440_0, 0, 32;
T_0.13 ;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 37;
    %pad/s 42;
    %muli 27, 0, 42;
    %pad/s 43;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 36;
    %pad/s 40;
    %muli 9, 0, 40;
    %pad/s 43;
    %add;
    %pad/s 44;
    %load/vec4 v0000024d152e0540_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0000024d152e1ee0_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bbb30, 4;
    %pad/u 32;
    %store/vec4 v0000024d152e1f80_0, 0, 32;
    %load/vec4 v0000024d152e1260_0;
    %load/vec4 v0000024d152e1440_0;
    %load/vec4 v0000024d152e1f80_0;
    %mul;
    %add;
    %store/vec4 v0000024d152e1260_0, 0, 32;
    %load/vec4 v0000024d152e1ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d152e1ee0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0000024d152e0540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d152e0540_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %load/vec4 v0000024d152e1260_0;
    %cmpi/s 1048575, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.17, 5;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d152e0680_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d152e0ea0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153bba90, 4, 0;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v0000024d152e1260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.19, 5;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d152e0680_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d152e0ea0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153bba90, 4, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0000024d152e1260_0;
    %pad/s 20;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d152e0680_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d152e0ea0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153bba90, 4, 0;
T_0.20 ;
T_0.18 ;
    %load/vec4 v0000024d152e0ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d152e0ea0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0000024d152e0680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d152e0680_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000024d153bb950_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 411 "$display", "Golden reference calculation completed" {0 0 0};
    %end;
S_0000024d15198c70 .scope task, "check_timing_alignment" "check_timing_alignment" 2 654, 2 654 0, S_0000024d15198630;
 .timescale -9 -12;
TD_conv_tb.check_timing_alignment ;
    %vpi_call 2 656 "$display", "\012=== Timing Alignment Check ===" {0 0 0};
    %vpi_call 2 657 "$display", "Checking if Filter 0 output is delayed or offset..." {0 0 0};
    %vpi_call 2 660 "$display", "Filter 0 difference pattern analysis:" {0 0 0};
    %vpi_call 2 661 "$display", "Position [0,0]: Expected=618, Actual=106902, Diff=106284" {0 0 0};
    %vpi_call 2 662 "$display", "Position [0,1]: Expected=106002, Actual=109038, Diff=3036" {0 0 0};
    %vpi_call 2 663 "$display", "Position [1,1]: Expected=168216, Actual=172776, Diff=4560" {0 0 0};
    %vpi_call 2 665 "$display", "Observations:" {0 0 0};
    %vpi_call 2 666 "$display", "- Most middle positions have +4560 offset" {0 0 0};
    %vpi_call 2 667 "$display", "- First column has much larger positive offsets" {0 0 0};
    %vpi_call 2 668 "$display", "- Last column has large negative offsets" {0 0 0};
    %vpi_call 2 669 "$display", "- This suggests a systematic calculation or indexing error in Filter 0" {0 0 0};
    %end;
S_0000024d15198e00 .scope task, "compare_results" "compare_results" 2 484, 2 484 0, S_0000024d15198630;
 .timescale -9 -12;
v0000024d152e2520_0 .var/real "accuracy", 0 0;
v0000024d152e25c0_0 .var/i "filter_errors", 31 0;
v0000024d152e2660_0 .var/i "match", 31 0;
v0000024d152e0720_0 .var/i "total_comparisons", 31 0;
TD_conv_tb.compare_results ;
    %vpi_call 2 490 "$display", "\012=== Detailed Comparison Results ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d152e0720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
T_2.21 ;
    %load/vec4 v0000024d153bb950_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.22, 5;
    %vpi_call 2 496 "$display", "\012Filter %0d detailed analysis:", v0000024d153bb950_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_2.23 ;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_2.24, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_2.25 ;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_2.26, 5;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bb450, 4;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bba90, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0000024d152e2660_0, 0, 32;
    %load/vec4 v0000024d152e0720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d152e0720_0, 0, 32;
    %load/vec4 v0000024d152e2660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %load/vec4 v0000024d153c4d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4d40_0, 0, 32;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bba90, 4;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bb450, 4;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bb450, 4;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bba90, 4;
    %sub;
    %vpi_call 2 504 "$display", "  MISMATCH [%0d,%0d]: Expected=%0d, Actual=%0d, Diff=%0d", v0000024d153c4700_0, v0000024d153b95b0_0, S<2,vec4,u20>, S<1,vec4,u20>, S<0,vec4,s20> {3 0 0};
T_2.27 ;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_2.25;
T_2.26 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_2.23;
T_2.24 ;
    %load/vec4 v0000024d153bb950_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
    %jmp T_2.21;
T_2.22 ;
    %load/vec4 v0000024d152e0720_0;
    %load/vec4 v0000024d153c4d40_0;
    %sub;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0000024d152e0720_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0000024d152e2520_0;
    %load/real v0000024d153bad70_0;
    %load/real v0000024d152e2520_0;
    %add/wr;
    %store/real v0000024d153bad70_0;
    %vpi_call 2 517 "$display", "\012=== Test Case %0d Summary ===", P_0000024d150a7318 {0 0 0};
    %vpi_call 2 518 "$display", "  Pattern Type: %0d", P_0000024d150a7318 {0 0 0};
    %vpi_call 2 519 "$display", "  Total comparisons: %0d", v0000024d152e0720_0 {0 0 0};
    %load/vec4 v0000024d152e0720_0;
    %load/vec4 v0000024d153c4d40_0;
    %sub;
    %vpi_call 2 520 "$display", "  Matches: %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 521 "$display", "  Mismatches: %0d", v0000024d153c4d40_0 {0 0 0};
    %vpi_call 2 522 "$display", "  Accuracy: %0.2f%%", v0000024d152e2520_0 {0 0 0};
    %load/vec4 v0000024d153c4d40_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.29, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %pushi/vec4 17732, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_2.30, 8;
T_2.29 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %pushi/vec4 17732, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_2.30, 8;
 ; End of false expr.
    %blend;
T_2.30;
    %vpi_call 2 523 "$display", "  Status: %s", S<0,vec4,u48> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
T_2.31 ;
    %load/vec4 v0000024d153bb950_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.32, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d152e25c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_2.33 ;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_2.34, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_2.35 ;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_2.36, 5;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bb450, 4;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bba90, 4;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %load/vec4 v0000024d152e25c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d152e25c0_0, 0, 32;
T_2.37 ;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_2.35;
T_2.36 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_2.33;
T_2.34 ;
    %pushi/vec4 64, 0, 68;
    %load/vec4 v0000024d152e25c0_0;
    %pad/s 68;
    %sub;
    %pushi/vec4 64, 0, 68;
    %load/vec4 v0000024d152e25c0_0;
    %pad/s 68;
    %sub;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %pushi/vec4 64, 0, 68;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 535 "$display", "  Filter %0d: %0d/%0d correct (%.2f%%)", v0000024d153bb950_0, S<0,vec4,s68>, 68'sb00000000000000000000000000000000000000000000000000000000000001000000, W<0,r> {1 1 0};
    %load/vec4 v0000024d153bb950_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
    %jmp T_2.31;
T_2.32 ;
    %load/vec4 v0000024d153c4d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.39, 4;
    %load/vec4 v0000024d153bb630_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb630_0, 0, 32;
T_2.39 ;
    %load/vec4 v0000024d153c60a0_0;
    %load/vec4 v0000024d153c4d40_0;
    %add;
    %store/vec4 v0000024d153c60a0_0, 0, 32;
    %end;
S_0000024d15197ff0 .scope task, "display_results" "display_results" 2 463, 2 463 0, S_0000024d15198630;
 .timescale -9 -12;
TD_conv_tb.display_results ;
    %vpi_call 2 465 "$display", "\012=== Expected vs Actual Results (Unsigned) ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
T_3.41 ;
    %load/vec4 v0000024d153bb950_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_3.42, 5;
    %vpi_call 2 467 "$display", "Filter %0d:", v0000024d153bb950_0 {0 0 0};
    %vpi_call 2 468 "$display", "  Position | Expected | Actual | Status" {0 0 0};
    %vpi_call 2 469 "$display", "  ---------|----------|--------|--------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_3.43 ;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_3.44, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_3.45 ;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_3.46, 5;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bba90, 4;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bb450, 4;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bb450, 4;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bba90, 4;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %vpi_call 2 472 "$display", "  [%0d,%0d]   | %8d | %6d | %s", v0000024d153c4700_0, v0000024d153b95b0_0, S<2,vec4,u20>, S<1,vec4,u20>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_3.45;
T_3.46 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_3.43;
T_3.44 ;
    %load/vec4 v0000024d153bb950_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
    %jmp T_3.41;
T_3.42 ;
    %end;
S_0000024d15198180 .scope task, "display_test_case_info" "display_test_case_info" 2 235, 2 235 0, S_0000024d15198630;
 .timescale -9 -12;
v0000024d152e07c0_0 .var/i "pattern_type", 31 0;
TD_conv_tb.display_test_case_info ;
    %vpi_call 2 238 "$display", "\012=== Test Case Information ===" {0 0 0};
    %load/vec4 v0000024d152e07c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %vpi_call 2 247 "$display", "Pattern Type %0d: Unknown pattern", v0000024d152e07c0_0 {0 0 0};
    %jmp T_4.57;
T_4.49 ;
    %vpi_call 2 240 "$display", "Pattern Type 0: Gradient Pattern - Values increase from top-left to bottom-right" {0 0 0};
    %jmp T_4.57;
T_4.50 ;
    %vpi_call 2 241 "$display", "Pattern Type 1: Checkerboard Pattern - Alternating 0xFF and 0x00 values" {0 0 0};
    %jmp T_4.57;
T_4.51 ;
    %vpi_call 2 242 "$display", "Pattern Type 2: Random Pattern - Pseudo-random values" {0 0 0};
    %jmp T_4.57;
T_4.52 ;
    %vpi_call 2 243 "$display", "Pattern Type 3: All-Zeros Pattern - All pixels set to 0x00" {0 0 0};
    %jmp T_4.57;
T_4.53 ;
    %vpi_call 2 244 "$display", "Pattern Type 4: All-Max Pattern - All pixels set to 0xFF" {0 0 0};
    %jmp T_4.57;
T_4.54 ;
    %vpi_call 2 245 "$display", "Pattern Type 5: Border Pattern - 0xFF on edges, 0x00 in center" {0 0 0};
    %jmp T_4.57;
T_4.55 ;
    %vpi_call 2 246 "$display", "Pattern Type 6: Diagonal Pattern - 0xFF on diagonals, 0x00 elsewhere" {0 0 0};
    %jmp T_4.57;
T_4.57 ;
    %pop/vec4 1;
    %vpi_call 2 249 "$display", "=============================" {0 0 0};
    %end;
S_0000024d15198310 .scope task, "display_test_image" "display_test_image" 2 416, 2 416 0, S_0000024d15198630;
 .timescale -9 -12;
TD_conv_tb.display_test_image ;
    %vpi_call 2 418 "$display", "\012=== Test Image (Unsigned Values) ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_5.58 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_5.59, 5;
    %vpi_call 2 420 "$display", "Channel %0d:", v0000024d153bb590_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_5.60 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.61, 5;
    %vpi_call 2 422 "$write", "  " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_5.62 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.63, 5;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %vpi_call 2 424 "$write", "%3d ", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_5.62;
T_5.63 ;
    %vpi_call 2 426 "$write", "\012" {0 0 0};
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_5.60;
T_5.61 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_5.58;
T_5.59 ;
    %end;
S_0000024d153757c0 .scope task, "display_weights" "display_weights" 2 433, 2 433 0, S_0000024d15198630;
 .timescale -9 -12;
TD_conv_tb.display_weights ;
    %vpi_call 2 435 "$display", "\012=== Weights (Unsigned Values) ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
T_6.64 ;
    %load/vec4 v0000024d153bb950_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_6.65, 5;
    %vpi_call 2 437 "$display", "Filter %0d:", v0000024d153bb950_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_6.66 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_6.67, 5;
    %vpi_call 2 439 "$display", "  Channel %0d:", v0000024d153bb590_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bbc70_0, 0, 32;
T_6.68 ;
    %load/vec4 v0000024d153bbc70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_6.69, 5;
    %vpi_call 2 441 "$write", "    " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bbbd0_0, 0, 32;
T_6.70 ;
    %load/vec4 v0000024d153bbbd0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_6.71, 5;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 37;
    %pad/s 42;
    %muli 27, 0, 42;
    %pad/s 43;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 36;
    %pad/s 40;
    %muli 9, 0, 40;
    %pad/s 43;
    %add;
    %pad/s 44;
    %load/vec4 v0000024d153bbc70_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0000024d153bbbd0_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bbb30, 4;
    %vpi_call 2 443 "$write", "%3d ", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0000024d153bbbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bbbd0_0, 0, 32;
    %jmp T_6.70;
T_6.71 ;
    %vpi_call 2 445 "$write", "\012" {0 0 0};
    %load/vec4 v0000024d153bbc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bbc70_0, 0, 32;
    %jmp T_6.68;
T_6.69 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_6.66;
T_6.67 ;
    %load/vec4 v0000024d153bb950_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
    %jmp T_6.64;
T_6.65 ;
    %vpi_call 2 451 "$display", "\012=== Weight Verification ===" {0 0 0};
    %vpi_call 2 452 "$display", "Expected first few weights from weights.mem:" {0 0 0};
    %vpi_call 2 453 "$display", "Filter 0, Channel 0: FF(255), 00(0), 01(1), FE(254), 00(0), 02(2), FF(255), 00(0), 01(1)" {0 0 0};
    %vpi_call 2 454 "$display", "Actual loaded weights:" {0 0 0};
    %vpi_call 2 455 "$display", "Filter 0, Channel 0: %0d, %0d, %0d, %0d, %0d, %0d, %0d, %0d, %0d", &A<v0000024d153bbb30, 0>, &A<v0000024d153bbb30, 1>, &A<v0000024d153bbb30, 2>, &A<v0000024d153bbb30, 3>, &A<v0000024d153bbb30, 4>, &A<v0000024d153bbb30, 5>, &A<v0000024d153bbb30, 6>, &A<v0000024d153bbb30, 7>, &A<v0000024d153bbb30, 8> {0 0 0};
    %end;
S_0000024d153749b0 .scope module, "dut" "conv" 2 79, 3 1 0, S_0000024d15198630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 24 "pixel_in";
    .port_info 3 /INPUT 1 "pixel_valid";
    .port_info 4 /INPUT 1 "frame_start";
    .port_info 5 /OUTPUT 60 "conv_out";
    .port_info 6 /OUTPUT 1 "conv_valid";
P_0000024d150ca620 .param/l "ACC_WIDTH" 0 3 12, +C4<000000000000000000000000000000000000000000000000000000000000011001>;
P_0000024d150ca658 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000024d150ca690 .param/l "IMG_HEIGHT" 0 3 7, +C4<00000000000000000000000000001000>;
P_0000024d150ca6c8 .param/l "IMG_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_0000024d150ca700 .param/str "INIT_FILE" 0 3 13, "weights.mem";
P_0000024d150ca738 .param/l "IN_CHANNEL" 0 3 4, +C4<00000000000000000000000000000011>;
P_0000024d150ca770 .param/l "KERNEL_SIZE" 0 3 3, +C4<00000000000000000000000000000011>;
P_0000024d150ca7a8 .param/l "NUM_FILTERS" 0 3 5, +C4<00000000000000000000000000000011>;
P_0000024d150ca7e0 .param/l "OUTPUT_WIDTH" 0 3 11, +C4<00000000000000000000000000010100>;
P_0000024d150ca818 .param/l "PADDING" 0 3 9, +C4<000000000000000000000000000000001>;
P_0000024d150ca850 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000001>;
P_0000024d150ca888 .param/l "TOTAL_WEIGHTS" 1 3 31, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010001>;
P_0000024d150ca8c0 .param/l "WEIGHTS_PER_FILTER" 1 3 32, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011>;
P_0000024d150ca8f8 .param/l "WEIGHT_DONE" 1 3 54, C4<10>;
P_0000024d150ca930 .param/l "WEIGHT_IDLE" 1 3 54, C4<00>;
P_0000024d150ca968 .param/l "WEIGHT_LOADING" 1 3 54, C4<01>;
P_0000024d150ca9a0 .param/l "WEIGHT_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
L_0000024d15313c60 .functor AND 1, v0000024d153b7170_0, v0000024d153b8110_0, C4<1>, C4<1>;
L_0000024d15312df0 .functor AND 1, L_0000024d15313c60, v0000024d153ba0f0_0, C4<1>, C4<1>;
L_0000024d15313100 .functor AND 1, L_0000024d15312df0, v0000024d153baeb0_0, C4<1>, C4<1>;
v0000024d153ba190_0 .net *"_ivl_5", 0 0, L_0000024d15313c60;  1 drivers
v0000024d153ba370_0 .net "all_windows_valid", 0 0, L_0000024d15312df0;  1 drivers
v0000024d153bae10 .array "channel_pixels", 2 0, 7 0;
v0000024d153ba230_0 .net "clk", 0 0, v0000024d153b90b0_0;  1 drivers
v0000024d153b9150_0 .net "conv_out", 59 0, L_0000024d15434fd0;  alias, 1 drivers
v0000024d153b8ed0_0 .net "conv_valid", 0 0, L_0000024d15313100;  alias, 1 drivers
v0000024d153ba2d0 .array "filter_conv_out", 2 0;
v0000024d153ba2d0_0 .net v0000024d153ba2d0 0, 19 0, L_0000024d153c3a80; 1 drivers
v0000024d153ba2d0_1 .net v0000024d153ba2d0 1, 19 0, L_0000024d15428e20; 1 drivers
v0000024d153ba2d0_2 .net v0000024d153ba2d0 2, 19 0, L_0000024d15434030; 1 drivers
v0000024d153b9b50 .array "filter_conv_valid", 2 0;
v0000024d153b9b50_0 .net v0000024d153b9b50 0, 0 0, L_0000024d15312d80; 1 drivers
v0000024d153b9b50_1 .net v0000024d153b9b50 1, 0 0, L_0000024d15312f40; 1 drivers
v0000024d153b9b50_2 .net v0000024d153b9b50 2, 0 0, L_0000024d153133a0; 1 drivers
v0000024d153b8e30 .array "filter_weights", 2 0, 215 0;
v0000024d153b9470_0 .net "frame_start", 0 0, v0000024d153bb9f0_0;  1 drivers
v0000024d153b9e70_0 .var/i "i", 31 0;
v0000024d153ba550_0 .var/i "load_idx", 31 0;
v0000024d153ba690_0 .net "multi_channel_window", 215 0, L_0000024d15433ef0;  1 drivers
v0000024d153ba4b0_0 .net "pixel_in", 23 0, v0000024d153bb770_0;  1 drivers
v0000024d153b9bf0_0 .net "pixel_valid", 0 0, v0000024d153bb810_0;  1 drivers
v0000024d153bac30_0 .net "rst_n", 0 0, v0000024d153c5c40_0;  1 drivers
v0000024d153b9510_0 .var "weight_load_state", 1 0;
v0000024d153bb310_0 .var "weight_loaded_flags", 2 0;
v0000024d153bab90_0 .var "weight_read_enable", 2 0;
v0000024d153ba730 .array "weight_rom_out", 2 0;
v0000024d153ba730_0 .net v0000024d153ba730 0, 215 0, v0000024d153b5730_0; 1 drivers
v0000024d153ba730_1 .net v0000024d153ba730 1, 215 0, v0000024d153b6810_0; 1 drivers
v0000024d153ba730_2 .net v0000024d153ba730 2, 215 0, v0000024d153b6d10_0; 1 drivers
v0000024d153b9290 .array "weight_rom_valid", 2 0;
v0000024d153b9290_0 .net v0000024d153b9290 0, 0 0, v0000024d153b5d70_0; 1 drivers
v0000024d153b9290_1 .net v0000024d153b9290 1, 0 0, v0000024d153b8a70_0; 1 drivers
v0000024d153b9290_2 .net v0000024d153b9290 2, 0 0, v0000024d153b6950_0; 1 drivers
v0000024d153baeb0_0 .var "weights_loaded", 0 0;
v0000024d153ba5f0 .array "window_out", 2 0;
v0000024d153ba5f0_0 .net v0000024d153ba5f0 0, 71 0, v0000024d153b7990_0; 1 drivers
v0000024d153ba5f0_1 .net v0000024d153ba5f0 1, 71 0, v0000024d153b7f30_0; 1 drivers
v0000024d153ba5f0_2 .net v0000024d153ba5f0 2, 71 0, v0000024d153b9dd0_0; 1 drivers
v0000024d153baf50 .array "window_valid", 2 0;
v0000024d153baf50_0 .net v0000024d153baf50 0, 0 0, v0000024d153b7170_0; 1 drivers
v0000024d153baf50_1 .net v0000024d153baf50 1, 0 0, v0000024d153b8110_0; 1 drivers
v0000024d153baf50_2 .net v0000024d153baf50 2, 0 0, v0000024d153ba0f0_0; 1 drivers
E_0000024d152a5050 .event anyedge, v0000024d153ba4b0_0;
L_0000024d153c51a0 .part v0000024d153bab90_0, 0, 1;
L_0000024d153c5880 .part v0000024d153bab90_0, 1, 1;
L_0000024d153c4b60 .part v0000024d153bab90_0, 2, 1;
L_0000024d15433ef0 .concat [ 72 72 72 0], v0000024d153b7990_0, v0000024d153b7f30_0, v0000024d153b9dd0_0;
L_0000024d15434fd0 .concat [ 20 20 20 0], L_0000024d153c3a80, L_0000024d15428e20, L_0000024d15434030;
S_0000024d15375ae0 .scope generate, "mult_acc_gen[0]" "mult_acc_gen[0]" 3 171, 3 171 0, S_0000024d153749b0;
 .timescale -9 -12;
P_0000024d152a5c90 .param/l "f" 0 3 171, +C4<00>;
S_0000024d15374500 .scope module, "mult_acc_inst" "mult_acc_comb" 3 179, 4 2 0, S_0000024d15375ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "window_valid";
    .port_info 1 /INPUT 216 "multi_channel_window_in";
    .port_info 2 /INPUT 1 "weight_valid";
    .port_info 3 /INPUT 216 "multi_channel_weight_in";
    .port_info 4 /OUTPUT 20 "conv_out";
    .port_info 5 /OUTPUT 1 "conv_valid";
P_0000024d15375630 .param/l "ACC_WIDTH" 0 4 8, +C4<000000000000000000000000000000000000000000000000000000000000011001>;
P_0000024d15375668 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0000024d153756a0 .param/l "IN_CHANNEL" 0 4 5, +C4<00000000000000000000000000000011>;
P_0000024d153756d8 .param/l "KERNEL_SIZE" 0 4 4, +C4<00000000000000000000000000000011>;
P_0000024d15375710 .param/l "OUTPUT_WIDTH" 0 4 7, +C4<00000000000000000000000000010100>;
P_0000024d15375748 .param/l "WEIGHTS_PER_FILTER" 1 4 22, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011>;
P_0000024d15375780 .param/l "WEIGHT_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
L_0000024d15312d80 .functor AND 1, L_0000024d15312df0, v0000024d153baeb0_0, C4<1>, C4<1>;
v0000024d1537e280_0 .net *"_ivl_57", 19 0, L_0000024d153c2e00;  1 drivers
L_0000024d153cb4e0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537eaa0_0 .net/2u *"_ivl_58", 19 0, L_0000024d153cb4e0;  1 drivers
v0000024d1537e320 .array "channel_sums", 2 0;
v0000024d1537e320_0 .net v0000024d1537e320 0, 24 0, L_0000024d153c3120; 1 drivers
v0000024d1537e320_1 .net v0000024d1537e320 1, 24 0, L_0000024d153c3940; 1 drivers
v0000024d1537e320_2 .net v0000024d1537e320 2, 24 0, L_0000024d153c3800; 1 drivers
v0000024d1537e460 .array "channel_weight_data", 26 0;
v0000024d1537e460_0 .net v0000024d1537e460 0, 7 0, L_0000024d153c6640; 1 drivers
v0000024d1537e460_1 .net v0000024d1537e460 1, 7 0, L_0000024d153c5920; 1 drivers
v0000024d1537e460_2 .net v0000024d1537e460 2, 7 0, L_0000024d153c6820; 1 drivers
v0000024d1537e460_3 .net v0000024d1537e460 3, 7 0, L_0000024d153c4980; 1 drivers
v0000024d1537e460_4 .net v0000024d1537e460 4, 7 0, L_0000024d153c6500; 1 drivers
v0000024d1537e460_5 .net v0000024d1537e460 5, 7 0, L_0000024d153c5ce0; 1 drivers
v0000024d1537e460_6 .net v0000024d1537e460 6, 7 0, L_0000024d153c59c0; 1 drivers
v0000024d1537e460_7 .net v0000024d1537e460 7, 7 0, L_0000024d153c5d80; 1 drivers
v0000024d1537e460_8 .net v0000024d1537e460 8, 7 0, L_0000024d153c5a60; 1 drivers
v0000024d1537e460_9 .net v0000024d1537e460 9, 7 0, L_0000024d153c4ca0; 1 drivers
v0000024d1537e460_10 .net v0000024d1537e460 10, 7 0, L_0000024d153c4f20; 1 drivers
v0000024d1537e460_11 .net v0000024d1537e460 11, 7 0, L_0000024d153c61e0; 1 drivers
v0000024d1537e460_12 .net v0000024d1537e460 12, 7 0, L_0000024d153c5b00; 1 drivers
v0000024d1537e460_13 .net v0000024d1537e460 13, 7 0, L_0000024d153c4fc0; 1 drivers
v0000024d1537e460_14 .net v0000024d1537e460 14, 7 0, L_0000024d153c5060; 1 drivers
v0000024d1537e460_15 .net v0000024d1537e460 15, 7 0, L_0000024d153c5380; 1 drivers
v0000024d1537e460_16 .net v0000024d1537e460 16, 7 0, L_0000024d153c48e0; 1 drivers
v0000024d1537e460_17 .net v0000024d1537e460 17, 7 0, L_0000024d153c66e0; 1 drivers
v0000024d1537e460_18 .net v0000024d1537e460 18, 7 0, L_0000024d153c5740; 1 drivers
v0000024d1537e460_19 .net v0000024d1537e460 19, 7 0, L_0000024d153c4ac0; 1 drivers
v0000024d1537e460_20 .net v0000024d1537e460 20, 7 0, L_0000024d153c4de0; 1 drivers
v0000024d1537e460_21 .net v0000024d1537e460 21, 7 0, L_0000024d153c5100; 1 drivers
v0000024d1537e460_22 .net v0000024d1537e460 22, 7 0, L_0000024d153c5420; 1 drivers
v0000024d1537e460_23 .net v0000024d1537e460 23, 7 0, L_0000024d153c54c0; 1 drivers
v0000024d1537e460_24 .net v0000024d1537e460 24, 7 0, L_0000024d153c57e0; 1 drivers
v0000024d1537e460_25 .net v0000024d1537e460 25, 7 0, L_0000024d153c68c0; 1 drivers
v0000024d1537e460_26 .net v0000024d1537e460 26, 7 0, L_0000024d153c6a00; 1 drivers
v0000024d1537eb40 .array "channel_window_data", 26 0;
v0000024d1537eb40_0 .net v0000024d1537eb40 0, 7 0, L_0000024d153c6460; 1 drivers
v0000024d1537eb40_1 .net v0000024d1537eb40 1, 7 0, L_0000024d153c5240; 1 drivers
v0000024d1537eb40_2 .net v0000024d1537eb40 2, 7 0, L_0000024d153c5ba0; 1 drivers
v0000024d1537eb40_3 .net v0000024d1537eb40 3, 7 0, L_0000024d153c4e80; 1 drivers
v0000024d1537eb40_4 .net v0000024d1537eb40 4, 7 0, L_0000024d153c4840; 1 drivers
v0000024d1537eb40_5 .net v0000024d1537eb40 5, 7 0, L_0000024d153c5560; 1 drivers
v0000024d1537eb40_6 .net v0000024d1537eb40 6, 7 0, L_0000024d153c4c00; 1 drivers
v0000024d1537eb40_7 .net v0000024d1537eb40 7, 7 0, L_0000024d153c47a0; 1 drivers
v0000024d1537eb40_8 .net v0000024d1537eb40 8, 7 0, L_0000024d153c6d20; 1 drivers
v0000024d1537eb40_9 .net v0000024d1537eb40 9, 7 0, L_0000024d153c6140; 1 drivers
v0000024d1537eb40_10 .net v0000024d1537eb40 10, 7 0, L_0000024d153c6be0; 1 drivers
v0000024d1537eb40_11 .net v0000024d1537eb40 11, 7 0, L_0000024d153c63c0; 1 drivers
v0000024d1537eb40_12 .net v0000024d1537eb40 12, 7 0, L_0000024d153c52e0; 1 drivers
v0000024d1537eb40_13 .net v0000024d1537eb40 13, 7 0, L_0000024d153c6280; 1 drivers
v0000024d1537eb40_14 .net v0000024d1537eb40 14, 7 0, L_0000024d153c4660; 1 drivers
v0000024d1537eb40_15 .net v0000024d1537eb40 15, 7 0, L_0000024d153c6320; 1 drivers
v0000024d1537eb40_16 .net v0000024d1537eb40 16, 7 0, L_0000024d153c5e20; 1 drivers
v0000024d1537eb40_17 .net v0000024d1537eb40 17, 7 0, L_0000024d153c5ec0; 1 drivers
v0000024d1537eb40_18 .net v0000024d1537eb40 18, 7 0, L_0000024d153c4a20; 1 drivers
v0000024d1537eb40_19 .net v0000024d1537eb40 19, 7 0, L_0000024d153c5f60; 1 drivers
v0000024d1537eb40_20 .net v0000024d1537eb40 20, 7 0, L_0000024d153c6dc0; 1 drivers
v0000024d1537eb40_21 .net v0000024d1537eb40 21, 7 0, L_0000024d153c6000; 1 drivers
v0000024d1537eb40_22 .net v0000024d1537eb40 22, 7 0, L_0000024d153c56a0; 1 drivers
v0000024d1537eb40_23 .net v0000024d1537eb40 23, 7 0, L_0000024d153c65a0; 1 drivers
v0000024d1537eb40_24 .net v0000024d1537eb40 24, 7 0, L_0000024d153c6b40; 1 drivers
v0000024d1537eb40_25 .net v0000024d1537eb40 25, 7 0, L_0000024d153c6780; 1 drivers
v0000024d1537eb40_26 .net v0000024d1537eb40 26, 7 0, L_0000024d153c6960; 1 drivers
v0000024d1537ebe0_0 .net "conv_out", 19 0, L_0000024d153c3a80;  alias, 1 drivers
v0000024d1537efa0_0 .net "conv_valid", 0 0, L_0000024d15312d80;  alias, 1 drivers
v0000024d1537f7c0 .array "mult_results", 26 0;
v0000024d1537f7c0_0 .net v0000024d1537f7c0 0, 15 0, L_0000024d153c77c0; 1 drivers
v0000024d1537f7c0_1 .net v0000024d1537f7c0 1, 15 0, L_0000024d153c8ee0; 1 drivers
v0000024d1537f7c0_2 .net v0000024d1537f7c0 2, 15 0, L_0000024d153c7d60; 1 drivers
v0000024d1537f7c0_3 .net v0000024d1537f7c0 3, 15 0, L_0000024d153c8120; 1 drivers
v0000024d1537f7c0_4 .net v0000024d1537f7c0 4, 15 0, L_0000024d153c84e0; 1 drivers
v0000024d1537f7c0_5 .net v0000024d1537f7c0 5, 15 0, L_0000024d153c90c0; 1 drivers
v0000024d1537f7c0_6 .net v0000024d1537f7c0 6, 15 0, L_0000024d153c7ea0; 1 drivers
v0000024d1537f7c0_7 .net v0000024d1537f7c0 7, 15 0, L_0000024d153c9160; 1 drivers
v0000024d1537f7c0_8 .net v0000024d1537f7c0 8, 15 0, L_0000024d153c8b20; 1 drivers
v0000024d1537f7c0_9 .net v0000024d1537f7c0 9, 15 0, L_0000024d153c7180; 1 drivers
v0000024d1537f7c0_10 .net v0000024d1537f7c0 10, 15 0, L_0000024d153c7f40; 1 drivers
v0000024d1537f7c0_11 .net v0000024d1537f7c0 11, 15 0, L_0000024d153c7220; 1 drivers
v0000024d1537f7c0_12 .net v0000024d1537f7c0 12, 15 0, L_0000024d153c7a40; 1 drivers
v0000024d1537f7c0_13 .net v0000024d1537f7c0 13, 15 0, L_0000024d153c7720; 1 drivers
v0000024d1537f7c0_14 .net v0000024d1537f7c0 14, 15 0, L_0000024d153c6f00; 1 drivers
v0000024d1537f7c0_15 .net v0000024d1537f7c0 15, 15 0, L_0000024d153c6fa0; 1 drivers
v0000024d1537f7c0_16 .net v0000024d1537f7c0 16, 15 0, L_0000024d153c8760; 1 drivers
v0000024d1537f7c0_17 .net v0000024d1537f7c0 17, 15 0, L_0000024d153c72c0; 1 drivers
v0000024d1537f7c0_18 .net v0000024d1537f7c0 18, 15 0, L_0000024d153c7900; 1 drivers
v0000024d1537f7c0_19 .net v0000024d1537f7c0 19, 15 0, L_0000024d153c7360; 1 drivers
v0000024d1537f7c0_20 .net v0000024d1537f7c0 20, 15 0, L_0000024d153c9480; 1 drivers
v0000024d1537f7c0_21 .net v0000024d1537f7c0 21, 15 0, L_0000024d153c7cc0; 1 drivers
v0000024d1537f7c0_22 .net v0000024d1537f7c0 22, 15 0, L_0000024d153c9c00; 1 drivers
v0000024d1537f7c0_23 .net v0000024d1537f7c0 23, 15 0, L_0000024d153c9d40; 1 drivers
v0000024d1537f7c0_24 .net v0000024d1537f7c0 24, 15 0, L_0000024d153c98e0; 1 drivers
v0000024d1537f7c0_25 .net v0000024d1537f7c0 25, 15 0, L_0000024d153c9ac0; 1 drivers
v0000024d1537f7c0_26 .net v0000024d1537f7c0 26, 15 0, L_0000024d153c3f80; 1 drivers
v0000024d153b8e30_0 .array/port v0000024d153b8e30, 0;
v0000024d1537f720_0 .net "multi_channel_weight_in", 215 0, v0000024d153b8e30_0;  1 drivers
v0000024d1537f180_0 .net "multi_channel_window_in", 215 0, L_0000024d15433ef0;  alias, 1 drivers
v0000024d1537f040_0 .net "total_sum", 24 0, L_0000024d153c2900;  1 drivers
v0000024d1537f2c0_0 .net "weight_valid", 0 0, v0000024d153baeb0_0;  1 drivers
v0000024d1537f0e0_0 .net "window_valid", 0 0, L_0000024d15312df0;  alias, 1 drivers
L_0000024d153c6460 .part L_0000024d15433ef0, 0, 8;
L_0000024d153c6640 .part v0000024d153b8e30_0, 208, 8;
L_0000024d153c5240 .part L_0000024d15433ef0, 8, 8;
L_0000024d153c5920 .part v0000024d153b8e30_0, 200, 8;
L_0000024d153c5ba0 .part L_0000024d15433ef0, 16, 8;
L_0000024d153c6820 .part v0000024d153b8e30_0, 192, 8;
L_0000024d153c4e80 .part L_0000024d15433ef0, 24, 8;
L_0000024d153c4980 .part v0000024d153b8e30_0, 184, 8;
L_0000024d153c4840 .part L_0000024d15433ef0, 32, 8;
L_0000024d153c6500 .part v0000024d153b8e30_0, 176, 8;
L_0000024d153c5560 .part L_0000024d15433ef0, 40, 8;
L_0000024d153c5ce0 .part v0000024d153b8e30_0, 168, 8;
L_0000024d153c4c00 .part L_0000024d15433ef0, 48, 8;
L_0000024d153c59c0 .part v0000024d153b8e30_0, 160, 8;
L_0000024d153c47a0 .part L_0000024d15433ef0, 56, 8;
L_0000024d153c5d80 .part v0000024d153b8e30_0, 152, 8;
L_0000024d153c6d20 .part L_0000024d15433ef0, 64, 8;
L_0000024d153c5a60 .part v0000024d153b8e30_0, 144, 8;
L_0000024d153c6140 .part L_0000024d15433ef0, 72, 8;
L_0000024d153c4ca0 .part v0000024d153b8e30_0, 136, 8;
L_0000024d153c6be0 .part L_0000024d15433ef0, 80, 8;
L_0000024d153c4f20 .part v0000024d153b8e30_0, 128, 8;
L_0000024d153c63c0 .part L_0000024d15433ef0, 88, 8;
L_0000024d153c61e0 .part v0000024d153b8e30_0, 120, 8;
L_0000024d153c52e0 .part L_0000024d15433ef0, 96, 8;
L_0000024d153c5b00 .part v0000024d153b8e30_0, 112, 8;
L_0000024d153c6280 .part L_0000024d15433ef0, 104, 8;
L_0000024d153c4fc0 .part v0000024d153b8e30_0, 104, 8;
L_0000024d153c4660 .part L_0000024d15433ef0, 112, 8;
L_0000024d153c5060 .part v0000024d153b8e30_0, 96, 8;
L_0000024d153c6320 .part L_0000024d15433ef0, 120, 8;
L_0000024d153c5380 .part v0000024d153b8e30_0, 88, 8;
L_0000024d153c5e20 .part L_0000024d15433ef0, 128, 8;
L_0000024d153c48e0 .part v0000024d153b8e30_0, 80, 8;
L_0000024d153c5ec0 .part L_0000024d15433ef0, 136, 8;
L_0000024d153c66e0 .part v0000024d153b8e30_0, 72, 8;
L_0000024d153c4a20 .part L_0000024d15433ef0, 144, 8;
L_0000024d153c5740 .part v0000024d153b8e30_0, 64, 8;
L_0000024d153c5f60 .part L_0000024d15433ef0, 152, 8;
L_0000024d153c4ac0 .part v0000024d153b8e30_0, 56, 8;
L_0000024d153c6dc0 .part L_0000024d15433ef0, 160, 8;
L_0000024d153c4de0 .part v0000024d153b8e30_0, 48, 8;
L_0000024d153c6000 .part L_0000024d15433ef0, 168, 8;
L_0000024d153c5100 .part v0000024d153b8e30_0, 40, 8;
L_0000024d153c56a0 .part L_0000024d15433ef0, 176, 8;
L_0000024d153c5420 .part v0000024d153b8e30_0, 32, 8;
L_0000024d153c65a0 .part L_0000024d15433ef0, 184, 8;
L_0000024d153c54c0 .part v0000024d153b8e30_0, 24, 8;
L_0000024d153c6b40 .part L_0000024d15433ef0, 192, 8;
L_0000024d153c57e0 .part v0000024d153b8e30_0, 16, 8;
L_0000024d153c6780 .part L_0000024d15433ef0, 200, 8;
L_0000024d153c68c0 .part v0000024d153b8e30_0, 8, 8;
L_0000024d153c6960 .part L_0000024d15433ef0, 208, 8;
L_0000024d153c6a00 .part v0000024d153b8e30_0, 0, 8;
L_0000024d153c2e00 .ufunc/vec4 TD_conv_tb.dut.mult_acc_gen\x5B0\x5D.mult_acc_inst.saturate, 20, L_0000024d153c2900 (v0000024d15378730_0) S_0000024d1537a840;
L_0000024d153c3a80 .functor MUXZ 20, L_0000024d153cb4e0, L_0000024d153c2e00, L_0000024d15312d80, C4<>;
S_0000024d15374cd0 .scope generate, "channel3_sum" "channel3_sum" 4 86, 4 86 0, S_0000024d15374500;
 .timescale -9 -12;
v0000024d152e0f40_0 .net *"_ivl_2", 24 0, L_0000024d153c39e0;  1 drivers
L_0000024d153c39e0 .arith/sum 25, L_0000024d153c3120, L_0000024d153c3940;
L_0000024d153c2900 .arith/sum 25, L_0000024d153c39e0, L_0000024d153c3800;
S_0000024d15375950 .scope generate, "mult_ch_gen[0]" "mult_ch_gen[0]" 4 58, 4 58 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d152a58d0 .param/l "ch" 0 4 58, +C4<00>;
S_0000024d153741e0 .scope generate, "mult_elem_gen[0]" "mult_elem_gen[0]" 4 59, 4 59 0, S_0000024d15375950;
 .timescale -9 -12;
P_0000024d152a5290 .param/l "i_idx" 0 4 59, +C4<00>;
L_0000024d153c9e60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151b9320_0 .net *"_ivl_10", 7 0, L_0000024d153c9e60;  1 drivers
v0000024d151b9640_0 .net *"_ivl_2", 15 0, L_0000024d153c6aa0;  1 drivers
L_0000024d153c9e18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151b9140_0 .net *"_ivl_5", 7 0, L_0000024d153c9e18;  1 drivers
v0000024d151b98c0_0 .net *"_ivl_7", 15 0, L_0000024d153c6c80;  1 drivers
L_0000024d153c6aa0 .concat [ 8 8 0 0], L_0000024d153c6460, L_0000024d153c9e18;
L_0000024d153c6c80 .concat [ 8 8 0 0], L_0000024d153c6640, L_0000024d153c9e60;
L_0000024d153c77c0 .arith/mult 16, L_0000024d153c6aa0, L_0000024d153c6c80;
S_0000024d15373ec0 .scope generate, "mult_elem_gen[1]" "mult_elem_gen[1]" 4 59, 4 59 0, S_0000024d15375950;
 .timescale -9 -12;
P_0000024d152a5310 .param/l "i_idx" 0 4 59, +C4<01>;
L_0000024d153c9ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151b8600_0 .net *"_ivl_10", 7 0, L_0000024d153c9ef0;  1 drivers
v0000024d151b9960_0 .net *"_ivl_2", 15 0, L_0000024d153c8580;  1 drivers
L_0000024d153c9ea8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151b9aa0_0 .net *"_ivl_5", 7 0, L_0000024d153c9ea8;  1 drivers
v0000024d151b7d40_0 .net *"_ivl_7", 15 0, L_0000024d153c8e40;  1 drivers
L_0000024d153c8580 .concat [ 8 8 0 0], L_0000024d153c5240, L_0000024d153c9ea8;
L_0000024d153c8e40 .concat [ 8 8 0 0], L_0000024d153c5920, L_0000024d153c9ef0;
L_0000024d153c8ee0 .arith/mult 16, L_0000024d153c8580, L_0000024d153c8e40;
S_0000024d15374050 .scope generate, "mult_elem_gen[2]" "mult_elem_gen[2]" 4 59, 4 59 0, S_0000024d15375950;
 .timescale -9 -12;
P_0000024d152a5cd0 .param/l "i_idx" 0 4 59, +C4<010>;
L_0000024d153c9f80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151b86a0_0 .net *"_ivl_10", 7 0, L_0000024d153c9f80;  1 drivers
v0000024d151b8740_0 .net *"_ivl_2", 15 0, L_0000024d153c75e0;  1 drivers
L_0000024d153c9f38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151b8d80_0 .net *"_ivl_5", 7 0, L_0000024d153c9f38;  1 drivers
v0000024d151b7de0_0 .net *"_ivl_7", 15 0, L_0000024d153c8c60;  1 drivers
L_0000024d153c75e0 .concat [ 8 8 0 0], L_0000024d153c5ba0, L_0000024d153c9f38;
L_0000024d153c8c60 .concat [ 8 8 0 0], L_0000024d153c6820, L_0000024d153c9f80;
L_0000024d153c7d60 .arith/mult 16, L_0000024d153c75e0, L_0000024d153c8c60;
S_0000024d15374b40 .scope generate, "mult_elem_gen[3]" "mult_elem_gen[3]" 4 59, 4 59 0, S_0000024d15375950;
 .timescale -9 -12;
P_0000024d152a5410 .param/l "i_idx" 0 4 59, +C4<011>;
L_0000024d153ca010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151b87e0_0 .net *"_ivl_10", 7 0, L_0000024d153ca010;  1 drivers
v0000024d151b8c40_0 .net *"_ivl_2", 15 0, L_0000024d153c95c0;  1 drivers
L_0000024d153c9fc8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151b8920_0 .net *"_ivl_5", 7 0, L_0000024d153c9fc8;  1 drivers
v0000024d151b8e20_0 .net *"_ivl_7", 15 0, L_0000024d153c88a0;  1 drivers
L_0000024d153c95c0 .concat [ 8 8 0 0], L_0000024d153c4e80, L_0000024d153c9fc8;
L_0000024d153c88a0 .concat [ 8 8 0 0], L_0000024d153c4980, L_0000024d153ca010;
L_0000024d153c8120 .arith/mult 16, L_0000024d153c95c0, L_0000024d153c88a0;
S_0000024d15373d30 .scope generate, "mult_elem_gen[4]" "mult_elem_gen[4]" 4 59, 4 59 0, S_0000024d15375950;
 .timescale -9 -12;
P_0000024d152a5650 .param/l "i_idx" 0 4 59, +C4<0100>;
L_0000024d153ca0a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151b8ec0_0 .net *"_ivl_10", 7 0, L_0000024d153ca0a0;  1 drivers
v0000024d151b89c0_0 .net *"_ivl_2", 15 0, L_0000024d153c8080;  1 drivers
L_0000024d153ca058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1519fb00_0 .net *"_ivl_5", 7 0, L_0000024d153ca058;  1 drivers
v0000024d1519fd80_0 .net *"_ivl_7", 15 0, L_0000024d153c81c0;  1 drivers
L_0000024d153c8080 .concat [ 8 8 0 0], L_0000024d153c4840, L_0000024d153ca058;
L_0000024d153c81c0 .concat [ 8 8 0 0], L_0000024d153c6500, L_0000024d153ca0a0;
L_0000024d153c84e0 .arith/mult 16, L_0000024d153c8080, L_0000024d153c81c0;
S_0000024d15374370 .scope generate, "mult_elem_gen[5]" "mult_elem_gen[5]" 4 59, 4 59 0, S_0000024d15375950;
 .timescale -9 -12;
P_0000024d152a5790 .param/l "i_idx" 0 4 59, +C4<0101>;
L_0000024d153ca130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151a0320_0 .net *"_ivl_10", 7 0, L_0000024d153ca130;  1 drivers
v0000024d1519fe20_0 .net *"_ivl_2", 15 0, L_0000024d153c92a0;  1 drivers
L_0000024d153ca0e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151a01e0_0 .net *"_ivl_5", 7 0, L_0000024d153ca0e8;  1 drivers
v0000024d151a0000_0 .net *"_ivl_7", 15 0, L_0000024d153c8f80;  1 drivers
L_0000024d153c92a0 .concat [ 8 8 0 0], L_0000024d153c5560, L_0000024d153ca0e8;
L_0000024d153c8f80 .concat [ 8 8 0 0], L_0000024d153c5ce0, L_0000024d153ca130;
L_0000024d153c90c0 .arith/mult 16, L_0000024d153c92a0, L_0000024d153c8f80;
S_0000024d15374690 .scope generate, "mult_elem_gen[6]" "mult_elem_gen[6]" 4 59, 4 59 0, S_0000024d15375950;
 .timescale -9 -12;
P_0000024d152a5810 .param/l "i_idx" 0 4 59, +C4<0110>;
L_0000024d153ca1c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151a08c0_0 .net *"_ivl_10", 7 0, L_0000024d153ca1c0;  1 drivers
v0000024d151a00a0_0 .net *"_ivl_2", 15 0, L_0000024d153c79a0;  1 drivers
L_0000024d153ca178 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151a0640_0 .net *"_ivl_5", 7 0, L_0000024d153ca178;  1 drivers
v0000024d151a0960_0 .net *"_ivl_7", 15 0, L_0000024d153c7e00;  1 drivers
L_0000024d153c79a0 .concat [ 8 8 0 0], L_0000024d153c4c00, L_0000024d153ca178;
L_0000024d153c7e00 .concat [ 8 8 0 0], L_0000024d153c59c0, L_0000024d153ca1c0;
L_0000024d153c7ea0 .arith/mult 16, L_0000024d153c79a0, L_0000024d153c7e00;
S_0000024d15374ff0 .scope generate, "mult_elem_gen[7]" "mult_elem_gen[7]" 4 59, 4 59 0, S_0000024d15375950;
 .timescale -9 -12;
P_0000024d152a5890 .param/l "i_idx" 0 4 59, +C4<0111>;
L_0000024d153ca250 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151a0140_0 .net *"_ivl_10", 7 0, L_0000024d153ca250;  1 drivers
v0000024d151a06e0_0 .net *"_ivl_2", 15 0, L_0000024d153c9020;  1 drivers
L_0000024d153ca208 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151a03c0_0 .net *"_ivl_5", 7 0, L_0000024d153ca208;  1 drivers
v0000024d151a0460_0 .net *"_ivl_7", 15 0, L_0000024d153c8440;  1 drivers
L_0000024d153c9020 .concat [ 8 8 0 0], L_0000024d153c47a0, L_0000024d153ca208;
L_0000024d153c8440 .concat [ 8 8 0 0], L_0000024d153c5d80, L_0000024d153ca250;
L_0000024d153c9160 .arith/mult 16, L_0000024d153c9020, L_0000024d153c8440;
S_0000024d15374820 .scope generate, "mult_elem_gen[8]" "mult_elem_gen[8]" 4 59, 4 59 0, S_0000024d15375950;
 .timescale -9 -12;
P_0000024d15297210 .param/l "i_idx" 0 4 59, +C4<01000>;
L_0000024d153ca2e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d151a05a0_0 .net *"_ivl_10", 7 0, L_0000024d153ca2e0;  1 drivers
v0000024d1519fa60_0 .net *"_ivl_2", 15 0, L_0000024d153c7540;  1 drivers
L_0000024d153ca298 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15375d50_0 .net *"_ivl_5", 7 0, L_0000024d153ca298;  1 drivers
v0000024d15375e90_0 .net *"_ivl_7", 15 0, L_0000024d153c9520;  1 drivers
L_0000024d153c7540 .concat [ 8 8 0 0], L_0000024d153c6d20, L_0000024d153ca298;
L_0000024d153c9520 .concat [ 8 8 0 0], L_0000024d153c5a60, L_0000024d153ca2e0;
L_0000024d153c8b20 .arith/mult 16, L_0000024d153c7540, L_0000024d153c9520;
S_0000024d15374e60 .scope generate, "mult_ch_gen[1]" "mult_ch_gen[1]" 4 58, 4 58 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d15298410 .param/l "ch" 0 4 58, +C4<01>;
S_0000024d15375180 .scope generate, "mult_elem_gen[0]" "mult_elem_gen[0]" 4 59, 4 59 0, S_0000024d15374e60;
 .timescale -9 -12;
P_0000024d15298850 .param/l "i_idx" 0 4 59, +C4<00>;
L_0000024d153ca370 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15378230_0 .net *"_ivl_10", 7 0, L_0000024d153ca370;  1 drivers
v0000024d153782d0_0 .net *"_ivl_2", 15 0, L_0000024d153c9200;  1 drivers
L_0000024d153ca328 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15377330_0 .net *"_ivl_5", 7 0, L_0000024d153ca328;  1 drivers
v0000024d15377d30_0 .net *"_ivl_7", 15 0, L_0000024d153c6e60;  1 drivers
L_0000024d153c9200 .concat [ 8 8 0 0], L_0000024d153c6140, L_0000024d153ca328;
L_0000024d153c6e60 .concat [ 8 8 0 0], L_0000024d153c4ca0, L_0000024d153ca370;
L_0000024d153c7180 .arith/mult 16, L_0000024d153c9200, L_0000024d153c6e60;
S_0000024d15375310 .scope generate, "mult_elem_gen[1]" "mult_elem_gen[1]" 4 59, 4 59 0, S_0000024d15374e60;
 .timescale -9 -12;
P_0000024d152989d0 .param/l "i_idx" 0 4 59, +C4<01>;
L_0000024d153ca400 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376930_0 .net *"_ivl_10", 7 0, L_0000024d153ca400;  1 drivers
v0000024d15377290_0 .net *"_ivl_2", 15 0, L_0000024d153c86c0;  1 drivers
L_0000024d153ca3b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153778d0_0 .net *"_ivl_5", 7 0, L_0000024d153ca3b8;  1 drivers
v0000024d15377790_0 .net *"_ivl_7", 15 0, L_0000024d153c70e0;  1 drivers
L_0000024d153c86c0 .concat [ 8 8 0 0], L_0000024d153c6be0, L_0000024d153ca3b8;
L_0000024d153c70e0 .concat [ 8 8 0 0], L_0000024d153c4f20, L_0000024d153ca400;
L_0000024d153c7f40 .arith/mult 16, L_0000024d153c86c0, L_0000024d153c70e0;
S_0000024d153754a0 .scope generate, "mult_elem_gen[2]" "mult_elem_gen[2]" 4 59, 4 59 0, S_0000024d15374e60;
 .timescale -9 -12;
P_0000024d152982d0 .param/l "i_idx" 0 4 59, +C4<010>;
L_0000024d153ca490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15375df0_0 .net *"_ivl_10", 7 0, L_0000024d153ca490;  1 drivers
v0000024d15378050_0 .net *"_ivl_2", 15 0, L_0000024d153c7fe0;  1 drivers
L_0000024d153ca448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376c50_0 .net *"_ivl_5", 7 0, L_0000024d153ca448;  1 drivers
v0000024d15376570_0 .net *"_ivl_7", 15 0, L_0000024d153c8300;  1 drivers
L_0000024d153c7fe0 .concat [ 8 8 0 0], L_0000024d153c63c0, L_0000024d153ca448;
L_0000024d153c8300 .concat [ 8 8 0 0], L_0000024d153c61e0, L_0000024d153ca490;
L_0000024d153c7220 .arith/mult 16, L_0000024d153c7fe0, L_0000024d153c8300;
S_0000024d1537b650 .scope generate, "mult_elem_gen[3]" "mult_elem_gen[3]" 4 59, 4 59 0, S_0000024d15374e60;
 .timescale -9 -12;
P_0000024d152980d0 .param/l "i_idx" 0 4 59, +C4<011>;
L_0000024d153ca520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376a70_0 .net *"_ivl_10", 7 0, L_0000024d153ca520;  1 drivers
v0000024d153762f0_0 .net *"_ivl_2", 15 0, L_0000024d153c8260;  1 drivers
L_0000024d153ca4d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153764d0_0 .net *"_ivl_5", 7 0, L_0000024d153ca4d8;  1 drivers
v0000024d15375fd0_0 .net *"_ivl_7", 15 0, L_0000024d153c8940;  1 drivers
L_0000024d153c8260 .concat [ 8 8 0 0], L_0000024d153c52e0, L_0000024d153ca4d8;
L_0000024d153c8940 .concat [ 8 8 0 0], L_0000024d153c5b00, L_0000024d153ca520;
L_0000024d153c7a40 .arith/mult 16, L_0000024d153c8260, L_0000024d153c8940;
S_0000024d1537a9d0 .scope generate, "mult_elem_gen[4]" "mult_elem_gen[4]" 4 59, 4 59 0, S_0000024d15374e60;
 .timescale -9 -12;
P_0000024d15298150 .param/l "i_idx" 0 4 59, +C4<0100>;
L_0000024d153ca5b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376b10_0 .net *"_ivl_10", 7 0, L_0000024d153ca5b0;  1 drivers
v0000024d15377150_0 .net *"_ivl_2", 15 0, L_0000024d153c8d00;  1 drivers
L_0000024d153ca568 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15375f30_0 .net *"_ivl_5", 7 0, L_0000024d153ca568;  1 drivers
v0000024d153784b0_0 .net *"_ivl_7", 15 0, L_0000024d153c89e0;  1 drivers
L_0000024d153c8d00 .concat [ 8 8 0 0], L_0000024d153c6280, L_0000024d153ca568;
L_0000024d153c89e0 .concat [ 8 8 0 0], L_0000024d153c4fc0, L_0000024d153ca5b0;
L_0000024d153c7720 .arith/mult 16, L_0000024d153c8d00, L_0000024d153c89e0;
S_0000024d1537b010 .scope generate, "mult_elem_gen[5]" "mult_elem_gen[5]" 4 59, 4 59 0, S_0000024d15374e60;
 .timescale -9 -12;
P_0000024d152987d0 .param/l "i_idx" 0 4 59, +C4<0101>;
L_0000024d153ca640 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376bb0_0 .net *"_ivl_10", 7 0, L_0000024d153ca640;  1 drivers
v0000024d15377830_0 .net *"_ivl_2", 15 0, L_0000024d153c83a0;  1 drivers
L_0000024d153ca5f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15377b50_0 .net *"_ivl_5", 7 0, L_0000024d153ca5f8;  1 drivers
v0000024d15376390_0 .net *"_ivl_7", 15 0, L_0000024d153c7680;  1 drivers
L_0000024d153c83a0 .concat [ 8 8 0 0], L_0000024d153c4660, L_0000024d153ca5f8;
L_0000024d153c7680 .concat [ 8 8 0 0], L_0000024d153c5060, L_0000024d153ca640;
L_0000024d153c6f00 .arith/mult 16, L_0000024d153c83a0, L_0000024d153c7680;
S_0000024d1537b1a0 .scope generate, "mult_elem_gen[6]" "mult_elem_gen[6]" 4 59, 4 59 0, S_0000024d15374e60;
 .timescale -9 -12;
P_0000024d15298350 .param/l "i_idx" 0 4 59, +C4<0110>;
L_0000024d153ca6d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15377bf0_0 .net *"_ivl_10", 7 0, L_0000024d153ca6d0;  1 drivers
v0000024d153773d0_0 .net *"_ivl_2", 15 0, L_0000024d153c7860;  1 drivers
L_0000024d153ca688 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376cf0_0 .net *"_ivl_5", 7 0, L_0000024d153ca688;  1 drivers
v0000024d15376070_0 .net *"_ivl_7", 15 0, L_0000024d153c7400;  1 drivers
L_0000024d153c7860 .concat [ 8 8 0 0], L_0000024d153c6320, L_0000024d153ca688;
L_0000024d153c7400 .concat [ 8 8 0 0], L_0000024d153c5380, L_0000024d153ca6d0;
L_0000024d153c6fa0 .arith/mult 16, L_0000024d153c7860, L_0000024d153c7400;
S_0000024d1537a390 .scope generate, "mult_elem_gen[7]" "mult_elem_gen[7]" 4 59, 4 59 0, S_0000024d15374e60;
 .timescale -9 -12;
P_0000024d15298910 .param/l "i_idx" 0 4 59, +C4<0111>;
L_0000024d153ca760 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376110_0 .net *"_ivl_10", 7 0, L_0000024d153ca760;  1 drivers
v0000024d15377f10_0 .net *"_ivl_2", 15 0, L_0000024d153c8620;  1 drivers
L_0000024d153ca718 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376d90_0 .net *"_ivl_5", 7 0, L_0000024d153ca718;  1 drivers
v0000024d153761b0_0 .net *"_ivl_7", 15 0, L_0000024d153c7c20;  1 drivers
L_0000024d153c8620 .concat [ 8 8 0 0], L_0000024d153c5e20, L_0000024d153ca718;
L_0000024d153c7c20 .concat [ 8 8 0 0], L_0000024d153c48e0, L_0000024d153ca760;
L_0000024d153c8760 .arith/mult 16, L_0000024d153c8620, L_0000024d153c7c20;
S_0000024d1537acf0 .scope generate, "mult_elem_gen[8]" "mult_elem_gen[8]" 4 59, 4 59 0, S_0000024d15374e60;
 .timescale -9 -12;
P_0000024d15298950 .param/l "i_idx" 0 4 59, +C4<01000>;
L_0000024d153ca7f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376610_0 .net *"_ivl_10", 7 0, L_0000024d153ca7f0;  1 drivers
v0000024d15378410_0 .net *"_ivl_2", 15 0, L_0000024d153c8800;  1 drivers
L_0000024d153ca7a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15377c90_0 .net *"_ivl_5", 7 0, L_0000024d153ca7a8;  1 drivers
v0000024d15377470_0 .net *"_ivl_7", 15 0, L_0000024d153c7040;  1 drivers
L_0000024d153c8800 .concat [ 8 8 0 0], L_0000024d153c5ec0, L_0000024d153ca7a8;
L_0000024d153c7040 .concat [ 8 8 0 0], L_0000024d153c66e0, L_0000024d153ca7f0;
L_0000024d153c72c0 .arith/mult 16, L_0000024d153c8800, L_0000024d153c7040;
S_0000024d1537a520 .scope generate, "mult_ch_gen[2]" "mult_ch_gen[2]" 4 58, 4 58 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d15298090 .param/l "ch" 0 4 58, +C4<010>;
S_0000024d1537b330 .scope generate, "mult_elem_gen[0]" "mult_elem_gen[0]" 4 59, 4 59 0, S_0000024d1537a520;
 .timescale -9 -12;
P_0000024d15298590 .param/l "i_idx" 0 4 59, +C4<00>;
L_0000024d153ca880 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153771f0_0 .net *"_ivl_10", 7 0, L_0000024d153ca880;  1 drivers
v0000024d15377dd0_0 .net *"_ivl_2", 15 0, L_0000024d153c9340;  1 drivers
L_0000024d153ca838 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15377fb0_0 .net *"_ivl_5", 7 0, L_0000024d153ca838;  1 drivers
v0000024d153780f0_0 .net *"_ivl_7", 15 0, L_0000024d153c93e0;  1 drivers
L_0000024d153c9340 .concat [ 8 8 0 0], L_0000024d153c4a20, L_0000024d153ca838;
L_0000024d153c93e0 .concat [ 8 8 0 0], L_0000024d153c5740, L_0000024d153ca880;
L_0000024d153c7900 .arith/mult 16, L_0000024d153c9340, L_0000024d153c93e0;
S_0000024d1537b7e0 .scope generate, "mult_elem_gen[1]" "mult_elem_gen[1]" 4 59, 4 59 0, S_0000024d1537a520;
 .timescale -9 -12;
P_0000024d15298190 .param/l "i_idx" 0 4 59, +C4<01>;
L_0000024d153ca910 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376250_0 .net *"_ivl_10", 7 0, L_0000024d153ca910;  1 drivers
v0000024d15376750_0 .net *"_ivl_2", 15 0, L_0000024d153c8a80;  1 drivers
L_0000024d153ca8c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15377e70_0 .net *"_ivl_5", 7 0, L_0000024d153ca8c8;  1 drivers
v0000024d15376e30_0 .net *"_ivl_7", 15 0, L_0000024d153c8bc0;  1 drivers
L_0000024d153c8a80 .concat [ 8 8 0 0], L_0000024d153c5f60, L_0000024d153ca8c8;
L_0000024d153c8bc0 .concat [ 8 8 0 0], L_0000024d153c4ac0, L_0000024d153ca910;
L_0000024d153c7360 .arith/mult 16, L_0000024d153c8a80, L_0000024d153c8bc0;
S_0000024d1537ab60 .scope generate, "mult_elem_gen[2]" "mult_elem_gen[2]" 4 59, 4 59 0, S_0000024d1537a520;
 .timescale -9 -12;
P_0000024d15298750 .param/l "i_idx" 0 4 59, +C4<010>;
L_0000024d153ca9a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15378190_0 .net *"_ivl_10", 7 0, L_0000024d153ca9a0;  1 drivers
v0000024d15378370_0 .net *"_ivl_2", 15 0, L_0000024d153c8da0;  1 drivers
L_0000024d153ca958 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153766b0_0 .net *"_ivl_5", 7 0, L_0000024d153ca958;  1 drivers
v0000024d15377510_0 .net *"_ivl_7", 15 0, L_0000024d153c74a0;  1 drivers
L_0000024d153c8da0 .concat [ 8 8 0 0], L_0000024d153c6dc0, L_0000024d153ca958;
L_0000024d153c74a0 .concat [ 8 8 0 0], L_0000024d153c4de0, L_0000024d153ca9a0;
L_0000024d153c9480 .arith/mult 16, L_0000024d153c8da0, L_0000024d153c74a0;
S_0000024d1537a070 .scope generate, "mult_elem_gen[3]" "mult_elem_gen[3]" 4 59, 4 59 0, S_0000024d1537a520;
 .timescale -9 -12;
P_0000024d152986d0 .param/l "i_idx" 0 4 59, +C4<011>;
L_0000024d153caa30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376430_0 .net *"_ivl_10", 7 0, L_0000024d153caa30;  1 drivers
v0000024d15376ed0_0 .net *"_ivl_2", 15 0, L_0000024d153c7ae0;  1 drivers
L_0000024d153ca9e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153767f0_0 .net *"_ivl_5", 7 0, L_0000024d153ca9e8;  1 drivers
v0000024d15376f70_0 .net *"_ivl_7", 15 0, L_0000024d153c7b80;  1 drivers
L_0000024d153c7ae0 .concat [ 8 8 0 0], L_0000024d153c6000, L_0000024d153ca9e8;
L_0000024d153c7b80 .concat [ 8 8 0 0], L_0000024d153c5100, L_0000024d153caa30;
L_0000024d153c7cc0 .arith/mult 16, L_0000024d153c7ae0, L_0000024d153c7b80;
S_0000024d1537ae80 .scope generate, "mult_elem_gen[4]" "mult_elem_gen[4]" 4 59, 4 59 0, S_0000024d1537a520;
 .timescale -9 -12;
P_0000024d15298510 .param/l "i_idx" 0 4 59, +C4<0100>;
L_0000024d153caac0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15376890_0 .net *"_ivl_10", 7 0, L_0000024d153caac0;  1 drivers
v0000024d153775b0_0 .net *"_ivl_2", 15 0, L_0000024d153c9660;  1 drivers
L_0000024d153caa78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153769d0_0 .net *"_ivl_5", 7 0, L_0000024d153caa78;  1 drivers
v0000024d15377010_0 .net *"_ivl_7", 15 0, L_0000024d153c9b60;  1 drivers
L_0000024d153c9660 .concat [ 8 8 0 0], L_0000024d153c56a0, L_0000024d153caa78;
L_0000024d153c9b60 .concat [ 8 8 0 0], L_0000024d153c5420, L_0000024d153caac0;
L_0000024d153c9c00 .arith/mult 16, L_0000024d153c9660, L_0000024d153c9b60;
S_0000024d1537b4c0 .scope generate, "mult_elem_gen[5]" "mult_elem_gen[5]" 4 59, 4 59 0, S_0000024d1537a520;
 .timescale -9 -12;
P_0000024d15298710 .param/l "i_idx" 0 4 59, +C4<0101>;
L_0000024d153cab50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15377970_0 .net *"_ivl_10", 7 0, L_0000024d153cab50;  1 drivers
v0000024d15377650_0 .net *"_ivl_2", 15 0, L_0000024d153c9ca0;  1 drivers
L_0000024d153cab08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153770b0_0 .net *"_ivl_5", 7 0, L_0000024d153cab08;  1 drivers
v0000024d153776f0_0 .net *"_ivl_7", 15 0, L_0000024d153c9840;  1 drivers
L_0000024d153c9ca0 .concat [ 8 8 0 0], L_0000024d153c65a0, L_0000024d153cab08;
L_0000024d153c9840 .concat [ 8 8 0 0], L_0000024d153c54c0, L_0000024d153cab50;
L_0000024d153c9d40 .arith/mult 16, L_0000024d153c9ca0, L_0000024d153c9840;
S_0000024d1537b970 .scope generate, "mult_elem_gen[6]" "mult_elem_gen[6]" 4 59, 4 59 0, S_0000024d1537a520;
 .timescale -9 -12;
P_0000024d152985d0 .param/l "i_idx" 0 4 59, +C4<0110>;
L_0000024d153cabe0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15377a10_0 .net *"_ivl_10", 7 0, L_0000024d153cabe0;  1 drivers
v0000024d15377ab0_0 .net *"_ivl_2", 15 0, L_0000024d153c9700;  1 drivers
L_0000024d153cab98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15379450_0 .net *"_ivl_5", 7 0, L_0000024d153cab98;  1 drivers
v0000024d15378690_0 .net *"_ivl_7", 15 0, L_0000024d153c97a0;  1 drivers
L_0000024d153c9700 .concat [ 8 8 0 0], L_0000024d153c6b40, L_0000024d153cab98;
L_0000024d153c97a0 .concat [ 8 8 0 0], L_0000024d153c57e0, L_0000024d153cabe0;
L_0000024d153c98e0 .arith/mult 16, L_0000024d153c9700, L_0000024d153c97a0;
S_0000024d1537bb00 .scope generate, "mult_elem_gen[7]" "mult_elem_gen[7]" 4 59, 4 59 0, S_0000024d1537a520;
 .timescale -9 -12;
P_0000024d15298110 .param/l "i_idx" 0 4 59, +C4<0111>;
L_0000024d153cac70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15378af0_0 .net *"_ivl_10", 7 0, L_0000024d153cac70;  1 drivers
v0000024d15379090_0 .net *"_ivl_2", 15 0, L_0000024d153c9980;  1 drivers
L_0000024d153cac28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153793b0_0 .net *"_ivl_5", 7 0, L_0000024d153cac28;  1 drivers
v0000024d15378910_0 .net *"_ivl_7", 15 0, L_0000024d153c9a20;  1 drivers
L_0000024d153c9980 .concat [ 8 8 0 0], L_0000024d153c6780, L_0000024d153cac28;
L_0000024d153c9a20 .concat [ 8 8 0 0], L_0000024d153c68c0, L_0000024d153cac70;
L_0000024d153c9ac0 .arith/mult 16, L_0000024d153c9980, L_0000024d153c9a20;
S_0000024d15379ee0 .scope generate, "mult_elem_gen[8]" "mult_elem_gen[8]" 4 59, 4 59 0, S_0000024d1537a520;
 .timescale -9 -12;
P_0000024d15298610 .param/l "i_idx" 0 4 59, +C4<01000>;
L_0000024d153cad00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153791d0_0 .net *"_ivl_10", 7 0, L_0000024d153cad00;  1 drivers
v0000024d153789b0_0 .net *"_ivl_2", 15 0, L_0000024d153c2680;  1 drivers
L_0000024d153cacb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153785f0_0 .net *"_ivl_5", 7 0, L_0000024d153cacb8;  1 drivers
v0000024d15378a50_0 .net *"_ivl_7", 15 0, L_0000024d153c1fa0;  1 drivers
L_0000024d153c2680 .concat [ 8 8 0 0], L_0000024d153c6960, L_0000024d153cacb8;
L_0000024d153c1fa0 .concat [ 8 8 0 0], L_0000024d153c6a00, L_0000024d153cad00;
L_0000024d153c3f80 .arith/mult 16, L_0000024d153c2680, L_0000024d153c1fa0;
S_0000024d1537a840 .scope function.vec4.s20, "saturate" "saturate" 4 103, 4 103 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d15297f90 .param/l "MAX_UNSIGNED_VAL_SAT" 1 4 105, C4<0000011111111111111111111>;
; Variable saturate is vec4 return value of scope S_0000024d1537a840
v0000024d15378730_0 .var "value", 24 0;
TD_conv_tb.dut.mult_acc_gen\x5B0\x5D.mult_acc_inst.saturate ;
    %load/vec4 v0000024d15378730_0;
    %cmpi/u 1048575, 0, 25;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.72, 5;
    %pushi/vec4 1048575, 0, 20;
    %ret/vec4 0, 0, 20;  Assign to saturate (store_vec4_to_lval)
    %jmp T_7.73;
T_7.72 ;
    %load/vec4 v0000024d15378730_0;
    %parti/s 20, 0, 2;
    %ret/vec4 0, 0, 20;  Assign to saturate (store_vec4_to_lval)
T_7.73 ;
    %end;
S_0000024d1537a200 .scope generate, "sum_ch_gen[0]" "sum_ch_gen[0]" 4 67, 4 67 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d15298bd0 .param/l "ch" 0 4 67, +C4<00>;
S_0000024d15379d50 .scope generate, "kernel3_sum" "kernel3_sum" 4 68, 4 68 0, S_0000024d1537a200;
 .timescale -9 -12;
L_0000024d153cad90 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15379270_0 .net *"_ivl_10", 8 0, L_0000024d153cad90;  1 drivers
v0000024d153787d0_0 .net *"_ivl_11", 24 0, L_0000024d153c4520;  1 drivers
v0000024d15379130_0 .net *"_ivl_14", 24 0, L_0000024d153c2040;  1 drivers
L_0000024d153cadd8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15378b90_0 .net *"_ivl_17", 8 0, L_0000024d153cadd8;  1 drivers
v0000024d15379310_0 .net *"_ivl_18", 24 0, L_0000024d153c29a0;  1 drivers
v0000024d15378c30_0 .net *"_ivl_2", 24 0, L_0000024d153c2a40;  1 drivers
v0000024d153799f0_0 .net *"_ivl_21", 24 0, L_0000024d153c42a0;  1 drivers
L_0000024d153cae20 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15379950_0 .net *"_ivl_24", 8 0, L_0000024d153cae20;  1 drivers
v0000024d15379a90_0 .net *"_ivl_25", 24 0, L_0000024d153c3260;  1 drivers
v0000024d153794f0_0 .net *"_ivl_28", 24 0, L_0000024d153c3b20;  1 drivers
L_0000024d153cae68 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15379590_0 .net *"_ivl_31", 8 0, L_0000024d153cae68;  1 drivers
v0000024d15379810_0 .net *"_ivl_32", 24 0, L_0000024d153c2cc0;  1 drivers
v0000024d15378e10_0 .net *"_ivl_35", 24 0, L_0000024d153c2400;  1 drivers
L_0000024d153caeb0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15378ff0_0 .net *"_ivl_38", 8 0, L_0000024d153caeb0;  1 drivers
v0000024d15378cd0_0 .net *"_ivl_39", 24 0, L_0000024d153c3300;  1 drivers
v0000024d15378f50_0 .net *"_ivl_42", 24 0, L_0000024d153c3440;  1 drivers
L_0000024d153caef8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15378d70_0 .net *"_ivl_45", 8 0, L_0000024d153caef8;  1 drivers
v0000024d153796d0_0 .net *"_ivl_46", 24 0, L_0000024d153c2d60;  1 drivers
v0000024d15378eb0_0 .net *"_ivl_49", 24 0, L_0000024d153c27c0;  1 drivers
L_0000024d153cad48 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15379770_0 .net *"_ivl_5", 8 0, L_0000024d153cad48;  1 drivers
L_0000024d153caf40 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153798b0_0 .net *"_ivl_52", 8 0, L_0000024d153caf40;  1 drivers
v0000024d15378870_0 .net *"_ivl_53", 24 0, L_0000024d153c3c60;  1 drivers
v0000024d15379b30_0 .net *"_ivl_56", 24 0, L_0000024d153c34e0;  1 drivers
L_0000024d153caf88 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15379bd0_0 .net *"_ivl_59", 8 0, L_0000024d153caf88;  1 drivers
v0000024d15378550_0 .net *"_ivl_7", 24 0, L_0000024d153c1f00;  1 drivers
L_0000024d153c2a40 .concat [ 16 9 0 0], L_0000024d153c77c0, L_0000024d153cad48;
L_0000024d153c1f00 .concat [ 16 9 0 0], L_0000024d153c8ee0, L_0000024d153cad90;
L_0000024d153c4520 .arith/sum 25, L_0000024d153c2a40, L_0000024d153c1f00;
L_0000024d153c2040 .concat [ 16 9 0 0], L_0000024d153c7d60, L_0000024d153cadd8;
L_0000024d153c29a0 .arith/sum 25, L_0000024d153c4520, L_0000024d153c2040;
L_0000024d153c42a0 .concat [ 16 9 0 0], L_0000024d153c8120, L_0000024d153cae20;
L_0000024d153c3260 .arith/sum 25, L_0000024d153c29a0, L_0000024d153c42a0;
L_0000024d153c3b20 .concat [ 16 9 0 0], L_0000024d153c84e0, L_0000024d153cae68;
L_0000024d153c2cc0 .arith/sum 25, L_0000024d153c3260, L_0000024d153c3b20;
L_0000024d153c2400 .concat [ 16 9 0 0], L_0000024d153c90c0, L_0000024d153caeb0;
L_0000024d153c3300 .arith/sum 25, L_0000024d153c2cc0, L_0000024d153c2400;
L_0000024d153c3440 .concat [ 16 9 0 0], L_0000024d153c7ea0, L_0000024d153caef8;
L_0000024d153c2d60 .arith/sum 25, L_0000024d153c3300, L_0000024d153c3440;
L_0000024d153c27c0 .concat [ 16 9 0 0], L_0000024d153c9160, L_0000024d153caf40;
L_0000024d153c3c60 .arith/sum 25, L_0000024d153c2d60, L_0000024d153c27c0;
L_0000024d153c34e0 .concat [ 16 9 0 0], L_0000024d153c8b20, L_0000024d153caf88;
L_0000024d153c3120 .arith/sum 25, L_0000024d153c3c60, L_0000024d153c34e0;
S_0000024d1537a6b0 .scope generate, "sum_ch_gen[1]" "sum_ch_gen[1]" 4 67, 4 67 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d15297fd0 .param/l "ch" 0 4 67, +C4<01>;
S_0000024d1537db10 .scope generate, "kernel3_sum" "kernel3_sum" 4 68, 4 68 0, S_0000024d1537a6b0;
 .timescale -9 -12;
L_0000024d153cb018 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537f220_0 .net *"_ivl_10", 8 0, L_0000024d153cb018;  1 drivers
v0000024d1537fb80_0 .net *"_ivl_11", 24 0, L_0000024d153c20e0;  1 drivers
v0000024d1537e500_0 .net *"_ivl_14", 24 0, L_0000024d153c1e60;  1 drivers
L_0000024d153cb060 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537fc20_0 .net *"_ivl_17", 8 0, L_0000024d153cb060;  1 drivers
v0000024d1537f540_0 .net *"_ivl_18", 24 0, L_0000024d153c2f40;  1 drivers
v0000024d1537de20_0 .net *"_ivl_2", 24 0, L_0000024d153c3080;  1 drivers
v0000024d1537ff40_0 .net *"_ivl_21", 24 0, L_0000024d153c45c0;  1 drivers
L_0000024d153cb0a8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537dd80_0 .net *"_ivl_24", 8 0, L_0000024d153cb0a8;  1 drivers
v0000024d1537fe00_0 .net *"_ivl_25", 24 0, L_0000024d153c2720;  1 drivers
v0000024d1537fea0_0 .net *"_ivl_28", 24 0, L_0000024d153c36c0;  1 drivers
L_0000024d153cb0f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537e3c0_0 .net *"_ivl_31", 8 0, L_0000024d153cb0f0;  1 drivers
v0000024d1537f5e0_0 .net *"_ivl_32", 24 0, L_0000024d153c2860;  1 drivers
v0000024d1537e820_0 .net *"_ivl_35", 24 0, L_0000024d153c3580;  1 drivers
L_0000024d153cb138 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153803a0_0 .net *"_ivl_38", 8 0, L_0000024d153cb138;  1 drivers
v0000024d1537e5a0_0 .net *"_ivl_39", 24 0, L_0000024d153c38a0;  1 drivers
v0000024d1537e8c0_0 .net *"_ivl_42", 24 0, L_0000024d153c4020;  1 drivers
L_0000024d153cb180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537ec80_0 .net *"_ivl_45", 8 0, L_0000024d153cb180;  1 drivers
v0000024d153804e0_0 .net *"_ivl_46", 24 0, L_0000024d153c31c0;  1 drivers
v0000024d1537e640_0 .net *"_ivl_49", 24 0, L_0000024d153c2180;  1 drivers
L_0000024d153cafd0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537f680_0 .net *"_ivl_5", 8 0, L_0000024d153cafd0;  1 drivers
L_0000024d153cb1c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537e1e0_0 .net *"_ivl_52", 8 0, L_0000024d153cb1c8;  1 drivers
v0000024d1537ffe0_0 .net *"_ivl_53", 24 0, L_0000024d153c2ae0;  1 drivers
v0000024d153801c0_0 .net *"_ivl_56", 24 0, L_0000024d153c3da0;  1 drivers
L_0000024d153cb210 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537ed20_0 .net *"_ivl_59", 8 0, L_0000024d153cb210;  1 drivers
v0000024d1537e780_0 .net *"_ivl_7", 24 0, L_0000024d153c3d00;  1 drivers
L_0000024d153c3080 .concat [ 16 9 0 0], L_0000024d153c7180, L_0000024d153cafd0;
L_0000024d153c3d00 .concat [ 16 9 0 0], L_0000024d153c7f40, L_0000024d153cb018;
L_0000024d153c20e0 .arith/sum 25, L_0000024d153c3080, L_0000024d153c3d00;
L_0000024d153c1e60 .concat [ 16 9 0 0], L_0000024d153c7220, L_0000024d153cb060;
L_0000024d153c2f40 .arith/sum 25, L_0000024d153c20e0, L_0000024d153c1e60;
L_0000024d153c45c0 .concat [ 16 9 0 0], L_0000024d153c7a40, L_0000024d153cb0a8;
L_0000024d153c2720 .arith/sum 25, L_0000024d153c2f40, L_0000024d153c45c0;
L_0000024d153c36c0 .concat [ 16 9 0 0], L_0000024d153c7720, L_0000024d153cb0f0;
L_0000024d153c2860 .arith/sum 25, L_0000024d153c2720, L_0000024d153c36c0;
L_0000024d153c3580 .concat [ 16 9 0 0], L_0000024d153c6f00, L_0000024d153cb138;
L_0000024d153c38a0 .arith/sum 25, L_0000024d153c2860, L_0000024d153c3580;
L_0000024d153c4020 .concat [ 16 9 0 0], L_0000024d153c6fa0, L_0000024d153cb180;
L_0000024d153c31c0 .arith/sum 25, L_0000024d153c38a0, L_0000024d153c4020;
L_0000024d153c2180 .concat [ 16 9 0 0], L_0000024d153c8760, L_0000024d153cb1c8;
L_0000024d153c2ae0 .arith/sum 25, L_0000024d153c31c0, L_0000024d153c2180;
L_0000024d153c3da0 .concat [ 16 9 0 0], L_0000024d153c72c0, L_0000024d153cb210;
L_0000024d153c3940 .arith/sum 25, L_0000024d153c2ae0, L_0000024d153c3da0;
S_0000024d1537d020 .scope generate, "sum_ch_gen[2]" "sum_ch_gen[2]" 4 67, 4 67 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d15298490 .param/l "ch" 0 4 67, +C4<010>;
S_0000024d1537c530 .scope generate, "kernel3_sum" "kernel3_sum" 4 68, 4 68 0, S_0000024d1537d020;
 .timescale -9 -12;
L_0000024d153cb2a0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537f400_0 .net *"_ivl_10", 8 0, L_0000024d153cb2a0;  1 drivers
v0000024d15380440_0 .net *"_ivl_11", 24 0, L_0000024d153c3620;  1 drivers
v0000024d1537dec0_0 .net *"_ivl_14", 24 0, L_0000024d153c2220;  1 drivers
L_0000024d153cb2e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537fd60_0 .net *"_ivl_17", 8 0, L_0000024d153cb2e8;  1 drivers
v0000024d1537fae0_0 .net *"_ivl_18", 24 0, L_0000024d153c2c20;  1 drivers
v0000024d15380080_0 .net *"_ivl_2", 24 0, L_0000024d153c2b80;  1 drivers
v0000024d1537e6e0_0 .net *"_ivl_21", 24 0, L_0000024d153c22c0;  1 drivers
L_0000024d153cb330 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537edc0_0 .net *"_ivl_24", 8 0, L_0000024d153cb330;  1 drivers
v0000024d1537df60_0 .net *"_ivl_25", 24 0, L_0000024d153c24a0;  1 drivers
v0000024d1537fcc0_0 .net *"_ivl_28", 24 0, L_0000024d153c2360;  1 drivers
L_0000024d153cb378 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537fa40_0 .net *"_ivl_31", 8 0, L_0000024d153cb378;  1 drivers
v0000024d1537ee60_0 .net *"_ivl_32", 24 0, L_0000024d153c3ee0;  1 drivers
v0000024d15380120_0 .net *"_ivl_35", 24 0, L_0000024d153c2fe0;  1 drivers
L_0000024d153cb3c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15380260_0 .net *"_ivl_38", 8 0, L_0000024d153cb3c0;  1 drivers
v0000024d1537f900_0 .net *"_ivl_39", 24 0, L_0000024d153c33a0;  1 drivers
v0000024d1537f360_0 .net *"_ivl_42", 24 0, L_0000024d153c43e0;  1 drivers
L_0000024d153cb408 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537f4a0_0 .net *"_ivl_45", 8 0, L_0000024d153cb408;  1 drivers
v0000024d1537e960_0 .net *"_ivl_46", 24 0, L_0000024d153c2540;  1 drivers
v0000024d15380300_0 .net *"_ivl_49", 24 0, L_0000024d153c25e0;  1 drivers
L_0000024d153cb258 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537f9a0_0 .net *"_ivl_5", 8 0, L_0000024d153cb258;  1 drivers
L_0000024d153cb450 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537ef00_0 .net *"_ivl_52", 8 0, L_0000024d153cb450;  1 drivers
v0000024d1537ea00_0 .net *"_ivl_53", 24 0, L_0000024d153c3760;  1 drivers
v0000024d1537e000_0 .net *"_ivl_56", 24 0, L_0000024d153c40c0;  1 drivers
L_0000024d153cb498 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1537e0a0_0 .net *"_ivl_59", 8 0, L_0000024d153cb498;  1 drivers
v0000024d1537e140_0 .net *"_ivl_7", 24 0, L_0000024d153c3e40;  1 drivers
L_0000024d153c2b80 .concat [ 16 9 0 0], L_0000024d153c7900, L_0000024d153cb258;
L_0000024d153c3e40 .concat [ 16 9 0 0], L_0000024d153c7360, L_0000024d153cb2a0;
L_0000024d153c3620 .arith/sum 25, L_0000024d153c2b80, L_0000024d153c3e40;
L_0000024d153c2220 .concat [ 16 9 0 0], L_0000024d153c9480, L_0000024d153cb2e8;
L_0000024d153c2c20 .arith/sum 25, L_0000024d153c3620, L_0000024d153c2220;
L_0000024d153c22c0 .concat [ 16 9 0 0], L_0000024d153c7cc0, L_0000024d153cb330;
L_0000024d153c24a0 .arith/sum 25, L_0000024d153c2c20, L_0000024d153c22c0;
L_0000024d153c2360 .concat [ 16 9 0 0], L_0000024d153c9c00, L_0000024d153cb378;
L_0000024d153c3ee0 .arith/sum 25, L_0000024d153c24a0, L_0000024d153c2360;
L_0000024d153c2fe0 .concat [ 16 9 0 0], L_0000024d153c9d40, L_0000024d153cb3c0;
L_0000024d153c33a0 .arith/sum 25, L_0000024d153c3ee0, L_0000024d153c2fe0;
L_0000024d153c43e0 .concat [ 16 9 0 0], L_0000024d153c98e0, L_0000024d153cb408;
L_0000024d153c2540 .arith/sum 25, L_0000024d153c33a0, L_0000024d153c43e0;
L_0000024d153c25e0 .concat [ 16 9 0 0], L_0000024d153c9ac0, L_0000024d153cb450;
L_0000024d153c3760 .arith/sum 25, L_0000024d153c2540, L_0000024d153c25e0;
L_0000024d153c40c0 .concat [ 16 9 0 0], L_0000024d153c3f80, L_0000024d153cb498;
L_0000024d153c3800 .arith/sum 25, L_0000024d153c3760, L_0000024d153c40c0;
S_0000024d1537c6c0 .scope generate, "unpack_gen[0]" "unpack_gen[0]" 4 42, 4 42 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d15298a90 .param/l "ch" 0 4 42, +C4<00>;
S_0000024d1537c210 .scope generate, "element_gen[0]" "element_gen[0]" 4 43, 4 43 0, S_0000024d1537c6c0;
 .timescale -9 -12;
P_0000024d15298ad0 .param/l "i_idx" 0 4 43, +C4<00>;
S_0000024d1537c850 .scope generate, "element_gen[1]" "element_gen[1]" 4 43, 4 43 0, S_0000024d1537c6c0;
 .timescale -9 -12;
P_0000024d15298790 .param/l "i_idx" 0 4 43, +C4<01>;
S_0000024d1537d1b0 .scope generate, "element_gen[2]" "element_gen[2]" 4 43, 4 43 0, S_0000024d1537c6c0;
 .timescale -9 -12;
P_0000024d15298b10 .param/l "i_idx" 0 4 43, +C4<010>;
S_0000024d1537d340 .scope generate, "element_gen[3]" "element_gen[3]" 4 43, 4 43 0, S_0000024d1537c6c0;
 .timescale -9 -12;
P_0000024d15298310 .param/l "i_idx" 0 4 43, +C4<011>;
S_0000024d1537bd60 .scope generate, "element_gen[4]" "element_gen[4]" 4 43, 4 43 0, S_0000024d1537c6c0;
 .timescale -9 -12;
P_0000024d15298d10 .param/l "i_idx" 0 4 43, +C4<0100>;
S_0000024d1537c9e0 .scope generate, "element_gen[5]" "element_gen[5]" 4 43, 4 43 0, S_0000024d1537c6c0;
 .timescale -9 -12;
P_0000024d152981d0 .param/l "i_idx" 0 4 43, +C4<0101>;
S_0000024d1537bef0 .scope generate, "element_gen[6]" "element_gen[6]" 4 43, 4 43 0, S_0000024d1537c6c0;
 .timescale -9 -12;
P_0000024d15298b50 .param/l "i_idx" 0 4 43, +C4<0110>;
S_0000024d1537cb70 .scope generate, "element_gen[7]" "element_gen[7]" 4 43, 4 43 0, S_0000024d1537c6c0;
 .timescale -9 -12;
P_0000024d15298890 .param/l "i_idx" 0 4 43, +C4<0111>;
S_0000024d1537c080 .scope generate, "element_gen[8]" "element_gen[8]" 4 43, 4 43 0, S_0000024d1537c6c0;
 .timescale -9 -12;
P_0000024d15298390 .param/l "i_idx" 0 4 43, +C4<01000>;
S_0000024d1537d4d0 .scope generate, "unpack_gen[1]" "unpack_gen[1]" 4 42, 4 42 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d15297f10 .param/l "ch" 0 4 42, +C4<01>;
S_0000024d1537c3a0 .scope generate, "element_gen[0]" "element_gen[0]" 4 43, 4 43 0, S_0000024d1537d4d0;
 .timescale -9 -12;
P_0000024d15298650 .param/l "i_idx" 0 4 43, +C4<00>;
S_0000024d1537cd00 .scope generate, "element_gen[1]" "element_gen[1]" 4 43, 4 43 0, S_0000024d1537d4d0;
 .timescale -9 -12;
P_0000024d15298c50 .param/l "i_idx" 0 4 43, +C4<01>;
S_0000024d1537d660 .scope generate, "element_gen[2]" "element_gen[2]" 4 43, 4 43 0, S_0000024d1537d4d0;
 .timescale -9 -12;
P_0000024d15298810 .param/l "i_idx" 0 4 43, +C4<010>;
S_0000024d1537ce90 .scope generate, "element_gen[3]" "element_gen[3]" 4 43, 4 43 0, S_0000024d1537d4d0;
 .timescale -9 -12;
P_0000024d15298210 .param/l "i_idx" 0 4 43, +C4<011>;
S_0000024d1537d7f0 .scope generate, "element_gen[4]" "element_gen[4]" 4 43, 4 43 0, S_0000024d1537d4d0;
 .timescale -9 -12;
P_0000024d15298250 .param/l "i_idx" 0 4 43, +C4<0100>;
S_0000024d1537d980 .scope generate, "element_gen[5]" "element_gen[5]" 4 43, 4 43 0, S_0000024d1537d4d0;
 .timescale -9 -12;
P_0000024d15298b90 .param/l "i_idx" 0 4 43, +C4<0101>;
S_0000024d1538b820 .scope generate, "element_gen[6]" "element_gen[6]" 4 43, 4 43 0, S_0000024d1537d4d0;
 .timescale -9 -12;
P_0000024d15298c10 .param/l "i_idx" 0 4 43, +C4<0110>;
S_0000024d1538b050 .scope generate, "element_gen[7]" "element_gen[7]" 4 43, 4 43 0, S_0000024d1537d4d0;
 .timescale -9 -12;
P_0000024d15298c90 .param/l "i_idx" 0 4 43, +C4<0111>;
S_0000024d1538a240 .scope generate, "element_gen[8]" "element_gen[8]" 4 43, 4 43 0, S_0000024d1537d4d0;
 .timescale -9 -12;
P_0000024d15298cd0 .param/l "i_idx" 0 4 43, +C4<01000>;
S_0000024d1538b690 .scope generate, "unpack_gen[2]" "unpack_gen[2]" 4 42, 4 42 0, S_0000024d15374500;
 .timescale -9 -12;
P_0000024d15298d50 .param/l "ch" 0 4 42, +C4<010>;
S_0000024d1538a3d0 .scope generate, "element_gen[0]" "element_gen[0]" 4 43, 4 43 0, S_0000024d1538b690;
 .timescale -9 -12;
P_0000024d15298d90 .param/l "i_idx" 0 4 43, +C4<00>;
S_0000024d15389f20 .scope generate, "element_gen[1]" "element_gen[1]" 4 43, 4 43 0, S_0000024d1538b690;
 .timescale -9 -12;
P_0000024d152983d0 .param/l "i_idx" 0 4 43, +C4<01>;
S_0000024d1538a0b0 .scope generate, "element_gen[2]" "element_gen[2]" 4 43, 4 43 0, S_0000024d1538b690;
 .timescale -9 -12;
P_0000024d15298e10 .param/l "i_idx" 0 4 43, +C4<010>;
S_0000024d1538b1e0 .scope generate, "element_gen[3]" "element_gen[3]" 4 43, 4 43 0, S_0000024d1538b690;
 .timescale -9 -12;
P_0000024d15298450 .param/l "i_idx" 0 4 43, +C4<011>;
S_0000024d1538a560 .scope generate, "element_gen[4]" "element_gen[4]" 4 43, 4 43 0, S_0000024d1538b690;
 .timescale -9 -12;
P_0000024d15298e50 .param/l "i_idx" 0 4 43, +C4<0100>;
S_0000024d1538a6f0 .scope generate, "element_gen[5]" "element_gen[5]" 4 43, 4 43 0, S_0000024d1538b690;
 .timescale -9 -12;
P_0000024d152984d0 .param/l "i_idx" 0 4 43, +C4<0101>;
S_0000024d1538b370 .scope generate, "element_gen[6]" "element_gen[6]" 4 43, 4 43 0, S_0000024d1538b690;
 .timescale -9 -12;
P_0000024d15298e90 .param/l "i_idx" 0 4 43, +C4<0110>;
S_0000024d1538a880 .scope generate, "element_gen[7]" "element_gen[7]" 4 43, 4 43 0, S_0000024d1538b690;
 .timescale -9 -12;
P_0000024d15298ed0 .param/l "i_idx" 0 4 43, +C4<0111>;
S_0000024d1538bb40 .scope generate, "element_gen[8]" "element_gen[8]" 4 43, 4 43 0, S_0000024d1538b690;
 .timescale -9 -12;
P_0000024d15297f50 .param/l "i_idx" 0 4 43, +C4<01000>;
S_0000024d1538aec0 .scope generate, "mult_acc_gen[1]" "mult_acc_gen[1]" 3 171, 3 171 0, S_0000024d153749b0;
 .timescale -9 -12;
P_0000024d152a5090 .param/l "f" 0 3 171, +C4<01>;
S_0000024d1538b9b0 .scope module, "mult_acc_inst" "mult_acc_comb" 3 179, 4 2 0, S_0000024d1538aec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "window_valid";
    .port_info 1 /INPUT 216 "multi_channel_window_in";
    .port_info 2 /INPUT 1 "weight_valid";
    .port_info 3 /INPUT 216 "multi_channel_weight_in";
    .port_info 4 /OUTPUT 20 "conv_out";
    .port_info 5 /OUTPUT 1 "conv_valid";
P_0000024d1538b500 .param/l "ACC_WIDTH" 0 4 8, +C4<000000000000000000000000000000000000000000000000000000000000011001>;
P_0000024d1538b538 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0000024d1538b570 .param/l "IN_CHANNEL" 0 4 5, +C4<00000000000000000000000000000011>;
P_0000024d1538b5a8 .param/l "KERNEL_SIZE" 0 4 4, +C4<00000000000000000000000000000011>;
P_0000024d1538b5e0 .param/l "OUTPUT_WIDTH" 0 4 7, +C4<00000000000000000000000000010100>;
P_0000024d1538b618 .param/l "WEIGHTS_PER_FILTER" 1 4 22, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011>;
P_0000024d1538b650 .param/l "WEIGHT_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
L_0000024d15312f40 .functor AND 1, L_0000024d15312df0, v0000024d153baeb0_0, C4<1>, C4<1>;
v0000024d1539aa00_0 .net *"_ivl_57", 19 0, L_0000024d15428d80;  1 drivers
L_0000024d153ccbf0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15399b00_0 .net/2u *"_ivl_58", 19 0, L_0000024d153ccbf0;  1 drivers
v0000024d1539a820 .array "channel_sums", 2 0;
v0000024d1539a820_0 .net v0000024d1539a820 0, 24 0, L_0000024d154289c0; 1 drivers
v0000024d1539a820_1 .net v0000024d1539a820 1, 24 0, L_0000024d154275c0; 1 drivers
v0000024d1539a820_2 .net v0000024d1539a820 2, 24 0, L_0000024d15427840; 1 drivers
v0000024d1539a000 .array "channel_weight_data", 26 0;
v0000024d1539a000_0 .net v0000024d1539a000 0, 7 0, L_0000024d153c3bc0; 1 drivers
v0000024d1539a000_1 .net v0000024d1539a000 1, 7 0, L_0000024d153c4200; 1 drivers
v0000024d1539a000_2 .net v0000024d1539a000 2, 7 0, L_0000024d153c4480; 1 drivers
v0000024d1539a000_3 .net v0000024d1539a000 3, 7 0, L_0000024d15423380; 1 drivers
v0000024d1539a000_4 .net v0000024d1539a000 4, 7 0, L_0000024d154236a0; 1 drivers
v0000024d1539a000_5 .net v0000024d1539a000 5, 7 0, L_0000024d15423f60; 1 drivers
v0000024d1539a000_6 .net v0000024d1539a000 6, 7 0, L_0000024d15424460; 1 drivers
v0000024d1539a000_7 .net v0000024d1539a000 7, 7 0, L_0000024d15422840; 1 drivers
v0000024d1539a000_8 .net v0000024d1539a000 8, 7 0, L_0000024d15424140; 1 drivers
v0000024d1539a000_9 .net v0000024d1539a000 9, 7 0, L_0000024d154243c0; 1 drivers
v0000024d1539a000_10 .net v0000024d1539a000 10, 7 0, L_0000024d154231a0; 1 drivers
v0000024d1539a000_11 .net v0000024d1539a000 11, 7 0, L_0000024d15424780; 1 drivers
v0000024d1539a000_12 .net v0000024d1539a000 12, 7 0, L_0000024d154228e0; 1 drivers
v0000024d1539a000_13 .net v0000024d1539a000 13, 7 0, L_0000024d15422340; 1 drivers
v0000024d1539a000_14 .net v0000024d1539a000 14, 7 0, L_0000024d15423560; 1 drivers
v0000024d1539a000_15 .net v0000024d1539a000 15, 7 0, L_0000024d15422fc0; 1 drivers
v0000024d1539a000_16 .net v0000024d1539a000 16, 7 0, L_0000024d15423420; 1 drivers
v0000024d1539a000_17 .net v0000024d1539a000 17, 7 0, L_0000024d15424280; 1 drivers
v0000024d1539a000_18 .net v0000024d1539a000 18, 7 0, L_0000024d154239c0; 1 drivers
v0000024d1539a000_19 .net v0000024d1539a000 19, 7 0, L_0000024d154222a0; 1 drivers
v0000024d1539a000_20 .net v0000024d1539a000 20, 7 0, L_0000024d15424320; 1 drivers
v0000024d1539a000_21 .net v0000024d1539a000 21, 7 0, L_0000024d15424a00; 1 drivers
v0000024d1539a000_22 .net v0000024d1539a000 22, 7 0, L_0000024d15424640; 1 drivers
v0000024d1539a000_23 .net v0000024d1539a000 23, 7 0, L_0000024d15422ac0; 1 drivers
v0000024d1539a000_24 .net v0000024d1539a000 24, 7 0, L_0000024d15422e80; 1 drivers
v0000024d1539a000_25 .net v0000024d1539a000 25, 7 0, L_0000024d154246e0; 1 drivers
v0000024d1539a000_26 .net v0000024d1539a000 26, 7 0, L_0000024d15423920; 1 drivers
v0000024d1539a5a0 .array "channel_window_data", 26 0;
v0000024d1539a5a0_0 .net v0000024d1539a5a0 0, 7 0, L_0000024d153c2ea0; 1 drivers
v0000024d1539a5a0_1 .net v0000024d1539a5a0 1, 7 0, L_0000024d153c4160; 1 drivers
v0000024d1539a5a0_2 .net v0000024d1539a5a0 2, 7 0, L_0000024d153c4340; 1 drivers
v0000024d1539a5a0_3 .net v0000024d1539a5a0 3, 7 0, L_0000024d15423c40; 1 drivers
v0000024d1539a5a0_4 .net v0000024d1539a5a0 4, 7 0, L_0000024d154225c0; 1 drivers
v0000024d1539a5a0_5 .net v0000024d1539a5a0 5, 7 0, L_0000024d15424000; 1 drivers
v0000024d1539a5a0_6 .net v0000024d1539a5a0 6, 7 0, L_0000024d15423240; 1 drivers
v0000024d1539a5a0_7 .net v0000024d1539a5a0 7, 7 0, L_0000024d15423b00; 1 drivers
v0000024d1539a5a0_8 .net v0000024d1539a5a0 8, 7 0, L_0000024d15422ca0; 1 drivers
v0000024d1539a5a0_9 .net v0000024d1539a5a0 9, 7 0, L_0000024d15424500; 1 drivers
v0000024d1539a5a0_10 .net v0000024d1539a5a0 10, 7 0, L_0000024d15423ec0; 1 drivers
v0000024d1539a5a0_11 .net v0000024d1539a5a0 11, 7 0, L_0000024d15422d40; 1 drivers
v0000024d1539a5a0_12 .net v0000024d1539a5a0 12, 7 0, L_0000024d154227a0; 1 drivers
v0000024d1539a5a0_13 .net v0000024d1539a5a0 13, 7 0, L_0000024d15422980; 1 drivers
v0000024d1539a5a0_14 .net v0000024d1539a5a0 14, 7 0, L_0000024d154234c0; 1 drivers
v0000024d1539a5a0_15 .net v0000024d1539a5a0 15, 7 0, L_0000024d154240a0; 1 drivers
v0000024d1539a5a0_16 .net v0000024d1539a5a0 16, 7 0, L_0000024d15424820; 1 drivers
v0000024d1539a5a0_17 .net v0000024d1539a5a0 17, 7 0, L_0000024d154241e0; 1 drivers
v0000024d1539a5a0_18 .net v0000024d1539a5a0 18, 7 0, L_0000024d15423740; 1 drivers
v0000024d1539a5a0_19 .net v0000024d1539a5a0 19, 7 0, L_0000024d15422de0; 1 drivers
v0000024d1539a5a0_20 .net v0000024d1539a5a0 20, 7 0, L_0000024d154248c0; 1 drivers
v0000024d1539a5a0_21 .net v0000024d1539a5a0 21, 7 0, L_0000024d15423880; 1 drivers
v0000024d1539a5a0_22 .net v0000024d1539a5a0 22, 7 0, L_0000024d154245a0; 1 drivers
v0000024d1539a5a0_23 .net v0000024d1539a5a0 23, 7 0, L_0000024d15422a20; 1 drivers
v0000024d1539a5a0_24 .net v0000024d1539a5a0 24, 7 0, L_0000024d15423600; 1 drivers
v0000024d1539a5a0_25 .net v0000024d1539a5a0 25, 7 0, L_0000024d15422520; 1 drivers
v0000024d1539a5a0_26 .net v0000024d1539a5a0 26, 7 0, L_0000024d15422b60; 1 drivers
v0000024d15398e80_0 .net "conv_out", 19 0, L_0000024d15428e20;  alias, 1 drivers
v0000024d1539a8c0_0 .net "conv_valid", 0 0, L_0000024d15312f40;  alias, 1 drivers
v0000024d15398f20 .array "mult_results", 26 0;
v0000024d15398f20_0 .net v0000024d15398f20 0, 15 0, L_0000024d154237e0; 1 drivers
v0000024d15398f20_1 .net v0000024d15398f20 1, 15 0, L_0000024d15423a60; 1 drivers
v0000024d15398f20_2 .net v0000024d15398f20 2, 15 0, L_0000024d15422660; 1 drivers
v0000024d15398f20_3 .net v0000024d15398f20 3, 15 0, L_0000024d154232e0; 1 drivers
v0000024d15398f20_4 .net v0000024d15398f20 4, 15 0, L_0000024d15423d80; 1 drivers
v0000024d15398f20_5 .net v0000024d15398f20 5, 15 0, L_0000024d15425540; 1 drivers
v0000024d15398f20_6 .net v0000024d15398f20 6, 15 0, L_0000024d15425220; 1 drivers
v0000024d15398f20_7 .net v0000024d15398f20 7, 15 0, L_0000024d15426940; 1 drivers
v0000024d15398f20_8 .net v0000024d15398f20 8, 15 0, L_0000024d154270c0; 1 drivers
v0000024d15398f20_9 .net v0000024d15398f20 9, 15 0, L_0000024d154261c0; 1 drivers
v0000024d15398f20_10 .net v0000024d15398f20 10, 15 0, L_0000024d15425ea0; 1 drivers
v0000024d15398f20_11 .net v0000024d15398f20 11, 15 0, L_0000024d15426080; 1 drivers
v0000024d15398f20_12 .net v0000024d15398f20 12, 15 0, L_0000024d15424d20; 1 drivers
v0000024d15398f20_13 .net v0000024d15398f20 13, 15 0, L_0000024d15424b40; 1 drivers
v0000024d15398f20_14 .net v0000024d15398f20 14, 15 0, L_0000024d15426800; 1 drivers
v0000024d15398f20_15 .net v0000024d15398f20 15, 15 0, L_0000024d15426120; 1 drivers
v0000024d15398f20_16 .net v0000024d15398f20 16, 15 0, L_0000024d15425ae0; 1 drivers
v0000024d15398f20_17 .net v0000024d15398f20 17, 15 0, L_0000024d15426ee0; 1 drivers
v0000024d15398f20_18 .net v0000024d15398f20 18, 15 0, L_0000024d15425a40; 1 drivers
v0000024d15398f20_19 .net v0000024d15398f20 19, 15 0, L_0000024d15425360; 1 drivers
v0000024d15398f20_20 .net v0000024d15398f20 20, 15 0, L_0000024d15426260; 1 drivers
v0000024d15398f20_21 .net v0000024d15398f20 21, 15 0, L_0000024d154254a0; 1 drivers
v0000024d15398f20_22 .net v0000024d15398f20 22, 15 0, L_0000024d15425860; 1 drivers
v0000024d15398f20_23 .net v0000024d15398f20 23, 15 0, L_0000024d15426b20; 1 drivers
v0000024d15398f20_24 .net v0000024d15398f20 24, 15 0, L_0000024d154266c0; 1 drivers
v0000024d15398f20_25 .net v0000024d15398f20 25, 15 0, L_0000024d15426d00; 1 drivers
v0000024d15398f20_26 .net v0000024d15398f20 26, 15 0, L_0000024d154296e0; 1 drivers
v0000024d153b8e30_1 .array/port v0000024d153b8e30, 1;
v0000024d1539aaa0_0 .net "multi_channel_weight_in", 215 0, v0000024d153b8e30_1;  1 drivers
v0000024d1539ad20_0 .net "multi_channel_window_in", 215 0, L_0000024d15433ef0;  alias, 1 drivers
v0000024d15399ba0_0 .net "total_sum", 24 0, L_0000024d15428ce0;  1 drivers
v0000024d1539b180_0 .net "weight_valid", 0 0, v0000024d153baeb0_0;  alias, 1 drivers
v0000024d1539b220_0 .net "window_valid", 0 0, L_0000024d15312df0;  alias, 1 drivers
L_0000024d153c2ea0 .part L_0000024d15433ef0, 0, 8;
L_0000024d153c3bc0 .part v0000024d153b8e30_1, 208, 8;
L_0000024d153c4160 .part L_0000024d15433ef0, 8, 8;
L_0000024d153c4200 .part v0000024d153b8e30_1, 200, 8;
L_0000024d153c4340 .part L_0000024d15433ef0, 16, 8;
L_0000024d153c4480 .part v0000024d153b8e30_1, 192, 8;
L_0000024d15423c40 .part L_0000024d15433ef0, 24, 8;
L_0000024d15423380 .part v0000024d153b8e30_1, 184, 8;
L_0000024d154225c0 .part L_0000024d15433ef0, 32, 8;
L_0000024d154236a0 .part v0000024d153b8e30_1, 176, 8;
L_0000024d15424000 .part L_0000024d15433ef0, 40, 8;
L_0000024d15423f60 .part v0000024d153b8e30_1, 168, 8;
L_0000024d15423240 .part L_0000024d15433ef0, 48, 8;
L_0000024d15424460 .part v0000024d153b8e30_1, 160, 8;
L_0000024d15423b00 .part L_0000024d15433ef0, 56, 8;
L_0000024d15422840 .part v0000024d153b8e30_1, 152, 8;
L_0000024d15422ca0 .part L_0000024d15433ef0, 64, 8;
L_0000024d15424140 .part v0000024d153b8e30_1, 144, 8;
L_0000024d15424500 .part L_0000024d15433ef0, 72, 8;
L_0000024d154243c0 .part v0000024d153b8e30_1, 136, 8;
L_0000024d15423ec0 .part L_0000024d15433ef0, 80, 8;
L_0000024d154231a0 .part v0000024d153b8e30_1, 128, 8;
L_0000024d15422d40 .part L_0000024d15433ef0, 88, 8;
L_0000024d15424780 .part v0000024d153b8e30_1, 120, 8;
L_0000024d154227a0 .part L_0000024d15433ef0, 96, 8;
L_0000024d154228e0 .part v0000024d153b8e30_1, 112, 8;
L_0000024d15422980 .part L_0000024d15433ef0, 104, 8;
L_0000024d15422340 .part v0000024d153b8e30_1, 104, 8;
L_0000024d154234c0 .part L_0000024d15433ef0, 112, 8;
L_0000024d15423560 .part v0000024d153b8e30_1, 96, 8;
L_0000024d154240a0 .part L_0000024d15433ef0, 120, 8;
L_0000024d15422fc0 .part v0000024d153b8e30_1, 88, 8;
L_0000024d15424820 .part L_0000024d15433ef0, 128, 8;
L_0000024d15423420 .part v0000024d153b8e30_1, 80, 8;
L_0000024d154241e0 .part L_0000024d15433ef0, 136, 8;
L_0000024d15424280 .part v0000024d153b8e30_1, 72, 8;
L_0000024d15423740 .part L_0000024d15433ef0, 144, 8;
L_0000024d154239c0 .part v0000024d153b8e30_1, 64, 8;
L_0000024d15422de0 .part L_0000024d15433ef0, 152, 8;
L_0000024d154222a0 .part v0000024d153b8e30_1, 56, 8;
L_0000024d154248c0 .part L_0000024d15433ef0, 160, 8;
L_0000024d15424320 .part v0000024d153b8e30_1, 48, 8;
L_0000024d15423880 .part L_0000024d15433ef0, 168, 8;
L_0000024d15424a00 .part v0000024d153b8e30_1, 40, 8;
L_0000024d154245a0 .part L_0000024d15433ef0, 176, 8;
L_0000024d15424640 .part v0000024d153b8e30_1, 32, 8;
L_0000024d15422a20 .part L_0000024d15433ef0, 184, 8;
L_0000024d15422ac0 .part v0000024d153b8e30_1, 24, 8;
L_0000024d15423600 .part L_0000024d15433ef0, 192, 8;
L_0000024d15422e80 .part v0000024d153b8e30_1, 16, 8;
L_0000024d15422520 .part L_0000024d15433ef0, 200, 8;
L_0000024d154246e0 .part v0000024d153b8e30_1, 8, 8;
L_0000024d15422b60 .part L_0000024d15433ef0, 208, 8;
L_0000024d15423920 .part v0000024d153b8e30_1, 0, 8;
L_0000024d15428d80 .ufunc/vec4 TD_conv_tb.dut.mult_acc_gen\x5B1\x5D.mult_acc_inst.saturate, 20, L_0000024d15428ce0 (v0000024d1538fa80_0) S_0000024d15392590;
L_0000024d15428e20 .functor MUXZ 20, L_0000024d153ccbf0, L_0000024d15428d80, L_0000024d15312f40, C4<>;
S_0000024d1538aba0 .scope generate, "channel3_sum" "channel3_sum" 4 86, 4 86 0, S_0000024d1538b9b0;
 .timescale -9 -12;
v0000024d1537f860_0 .net *"_ivl_2", 24 0, L_0000024d154281a0;  1 drivers
L_0000024d154281a0 .arith/sum 25, L_0000024d154289c0, L_0000024d154275c0;
L_0000024d15428ce0 .arith/sum 25, L_0000024d154281a0, L_0000024d15427840;
S_0000024d15389d90 .scope generate, "mult_ch_gen[0]" "mult_ch_gen[0]" 4 58, 4 58 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d15299510 .param/l "ch" 0 4 58, +C4<00>;
S_0000024d1538aa10 .scope generate, "mult_elem_gen[0]" "mult_elem_gen[0]" 4 59, 4 59 0, S_0000024d15389d90;
 .timescale -9 -12;
P_0000024d15299c90 .param/l "i_idx" 0 4 59, +C4<00>;
L_0000024d153cb570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153809e0_0 .net *"_ivl_10", 7 0, L_0000024d153cb570;  1 drivers
v0000024d15381200_0 .net *"_ivl_2", 15 0, L_0000024d15422c00;  1 drivers
L_0000024d153cb528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15380580_0 .net *"_ivl_5", 7 0, L_0000024d153cb528;  1 drivers
v0000024d153808a0_0 .net *"_ivl_7", 15 0, L_0000024d15424960;  1 drivers
L_0000024d15422c00 .concat [ 8 8 0 0], L_0000024d153c2ea0, L_0000024d153cb528;
L_0000024d15424960 .concat [ 8 8 0 0], L_0000024d153c3bc0, L_0000024d153cb570;
L_0000024d154237e0 .arith/mult 16, L_0000024d15422c00, L_0000024d15424960;
S_0000024d1538ad30 .scope generate, "mult_elem_gen[1]" "mult_elem_gen[1]" 4 59, 4 59 0, S_0000024d15389d90;
 .timescale -9 -12;
P_0000024d15299410 .param/l "i_idx" 0 4 59, +C4<01>;
L_0000024d153cb600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15381020_0 .net *"_ivl_10", 7 0, L_0000024d153cb600;  1 drivers
v0000024d15380e40_0 .net *"_ivl_2", 15 0, L_0000024d154223e0;  1 drivers
L_0000024d153cb5b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15381980_0 .net *"_ivl_5", 7 0, L_0000024d153cb5b8;  1 drivers
v0000024d153815c0_0 .net *"_ivl_7", 15 0, L_0000024d15422f20;  1 drivers
L_0000024d154223e0 .concat [ 8 8 0 0], L_0000024d153c4160, L_0000024d153cb5b8;
L_0000024d15422f20 .concat [ 8 8 0 0], L_0000024d153c4200, L_0000024d153cb600;
L_0000024d15423a60 .arith/mult 16, L_0000024d154223e0, L_0000024d15422f20;
S_0000024d1538d060 .scope generate, "mult_elem_gen[2]" "mult_elem_gen[2]" 4 59, 4 59 0, S_0000024d15389d90;
 .timescale -9 -12;
P_0000024d15299490 .param/l "i_idx" 0 4 59, +C4<010>;
L_0000024d153cb690 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153813e0_0 .net *"_ivl_10", 7 0, L_0000024d153cb690;  1 drivers
v0000024d15381520_0 .net *"_ivl_2", 15 0, L_0000024d15423ba0;  1 drivers
L_0000024d153cb648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15381160_0 .net *"_ivl_5", 7 0, L_0000024d153cb648;  1 drivers
v0000024d15381660_0 .net *"_ivl_7", 15 0, L_0000024d15422480;  1 drivers
L_0000024d15423ba0 .concat [ 8 8 0 0], L_0000024d153c4340, L_0000024d153cb648;
L_0000024d15422480 .concat [ 8 8 0 0], L_0000024d153c4480, L_0000024d153cb690;
L_0000024d15422660 .arith/mult 16, L_0000024d15423ba0, L_0000024d15422480;
S_0000024d1538c250 .scope generate, "mult_elem_gen[3]" "mult_elem_gen[3]" 4 59, 4 59 0, S_0000024d15389d90;
 .timescale -9 -12;
P_0000024d15298f50 .param/l "i_idx" 0 4 59, +C4<011>;
L_0000024d153cb720 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15381c00_0 .net *"_ivl_10", 7 0, L_0000024d153cb720;  1 drivers
v0000024d15381a20_0 .net *"_ivl_2", 15 0, L_0000024d15422700;  1 drivers
L_0000024d153cb6d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15380ee0_0 .net *"_ivl_5", 7 0, L_0000024d153cb6d8;  1 drivers
v0000024d153818e0_0 .net *"_ivl_7", 15 0, L_0000024d15423060;  1 drivers
L_0000024d15422700 .concat [ 8 8 0 0], L_0000024d15423c40, L_0000024d153cb6d8;
L_0000024d15423060 .concat [ 8 8 0 0], L_0000024d15423380, L_0000024d153cb720;
L_0000024d154232e0 .arith/mult 16, L_0000024d15422700, L_0000024d15423060;
S_0000024d1538d1f0 .scope generate, "mult_elem_gen[4]" "mult_elem_gen[4]" 4 59, 4 59 0, S_0000024d15389d90;
 .timescale -9 -12;
P_0000024d15299950 .param/l "i_idx" 0 4 59, +C4<0100>;
L_0000024d153cb7b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153806c0_0 .net *"_ivl_10", 7 0, L_0000024d153cb7b0;  1 drivers
v0000024d15381ac0_0 .net *"_ivl_2", 15 0, L_0000024d15423100;  1 drivers
L_0000024d153cb768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15380f80_0 .net *"_ivl_5", 7 0, L_0000024d153cb768;  1 drivers
v0000024d15380620_0 .net *"_ivl_7", 15 0, L_0000024d15423ce0;  1 drivers
L_0000024d15423100 .concat [ 8 8 0 0], L_0000024d154225c0, L_0000024d153cb768;
L_0000024d15423ce0 .concat [ 8 8 0 0], L_0000024d154236a0, L_0000024d153cb7b0;
L_0000024d15423d80 .arith/mult 16, L_0000024d15423100, L_0000024d15423ce0;
S_0000024d1538cd40 .scope generate, "mult_elem_gen[5]" "mult_elem_gen[5]" 4 59, 4 59 0, S_0000024d15389d90;
 .timescale -9 -12;
P_0000024d152997d0 .param/l "i_idx" 0 4 59, +C4<0101>;
L_0000024d153cb840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153812a0_0 .net *"_ivl_10", 7 0, L_0000024d153cb840;  1 drivers
v0000024d15380940_0 .net *"_ivl_2", 15 0, L_0000024d15423e20;  1 drivers
L_0000024d153cb7f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153810c0_0 .net *"_ivl_5", 7 0, L_0000024d153cb7f8;  1 drivers
v0000024d15381480_0 .net *"_ivl_7", 15 0, L_0000024d15425180;  1 drivers
L_0000024d15423e20 .concat [ 8 8 0 0], L_0000024d15424000, L_0000024d153cb7f8;
L_0000024d15425180 .concat [ 8 8 0 0], L_0000024d15423f60, L_0000024d153cb840;
L_0000024d15425540 .arith/mult 16, L_0000024d15423e20, L_0000024d15425180;
S_0000024d1538c700 .scope generate, "mult_elem_gen[6]" "mult_elem_gen[6]" 4 59, 4 59 0, S_0000024d15389d90;
 .timescale -9 -12;
P_0000024d15299610 .param/l "i_idx" 0 4 59, +C4<0110>;
L_0000024d153cb8d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15381b60_0 .net *"_ivl_10", 7 0, L_0000024d153cb8d0;  1 drivers
v0000024d15380c60_0 .net *"_ivl_2", 15 0, L_0000024d15425400;  1 drivers
L_0000024d153cb888 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15380800_0 .net *"_ivl_5", 7 0, L_0000024d153cb888;  1 drivers
v0000024d15381840_0 .net *"_ivl_7", 15 0, L_0000024d154268a0;  1 drivers
L_0000024d15425400 .concat [ 8 8 0 0], L_0000024d15423240, L_0000024d153cb888;
L_0000024d154268a0 .concat [ 8 8 0 0], L_0000024d15424460, L_0000024d153cb8d0;
L_0000024d15425220 .arith/mult 16, L_0000024d15425400, L_0000024d154268a0;
S_0000024d1538d380 .scope generate, "mult_elem_gen[7]" "mult_elem_gen[7]" 4 59, 4 59 0, S_0000024d15389d90;
 .timescale -9 -12;
P_0000024d15299890 .param/l "i_idx" 0 4 59, +C4<0111>;
L_0000024d153cb960 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15381340_0 .net *"_ivl_10", 7 0, L_0000024d153cb960;  1 drivers
v0000024d15380a80_0 .net *"_ivl_2", 15 0, L_0000024d154264e0;  1 drivers
L_0000024d153cb918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15381700_0 .net *"_ivl_5", 7 0, L_0000024d153cb918;  1 drivers
v0000024d153817a0_0 .net *"_ivl_7", 15 0, L_0000024d15425cc0;  1 drivers
L_0000024d154264e0 .concat [ 8 8 0 0], L_0000024d15423b00, L_0000024d153cb918;
L_0000024d15425cc0 .concat [ 8 8 0 0], L_0000024d15422840, L_0000024d153cb960;
L_0000024d15426940 .arith/mult 16, L_0000024d154264e0, L_0000024d15425cc0;
S_0000024d1538ced0 .scope generate, "mult_elem_gen[8]" "mult_elem_gen[8]" 4 59, 4 59 0, S_0000024d15389d90;
 .timescale -9 -12;
P_0000024d15298fd0 .param/l "i_idx" 0 4 59, +C4<01000>;
L_0000024d153cb9f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15380d00_0 .net *"_ivl_10", 7 0, L_0000024d153cb9f0;  1 drivers
v0000024d15380b20_0 .net *"_ivl_2", 15 0, L_0000024d15424c80;  1 drivers
L_0000024d153cb9a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15380760_0 .net *"_ivl_5", 7 0, L_0000024d153cb9a8;  1 drivers
v0000024d15380bc0_0 .net *"_ivl_7", 15 0, L_0000024d15424be0;  1 drivers
L_0000024d15424c80 .concat [ 8 8 0 0], L_0000024d15422ca0, L_0000024d153cb9a8;
L_0000024d15424be0 .concat [ 8 8 0 0], L_0000024d15424140, L_0000024d153cb9f0;
L_0000024d154270c0 .arith/mult 16, L_0000024d15424c80, L_0000024d15424be0;
S_0000024d1538d510 .scope generate, "mult_ch_gen[1]" "mult_ch_gen[1]" 4 58, 4 58 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d1529a150 .param/l "ch" 0 4 58, +C4<01>;
S_0000024d1538c3e0 .scope generate, "mult_elem_gen[0]" "mult_elem_gen[0]" 4 59, 4 59 0, S_0000024d1538d510;
 .timescale -9 -12;
P_0000024d1529a890 .param/l "i_idx" 0 4 59, +C4<00>;
L_0000024d153cba80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15380da0_0 .net *"_ivl_10", 7 0, L_0000024d153cba80;  1 drivers
v0000024d15391c40_0 .net *"_ivl_2", 15 0, L_0000024d15424dc0;  1 drivers
L_0000024d153cba38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390660_0 .net *"_ivl_5", 7 0, L_0000024d153cba38;  1 drivers
v0000024d15391880_0 .net *"_ivl_7", 15 0, L_0000024d154269e0;  1 drivers
L_0000024d15424dc0 .concat [ 8 8 0 0], L_0000024d15424500, L_0000024d153cba38;
L_0000024d154269e0 .concat [ 8 8 0 0], L_0000024d154243c0, L_0000024d153cba80;
L_0000024d154261c0 .arith/mult 16, L_0000024d15424dc0, L_0000024d154269e0;
S_0000024d1538c570 .scope generate, "mult_elem_gen[1]" "mult_elem_gen[1]" 4 59, 4 59 0, S_0000024d1538d510;
 .timescale -9 -12;
P_0000024d1529ab50 .param/l "i_idx" 0 4 59, +C4<01>;
L_0000024d153cbb10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390700_0 .net *"_ivl_10", 7 0, L_0000024d153cbb10;  1 drivers
v0000024d15390a20_0 .net *"_ivl_2", 15 0, L_0000024d15425e00;  1 drivers
L_0000024d153cbac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390840_0 .net *"_ivl_5", 7 0, L_0000024d153cbac8;  1 drivers
v0000024d153912e0_0 .net *"_ivl_7", 15 0, L_0000024d15427160;  1 drivers
L_0000024d15425e00 .concat [ 8 8 0 0], L_0000024d15423ec0, L_0000024d153cbac8;
L_0000024d15427160 .concat [ 8 8 0 0], L_0000024d154231a0, L_0000024d153cbb10;
L_0000024d15425ea0 .arith/mult 16, L_0000024d15425e00, L_0000024d15427160;
S_0000024d1538d6a0 .scope generate, "mult_elem_gen[2]" "mult_elem_gen[2]" 4 59, 4 59 0, S_0000024d1538d510;
 .timescale -9 -12;
P_0000024d1529a390 .param/l "i_idx" 0 4 59, +C4<010>;
L_0000024d153cbba0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153908e0_0 .net *"_ivl_10", 7 0, L_0000024d153cbba0;  1 drivers
v0000024d15391380_0 .net *"_ivl_2", 15 0, L_0000024d154250e0;  1 drivers
L_0000024d153cbb58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153907a0_0 .net *"_ivl_5", 7 0, L_0000024d153cbb58;  1 drivers
v0000024d15390b60_0 .net *"_ivl_7", 15 0, L_0000024d15425b80;  1 drivers
L_0000024d154250e0 .concat [ 8 8 0 0], L_0000024d15422d40, L_0000024d153cbb58;
L_0000024d15425b80 .concat [ 8 8 0 0], L_0000024d15424780, L_0000024d153cbba0;
L_0000024d15426080 .arith/mult 16, L_0000024d154250e0, L_0000024d15425b80;
S_0000024d1538d830 .scope generate, "mult_elem_gen[3]" "mult_elem_gen[3]" 4 59, 4 59 0, S_0000024d1538d510;
 .timescale -9 -12;
P_0000024d1529a590 .param/l "i_idx" 0 4 59, +C4<011>;
L_0000024d153cbc30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390c00_0 .net *"_ivl_10", 7 0, L_0000024d153cbc30;  1 drivers
v0000024d153905c0_0 .net *"_ivl_2", 15 0, L_0000024d15424e60;  1 drivers
L_0000024d153cbbe8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390980_0 .net *"_ivl_5", 7 0, L_0000024d153cbbe8;  1 drivers
v0000024d15390ca0_0 .net *"_ivl_7", 15 0, L_0000024d154263a0;  1 drivers
L_0000024d15424e60 .concat [ 8 8 0 0], L_0000024d154227a0, L_0000024d153cbbe8;
L_0000024d154263a0 .concat [ 8 8 0 0], L_0000024d154228e0, L_0000024d153cbc30;
L_0000024d15424d20 .arith/mult 16, L_0000024d15424e60, L_0000024d154263a0;
S_0000024d1538d9c0 .scope generate, "mult_elem_gen[4]" "mult_elem_gen[4]" 4 59, 4 59 0, S_0000024d1538d510;
 .timescale -9 -12;
P_0000024d1529a3d0 .param/l "i_idx" 0 4 59, +C4<0100>;
L_0000024d153cbcc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390ac0_0 .net *"_ivl_10", 7 0, L_0000024d153cbcc0;  1 drivers
v0000024d15391240_0 .net *"_ivl_2", 15 0, L_0000024d15425c20;  1 drivers
L_0000024d153cbc78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390de0_0 .net *"_ivl_5", 7 0, L_0000024d153cbc78;  1 drivers
v0000024d15390d40_0 .net *"_ivl_7", 15 0, L_0000024d15426da0;  1 drivers
L_0000024d15425c20 .concat [ 8 8 0 0], L_0000024d15422980, L_0000024d153cbc78;
L_0000024d15426da0 .concat [ 8 8 0 0], L_0000024d15422340, L_0000024d153cbcc0;
L_0000024d15424b40 .arith/mult 16, L_0000024d15425c20, L_0000024d15426da0;
S_0000024d1538db50 .scope generate, "mult_elem_gen[5]" "mult_elem_gen[5]" 4 59, 4 59 0, S_0000024d1538d510;
 .timescale -9 -12;
P_0000024d1529a650 .param/l "i_idx" 0 4 59, +C4<0101>;
L_0000024d153cbd50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153916a0_0 .net *"_ivl_10", 7 0, L_0000024d153cbd50;  1 drivers
v0000024d15391060_0 .net *"_ivl_2", 15 0, L_0000024d15424f00;  1 drivers
L_0000024d153cbd08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15391b00_0 .net *"_ivl_5", 7 0, L_0000024d153cbd08;  1 drivers
v0000024d15391100_0 .net *"_ivl_7", 15 0, L_0000024d15427200;  1 drivers
L_0000024d15424f00 .concat [ 8 8 0 0], L_0000024d154234c0, L_0000024d153cbd08;
L_0000024d15427200 .concat [ 8 8 0 0], L_0000024d15423560, L_0000024d153cbd50;
L_0000024d15426800 .arith/mult 16, L_0000024d15424f00, L_0000024d15427200;
S_0000024d1538c890 .scope generate, "mult_elem_gen[6]" "mult_elem_gen[6]" 4 59, 4 59 0, S_0000024d1538d510;
 .timescale -9 -12;
P_0000024d1529ad50 .param/l "i_idx" 0 4 59, +C4<0110>;
L_0000024d153cbde0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15391740_0 .net *"_ivl_10", 7 0, L_0000024d153cbde0;  1 drivers
v0000024d153917e0_0 .net *"_ivl_2", 15 0, L_0000024d15426440;  1 drivers
L_0000024d153cbd98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390e80_0 .net *"_ivl_5", 7 0, L_0000024d153cbd98;  1 drivers
v0000024d153911a0_0 .net *"_ivl_7", 15 0, L_0000024d15424aa0;  1 drivers
L_0000024d15426440 .concat [ 8 8 0 0], L_0000024d154240a0, L_0000024d153cbd98;
L_0000024d15424aa0 .concat [ 8 8 0 0], L_0000024d15422fc0, L_0000024d153cbde0;
L_0000024d15426120 .arith/mult 16, L_0000024d15426440, L_0000024d15424aa0;
S_0000024d1538bda0 .scope generate, "mult_elem_gen[7]" "mult_elem_gen[7]" 4 59, 4 59 0, S_0000024d1538d510;
 .timescale -9 -12;
P_0000024d1529ab90 .param/l "i_idx" 0 4 59, +C4<0111>;
L_0000024d153cbe70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390f20_0 .net *"_ivl_10", 7 0, L_0000024d153cbe70;  1 drivers
v0000024d15390fc0_0 .net *"_ivl_2", 15 0, L_0000024d15425d60;  1 drivers
L_0000024d153cbe28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15391420_0 .net *"_ivl_5", 7 0, L_0000024d153cbe28;  1 drivers
v0000024d153914c0_0 .net *"_ivl_7", 15 0, L_0000024d15424fa0;  1 drivers
L_0000024d15425d60 .concat [ 8 8 0 0], L_0000024d15424820, L_0000024d153cbe28;
L_0000024d15424fa0 .concat [ 8 8 0 0], L_0000024d15423420, L_0000024d153cbe70;
L_0000024d15425ae0 .arith/mult 16, L_0000024d15425d60, L_0000024d15424fa0;
S_0000024d1538bf30 .scope generate, "mult_elem_gen[8]" "mult_elem_gen[8]" 4 59, 4 59 0, S_0000024d1538d510;
 .timescale -9 -12;
P_0000024d1529ae50 .param/l "i_idx" 0 4 59, +C4<01000>;
L_0000024d153cbf00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15391560_0 .net *"_ivl_10", 7 0, L_0000024d153cbf00;  1 drivers
v0000024d15391600_0 .net *"_ivl_2", 15 0, L_0000024d15425f40;  1 drivers
L_0000024d153cbeb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15391920_0 .net *"_ivl_5", 7 0, L_0000024d153cbeb8;  1 drivers
v0000024d153919c0_0 .net *"_ivl_7", 15 0, L_0000024d15425fe0;  1 drivers
L_0000024d15425f40 .concat [ 8 8 0 0], L_0000024d154241e0, L_0000024d153cbeb8;
L_0000024d15425fe0 .concat [ 8 8 0 0], L_0000024d15424280, L_0000024d153cbf00;
L_0000024d15426ee0 .arith/mult 16, L_0000024d15425f40, L_0000024d15425fe0;
S_0000024d1538c0c0 .scope generate, "mult_ch_gen[2]" "mult_ch_gen[2]" 4 58, 4 58 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d15299f50 .param/l "ch" 0 4 58, +C4<010>;
S_0000024d1538cbb0 .scope generate, "mult_elem_gen[0]" "mult_elem_gen[0]" 4 59, 4 59 0, S_0000024d1538c0c0;
 .timescale -9 -12;
P_0000024d1529a690 .param/l "i_idx" 0 4 59, +C4<00>;
L_0000024d153cbf90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15391a60_0 .net *"_ivl_10", 7 0, L_0000024d153cbf90;  1 drivers
v0000024d15391ba0_0 .net *"_ivl_2", 15 0, L_0000024d15426760;  1 drivers
L_0000024d153cbf48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538f3a0_0 .net *"_ivl_5", 7 0, L_0000024d153cbf48;  1 drivers
v0000024d1538e900_0 .net *"_ivl_7", 15 0, L_0000024d15425040;  1 drivers
L_0000024d15426760 .concat [ 8 8 0 0], L_0000024d15423740, L_0000024d153cbf48;
L_0000024d15425040 .concat [ 8 8 0 0], L_0000024d154239c0, L_0000024d153cbf90;
L_0000024d15425a40 .arith/mult 16, L_0000024d15426760, L_0000024d15425040;
S_0000024d1538ca20 .scope generate, "mult_elem_gen[1]" "mult_elem_gen[1]" 4 59, 4 59 0, S_0000024d1538c0c0;
 .timescale -9 -12;
P_0000024d1529b2d0 .param/l "i_idx" 0 4 59, +C4<01>;
L_0000024d153cc020 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538fbc0_0 .net *"_ivl_10", 7 0, L_0000024d153cc020;  1 drivers
v0000024d1538fda0_0 .net *"_ivl_2", 15 0, L_0000024d154255e0;  1 drivers
L_0000024d153cbfd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e9a0_0 .net *"_ivl_5", 7 0, L_0000024d153cbfd8;  1 drivers
v0000024d1538df00_0 .net *"_ivl_7", 15 0, L_0000024d15426580;  1 drivers
L_0000024d154255e0 .concat [ 8 8 0 0], L_0000024d15422de0, L_0000024d153cbfd8;
L_0000024d15426580 .concat [ 8 8 0 0], L_0000024d154222a0, L_0000024d153cc020;
L_0000024d15425360 .arith/mult 16, L_0000024d154255e0, L_0000024d15426580;
S_0000024d153936c0 .scope generate, "mult_elem_gen[2]" "mult_elem_gen[2]" 4 59, 4 59 0, S_0000024d1538c0c0;
 .timescale -9 -12;
P_0000024d1529b610 .param/l "i_idx" 0 4 59, +C4<010>;
L_0000024d153cc0b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e0e0_0 .net *"_ivl_10", 7 0, L_0000024d153cc0b0;  1 drivers
v0000024d1538de60_0 .net *"_ivl_2", 15 0, L_0000024d15425680;  1 drivers
L_0000024d153cc068 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e220_0 .net *"_ivl_5", 7 0, L_0000024d153cc068;  1 drivers
v0000024d1538eae0_0 .net *"_ivl_7", 15 0, L_0000024d15426a80;  1 drivers
L_0000024d15425680 .concat [ 8 8 0 0], L_0000024d154248c0, L_0000024d153cc068;
L_0000024d15426a80 .concat [ 8 8 0 0], L_0000024d15424320, L_0000024d153cc0b0;
L_0000024d15426260 .arith/mult 16, L_0000024d15425680, L_0000024d15426a80;
S_0000024d15393080 .scope generate, "mult_elem_gen[3]" "mult_elem_gen[3]" 4 59, 4 59 0, S_0000024d1538c0c0;
 .timescale -9 -12;
P_0000024d1529be50 .param/l "i_idx" 0 4 59, +C4<011>;
L_0000024d153cc140 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e7c0_0 .net *"_ivl_10", 7 0, L_0000024d153cc140;  1 drivers
v0000024d1538e040_0 .net *"_ivl_2", 15 0, L_0000024d154252c0;  1 drivers
L_0000024d153cc0f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538ef40_0 .net *"_ivl_5", 7 0, L_0000024d153cc0f8;  1 drivers
v0000024d1538f080_0 .net *"_ivl_7", 15 0, L_0000024d154259a0;  1 drivers
L_0000024d154252c0 .concat [ 8 8 0 0], L_0000024d15423880, L_0000024d153cc0f8;
L_0000024d154259a0 .concat [ 8 8 0 0], L_0000024d15424a00, L_0000024d153cc140;
L_0000024d154254a0 .arith/mult 16, L_0000024d154252c0, L_0000024d154259a0;
S_0000024d15393530 .scope generate, "mult_elem_gen[4]" "mult_elem_gen[4]" 4 59, 4 59 0, S_0000024d1538c0c0;
 .timescale -9 -12;
P_0000024d1529b110 .param/l "i_idx" 0 4 59, +C4<0100>;
L_0000024d153cc1d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e720_0 .net *"_ivl_10", 7 0, L_0000024d153cc1d0;  1 drivers
v0000024d1538f260_0 .net *"_ivl_2", 15 0, L_0000024d15425720;  1 drivers
L_0000024d153cc188 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538ea40_0 .net *"_ivl_5", 7 0, L_0000024d153cc188;  1 drivers
v0000024d153903e0_0 .net *"_ivl_7", 15 0, L_0000024d154257c0;  1 drivers
L_0000024d15425720 .concat [ 8 8 0 0], L_0000024d154245a0, L_0000024d153cc188;
L_0000024d154257c0 .concat [ 8 8 0 0], L_0000024d15424640, L_0000024d153cc1d0;
L_0000024d15425860 .arith/mult 16, L_0000024d15425720, L_0000024d154257c0;
S_0000024d15392ef0 .scope generate, "mult_elem_gen[5]" "mult_elem_gen[5]" 4 59, 4 59 0, S_0000024d1538c0c0;
 .timescale -9 -12;
P_0000024d1529bed0 .param/l "i_idx" 0 4 59, +C4<0101>;
L_0000024d153cc260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538fee0_0 .net *"_ivl_10", 7 0, L_0000024d153cc260;  1 drivers
v0000024d1538e540_0 .net *"_ivl_2", 15 0, L_0000024d15427020;  1 drivers
L_0000024d153cc218 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e860_0 .net *"_ivl_5", 7 0, L_0000024d153cc218;  1 drivers
v0000024d1538fc60_0 .net *"_ivl_7", 15 0, L_0000024d15425900;  1 drivers
L_0000024d15427020 .concat [ 8 8 0 0], L_0000024d15422a20, L_0000024d153cc218;
L_0000024d15425900 .concat [ 8 8 0 0], L_0000024d15422ac0, L_0000024d153cc260;
L_0000024d15426b20 .arith/mult 16, L_0000024d15427020, L_0000024d15425900;
S_0000024d15393850 .scope generate, "mult_elem_gen[6]" "mult_elem_gen[6]" 4 59, 4 59 0, S_0000024d1538c0c0;
 .timescale -9 -12;
P_0000024d1529b190 .param/l "i_idx" 0 4 59, +C4<0110>;
L_0000024d153cc2f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538f4e0_0 .net *"_ivl_10", 7 0, L_0000024d153cc2f0;  1 drivers
v0000024d1538f620_0 .net *"_ivl_2", 15 0, L_0000024d15426620;  1 drivers
L_0000024d153cc2a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538f6c0_0 .net *"_ivl_5", 7 0, L_0000024d153cc2a8;  1 drivers
v0000024d1538dfa0_0 .net *"_ivl_7", 15 0, L_0000024d15426300;  1 drivers
L_0000024d15426620 .concat [ 8 8 0 0], L_0000024d15423600, L_0000024d153cc2a8;
L_0000024d15426300 .concat [ 8 8 0 0], L_0000024d15422e80, L_0000024d153cc2f0;
L_0000024d154266c0 .arith/mult 16, L_0000024d15426620, L_0000024d15426300;
S_0000024d15393210 .scope generate, "mult_elem_gen[7]" "mult_elem_gen[7]" 4 59, 4 59 0, S_0000024d1538c0c0;
 .timescale -9 -12;
P_0000024d1529b1d0 .param/l "i_idx" 0 4 59, +C4<0111>;
L_0000024d153cc380 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538eb80_0 .net *"_ivl_10", 7 0, L_0000024d153cc380;  1 drivers
v0000024d1538f760_0 .net *"_ivl_2", 15 0, L_0000024d15426bc0;  1 drivers
L_0000024d153cc338 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538f300_0 .net *"_ivl_5", 7 0, L_0000024d153cc338;  1 drivers
v0000024d1538f120_0 .net *"_ivl_7", 15 0, L_0000024d15426c60;  1 drivers
L_0000024d15426bc0 .concat [ 8 8 0 0], L_0000024d15422520, L_0000024d153cc338;
L_0000024d15426c60 .concat [ 8 8 0 0], L_0000024d154246e0, L_0000024d153cc380;
L_0000024d15426d00 .arith/mult 16, L_0000024d15426bc0, L_0000024d15426c60;
S_0000024d15391dc0 .scope generate, "mult_elem_gen[8]" "mult_elem_gen[8]" 4 59, 4 59 0, S_0000024d1538c0c0;
 .timescale -9 -12;
P_0000024d1529bd90 .param/l "i_idx" 0 4 59, +C4<01000>;
L_0000024d153cc410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e180_0 .net *"_ivl_10", 7 0, L_0000024d153cc410;  1 drivers
v0000024d1538ec20_0 .net *"_ivl_2", 15 0, L_0000024d15426e40;  1 drivers
L_0000024d153cc3c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e2c0_0 .net *"_ivl_5", 7 0, L_0000024d153cc3c8;  1 drivers
v0000024d1538f800_0 .net *"_ivl_7", 15 0, L_0000024d15426f80;  1 drivers
L_0000024d15426e40 .concat [ 8 8 0 0], L_0000024d15422b60, L_0000024d153cc3c8;
L_0000024d15426f80 .concat [ 8 8 0 0], L_0000024d15423920, L_0000024d153cc410;
L_0000024d154296e0 .arith/mult 16, L_0000024d15426e40, L_0000024d15426f80;
S_0000024d15392590 .scope function.vec4.s20, "saturate" "saturate" 4 103, 4 103 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d1529af90 .param/l "MAX_UNSIGNED_VAL_SAT" 1 4 105, C4<0000011111111111111111111>;
; Variable saturate is vec4 return value of scope S_0000024d15392590
v0000024d1538fa80_0 .var "value", 24 0;
TD_conv_tb.dut.mult_acc_gen\x5B1\x5D.mult_acc_inst.saturate ;
    %load/vec4 v0000024d1538fa80_0;
    %cmpi/u 1048575, 0, 25;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.74, 5;
    %pushi/vec4 1048575, 0, 20;
    %ret/vec4 0, 0, 20;  Assign to saturate (store_vec4_to_lval)
    %jmp T_8.75;
T_8.74 ;
    %load/vec4 v0000024d1538fa80_0;
    %parti/s 20, 0, 2;
    %ret/vec4 0, 0, 20;  Assign to saturate (store_vec4_to_lval)
T_8.75 ;
    %end;
S_0000024d15392d60 .scope generate, "sum_ch_gen[0]" "sum_ch_gen[0]" 4 67, 4 67 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d1529b4d0 .param/l "ch" 0 4 67, +C4<00>;
S_0000024d153920e0 .scope generate, "kernel3_sum" "kernel3_sum" 4 68, 4 68 0, S_0000024d15392d60;
 .timescale -9 -12;
L_0000024d153cc4a0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e360_0 .net *"_ivl_10", 8 0, L_0000024d153cc4a0;  1 drivers
v0000024d1538f440_0 .net *"_ivl_11", 24 0, L_0000024d15428240;  1 drivers
v0000024d1538ed60_0 .net *"_ivl_14", 24 0, L_0000024d15427e80;  1 drivers
L_0000024d153cc4e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538f580_0 .net *"_ivl_17", 8 0, L_0000024d153cc4e8;  1 drivers
v0000024d1538ee00_0 .net *"_ivl_18", 24 0, L_0000024d154277a0;  1 drivers
v0000024d1538eea0_0 .net *"_ivl_2", 24 0, L_0000024d15428f60;  1 drivers
v0000024d1538f8a0_0 .net *"_ivl_21", 24 0, L_0000024d15427b60;  1 drivers
L_0000024d153cc530 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538efe0_0 .net *"_ivl_24", 8 0, L_0000024d153cc530;  1 drivers
v0000024d1538f1c0_0 .net *"_ivl_25", 24 0, L_0000024d154284c0;  1 drivers
v0000024d1538f940_0 .net *"_ivl_28", 24 0, L_0000024d15429280;  1 drivers
L_0000024d153cc578 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390480_0 .net *"_ivl_31", 8 0, L_0000024d153cc578;  1 drivers
v0000024d1538e680_0 .net *"_ivl_32", 24 0, L_0000024d15428560;  1 drivers
v0000024d1538f9e0_0 .net *"_ivl_35", 24 0, L_0000024d154293c0;  1 drivers
L_0000024d153cc5c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538fb20_0 .net *"_ivl_38", 8 0, L_0000024d153cc5c0;  1 drivers
v0000024d1538e400_0 .net *"_ivl_39", 24 0, L_0000024d15427fc0;  1 drivers
v0000024d1538fe40_0 .net *"_ivl_42", 24 0, L_0000024d15429780;  1 drivers
L_0000024d153cc608 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e4a0_0 .net *"_ivl_45", 8 0, L_0000024d153cc608;  1 drivers
v0000024d1538fd00_0 .net *"_ivl_46", 24 0, L_0000024d154282e0;  1 drivers
v0000024d1538ff80_0 .net *"_ivl_49", 24 0, L_0000024d15428b00;  1 drivers
L_0000024d153cc458 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1538e5e0_0 .net *"_ivl_5", 8 0, L_0000024d153cc458;  1 drivers
L_0000024d153cc650 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390020_0 .net *"_ivl_52", 8 0, L_0000024d153cc650;  1 drivers
v0000024d153900c0_0 .net *"_ivl_53", 24 0, L_0000024d154278e0;  1 drivers
v0000024d15390160_0 .net *"_ivl_56", 24 0, L_0000024d15427c00;  1 drivers
L_0000024d153cc698 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390200_0 .net *"_ivl_59", 8 0, L_0000024d153cc698;  1 drivers
v0000024d153902a0_0 .net *"_ivl_7", 24 0, L_0000024d15427340;  1 drivers
L_0000024d15428f60 .concat [ 16 9 0 0], L_0000024d154237e0, L_0000024d153cc458;
L_0000024d15427340 .concat [ 16 9 0 0], L_0000024d15423a60, L_0000024d153cc4a0;
L_0000024d15428240 .arith/sum 25, L_0000024d15428f60, L_0000024d15427340;
L_0000024d15427e80 .concat [ 16 9 0 0], L_0000024d15422660, L_0000024d153cc4e8;
L_0000024d154277a0 .arith/sum 25, L_0000024d15428240, L_0000024d15427e80;
L_0000024d15427b60 .concat [ 16 9 0 0], L_0000024d154232e0, L_0000024d153cc530;
L_0000024d154284c0 .arith/sum 25, L_0000024d154277a0, L_0000024d15427b60;
L_0000024d15429280 .concat [ 16 9 0 0], L_0000024d15423d80, L_0000024d153cc578;
L_0000024d15428560 .arith/sum 25, L_0000024d154284c0, L_0000024d15429280;
L_0000024d154293c0 .concat [ 16 9 0 0], L_0000024d15425540, L_0000024d153cc5c0;
L_0000024d15427fc0 .arith/sum 25, L_0000024d15428560, L_0000024d154293c0;
L_0000024d15429780 .concat [ 16 9 0 0], L_0000024d15425220, L_0000024d153cc608;
L_0000024d154282e0 .arith/sum 25, L_0000024d15427fc0, L_0000024d15429780;
L_0000024d15428b00 .concat [ 16 9 0 0], L_0000024d15426940, L_0000024d153cc650;
L_0000024d154278e0 .arith/sum 25, L_0000024d154282e0, L_0000024d15428b00;
L_0000024d15427c00 .concat [ 16 9 0 0], L_0000024d154270c0, L_0000024d153cc698;
L_0000024d154289c0 .arith/sum 25, L_0000024d154278e0, L_0000024d15427c00;
S_0000024d15392720 .scope generate, "sum_ch_gen[1]" "sum_ch_gen[1]" 4 67, 4 67 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d1529b810 .param/l "ch" 0 4 67, +C4<01>;
S_0000024d15391f50 .scope generate, "kernel3_sum" "kernel3_sum" 4 68, 4 68 0, S_0000024d15392720;
 .timescale -9 -12;
L_0000024d153cc728 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15390340_0 .net *"_ivl_10", 8 0, L_0000024d153cc728;  1 drivers
v0000024d15390520_0 .net *"_ivl_11", 24 0, L_0000024d15427a20;  1 drivers
v0000024d1538ddc0_0 .net *"_ivl_14", 24 0, L_0000024d15427520;  1 drivers
L_0000024d153cc770 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539ab40_0 .net *"_ivl_17", 8 0, L_0000024d153cc770;  1 drivers
v0000024d1539a6e0_0 .net *"_ivl_18", 24 0, L_0000024d15427de0;  1 drivers
v0000024d153994c0_0 .net *"_ivl_2", 24 0, L_0000024d154298c0;  1 drivers
v0000024d15398de0_0 .net *"_ivl_21", 24 0, L_0000024d15429460;  1 drivers
L_0000024d153cc7b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539b4a0_0 .net *"_ivl_24", 8 0, L_0000024d153cc7b8;  1 drivers
v0000024d1539a3c0_0 .net *"_ivl_25", 24 0, L_0000024d15428ba0;  1 drivers
v0000024d1539abe0_0 .net *"_ivl_28", 24 0, L_0000024d15429500;  1 drivers
L_0000024d153cc800 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539a960_0 .net *"_ivl_31", 8 0, L_0000024d153cc800;  1 drivers
v0000024d15399560_0 .net *"_ivl_32", 24 0, L_0000024d15428600;  1 drivers
v0000024d1539afa0_0 .net *"_ivl_35", 24 0, L_0000024d15429320;  1 drivers
L_0000024d153cc848 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15399060_0 .net *"_ivl_38", 8 0, L_0000024d153cc848;  1 drivers
v0000024d15399ce0_0 .net *"_ivl_39", 24 0, L_0000024d15428740;  1 drivers
v0000024d1539a460_0 .net *"_ivl_42", 24 0, L_0000024d15429960;  1 drivers
L_0000024d153cc890 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15399d80_0 .net *"_ivl_45", 8 0, L_0000024d153cc890;  1 drivers
v0000024d1539af00_0 .net *"_ivl_46", 24 0, L_0000024d15428920;  1 drivers
v0000024d1539a640_0 .net *"_ivl_49", 24 0, L_0000024d15427f20;  1 drivers
L_0000024d153cc6e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15399240_0 .net *"_ivl_5", 8 0, L_0000024d153cc6e0;  1 drivers
L_0000024d153cc8d8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539a0a0_0 .net *"_ivl_52", 8 0, L_0000024d153cc8d8;  1 drivers
v0000024d15399100_0 .net *"_ivl_53", 24 0, L_0000024d15428380;  1 drivers
v0000024d1539b040_0 .net *"_ivl_56", 24 0, L_0000024d154287e0;  1 drivers
L_0000024d153cc920 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153991a0_0 .net *"_ivl_59", 8 0, L_0000024d153cc920;  1 drivers
v0000024d15399a60_0 .net *"_ivl_7", 24 0, L_0000024d154286a0;  1 drivers
L_0000024d154298c0 .concat [ 16 9 0 0], L_0000024d154261c0, L_0000024d153cc6e0;
L_0000024d154286a0 .concat [ 16 9 0 0], L_0000024d15425ea0, L_0000024d153cc728;
L_0000024d15427a20 .arith/sum 25, L_0000024d154298c0, L_0000024d154286a0;
L_0000024d15427520 .concat [ 16 9 0 0], L_0000024d15426080, L_0000024d153cc770;
L_0000024d15427de0 .arith/sum 25, L_0000024d15427a20, L_0000024d15427520;
L_0000024d15429460 .concat [ 16 9 0 0], L_0000024d15424d20, L_0000024d153cc7b8;
L_0000024d15428ba0 .arith/sum 25, L_0000024d15427de0, L_0000024d15429460;
L_0000024d15429500 .concat [ 16 9 0 0], L_0000024d15424b40, L_0000024d153cc800;
L_0000024d15428600 .arith/sum 25, L_0000024d15428ba0, L_0000024d15429500;
L_0000024d15429320 .concat [ 16 9 0 0], L_0000024d15426800, L_0000024d153cc848;
L_0000024d15428740 .arith/sum 25, L_0000024d15428600, L_0000024d15429320;
L_0000024d15429960 .concat [ 16 9 0 0], L_0000024d15426120, L_0000024d153cc890;
L_0000024d15428920 .arith/sum 25, L_0000024d15428740, L_0000024d15429960;
L_0000024d15427f20 .concat [ 16 9 0 0], L_0000024d15425ae0, L_0000024d153cc8d8;
L_0000024d15428380 .arith/sum 25, L_0000024d15428920, L_0000024d15427f20;
L_0000024d154287e0 .concat [ 16 9 0 0], L_0000024d15426ee0, L_0000024d153cc920;
L_0000024d154275c0 .arith/sum 25, L_0000024d15428380, L_0000024d154287e0;
S_0000024d153933a0 .scope generate, "sum_ch_gen[2]" "sum_ch_gen[2]" 4 67, 4 67 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d1529bad0 .param/l "ch" 0 4 67, +C4<010>;
S_0000024d15392270 .scope generate, "kernel3_sum" "kernel3_sum" 4 68, 4 68 0, S_0000024d153933a0;
 .timescale -9 -12;
L_0000024d153cc9b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15399600_0 .net *"_ivl_10", 8 0, L_0000024d153cc9b0;  1 drivers
v0000024d1539b540_0 .net *"_ivl_11", 24 0, L_0000024d15428420;  1 drivers
v0000024d1539ac80_0 .net *"_ivl_14", 24 0, L_0000024d15427980;  1 drivers
L_0000024d153cc9f8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539a320_0 .net *"_ivl_17", 8 0, L_0000024d153cc9f8;  1 drivers
v0000024d153996a0_0 .net *"_ivl_18", 24 0, L_0000024d15427d40;  1 drivers
v0000024d15398fc0_0 .net *"_ivl_2", 24 0, L_0000024d15428100;  1 drivers
v0000024d1539a780_0 .net *"_ivl_21", 24 0, L_0000024d15428c40;  1 drivers
L_0000024d153cca40 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15399740_0 .net *"_ivl_24", 8 0, L_0000024d153cca40;  1 drivers
v0000024d1539b400_0 .net *"_ivl_25", 24 0, L_0000024d15429640;  1 drivers
v0000024d15399e20_0 .net *"_ivl_28", 24 0, L_0000024d15427ac0;  1 drivers
L_0000024d153cca88 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539a500_0 .net *"_ivl_31", 8 0, L_0000024d153cca88;  1 drivers
v0000024d1539b0e0_0 .net *"_ivl_32", 24 0, L_0000024d15428060;  1 drivers
v0000024d153992e0_0 .net *"_ivl_35", 24 0, L_0000024d15429a00;  1 drivers
L_0000024d153ccad0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539adc0_0 .net *"_ivl_38", 8 0, L_0000024d153ccad0;  1 drivers
v0000024d15399380_0 .net *"_ivl_39", 24 0, L_0000024d154272a0;  1 drivers
v0000024d15399420_0 .net *"_ivl_42", 24 0, L_0000024d15427700;  1 drivers
L_0000024d153ccb18 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153997e0_0 .net *"_ivl_45", 8 0, L_0000024d153ccb18;  1 drivers
v0000024d15399880_0 .net *"_ivl_46", 24 0, L_0000024d15428880;  1 drivers
v0000024d15399ec0_0 .net *"_ivl_49", 24 0, L_0000024d15428a60;  1 drivers
L_0000024d153cc968 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15399920_0 .net *"_ivl_5", 8 0, L_0000024d153cc968;  1 drivers
L_0000024d153ccb60 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539a1e0_0 .net *"_ivl_52", 8 0, L_0000024d153ccb60;  1 drivers
v0000024d15399c40_0 .net *"_ivl_53", 24 0, L_0000024d15427480;  1 drivers
v0000024d1539a280_0 .net *"_ivl_56", 24 0, L_0000024d15427ca0;  1 drivers
L_0000024d153ccba8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153999c0_0 .net *"_ivl_59", 8 0, L_0000024d153ccba8;  1 drivers
v0000024d1539a140_0 .net *"_ivl_7", 24 0, L_0000024d15427660;  1 drivers
L_0000024d15428100 .concat [ 16 9 0 0], L_0000024d15425a40, L_0000024d153cc968;
L_0000024d15427660 .concat [ 16 9 0 0], L_0000024d15425360, L_0000024d153cc9b0;
L_0000024d15428420 .arith/sum 25, L_0000024d15428100, L_0000024d15427660;
L_0000024d15427980 .concat [ 16 9 0 0], L_0000024d15426260, L_0000024d153cc9f8;
L_0000024d15427d40 .arith/sum 25, L_0000024d15428420, L_0000024d15427980;
L_0000024d15428c40 .concat [ 16 9 0 0], L_0000024d154254a0, L_0000024d153cca40;
L_0000024d15429640 .arith/sum 25, L_0000024d15427d40, L_0000024d15428c40;
L_0000024d15427ac0 .concat [ 16 9 0 0], L_0000024d15425860, L_0000024d153cca88;
L_0000024d15428060 .arith/sum 25, L_0000024d15429640, L_0000024d15427ac0;
L_0000024d15429a00 .concat [ 16 9 0 0], L_0000024d15426b20, L_0000024d153ccad0;
L_0000024d154272a0 .arith/sum 25, L_0000024d15428060, L_0000024d15429a00;
L_0000024d15427700 .concat [ 16 9 0 0], L_0000024d154266c0, L_0000024d153ccb18;
L_0000024d15428880 .arith/sum 25, L_0000024d154272a0, L_0000024d15427700;
L_0000024d15428a60 .concat [ 16 9 0 0], L_0000024d15426d00, L_0000024d153ccb60;
L_0000024d15427480 .arith/sum 25, L_0000024d15428880, L_0000024d15428a60;
L_0000024d15427ca0 .concat [ 16 9 0 0], L_0000024d154296e0, L_0000024d153ccba8;
L_0000024d15427840 .arith/sum 25, L_0000024d15427480, L_0000024d15427ca0;
S_0000024d15393b70 .scope generate, "unpack_gen[0]" "unpack_gen[0]" 4 42, 4 42 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d1529b210 .param/l "ch" 0 4 42, +C4<00>;
S_0000024d15392400 .scope generate, "element_gen[0]" "element_gen[0]" 4 43, 4 43 0, S_0000024d15393b70;
 .timescale -9 -12;
P_0000024d1529b890 .param/l "i_idx" 0 4 43, +C4<00>;
S_0000024d153939e0 .scope generate, "element_gen[1]" "element_gen[1]" 4 43, 4 43 0, S_0000024d15393b70;
 .timescale -9 -12;
P_0000024d1529b790 .param/l "i_idx" 0 4 43, +C4<01>;
S_0000024d153928b0 .scope generate, "element_gen[2]" "element_gen[2]" 4 43, 4 43 0, S_0000024d15393b70;
 .timescale -9 -12;
P_0000024d1529b410 .param/l "i_idx" 0 4 43, +C4<010>;
S_0000024d15392a40 .scope generate, "element_gen[3]" "element_gen[3]" 4 43, 4 43 0, S_0000024d15393b70;
 .timescale -9 -12;
P_0000024d1529b450 .param/l "i_idx" 0 4 43, +C4<011>;
S_0000024d15392bd0 .scope generate, "element_gen[4]" "element_gen[4]" 4 43, 4 43 0, S_0000024d15393b70;
 .timescale -9 -12;
P_0000024d1529bb50 .param/l "i_idx" 0 4 43, +C4<0100>;
S_0000024d1539db90 .scope generate, "element_gen[5]" "element_gen[5]" 4 43, 4 43 0, S_0000024d15393b70;
 .timescale -9 -12;
P_0000024d1529ba50 .param/l "i_idx" 0 4 43, +C4<0101>;
S_0000024d1539c8d0 .scope generate, "element_gen[6]" "element_gen[6]" 4 43, 4 43 0, S_0000024d15393b70;
 .timescale -9 -12;
P_0000024d1529b490 .param/l "i_idx" 0 4 43, +C4<0110>;
S_0000024d1539ca60 .scope generate, "element_gen[7]" "element_gen[7]" 4 43, 4 43 0, S_0000024d15393b70;
 .timescale -9 -12;
P_0000024d1529bc50 .param/l "i_idx" 0 4 43, +C4<0111>;
S_0000024d1539cbf0 .scope generate, "element_gen[8]" "element_gen[8]" 4 43, 4 43 0, S_0000024d15393b70;
 .timescale -9 -12;
P_0000024d1529bcd0 .param/l "i_idx" 0 4 43, +C4<01000>;
S_0000024d1539bde0 .scope generate, "unpack_gen[1]" "unpack_gen[1]" 4 42, 4 42 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d1529bd10 .param/l "ch" 0 4 42, +C4<01>;
S_0000024d1539d6e0 .scope generate, "element_gen[0]" "element_gen[0]" 4 43, 4 43 0, S_0000024d1539bde0;
 .timescale -9 -12;
P_0000024d1529c250 .param/l "i_idx" 0 4 43, +C4<00>;
S_0000024d1539cd80 .scope generate, "element_gen[1]" "element_gen[1]" 4 43, 4 43 0, S_0000024d1539bde0;
 .timescale -9 -12;
P_0000024d1529c010 .param/l "i_idx" 0 4 43, +C4<01>;
S_0000024d1539c5b0 .scope generate, "element_gen[2]" "element_gen[2]" 4 43, 4 43 0, S_0000024d1539bde0;
 .timescale -9 -12;
P_0000024d1529c150 .param/l "i_idx" 0 4 43, +C4<010>;
S_0000024d1539d0a0 .scope generate, "element_gen[3]" "element_gen[3]" 4 43, 4 43 0, S_0000024d1539bde0;
 .timescale -9 -12;
P_0000024d1529ca50 .param/l "i_idx" 0 4 43, +C4<011>;
S_0000024d1539c290 .scope generate, "element_gen[4]" "element_gen[4]" 4 43, 4 43 0, S_0000024d1539bde0;
 .timescale -9 -12;
P_0000024d1529c290 .param/l "i_idx" 0 4 43, +C4<0100>;
S_0000024d1539d230 .scope generate, "element_gen[5]" "element_gen[5]" 4 43, 4 43 0, S_0000024d1539bde0;
 .timescale -9 -12;
P_0000024d1529c450 .param/l "i_idx" 0 4 43, +C4<0101>;
S_0000024d1539cf10 .scope generate, "element_gen[6]" "element_gen[6]" 4 43, 4 43 0, S_0000024d1539bde0;
 .timescale -9 -12;
P_0000024d1529c810 .param/l "i_idx" 0 4 43, +C4<0110>;
S_0000024d1539d3c0 .scope generate, "element_gen[7]" "element_gen[7]" 4 43, 4 43 0, S_0000024d1539bde0;
 .timescale -9 -12;
P_0000024d1529bf50 .param/l "i_idx" 0 4 43, +C4<0111>;
S_0000024d1539d550 .scope generate, "element_gen[8]" "element_gen[8]" 4 43, 4 43 0, S_0000024d1539bde0;
 .timescale -9 -12;
P_0000024d1529c050 .param/l "i_idx" 0 4 43, +C4<01000>;
S_0000024d1539bf70 .scope generate, "unpack_gen[2]" "unpack_gen[2]" 4 42, 4 42 0, S_0000024d1538b9b0;
 .timescale -9 -12;
P_0000024d1529c790 .param/l "ch" 0 4 42, +C4<010>;
S_0000024d1539d870 .scope generate, "element_gen[0]" "element_gen[0]" 4 43, 4 43 0, S_0000024d1539bf70;
 .timescale -9 -12;
P_0000024d1529cc90 .param/l "i_idx" 0 4 43, +C4<00>;
S_0000024d1539da00 .scope generate, "element_gen[1]" "element_gen[1]" 4 43, 4 43 0, S_0000024d1539bf70;
 .timescale -9 -12;
P_0000024d1529c510 .param/l "i_idx" 0 4 43, +C4<01>;
S_0000024d1539c100 .scope generate, "element_gen[2]" "element_gen[2]" 4 43, 4 43 0, S_0000024d1539bf70;
 .timescale -9 -12;
P_0000024d1529c550 .param/l "i_idx" 0 4 43, +C4<010>;
S_0000024d1539c740 .scope generate, "element_gen[3]" "element_gen[3]" 4 43, 4 43 0, S_0000024d1539bf70;
 .timescale -9 -12;
P_0000024d1529cbd0 .param/l "i_idx" 0 4 43, +C4<011>;
S_0000024d1539c420 .scope generate, "element_gen[4]" "element_gen[4]" 4 43, 4 43 0, S_0000024d1539bf70;
 .timescale -9 -12;
P_0000024d1529ccd0 .param/l "i_idx" 0 4 43, +C4<0100>;
S_0000024d153aea80 .scope generate, "element_gen[5]" "element_gen[5]" 4 43, 4 43 0, S_0000024d1539bf70;
 .timescale -9 -12;
P_0000024d1529c610 .param/l "i_idx" 0 4 43, +C4<0101>;
S_0000024d153af3e0 .scope generate, "element_gen[6]" "element_gen[6]" 4 43, 4 43 0, S_0000024d1539bf70;
 .timescale -9 -12;
P_0000024d1529c650 .param/l "i_idx" 0 4 43, +C4<0110>;
S_0000024d153afbb0 .scope generate, "element_gen[7]" "element_gen[7]" 4 43, 4 43 0, S_0000024d1539bf70;
 .timescale -9 -12;
P_0000024d1529c690 .param/l "i_idx" 0 4 43, +C4<0111>;
S_0000024d153aec10 .scope generate, "element_gen[8]" "element_gen[8]" 4 43, 4 43 0, S_0000024d1539bf70;
 .timescale -9 -12;
P_0000024d1529c750 .param/l "i_idx" 0 4 43, +C4<01000>;
S_0000024d153aef30 .scope generate, "mult_acc_gen[2]" "mult_acc_gen[2]" 3 171, 3 171 0, S_0000024d153749b0;
 .timescale -9 -12;
P_0000024d152993d0 .param/l "f" 0 3 171, +C4<010>;
S_0000024d153ae5d0 .scope module, "mult_acc_inst" "mult_acc_comb" 3 179, 4 2 0, S_0000024d153aef30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "window_valid";
    .port_info 1 /INPUT 216 "multi_channel_window_in";
    .port_info 2 /INPUT 1 "weight_valid";
    .port_info 3 /INPUT 216 "multi_channel_weight_in";
    .port_info 4 /OUTPUT 20 "conv_out";
    .port_info 5 /OUTPUT 1 "conv_valid";
P_0000024d153af0c0 .param/l "ACC_WIDTH" 0 4 8, +C4<000000000000000000000000000000000000000000000000000000000000011001>;
P_0000024d153af0f8 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0000024d153af130 .param/l "IN_CHANNEL" 0 4 5, +C4<00000000000000000000000000000011>;
P_0000024d153af168 .param/l "KERNEL_SIZE" 0 4 4, +C4<00000000000000000000000000000011>;
P_0000024d153af1a0 .param/l "OUTPUT_WIDTH" 0 4 7, +C4<00000000000000000000000000010100>;
P_0000024d153af1d8 .param/l "WEIGHTS_PER_FILTER" 1 4 22, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011>;
P_0000024d153af210 .param/l "WEIGHT_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
L_0000024d153133a0 .functor AND 1, L_0000024d15312df0, v0000024d153baeb0_0, C4<1>, C4<1>;
v0000024d153b3f70_0 .net *"_ivl_57", 19 0, L_0000024d15433310;  1 drivers
L_0000024d153ce300 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b4bf0_0 .net/2u *"_ivl_58", 19 0, L_0000024d153ce300;  1 drivers
v0000024d153b5eb0 .array "channel_sums", 2 0;
v0000024d153b5eb0_0 .net v0000024d153b5eb0 0, 24 0, L_0000024d154338b0; 1 drivers
v0000024d153b5eb0_1 .net v0000024d153b5eb0 1, 24 0, L_0000024d15433d10; 1 drivers
v0000024d153b5eb0_2 .net v0000024d153b5eb0 2, 24 0, L_0000024d15433a90; 1 drivers
v0000024d153b4dd0 .array "channel_weight_data", 26 0;
v0000024d153b4dd0_0 .net v0000024d153b4dd0 0, 7 0, L_0000024d15429000; 1 drivers
v0000024d153b4dd0_1 .net v0000024d153b4dd0 1, 7 0, L_0000024d154290a0; 1 drivers
v0000024d153b4dd0_2 .net v0000024d153b4dd0 2, 7 0, L_0000024d154291e0; 1 drivers
v0000024d153b4dd0_3 .net v0000024d153b4dd0 3, 7 0, L_0000024d15429820; 1 drivers
v0000024d153b4dd0_4 .net v0000024d153b4dd0 4, 7 0, L_0000024d15429aa0; 1 drivers
v0000024d153b4dd0_5 .net v0000024d153b4dd0 5, 7 0, L_0000024d15429f00; 1 drivers
v0000024d153b4dd0_6 .net v0000024d153b4dd0 6, 7 0, L_0000024d15429fa0; 1 drivers
v0000024d153b4dd0_7 .net v0000024d153b4dd0 7, 7 0, L_0000024d15429be0; 1 drivers
v0000024d153b4dd0_8 .net v0000024d153b4dd0 8, 7 0, L_0000024d15429b40; 1 drivers
v0000024d153b4dd0_9 .net v0000024d153b4dd0 9, 7 0, L_0000024d1542fd50; 1 drivers
v0000024d153b4dd0_10 .net v0000024d153b4dd0 10, 7 0, L_0000024d1542e1d0; 1 drivers
v0000024d153b4dd0_11 .net v0000024d153b4dd0 11, 7 0, L_0000024d1542db90; 1 drivers
v0000024d153b4dd0_12 .net v0000024d153b4dd0 12, 7 0, L_0000024d1542dcd0; 1 drivers
v0000024d153b4dd0_13 .net v0000024d153b4dd0 13, 7 0, L_0000024d1542de10; 1 drivers
v0000024d153b4dd0_14 .net v0000024d153b4dd0 14, 7 0, L_0000024d1542dc30; 1 drivers
v0000024d153b4dd0_15 .net v0000024d153b4dd0 15, 7 0, L_0000024d1542e310; 1 drivers
v0000024d153b4dd0_16 .net v0000024d153b4dd0 16, 7 0, L_0000024d1542f030; 1 drivers
v0000024d153b4dd0_17 .net v0000024d153b4dd0 17, 7 0, L_0000024d1542daf0; 1 drivers
v0000024d153b4dd0_18 .net v0000024d153b4dd0 18, 7 0, L_0000024d1542dff0; 1 drivers
v0000024d153b4dd0_19 .net v0000024d153b4dd0 19, 7 0, L_0000024d1542eb30; 1 drivers
v0000024d153b4dd0_20 .net v0000024d153b4dd0 20, 7 0, L_0000024d1542deb0; 1 drivers
v0000024d153b4dd0_21 .net v0000024d153b4dd0 21, 7 0, L_0000024d1542ef90; 1 drivers
v0000024d153b4dd0_22 .net v0000024d153b4dd0 22, 7 0, L_0000024d1542f990; 1 drivers
v0000024d153b4dd0_23 .net v0000024d153b4dd0 23, 7 0, L_0000024d15430070; 1 drivers
v0000024d153b4dd0_24 .net v0000024d153b4dd0 24, 7 0, L_0000024d1542f850; 1 drivers
v0000024d153b4dd0_25 .net v0000024d153b4dd0 25, 7 0, L_0000024d1542f0d0; 1 drivers
v0000024d153b4dd0_26 .net v0000024d153b4dd0 26, 7 0, L_0000024d1542e630; 1 drivers
v0000024d153b4f10 .array "channel_window_data", 26 0;
v0000024d153b4f10_0 .net v0000024d153b4f10 0, 7 0, L_0000024d15428ec0; 1 drivers
v0000024d153b4f10_1 .net v0000024d153b4f10 1, 7 0, L_0000024d154273e0; 1 drivers
v0000024d153b4f10_2 .net v0000024d153b4f10 2, 7 0, L_0000024d15429140; 1 drivers
v0000024d153b4f10_3 .net v0000024d153b4f10 3, 7 0, L_0000024d154295a0; 1 drivers
v0000024d153b4f10_4 .net v0000024d153b4f10 4, 7 0, L_0000024d1542a0e0; 1 drivers
v0000024d153b4f10_5 .net v0000024d153b4f10 5, 7 0, L_0000024d15429dc0; 1 drivers
v0000024d153b4f10_6 .net v0000024d153b4f10 6, 7 0, L_0000024d15429e60; 1 drivers
v0000024d153b4f10_7 .net v0000024d153b4f10 7, 7 0, L_0000024d1542a040; 1 drivers
v0000024d153b4f10_8 .net v0000024d153b4f10 8, 7 0, L_0000024d1542a180; 1 drivers
v0000024d153b4f10_9 .net v0000024d153b4f10 9, 7 0, L_0000024d15429d20; 1 drivers
v0000024d153b4f10_10 .net v0000024d153b4f10 10, 7 0, L_0000024d154301b0; 1 drivers
v0000024d153b4f10_11 .net v0000024d153b4f10 11, 7 0, L_0000024d1542ed10; 1 drivers
v0000024d153b4f10_12 .net v0000024d153b4f10 12, 7 0, L_0000024d1542e270; 1 drivers
v0000024d153b4f10_13 .net v0000024d153b4f10 13, 7 0, L_0000024d1542ff30; 1 drivers
v0000024d153b4f10_14 .net v0000024d153b4f10 14, 7 0, L_0000024d15430250; 1 drivers
v0000024d153b4f10_15 .net v0000024d153b4f10 15, 7 0, L_0000024d1542f8f0; 1 drivers
v0000024d153b4f10_16 .net v0000024d153b4f10 16, 7 0, L_0000024d1542e770; 1 drivers
v0000024d153b4f10_17 .net v0000024d153b4f10 17, 7 0, L_0000024d1542f350; 1 drivers
v0000024d153b4f10_18 .net v0000024d153b4f10 18, 7 0, L_0000024d1542edb0; 1 drivers
v0000024d153b4f10_19 .net v0000024d153b4f10 19, 7 0, L_0000024d1542dd70; 1 drivers
v0000024d153b4f10_20 .net v0000024d153b4f10 20, 7 0, L_0000024d1542e130; 1 drivers
v0000024d153b4f10_21 .net v0000024d153b4f10 21, 7 0, L_0000024d1542f3f0; 1 drivers
v0000024d153b4f10_22 .net v0000024d153b4f10 22, 7 0, L_0000024d1542f530; 1 drivers
v0000024d153b4f10_23 .net v0000024d153b4f10 23, 7 0, L_0000024d1542e810; 1 drivers
v0000024d153b4f10_24 .net v0000024d153b4f10 24, 7 0, L_0000024d1542ec70; 1 drivers
v0000024d153b4f10_25 .net v0000024d153b4f10 25, 7 0, L_0000024d1542fa30; 1 drivers
v0000024d153b4f10_26 .net v0000024d153b4f10 26, 7 0, L_0000024d1542f210; 1 drivers
v0000024d153b5af0_0 .net "conv_out", 19 0, L_0000024d15434030;  alias, 1 drivers
v0000024d153b4fb0_0 .net "conv_valid", 0 0, L_0000024d153133a0;  alias, 1 drivers
v0000024d153b61d0 .array "mult_results", 26 0;
v0000024d153b61d0_0 .net v0000024d153b61d0 0, 15 0, L_0000024d1542e3b0; 1 drivers
v0000024d153b61d0_1 .net v0000024d153b61d0 1, 15 0, L_0000024d1542e4f0; 1 drivers
v0000024d153b61d0_2 .net v0000024d153b61d0 2, 15 0, L_0000024d1542f170; 1 drivers
v0000024d153b61d0_3 .net v0000024d153b61d0 3, 15 0, L_0000024d1542e8b0; 1 drivers
v0000024d153b61d0_4 .net v0000024d153b61d0 4, 15 0, L_0000024d1542ffd0; 1 drivers
v0000024d153b61d0_5 .net v0000024d153b61d0 5, 15 0, L_0000024d1542ea90; 1 drivers
v0000024d153b61d0_6 .net v0000024d153b61d0 6, 15 0, L_0000024d1542ee50; 1 drivers
v0000024d153b61d0_7 .net v0000024d153b61d0 7, 15 0, L_0000024d1542f710; 1 drivers
v0000024d153b61d0_8 .net v0000024d153b61d0 8, 15 0, L_0000024d1542fc10; 1 drivers
v0000024d153b61d0_9 .net v0000024d153b61d0 9, 15 0, L_0000024d15430bb0; 1 drivers
v0000024d153b61d0_10 .net v0000024d153b61d0 10, 15 0, L_0000024d15430750; 1 drivers
v0000024d153b61d0_11 .net v0000024d153b61d0 11, 15 0, L_0000024d154309d0; 1 drivers
v0000024d153b61d0_12 .net v0000024d153b61d0 12, 15 0, L_0000024d154327d0; 1 drivers
v0000024d153b61d0_13 .net v0000024d153b61d0 13, 15 0, L_0000024d15430570; 1 drivers
v0000024d153b61d0_14 .net v0000024d153b61d0 14, 15 0, L_0000024d15431e70; 1 drivers
v0000024d153b61d0_15 .net v0000024d153b61d0 15, 15 0, L_0000024d15431290; 1 drivers
v0000024d153b61d0_16 .net v0000024d153b61d0 16, 15 0, L_0000024d154325f0; 1 drivers
v0000024d153b61d0_17 .net v0000024d153b61d0 17, 15 0, L_0000024d15430890; 1 drivers
v0000024d153b61d0_18 .net v0000024d153b61d0 18, 15 0, L_0000024d15432370; 1 drivers
v0000024d153b61d0_19 .net v0000024d153b61d0 19, 15 0, L_0000024d15430f70; 1 drivers
v0000024d153b61d0_20 .net v0000024d153b61d0 20, 15 0, L_0000024d15430e30; 1 drivers
v0000024d153b61d0_21 .net v0000024d153b61d0 21, 15 0, L_0000024d154318d0; 1 drivers
v0000024d153b61d0_22 .net v0000024d153b61d0 22, 15 0, L_0000024d15431fb0; 1 drivers
v0000024d153b61d0_23 .net v0000024d153b61d0 23, 15 0, L_0000024d154313d0; 1 drivers
v0000024d153b61d0_24 .net v0000024d153b61d0 24, 15 0, L_0000024d15431470; 1 drivers
v0000024d153b61d0_25 .net v0000024d153b61d0 25, 15 0, L_0000024d154315b0; 1 drivers
v0000024d153b61d0_26 .net v0000024d153b61d0 26, 15 0, L_0000024d15432550; 1 drivers
v0000024d153b8e30_2 .array/port v0000024d153b8e30, 2;
v0000024d153b50f0_0 .net "multi_channel_weight_in", 215 0, v0000024d153b8e30_2;  1 drivers
v0000024d153b5230_0 .net "multi_channel_window_in", 215 0, L_0000024d15433ef0;  alias, 1 drivers
v0000024d153b54b0_0 .net "total_sum", 24 0, L_0000024d15434710;  1 drivers
v0000024d153b6090_0 .net "weight_valid", 0 0, v0000024d153baeb0_0;  alias, 1 drivers
v0000024d153b6130_0 .net "window_valid", 0 0, L_0000024d15312df0;  alias, 1 drivers
L_0000024d15428ec0 .part L_0000024d15433ef0, 0, 8;
L_0000024d15429000 .part v0000024d153b8e30_2, 208, 8;
L_0000024d154273e0 .part L_0000024d15433ef0, 8, 8;
L_0000024d154290a0 .part v0000024d153b8e30_2, 200, 8;
L_0000024d15429140 .part L_0000024d15433ef0, 16, 8;
L_0000024d154291e0 .part v0000024d153b8e30_2, 192, 8;
L_0000024d154295a0 .part L_0000024d15433ef0, 24, 8;
L_0000024d15429820 .part v0000024d153b8e30_2, 184, 8;
L_0000024d1542a0e0 .part L_0000024d15433ef0, 32, 8;
L_0000024d15429aa0 .part v0000024d153b8e30_2, 176, 8;
L_0000024d15429dc0 .part L_0000024d15433ef0, 40, 8;
L_0000024d15429f00 .part v0000024d153b8e30_2, 168, 8;
L_0000024d15429e60 .part L_0000024d15433ef0, 48, 8;
L_0000024d15429fa0 .part v0000024d153b8e30_2, 160, 8;
L_0000024d1542a040 .part L_0000024d15433ef0, 56, 8;
L_0000024d15429be0 .part v0000024d153b8e30_2, 152, 8;
L_0000024d1542a180 .part L_0000024d15433ef0, 64, 8;
L_0000024d15429b40 .part v0000024d153b8e30_2, 144, 8;
L_0000024d15429d20 .part L_0000024d15433ef0, 72, 8;
L_0000024d1542fd50 .part v0000024d153b8e30_2, 136, 8;
L_0000024d154301b0 .part L_0000024d15433ef0, 80, 8;
L_0000024d1542e1d0 .part v0000024d153b8e30_2, 128, 8;
L_0000024d1542ed10 .part L_0000024d15433ef0, 88, 8;
L_0000024d1542db90 .part v0000024d153b8e30_2, 120, 8;
L_0000024d1542e270 .part L_0000024d15433ef0, 96, 8;
L_0000024d1542dcd0 .part v0000024d153b8e30_2, 112, 8;
L_0000024d1542ff30 .part L_0000024d15433ef0, 104, 8;
L_0000024d1542de10 .part v0000024d153b8e30_2, 104, 8;
L_0000024d15430250 .part L_0000024d15433ef0, 112, 8;
L_0000024d1542dc30 .part v0000024d153b8e30_2, 96, 8;
L_0000024d1542f8f0 .part L_0000024d15433ef0, 120, 8;
L_0000024d1542e310 .part v0000024d153b8e30_2, 88, 8;
L_0000024d1542e770 .part L_0000024d15433ef0, 128, 8;
L_0000024d1542f030 .part v0000024d153b8e30_2, 80, 8;
L_0000024d1542f350 .part L_0000024d15433ef0, 136, 8;
L_0000024d1542daf0 .part v0000024d153b8e30_2, 72, 8;
L_0000024d1542edb0 .part L_0000024d15433ef0, 144, 8;
L_0000024d1542dff0 .part v0000024d153b8e30_2, 64, 8;
L_0000024d1542dd70 .part L_0000024d15433ef0, 152, 8;
L_0000024d1542eb30 .part v0000024d153b8e30_2, 56, 8;
L_0000024d1542e130 .part L_0000024d15433ef0, 160, 8;
L_0000024d1542deb0 .part v0000024d153b8e30_2, 48, 8;
L_0000024d1542f3f0 .part L_0000024d15433ef0, 168, 8;
L_0000024d1542ef90 .part v0000024d153b8e30_2, 40, 8;
L_0000024d1542f530 .part L_0000024d15433ef0, 176, 8;
L_0000024d1542f990 .part v0000024d153b8e30_2, 32, 8;
L_0000024d1542e810 .part L_0000024d15433ef0, 184, 8;
L_0000024d15430070 .part v0000024d153b8e30_2, 24, 8;
L_0000024d1542ec70 .part L_0000024d15433ef0, 192, 8;
L_0000024d1542f850 .part v0000024d153b8e30_2, 16, 8;
L_0000024d1542fa30 .part L_0000024d15433ef0, 200, 8;
L_0000024d1542f0d0 .part v0000024d153b8e30_2, 8, 8;
L_0000024d1542f210 .part L_0000024d15433ef0, 208, 8;
L_0000024d1542e630 .part v0000024d153b8e30_2, 0, 8;
L_0000024d15433310 .ufunc/vec4 TD_conv_tb.dut.mult_acc_gen\x5B2\x5D.mult_acc_inst.saturate, 20, L_0000024d15434710 (v0000024d15397940_0) S_0000024d153b0770;
L_0000024d15434030 .functor MUXZ 20, L_0000024d153ce300, L_0000024d15433310, L_0000024d153133a0, C4<>;
S_0000024d153ae760 .scope generate, "channel3_sum" "channel3_sum" 4 86, 4 86 0, S_0000024d153ae5d0;
 .timescale -9 -12;
v0000024d15399f60_0 .net *"_ivl_2", 24 0, L_0000024d15433b30;  1 drivers
L_0000024d15433b30 .arith/sum 25, L_0000024d154338b0, L_0000024d15433d10;
L_0000024d15434710 .arith/sum 25, L_0000024d15433b30, L_0000024d15433a90;
S_0000024d153ae8f0 .scope generate, "mult_ch_gen[0]" "mult_ch_gen[0]" 4 58, 4 58 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529cb90 .param/l "ch" 0 4 58, +C4<00>;
S_0000024d153aeda0 .scope generate, "mult_elem_gen[0]" "mult_elem_gen[0]" 4 59, 4 59 0, S_0000024d153ae8f0;
 .timescale -9 -12;
P_0000024d1529cd10 .param/l "i_idx" 0 4 59, +C4<00>;
L_0000024d153ccc80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539ae60_0 .net *"_ivl_10", 7 0, L_0000024d153ccc80;  1 drivers
v0000024d1539b2c0_0 .net *"_ivl_2", 15 0, L_0000024d1542df50;  1 drivers
L_0000024d153ccc38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539b360_0 .net *"_ivl_5", 7 0, L_0000024d153ccc38;  1 drivers
v0000024d1539b860_0 .net *"_ivl_7", 15 0, L_0000024d1542e090;  1 drivers
L_0000024d1542df50 .concat [ 8 8 0 0], L_0000024d15428ec0, L_0000024d153ccc38;
L_0000024d1542e090 .concat [ 8 8 0 0], L_0000024d15429000, L_0000024d153ccc80;
L_0000024d1542e3b0 .arith/mult 16, L_0000024d1542df50, L_0000024d1542e090;
S_0000024d153ae2b0 .scope generate, "mult_elem_gen[1]" "mult_elem_gen[1]" 4 59, 4 59 0, S_0000024d153ae8f0;
 .timescale -9 -12;
P_0000024d1529c910 .param/l "i_idx" 0 4 59, +C4<01>;
L_0000024d153ccd10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539bcc0_0 .net *"_ivl_10", 7 0, L_0000024d153ccd10;  1 drivers
v0000024d1539b720_0 .net *"_ivl_2", 15 0, L_0000024d1542fcb0;  1 drivers
L_0000024d153cccc8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539b5e0_0 .net *"_ivl_5", 7 0, L_0000024d153cccc8;  1 drivers
v0000024d1539ba40_0 .net *"_ivl_7", 15 0, L_0000024d1542e450;  1 drivers
L_0000024d1542fcb0 .concat [ 8 8 0 0], L_0000024d154273e0, L_0000024d153cccc8;
L_0000024d1542e450 .concat [ 8 8 0 0], L_0000024d154290a0, L_0000024d153ccd10;
L_0000024d1542e4f0 .arith/mult 16, L_0000024d1542fcb0, L_0000024d1542e450;
S_0000024d153af570 .scope generate, "mult_elem_gen[2]" "mult_elem_gen[2]" 4 59, 4 59 0, S_0000024d153ae8f0;
 .timescale -9 -12;
P_0000024d1529c950 .param/l "i_idx" 0 4 59, +C4<010>;
L_0000024d153ccda0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539bb80_0 .net *"_ivl_10", 7 0, L_0000024d153ccda0;  1 drivers
v0000024d1539b900_0 .net *"_ivl_2", 15 0, L_0000024d1542f490;  1 drivers
L_0000024d153ccd58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539bae0_0 .net *"_ivl_5", 7 0, L_0000024d153ccd58;  1 drivers
v0000024d1539bc20_0 .net *"_ivl_7", 15 0, L_0000024d1542e590;  1 drivers
L_0000024d1542f490 .concat [ 8 8 0 0], L_0000024d15429140, L_0000024d153ccd58;
L_0000024d1542e590 .concat [ 8 8 0 0], L_0000024d154291e0, L_0000024d153ccda0;
L_0000024d1542f170 .arith/mult 16, L_0000024d1542f490, L_0000024d1542e590;
S_0000024d153ade00 .scope generate, "mult_elem_gen[3]" "mult_elem_gen[3]" 4 59, 4 59 0, S_0000024d153ae8f0;
 .timescale -9 -12;
P_0000024d1529cd50 .param/l "i_idx" 0 4 59, +C4<011>;
L_0000024d153cce30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539b9a0_0 .net *"_ivl_10", 7 0, L_0000024d153cce30;  1 drivers
v0000024d1539b680_0 .net *"_ivl_2", 15 0, L_0000024d1542e6d0;  1 drivers
L_0000024d153ccde8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d1539b7c0_0 .net *"_ivl_5", 7 0, L_0000024d153ccde8;  1 drivers
v0000024d15394ec0_0 .net *"_ivl_7", 15 0, L_0000024d1542f5d0;  1 drivers
L_0000024d1542e6d0 .concat [ 8 8 0 0], L_0000024d154295a0, L_0000024d153ccde8;
L_0000024d1542f5d0 .concat [ 8 8 0 0], L_0000024d15429820, L_0000024d153cce30;
L_0000024d1542e8b0 .arith/mult 16, L_0000024d1542e6d0, L_0000024d1542f5d0;
S_0000024d153af250 .scope generate, "mult_elem_gen[4]" "mult_elem_gen[4]" 4 59, 4 59 0, S_0000024d153ae8f0;
 .timescale -9 -12;
P_0000024d1529c9d0 .param/l "i_idx" 0 4 59, +C4<0100>;
L_0000024d153ccec0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395be0_0 .net *"_ivl_10", 7 0, L_0000024d153ccec0;  1 drivers
v0000024d15394a60_0 .net *"_ivl_2", 15 0, L_0000024d1542fdf0;  1 drivers
L_0000024d153cce78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395640_0 .net *"_ivl_5", 7 0, L_0000024d153cce78;  1 drivers
v0000024d153950a0_0 .net *"_ivl_7", 15 0, L_0000024d1542e950;  1 drivers
L_0000024d1542fdf0 .concat [ 8 8 0 0], L_0000024d1542a0e0, L_0000024d153cce78;
L_0000024d1542e950 .concat [ 8 8 0 0], L_0000024d15429aa0, L_0000024d153ccec0;
L_0000024d1542ffd0 .arith/mult 16, L_0000024d1542fdf0, L_0000024d1542e950;
S_0000024d153af700 .scope generate, "mult_elem_gen[5]" "mult_elem_gen[5]" 4 59, 4 59 0, S_0000024d153ae8f0;
 .timescale -9 -12;
P_0000024d1529ce50 .param/l "i_idx" 0 4 59, +C4<0101>;
L_0000024d153ccf50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153964a0_0 .net *"_ivl_10", 7 0, L_0000024d153ccf50;  1 drivers
v0000024d15395280_0 .net *"_ivl_2", 15 0, L_0000024d1542e9f0;  1 drivers
L_0000024d153ccf08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395c80_0 .net *"_ivl_5", 7 0, L_0000024d153ccf08;  1 drivers
v0000024d15394ce0_0 .net *"_ivl_7", 15 0, L_0000024d1542fad0;  1 drivers
L_0000024d1542e9f0 .concat [ 8 8 0 0], L_0000024d15429dc0, L_0000024d153ccf08;
L_0000024d1542fad0 .concat [ 8 8 0 0], L_0000024d15429f00, L_0000024d153ccf50;
L_0000024d1542ea90 .arith/mult 16, L_0000024d1542e9f0, L_0000024d1542fad0;
S_0000024d153af890 .scope generate, "mult_elem_gen[6]" "mult_elem_gen[6]" 4 59, 4 59 0, S_0000024d153ae8f0;
 .timescale -9 -12;
P_0000024d1529d150 .param/l "i_idx" 0 4 59, +C4<0110>;
L_0000024d153ccfe0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15394560_0 .net *"_ivl_10", 7 0, L_0000024d153ccfe0;  1 drivers
v0000024d15394420_0 .net *"_ivl_2", 15 0, L_0000024d1542f670;  1 drivers
L_0000024d153ccf98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395500_0 .net *"_ivl_5", 7 0, L_0000024d153ccf98;  1 drivers
v0000024d15395000_0 .net *"_ivl_7", 15 0, L_0000024d1542ebd0;  1 drivers
L_0000024d1542f670 .concat [ 8 8 0 0], L_0000024d15429e60, L_0000024d153ccf98;
L_0000024d1542ebd0 .concat [ 8 8 0 0], L_0000024d15429fa0, L_0000024d153ccfe0;
L_0000024d1542ee50 .arith/mult 16, L_0000024d1542f670, L_0000024d1542ebd0;
S_0000024d153afa20 .scope generate, "mult_elem_gen[7]" "mult_elem_gen[7]" 4 59, 4 59 0, S_0000024d153ae8f0;
 .timescale -9 -12;
P_0000024d1529d450 .param/l "i_idx" 0 4 59, +C4<0111>;
L_0000024d153cd070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396220_0 .net *"_ivl_10", 7 0, L_0000024d153cd070;  1 drivers
v0000024d15394740_0 .net *"_ivl_2", 15 0, L_0000024d1542eef0;  1 drivers
L_0000024d153cd028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395140_0 .net *"_ivl_5", 7 0, L_0000024d153cd028;  1 drivers
v0000024d15394240_0 .net *"_ivl_7", 15 0, L_0000024d1542f2b0;  1 drivers
L_0000024d1542eef0 .concat [ 8 8 0 0], L_0000024d1542a040, L_0000024d153cd028;
L_0000024d1542f2b0 .concat [ 8 8 0 0], L_0000024d15429be0, L_0000024d153cd070;
L_0000024d1542f710 .arith/mult 16, L_0000024d1542eef0, L_0000024d1542f2b0;
S_0000024d153adf90 .scope generate, "mult_elem_gen[8]" "mult_elem_gen[8]" 4 59, 4 59 0, S_0000024d153ae8f0;
 .timescale -9 -12;
P_0000024d1529d7d0 .param/l "i_idx" 0 4 59, +C4<01000>;
L_0000024d153cd100 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395d20_0 .net *"_ivl_10", 7 0, L_0000024d153cd100;  1 drivers
v0000024d153944c0_0 .net *"_ivl_2", 15 0, L_0000024d1542f7b0;  1 drivers
L_0000024d153cd0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153951e0_0 .net *"_ivl_5", 7 0, L_0000024d153cd0b8;  1 drivers
v0000024d15394060_0 .net *"_ivl_7", 15 0, L_0000024d1542fb70;  1 drivers
L_0000024d1542f7b0 .concat [ 8 8 0 0], L_0000024d1542a180, L_0000024d153cd0b8;
L_0000024d1542fb70 .concat [ 8 8 0 0], L_0000024d15429b40, L_0000024d153cd100;
L_0000024d1542fc10 .arith/mult 16, L_0000024d1542f7b0, L_0000024d1542fb70;
S_0000024d153ae120 .scope generate, "mult_ch_gen[1]" "mult_ch_gen[1]" 4 58, 4 58 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529d590 .param/l "ch" 0 4 58, +C4<01>;
S_0000024d153ae440 .scope generate, "mult_elem_gen[0]" "mult_elem_gen[0]" 4 59, 4 59 0, S_0000024d153ae120;
 .timescale -9 -12;
P_0000024d1529da50 .param/l "i_idx" 0 4 59, +C4<00>;
L_0000024d153cd190 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153942e0_0 .net *"_ivl_10", 7 0, L_0000024d153cd190;  1 drivers
v0000024d15394380_0 .net *"_ivl_2", 15 0, L_0000024d1542fe90;  1 drivers
L_0000024d153cd148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153956e0_0 .net *"_ivl_5", 7 0, L_0000024d153cd148;  1 drivers
v0000024d15394100_0 .net *"_ivl_7", 15 0, L_0000024d15430110;  1 drivers
L_0000024d1542fe90 .concat [ 8 8 0 0], L_0000024d15429d20, L_0000024d153cd148;
L_0000024d15430110 .concat [ 8 8 0 0], L_0000024d1542fd50, L_0000024d153cd190;
L_0000024d15430bb0 .arith/mult 16, L_0000024d1542fe90, L_0000024d15430110;
S_0000024d153b3b00 .scope generate, "mult_elem_gen[1]" "mult_elem_gen[1]" 4 59, 4 59 0, S_0000024d153ae120;
 .timescale -9 -12;
P_0000024d1529dc90 .param/l "i_idx" 0 4 59, +C4<01>;
L_0000024d153cd220 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395780_0 .net *"_ivl_10", 7 0, L_0000024d153cd220;  1 drivers
v0000024d15394600_0 .net *"_ivl_2", 15 0, L_0000024d15431830;  1 drivers
L_0000024d153cd1d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396540_0 .net *"_ivl_5", 7 0, L_0000024d153cd1d8;  1 drivers
v0000024d15395dc0_0 .net *"_ivl_7", 15 0, L_0000024d15430b10;  1 drivers
L_0000024d15431830 .concat [ 8 8 0 0], L_0000024d154301b0, L_0000024d153cd1d8;
L_0000024d15430b10 .concat [ 8 8 0 0], L_0000024d1542e1d0, L_0000024d153cd220;
L_0000024d15430750 .arith/mult 16, L_0000024d15431830, L_0000024d15430b10;
S_0000024d153b2070 .scope generate, "mult_elem_gen[2]" "mult_elem_gen[2]" 4 59, 4 59 0, S_0000024d153ae120;
 .timescale -9 -12;
P_0000024d1529d610 .param/l "i_idx" 0 4 59, +C4<010>;
L_0000024d153cd2b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15393fc0_0 .net *"_ivl_10", 7 0, L_0000024d153cd2b0;  1 drivers
v0000024d153962c0_0 .net *"_ivl_2", 15 0, L_0000024d15430430;  1 drivers
L_0000024d153cd268 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15394f60_0 .net *"_ivl_5", 7 0, L_0000024d153cd268;  1 drivers
v0000024d153958c0_0 .net *"_ivl_7", 15 0, L_0000024d15431150;  1 drivers
L_0000024d15430430 .concat [ 8 8 0 0], L_0000024d1542ed10, L_0000024d153cd268;
L_0000024d15431150 .concat [ 8 8 0 0], L_0000024d1542db90, L_0000024d153cd2b0;
L_0000024d154309d0 .arith/mult 16, L_0000024d15430430, L_0000024d15431150;
S_0000024d153b3010 .scope generate, "mult_elem_gen[3]" "mult_elem_gen[3]" 4 59, 4 59 0, S_0000024d153ae120;
 .timescale -9 -12;
P_0000024d1529d050 .param/l "i_idx" 0 4 59, +C4<011>;
L_0000024d153cd340 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153941a0_0 .net *"_ivl_10", 7 0, L_0000024d153cd340;  1 drivers
v0000024d15395e60_0 .net *"_ivl_2", 15 0, L_0000024d15431c90;  1 drivers
L_0000024d153cd2f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153946a0_0 .net *"_ivl_5", 7 0, L_0000024d153cd2f8;  1 drivers
v0000024d153947e0_0 .net *"_ivl_7", 15 0, L_0000024d154304d0;  1 drivers
L_0000024d15431c90 .concat [ 8 8 0 0], L_0000024d1542e270, L_0000024d153cd2f8;
L_0000024d154304d0 .concat [ 8 8 0 0], L_0000024d1542dcd0, L_0000024d153cd340;
L_0000024d154327d0 .arith/mult 16, L_0000024d15431c90, L_0000024d154304d0;
S_0000024d153b1ee0 .scope generate, "mult_elem_gen[4]" "mult_elem_gen[4]" 4 59, 4 59 0, S_0000024d153ae120;
 .timescale -9 -12;
P_0000024d1529d690 .param/l "i_idx" 0 4 59, +C4<0100>;
L_0000024d153cd3d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395a00_0 .net *"_ivl_10", 7 0, L_0000024d153cd3d0;  1 drivers
v0000024d15394e20_0 .net *"_ivl_2", 15 0, L_0000024d15430c50;  1 drivers
L_0000024d153cd388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395320_0 .net *"_ivl_5", 7 0, L_0000024d153cd388;  1 drivers
v0000024d153960e0_0 .net *"_ivl_7", 15 0, L_0000024d15432730;  1 drivers
L_0000024d15430c50 .concat [ 8 8 0 0], L_0000024d1542ff30, L_0000024d153cd388;
L_0000024d15432730 .concat [ 8 8 0 0], L_0000024d1542de10, L_0000024d153cd3d0;
L_0000024d15430570 .arith/mult 16, L_0000024d15430c50, L_0000024d15432730;
S_0000024d153b37e0 .scope generate, "mult_elem_gen[5]" "mult_elem_gen[5]" 4 59, 4 59 0, S_0000024d153ae120;
 .timescale -9 -12;
P_0000024d1529d6d0 .param/l "i_idx" 0 4 59, +C4<0101>;
L_0000024d153cd460 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395aa0_0 .net *"_ivl_10", 7 0, L_0000024d153cd460;  1 drivers
v0000024d15394880_0 .net *"_ivl_2", 15 0, L_0000024d154322d0;  1 drivers
L_0000024d153cd418 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395820_0 .net *"_ivl_5", 7 0, L_0000024d153cd418;  1 drivers
v0000024d153949c0_0 .net *"_ivl_7", 15 0, L_0000024d15430610;  1 drivers
L_0000024d154322d0 .concat [ 8 8 0 0], L_0000024d15430250, L_0000024d153cd418;
L_0000024d15430610 .concat [ 8 8 0 0], L_0000024d1542dc30, L_0000024d153cd460;
L_0000024d15431e70 .arith/mult 16, L_0000024d154322d0, L_0000024d15430610;
S_0000024d153b1a30 .scope generate, "mult_elem_gen[6]" "mult_elem_gen[6]" 4 59, 4 59 0, S_0000024d153ae120;
 .timescale -9 -12;
P_0000024d1529d710 .param/l "i_idx" 0 4 59, +C4<0110>;
L_0000024d153cd4f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395f00_0 .net *"_ivl_10", 7 0, L_0000024d153cd4f0;  1 drivers
v0000024d15395fa0_0 .net *"_ivl_2", 15 0, L_0000024d154306b0;  1 drivers
L_0000024d153cd4a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15394b00_0 .net *"_ivl_5", 7 0, L_0000024d153cd4a8;  1 drivers
v0000024d15393f20_0 .net *"_ivl_7", 15 0, L_0000024d154311f0;  1 drivers
L_0000024d154306b0 .concat [ 8 8 0 0], L_0000024d1542f8f0, L_0000024d153cd4a8;
L_0000024d154311f0 .concat [ 8 8 0 0], L_0000024d1542e310, L_0000024d153cd4f0;
L_0000024d15431290 .arith/mult 16, L_0000024d154306b0, L_0000024d154311f0;
S_0000024d153b2e80 .scope generate, "mult_elem_gen[7]" "mult_elem_gen[7]" 4 59, 4 59 0, S_0000024d153ae120;
 .timescale -9 -12;
P_0000024d1529cfd0 .param/l "i_idx" 0 4 59, +C4<0111>;
L_0000024d153cd580 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153953c0_0 .net *"_ivl_10", 7 0, L_0000024d153cd580;  1 drivers
v0000024d15393de0_0 .net *"_ivl_2", 15 0, L_0000024d15431790;  1 drivers
L_0000024d153cd538 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395460_0 .net *"_ivl_5", 7 0, L_0000024d153cd538;  1 drivers
v0000024d15396040_0 .net *"_ivl_7", 15 0, L_0000024d154307f0;  1 drivers
L_0000024d15431790 .concat [ 8 8 0 0], L_0000024d1542e770, L_0000024d153cd538;
L_0000024d154307f0 .concat [ 8 8 0 0], L_0000024d1542f030, L_0000024d153cd580;
L_0000024d154325f0 .arith/mult 16, L_0000024d15431790, L_0000024d154307f0;
S_0000024d153b05e0 .scope generate, "mult_elem_gen[8]" "mult_elem_gen[8]" 4 59, 4 59 0, S_0000024d153ae120;
 .timescale -9 -12;
P_0000024d1529d910 .param/l "i_idx" 0 4 59, +C4<01000>;
L_0000024d153cd610 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15395960_0 .net *"_ivl_10", 7 0, L_0000024d153cd610;  1 drivers
v0000024d15395b40_0 .net *"_ivl_2", 15 0, L_0000024d15431dd0;  1 drivers
L_0000024d153cd5c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15394920_0 .net *"_ivl_5", 7 0, L_0000024d153cd5c8;  1 drivers
v0000024d15396180_0 .net *"_ivl_7", 15 0, L_0000024d15430ed0;  1 drivers
L_0000024d15431dd0 .concat [ 8 8 0 0], L_0000024d1542f350, L_0000024d153cd5c8;
L_0000024d15430ed0 .concat [ 8 8 0 0], L_0000024d1542daf0, L_0000024d153cd610;
L_0000024d15430890 .arith/mult 16, L_0000024d15431dd0, L_0000024d15430ed0;
S_0000024d153b02c0 .scope generate, "mult_ch_gen[2]" "mult_ch_gen[2]" 4 58, 4 58 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529d750 .param/l "ch" 0 4 58, +C4<010>;
S_0000024d153b0900 .scope generate, "mult_elem_gen[0]" "mult_elem_gen[0]" 4 59, 4 59 0, S_0000024d153b02c0;
 .timescale -9 -12;
P_0000024d1529db50 .param/l "i_idx" 0 4 59, +C4<00>;
L_0000024d153cd6a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153955a0_0 .net *"_ivl_10", 7 0, L_0000024d153cd6a0;  1 drivers
v0000024d15394ba0_0 .net *"_ivl_2", 15 0, L_0000024d15431d30;  1 drivers
L_0000024d153cd658 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15394d80_0 .net *"_ivl_5", 7 0, L_0000024d153cd658;  1 drivers
v0000024d15396360_0 .net *"_ivl_7", 15 0, L_0000024d15430cf0;  1 drivers
L_0000024d15431d30 .concat [ 8 8 0 0], L_0000024d1542edb0, L_0000024d153cd658;
L_0000024d15430cf0 .concat [ 8 8 0 0], L_0000024d1542dff0, L_0000024d153cd6a0;
L_0000024d15432370 .arith/mult 16, L_0000024d15431d30, L_0000024d15430cf0;
S_0000024d153b10d0 .scope generate, "mult_elem_gen[1]" "mult_elem_gen[1]" 4 59, 4 59 0, S_0000024d153b02c0;
 .timescale -9 -12;
P_0000024d1529d090 .param/l "i_idx" 0 4 59, +C4<01>;
L_0000024d153cd730 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15394c40_0 .net *"_ivl_10", 7 0, L_0000024d153cd730;  1 drivers
v0000024d15396400_0 .net *"_ivl_2", 15 0, L_0000024d15430d90;  1 drivers
L_0000024d153cd6e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15393e80_0 .net *"_ivl_5", 7 0, L_0000024d153cd6e8;  1 drivers
v0000024d153985c0_0 .net *"_ivl_7", 15 0, L_0000024d15430390;  1 drivers
L_0000024d15430d90 .concat [ 8 8 0 0], L_0000024d1542dd70, L_0000024d153cd6e8;
L_0000024d15430390 .concat [ 8 8 0 0], L_0000024d1542eb30, L_0000024d153cd730;
L_0000024d15430f70 .arith/mult 16, L_0000024d15430d90, L_0000024d15430390;
S_0000024d153b0130 .scope generate, "mult_elem_gen[2]" "mult_elem_gen[2]" 4 59, 4 59 0, S_0000024d153b02c0;
 .timescale -9 -12;
P_0000024d1529d0d0 .param/l "i_idx" 0 4 59, +C4<010>;
L_0000024d153cd7c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15398660_0 .net *"_ivl_10", 7 0, L_0000024d153cd7c0;  1 drivers
v0000024d15396b80_0 .net *"_ivl_2", 15 0, L_0000024d15430930;  1 drivers
L_0000024d153cd778 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396860_0 .net *"_ivl_5", 7 0, L_0000024d153cd778;  1 drivers
v0000024d153976c0_0 .net *"_ivl_7", 15 0, L_0000024d15430a70;  1 drivers
L_0000024d15430930 .concat [ 8 8 0 0], L_0000024d1542e130, L_0000024d153cd778;
L_0000024d15430a70 .concat [ 8 8 0 0], L_0000024d1542deb0, L_0000024d153cd7c0;
L_0000024d15430e30 .arith/mult 16, L_0000024d15430930, L_0000024d15430a70;
S_0000024d153b1580 .scope generate, "mult_elem_gen[3]" "mult_elem_gen[3]" 4 59, 4 59 0, S_0000024d153b02c0;
 .timescale -9 -12;
P_0000024d1529d810 .param/l "i_idx" 0 4 59, +C4<011>;
L_0000024d153cd850 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153974e0_0 .net *"_ivl_10", 7 0, L_0000024d153cd850;  1 drivers
v0000024d15398ca0_0 .net *"_ivl_2", 15 0, L_0000024d15431f10;  1 drivers
L_0000024d153cd808 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396f40_0 .net *"_ivl_5", 7 0, L_0000024d153cd808;  1 drivers
v0000024d15398b60_0 .net *"_ivl_7", 15 0, L_0000024d15432870;  1 drivers
L_0000024d15431f10 .concat [ 8 8 0 0], L_0000024d1542f3f0, L_0000024d153cd808;
L_0000024d15432870 .concat [ 8 8 0 0], L_0000024d1542ef90, L_0000024d153cd850;
L_0000024d154318d0 .arith/mult 16, L_0000024d15431f10, L_0000024d15432870;
S_0000024d153b0db0 .scope generate, "mult_elem_gen[4]" "mult_elem_gen[4]" 4 59, 4 59 0, S_0000024d153b02c0;
 .timescale -9 -12;
P_0000024d1529db90 .param/l "i_idx" 0 4 59, +C4<0100>;
L_0000024d153cd8e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396cc0_0 .net *"_ivl_10", 7 0, L_0000024d153cd8e0;  1 drivers
v0000024d15398020_0 .net *"_ivl_2", 15 0, L_0000024d15431010;  1 drivers
L_0000024d153cd898 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153971c0_0 .net *"_ivl_5", 7 0, L_0000024d153cd898;  1 drivers
v0000024d15397b20_0 .net *"_ivl_7", 15 0, L_0000024d15431970;  1 drivers
L_0000024d15431010 .concat [ 8 8 0 0], L_0000024d1542f530, L_0000024d153cd898;
L_0000024d15431970 .concat [ 8 8 0 0], L_0000024d1542f990, L_0000024d153cd8e0;
L_0000024d15431fb0 .arith/mult 16, L_0000024d15431010, L_0000024d15431970;
S_0000024d153affa0 .scope generate, "mult_elem_gen[5]" "mult_elem_gen[5]" 4 59, 4 59 0, S_0000024d153b02c0;
 .timescale -9 -12;
P_0000024d1529dd50 .param/l "i_idx" 0 4 59, +C4<0101>;
L_0000024d153cd970 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15398700_0 .net *"_ivl_10", 7 0, L_0000024d153cd970;  1 drivers
v0000024d15397260_0 .net *"_ivl_2", 15 0, L_0000024d15431650;  1 drivers
L_0000024d153cd928 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396720_0 .net *"_ivl_5", 7 0, L_0000024d153cd928;  1 drivers
v0000024d153987a0_0 .net *"_ivl_7", 15 0, L_0000024d15431330;  1 drivers
L_0000024d15431650 .concat [ 8 8 0 0], L_0000024d1542e810, L_0000024d153cd928;
L_0000024d15431330 .concat [ 8 8 0 0], L_0000024d15430070, L_0000024d153cd970;
L_0000024d154313d0 .arith/mult 16, L_0000024d15431650, L_0000024d15431330;
S_0000024d153b3970 .scope generate, "mult_elem_gen[6]" "mult_elem_gen[6]" 4 59, 4 59 0, S_0000024d153b02c0;
 .timescale -9 -12;
P_0000024d1529cf50 .param/l "i_idx" 0 4 59, +C4<0110>;
L_0000024d153cda00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15398d40_0 .net *"_ivl_10", 7 0, L_0000024d153cda00;  1 drivers
v0000024d15397800_0 .net *"_ivl_2", 15 0, L_0000024d15432050;  1 drivers
L_0000024d153cd9b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15397580_0 .net *"_ivl_5", 7 0, L_0000024d153cd9b8;  1 drivers
v0000024d15397d00_0 .net *"_ivl_7", 15 0, L_0000024d15432410;  1 drivers
L_0000024d15432050 .concat [ 8 8 0 0], L_0000024d1542ec70, L_0000024d153cd9b8;
L_0000024d15432410 .concat [ 8 8 0 0], L_0000024d1542f850, L_0000024d153cda00;
L_0000024d15431470 .arith/mult 16, L_0000024d15432050, L_0000024d15432410;
S_0000024d153afe10 .scope generate, "mult_elem_gen[7]" "mult_elem_gen[7]" 4 59, 4 59 0, S_0000024d153b02c0;
 .timescale -9 -12;
P_0000024d1529d110 .param/l "i_idx" 0 4 59, +C4<0111>;
L_0000024d153cda90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396c20_0 .net *"_ivl_10", 7 0, L_0000024d153cda90;  1 drivers
v0000024d15397da0_0 .net *"_ivl_2", 15 0, L_0000024d154310b0;  1 drivers
L_0000024d153cda48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153978a0_0 .net *"_ivl_5", 7 0, L_0000024d153cda48;  1 drivers
v0000024d153973a0_0 .net *"_ivl_7", 15 0, L_0000024d15431510;  1 drivers
L_0000024d154310b0 .concat [ 8 8 0 0], L_0000024d1542fa30, L_0000024d153cda48;
L_0000024d15431510 .concat [ 8 8 0 0], L_0000024d1542f0d0, L_0000024d153cda90;
L_0000024d154315b0 .arith/mult 16, L_0000024d154310b0, L_0000024d15431510;
S_0000024d153b18a0 .scope generate, "mult_elem_gen[8]" "mult_elem_gen[8]" 4 59, 4 59 0, S_0000024d153b02c0;
 .timescale -9 -12;
P_0000024d1529e610 .param/l "i_idx" 0 4 59, +C4<01000>;
L_0000024d153cdb20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d15398340_0 .net *"_ivl_10", 7 0, L_0000024d153cdb20;  1 drivers
v0000024d15397e40_0 .net *"_ivl_2", 15 0, L_0000024d154324b0;  1 drivers
L_0000024d153cdad8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024d153965e0_0 .net *"_ivl_5", 7 0, L_0000024d153cdad8;  1 drivers
v0000024d15398840_0 .net *"_ivl_7", 15 0, L_0000024d15431a10;  1 drivers
L_0000024d154324b0 .concat [ 8 8 0 0], L_0000024d1542f210, L_0000024d153cdad8;
L_0000024d15431a10 .concat [ 8 8 0 0], L_0000024d1542e630, L_0000024d153cdb20;
L_0000024d15432550 .arith/mult 16, L_0000024d154324b0, L_0000024d15431a10;
S_0000024d153b0770 .scope function.vec4.s20, "saturate" "saturate" 4 103, 4 103 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529ebd0 .param/l "MAX_UNSIGNED_VAL_SAT" 1 4 105, C4<0000011111111111111111111>;
; Variable saturate is vec4 return value of scope S_0000024d153b0770
v0000024d15397940_0 .var "value", 24 0;
TD_conv_tb.dut.mult_acc_gen\x5B2\x5D.mult_acc_inst.saturate ;
    %load/vec4 v0000024d15397940_0;
    %cmpi/u 1048575, 0, 25;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.76, 5;
    %pushi/vec4 1048575, 0, 20;
    %ret/vec4 0, 0, 20;  Assign to saturate (store_vec4_to_lval)
    %jmp T_9.77;
T_9.76 ;
    %load/vec4 v0000024d15397940_0;
    %parti/s 20, 0, 2;
    %ret/vec4 0, 0, 20;  Assign to saturate (store_vec4_to_lval)
T_9.77 ;
    %end;
S_0000024d153b0a90 .scope generate, "sum_ch_gen[0]" "sum_ch_gen[0]" 4 67, 4 67 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529e450 .param/l "ch" 0 4 67, +C4<00>;
S_0000024d153b0c20 .scope generate, "kernel3_sum" "kernel3_sum" 4 68, 4 68 0, S_0000024d153b0a90;
 .timescale -9 -12;
L_0000024d153cdbb0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153988e0_0 .net *"_ivl_10", 8 0, L_0000024d153cdbb0;  1 drivers
v0000024d15398c00_0 .net *"_ivl_11", 24 0, L_0000024d15432690;  1 drivers
v0000024d153979e0_0 .net *"_ivl_14", 24 0, L_0000024d15432910;  1 drivers
L_0000024d153cdbf8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153967c0_0 .net *"_ivl_17", 8 0, L_0000024d153cdbf8;  1 drivers
v0000024d15397a80_0 .net *"_ivl_18", 24 0, L_0000024d154302f0;  1 drivers
v0000024d15397620_0 .net *"_ivl_2", 24 0, L_0000024d154316f0;  1 drivers
v0000024d15397bc0_0 .net *"_ivl_21", 24 0, L_0000024d15431b50;  1 drivers
L_0000024d153cdc40 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396e00_0 .net *"_ivl_24", 8 0, L_0000024d153cdc40;  1 drivers
v0000024d15397c60_0 .net *"_ivl_25", 24 0, L_0000024d154320f0;  1 drivers
v0000024d15396680_0 .net *"_ivl_28", 24 0, L_0000024d15431bf0;  1 drivers
L_0000024d153cdc88 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15397ee0_0 .net *"_ivl_31", 8 0, L_0000024d153cdc88;  1 drivers
v0000024d15396900_0 .net *"_ivl_32", 24 0, L_0000024d15432190;  1 drivers
v0000024d15397f80_0 .net *"_ivl_35", 24 0, L_0000024d15432230;  1 drivers
L_0000024d153cdcd0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153980c0_0 .net *"_ivl_38", 8 0, L_0000024d153cdcd0;  1 drivers
v0000024d15396ea0_0 .net *"_ivl_39", 24 0, L_0000024d154329b0;  1 drivers
v0000024d153969a0_0 .net *"_ivl_42", 24 0, L_0000024d15432a50;  1 drivers
L_0000024d153cdd18 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396fe0_0 .net *"_ivl_45", 8 0, L_0000024d153cdd18;  1 drivers
v0000024d15398160_0 .net *"_ivl_46", 24 0, L_0000024d154339f0;  1 drivers
v0000024d15398200_0 .net *"_ivl_49", 24 0, L_0000024d15433090;  1 drivers
L_0000024d153cdb68 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396a40_0 .net *"_ivl_5", 8 0, L_0000024d153cdb68;  1 drivers
L_0000024d153cdd60 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15396ae0_0 .net *"_ivl_52", 8 0, L_0000024d153cdd60;  1 drivers
v0000024d153982a0_0 .net *"_ivl_53", 24 0, L_0000024d15432b90;  1 drivers
v0000024d15397080_0 .net *"_ivl_56", 24 0, L_0000024d154351b0;  1 drivers
L_0000024d153cdda8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15398980_0 .net *"_ivl_59", 8 0, L_0000024d153cdda8;  1 drivers
v0000024d15397120_0 .net *"_ivl_7", 24 0, L_0000024d15431ab0;  1 drivers
L_0000024d154316f0 .concat [ 16 9 0 0], L_0000024d1542e3b0, L_0000024d153cdb68;
L_0000024d15431ab0 .concat [ 16 9 0 0], L_0000024d1542e4f0, L_0000024d153cdbb0;
L_0000024d15432690 .arith/sum 25, L_0000024d154316f0, L_0000024d15431ab0;
L_0000024d15432910 .concat [ 16 9 0 0], L_0000024d1542f170, L_0000024d153cdbf8;
L_0000024d154302f0 .arith/sum 25, L_0000024d15432690, L_0000024d15432910;
L_0000024d15431b50 .concat [ 16 9 0 0], L_0000024d1542e8b0, L_0000024d153cdc40;
L_0000024d154320f0 .arith/sum 25, L_0000024d154302f0, L_0000024d15431b50;
L_0000024d15431bf0 .concat [ 16 9 0 0], L_0000024d1542ffd0, L_0000024d153cdc88;
L_0000024d15432190 .arith/sum 25, L_0000024d154320f0, L_0000024d15431bf0;
L_0000024d15432230 .concat [ 16 9 0 0], L_0000024d1542ea90, L_0000024d153cdcd0;
L_0000024d154329b0 .arith/sum 25, L_0000024d15432190, L_0000024d15432230;
L_0000024d15432a50 .concat [ 16 9 0 0], L_0000024d1542ee50, L_0000024d153cdd18;
L_0000024d154339f0 .arith/sum 25, L_0000024d154329b0, L_0000024d15432a50;
L_0000024d15433090 .concat [ 16 9 0 0], L_0000024d1542f710, L_0000024d153cdd60;
L_0000024d15432b90 .arith/sum 25, L_0000024d154339f0, L_0000024d15433090;
L_0000024d154351b0 .concat [ 16 9 0 0], L_0000024d1542fc10, L_0000024d153cdda8;
L_0000024d154338b0 .arith/sum 25, L_0000024d15432b90, L_0000024d154351b0;
S_0000024d153b29d0 .scope generate, "sum_ch_gen[1]" "sum_ch_gen[1]" 4 67, 4 67 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529e350 .param/l "ch" 0 4 67, +C4<01>;
S_0000024d153b3330 .scope generate, "kernel3_sum" "kernel3_sum" 4 68, 4 68 0, S_0000024d153b29d0;
 .timescale -9 -12;
L_0000024d153cde38 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15398a20_0 .net *"_ivl_10", 8 0, L_0000024d153cde38;  1 drivers
v0000024d15397760_0 .net *"_ivl_11", 24 0, L_0000024d15435070;  1 drivers
v0000024d15398ac0_0 .net *"_ivl_14", 24 0, L_0000024d15432c30;  1 drivers
L_0000024d153cde80 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15397300_0 .net *"_ivl_17", 8 0, L_0000024d153cde80;  1 drivers
v0000024d153983e0_0 .net *"_ivl_18", 24 0, L_0000024d15433130;  1 drivers
v0000024d15397440_0 .net *"_ivl_2", 24 0, L_0000024d15434f30;  1 drivers
v0000024d15398480_0 .net *"_ivl_21", 24 0, L_0000024d15433590;  1 drivers
L_0000024d153cdec8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d15398520_0 .net *"_ivl_24", 8 0, L_0000024d153cdec8;  1 drivers
v0000024d153b43d0_0 .net *"_ivl_25", 24 0, L_0000024d15434cb0;  1 drivers
v0000024d153b4510_0 .net *"_ivl_28", 24 0, L_0000024d15432eb0;  1 drivers
L_0000024d153cdf10 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b5050_0 .net *"_ivl_31", 8 0, L_0000024d153cdf10;  1 drivers
v0000024d153b3ed0_0 .net *"_ivl_32", 24 0, L_0000024d154343f0;  1 drivers
v0000024d153b45b0_0 .net *"_ivl_35", 24 0, L_0000024d15432cd0;  1 drivers
L_0000024d153cdf58 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b4010_0 .net *"_ivl_38", 8 0, L_0000024d153cdf58;  1 drivers
v0000024d153b6270_0 .net *"_ivl_39", 24 0, L_0000024d15433950;  1 drivers
v0000024d153b6450_0 .net *"_ivl_42", 24 0, L_0000024d15434df0;  1 drivers
L_0000024d153cdfa0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b5370_0 .net *"_ivl_45", 8 0, L_0000024d153cdfa0;  1 drivers
v0000024d153b5b90_0 .net *"_ivl_46", 24 0, L_0000024d15432d70;  1 drivers
v0000024d153b40b0_0 .net *"_ivl_49", 24 0, L_0000024d15432e10;  1 drivers
L_0000024d153cddf0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b4290_0 .net *"_ivl_5", 8 0, L_0000024d153cddf0;  1 drivers
L_0000024d153cdfe8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b4970_0 .net *"_ivl_52", 8 0, L_0000024d153cdfe8;  1 drivers
v0000024d153b64f0_0 .net *"_ivl_53", 24 0, L_0000024d154340d0;  1 drivers
v0000024d153b5910_0 .net *"_ivl_56", 24 0, L_0000024d15434530;  1 drivers
L_0000024d153ce030 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b5e10_0 .net *"_ivl_59", 8 0, L_0000024d153ce030;  1 drivers
v0000024d153b4150_0 .net *"_ivl_7", 24 0, L_0000024d15433f90;  1 drivers
L_0000024d15434f30 .concat [ 16 9 0 0], L_0000024d15430bb0, L_0000024d153cddf0;
L_0000024d15433f90 .concat [ 16 9 0 0], L_0000024d15430750, L_0000024d153cde38;
L_0000024d15435070 .arith/sum 25, L_0000024d15434f30, L_0000024d15433f90;
L_0000024d15432c30 .concat [ 16 9 0 0], L_0000024d154309d0, L_0000024d153cde80;
L_0000024d15433130 .arith/sum 25, L_0000024d15435070, L_0000024d15432c30;
L_0000024d15433590 .concat [ 16 9 0 0], L_0000024d154327d0, L_0000024d153cdec8;
L_0000024d15434cb0 .arith/sum 25, L_0000024d15433130, L_0000024d15433590;
L_0000024d15432eb0 .concat [ 16 9 0 0], L_0000024d15430570, L_0000024d153cdf10;
L_0000024d154343f0 .arith/sum 25, L_0000024d15434cb0, L_0000024d15432eb0;
L_0000024d15432cd0 .concat [ 16 9 0 0], L_0000024d15431e70, L_0000024d153cdf58;
L_0000024d15433950 .arith/sum 25, L_0000024d154343f0, L_0000024d15432cd0;
L_0000024d15434df0 .concat [ 16 9 0 0], L_0000024d15431290, L_0000024d153cdfa0;
L_0000024d15432d70 .arith/sum 25, L_0000024d15433950, L_0000024d15434df0;
L_0000024d15432e10 .concat [ 16 9 0 0], L_0000024d154325f0, L_0000024d153cdfe8;
L_0000024d154340d0 .arith/sum 25, L_0000024d15432d70, L_0000024d15432e10;
L_0000024d15434530 .concat [ 16 9 0 0], L_0000024d15430890, L_0000024d153ce030;
L_0000024d15433d10 .arith/sum 25, L_0000024d154340d0, L_0000024d15434530;
S_0000024d153b2200 .scope generate, "sum_ch_gen[2]" "sum_ch_gen[2]" 4 67, 4 67 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529e4d0 .param/l "ch" 0 4 67, +C4<010>;
S_0000024d153b0f40 .scope generate, "kernel3_sum" "kernel3_sum" 4 68, 4 68 0, S_0000024d153b2200;
 .timescale -9 -12;
L_0000024d153ce0c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b41f0_0 .net *"_ivl_10", 8 0, L_0000024d153ce0c0;  1 drivers
v0000024d153b4e70_0 .net *"_ivl_11", 24 0, L_0000024d15432af0;  1 drivers
v0000024d153b5ff0_0 .net *"_ivl_14", 24 0, L_0000024d15435110;  1 drivers
L_0000024d153ce108 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b5410_0 .net *"_ivl_17", 8 0, L_0000024d153ce108;  1 drivers
v0000024d153b4d30_0 .net *"_ivl_18", 24 0, L_0000024d15435250;  1 drivers
v0000024d153b4c90_0 .net *"_ivl_2", 24 0, L_0000024d154333b0;  1 drivers
v0000024d153b52d0_0 .net *"_ivl_21", 24 0, L_0000024d15432f50;  1 drivers
L_0000024d153ce150 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b4790_0 .net *"_ivl_24", 8 0, L_0000024d153ce150;  1 drivers
v0000024d153b5190_0 .net *"_ivl_25", 24 0, L_0000024d15434350;  1 drivers
v0000024d153b4830_0 .net *"_ivl_28", 24 0, L_0000024d15432ff0;  1 drivers
L_0000024d153ce198 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b6590_0 .net *"_ivl_31", 8 0, L_0000024d153ce198;  1 drivers
v0000024d153b4a10_0 .net *"_ivl_32", 24 0, L_0000024d15434210;  1 drivers
v0000024d153b5f50_0 .net *"_ivl_35", 24 0, L_0000024d15433db0;  1 drivers
L_0000024d153ce1e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b5870_0 .net *"_ivl_38", 8 0, L_0000024d153ce1e0;  1 drivers
v0000024d153b4ab0_0 .net *"_ivl_39", 24 0, L_0000024d154331d0;  1 drivers
v0000024d153b4330_0 .net *"_ivl_42", 24 0, L_0000024d15434850;  1 drivers
L_0000024d153ce228 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b4470_0 .net *"_ivl_45", 8 0, L_0000024d153ce228;  1 drivers
v0000024d153b5c30_0 .net *"_ivl_46", 24 0, L_0000024d15433270;  1 drivers
v0000024d153b46f0_0 .net *"_ivl_49", 24 0, L_0000024d15434170;  1 drivers
L_0000024d153ce078 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b59b0_0 .net *"_ivl_5", 8 0, L_0000024d153ce078;  1 drivers
L_0000024d153ce270 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b55f0_0 .net *"_ivl_52", 8 0, L_0000024d153ce270;  1 drivers
v0000024d153b48d0_0 .net *"_ivl_53", 24 0, L_0000024d15434c10;  1 drivers
v0000024d153b3e30_0 .net *"_ivl_56", 24 0, L_0000024d15433e50;  1 drivers
L_0000024d153ce2b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000024d153b4650_0 .net *"_ivl_59", 8 0, L_0000024d153ce2b8;  1 drivers
v0000024d153b4b50_0 .net *"_ivl_7", 24 0, L_0000024d154345d0;  1 drivers
L_0000024d154333b0 .concat [ 16 9 0 0], L_0000024d15432370, L_0000024d153ce078;
L_0000024d154345d0 .concat [ 16 9 0 0], L_0000024d15430f70, L_0000024d153ce0c0;
L_0000024d15432af0 .arith/sum 25, L_0000024d154333b0, L_0000024d154345d0;
L_0000024d15435110 .concat [ 16 9 0 0], L_0000024d15430e30, L_0000024d153ce108;
L_0000024d15435250 .arith/sum 25, L_0000024d15432af0, L_0000024d15435110;
L_0000024d15432f50 .concat [ 16 9 0 0], L_0000024d154318d0, L_0000024d153ce150;
L_0000024d15434350 .arith/sum 25, L_0000024d15435250, L_0000024d15432f50;
L_0000024d15432ff0 .concat [ 16 9 0 0], L_0000024d15431fb0, L_0000024d153ce198;
L_0000024d15434210 .arith/sum 25, L_0000024d15434350, L_0000024d15432ff0;
L_0000024d15433db0 .concat [ 16 9 0 0], L_0000024d154313d0, L_0000024d153ce1e0;
L_0000024d154331d0 .arith/sum 25, L_0000024d15434210, L_0000024d15433db0;
L_0000024d15434850 .concat [ 16 9 0 0], L_0000024d15431470, L_0000024d153ce228;
L_0000024d15433270 .arith/sum 25, L_0000024d154331d0, L_0000024d15434850;
L_0000024d15434170 .concat [ 16 9 0 0], L_0000024d154315b0, L_0000024d153ce270;
L_0000024d15434c10 .arith/sum 25, L_0000024d15433270, L_0000024d15434170;
L_0000024d15433e50 .concat [ 16 9 0 0], L_0000024d15432550, L_0000024d153ce2b8;
L_0000024d15433a90 .arith/sum 25, L_0000024d15434c10, L_0000024d15433e50;
S_0000024d153b1bc0 .scope generate, "unpack_gen[0]" "unpack_gen[0]" 4 42, 4 42 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529eed0 .param/l "ch" 0 4 42, +C4<00>;
S_0000024d153b2b60 .scope generate, "element_gen[0]" "element_gen[0]" 4 43, 4 43 0, S_0000024d153b1bc0;
 .timescale -9 -12;
P_0000024d1529e7d0 .param/l "i_idx" 0 4 43, +C4<00>;
S_0000024d153b0450 .scope generate, "element_gen[1]" "element_gen[1]" 4 43, 4 43 0, S_0000024d153b1bc0;
 .timescale -9 -12;
P_0000024d1529e8d0 .param/l "i_idx" 0 4 43, +C4<01>;
S_0000024d153b1d50 .scope generate, "element_gen[2]" "element_gen[2]" 4 43, 4 43 0, S_0000024d153b1bc0;
 .timescale -9 -12;
P_0000024d1529e250 .param/l "i_idx" 0 4 43, +C4<010>;
S_0000024d153b1260 .scope generate, "element_gen[3]" "element_gen[3]" 4 43, 4 43 0, S_0000024d153b1bc0;
 .timescale -9 -12;
P_0000024d1529e390 .param/l "i_idx" 0 4 43, +C4<011>;
S_0000024d153b13f0 .scope generate, "element_gen[4]" "element_gen[4]" 4 43, 4 43 0, S_0000024d153b1bc0;
 .timescale -9 -12;
P_0000024d1529edd0 .param/l "i_idx" 0 4 43, +C4<0100>;
S_0000024d153b2390 .scope generate, "element_gen[5]" "element_gen[5]" 4 43, 4 43 0, S_0000024d153b1bc0;
 .timescale -9 -12;
P_0000024d1529ec50 .param/l "i_idx" 0 4 43, +C4<0101>;
S_0000024d153b2840 .scope generate, "element_gen[6]" "element_gen[6]" 4 43, 4 43 0, S_0000024d153b1bc0;
 .timescale -9 -12;
P_0000024d1529ecd0 .param/l "i_idx" 0 4 43, +C4<0110>;
S_0000024d153b34c0 .scope generate, "element_gen[7]" "element_gen[7]" 4 43, 4 43 0, S_0000024d153b1bc0;
 .timescale -9 -12;
P_0000024d1529ead0 .param/l "i_idx" 0 4 43, +C4<0111>;
S_0000024d153b1710 .scope generate, "element_gen[8]" "element_gen[8]" 4 43, 4 43 0, S_0000024d153b1bc0;
 .timescale -9 -12;
P_0000024d1529ed10 .param/l "i_idx" 0 4 43, +C4<01000>;
S_0000024d153b2520 .scope generate, "unpack_gen[1]" "unpack_gen[1]" 4 42, 4 42 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529df50 .param/l "ch" 0 4 42, +C4<01>;
S_0000024d153b26b0 .scope generate, "element_gen[0]" "element_gen[0]" 4 43, 4 43 0, S_0000024d153b2520;
 .timescale -9 -12;
P_0000024d1529e110 .param/l "i_idx" 0 4 43, +C4<00>;
S_0000024d153b2cf0 .scope generate, "element_gen[1]" "element_gen[1]" 4 43, 4 43 0, S_0000024d153b2520;
 .timescale -9 -12;
P_0000024d1529e2d0 .param/l "i_idx" 0 4 43, +C4<01>;
S_0000024d153b31a0 .scope generate, "element_gen[2]" "element_gen[2]" 4 43, 4 43 0, S_0000024d153b2520;
 .timescale -9 -12;
P_0000024d1529e310 .param/l "i_idx" 0 4 43, +C4<010>;
S_0000024d153b3650 .scope generate, "element_gen[3]" "element_gen[3]" 4 43, 4 43 0, S_0000024d153b2520;
 .timescale -9 -12;
P_0000024d1529e5d0 .param/l "i_idx" 0 4 43, +C4<011>;
S_0000024d153c0b90 .scope generate, "element_gen[4]" "element_gen[4]" 4 43, 4 43 0, S_0000024d153b2520;
 .timescale -9 -12;
P_0000024d1529fcd0 .param/l "i_idx" 0 4 43, +C4<0100>;
S_0000024d153c0a00 .scope generate, "element_gen[5]" "element_gen[5]" 4 43, 4 43 0, S_0000024d153b2520;
 .timescale -9 -12;
P_0000024d1529fe10 .param/l "i_idx" 0 4 43, +C4<0101>;
S_0000024d153c00a0 .scope generate, "element_gen[6]" "element_gen[6]" 4 43, 4 43 0, S_0000024d153b2520;
 .timescale -9 -12;
P_0000024d1529f450 .param/l "i_idx" 0 4 43, +C4<0110>;
S_0000024d153be2f0 .scope generate, "element_gen[7]" "element_gen[7]" 4 43, 4 43 0, S_0000024d153b2520;
 .timescale -9 -12;
P_0000024d1529fe50 .param/l "i_idx" 0 4 43, +C4<0111>;
S_0000024d153bec50 .scope generate, "element_gen[8]" "element_gen[8]" 4 43, 4 43 0, S_0000024d153b2520;
 .timescale -9 -12;
P_0000024d1529f2d0 .param/l "i_idx" 0 4 43, +C4<01000>;
S_0000024d153be160 .scope generate, "unpack_gen[2]" "unpack_gen[2]" 4 42, 4 42 0, S_0000024d153ae5d0;
 .timescale -9 -12;
P_0000024d1529f710 .param/l "ch" 0 4 42, +C4<010>;
S_0000024d153bff10 .scope generate, "element_gen[0]" "element_gen[0]" 4 43, 4 43 0, S_0000024d153be160;
 .timescale -9 -12;
P_0000024d1529f190 .param/l "i_idx" 0 4 43, +C4<00>;
S_0000024d153c0230 .scope generate, "element_gen[1]" "element_gen[1]" 4 43, 4 43 0, S_0000024d153be160;
 .timescale -9 -12;
P_0000024d1529fed0 .param/l "i_idx" 0 4 43, +C4<01>;
S_0000024d153bfa60 .scope generate, "element_gen[2]" "element_gen[2]" 4 43, 4 43 0, S_0000024d153be160;
 .timescale -9 -12;
P_0000024d1529f590 .param/l "i_idx" 0 4 43, +C4<010>;
S_0000024d153c03c0 .scope generate, "element_gen[3]" "element_gen[3]" 4 43, 4 43 0, S_0000024d153be160;
 .timescale -9 -12;
P_0000024d1529f250 .param/l "i_idx" 0 4 43, +C4<011>;
S_0000024d153be610 .scope generate, "element_gen[4]" "element_gen[4]" 4 43, 4 43 0, S_0000024d153be160;
 .timescale -9 -12;
P_0000024d1529f7d0 .param/l "i_idx" 0 4 43, +C4<0100>;
S_0000024d153c1b30 .scope generate, "element_gen[5]" "element_gen[5]" 4 43, 4 43 0, S_0000024d153be160;
 .timescale -9 -12;
P_0000024d1529f9d0 .param/l "i_idx" 0 4 43, +C4<0101>;
S_0000024d153bf420 .scope generate, "element_gen[6]" "element_gen[6]" 4 43, 4 43 0, S_0000024d153be160;
 .timescale -9 -12;
P_0000024d1529f490 .param/l "i_idx" 0 4 43, +C4<0110>;
S_0000024d153bf8d0 .scope generate, "element_gen[7]" "element_gen[7]" 4 43, 4 43 0, S_0000024d153be160;
 .timescale -9 -12;
P_0000024d1529f350 .param/l "i_idx" 0 4 43, +C4<0111>;
S_0000024d153bfbf0 .scope generate, "element_gen[8]" "element_gen[8]" 4 43, 4 43 0, S_0000024d153be160;
 .timescale -9 -12;
P_0000024d1529f390 .param/l "i_idx" 0 4 43, +C4<01000>;
S_0000024d153bde40 .scope generate, "weight_gen[0]" "weight_gen[0]" 3 127, 3 127 0, S_0000024d153749b0;
 .timescale -9 -12;
P_0000024d1529cdd0 .param/l "filt" 0 3 127, +C4<00>;
S_0000024d153bede0 .scope module, "weight_inst" "weight" 3 135, 5 2 0, S_0000024d153bde40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /OUTPUT 216 "multi_channel_weight_out";
    .port_info 4 /OUTPUT 1 "weight_valid";
P_0000024d152db4d0 .param/l "ADDR_WIDTH" 1 5 26, +C4<00000000000000000000000000000111>;
P_0000024d152db508 .param/l "FILTER_ID" 0 5 7, +C4<00000000000000000000000000000000>;
P_0000024d152db540 .param/str "INIT_FILE" 0 5 8, "weights.mem";
P_0000024d152db578 .param/l "INPUT_CHANNELS" 0 5 4, +C4<00000000000000000000000000000011>;
P_0000024d152db5b0 .param/l "KERNEL_SIZE" 0 5 5, +C4<00000000000000000000000000000011>;
P_0000024d152db5e8 .param/l "NUM_FILTERS" 0 5 3, +C4<00000000000000000000000000000011>;
P_0000024d152db620 .param/l "TOTAL_WEIGHTS" 1 5 23, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010001>;
P_0000024d152db658 .param/l "WEIGHTS_PER_CHANNEL" 1 5 24, +C4<0000000000000000000000000000000000000000000000000000000000001001>;
P_0000024d152db690 .param/l "WEIGHTS_PER_FILTER" 1 5 25, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011>;
P_0000024d152db6c8 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v0000024d153b5550_0 .var "base_addr", 6 0;
v0000024d153b5690_0 .net "clk", 0 0, v0000024d153b90b0_0;  alias, 1 drivers
v0000024d153b5730_0 .var "multi_channel_weight_out", 215 0;
v0000024d153b57d0_0 .net "read_enable", 0 0, L_0000024d153c51a0;  1 drivers
v0000024d153b6310_0 .var/i "read_idx", 31 0;
v0000024d153b5a50_0 .var "reading_weights", 0 0;
v0000024d153b5cd0_0 .net "rst_n", 0 0, v0000024d153c5c40_0;  alias, 1 drivers
v0000024d153b63b0 .array "weight_memory", 80 0, 7 0;
v0000024d153b5d70_0 .var "weight_valid", 0 0;
E_0000024d1529fa50/0 .event negedge, v0000024d153b5cd0_0;
E_0000024d1529fa50/1 .event posedge, v0000024d153b5690_0;
E_0000024d1529fa50 .event/or E_0000024d1529fa50/0, E_0000024d1529fa50/1;
S_0000024d153bdfd0 .scope generate, "weight_gen[1]" "weight_gen[1]" 3 127, 3 127 0, S_0000024d153749b0;
 .timescale -9 -12;
P_0000024d1529fad0 .param/l "filt" 0 3 127, +C4<01>;
S_0000024d153bfd80 .scope module, "weight_inst" "weight" 3 135, 5 2 0, S_0000024d153bdfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /OUTPUT 216 "multi_channel_weight_out";
    .port_info 4 /OUTPUT 1 "weight_valid";
P_0000024d153227a0 .param/l "ADDR_WIDTH" 1 5 26, +C4<00000000000000000000000000000111>;
P_0000024d153227d8 .param/l "FILTER_ID" 0 5 7, +C4<00000000000000000000000000000001>;
P_0000024d15322810 .param/str "INIT_FILE" 0 5 8, "weights.mem";
P_0000024d15322848 .param/l "INPUT_CHANNELS" 0 5 4, +C4<00000000000000000000000000000011>;
P_0000024d15322880 .param/l "KERNEL_SIZE" 0 5 5, +C4<00000000000000000000000000000011>;
P_0000024d153228b8 .param/l "NUM_FILTERS" 0 5 3, +C4<00000000000000000000000000000011>;
P_0000024d153228f0 .param/l "TOTAL_WEIGHTS" 1 5 23, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010001>;
P_0000024d15322928 .param/l "WEIGHTS_PER_CHANNEL" 1 5 24, +C4<0000000000000000000000000000000000000000000000000000000000001001>;
P_0000024d15322960 .param/l "WEIGHTS_PER_FILTER" 1 5 25, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011>;
P_0000024d15322998 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v0000024d153b7fd0_0 .var "base_addr", 6 0;
v0000024d153b6db0_0 .net "clk", 0 0, v0000024d153b90b0_0;  alias, 1 drivers
v0000024d153b6810_0 .var "multi_channel_weight_out", 215 0;
v0000024d153b7530_0 .net "read_enable", 0 0, L_0000024d153c5880;  1 drivers
v0000024d153b8c50_0 .var/i "read_idx", 31 0;
v0000024d153b8610_0 .var "reading_weights", 0 0;
v0000024d153b66d0_0 .net "rst_n", 0 0, v0000024d153c5c40_0;  alias, 1 drivers
v0000024d153b8cf0 .array "weight_memory", 80 0, 7 0;
v0000024d153b8a70_0 .var "weight_valid", 0 0;
S_0000024d153bf100 .scope generate, "weight_gen[2]" "weight_gen[2]" 3 127, 3 127 0, S_0000024d153749b0;
 .timescale -9 -12;
P_0000024d152a0090 .param/l "filt" 0 3 127, +C4<010>;
S_0000024d153beac0 .scope module, "weight_inst" "weight" 3 135, 5 2 0, S_0000024d153bf100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /OUTPUT 216 "multi_channel_weight_out";
    .port_info 4 /OUTPUT 1 "weight_valid";
P_0000024d152dc140 .param/l "ADDR_WIDTH" 1 5 26, +C4<00000000000000000000000000000111>;
P_0000024d152dc178 .param/l "FILTER_ID" 0 5 7, +C4<00000000000000000000000000000010>;
P_0000024d152dc1b0 .param/str "INIT_FILE" 0 5 8, "weights.mem";
P_0000024d152dc1e8 .param/l "INPUT_CHANNELS" 0 5 4, +C4<00000000000000000000000000000011>;
P_0000024d152dc220 .param/l "KERNEL_SIZE" 0 5 5, +C4<00000000000000000000000000000011>;
P_0000024d152dc258 .param/l "NUM_FILTERS" 0 5 3, +C4<00000000000000000000000000000011>;
P_0000024d152dc290 .param/l "TOTAL_WEIGHTS" 1 5 23, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010001>;
P_0000024d152dc2c8 .param/l "WEIGHTS_PER_CHANNEL" 1 5 24, +C4<0000000000000000000000000000000000000000000000000000000000001001>;
P_0000024d152dc300 .param/l "WEIGHTS_PER_FILTER" 1 5 25, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011>;
P_0000024d152dc338 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
v0000024d153b7ad0_0 .var "base_addr", 6 0;
v0000024d153b75d0_0 .net "clk", 0 0, v0000024d153b90b0_0;  alias, 1 drivers
v0000024d153b6d10_0 .var "multi_channel_weight_out", 215 0;
v0000024d153b7670_0 .net "read_enable", 0 0, L_0000024d153c4b60;  1 drivers
v0000024d153b7490_0 .var/i "read_idx", 31 0;
v0000024d153b8b10_0 .var "reading_weights", 0 0;
v0000024d153b6f90_0 .net "rst_n", 0 0, v0000024d153c5c40_0;  alias, 1 drivers
v0000024d153b87f0 .array "weight_memory", 80 0, 7 0;
v0000024d153b6950_0 .var "weight_valid", 0 0;
S_0000024d153bf5b0 .scope generate, "window_gen[0]" "window_gen[0]" 3 148, 3 148 0, S_0000024d153749b0;
 .timescale -9 -12;
P_0000024d152a0d10 .param/l "ch" 0 3 148, +C4<00>;
S_0000024d153c0550 .scope module, "window_inst" "window" 3 156, 6 1 0, S_0000024d153bf5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "pixel_in";
    .port_info 3 /INPUT 1 "pixel_valid";
    .port_info 4 /INPUT 1 "frame_start";
    .port_info 5 /OUTPUT 72 "window_out";
    .port_info 6 /OUTPUT 1 "window_valid";
P_0000024d151dbd10 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
P_0000024d151dbd48 .param/l "IDLE" 1 6 29, C4<00>;
P_0000024d151dbd80 .param/l "IMG_HEIGHT" 0 6 4, +C4<00000000000000000000000000001000>;
P_0000024d151dbdb8 .param/l "IMG_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0000024d151dbdf0 .param/l "KERNEL_SIZE" 0 6 5, +C4<00000000000000000000000000000011>;
P_0000024d151dbe28 .param/l "LOAD" 1 6 29, C4<01>;
P_0000024d151dbe60 .param/l "PADDING" 0 6 7, +C4<000000000000000000000000000000001>;
P_0000024d151dbe98 .param/l "PROCESS" 1 6 29, C4<10>;
P_0000024d151dbed0 .param/l "STRIDE" 0 6 6, +C4<00000000000000000000000000000001>;
v0000024d153b8570_0 .net "clk", 0 0, v0000024d153b90b0_0;  alias, 1 drivers
v0000024d153b68b0_0 .var "current_state", 1 0;
v0000024d153b8430_0 .net "frame_start", 0 0, v0000024d153bb9f0_0;  alias, 1 drivers
v0000024d153b7710_0 .var/i "i", 31 0;
v0000024d153b7b70_0 .var/i "j", 31 0;
v0000024d153b6630_0 .var/i "k", 31 0;
v0000024d153b6e50 .array "line_buffer", 39 0, 7 0;
v0000024d153b7030_0 .var "next_state", 1 0;
v0000024d153bae10_0 .array/port v0000024d153bae10, 0;
v0000024d153b77b0_0 .net "pixel_in", 7 0, v0000024d153bae10_0;  1 drivers
v0000024d153b8d90_0 .net "pixel_valid", 0 0, v0000024d153bb810_0;  alias, 1 drivers
v0000024d153b7e90_0 .net "rst_n", 0 0, v0000024d153c5c40_0;  alias, 1 drivers
v0000024d153b7850_0 .var/s "src_x", 6 0;
v0000024d153b8070_0 .var/s "src_y", 6 0;
v0000024d153b6c70 .array "window_buffer", 8 0, 7 0;
v0000024d153b7990_0 .var "window_out", 71 0;
v0000024d153b7170_0 .var "window_valid", 0 0;
v0000024d153b6770_0 .var "x_pos", 5 0;
v0000024d153b86b0_0 .var "x_window", 5 0;
v0000024d153b69f0_0 .var "y_pos", 5 0;
v0000024d153b84d0_0 .var "y_window", 5 0;
v0000024d153b6c70_0 .array/port v0000024d153b6c70, 0;
v0000024d153b6c70_1 .array/port v0000024d153b6c70, 1;
v0000024d153b6c70_2 .array/port v0000024d153b6c70, 2;
v0000024d153b6c70_3 .array/port v0000024d153b6c70, 3;
E_0000024d1529ff90/0 .event anyedge, v0000024d153b6c70_0, v0000024d153b6c70_1, v0000024d153b6c70_2, v0000024d153b6c70_3;
v0000024d153b6c70_4 .array/port v0000024d153b6c70, 4;
v0000024d153b6c70_5 .array/port v0000024d153b6c70, 5;
v0000024d153b6c70_6 .array/port v0000024d153b6c70, 6;
v0000024d153b6c70_7 .array/port v0000024d153b6c70, 7;
E_0000024d1529ff90/1 .event anyedge, v0000024d153b6c70_4, v0000024d153b6c70_5, v0000024d153b6c70_6, v0000024d153b6c70_7;
v0000024d153b6c70_8 .array/port v0000024d153b6c70, 8;
E_0000024d1529ff90/2 .event anyedge, v0000024d153b6c70_8;
E_0000024d1529ff90 .event/or E_0000024d1529ff90/0, E_0000024d1529ff90/1, E_0000024d1529ff90/2;
E_0000024d152a0990/0 .event anyedge, v0000024d153b68b0_0, v0000024d153b8430_0, v0000024d153b69f0_0, v0000024d153b84d0_0;
E_0000024d152a0990/1 .event anyedge, v0000024d153b86b0_0;
E_0000024d152a0990 .event/or E_0000024d152a0990/0, E_0000024d152a0990/1;
S_0000024d153c06e0 .scope generate, "window_gen[1]" "window_gen[1]" 3 148, 3 148 0, S_0000024d153749b0;
 .timescale -9 -12;
P_0000024d152a0b10 .param/l "ch" 0 3 148, +C4<01>;
S_0000024d153c0870 .scope module, "window_inst" "window" 3 156, 6 1 0, S_0000024d153c06e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "pixel_in";
    .port_info 3 /INPUT 1 "pixel_valid";
    .port_info 4 /INPUT 1 "frame_start";
    .port_info 5 /OUTPUT 72 "window_out";
    .port_info 6 /OUTPUT 1 "window_valid";
P_0000024d14ff2d00 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
P_0000024d14ff2d38 .param/l "IDLE" 1 6 29, C4<00>;
P_0000024d14ff2d70 .param/l "IMG_HEIGHT" 0 6 4, +C4<00000000000000000000000000001000>;
P_0000024d14ff2da8 .param/l "IMG_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0000024d14ff2de0 .param/l "KERNEL_SIZE" 0 6 5, +C4<00000000000000000000000000000011>;
P_0000024d14ff2e18 .param/l "LOAD" 1 6 29, C4<01>;
P_0000024d14ff2e50 .param/l "PADDING" 0 6 7, +C4<000000000000000000000000000000001>;
P_0000024d14ff2e88 .param/l "PROCESS" 1 6 29, C4<10>;
P_0000024d14ff2ec0 .param/l "STRIDE" 0 6 6, +C4<00000000000000000000000000000001>;
v0000024d153b6a90_0 .net "clk", 0 0, v0000024d153b90b0_0;  alias, 1 drivers
v0000024d153b6ef0_0 .var "current_state", 1 0;
v0000024d153b7d50_0 .net "frame_start", 0 0, v0000024d153bb9f0_0;  alias, 1 drivers
v0000024d153b6b30_0 .var/i "i", 31 0;
v0000024d153b6bd0_0 .var/i "j", 31 0;
v0000024d153b7c10_0 .var/i "k", 31 0;
v0000024d153b7a30 .array "line_buffer", 39 0, 7 0;
v0000024d153b8750_0 .var "next_state", 1 0;
v0000024d153bae10_1 .array/port v0000024d153bae10, 1;
v0000024d153b70d0_0 .net "pixel_in", 7 0, v0000024d153bae10_1;  1 drivers
v0000024d153b7cb0_0 .net "pixel_valid", 0 0, v0000024d153bb810_0;  alias, 1 drivers
v0000024d153b7210_0 .net "rst_n", 0 0, v0000024d153c5c40_0;  alias, 1 drivers
v0000024d153b72b0_0 .var/s "src_x", 6 0;
v0000024d153b78f0_0 .var/s "src_y", 6 0;
v0000024d153b7df0 .array "window_buffer", 8 0, 7 0;
v0000024d153b7f30_0 .var "window_out", 71 0;
v0000024d153b8110_0 .var "window_valid", 0 0;
v0000024d153b7350_0 .var "x_pos", 5 0;
v0000024d153b73f0_0 .var "x_window", 5 0;
v0000024d153b81b0_0 .var "y_pos", 5 0;
v0000024d153b8250_0 .var "y_window", 5 0;
v0000024d153b7df0_0 .array/port v0000024d153b7df0, 0;
v0000024d153b7df0_1 .array/port v0000024d153b7df0, 1;
v0000024d153b7df0_2 .array/port v0000024d153b7df0, 2;
v0000024d153b7df0_3 .array/port v0000024d153b7df0, 3;
E_0000024d152a01d0/0 .event anyedge, v0000024d153b7df0_0, v0000024d153b7df0_1, v0000024d153b7df0_2, v0000024d153b7df0_3;
v0000024d153b7df0_4 .array/port v0000024d153b7df0, 4;
v0000024d153b7df0_5 .array/port v0000024d153b7df0, 5;
v0000024d153b7df0_6 .array/port v0000024d153b7df0, 6;
v0000024d153b7df0_7 .array/port v0000024d153b7df0, 7;
E_0000024d152a01d0/1 .event anyedge, v0000024d153b7df0_4, v0000024d153b7df0_5, v0000024d153b7df0_6, v0000024d153b7df0_7;
v0000024d153b7df0_8 .array/port v0000024d153b7df0, 8;
E_0000024d152a01d0/2 .event anyedge, v0000024d153b7df0_8;
E_0000024d152a01d0 .event/or E_0000024d152a01d0/0, E_0000024d152a01d0/1, E_0000024d152a01d0/2;
E_0000024d152a0650/0 .event anyedge, v0000024d153b6ef0_0, v0000024d153b8430_0, v0000024d153b81b0_0, v0000024d153b8250_0;
E_0000024d152a0650/1 .event anyedge, v0000024d153b73f0_0;
E_0000024d152a0650 .event/or E_0000024d152a0650/0, E_0000024d152a0650/1;
S_0000024d153be480 .scope generate, "window_gen[2]" "window_gen[2]" 3 148, 3 148 0, S_0000024d153749b0;
 .timescale -9 -12;
P_0000024d152a0c10 .param/l "ch" 0 3 148, +C4<010>;
S_0000024d153be7a0 .scope module, "window_inst" "window" 3 156, 6 1 0, S_0000024d153be480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "pixel_in";
    .port_info 3 /INPUT 1 "pixel_valid";
    .port_info 4 /INPUT 1 "frame_start";
    .port_info 5 /OUTPUT 72 "window_out";
    .port_info 6 /OUTPUT 1 "window_valid";
P_0000024d14ff2f00 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
P_0000024d14ff2f38 .param/l "IDLE" 1 6 29, C4<00>;
P_0000024d14ff2f70 .param/l "IMG_HEIGHT" 0 6 4, +C4<00000000000000000000000000001000>;
P_0000024d14ff2fa8 .param/l "IMG_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0000024d14ff2fe0 .param/l "KERNEL_SIZE" 0 6 5, +C4<00000000000000000000000000000011>;
P_0000024d14ff3018 .param/l "LOAD" 1 6 29, C4<01>;
P_0000024d14ff3050 .param/l "PADDING" 0 6 7, +C4<000000000000000000000000000000001>;
P_0000024d14ff3088 .param/l "PROCESS" 1 6 29, C4<10>;
P_0000024d14ff30c0 .param/l "STRIDE" 0 6 6, +C4<00000000000000000000000000000001>;
v0000024d153b82f0_0 .net "clk", 0 0, v0000024d153b90b0_0;  alias, 1 drivers
v0000024d153b8890_0 .var "current_state", 1 0;
v0000024d153b8390_0 .net "frame_start", 0 0, v0000024d153bb9f0_0;  alias, 1 drivers
v0000024d153b8930_0 .var/i "i", 31 0;
v0000024d153b89d0_0 .var/i "j", 31 0;
v0000024d153b8bb0_0 .var/i "k", 31 0;
v0000024d153ba410 .array "line_buffer", 39 0, 7 0;
v0000024d153baa50_0 .var "next_state", 1 0;
v0000024d153bae10_2 .array/port v0000024d153bae10, 2;
v0000024d153b9d30_0 .net "pixel_in", 7 0, v0000024d153bae10_2;  1 drivers
v0000024d153bb4f0_0 .net "pixel_valid", 0 0, v0000024d153bb810_0;  alias, 1 drivers
v0000024d153bb270_0 .net "rst_n", 0 0, v0000024d153c5c40_0;  alias, 1 drivers
v0000024d153b96f0_0 .var/s "src_x", 6 0;
v0000024d153baff0_0 .var/s "src_y", 6 0;
v0000024d153b9ab0 .array "window_buffer", 8 0, 7 0;
v0000024d153b9dd0_0 .var "window_out", 71 0;
v0000024d153ba0f0_0 .var "window_valid", 0 0;
v0000024d153b9970_0 .var "x_pos", 5 0;
v0000024d153ba050_0 .var "x_window", 5 0;
v0000024d153ba870_0 .var "y_pos", 5 0;
v0000024d153b9790_0 .var "y_window", 5 0;
v0000024d153b9ab0_0 .array/port v0000024d153b9ab0, 0;
v0000024d153b9ab0_1 .array/port v0000024d153b9ab0, 1;
v0000024d153b9ab0_2 .array/port v0000024d153b9ab0, 2;
v0000024d153b9ab0_3 .array/port v0000024d153b9ab0, 3;
E_0000024d152a0110/0 .event anyedge, v0000024d153b9ab0_0, v0000024d153b9ab0_1, v0000024d153b9ab0_2, v0000024d153b9ab0_3;
v0000024d153b9ab0_4 .array/port v0000024d153b9ab0, 4;
v0000024d153b9ab0_5 .array/port v0000024d153b9ab0, 5;
v0000024d153b9ab0_6 .array/port v0000024d153b9ab0, 6;
v0000024d153b9ab0_7 .array/port v0000024d153b9ab0, 7;
E_0000024d152a0110/1 .event anyedge, v0000024d153b9ab0_4, v0000024d153b9ab0_5, v0000024d153b9ab0_6, v0000024d153b9ab0_7;
v0000024d153b9ab0_8 .array/port v0000024d153b9ab0, 8;
E_0000024d152a0110/2 .event anyedge, v0000024d153b9ab0_8;
E_0000024d152a0110 .event/or E_0000024d152a0110/0, E_0000024d152a0110/1, E_0000024d152a0110/2;
E_0000024d152a0690/0 .event anyedge, v0000024d153b8890_0, v0000024d153b8430_0, v0000024d153ba870_0, v0000024d153b9790_0;
E_0000024d152a0690/1 .event anyedge, v0000024d153ba050_0;
E_0000024d152a0690 .event/or E_0000024d152a0690/0, E_0000024d152a0690/1;
S_0000024d153c1810 .scope task, "generate_test_pattern" "generate_test_pattern" 2 254, 2 254 0, S_0000024d15198630;
 .timescale -9 -12;
v0000024d153bb090_0 .var/i "pattern_type", 31 0;
TD_conv_tb.generate_test_pattern ;
    %load/vec4 v0000024d153bb090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.78, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_10.79, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_10.80, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_10.81, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_10.82, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_10.83, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_10.84, 6;
    %vpi_call 2 346 "$display", "Generating simple increment test pattern" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_10.87 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.88, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_10.89 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.90, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_10.91 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.92, 5;
    %load/vec4 v0000024d153c4700_0;
    %muli 8, 0, 32;
    %load/vec4 v0000024d153b95b0_0;
    %add;
    %load/vec4 v0000024d153bb590_0;
    %muli 64, 0, 32;
    %add;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_10.91;
T_10.92 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_10.89;
T_10.90 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_10.87;
T_10.88 ;
    %jmp T_10.86;
T_10.78 ;
    %vpi_call 2 259 "$display", "Generating gradient test pattern" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_10.93 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.94, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_10.95 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.96, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_10.97 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.98, 5;
    %load/vec4 v0000024d153bb590_0;
    %muli 64, 0, 32;
    %load/vec4 v0000024d153c4700_0;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0000024d153b95b0_0;
    %add;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.99, 5;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
T_10.99 ;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_10.97;
T_10.98 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_10.95;
T_10.96 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_10.93;
T_10.94 ;
    %jmp T_10.86;
T_10.79 ;
    %vpi_call 2 272 "$display", "Generating checkerboard test pattern" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_10.101 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.102, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_10.103 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.104, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_10.105 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.106, 5;
    %load/vec4 v0000024d153c4700_0;
    %load/vec4 v0000024d153b95b0_0;
    %add;
    %load/vec4 v0000024d153bb590_0;
    %add;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.107, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_10.108, 8;
T_10.107 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.108, 8;
 ; End of false expr.
    %blend;
T_10.108;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_10.105;
T_10.106 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_10.103;
T_10.104 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_10.101;
T_10.102 ;
    %jmp T_10.86;
T_10.80 ;
    %vpi_call 2 283 "$display", "Generating random test pattern" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_10.109 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.110, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_10.111 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.112, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_10.113 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.114, 5;
    %vpi_func 2 287 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_10.115, 5;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
T_10.115 ;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_10.113;
T_10.114 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_10.111;
T_10.112 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_10.109;
T_10.110 ;
    %jmp T_10.86;
T_10.81 ;
    %vpi_call 2 296 "$display", "Generating all-zeros test pattern" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_10.117 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.118, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_10.119 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.120, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_10.121 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.122, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_10.121;
T_10.122 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_10.119;
T_10.120 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_10.117;
T_10.118 ;
    %jmp T_10.86;
T_10.82 ;
    %vpi_call 2 307 "$display", "Generating all-max test pattern" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_10.123 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.124, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_10.125 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.126, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_10.127 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.128, 5;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_10.127;
T_10.128 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_10.125;
T_10.126 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_10.123;
T_10.124 ;
    %jmp T_10.86;
T_10.83 ;
    %vpi_call 2 318 "$display", "Generating border test pattern" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_10.129 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.130, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_10.131 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.132, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_10.133 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.134, 5;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_10.139, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
T_10.139;
    %jmp/1 T_10.138, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_10.138;
    %jmp/1 T_10.137, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
T_10.137;
    %jmp/0xz  T_10.135, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
    %jmp T_10.136;
T_10.135 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
T_10.136 ;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_10.133;
T_10.134 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_10.131;
T_10.132 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_10.129;
T_10.130 ;
    %jmp T_10.86;
T_10.84 ;
    %vpi_call 2 332 "$display", "Generating diagonal test pattern" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
T_10.140 ;
    %load/vec4 v0000024d153bb590_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.141, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_10.142 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.143, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_10.144 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.145, 5;
    %load/vec4 v0000024d153c4700_0;
    %load/vec4 v0000024d153b95b0_0;
    %cmp/e;
    %jmp/1 T_10.148, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024d153c4700_0;
    %load/vec4 v0000024d153b95b0_0;
    %add;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
T_10.148;
    %jmp/0xz  T_10.146, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
    %jmp T_10.147;
T_10.146 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153bb590_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153c5600, 4, 0;
T_10.147 ;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_10.144;
T_10.145 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_10.142;
T_10.143 ;
    %load/vec4 v0000024d153bb590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb590_0, 0, 32;
    %jmp T_10.140;
T_10.141 ;
    %jmp T_10.86;
T_10.86 ;
    %pop/vec4 1;
    %end;
S_0000024d153c0d20 .scope task, "load_golden_weights" "load_golden_weights" 2 193, 2 193 0, S_0000024d15198630;
 .timescale -9 -12;
v0000024d153b91f0_0 .var/i "base_addr", 31 0;
v0000024d153baaf0_0 .var/i "ch_idx", 31 0;
v0000024d153b9330_0 .var/i "f_idx", 31 0;
v0000024d153b93d0_0 .var/i "kc_idx", 31 0;
v0000024d153bb130_0 .var/i "kr_idx", 31 0;
v0000024d153b9fb0_0 .var/i "offset", 31 0;
v0000024d153ba7d0_0 .var/i "weight_file", 31 0;
v0000024d153b9a10 .array "weight_memory", 80 0, 7 0;
TD_conv_tb.load_golden_weights ;
    %vpi_call 2 201 "$display", "Loading weights from %s...", P_0000024d150a7120 {0 0 0};
    %vpi_func 2 204 "$fopen" 32, P_0000024d150a7120, "r" {0 0 0};
    %store/vec4 v0000024d153ba7d0_0, 0, 32;
    %load/vec4 v0000024d153ba7d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.149, 4;
    %vpi_call 2 206 "$display", "ERROR: Cannot open weights file %s", P_0000024d150a7120 {0 0 0};
    %vpi_call 2 207 "$finish" {0 0 0};
T_11.149 ;
    %vpi_call 2 211 "$fclose", v0000024d153ba7d0_0 {0 0 0};
    %vpi_call 2 212 "$readmemh", P_0000024d150a7120, v0000024d153b9a10 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b9330_0, 0, 32;
T_11.151 ;
    %load/vec4 v0000024d153b9330_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.152, 5;
    %load/vec4 v0000024d153b9330_0;
    %pad/s 96;
    %muli 27, 0, 96;
    %pad/s 32;
    %store/vec4 v0000024d153b91f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153baaf0_0, 0, 32;
T_11.153 ;
    %load/vec4 v0000024d153baaf0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.154, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb130_0, 0, 32;
T_11.155 ;
    %load/vec4 v0000024d153bb130_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.156, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b93d0_0, 0, 32;
T_11.157 ;
    %load/vec4 v0000024d153b93d0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.158, 5;
    %load/vec4 v0000024d153baaf0_0;
    %muli 3, 0, 32;
    %muli 3, 0, 32;
    %load/vec4 v0000024d153bb130_0;
    %muli 3, 0, 32;
    %add;
    %load/vec4 v0000024d153b93d0_0;
    %add;
    %store/vec4 v0000024d153b9fb0_0, 0, 32;
    %load/vec4 v0000024d153b91f0_0;
    %load/vec4 v0000024d153b9fb0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153b9a10, 4;
    %load/vec4 v0000024d153b9330_0;
    %pad/s 37;
    %pad/s 42;
    %muli 27, 0, 42;
    %pad/s 43;
    %load/vec4 v0000024d153baaf0_0;
    %pad/s 36;
    %pad/s 40;
    %muli 9, 0, 40;
    %pad/s 43;
    %add;
    %pad/s 44;
    %load/vec4 v0000024d153bb130_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0000024d153b93d0_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153bbb30, 4, 0;
    %load/vec4 v0000024d153b93d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b93d0_0, 0, 32;
    %jmp T_11.157;
T_11.158 ;
    %load/vec4 v0000024d153bb130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb130_0, 0, 32;
    %jmp T_11.155;
T_11.156 ;
    %load/vec4 v0000024d153baaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153baaf0_0, 0, 32;
    %jmp T_11.153;
T_11.154 ;
    %load/vec4 v0000024d153b9330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b9330_0, 0, 32;
    %jmp T_11.151;
T_11.152 ;
    %vpi_call 2 227 "$display", "Golden weights loaded successfully (%0d weights)", P_0000024d150a7350 {0 0 0};
    %fork TD_conv_tb.display_weights, S_0000024d153757c0;
    %join;
    %end;
S_0000024d153bf740 .scope task, "verify_dut_weights" "verify_dut_weights" 2 635, 2 635 0, S_0000024d15198630;
 .timescale -9 -12;
TD_conv_tb.verify_dut_weights ;
    %vpi_call 2 637 "$display", "\012=== DUT Weight Verification ===" {0 0 0};
    %vpi_call 2 638 "$display", "Checking if DUT weights match expected weights for Filter 0..." {0 0 0};
    %vpi_call 2 641 "$display", "Expected Filter 0 weights (first channel, first row): 255, 0, 1" {0 0 0};
    %vpi_call 2 642 "$display", "DUT Filter 0 weights: Accessing dut.weight_inst.weight_mem..." {0 0 0};
    %vpi_func 2 646 "$test$plusargs" 32, "debug_weights" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.159, 4;
    %vpi_call 2 647 "$display", "Weight debugging enabled - checking DUT internal weights" {0 0 0};
T_12.159 ;
    %end;
S_0000024d153c0eb0 .scope task, "verify_position_0_0" "verify_position_0_0" 2 586, 2 586 0, S_0000024d15198630;
 .timescale -9 -12;
v0000024d153ba910_0 .var/i "ch", 31 0;
v0000024d153ba9b0_0 .var/i "kc", 31 0;
v0000024d153b9010_0 .var/i "kr", 31 0;
v0000024d153b9f10_0 .var/i "manual_sum_f0", 31 0;
v0000024d153b8f70_0 .var/i "manual_sum_f1", 31 0;
v0000024d153b9c90_0 .var/i "manual_sum_f2", 31 0;
v0000024d153bacd0_0 .var/i "pixel_val", 31 0;
v0000024d153bb1d0_0 .var/i "src_col", 31 0;
v0000024d153bb3b0_0 .var/i "src_row", 31 0;
TD_conv_tb.verify_position_0_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b9f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b8f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b9c90_0, 0, 32;
    %vpi_call 2 595 "$display", "Calculating position [0,0] manually:" {0 0 0};
    %vpi_call 2 596 "$display", "Window center: row=0, col=0" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153ba910_0, 0, 32;
T_13.161 ;
    %load/vec4 v0000024d153ba910_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.162, 5;
    %vpi_call 2 599 "$display", "Channel %0d:", v0000024d153ba910_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b9010_0, 0, 32;
T_13.163 ;
    %load/vec4 v0000024d153b9010_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.164, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153ba9b0_0, 0, 32;
T_13.165 ;
    %load/vec4 v0000024d153ba9b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.166, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024d153b9010_0;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0000024d153bb3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024d153ba9b0_0;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0000024d153bb1d0_0, 0, 32;
    %load/vec4 v0000024d153bb3b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_13.171, 5;
    %load/vec4 v0000024d153bb3b0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_13.171;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.170, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024d153bb1d0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_13.170;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.169, 9;
    %load/vec4 v0000024d153bb1d0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_13.169;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.167, 8;
    %load/vec4 v0000024d153ba910_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153bb3b0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153bb1d0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %pad/u 32;
    %store/vec4 v0000024d153bacd0_0, 0, 32;
    %jmp T_13.168;
T_13.167 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bacd0_0, 0, 32;
T_13.168 ;
    %load/vec4 v0000024d153ba910_0;
    %pad/s 36;
    %pad/s 40;
    %muli 9, 0, 40;
    %pad/s 41;
    %load/vec4 v0000024d153b9010_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 41;
    %add;
    %pad/s 42;
    %load/vec4 v0000024d153ba9b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bbb30, 4;
    %pushi/vec4 27, 0, 6;
    %pad/s 7;
    %load/vec4 v0000024d153ba910_0;
    %pad/s 36;
    %pad/s 40;
    %muli 9, 0, 40;
    %pad/s 7;
    %add;
    %pad/s 8;
    %load/vec4 v0000024d153b9010_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 8;
    %add;
    %pad/s 9;
    %load/vec4 v0000024d153ba9b0_0;
    %pad/s 9;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bbb30, 4;
    %pushi/vec4 54, 0, 7;
    %pad/s 8;
    %load/vec4 v0000024d153ba910_0;
    %pad/s 36;
    %pad/s 40;
    %muli 9, 0, 40;
    %pad/s 8;
    %add;
    %pad/s 9;
    %load/vec4 v0000024d153b9010_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 9;
    %add;
    %pad/s 10;
    %load/vec4 v0000024d153ba9b0_0;
    %pad/s 10;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bbb30, 4;
    %vpi_call 2 614 "$display", "  [%0d,%0d] src=(%0d,%0d) pixel=%0d weights: F0=%0d F1=%0d F2=%0d", v0000024d153b9010_0, v0000024d153ba9b0_0, v0000024d153bb3b0_0, v0000024d153bb1d0_0, v0000024d153bacd0_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0000024d153b9f10_0;
    %load/vec4 v0000024d153bacd0_0;
    %load/vec4 v0000024d153ba910_0;
    %pad/s 36;
    %pad/s 40;
    %muli 9, 0, 40;
    %pad/s 41;
    %load/vec4 v0000024d153b9010_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 41;
    %add;
    %pad/s 42;
    %load/vec4 v0000024d153ba9b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bbb30, 4;
    %pad/u 32;
    %mul;
    %add;
    %store/vec4 v0000024d153b9f10_0, 0, 32;
    %load/vec4 v0000024d153b8f70_0;
    %load/vec4 v0000024d153bacd0_0;
    %pushi/vec4 27, 0, 6;
    %pad/s 7;
    %load/vec4 v0000024d153ba910_0;
    %pad/s 36;
    %pad/s 40;
    %muli 9, 0, 40;
    %pad/s 7;
    %add;
    %pad/s 8;
    %load/vec4 v0000024d153b9010_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 8;
    %add;
    %pad/s 9;
    %load/vec4 v0000024d153ba9b0_0;
    %pad/s 9;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bbb30, 4;
    %pad/u 32;
    %mul;
    %add;
    %store/vec4 v0000024d153b8f70_0, 0, 32;
    %load/vec4 v0000024d153b9c90_0;
    %load/vec4 v0000024d153bacd0_0;
    %pushi/vec4 54, 0, 7;
    %pad/s 8;
    %load/vec4 v0000024d153ba910_0;
    %pad/s 36;
    %pad/s 40;
    %muli 9, 0, 40;
    %pad/s 8;
    %add;
    %pad/s 9;
    %load/vec4 v0000024d153b9010_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 9;
    %add;
    %pad/s 10;
    %load/vec4 v0000024d153ba9b0_0;
    %pad/s 10;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153bbb30, 4;
    %pad/u 32;
    %mul;
    %add;
    %store/vec4 v0000024d153b9c90_0, 0, 32;
    %load/vec4 v0000024d153ba9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153ba9b0_0, 0, 32;
    %jmp T_13.165;
T_13.166 ;
    %load/vec4 v0000024d153b9010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b9010_0, 0, 32;
    %jmp T_13.163;
T_13.164 ;
    %load/vec4 v0000024d153ba910_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153ba910_0, 0, 32;
    %jmp T_13.161;
T_13.162 ;
    %vpi_call 2 627 "$display", "Manual calculation results for [0,0]:" {0 0 0};
    %vpi_call 2 628 "$display", "  Filter 0: %0d (expected: %0d)", v0000024d153b9f10_0, &A<v0000024d153bba90, 0> {0 0 0};
    %vpi_call 2 629 "$display", "  Filter 1: %0d (expected: %0d)", v0000024d153b8f70_0, &A<v0000024d153bba90, 64> {0 0 0};
    %vpi_call 2 630 "$display", "  Filter 2: %0d (expected: %0d)", v0000024d153b9c90_0, &A<v0000024d153bba90, 128> {0 0 0};
    %end;
    .scope S_0000024d153bede0;
T_14 ;
    %vpi_call 5 42 "$readmemh", P_0000024d152db540, v0000024d153b63b0 {0 0 0};
    %vpi_call 5 43 "$display", "Weight ROM (Filter %0d): Loaded weights from %s", P_0000024d152db508, P_0000024d152db540 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000024d153bede0;
T_15 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b5cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 216;
    %assign/vec4 v0000024d153b5730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b5a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d153b6310_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024d153b5550_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000024d153b57d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.5, 10;
    %load/vec4 v0000024d153b5a50_0;
    %nor/r;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0000024d153b5d70_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153b5a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d153b6310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b5d70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024d153b5550_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000024d153b5a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0000024d153b6310_0;
    %pad/s 96;
    %cmpi/s 27, 0, 96;
    %jmp/0xz  T_15.8, 5;
    %load/vec4 v0000024d153b5550_0;
    %pad/u 32;
    %load/vec4 v0000024d153b6310_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000024d153b63b0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0000024d153b6310_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000024d153b5730_0, 4, 5;
    %load/vec4 v0000024d153b6310_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024d153b6310_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b5a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153b5d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d153b6310_0, 0;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0000024d153b57d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b5d70_0, 0;
T_15.10 ;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000024d153bfd80;
T_16 ;
    %vpi_call 5 42 "$readmemh", P_0000024d15322810, v0000024d153b8cf0 {0 0 0};
    %vpi_call 5 43 "$display", "Weight ROM (Filter %0d): Loaded weights from %s", P_0000024d153227d8, P_0000024d15322810 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000024d153bfd80;
T_17 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b66d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 216;
    %assign/vec4 v0000024d153b6810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b8a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b8610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d153b8c50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024d153b7fd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000024d153b7530_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.5, 10;
    %load/vec4 v0000024d153b8610_0;
    %nor/r;
    %and;
T_17.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0000024d153b8a70_0;
    %nor/r;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153b8610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d153b8c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b8a70_0, 0;
    %pushi/vec4 27, 0, 7;
    %assign/vec4 v0000024d153b7fd0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000024d153b8610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0000024d153b8c50_0;
    %pad/s 96;
    %cmpi/s 27, 0, 96;
    %jmp/0xz  T_17.8, 5;
    %load/vec4 v0000024d153b7fd0_0;
    %pad/u 32;
    %load/vec4 v0000024d153b8c50_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000024d153b8cf0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0000024d153b8c50_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000024d153b6810_0, 4, 5;
    %load/vec4 v0000024d153b8c50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024d153b8c50_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b8610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153b8a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d153b8c50_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000024d153b7530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b8a70_0, 0;
T_17.10 ;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000024d153beac0;
T_18 ;
    %vpi_call 5 42 "$readmemh", P_0000024d152dc1b0, v0000024d153b87f0 {0 0 0};
    %vpi_call 5 43 "$display", "Weight ROM (Filter %0d): Loaded weights from %s", P_0000024d152dc178, P_0000024d152dc1b0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000024d153beac0;
T_19 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b6f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 216;
    %assign/vec4 v0000024d153b6d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b6950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b8b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d153b7490_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000024d153b7ad0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000024d153b7670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.5, 10;
    %load/vec4 v0000024d153b8b10_0;
    %nor/r;
    %and;
T_19.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0000024d153b6950_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153b8b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d153b7490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b6950_0, 0;
    %pushi/vec4 54, 0, 7;
    %assign/vec4 v0000024d153b7ad0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000024d153b8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0000024d153b7490_0;
    %pad/s 96;
    %cmpi/s 27, 0, 96;
    %jmp/0xz  T_19.8, 5;
    %load/vec4 v0000024d153b7ad0_0;
    %pad/u 32;
    %load/vec4 v0000024d153b7490_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000024d153b87f0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0000024d153b7490_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000024d153b6d10_0, 4, 5;
    %load/vec4 v0000024d153b7490_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024d153b7490_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b8b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153b6950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d153b7490_0, 0;
T_19.9 ;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0000024d153b7670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b6950_0, 0;
T_19.10 ;
T_19.7 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000024d153c0550;
T_20 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024d153b68b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000024d153b7030_0;
    %assign/vec4 v0000024d153b68b0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024d153c0550;
T_21 ;
    %wait E_0000024d152a0990;
    %load/vec4 v0000024d153b68b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024d153b7030_0, 0, 2;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0000024d153b8430_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.6, 8;
T_21.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.6, 8;
 ; End of false expr.
    %blend;
T_21.6;
    %store/vec4 v0000024d153b7030_0, 0, 2;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0000024d153b69f0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_21.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_21.8, 8;
T_21.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.8, 8;
 ; End of false expr.
    %blend;
T_21.8;
    %store/vec4 v0000024d153b7030_0, 0, 2;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0000024d153b84d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.11, 5;
    %load/vec4 v0000024d153b86b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.11;
    %flag_set/vec4 8;
    %jmp/0 T_21.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.10, 8;
T_21.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_21.10, 8;
 ; End of false expr.
    %blend;
T_21.10;
    %store/vec4 v0000024d153b7030_0, 0, 2;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000024d153c0550;
T_22 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b6770_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b69f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000024d153b68b0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_22.4, 4;
    %load/vec4 v0000024d153b8430_0;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b6770_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b69f0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0000024d153b8d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.7, 9;
    %load/vec4 v0000024d153b68b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v0000024d153b6770_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b6770_0, 0;
    %load/vec4 v0000024d153b69f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000024d153b69f0_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0000024d153b6770_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000024d153b6770_0, 0;
T_22.9 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000024d153c0550;
T_23 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b7710_0, 0, 32;
T_23.2 ;
    %load/vec4 v0000024d153b7710_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b7b70_0, 0, 32;
T_23.4 ;
    %load/vec4 v0000024d153b7b70_0;
    %pad/s 33;
    %cmpi/s 10, 0, 33;
    %jmp/0xz T_23.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b7710_0;
    %pad/s 36;
    %pad/s 40;
    %muli 10, 0, 40;
    %pad/s 41;
    %load/vec4 v0000024d153b7b70_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b6e50, 0, 4;
    %load/vec4 v0000024d153b7b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b7b70_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0000024d153b7710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b7710_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000024d153b8d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.8, 9;
    %load/vec4 v0000024d153b68b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_23.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0000024d153b6770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b6630_0, 0, 32;
T_23.11 ;
    %load/vec4 v0000024d153b6630_0;
    %pad/s 33;
    %cmpi/s 10, 0, 33;
    %jmp/0xz T_23.12, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b69f0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 36;
    %pad/u 40;
    %muli 10, 0, 40;
    %pad/u 41;
    %load/vec4 v0000024d153b6630_0;
    %pad/s 41;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b6e50, 0, 4;
    %load/vec4 v0000024d153b6630_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b6630_0, 0, 32;
    %jmp T_23.11;
T_23.12 ;
T_23.9 ;
    %load/vec4 v0000024d153b77b0_0;
    %load/vec4 v0000024d153b69f0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 36;
    %pad/u 40;
    %muli 10, 0, 40;
    %pad/u 41;
    %load/vec4 v0000024d153b6770_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 41;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b6e50, 0, 4;
T_23.6 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024d153c0550;
T_24 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_24.3, 8;
    %load/vec4 v0000024d153b8430_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.3;
    %jmp/1 T_24.2, 8;
    %load/vec4 v0000024d153b68b0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_24.4, 4;
    %load/vec4 v0000024d153b7030_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.2;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b86b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b84d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000024d153b68b0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_24.7, 4;
    %load/vec4 v0000024d153b84d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %load/vec4 v0000024d153b86b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.8, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b86b0_0, 0;
    %load/vec4 v0000024d153b84d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000024d153b84d0_0, 0;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0000024d153b86b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000024d153b86b0_0, 0;
T_24.9 ;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000024d153c0550;
T_25 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b7170_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b7710_0, 0, 32;
T_25.2 ;
    %load/vec4 v0000024d153b7710_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b7b70_0, 0, 32;
T_25.4 ;
    %load/vec4 v0000024d153b7b70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_25.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b7710_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b7b70_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b6c70, 0, 4;
    %load/vec4 v0000024d153b7b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b7b70_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
    %load/vec4 v0000024d153b7710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b7710_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b7170_0, 0;
    %load/vec4 v0000024d153b68b0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_25.10, 4;
    %load/vec4 v0000024d153b86b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.9, 10;
    %load/vec4 v0000024d153b84d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.8, 9;
    %load/vec4 v0000024d153b84d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0000024d153b69f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b7710_0, 0, 32;
T_25.11 ;
    %load/vec4 v0000024d153b7710_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_25.12, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b7b70_0, 0, 32;
T_25.13 ;
    %load/vec4 v0000024d153b7b70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_25.14, 5;
    %load/vec4 v0000024d153b84d0_0;
    %pad/u 32;
    %load/vec4 v0000024d153b7710_0;
    %add;
    %subi 1, 0, 32;
    %pad/u 7;
    %store/vec4 v0000024d153b8070_0, 0, 7;
    %load/vec4 v0000024d153b86b0_0;
    %pad/u 32;
    %load/vec4 v0000024d153b7b70_0;
    %add;
    %subi 1, 0, 32;
    %pad/u 7;
    %store/vec4 v0000024d153b7850_0, 0, 7;
    %load/vec4 v0000024d153b8070_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_25.19, 5;
    %load/vec4 v0000024d153b8070_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.18, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024d153b7850_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.17, 9;
    %load/vec4 v0000024d153b7850_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.15, 8;
    %load/vec4 v0000024d153b8070_0;
    %pad/s 32;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 36;
    %pad/s 40;
    %muli 10, 0, 40;
    %pad/s 41;
    %load/vec4 v0000024d153b7850_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %pad/s 41;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153b6e50, 4;
    %load/vec4 v0000024d153b7710_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b7b70_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b6c70, 0, 4;
    %jmp T_25.16;
T_25.15 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b7710_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b7b70_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b6c70, 0, 4;
T_25.16 ;
    %load/vec4 v0000024d153b7b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b7b70_0, 0, 32;
    %jmp T_25.13;
T_25.14 ;
    %load/vec4 v0000024d153b7710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b7710_0, 0, 32;
    %jmp T_25.11;
T_25.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153b7170_0, 0;
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000024d153c0550;
T_26 ;
    %wait E_0000024d1529ff90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b7710_0, 0, 32;
T_26.0 ;
    %load/vec4 v0000024d153b7710_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b7b70_0, 0, 32;
T_26.2 ;
    %load/vec4 v0000024d153b7b70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_26.3, 5;
    %load/vec4 v0000024d153b7710_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b7b70_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153b6c70, 4;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000024d153b7710_0;
    %muli 3, 0, 32;
    %load/vec4 v0000024d153b7b70_0;
    %add;
    %sub;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000024d153b7990_0, 4, 8;
    %load/vec4 v0000024d153b7b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b7b70_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %load/vec4 v0000024d153b7710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b7710_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000024d153c0870;
T_27 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024d153b6ef0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000024d153b8750_0;
    %assign/vec4 v0000024d153b6ef0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000024d153c0870;
T_28 ;
    %wait E_0000024d152a0650;
    %load/vec4 v0000024d153b6ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024d153b8750_0, 0, 2;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0000024d153b7d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_28.6, 8;
T_28.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_28.6, 8;
 ; End of false expr.
    %blend;
T_28.6;
    %store/vec4 v0000024d153b8750_0, 0, 2;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0000024d153b81b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_28.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_28.8, 8;
T_28.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_28.8, 8;
 ; End of false expr.
    %blend;
T_28.8;
    %store/vec4 v0000024d153b8750_0, 0, 2;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0000024d153b8250_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_28.11, 5;
    %load/vec4 v0000024d153b73f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.11;
    %flag_set/vec4 8;
    %jmp/0 T_28.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_28.10, 8;
T_28.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_28.10, 8;
 ; End of false expr.
    %blend;
T_28.10;
    %store/vec4 v0000024d153b8750_0, 0, 2;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000024d153c0870;
T_29 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b7350_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b81b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000024d153b6ef0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_29.4, 4;
    %load/vec4 v0000024d153b7d50_0;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b7350_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b81b0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0000024d153b7cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.7, 9;
    %load/vec4 v0000024d153b6ef0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_29.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %load/vec4 v0000024d153b7350_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_29.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b7350_0, 0;
    %load/vec4 v0000024d153b81b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000024d153b81b0_0, 0;
    %jmp T_29.9;
T_29.8 ;
    %load/vec4 v0000024d153b7350_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000024d153b7350_0, 0;
T_29.9 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000024d153c0870;
T_30 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b6b30_0, 0, 32;
T_30.2 ;
    %load/vec4 v0000024d153b6b30_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b6bd0_0, 0, 32;
T_30.4 ;
    %load/vec4 v0000024d153b6bd0_0;
    %pad/s 33;
    %cmpi/s 10, 0, 33;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b6b30_0;
    %pad/s 36;
    %pad/s 40;
    %muli 10, 0, 40;
    %pad/s 41;
    %load/vec4 v0000024d153b6bd0_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b7a30, 0, 4;
    %load/vec4 v0000024d153b6bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b6bd0_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %load/vec4 v0000024d153b6b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b6b30_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000024d153b7cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.8, 9;
    %load/vec4 v0000024d153b6ef0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0000024d153b7350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b7c10_0, 0, 32;
T_30.11 ;
    %load/vec4 v0000024d153b7c10_0;
    %pad/s 33;
    %cmpi/s 10, 0, 33;
    %jmp/0xz T_30.12, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b81b0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 36;
    %pad/u 40;
    %muli 10, 0, 40;
    %pad/u 41;
    %load/vec4 v0000024d153b7c10_0;
    %pad/s 41;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b7a30, 0, 4;
    %load/vec4 v0000024d153b7c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b7c10_0, 0, 32;
    %jmp T_30.11;
T_30.12 ;
T_30.9 ;
    %load/vec4 v0000024d153b70d0_0;
    %load/vec4 v0000024d153b81b0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 36;
    %pad/u 40;
    %muli 10, 0, 40;
    %pad/u 41;
    %load/vec4 v0000024d153b7350_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 41;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b7a30, 0, 4;
T_30.6 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000024d153c0870;
T_31 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_31.3, 8;
    %load/vec4 v0000024d153b7d50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.3;
    %jmp/1 T_31.2, 8;
    %load/vec4 v0000024d153b6ef0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_31.4, 4;
    %load/vec4 v0000024d153b8750_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.2;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b73f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b8250_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000024d153b6ef0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_31.7, 4;
    %load/vec4 v0000024d153b8250_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_31.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v0000024d153b73f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.8, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b73f0_0, 0;
    %load/vec4 v0000024d153b8250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000024d153b8250_0, 0;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0000024d153b73f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000024d153b73f0_0, 0;
T_31.9 ;
T_31.5 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000024d153c0870;
T_32 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153b7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b8110_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b6b30_0, 0, 32;
T_32.2 ;
    %load/vec4 v0000024d153b6b30_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b6bd0_0, 0, 32;
T_32.4 ;
    %load/vec4 v0000024d153b6bd0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_32.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b6b30_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b6bd0_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b7df0, 0, 4;
    %load/vec4 v0000024d153b6bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b6bd0_0, 0, 32;
    %jmp T_32.4;
T_32.5 ;
    %load/vec4 v0000024d153b6b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b6b30_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153b8110_0, 0;
    %load/vec4 v0000024d153b6ef0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_32.10, 4;
    %load/vec4 v0000024d153b73f0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_32.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_32.9, 10;
    %load/vec4 v0000024d153b8250_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_32.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.8, 9;
    %load/vec4 v0000024d153b8250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0000024d153b81b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_32.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b6b30_0, 0, 32;
T_32.11 ;
    %load/vec4 v0000024d153b6b30_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_32.12, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b6bd0_0, 0, 32;
T_32.13 ;
    %load/vec4 v0000024d153b6bd0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_32.14, 5;
    %load/vec4 v0000024d153b8250_0;
    %pad/u 32;
    %load/vec4 v0000024d153b6b30_0;
    %add;
    %subi 1, 0, 32;
    %pad/u 7;
    %store/vec4 v0000024d153b78f0_0, 0, 7;
    %load/vec4 v0000024d153b73f0_0;
    %pad/u 32;
    %load/vec4 v0000024d153b6bd0_0;
    %add;
    %subi 1, 0, 32;
    %pad/u 7;
    %store/vec4 v0000024d153b72b0_0, 0, 7;
    %load/vec4 v0000024d153b78f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_32.19, 5;
    %load/vec4 v0000024d153b78f0_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_32.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_32.18, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024d153b72b0_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_32.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.17, 9;
    %load/vec4 v0000024d153b72b0_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_32.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.15, 8;
    %load/vec4 v0000024d153b78f0_0;
    %pad/s 32;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 36;
    %pad/s 40;
    %muli 10, 0, 40;
    %pad/s 41;
    %load/vec4 v0000024d153b72b0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %pad/s 41;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153b7a30, 4;
    %load/vec4 v0000024d153b6b30_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b6bd0_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b7df0, 0, 4;
    %jmp T_32.16;
T_32.15 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b6b30_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b6bd0_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b7df0, 0, 4;
T_32.16 ;
    %load/vec4 v0000024d153b6bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b6bd0_0, 0, 32;
    %jmp T_32.13;
T_32.14 ;
    %load/vec4 v0000024d153b6b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b6b30_0, 0, 32;
    %jmp T_32.11;
T_32.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153b8110_0, 0;
T_32.6 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000024d153c0870;
T_33 ;
    %wait E_0000024d152a01d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b6b30_0, 0, 32;
T_33.0 ;
    %load/vec4 v0000024d153b6b30_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_33.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b6bd0_0, 0, 32;
T_33.2 ;
    %load/vec4 v0000024d153b6bd0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_33.3, 5;
    %load/vec4 v0000024d153b6b30_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b6bd0_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153b7df0, 4;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000024d153b6b30_0;
    %muli 3, 0, 32;
    %load/vec4 v0000024d153b6bd0_0;
    %add;
    %sub;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000024d153b7f30_0, 4, 8;
    %load/vec4 v0000024d153b6bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b6bd0_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %load/vec4 v0000024d153b6b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b6b30_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000024d153be7a0;
T_34 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153bb270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024d153b8890_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000024d153baa50_0;
    %assign/vec4 v0000024d153b8890_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000024d153be7a0;
T_35 ;
    %wait E_0000024d152a0690;
    %load/vec4 v0000024d153b8890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024d153baa50_0, 0, 2;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000024d153b8390_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.6, 8;
T_35.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.6, 8;
 ; End of false expr.
    %blend;
T_35.6;
    %store/vec4 v0000024d153baa50_0, 0, 2;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000024d153ba870_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_35.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_35.8, 8;
T_35.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_35.8, 8;
 ; End of false expr.
    %blend;
T_35.8;
    %store/vec4 v0000024d153baa50_0, 0, 2;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000024d153b9790_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_35.11, 5;
    %load/vec4 v0000024d153ba050_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.11;
    %flag_set/vec4 8;
    %jmp/0 T_35.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_35.10, 8;
T_35.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_35.10, 8;
 ; End of false expr.
    %blend;
T_35.10;
    %store/vec4 v0000024d153baa50_0, 0, 2;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000024d153be7a0;
T_36 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153bb270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b9970_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153ba870_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000024d153b8890_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_36.4, 4;
    %load/vec4 v0000024d153b8390_0;
    %and;
T_36.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b9970_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153ba870_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0000024d153bb4f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.7, 9;
    %load/vec4 v0000024d153b8890_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.5, 8;
    %load/vec4 v0000024d153b9970_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_36.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b9970_0, 0;
    %load/vec4 v0000024d153ba870_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000024d153ba870_0, 0;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0000024d153b9970_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000024d153b9970_0, 0;
T_36.9 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000024d153be7a0;
T_37 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153bb270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b8930_0, 0, 32;
T_37.2 ;
    %load/vec4 v0000024d153b8930_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_37.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b89d0_0, 0, 32;
T_37.4 ;
    %load/vec4 v0000024d153b89d0_0;
    %pad/s 33;
    %cmpi/s 10, 0, 33;
    %jmp/0xz T_37.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b8930_0;
    %pad/s 36;
    %pad/s 40;
    %muli 10, 0, 40;
    %pad/s 41;
    %load/vec4 v0000024d153b89d0_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153ba410, 0, 4;
    %load/vec4 v0000024d153b89d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b89d0_0, 0, 32;
    %jmp T_37.4;
T_37.5 ;
    %load/vec4 v0000024d153b8930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b8930_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000024d153bb4f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.8, 9;
    %load/vec4 v0000024d153b8890_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_37.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0000024d153b9970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b8bb0_0, 0, 32;
T_37.11 ;
    %load/vec4 v0000024d153b8bb0_0;
    %pad/s 33;
    %cmpi/s 10, 0, 33;
    %jmp/0xz T_37.12, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153ba870_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 36;
    %pad/u 40;
    %muli 10, 0, 40;
    %pad/u 41;
    %load/vec4 v0000024d153b8bb0_0;
    %pad/s 41;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153ba410, 0, 4;
    %load/vec4 v0000024d153b8bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b8bb0_0, 0, 32;
    %jmp T_37.11;
T_37.12 ;
T_37.9 ;
    %load/vec4 v0000024d153b9d30_0;
    %load/vec4 v0000024d153ba870_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 36;
    %pad/u 40;
    %muli 10, 0, 40;
    %pad/u 41;
    %load/vec4 v0000024d153b9970_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 41;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153ba410, 0, 4;
T_37.6 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000024d153be7a0;
T_38 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153bb270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_38.3, 8;
    %load/vec4 v0000024d153b8390_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_38.3;
    %jmp/1 T_38.2, 8;
    %load/vec4 v0000024d153b8890_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_38.4, 4;
    %load/vec4 v0000024d153baa50_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_38.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_38.2;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153ba050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153b9790_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000024d153b8890_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_38.7, 4;
    %load/vec4 v0000024d153b9790_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_38.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.5, 8;
    %load/vec4 v0000024d153ba050_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.8, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024d153ba050_0, 0;
    %load/vec4 v0000024d153b9790_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000024d153b9790_0, 0;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v0000024d153ba050_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0000024d153ba050_0, 0;
T_38.9 ;
T_38.5 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000024d153be7a0;
T_39 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153bb270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153ba0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b8930_0, 0, 32;
T_39.2 ;
    %load/vec4 v0000024d153b8930_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_39.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b89d0_0, 0, 32;
T_39.4 ;
    %load/vec4 v0000024d153b89d0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_39.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b8930_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b89d0_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b9ab0, 0, 4;
    %load/vec4 v0000024d153b89d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b89d0_0, 0, 32;
    %jmp T_39.4;
T_39.5 ;
    %load/vec4 v0000024d153b8930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b8930_0, 0, 32;
    %jmp T_39.2;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153ba0f0_0, 0;
    %load/vec4 v0000024d153b8890_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_39.10, 4;
    %load/vec4 v0000024d153ba050_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_39.9, 10;
    %load/vec4 v0000024d153b9790_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.8, 9;
    %load/vec4 v0000024d153b9790_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0000024d153ba870_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_39.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b8930_0, 0, 32;
T_39.11 ;
    %load/vec4 v0000024d153b8930_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_39.12, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b89d0_0, 0, 32;
T_39.13 ;
    %load/vec4 v0000024d153b89d0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_39.14, 5;
    %load/vec4 v0000024d153b9790_0;
    %pad/u 32;
    %load/vec4 v0000024d153b8930_0;
    %add;
    %subi 1, 0, 32;
    %pad/u 7;
    %store/vec4 v0000024d153baff0_0, 0, 7;
    %load/vec4 v0000024d153ba050_0;
    %pad/u 32;
    %load/vec4 v0000024d153b89d0_0;
    %add;
    %subi 1, 0, 32;
    %pad/u 7;
    %store/vec4 v0000024d153b96f0_0, 0, 7;
    %load/vec4 v0000024d153baff0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_39.19, 5;
    %load/vec4 v0000024d153baff0_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_39.18, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024d153b96f0_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_39.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.17, 9;
    %load/vec4 v0000024d153b96f0_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.15, 8;
    %load/vec4 v0000024d153baff0_0;
    %pad/s 32;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 36;
    %pad/s 40;
    %muli 10, 0, 40;
    %pad/s 41;
    %load/vec4 v0000024d153b96f0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %pad/s 41;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153ba410, 4;
    %load/vec4 v0000024d153b8930_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b89d0_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b9ab0, 0, 4;
    %jmp T_39.16;
T_39.15 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000024d153b8930_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b89d0_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b9ab0, 0, 4;
T_39.16 ;
    %load/vec4 v0000024d153b89d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b89d0_0, 0, 32;
    %jmp T_39.13;
T_39.14 ;
    %load/vec4 v0000024d153b8930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b8930_0, 0, 32;
    %jmp T_39.11;
T_39.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153ba0f0_0, 0;
T_39.6 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000024d153be7a0;
T_40 ;
    %wait E_0000024d152a0110;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b8930_0, 0, 32;
T_40.0 ;
    %load/vec4 v0000024d153b8930_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b89d0_0, 0, 32;
T_40.2 ;
    %load/vec4 v0000024d153b89d0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_40.3, 5;
    %load/vec4 v0000024d153b8930_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000024d153b89d0_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153b9ab0, 4;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000024d153b8930_0;
    %muli 3, 0, 32;
    %load/vec4 v0000024d153b89d0_0;
    %add;
    %sub;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000024d153b9dd0_0, 4, 8;
    %load/vec4 v0000024d153b89d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b89d0_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %load/vec4 v0000024d153b8930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b8930_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000024d153749b0;
T_41 ;
    %wait E_0000024d1529fa50;
    %load/vec4 v0000024d153bac30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024d153b9510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024d153bab90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024d153bb310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153baeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153ba550_0, 0, 32;
T_41.2 ;
    %load/vec4 v0000024d153ba550_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_41.3, 5;
    %pushi/vec4 0, 0, 216;
    %ix/getv/s 3, v0000024d153ba550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b8e30, 0, 4;
    %load/vec4 v0000024d153ba550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153ba550_0, 0, 32;
    %jmp T_41.2;
T_41.3 ;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000024d153b9510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024d153b9510_0, 0;
    %jmp T_41.8;
T_41.4 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000024d153bab90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024d153b9510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d153baeb0_0, 0;
    %jmp T_41.8;
T_41.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153ba550_0, 0, 32;
T_41.9 ;
    %load/vec4 v0000024d153ba550_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_41.10, 5;
    %ix/getv/s 4, v0000024d153ba550_0;
    %load/vec4a v0000024d153b9290, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.13, 9;
    %load/vec4 v0000024d153bb310_0;
    %load/vec4 v0000024d153ba550_0;
    %part/s 1;
    %nor/r;
    %and;
T_41.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.11, 8;
    %ix/getv/s 4, v0000024d153ba550_0;
    %load/vec4a v0000024d153ba730, 4;
    %ix/getv/s 3, v0000024d153ba550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d153b8e30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000024d153ba550_0;
    %assign/vec4/off/d v0000024d153bb310_0, 4, 5;
    %vpi_call 3 90 "$display", "Conv: Loaded weights for filter %0d", v0000024d153ba550_0 {0 0 0};
T_41.11 ;
    %load/vec4 v0000024d153ba550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153ba550_0, 0, 32;
    %jmp T_41.9;
T_41.10 ;
    %load/vec4 v0000024d153bb310_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.14, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024d153bab90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024d153b9510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153baeb0_0, 0;
    %vpi_call 3 99 "$display", "Conv: All weights loaded to registers - ROM access no longer needed" {0 0 0};
T_41.14 ;
    %jmp T_41.8;
T_41.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d153baeb0_0, 0;
    %jmp T_41.8;
T_41.8 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000024d153749b0;
T_42 ;
    %wait E_0000024d152a5050;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b9e70_0, 0, 32;
T_42.0 ;
    %load/vec4 v0000024d153b9e70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_42.1, 5;
    %load/vec4 v0000024d153ba4b0_0;
    %load/vec4 v0000024d153b9e70_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/getv/s 4, v0000024d153b9e70_0;
    %store/vec4a v0000024d153bae10, 4, 0;
    %load/vec4 v0000024d153b9e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b9e70_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000024d15198630;
T_43 ;
    %delay 5000, 0;
    %load/vec4 v0000024d153b90b0_0;
    %inv;
    %store/vec4 v0000024d153b90b0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0000024d15198630;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d153b90b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c60a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb630_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000024d153bad70_0;
    %vpi_call 2 96 "$dumpfile", "conv_tb.vcd" {0 0 0};
    %vpi_call 2 97 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024d15198630 {0 0 0};
    %vpi_call 2 100 "$display", "=== Comprehensive Conv Module Test ===" {0 0 0};
    %vpi_call 2 101 "$display", "Configuration:" {0 0 0};
    %vpi_call 2 102 "$display", "  Image size: %0dx%0d", P_0000024d150a70e8, P_0000024d150a70b0 {0 0 0};
    %vpi_call 2 103 "$display", "  Output size: %0dx%0d", P_0000024d150a7238, P_0000024d150a7200 {0 0 0};
    %vpi_call 2 104 "$display", "  Channels: %0d, Filters: %0d", P_0000024d150a7158, P_0000024d150a71c8 {0 0 0};
    %vpi_call 2 105 "$display", "  Kernel size: %0dx%0d", P_0000024d150a7190, P_0000024d150a7190 {0 0 0};
    %vpi_call 2 106 "$display", "  Stride: %0d, Padding: %0d", P_0000024d150a72e0, P_0000024d150a72a8 {0 0 0};
    %vpi_call 2 107 "$display", "  Data width: %0d bits, Weight width: %0d bits", P_0000024d150a7078, P_0000024d150a73c0 {0 0 0};
    %vpi_call 2 108 "$display", "  Output width: %0d bits", P_0000024d150a7270 {0 0 0};
    %vpi_call 2 109 "$display", "  Weight file: %s", P_0000024d150a7120 {0 0 0};
    %vpi_call 2 110 "$display", "  Selected test case: %0d", P_0000024d150a7318 {0 0 0};
    %fork TD_conv_tb.load_golden_weights, S_0000024d153c0d20;
    %join;
    %vpi_call 2 116 "$display", "\012================================================================================" {0 0 0};
    %vpi_call 2 117 "$display", "Running Test Case %0d (Pattern Type %0d)", P_0000024d150a7318, P_0000024d150a7318 {0 0 0};
    %vpi_call 2 118 "$display", "================================================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d152e07c0_0, 0, 32;
    %fork TD_conv_tb.display_test_case_info, S_0000024d15198180;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb090_0, 0, 32;
    %fork TD_conv_tb.generate_test_pattern, S_0000024d153c1810;
    %join;
    %fork TD_conv_tb.display_test_image, S_0000024d15198310;
    %join;
    %fork TD_conv_tb.calculate_golden_reference, S_0000024d15198ae0;
    %join;
    %vpi_call 2 133 "$display", "\012=== Manual Verification for Position [0,0] ===" {0 0 0};
    %fork TD_conv_tb.verify_position_0_0, S_0000024d153c0eb0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d153c5c40_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000024d153bb770_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d153bb810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d153bb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bbd10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b98d0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d153c5c40_0, 0, 1;
T_44.0 ;
    %load/vec4 v0000024d153baeb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_44.1, 6;
    %wait E_0000024d152a5a90;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call 2 149 "$display", "DUT weights loaded successfully" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d153bb9f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d153bb9f0_0, 0, 1;
    %vpi_call 2 159 "$display", "Feeding image data..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
T_44.2 ;
    %load/vec4 v0000024d153c4700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_44.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
T_44.4 ;
    %load/vec4 v0000024d153b95b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_44.5, 5;
    %pushi/vec4 128, 0, 9;
    %pad/s 10;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 10;
    %add;
    %pad/s 11;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 11;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %pushi/vec4 64, 0, 8;
    %pad/s 9;
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 9;
    %add;
    %pad/s 10;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 10;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024d153c4700_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000024d153b95b0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000024d153c5600, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024d153bb770_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d153bb810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d153bb810_0, 0, 1;
    %load/vec4 v0000024d153b95b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b95b0_0, 0, 32;
    %jmp T_44.4;
T_44.5 ;
    %load/vec4 v0000024d153c4700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153c4700_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000024d153bb8b0_0, 0, 32;
    %vpi_call 2 171 "$display", "Waiting for %0d outputs...", v0000024d153bb8b0_0 {0 0 0};
T_44.6 ;
    %load/vec4 v0000024d153bbd10_0;
    %load/vec4 v0000024d153bb8b0_0;
    %cmp/s;
    %jmp/0xz T_44.7, 5;
    %delay 10000, 0;
    %jmp T_44.6;
T_44.7 ;
    %delay 100000, 0;
    %fork TD_conv_tb.display_results, S_0000024d15197ff0;
    %join;
    %fork TD_conv_tb.compare_results, S_0000024d15198e00;
    %join;
    %fork TD_conv_tb.verify_dut_weights, S_0000024d153bf740;
    %join;
    %fork TD_conv_tb.check_timing_alignment, S_0000024d15198c70;
    %join;
    %vpi_call 2 189 "$finish" {0 0 0};
    %end;
    .thread T_44;
    .scope S_0000024d15198630;
T_45 ;
    %wait E_0000024d152a5e10;
    %load/vec4 v0000024d153b9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0000024d153b98d0_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_45.2, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153b98d0_0, 0, 32;
    %load/vec4 v0000024d153bb6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb6d0_0, 0, 32;
T_45.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
T_45.4 ;
    %load/vec4 v0000024d153bb950_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_45.5, 5;
    %load/vec4 v0000024d153b9650_0;
    %load/vec4 v0000024d153bb950_0;
    %addi 1, 0, 32;
    %muli 20, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 19, 0, 34;
    %part/s 20;
    %load/vec4 v0000024d153bb950_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0000024d153bb6d0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v0000024d153b98d0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000024d153bb450, 4, 0;
    %load/vec4 v0000024d153bb950_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bb950_0, 0, 32;
    %jmp T_45.4;
T_45.5 ;
    %load/vec4 v0000024d153bbd10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153bbd10_0, 0, 32;
    %vpi_call 2 567 "$display", "Output %2d at [%0d,%0d]: Filter0=%0d, Filter1=%0d, Filter2=%0d", v0000024d153bbd10_0, v0000024d153bb6d0_0, v0000024d153b98d0_0, &PV<v0000024d153b9650_0, 0, 20>, &PV<v0000024d153b9650_0, 20, 20>, &PV<v0000024d153b9650_0, 40, 20> {0 0 0};
    %load/vec4 v0000024d153bbd10_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_45.6, 5;
    %vpi_call 2 575 "$display", "  Debug: conv_out = %h", v0000024d153b9650_0 {0 0 0};
    %vpi_call 2 576 "$display", "  Debug: Filter0 bits [19:0] = %h (%0d)", &PV<v0000024d153b9650_0, 0, 20>, &PV<v0000024d153b9650_0, 0, 20> {0 0 0};
    %vpi_call 2 577 "$display", "  Debug: Filter1 bits [39:20] = %h (%0d)", &PV<v0000024d153b9650_0, 20, 20>, &PV<v0000024d153b9650_0, 20, 20> {0 0 0};
    %vpi_call 2 578 "$display", "  Debug: Filter2 bits [59:40] = %h (%0d)", &PV<v0000024d153b9650_0, 40, 20>, &PV<v0000024d153b9650_0, 40, 20> {0 0 0};
T_45.6 ;
    %load/vec4 v0000024d153b98d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d153b98d0_0, 0, 32;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "conv_tb.v";
    "conv.v";
    "mult_acc_comb.v";
    "weight.v";
    "window.v";
