<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_rcm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_rcm.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_RCM_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_RCM_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 RCM</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Reset Control Module</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_RCM_SRS0 - System Reset Status Register 0</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_RCM_SRS1 - System Reset Status Register 1</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_RCM_RPFC - Reset Pin Filter Control register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_RCM_RPFW - Reset Pin Filter Width register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_RCM_MR - Mode Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - hw_rcm_t - Struct containing all module registers.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define HW_RCM_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * HW_RCM_SRS0 - System Reset Status Register 0</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="union__hw__rcm__srs0.html">  119</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__rcm__srs0.html">_hw_rcm_srs0</a></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    uint8_t U;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html">  122</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html">_hw_rcm_srs0_bitfields</a></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    {</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a860e9b1835621cc57906535ba4a90b5d">  124</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a860e9b1835621cc57906535ba4a90b5d">WAKEUP</a> : 1;            </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a24ca7da18981955d878a6dbd2bf0c001">  125</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a24ca7da18981955d878a6dbd2bf0c001">LVD</a> : 1;               </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a0055ee6f5c77803403b21bb54408196c">  126</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a0055ee6f5c77803403b21bb54408196c">LOC</a> : 1;               </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#ab3a3c04214ede4e79a45116dbac63818">  127</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#ab3a3c04214ede4e79a45116dbac63818">LOL</a> : 1;               </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a1151fbe5d3fd59459af29111bd9e1a36">  128</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a1151fbe5d3fd59459af29111bd9e1a36">RESERVED0</a> : 1;         </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#ae941e40f1f18a62db47d62112196d8e6">  129</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#ae941e40f1f18a62db47d62112196d8e6">WDOGb</a> : 1;             </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a5af5da4bdc3d786ebcf4f1c0541d34ce">  130</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a5af5da4bdc3d786ebcf4f1c0541d34ce">PIN</a> : 1;               </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a98952b0a57d4048e3d2522b1313f64b9">  131</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a98952b0a57d4048e3d2522b1313f64b9">POR</a> : 1;               </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    } B;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;} <a class="code" href="union__hw__rcm__srs0.html">hw_rcm_srs0_t</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HW_RCM_SRS0_ADDR(x)      ((x) + 0x0U)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define HW_RCM_SRS0(x)           (*(__I hw_rcm_srs0_t *) HW_RCM_SRS0_ADDR(x))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define HW_RCM_SRS0_RD(x)        (HW_RCM_SRS0(x).U)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_SRS0 bitfields</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define BP_RCM_SRS0_WAKEUP   (0U)          </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define BM_RCM_SRS0_WAKEUP   (0x01U)       </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define BS_RCM_SRS0_WAKEUP   (1U)          </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define BR_RCM_SRS0_WAKEUP(x) (BITBAND_ACCESS8(HW_RCM_SRS0_ADDR(x), BP_RCM_SRS0_WAKEUP))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define BP_RCM_SRS0_LVD      (1U)          </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define BM_RCM_SRS0_LVD      (0x02U)       </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define BS_RCM_SRS0_LVD      (1U)          </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define BR_RCM_SRS0_LVD(x)   (BITBAND_ACCESS8(HW_RCM_SRS0_ADDR(x), BP_RCM_SRS0_LVD))</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define BP_RCM_SRS0_LOC      (2U)          </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define BM_RCM_SRS0_LOC      (0x04U)       </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define BS_RCM_SRS0_LOC      (1U)          </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define BR_RCM_SRS0_LOC(x)   (BITBAND_ACCESS8(HW_RCM_SRS0_ADDR(x), BP_RCM_SRS0_LOC))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BP_RCM_SRS0_LOL      (3U)          </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define BM_RCM_SRS0_LOL      (0x08U)       </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define BS_RCM_SRS0_LOL      (1U)          </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define BR_RCM_SRS0_LOL(x)   (BITBAND_ACCESS8(HW_RCM_SRS0_ADDR(x), BP_RCM_SRS0_LOL))</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define BP_RCM_SRS0_WDOG     (5U)          </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define BM_RCM_SRS0_WDOG     (0x20U)       </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define BS_RCM_SRS0_WDOG     (1U)          </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define BR_RCM_SRS0_WDOG(x)  (BITBAND_ACCESS8(HW_RCM_SRS0_ADDR(x), BP_RCM_SRS0_WDOG))</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BP_RCM_SRS0_PIN      (6U)          </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define BM_RCM_SRS0_PIN      (0x40U)       </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BS_RCM_SRS0_PIN      (1U)          </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define BR_RCM_SRS0_PIN(x)   (BITBAND_ACCESS8(HW_RCM_SRS0_ADDR(x), BP_RCM_SRS0_PIN))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define BP_RCM_SRS0_POR      (7U)          </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BM_RCM_SRS0_POR      (0x80U)       </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BS_RCM_SRS0_POR      (1U)          </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define BR_RCM_SRS0_POR(x)   (BITBAND_ACCESS8(HW_RCM_SRS0_ADDR(x), BP_RCM_SRS0_POR))</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * HW_RCM_SRS1 - System Reset Status Register 1</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="union__hw__rcm__srs1.html">  303</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__rcm__srs1.html">_hw_rcm_srs1</a></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;{</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    uint8_t U;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html">  306</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html">_hw_rcm_srs1_bitfields</a></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    {</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html#a8804b5c3226e9d934b9993793832d907">  308</a></span>&#160;        uint8_t JTAG : 1;              </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html#a63712712ce5d3199b675a6382d48a22b">  309</a></span>&#160;        uint8_t LOCKUP : 1;            </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html#ac8ebd31fe8ce4a05372eb5c9d12124f3">  310</a></span>&#160;        uint8_t SW : 1;                </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html#aeb4e3db6add5d45ac6194c7bd1617d14">  311</a></span>&#160;        uint8_t MDM_AP : 1;            </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html#a71553c5e402eeb08470ff3e3bf4f08b7">  312</a></span>&#160;        uint8_t EZPT : 1;              </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html#abd4ea56467ab6411c7ae0e4bdb90363c">  313</a></span>&#160;        uint8_t SACKERR : 1;           </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html#adfeac2fdab49212e6b2fc082bb7e1dc8">  314</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a1151fbe5d3fd59459af29111bd9e1a36">RESERVED0</a> : 2;         </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    } B;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;} <a class="code" href="union__hw__rcm__srs1.html">hw_rcm_srs1_t</a>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define HW_RCM_SRS1_ADDR(x)      ((x) + 0x1U)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define HW_RCM_SRS1(x)           (*(__I hw_rcm_srs1_t *) HW_RCM_SRS1_ADDR(x))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define HW_RCM_SRS1_RD(x)        (HW_RCM_SRS1(x).U)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_SRS1 bitfields</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define BP_RCM_SRS1_JTAG     (0U)          </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BM_RCM_SRS1_JTAG     (0x01U)       </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define BS_RCM_SRS1_JTAG     (1U)          </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define BR_RCM_SRS1_JTAG(x)  (BITBAND_ACCESS8(HW_RCM_SRS1_ADDR(x), BP_RCM_SRS1_JTAG))</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define BP_RCM_SRS1_LOCKUP   (1U)          </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define BM_RCM_SRS1_LOCKUP   (0x02U)       </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define BS_RCM_SRS1_LOCKUP   (1U)          </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BR_RCM_SRS1_LOCKUP(x) (BITBAND_ACCESS8(HW_RCM_SRS1_ADDR(x), BP_RCM_SRS1_LOCKUP))</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define BP_RCM_SRS1_SW       (2U)          </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define BM_RCM_SRS1_SW       (0x04U)       </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define BS_RCM_SRS1_SW       (1U)          </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define BR_RCM_SRS1_SW(x)    (BITBAND_ACCESS8(HW_RCM_SRS1_ADDR(x), BP_RCM_SRS1_SW))</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define BP_RCM_SRS1_MDM_AP   (3U)          </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BM_RCM_SRS1_MDM_AP   (0x08U)       </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define BS_RCM_SRS1_MDM_AP   (1U)          </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define BR_RCM_SRS1_MDM_AP(x) (BITBAND_ACCESS8(HW_RCM_SRS1_ADDR(x), BP_RCM_SRS1_MDM_AP))</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define BP_RCM_SRS1_EZPT     (4U)          </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BM_RCM_SRS1_EZPT     (0x10U)       </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define BS_RCM_SRS1_EZPT     (1U)          </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define BR_RCM_SRS1_EZPT(x)  (BITBAND_ACCESS8(HW_RCM_SRS1_ADDR(x), BP_RCM_SRS1_EZPT))</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define BP_RCM_SRS1_SACKERR  (5U)          </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define BM_RCM_SRS1_SACKERR  (0x20U)       </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define BS_RCM_SRS1_SACKERR  (1U)          </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define BR_RCM_SRS1_SACKERR(x) (BITBAND_ACCESS8(HW_RCM_SRS1_ADDR(x), BP_RCM_SRS1_SACKERR))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * HW_RCM_RPFC - Reset Pin Filter Control register</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="union__hw__rcm__rpfc.html">  467</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__rcm__rpfc.html">_hw_rcm_rpfc</a></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;{</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    uint8_t U;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields.html">  470</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields.html">_hw_rcm_rpfc_bitfields</a></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    {</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields.html#a3572a49431d60f650936690bc42cc8e0">  472</a></span>&#160;        uint8_t RSTFLTSRW : 2;         </div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields.html#ae9c6697d22eb6756e7bc29dcb765e156">  474</a></span>&#160;        uint8_t RSTFLTSS : 1;          </div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields.html#ada91173f515b58ff48cbc3ff20047898">  475</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a1151fbe5d3fd59459af29111bd9e1a36">RESERVED0</a> : 5;         </div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    } B;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;} <a class="code" href="union__hw__rcm__rpfc.html">hw_rcm_rpfc_t</a>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define HW_RCM_RPFC_ADDR(x)      ((x) + 0x4U)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define HW_RCM_RPFC(x)           (*(__IO hw_rcm_rpfc_t *) HW_RCM_RPFC_ADDR(x))</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define HW_RCM_RPFC_RD(x)        (HW_RCM_RPFC(x).U)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define HW_RCM_RPFC_WR(x, v)     (HW_RCM_RPFC(x).U = (v))</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define HW_RCM_RPFC_SET(x, v)    (HW_RCM_RPFC_WR(x, HW_RCM_RPFC_RD(x) |  (v)))</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define HW_RCM_RPFC_CLR(x, v)    (HW_RCM_RPFC_WR(x, HW_RCM_RPFC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define HW_RCM_RPFC_TOG(x, v)    (HW_RCM_RPFC_WR(x, HW_RCM_RPFC_RD(x) ^  (v)))</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_RPFC bitfields</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BP_RCM_RPFC_RSTFLTSRW (0U)         </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BM_RCM_RPFC_RSTFLTSRW (0x03U)      </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BS_RCM_RPFC_RSTFLTSRW (2U)         </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define BR_RCM_RPFC_RSTFLTSRW(x) (HW_RCM_RPFC(x).B.RSTFLTSRW)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define BF_RCM_RPFC_RSTFLTSRW(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_RCM_RPFC_RSTFLTSRW) &amp; BM_RCM_RPFC_RSTFLTSRW)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define BW_RCM_RPFC_RSTFLTSRW(x, v) (HW_RCM_RPFC_WR(x, (HW_RCM_RPFC_RD(x) &amp; ~BM_RCM_RPFC_RSTFLTSRW) | BF_RCM_RPFC_RSTFLTSRW(v)))</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BP_RCM_RPFC_RSTFLTSS (2U)          </span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define BM_RCM_RPFC_RSTFLTSS (0x04U)       </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define BS_RCM_RPFC_RSTFLTSS (1U)          </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define BR_RCM_RPFC_RSTFLTSS(x) (BITBAND_ACCESS8(HW_RCM_RPFC_ADDR(x), BP_RCM_RPFC_RSTFLTSS))</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define BF_RCM_RPFC_RSTFLTSS(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_RCM_RPFC_RSTFLTSS) &amp; BM_RCM_RPFC_RSTFLTSS)</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define BW_RCM_RPFC_RSTFLTSS(x, v) (BITBAND_ACCESS8(HW_RCM_RPFC_ADDR(x), BP_RCM_RPFC_RSTFLTSS) = (v))</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * HW_RCM_RPFW - Reset Pin Filter Width register</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="union__hw__rcm__rpfw.html">  559</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__rcm__rpfw.html">_hw_rcm_rpfw</a></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;{</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    uint8_t U;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="struct__hw__rcm__rpfw_1_1__hw__rcm__rpfw__bitfields.html">  562</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__rcm__rpfw_1_1__hw__rcm__rpfw__bitfields.html">_hw_rcm_rpfw_bitfields</a></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    {</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="struct__hw__rcm__rpfw_1_1__hw__rcm__rpfw__bitfields.html#a7c9026508ef6db9e0ff619c84ec579ec">  564</a></span>&#160;        uint8_t RSTFLTSEL : 5;         </div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="struct__hw__rcm__rpfw_1_1__hw__rcm__rpfw__bitfields.html#aab2f0821eab3fef84a44d85c09f82b01">  565</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a1151fbe5d3fd59459af29111bd9e1a36">RESERVED0</a> : 3;         </div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    } B;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;} <a class="code" href="union__hw__rcm__rpfw.html">hw_rcm_rpfw_t</a>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define HW_RCM_RPFW_ADDR(x)      ((x) + 0x5U)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define HW_RCM_RPFW(x)           (*(__IO hw_rcm_rpfw_t *) HW_RCM_RPFW_ADDR(x))</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define HW_RCM_RPFW_RD(x)        (HW_RCM_RPFW(x).U)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define HW_RCM_RPFW_WR(x, v)     (HW_RCM_RPFW(x).U = (v))</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define HW_RCM_RPFW_SET(x, v)    (HW_RCM_RPFW_WR(x, HW_RCM_RPFW_RD(x) |  (v)))</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define HW_RCM_RPFW_CLR(x, v)    (HW_RCM_RPFW_WR(x, HW_RCM_RPFW_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define HW_RCM_RPFW_TOG(x, v)    (HW_RCM_RPFW_WR(x, HW_RCM_RPFW_RD(x) ^  (v)))</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_RPFW bitfields</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define BP_RCM_RPFW_RSTFLTSEL (0U)         </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define BM_RCM_RPFW_RSTFLTSEL (0x1FU)      </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define BS_RCM_RPFW_RSTFLTSEL (5U)         </span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define BR_RCM_RPFW_RSTFLTSEL(x) (HW_RCM_RPFW(x).B.RSTFLTSEL)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define BF_RCM_RPFW_RSTFLTSEL(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_RCM_RPFW_RSTFLTSEL) &amp; BM_RCM_RPFW_RSTFLTSEL)</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define BW_RCM_RPFW_RSTFLTSEL(x, v) (HW_RCM_RPFW_WR(x, (HW_RCM_RPFW_RD(x) &amp; ~BM_RCM_RPFW_RSTFLTSEL) | BF_RCM_RPFW_RSTFLTSEL(v)))</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> * HW_RCM_MR - Mode Register</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="union__hw__rcm__mr.html">  653</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__rcm__mr.html">_hw_rcm_mr</a></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;{</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    uint8_t U;</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields.html">  656</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields.html">_hw_rcm_mr_bitfields</a></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    {</div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields.html#aa3d2da1748bb177743ff74075c168993">  658</a></span>&#160;        uint8_t <a class="code" href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a1151fbe5d3fd59459af29111bd9e1a36">RESERVED0</a> : 1;         </div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields.html#ad2b51b0b2df303dcf96d130feafbfc8a">  659</a></span>&#160;        uint8_t EZP_MS : 1;            </div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields.html#abf6ff1045628abeb614960c4f521b078">  660</a></span>&#160;        uint8_t RESERVED1 : 6;         </div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    } B;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;} <a class="code" href="union__hw__rcm__mr.html">hw_rcm_mr_t</a>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define HW_RCM_MR_ADDR(x)        ((x) + 0x7U)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define HW_RCM_MR(x)             (*(__I hw_rcm_mr_t *) HW_RCM_MR_ADDR(x))</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define HW_RCM_MR_RD(x)          (HW_RCM_MR(x).U)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"> * Constants &amp; macros for individual RCM_MR bitfields</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define BP_RCM_MR_EZP_MS     (1U)          </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define BM_RCM_MR_EZP_MS     (0x02U)       </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define BS_RCM_MR_EZP_MS     (1U)          </span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define BR_RCM_MR_EZP_MS(x)  (BITBAND_ACCESS8(HW_RCM_MR_ADDR(x), BP_RCM_MR_EZP_MS))</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment"> * hw_rcm_t - module struct</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="struct__hw__rcm.html">  703</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__rcm.html">_hw_rcm</a></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;{</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="struct__hw__rcm.html#af7f3aec73d3aa5fdd275fd25af4a265e">  705</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__rcm__srs0.html">hw_rcm_srs0_t</a> <a class="code" href="struct__hw__rcm.html#af7f3aec73d3aa5fdd275fd25af4a265e">SRS0</a>;                </div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="struct__hw__rcm.html#a5e0efd03b27f711dab85e4f3f18c4272">  706</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__rcm__srs1.html">hw_rcm_srs1_t</a> <a class="code" href="struct__hw__rcm.html#a5e0efd03b27f711dab85e4f3f18c4272">SRS1</a>;                </div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    uint8_t _reserved0[2];</div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="struct__hw__rcm.html#a3c232f51a7a96dd5a78a09cd823f4495">  708</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__rcm__rpfc.html">hw_rcm_rpfc_t</a> <a class="code" href="struct__hw__rcm.html#a3c232f51a7a96dd5a78a09cd823f4495">RPFC</a>;               </div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="struct__hw__rcm.html#a348d2ee757bbd9f7fd1dc5bed4bc3511">  709</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__rcm__rpfw.html">hw_rcm_rpfw_t</a> <a class="code" href="struct__hw__rcm.html#a348d2ee757bbd9f7fd1dc5bed4bc3511">RPFW</a>;               </div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    uint8_t _reserved1[1];</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="struct__hw__rcm.html#ab697d921c1115f1dbfc9c165e0b5de6f">  711</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__rcm__mr.html">hw_rcm_mr_t</a> <a class="code" href="struct__hw__rcm.html#ab697d921c1115f1dbfc9c165e0b5de6f">MR</a>;                    </div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;} <a class="code" href="struct__hw__rcm.html">hw_rcm_t</a>;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define HW_RCM(x)      (*(hw_rcm_t *)(x))</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_RCM_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields_html_a860e9b1835621cc57906535ba4a90b5d"><div class="ttname"><a href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a860e9b1835621cc57906535ba4a90b5d">_hw_rcm_srs0::_hw_rcm_srs0_bitfields::WAKEUP</a></div><div class="ttdeci">uint8_t WAKEUP</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:124</div></div>
<div class="ttc" id="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields_html"><div class="ttname"><a href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html">_hw_rcm_srs0::_hw_rcm_srs0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:122</div></div>
<div class="ttc" id="struct__hw__rcm_html_ab697d921c1115f1dbfc9c165e0b5de6f"><div class="ttname"><a href="struct__hw__rcm.html#ab697d921c1115f1dbfc9c165e0b5de6f">_hw_rcm::MR</a></div><div class="ttdeci">__I hw_rcm_mr_t MR</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:711</div></div>
<div class="ttc" id="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields_html_ab3a3c04214ede4e79a45116dbac63818"><div class="ttname"><a href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#ab3a3c04214ede4e79a45116dbac63818">_hw_rcm_srs0::_hw_rcm_srs0_bitfields::LOL</a></div><div class="ttdeci">uint8_t LOL</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:127</div></div>
<div class="ttc" id="union__hw__rcm__rpfc_html"><div class="ttname"><a href="union__hw__rcm__rpfc.html">_hw_rcm_rpfc</a></div><div class="ttdoc">HW_RCM_RPFC - Reset Pin Filter Control register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:467</div></div>
<div class="ttc" id="struct__hw__rcm_html_af7f3aec73d3aa5fdd275fd25af4a265e"><div class="ttname"><a href="struct__hw__rcm.html#af7f3aec73d3aa5fdd275fd25af4a265e">_hw_rcm::SRS0</a></div><div class="ttdeci">__I hw_rcm_srs0_t SRS0</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:705</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields_html_a5af5da4bdc3d786ebcf4f1c0541d34ce"><div class="ttname"><a href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a5af5da4bdc3d786ebcf4f1c0541d34ce">_hw_rcm_srs0::_hw_rcm_srs0_bitfields::PIN</a></div><div class="ttdeci">uint8_t PIN</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:130</div></div>
<div class="ttc" id="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields_html_a0055ee6f5c77803403b21bb54408196c"><div class="ttname"><a href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a0055ee6f5c77803403b21bb54408196c">_hw_rcm_srs0::_hw_rcm_srs0_bitfields::LOC</a></div><div class="ttdeci">uint8_t LOC</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:126</div></div>
<div class="ttc" id="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields_html_a1151fbe5d3fd59459af29111bd9e1a36"><div class="ttname"><a href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a1151fbe5d3fd59459af29111bd9e1a36">_hw_rcm_srs0::_hw_rcm_srs0_bitfields::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:128</div></div>
<div class="ttc" id="union__hw__rcm__mr_html"><div class="ttname"><a href="union__hw__rcm__mr.html">_hw_rcm_mr</a></div><div class="ttdoc">HW_RCM_MR - Mode Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:653</div></div>
<div class="ttc" id="struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields_html"><div class="ttname"><a href="struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields.html">_hw_rcm_mr::_hw_rcm_mr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:656</div></div>
<div class="ttc" id="union__hw__rcm__srs0_html"><div class="ttname"><a href="union__hw__rcm__srs0.html">_hw_rcm_srs0</a></div><div class="ttdoc">HW_RCM_SRS0 - System Reset Status Register 0 (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:119</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__rcm_html"><div class="ttname"><a href="struct__hw__rcm.html">_hw_rcm</a></div><div class="ttdoc">All RCM module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:703</div></div>
<div class="ttc" id="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields_html_ae941e40f1f18a62db47d62112196d8e6"><div class="ttname"><a href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#ae941e40f1f18a62db47d62112196d8e6">_hw_rcm_srs0::_hw_rcm_srs0_bitfields::WDOGb</a></div><div class="ttdeci">uint8_t WDOGb</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:129</div></div>
<div class="ttc" id="struct__hw__rcm_html_a348d2ee757bbd9f7fd1dc5bed4bc3511"><div class="ttname"><a href="struct__hw__rcm.html#a348d2ee757bbd9f7fd1dc5bed4bc3511">_hw_rcm::RPFW</a></div><div class="ttdeci">__IO hw_rcm_rpfw_t RPFW</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:709</div></div>
<div class="ttc" id="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields_html"><div class="ttname"><a href="struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields.html">_hw_rcm_srs1::_hw_rcm_srs1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:306</div></div>
<div class="ttc" id="union__hw__rcm__rpfw_html"><div class="ttname"><a href="union__hw__rcm__rpfw.html">_hw_rcm_rpfw</a></div><div class="ttdoc">HW_RCM_RPFW - Reset Pin Filter Width register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:559</div></div>
<div class="ttc" id="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields_html_a24ca7da18981955d878a6dbd2bf0c001"><div class="ttname"><a href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a24ca7da18981955d878a6dbd2bf0c001">_hw_rcm_srs0::_hw_rcm_srs0_bitfields::LVD</a></div><div class="ttdeci">uint8_t LVD</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:125</div></div>
<div class="ttc" id="union__hw__rcm__srs1_html"><div class="ttname"><a href="union__hw__rcm__srs1.html">_hw_rcm_srs1</a></div><div class="ttdoc">HW_RCM_SRS1 - System Reset Status Register 1 (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:303</div></div>
<div class="ttc" id="struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields_html"><div class="ttname"><a href="struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields.html">_hw_rcm_rpfc::_hw_rcm_rpfc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:470</div></div>
<div class="ttc" id="struct__hw__rcm__rpfw_1_1__hw__rcm__rpfw__bitfields_html"><div class="ttname"><a href="struct__hw__rcm__rpfw_1_1__hw__rcm__rpfw__bitfields.html">_hw_rcm_rpfw::_hw_rcm_rpfw_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:562</div></div>
<div class="ttc" id="struct__hw__rcm_html_a5e0efd03b27f711dab85e4f3f18c4272"><div class="ttname"><a href="struct__hw__rcm.html#a5e0efd03b27f711dab85e4f3f18c4272">_hw_rcm::SRS1</a></div><div class="ttdeci">__I hw_rcm_srs1_t SRS1</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:706</div></div>
<div class="ttc" id="struct__hw__rcm_html_a3c232f51a7a96dd5a78a09cd823f4495"><div class="ttname"><a href="struct__hw__rcm.html#a3c232f51a7a96dd5a78a09cd823f4495">_hw_rcm::RPFC</a></div><div class="ttdeci">__IO hw_rcm_rpfc_t RPFC</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:708</div></div>
<div class="ttc" id="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields_html_a98952b0a57d4048e3d2522b1313f64b9"><div class="ttname"><a href="struct__hw__rcm__srs0_1_1__hw__rcm__srs0__bitfields.html#a98952b0a57d4048e3d2522b1313f64b9">_hw_rcm_srs0::_hw_rcm_srs0_bitfields::POR</a></div><div class="ttdeci">uint8_t POR</div><div class="ttdef"><b>Definition:</b> MK64F12_rcm.h:131</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
