
Ljetne_prakse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007da4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ec  08007f78  08007f78  00017f78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008564  08008564  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  08008564  08008564  00018564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800856c  0800856c  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800856c  0800856c  0001856c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008570  08008570  00018570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08008574  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000208  0800877c  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  0800877c  000204c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e5cd  00000000  00000000  0002027b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002bb5  00000000  00000000  0002e848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d30  00000000  00000000  00031400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a13  00000000  00000000  00032130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000250bc  00000000  00000000  00032b43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000137c2  00000000  00000000  00057bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da3f5  00000000  00000000  0006b3c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000469c  00000000  00000000  001457b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00149e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000208 	.word	0x20000208
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007f5c 	.word	0x08007f5c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000020c 	.word	0x2000020c
 800020c:	08007f5c 	.word	0x08007f5c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b990 	b.w	8000f60 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f826 	bl	8000c98 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_f2ulz>:
 8000c58:	b5d0      	push	{r4, r6, r7, lr}
 8000c5a:	f7ff fc95 	bl	8000588 <__aeabi_f2d>
 8000c5e:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <__aeabi_f2ulz+0x38>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	4606      	mov	r6, r0
 8000c64:	460f      	mov	r7, r1
 8000c66:	f7ff fce7 	bl	8000638 <__aeabi_dmul>
 8000c6a:	f7ff ffbd 	bl	8000be8 <__aeabi_d2uiz>
 8000c6e:	4604      	mov	r4, r0
 8000c70:	f7ff fc68 	bl	8000544 <__aeabi_ui2d>
 8000c74:	4b07      	ldr	r3, [pc, #28]	; (8000c94 <__aeabi_f2ulz+0x3c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	f7ff fcde 	bl	8000638 <__aeabi_dmul>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	460b      	mov	r3, r1
 8000c80:	4630      	mov	r0, r6
 8000c82:	4639      	mov	r1, r7
 8000c84:	f7ff fb20 	bl	80002c8 <__aeabi_dsub>
 8000c88:	f7ff ffae 	bl	8000be8 <__aeabi_d2uiz>
 8000c8c:	4621      	mov	r1, r4
 8000c8e:	bdd0      	pop	{r4, r6, r7, pc}
 8000c90:	3df00000 	.word	0x3df00000
 8000c94:	41f00000 	.word	0x41f00000

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9e08      	ldr	r6, [sp, #32]
 8000c9e:	460d      	mov	r5, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	460f      	mov	r7, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4694      	mov	ip, r2
 8000cac:	d965      	bls.n	8000d7a <__udivmoddi4+0xe2>
 8000cae:	fab2 f382 	clz	r3, r2
 8000cb2:	b143      	cbz	r3, 8000cc6 <__udivmoddi4+0x2e>
 8000cb4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cb8:	f1c3 0220 	rsb	r2, r3, #32
 8000cbc:	409f      	lsls	r7, r3
 8000cbe:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc2:	4317      	orrs	r7, r2
 8000cc4:	409c      	lsls	r4, r3
 8000cc6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cca:	fa1f f58c 	uxth.w	r5, ip
 8000cce:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cd2:	0c22      	lsrs	r2, r4, #16
 8000cd4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cd8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cdc:	fb01 f005 	mul.w	r0, r1, r5
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	d90a      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ce8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cec:	f080 811c 	bcs.w	8000f28 <__udivmoddi4+0x290>
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	f240 8119 	bls.w	8000f28 <__udivmoddi4+0x290>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	4462      	add	r2, ip
 8000cfa:	1a12      	subs	r2, r2, r0
 8000cfc:	b2a4      	uxth	r4, r4
 8000cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d06:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0a:	fb00 f505 	mul.w	r5, r0, r5
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	d90a      	bls.n	8000d28 <__udivmoddi4+0x90>
 8000d12:	eb1c 0404 	adds.w	r4, ip, r4
 8000d16:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1a:	f080 8107 	bcs.w	8000f2c <__udivmoddi4+0x294>
 8000d1e:	42a5      	cmp	r5, r4
 8000d20:	f240 8104 	bls.w	8000f2c <__udivmoddi4+0x294>
 8000d24:	4464      	add	r4, ip
 8000d26:	3802      	subs	r0, #2
 8000d28:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2c:	1b64      	subs	r4, r4, r5
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11e      	cbz	r6, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40dc      	lsrs	r4, r3
 8000d34:	2300      	movs	r3, #0
 8000d36:	e9c6 4300 	strd	r4, r3, [r6]
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0xbc>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	f000 80ed 	beq.w	8000f22 <__udivmoddi4+0x28a>
 8000d48:	2100      	movs	r1, #0
 8000d4a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	fab3 f183 	clz	r1, r3
 8000d58:	2900      	cmp	r1, #0
 8000d5a:	d149      	bne.n	8000df0 <__udivmoddi4+0x158>
 8000d5c:	42ab      	cmp	r3, r5
 8000d5e:	d302      	bcc.n	8000d66 <__udivmoddi4+0xce>
 8000d60:	4282      	cmp	r2, r0
 8000d62:	f200 80f8 	bhi.w	8000f56 <__udivmoddi4+0x2be>
 8000d66:	1a84      	subs	r4, r0, r2
 8000d68:	eb65 0203 	sbc.w	r2, r5, r3
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	4617      	mov	r7, r2
 8000d70:	2e00      	cmp	r6, #0
 8000d72:	d0e2      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d74:	e9c6 4700 	strd	r4, r7, [r6]
 8000d78:	e7df      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d7a:	b902      	cbnz	r2, 8000d7e <__udivmoddi4+0xe6>
 8000d7c:	deff      	udf	#255	; 0xff
 8000d7e:	fab2 f382 	clz	r3, r2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f040 8090 	bne.w	8000ea8 <__udivmoddi4+0x210>
 8000d88:	1a8a      	subs	r2, r1, r2
 8000d8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d8e:	fa1f fe8c 	uxth.w	lr, ip
 8000d92:	2101      	movs	r1, #1
 8000d94:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d98:	fb07 2015 	mls	r0, r7, r5, r2
 8000d9c:	0c22      	lsrs	r2, r4, #16
 8000d9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000da2:	fb0e f005 	mul.w	r0, lr, r5
 8000da6:	4290      	cmp	r0, r2
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000daa:	eb1c 0202 	adds.w	r2, ip, r2
 8000dae:	f105 38ff 	add.w	r8, r5, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x122>
 8000db4:	4290      	cmp	r0, r2
 8000db6:	f200 80cb 	bhi.w	8000f50 <__udivmoddi4+0x2b8>
 8000dba:	4645      	mov	r5, r8
 8000dbc:	1a12      	subs	r2, r2, r0
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000dc4:	fb07 2210 	mls	r2, r7, r0, r2
 8000dc8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dcc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd0:	45a6      	cmp	lr, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x14e>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x14c>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f200 80bb 	bhi.w	8000f5a <__udivmoddi4+0x2c2>
 8000de4:	4610      	mov	r0, r2
 8000de6:	eba4 040e 	sub.w	r4, r4, lr
 8000dea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dee:	e79f      	b.n	8000d30 <__udivmoddi4+0x98>
 8000df0:	f1c1 0720 	rsb	r7, r1, #32
 8000df4:	408b      	lsls	r3, r1
 8000df6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dfa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dfe:	fa05 f401 	lsl.w	r4, r5, r1
 8000e02:	fa20 f307 	lsr.w	r3, r0, r7
 8000e06:	40fd      	lsrs	r5, r7
 8000e08:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e0c:	4323      	orrs	r3, r4
 8000e0e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e12:	fa1f fe8c 	uxth.w	lr, ip
 8000e16:	fb09 5518 	mls	r5, r9, r8, r5
 8000e1a:	0c1c      	lsrs	r4, r3, #16
 8000e1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e20:	fb08 f50e 	mul.w	r5, r8, lr
 8000e24:	42a5      	cmp	r5, r4
 8000e26:	fa02 f201 	lsl.w	r2, r2, r1
 8000e2a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e2e:	d90b      	bls.n	8000e48 <__udivmoddi4+0x1b0>
 8000e30:	eb1c 0404 	adds.w	r4, ip, r4
 8000e34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e38:	f080 8088 	bcs.w	8000f4c <__udivmoddi4+0x2b4>
 8000e3c:	42a5      	cmp	r5, r4
 8000e3e:	f240 8085 	bls.w	8000f4c <__udivmoddi4+0x2b4>
 8000e42:	f1a8 0802 	sub.w	r8, r8, #2
 8000e46:	4464      	add	r4, ip
 8000e48:	1b64      	subs	r4, r4, r5
 8000e4a:	b29d      	uxth	r5, r3
 8000e4c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e50:	fb09 4413 	mls	r4, r9, r3, r4
 8000e54:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e58:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x1da>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e68:	d26c      	bcs.n	8000f44 <__udivmoddi4+0x2ac>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	d96a      	bls.n	8000f44 <__udivmoddi4+0x2ac>
 8000e6e:	3b02      	subs	r3, #2
 8000e70:	4464      	add	r4, ip
 8000e72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e76:	fba3 9502 	umull	r9, r5, r3, r2
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	42ac      	cmp	r4, r5
 8000e80:	46c8      	mov	r8, r9
 8000e82:	46ae      	mov	lr, r5
 8000e84:	d356      	bcc.n	8000f34 <__udivmoddi4+0x29c>
 8000e86:	d053      	beq.n	8000f30 <__udivmoddi4+0x298>
 8000e88:	b156      	cbz	r6, 8000ea0 <__udivmoddi4+0x208>
 8000e8a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e8e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e92:	fa04 f707 	lsl.w	r7, r4, r7
 8000e96:	40ca      	lsrs	r2, r1
 8000e98:	40cc      	lsrs	r4, r1
 8000e9a:	4317      	orrs	r7, r2
 8000e9c:	e9c6 7400 	strd	r7, r4, [r6]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea8:	f1c3 0120 	rsb	r1, r3, #32
 8000eac:	fa02 fc03 	lsl.w	ip, r2, r3
 8000eb0:	fa20 f201 	lsr.w	r2, r0, r1
 8000eb4:	fa25 f101 	lsr.w	r1, r5, r1
 8000eb8:	409d      	lsls	r5, r3
 8000eba:	432a      	orrs	r2, r5
 8000ebc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec0:	fa1f fe8c 	uxth.w	lr, ip
 8000ec4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ec8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ed2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ed6:	428d      	cmp	r5, r1
 8000ed8:	fa04 f403 	lsl.w	r4, r4, r3
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x258>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ee6:	d22f      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000ee8:	428d      	cmp	r5, r1
 8000eea:	d92d      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000eec:	3802      	subs	r0, #2
 8000eee:	4461      	add	r1, ip
 8000ef0:	1b49      	subs	r1, r1, r5
 8000ef2:	b292      	uxth	r2, r2
 8000ef4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ef8:	fb07 1115 	mls	r1, r7, r5, r1
 8000efc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f00:	fb05 f10e 	mul.w	r1, r5, lr
 8000f04:	4291      	cmp	r1, r2
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x282>
 8000f08:	eb1c 0202 	adds.w	r2, ip, r2
 8000f0c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f10:	d216      	bcs.n	8000f40 <__udivmoddi4+0x2a8>
 8000f12:	4291      	cmp	r1, r2
 8000f14:	d914      	bls.n	8000f40 <__udivmoddi4+0x2a8>
 8000f16:	3d02      	subs	r5, #2
 8000f18:	4462      	add	r2, ip
 8000f1a:	1a52      	subs	r2, r2, r1
 8000f1c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f20:	e738      	b.n	8000d94 <__udivmoddi4+0xfc>
 8000f22:	4631      	mov	r1, r6
 8000f24:	4630      	mov	r0, r6
 8000f26:	e708      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000f28:	4639      	mov	r1, r7
 8000f2a:	e6e6      	b.n	8000cfa <__udivmoddi4+0x62>
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	e6fb      	b.n	8000d28 <__udivmoddi4+0x90>
 8000f30:	4548      	cmp	r0, r9
 8000f32:	d2a9      	bcs.n	8000e88 <__udivmoddi4+0x1f0>
 8000f34:	ebb9 0802 	subs.w	r8, r9, r2
 8000f38:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	e7a3      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000f40:	4645      	mov	r5, r8
 8000f42:	e7ea      	b.n	8000f1a <__udivmoddi4+0x282>
 8000f44:	462b      	mov	r3, r5
 8000f46:	e794      	b.n	8000e72 <__udivmoddi4+0x1da>
 8000f48:	4640      	mov	r0, r8
 8000f4a:	e7d1      	b.n	8000ef0 <__udivmoddi4+0x258>
 8000f4c:	46d0      	mov	r8, sl
 8000f4e:	e77b      	b.n	8000e48 <__udivmoddi4+0x1b0>
 8000f50:	3d02      	subs	r5, #2
 8000f52:	4462      	add	r2, ip
 8000f54:	e732      	b.n	8000dbc <__udivmoddi4+0x124>
 8000f56:	4608      	mov	r0, r1
 8000f58:	e70a      	b.n	8000d70 <__udivmoddi4+0xd8>
 8000f5a:	4464      	add	r4, ip
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	e742      	b.n	8000de6 <__udivmoddi4+0x14e>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <InitializeAHT20>:
/* ----------------------------------------------------------------------------------- */
/* Private function definitions ------------------------------------------------------ */
/* ----------------------------------------------------------------------------------- */

static void InitializeAHT20(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
	int aht20_state = AHT20_OK;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	607b      	str	r3, [r7, #4]

	HAL_Delay(20);
 8000f6e:	2014      	movs	r0, #20
 8000f70:	f001 fa46 	bl	8002400 <HAL_Delay>

	aht20_state = InitializeAHT20I2C();
 8000f74:	f000 f986 	bl	8001284 <InitializeAHT20I2C>
 8000f78:	6078      	str	r0, [r7, #4]

	ASSERT(aht20_state != AHT20_OK);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d006      	beq.n	8000f8e <InitializeAHT20+0x2a>
 8000f80:	4a11      	ldr	r2, [pc, #68]	; (8000fc8 <InitializeAHT20+0x64>)
 8000f82:	2339      	movs	r3, #57	; 0x39
 8000f84:	4911      	ldr	r1, [pc, #68]	; (8000fcc <InitializeAHT20+0x68>)
 8000f86:	4812      	ldr	r0, [pc, #72]	; (8000fd0 <InitializeAHT20+0x6c>)
 8000f88:	f004 fdc0 	bl	8005b0c <iprintf>
 8000f8c:	e7fe      	b.n	8000f8c <InitializeAHT20+0x28>

	HAL_Delay(40);
 8000f8e:	2028      	movs	r0, #40	; 0x28
 8000f90:	f001 fa36 	bl	8002400 <HAL_Delay>

	/* Initialize the sensor until calibration is successful */
	while(AHT20_checkCalibration() == false)
 8000f94:	e002      	b.n	8000f9c <InitializeAHT20+0x38>
	{
		aht20_state = AHT20_sensorInit();
 8000f96:	f000 f81d 	bl	8000fd4 <AHT20_sensorInit>
 8000f9a:	6078      	str	r0, [r7, #4]
	while(AHT20_checkCalibration() == false)
 8000f9c:	f000 f838 	bl	8001010 <AHT20_checkCalibration>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	f083 0301 	eor.w	r3, r3, #1
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d1f4      	bne.n	8000f96 <InitializeAHT20+0x32>
	}

	ASSERT(aht20_state != AHT20_OK);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d006      	beq.n	8000fc0 <InitializeAHT20+0x5c>
 8000fb2:	4a05      	ldr	r2, [pc, #20]	; (8000fc8 <InitializeAHT20+0x64>)
 8000fb4:	2343      	movs	r3, #67	; 0x43
 8000fb6:	4905      	ldr	r1, [pc, #20]	; (8000fcc <InitializeAHT20+0x68>)
 8000fb8:	4805      	ldr	r0, [pc, #20]	; (8000fd0 <InitializeAHT20+0x6c>)
 8000fba:	f004 fda7 	bl	8005b0c <iprintf>
 8000fbe:	e7fe      	b.n	8000fbe <InitializeAHT20+0x5a>

}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	08007f8a 	.word	0x08007f8a
 8000fcc:	08007f9c 	.word	0x08007f9c
 8000fd0:	08007fa0 	.word	0x08007fa0

08000fd4 <AHT20_sensorInit>:

static int AHT20_sensorInit(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
	/* reg[3] holds the initialization sequence */
	int aht20_state = AHT20_OK;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	607b      	str	r3, [r7, #4]

	uint8_t reg[3] = {0xBE, 0x08, 0x00};
 8000fde:	4a0b      	ldr	r2, [pc, #44]	; (800100c <AHT20_sensorInit+0x38>)
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	6812      	ldr	r2, [r2, #0]
 8000fe4:	4611      	mov	r1, r2
 8000fe6:	8019      	strh	r1, [r3, #0]
 8000fe8:	3302      	adds	r3, #2
 8000fea:	0c12      	lsrs	r2, r2, #16
 8000fec:	701a      	strb	r2, [r3, #0]
	aht20_state = TransmitI2CDataToAHT20(reg, 3);
 8000fee:	463b      	mov	r3, r7
 8000ff0:	2103      	movs	r1, #3
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f98e 	bl	8001314 <TransmitI2CDataToAHT20>
 8000ff8:	6078      	str	r0, [r7, #4]
	HAL_Delay(10); // Wait 10ms for initialization
 8000ffa:	200a      	movs	r0, #10
 8000ffc:	f001 fa00 	bl	8002400 <HAL_Delay>

	return aht20_state;
 8001000:	687b      	ldr	r3, [r7, #4]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	08007fc4 	.word	0x08007fc4

08001010 <AHT20_checkCalibration>:

static bool AHT20_checkCalibration(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
    uint8_t statusReg = 0x71; // Command for checking calibration
 8001016:	2371      	movs	r3, #113	; 0x71
 8001018:	71fb      	strb	r3, [r7, #7]
    uint8_t cal; // Result byte
    TransmitI2CDataToAHT20(&statusReg, 1);
 800101a:	1dfb      	adds	r3, r7, #7
 800101c:	2101      	movs	r1, #1
 800101e:	4618      	mov	r0, r3
 8001020:	f000 f978 	bl	8001314 <TransmitI2CDataToAHT20>
    ReceiveI2CDataFromAHT20(&cal, 1);
 8001024:	1dbb      	adds	r3, r7, #6
 8001026:	2101      	movs	r1, #1
 8001028:	4618      	mov	r0, r3
 800102a:	f000 f98f 	bl	800134c <ReceiveI2CDataFromAHT20>

    return ((cal >> 3) & 1) == 1; // Check if 4th bit is equal to 1 (calibration successful)
 800102e:	79bb      	ldrb	r3, [r7, #6]
 8001030:	08db      	lsrs	r3, r3, #3
 8001032:	b2db      	uxtb	r3, r3
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	2b00      	cmp	r3, #0
 800103a:	bf14      	ite	ne
 800103c:	2301      	movne	r3, #1
 800103e:	2300      	moveq	r3, #0
 8001040:	b2db      	uxtb	r3, r3
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <AHT20_triggerMeasurement>:

void AHT20_triggerMeasurement(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
	int aht20_state = AHT20_OK;
 8001052:	2300      	movs	r3, #0
 8001054:	617b      	str	r3, [r7, #20]

    while(AHT20_checkCalibration() == false) {
 8001056:	e002      	b.n	800105e <AHT20_triggerMeasurement+0x12>
    	aht20_state = AHT20_sensorInit();
 8001058:	f7ff ffbc 	bl	8000fd4 <AHT20_sensorInit>
 800105c:	6178      	str	r0, [r7, #20]
    while(AHT20_checkCalibration() == false) {
 800105e:	f7ff ffd7 	bl	8001010 <AHT20_checkCalibration>
 8001062:	4603      	mov	r3, r0
 8001064:	f083 0301 	eor.w	r3, r3, #1
 8001068:	b2db      	uxtb	r3, r3
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1f4      	bne.n	8001058 <AHT20_triggerMeasurement+0xc>
    }

    // Commands for triggering the measurement
    uint8_t measureCommand[3] = {0xAC, 0x33, 0x00};
 800106e:	4a3d      	ldr	r2, [pc, #244]	; (8001164 <AHT20_triggerMeasurement+0x118>)
 8001070:	f107 0308 	add.w	r3, r7, #8
 8001074:	6812      	ldr	r2, [r2, #0]
 8001076:	4611      	mov	r1, r2
 8001078:	8019      	strh	r1, [r3, #0]
 800107a:	3302      	adds	r3, #2
 800107c:	0c12      	lsrs	r2, r2, #16
 800107e:	701a      	strb	r2, [r3, #0]
    uint8_t status; // result status
    uint8_t data[6]; // data array

    TransmitI2CDataToAHT20(measureCommand, 3);
 8001080:	f107 0308 	add.w	r3, r7, #8
 8001084:	2103      	movs	r1, #3
 8001086:	4618      	mov	r0, r3
 8001088:	f000 f944 	bl	8001314 <TransmitI2CDataToAHT20>
    HAL_Delay(80); // Wait for measurement
 800108c:	2050      	movs	r0, #80	; 0x50
 800108e:	f001 f9b7 	bl	8002400 <HAL_Delay>

    ReceiveI2CDataFromAHT20(&status, 1); // Read status byte
 8001092:	1dfb      	adds	r3, r7, #7
 8001094:	2101      	movs	r1, #1
 8001096:	4618      	mov	r0, r3
 8001098:	f000 f958 	bl	800134c <ReceiveI2CDataFromAHT20>

    // Wait for status to be ready before continuing
    while (((status >> 7) & 1) != 0) {
 800109c:	e004      	b.n	80010a8 <AHT20_triggerMeasurement+0x5c>
        //printf("Waiting for read to complete\n");
        ReceiveI2CDataFromAHT20(&status, 1);
 800109e:	1dfb      	adds	r3, r7, #7
 80010a0:	2101      	movs	r1, #1
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f952 	bl	800134c <ReceiveI2CDataFromAHT20>
    while (((status >> 7) & 1) != 0) {
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	09db      	lsrs	r3, r3, #7
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1f3      	bne.n	800109e <AHT20_triggerMeasurement+0x52>
    }

    aht20_state = ReceiveI2CDataFromAHT20(data, 6); // Read all data
 80010b6:	463b      	mov	r3, r7
 80010b8:	2106      	movs	r1, #6
 80010ba:	4618      	mov	r0, r3
 80010bc:	f000 f946 	bl	800134c <ReceiveI2CDataFromAHT20>
 80010c0:	6178      	str	r0, [r7, #20]

    // Check the AHT20 datasheet for a clearer understanding, bytes data[1],[2], and half of
    // data[3] represent humidity, the other half of data[3] and data[4] and [5] represent temperature
    // The formulas for conversion to units of Celsius and Relative Humidity can be found there as well

    uint32_t humidity = data[1];
 80010c2:	787b      	ldrb	r3, [r7, #1]
 80010c4:	613b      	str	r3, [r7, #16]
    humidity <<= 8;
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	021b      	lsls	r3, r3, #8
 80010ca:	613b      	str	r3, [r7, #16]
    humidity |= data[2];
 80010cc:	78bb      	ldrb	r3, [r7, #2]
 80010ce:	461a      	mov	r2, r3
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	613b      	str	r3, [r7, #16]
    humidity <<= 4;
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	011b      	lsls	r3, r3, #4
 80010da:	613b      	str	r3, [r7, #16]
    humidity |= data[3] >> 4;
 80010dc:	78fb      	ldrb	r3, [r7, #3]
 80010de:	091b      	lsrs	r3, r3, #4
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	461a      	mov	r2, r3
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
    AHT20_interface.hum_val = ((float)humidity * 100) / 1048576;
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	ee07 3a90 	vmov	s15, r3
 80010f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010f4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001168 <AHT20_triggerMeasurement+0x11c>
 80010f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010fc:	eddf 6a1b 	vldr	s13, [pc, #108]	; 800116c <AHT20_triggerMeasurement+0x120>
 8001100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001104:	4b1a      	ldr	r3, [pc, #104]	; (8001170 <AHT20_triggerMeasurement+0x124>)
 8001106:	edc3 7a04 	vstr	s15, [r3, #16]

    uint32_t temp = data[3] & 0x0F;
 800110a:	78fb      	ldrb	r3, [r7, #3]
 800110c:	f003 030f 	and.w	r3, r3, #15
 8001110:	60fb      	str	r3, [r7, #12]
    temp <<= 8;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	021b      	lsls	r3, r3, #8
 8001116:	60fb      	str	r3, [r7, #12]
    temp |= data[4];
 8001118:	793b      	ldrb	r3, [r7, #4]
 800111a:	461a      	mov	r2, r3
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	4313      	orrs	r3, r2
 8001120:	60fb      	str	r3, [r7, #12]
    temp <<= 8;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	60fb      	str	r3, [r7, #12]
    temp |= data[5];
 8001128:	797b      	ldrb	r3, [r7, #5]
 800112a:	461a      	mov	r2, r3
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	4313      	orrs	r3, r2
 8001130:	60fb      	str	r3, [r7, #12]
    AHT20_interface.temp_val = ((float)temp * 200 / 1048576) - 50;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	ee07 3a90 	vmov	s15, r3
 8001138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800113c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001174 <AHT20_triggerMeasurement+0x128>
 8001140:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001144:	eddf 6a09 	vldr	s13, [pc, #36]	; 800116c <AHT20_triggerMeasurement+0x120>
 8001148:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800114c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001178 <AHT20_triggerMeasurement+0x12c>
 8001150:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001154:	4b06      	ldr	r3, [pc, #24]	; (8001170 <AHT20_triggerMeasurement+0x124>)
 8001156:	edc3 7a03 	vstr	s15, [r3, #12]

    (void)aht20_state; // Adding this to avoid warnings until assert is implemented
}
 800115a:	bf00      	nop
 800115c:	3718      	adds	r7, #24
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	08007fc8 	.word	0x08007fc8
 8001168:	42c80000 	.word	0x42c80000
 800116c:	49800000 	.word	0x49800000
 8001170:	20000000 	.word	0x20000000
 8001174:	43480000 	.word	0x43480000
 8001178:	42480000 	.word	0x42480000

0800117c <GetTemperatureValue>:

static int GetTemperatureValue(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	AHT20_triggerMeasurement();
 8001180:	f7ff ff64 	bl	800104c <AHT20_triggerMeasurement>

	return AHT20_interface.temp_val;
 8001184:	4b04      	ldr	r3, [pc, #16]	; (8001198 <GetTemperatureValue+0x1c>)
 8001186:	edd3 7a03 	vldr	s15, [r3, #12]
 800118a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800118e:	ee17 3a90 	vmov	r3, s15
}
 8001192:	4618      	mov	r0, r3
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000000 	.word	0x20000000

0800119c <GetHumidityValue>:

static int GetHumidityValue(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	AHT20_triggerMeasurement();
 80011a0:	f7ff ff54 	bl	800104c <AHT20_triggerMeasurement>

	return AHT20_interface.hum_val;
 80011a4:	4b04      	ldr	r3, [pc, #16]	; (80011b8 <GetHumidityValue+0x1c>)
 80011a6:	edd3 7a04 	vldr	s15, [r3, #16]
 80011aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ae:	ee17 3a90 	vmov	r3, s15
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000000 	.word	0x20000000

080011bc <GetAHT20Interface>:
/* ----------------------------------------------------------------------------------- */
/* Public function definitions ------------------------------------------------------- */
/* ----------------------------------------------------------------------------------- */

AHT20_t *GetAHT20Interface(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
	return &AHT20_interface;
 80011c0:	4b02      	ldr	r3, [pc, #8]	; (80011cc <GetAHT20Interface+0x10>)
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	20000000 	.word	0x20000000

080011d0 <InitializeAHT20I2CGPIOPins>:
/* ----------------------------------------------------------------------------------- */
/* Static function definitions ------------------------------------------------------- */
/* ----------------------------------------------------------------------------------- */

static void InitializeAHT20I2CGPIOPins(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	4b27      	ldr	r3, [pc, #156]	; (8001278 <InitializeAHT20I2CGPIOPins+0xa8>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	4a26      	ldr	r2, [pc, #152]	; (8001278 <InitializeAHT20I2CGPIOPins+0xa8>)
 80011e0:	f043 0304 	orr.w	r3, r3, #4
 80011e4:	6313      	str	r3, [r2, #48]	; 0x30
 80011e6:	4b24      	ldr	r3, [pc, #144]	; (8001278 <InitializeAHT20I2CGPIOPins+0xa8>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	f003 0304 	and.w	r3, r3, #4
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
 80011f6:	4b20      	ldr	r3, [pc, #128]	; (8001278 <InitializeAHT20I2CGPIOPins+0xa8>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	4a1f      	ldr	r2, [pc, #124]	; (8001278 <InitializeAHT20I2CGPIOPins+0xa8>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6313      	str	r3, [r2, #48]	; 0x30
 8001202:	4b1d      	ldr	r3, [pc, #116]	; (8001278 <InitializeAHT20I2CGPIOPins+0xa8>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
	//   PC9     ------> I2C3_SDA
	//   PA8     ------> I2C3_SCL

	GPIO_InitTypeDef gpio;

	gpio.Pin 		= I2C_SDA_PIN_AHT20;
 800120e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001212:	60fb      	str	r3, [r7, #12]
	gpio.Pull 		= GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
	gpio.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8001218:	2303      	movs	r3, #3
 800121a:	61bb      	str	r3, [r7, #24]
	gpio.Mode 		= GPIO_MODE_AF_OD;
 800121c:	2312      	movs	r3, #18
 800121e:	613b      	str	r3, [r7, #16]
	gpio.Alternate 	= GPIO_AF4_I2C3;
 8001220:	2304      	movs	r3, #4
 8001222:	61fb      	str	r3, [r7, #28]

	HAL_GPIO_Init(I2C_PORT_AHT20_SDA, &gpio);
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	4619      	mov	r1, r3
 800122a:	4814      	ldr	r0, [pc, #80]	; (800127c <InitializeAHT20I2CGPIOPins+0xac>)
 800122c:	f001 fcda 	bl	8002be4 <HAL_GPIO_Init>

	gpio.Pin 		= I2C_SCL_PIN_AHT20;
 8001230:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001234:	60fb      	str	r3, [r7, #12]
	gpio.Pull 		= GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	617b      	str	r3, [r7, #20]
	gpio.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 800123a:	2303      	movs	r3, #3
 800123c:	61bb      	str	r3, [r7, #24]
	gpio.Mode 		= GPIO_MODE_AF_OD;
 800123e:	2312      	movs	r3, #18
 8001240:	613b      	str	r3, [r7, #16]
	gpio.Alternate 	= GPIO_AF4_I2C3;
 8001242:	2304      	movs	r3, #4
 8001244:	61fb      	str	r3, [r7, #28]

	HAL_GPIO_Init(I2C_PORT_AHT20_SCL, &gpio);
 8001246:	f107 030c 	add.w	r3, r7, #12
 800124a:	4619      	mov	r1, r3
 800124c:	480c      	ldr	r0, [pc, #48]	; (8001280 <InitializeAHT20I2CGPIOPins+0xb0>)
 800124e:	f001 fcc9 	bl	8002be4 <HAL_GPIO_Init>

	__HAL_RCC_I2C3_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <InitializeAHT20I2CGPIOPins+0xa8>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	4a07      	ldr	r2, [pc, #28]	; (8001278 <InitializeAHT20I2CGPIOPins+0xa8>)
 800125c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001260:	6413      	str	r3, [r2, #64]	; 0x40
 8001262:	4b05      	ldr	r3, [pc, #20]	; (8001278 <InitializeAHT20I2CGPIOPins+0xa8>)
 8001264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001266:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	683b      	ldr	r3, [r7, #0]
}
 800126e:	bf00      	nop
 8001270:	3720      	adds	r7, #32
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800
 800127c:	40020800 	.word	0x40020800
 8001280:	40020000 	.word	0x40020000

08001284 <InitializeAHT20I2C>:
/* ----------------------------------------------------------------------------------- */
/* Public function definitions ------------------------------------------------------- */
/* ----------------------------------------------------------------------------------- */

int InitializeAHT20I2C(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
	InitializeAHT20I2CGPIOPins();
 800128a:	f7ff ffa1 	bl	80011d0 <InitializeAHT20I2CGPIOPins>

	__I2C3_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	4b1c      	ldr	r3, [pc, #112]	; (8001304 <InitializeAHT20I2C+0x80>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	4a1b      	ldr	r2, [pc, #108]	; (8001304 <InitializeAHT20I2C+0x80>)
 8001298:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800129c:	6413      	str	r3, [r2, #64]	; 0x40
 800129e:	4b19      	ldr	r3, [pc, #100]	; (8001304 <InitializeAHT20I2C+0x80>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]

	i2chandle2.Mode 				= HAL_I2C_MODE_MASTER;
 80012aa:	4b17      	ldr	r3, [pc, #92]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012ac:	2210      	movs	r2, #16
 80012ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	i2chandle2.Instance 			= I2C3;
 80012b2:	4b15      	ldr	r3, [pc, #84]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012b4:	4a15      	ldr	r2, [pc, #84]	; (800130c <InitializeAHT20I2C+0x88>)
 80012b6:	601a      	str	r2, [r3, #0]
	i2chandle2.Init.ClockSpeed 		= 100000;
 80012b8:	4b13      	ldr	r3, [pc, #76]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012ba:	4a15      	ldr	r2, [pc, #84]	; (8001310 <InitializeAHT20I2C+0x8c>)
 80012bc:	605a      	str	r2, [r3, #4]
	i2chandle2.Init.DutyCycle 		= I2C_DUTYCYCLE_2;
 80012be:	4b12      	ldr	r3, [pc, #72]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
	i2chandle2.Init.OwnAddress1 	= 0x00;
 80012c4:	4b10      	ldr	r3, [pc, #64]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	60da      	str	r2, [r3, #12]
	i2chandle2.Init.OwnAddress2		= 0x00;
 80012ca:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
	i2chandle2.Init.AddressingMode 	= I2C_ADDRESSINGMODE_7BIT;
 80012d0:	4b0d      	ldr	r3, [pc, #52]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012d6:	611a      	str	r2, [r3, #16]
	i2chandle2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012d8:	4b0b      	ldr	r3, [pc, #44]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012da:	2200      	movs	r2, #0
 80012dc:	615a      	str	r2, [r3, #20]
	i2chandle2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012de:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	61da      	str	r2, [r3, #28]
	i2chandle2.Init.NoStretchMode 	= I2C_NOSTRETCH_ENABLE;
 80012e4:	4b08      	ldr	r3, [pc, #32]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012e6:	2280      	movs	r2, #128	; 0x80
 80012e8:	621a      	str	r2, [r3, #32]

	if (HAL_I2C_Init(&i2chandle2) != HAL_OK)
 80012ea:	4807      	ldr	r0, [pc, #28]	; (8001308 <InitializeAHT20I2C+0x84>)
 80012ec:	f001 fe40 	bl	8002f70 <HAL_I2C_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <InitializeAHT20I2C+0x76>
	{
		return AHT20_ERROR_I2C_NOT_INITALIZED;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e000      	b.n	80012fc <InitializeAHT20I2C+0x78>
	}

	return AHT20_OK;
 80012fa:	2300      	movs	r3, #0
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40023800 	.word	0x40023800
 8001308:	20000224 	.word	0x20000224
 800130c:	40005c00 	.word	0x40005c00
 8001310:	000186a0 	.word	0x000186a0

08001314 <TransmitI2CDataToAHT20>:

int TransmitI2CDataToAHT20(uint8_t *pdata, uint8_t length)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af02      	add	r7, sp, #8
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	70fb      	strb	r3, [r7, #3]
	if (HAL_I2C_Master_Transmit(&i2chandle2,
 8001320:	78fb      	ldrb	r3, [r7, #3]
 8001322:	b29b      	uxth	r3, r3
 8001324:	2264      	movs	r2, #100	; 0x64
 8001326:	9200      	str	r2, [sp, #0]
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	2170      	movs	r1, #112	; 0x70
 800132c:	4806      	ldr	r0, [pc, #24]	; (8001348 <TransmitI2CDataToAHT20+0x34>)
 800132e:	f001 ff63 	bl	80031f8 <HAL_I2C_Master_Transmit>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <TransmitI2CDataToAHT20+0x28>
								(I2C_SLAVE_ADDRESS_AHT20 << 1),
								pdata,
								length,
								I2C_TRANSMIT_TIMEOUT) != HAL_OK)
	{
		return AHT20_ERROR_TRASMIT_ERROR;
 8001338:	2303      	movs	r3, #3
 800133a:	e000      	b.n	800133e <TransmitI2CDataToAHT20+0x2a>
	}

	return AHT20_OK;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000224 	.word	0x20000224

0800134c <ReceiveI2CDataFromAHT20>:

int ReceiveI2CDataFromAHT20(uint8_t *pdata, uint8_t length)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af02      	add	r7, sp, #8
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	70fb      	strb	r3, [r7, #3]
	if (HAL_I2C_Master_Receive(&i2chandle2,
 8001358:	78fb      	ldrb	r3, [r7, #3]
 800135a:	b29b      	uxth	r3, r3
 800135c:	2264      	movs	r2, #100	; 0x64
 800135e:	9200      	str	r2, [sp, #0]
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	2171      	movs	r1, #113	; 0x71
 8001364:	4806      	ldr	r0, [pc, #24]	; (8001380 <ReceiveI2CDataFromAHT20+0x34>)
 8001366:	f002 f845 	bl	80033f4 <HAL_I2C_Master_Receive>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <ReceiveI2CDataFromAHT20+0x28>
								((I2C_SLAVE_ADDRESS_AHT20 << 1) | 0x01),
								pdata,
								length,
								I2C_TRANSMIT_TIMEOUT) != HAL_OK)
	{
		return AHT20_ERROR_TRASMIT_ERROR;
 8001370:	2303      	movs	r3, #3
 8001372:	e000      	b.n	8001376 <ReceiveI2CDataFromAHT20+0x2a>
	}

	return AHT20_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000224 	.word	0x20000224

08001384 <AHT20Init>:
/* ----------------------------------------------------------------------------------- */
/* Public function definitions ------------------------------------------------------- */
/* ----------------------------------------------------------------------------------- */

void AHT20Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
	AHT20_t *paht20 = GetAHT20Interface();
 800138a:	f7ff ff17 	bl	80011bc <GetAHT20Interface>
 800138e:	6078      	str	r0, [r7, #4]

//	ASSERT(paht20 == NULL);

	paht20->init();
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4798      	blx	r3
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <AHT20_GetTemp>:

int AHT20_GetTemp(void)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b082      	sub	sp, #8
 80013a2:	af00      	add	r7, sp, #0
	AHT20_t *paht20 = GetAHT20Interface();
 80013a4:	f7ff ff0a 	bl	80011bc <GetAHT20Interface>
 80013a8:	6078      	str	r0, [r7, #4]

//	ASSERT(paht20 == NULL);

	return paht20->get_temp();
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	4798      	blx	r3
 80013b0:	4603      	mov	r3, r0

}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <SendToLCD>:
/* ----------------------------------------------------------------------------------- */
/* Private function definitions ------------------------------------------------------ */
/* ----------------------------------------------------------------------------------- */

static int SendToLCD(lcd_msg_type_t msg_type, char pdata)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b084      	sub	sp, #16
 80013be:	af00      	add	r7, sp, #0
 80013c0:	4603      	mov	r3, r0
 80013c2:	460a      	mov	r2, r1
 80013c4:	71fb      	strb	r3, [r7, #7]
 80013c6:	4613      	mov	r3, r2
 80013c8:	71bb      	strb	r3, [r7, #6]
	int lcd_state = LCD_OK;
 80013ca:	2300      	movs	r3, #0
 80013cc:	60fb      	str	r3, [r7, #12]
	char buffer[I2C_MSG_BUFFER_SIZE] = {0};
 80013ce:	2300      	movs	r3, #0
 80013d0:	813b      	strh	r3, [r7, #8]

	switch (msg_type)
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d002      	beq.n	80013de <SendToLCD+0x24>
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d005      	beq.n	80013e8 <SendToLCD+0x2e>
			buffer[0] = 0x40;
			buffer[1] = pdata;
		break;

		default:
		break;
 80013dc:	e009      	b.n	80013f2 <SendToLCD+0x38>
			buffer[0] = 0x00;
 80013de:	2300      	movs	r3, #0
 80013e0:	723b      	strb	r3, [r7, #8]
			buffer[1] = pdata;
 80013e2:	79bb      	ldrb	r3, [r7, #6]
 80013e4:	727b      	strb	r3, [r7, #9]
		break;
 80013e6:	e004      	b.n	80013f2 <SendToLCD+0x38>
			buffer[0] = 0x40;
 80013e8:	2340      	movs	r3, #64	; 0x40
 80013ea:	723b      	strb	r3, [r7, #8]
			buffer[1] = pdata;
 80013ec:	79bb      	ldrb	r3, [r7, #6]
 80013ee:	727b      	strb	r3, [r7, #9]
		break;
 80013f0:	bf00      	nop
	}

	if (TransmitI2CDataToLCD(buffer) != 0)
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 f938 	bl	800166c <TransmitI2CDataToLCD>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SendToLCD+0x4c>
	{
		lcd_state = LCD_ERROR_TRASMIT_ERROR;
 8001402:	2303      	movs	r3, #3
 8001404:	60fb      	str	r3, [r7, #12]
	}

	return lcd_state;
 8001406:	68fb      	ldr	r3, [r7, #12]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <InitializeLCD>:

static void InitializeLCD(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
	int lcd_state = LCD_OK;
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]

	lcd_state = InitializeLCDI2C();
 800141a:	f000 f8df 	bl	80015dc <InitializeLCDI2C>
 800141e:	6078      	str	r0, [r7, #4]

//	/* Start of initialization commands --- */
//	This LCD initializes the basic configuration by it's self
//	/* ------------------------------------ */
	lcd_state = SendToLCD(LCD_MSG_TYPE_COMMAND, 0x01); /* Screen clear */
 8001420:	2101      	movs	r1, #1
 8001422:	2000      	movs	r0, #0
 8001424:	f7ff ffc9 	bl	80013ba <SendToLCD>
 8001428:	6078      	str	r0, [r7, #4]
	HAL_Delay(1);
 800142a:	2001      	movs	r0, #1
 800142c:	f000 ffe8 	bl	8002400 <HAL_Delay>
//	/* ------------------------------------ */
	lcd_state = SendToLCD(LCD_MSG_TYPE_COMMAND, 0x38); /* 8-bit bus, 2-line display, 5x8 dot format */
 8001430:	2138      	movs	r1, #56	; 0x38
 8001432:	2000      	movs	r0, #0
 8001434:	f7ff ffc1 	bl	80013ba <SendToLCD>
 8001438:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);
 800143a:	2032      	movs	r0, #50	; 0x32
 800143c:	f000 ffe0 	bl	8002400 <HAL_Delay>
//	/* ------------------------------------ */
	lcd_state = SendToLCD(LCD_MSG_TYPE_COMMAND, 0x0C); /* Display switch: Display on, cursor off, blink off */
 8001440:	210c      	movs	r1, #12
 8001442:	2000      	movs	r0, #0
 8001444:	f7ff ffb9 	bl	80013ba <SendToLCD>
 8001448:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);
 800144a:	2032      	movs	r0, #50	; 0x32
 800144c:	f000 ffd8 	bl	8002400 <HAL_Delay>
//	/* ------------------------------------ */
	lcd_state = SendToLCD(LCD_MSG_TYPE_COMMAND, 0x06); /* Entry mode :  increment by 1, no display shift*/
 8001450:	2106      	movs	r1, #6
 8001452:	2000      	movs	r0, #0
 8001454:	f7ff ffb1 	bl	80013ba <SendToLCD>
 8001458:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);
 800145a:	2032      	movs	r0, #50	; 0x32
 800145c:	f000 ffd0 	bl	8002400 <HAL_Delay>

//	ASSERT(lcd_state != LCD_OK);

	HAL_Delay(1000);
 8001460:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001464:	f000 ffcc 	bl	8002400 <HAL_Delay>

	lcd_state = ClearLCD();
 8001468:	f000 f860 	bl	800152c <ClearLCD>
 800146c:	6078      	str	r0, [r7, #4]

//	ASSERT(lcd_state != LCD_OK);
	(void)lcd_state;
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <SendDataToLCD>:

static int SendDataToLCD(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
	int lcd_state = LCD_OK;
 800147e:	2300      	movs	r3, #0
 8001480:	607b      	str	r3, [r7, #4]
	int i = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	603b      	str	r3, [r7, #0]

	while(lcd_interface.buffer[i])
 8001486:	e011      	b.n	80014ac <SendDataToLCD+0x34>
	{
		lcd_state = SendToLCD(LCD_MSG_TYPE_DATA, lcd_interface.buffer[i]);
 8001488:	4a10      	ldr	r2, [pc, #64]	; (80014cc <SendDataToLCD+0x54>)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	4413      	add	r3, r2
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	2001      	movs	r0, #1
 8001494:	f7ff ff91 	bl	80013ba <SendToLCD>
 8001498:	6078      	str	r0, [r7, #4]
		i++;
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	3301      	adds	r3, #1
 800149e:	603b      	str	r3, [r7, #0]

		if (lcd_state != LCD_OK)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d109      	bne.n	80014ba <SendDataToLCD+0x42>
		{
			break;
		}

		if (i >= LCD_MAX_NUMBER_OF_COLUMNS)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	2b0f      	cmp	r3, #15
 80014aa:	dc08      	bgt.n	80014be <SendDataToLCD+0x46>
	while(lcd_interface.buffer[i])
 80014ac:	4a07      	ldr	r2, [pc, #28]	; (80014cc <SendDataToLCD+0x54>)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	4413      	add	r3, r2
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1e7      	bne.n	8001488 <SendDataToLCD+0x10>
 80014b8:	e002      	b.n	80014c0 <SendDataToLCD+0x48>
			break;
 80014ba:	bf00      	nop
 80014bc:	e000      	b.n	80014c0 <SendDataToLCD+0x48>
		{
			break;
 80014be:	bf00      	nop
		}
	}

	return lcd_state;
 80014c0:	687b      	ldr	r3, [r7, #4]
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000014 	.word	0x20000014

080014d0 <MoveLCDCursor>:

static int MoveLCDCursor(int row, int col)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
	int lcd_state = LCD_OK;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
	uint8_t location = 0x00;
 80014de:	2300      	movs	r3, #0
 80014e0:	72fb      	strb	r3, [r7, #11]

	switch (row)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d003      	beq.n	80014f0 <MoveLCDCursor+0x20>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d007      	beq.n	80014fe <MoveLCDCursor+0x2e>
						LCD_SECOND_ROW_BASE_ADDRESS |
						col;
		break;

		default:
		break;
 80014ee:	e00d      	b.n	800150c <MoveLCDCursor+0x3c>
						LCD_FIRST_ROW_BASE_ADDRESS |
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	b25b      	sxtb	r3, r3
 80014f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014f8:	b25b      	sxtb	r3, r3
			location = 	0x80 |
 80014fa:	72fb      	strb	r3, [r7, #11]
		break;
 80014fc:	e006      	b.n	800150c <MoveLCDCursor+0x3c>
						LCD_SECOND_ROW_BASE_ADDRESS |
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	b25b      	sxtb	r3, r3
 8001502:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001506:	b25b      	sxtb	r3, r3
			location = 	0x80 |
 8001508:	72fb      	strb	r3, [r7, #11]
		break;
 800150a:	bf00      	nop
	}

	lcd_state = SendToLCD(LCD_MSG_TYPE_COMMAND, location);
 800150c:	7afb      	ldrb	r3, [r7, #11]
 800150e:	4619      	mov	r1, r3
 8001510:	2000      	movs	r0, #0
 8001512:	f7ff ff52 	bl	80013ba <SendToLCD>
 8001516:	60f8      	str	r0, [r7, #12]

	if (lcd_state != LCD_OK)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MoveLCDCursor+0x52>
	{
		lcd_state = LCD_ERROR_CURSOR_ERROR;
 800151e:	2305      	movs	r3, #5
 8001520:	60fb      	str	r3, [r7, #12]
	}

	return lcd_state;
 8001522:	68fb      	ldr	r3, [r7, #12]
}
 8001524:	4618      	mov	r0, r3
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <ClearLCD>:

static int ClearLCD(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
	int lcd_state = SendToLCD(LCD_MSG_TYPE_COMMAND, 0x01);
 8001532:	2101      	movs	r1, #1
 8001534:	2000      	movs	r0, #0
 8001536:	f7ff ff40 	bl	80013ba <SendToLCD>
 800153a:	6078      	str	r0, [r7, #4]

	HAL_Delay(1);
 800153c:	2001      	movs	r0, #1
 800153e:	f000 ff5f 	bl	8002400 <HAL_Delay>

	if (lcd_state != LCD_OK)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <ClearLCD+0x20>
	{
		lcd_state = LCD_ERROR_CLEAR_LCD_ERROR;
 8001548:	2304      	movs	r3, #4
 800154a:	607b      	str	r3, [r7, #4]
	}

	return lcd_state;
 800154c:	687b      	ldr	r3, [r7, #4]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
	...

08001558 <GetLCDInterface>:
/* ----------------------------------------------------------------------------------- */
/* Public function definitions ------------------------------------------------------- */
/* ----------------------------------------------------------------------------------- */

lcd_t *GetLCDInterface(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
	return &lcd_interface;
 800155c:	4b02      	ldr	r3, [pc, #8]	; (8001568 <GetLCDInterface+0x10>)
}
 800155e:	4618      	mov	r0, r3
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	20000014 	.word	0x20000014

0800156c <InitializeLCDI2CGPIOPins>:
/* ----------------------------------------------------------------------------------- */
/* Static function definitions ------------------------------------------------------- */
/* ----------------------------------------------------------------------------------- */

static void InitializeLCDI2CGPIOPins(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b088      	sub	sp, #32
 8001570:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <InitializeLCDI2CGPIOPins+0x68>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a16      	ldr	r2, [pc, #88]	; (80015d4 <InitializeLCDI2CGPIOPins+0x68>)
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <InitializeLCDI2CGPIOPins+0x68>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]

	GPIO_InitTypeDef gpio;

	gpio.Pin 		= I2C_SCL_PIN_LCD | I2C_SDA_PIN_LCD;
 800158e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001592:	60fb      	str	r3, [r7, #12]
	gpio.Pull 		= GPIO_PULLUP;
 8001594:	2301      	movs	r3, #1
 8001596:	617b      	str	r3, [r7, #20]
	gpio.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8001598:	2303      	movs	r3, #3
 800159a:	61bb      	str	r3, [r7, #24]
	gpio.Mode 		= GPIO_MODE_AF_PP;
 800159c:	2302      	movs	r3, #2
 800159e:	613b      	str	r3, [r7, #16]
	gpio.Alternate 	= GPIO_AF4_I2C1;
 80015a0:	2304      	movs	r3, #4
 80015a2:	61fb      	str	r3, [r7, #28]

	HAL_GPIO_Init(I2C_PORT_LCD, &gpio);
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	4619      	mov	r1, r3
 80015aa:	480b      	ldr	r0, [pc, #44]	; (80015d8 <InitializeLCDI2CGPIOPins+0x6c>)
 80015ac:	f001 fb1a 	bl	8002be4 <HAL_GPIO_Init>

	__HAL_RCC_I2C1_CLK_ENABLE();
 80015b0:	2300      	movs	r3, #0
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <InitializeLCDI2CGPIOPins+0x68>)
 80015b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b8:	4a06      	ldr	r2, [pc, #24]	; (80015d4 <InitializeLCDI2CGPIOPins+0x68>)
 80015ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015be:	6413      	str	r3, [r2, #64]	; 0x40
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <InitializeLCDI2CGPIOPins+0x68>)
 80015c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	687b      	ldr	r3, [r7, #4]
}
 80015cc:	bf00      	nop
 80015ce:	3720      	adds	r7, #32
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40020400 	.word	0x40020400

080015dc <InitializeLCDI2C>:
/* ----------------------------------------------------------------------------------- */
/* Public function definitions ------------------------------------------------------- */
/* ----------------------------------------------------------------------------------- */

int InitializeLCDI2C(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
	InitializeLCDI2CGPIOPins();
 80015e2:	f7ff ffc3 	bl	800156c <InitializeLCDI2CGPIOPins>

	__I2C1_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	607b      	str	r3, [r7, #4]
 80015ea:	4b1c      	ldr	r3, [pc, #112]	; (800165c <InitializeLCDI2C+0x80>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	4a1b      	ldr	r2, [pc, #108]	; (800165c <InitializeLCDI2C+0x80>)
 80015f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015f4:	6413      	str	r3, [r2, #64]	; 0x40
 80015f6:	4b19      	ldr	r3, [pc, #100]	; (800165c <InitializeLCDI2C+0x80>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015fe:	607b      	str	r3, [r7, #4]
 8001600:	687b      	ldr	r3, [r7, #4]

	i2chandle.Mode 					= HAL_I2C_MODE_MASTER;
 8001602:	4b17      	ldr	r3, [pc, #92]	; (8001660 <InitializeLCDI2C+0x84>)
 8001604:	2210      	movs	r2, #16
 8001606:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	i2chandle.Instance 				= I2C1;
 800160a:	4b15      	ldr	r3, [pc, #84]	; (8001660 <InitializeLCDI2C+0x84>)
 800160c:	4a15      	ldr	r2, [pc, #84]	; (8001664 <InitializeLCDI2C+0x88>)
 800160e:	601a      	str	r2, [r3, #0]
	i2chandle.Init.ClockSpeed 		= 100000;
 8001610:	4b13      	ldr	r3, [pc, #76]	; (8001660 <InitializeLCDI2C+0x84>)
 8001612:	4a15      	ldr	r2, [pc, #84]	; (8001668 <InitializeLCDI2C+0x8c>)
 8001614:	605a      	str	r2, [r3, #4]
	i2chandle.Init.DutyCycle 		= I2C_DUTYCYCLE_2;
 8001616:	4b12      	ldr	r3, [pc, #72]	; (8001660 <InitializeLCDI2C+0x84>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
	i2chandle.Init.OwnAddress1 		= 0x00;
 800161c:	4b10      	ldr	r3, [pc, #64]	; (8001660 <InitializeLCDI2C+0x84>)
 800161e:	2200      	movs	r2, #0
 8001620:	60da      	str	r2, [r3, #12]
	i2chandle.Init.OwnAddress2		= 0x00;
 8001622:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <InitializeLCDI2C+0x84>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
	i2chandle.Init.AddressingMode 	= I2C_ADDRESSINGMODE_7BIT;
 8001628:	4b0d      	ldr	r3, [pc, #52]	; (8001660 <InitializeLCDI2C+0x84>)
 800162a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800162e:	611a      	str	r2, [r3, #16]
	i2chandle.Init.DualAddressMode 	= I2C_DUALADDRESS_DISABLE;
 8001630:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <InitializeLCDI2C+0x84>)
 8001632:	2200      	movs	r2, #0
 8001634:	615a      	str	r2, [r3, #20]
	i2chandle.Init.GeneralCallMode 	= I2C_GENERALCALL_DISABLE;
 8001636:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <InitializeLCDI2C+0x84>)
 8001638:	2200      	movs	r2, #0
 800163a:	61da      	str	r2, [r3, #28]
	i2chandle.Init.NoStretchMode 	= I2C_NOSTRETCH_ENABLE;
 800163c:	4b08      	ldr	r3, [pc, #32]	; (8001660 <InitializeLCDI2C+0x84>)
 800163e:	2280      	movs	r2, #128	; 0x80
 8001640:	621a      	str	r2, [r3, #32]

	if (HAL_I2C_Init(&i2chandle) != HAL_OK)
 8001642:	4807      	ldr	r0, [pc, #28]	; (8001660 <InitializeLCDI2C+0x84>)
 8001644:	f001 fc94 	bl	8002f70 <HAL_I2C_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <InitializeLCDI2C+0x76>
	{
		return LCD_ERROR_I2C_NOT_INITALIZED;
 800164e:	2301      	movs	r3, #1
 8001650:	e000      	b.n	8001654 <InitializeLCDI2C+0x78>
	}

	return LCD_OK;
 8001652:	2300      	movs	r3, #0
}
 8001654:	4618      	mov	r0, r3
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40023800 	.word	0x40023800
 8001660:	20000278 	.word	0x20000278
 8001664:	40005400 	.word	0x40005400
 8001668:	000186a0 	.word	0x000186a0

0800166c <TransmitI2CDataToLCD>:

int TransmitI2CDataToLCD(char *pdata)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af02      	add	r7, sp, #8
 8001672:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_Master_Transmit(&i2chandle,
 8001674:	2364      	movs	r3, #100	; 0x64
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	2302      	movs	r3, #2
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	217c      	movs	r1, #124	; 0x7c
 800167e:	4806      	ldr	r0, [pc, #24]	; (8001698 <TransmitI2CDataToLCD+0x2c>)
 8001680:	f001 fdba 	bl	80031f8 <HAL_I2C_Master_Transmit>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <TransmitI2CDataToLCD+0x22>
								I2C_SLAVE_ADDRESS_LCD,
								(uint8_t *)pdata,
								I2C_MSG__SIZE,
								I2C_TRANSMIT_TIMEOUT) != HAL_OK)
	{
		return LCD_ERROR_TRASMIT_ERROR;
 800168a:	2303      	movs	r3, #3
 800168c:	e000      	b.n	8001690 <TransmitI2CDataToLCD+0x24>
	}

	return LCD_OK;
 800168e:	2300      	movs	r3, #0
}
 8001690:	4618      	mov	r0, r3
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000278 	.word	0x20000278

0800169c <LCDInit>:
/* ----------------------------------------------------------------------------------- */
/* Public function definitions ------------------------------------------------------- */
/* ----------------------------------------------------------------------------------- */

void LCDInit(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
	lcd_t *plcd = GetLCDInterface();
 80016a2:	f7ff ff59 	bl	8001558 <GetLCDInterface>
 80016a6:	6078      	str	r0, [r7, #4]

//	ASSERT(plcd == NULL);

	memset(plcd->buffer, 0x00, LCD_MAX_NUMBER_OF_COLUMNS);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2210      	movs	r2, #16
 80016ac:	2100      	movs	r1, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f004 fb57 	bl	8005d62 <memset>

	plcd->init();
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	4798      	blx	r3
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
	...

080016c4 <LCDWriteData>:

void LCDWriteData(int row, int col, char *pdata)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af02      	add	r7, sp, #8
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	607a      	str	r2, [r7, #4]
	int lcd_state = LCD_OK;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
	lcd_t *plcd = GetLCDInterface();
 80016d4:	f7ff ff40 	bl	8001558 <GetLCDInterface>
 80016d8:	6138      	str	r0, [r7, #16]

//	ASSERT(plcd == NULL);

	if ( (row >= LCD_MAX_NUMBER_OF_ROWS) ||
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	dc02      	bgt.n	80016e6 <LCDWriteData+0x22>
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	2b0f      	cmp	r3, #15
 80016e4:	dd08      	ble.n	80016f8 <LCDWriteData+0x34>
		 (col >= LCD_MAX_NUMBER_OF_COLUMNS) )
	{
		LOG_ERR("Krivo postavljeni red ili stupac"
 80016e6:	4a12      	ldr	r2, [pc, #72]	; (8001730 <LCDWriteData+0x6c>)
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	4911      	ldr	r1, [pc, #68]	; (8001734 <LCDWriteData+0x70>)
 80016f0:	4811      	ldr	r0, [pc, #68]	; (8001738 <LCDWriteData+0x74>)
 80016f2:	f004 fa0b 	bl	8005b0c <iprintf>
				"\n\tRedak: %d"
				"\n\rStupac: %d",
				row, col);
		return;
 80016f6:	e017      	b.n	8001728 <LCDWriteData+0x64>
	}

	sprintf(plcd->buffer, pdata);
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f004 facd 	bl	8005c9c <siprintf>

	//lcd_state = plcd->clear_data();
	lcd_state = plcd->move_cursor(row, col);
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	68b9      	ldr	r1, [r7, #8]
 8001708:	68f8      	ldr	r0, [r7, #12]
 800170a:	4798      	blx	r3
 800170c:	6178      	str	r0, [r7, #20]
	lcd_state = plcd->send_data();
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	4798      	blx	r3
 8001714:	6178      	str	r0, [r7, #20]

	if (lcd_state != LCD_OK)
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d005      	beq.n	8001728 <LCDWriteData+0x64>
	{
		LOG_ERR("Nije uspjesno poslana poruka prema LCDu"
 800171c:	4a04      	ldr	r2, [pc, #16]	; (8001730 <LCDWriteData+0x6c>)
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	4904      	ldr	r1, [pc, #16]	; (8001734 <LCDWriteData+0x70>)
 8001722:	4806      	ldr	r0, [pc, #24]	; (800173c <LCDWriteData+0x78>)
 8001724:	f004 f9f2 	bl	8005b0c <iprintf>
				"\n\tError: %d",
				lcd_state);
	}
}
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	08007fdc 	.word	0x08007fdc
 8001734:	08007fec 	.word	0x08007fec
 8001738:	08007ff0 	.word	0x08007ff0
 800173c:	08008038 	.word	0x08008038

08001740 <LCDClearScreen>:

void LCDClearScreen(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
	int lcd_state = LCD_OK;
 8001746:	2300      	movs	r3, #0
 8001748:	607b      	str	r3, [r7, #4]
	lcd_t *plcd = GetLCDInterface();
 800174a:	f7ff ff05 	bl	8001558 <GetLCDInterface>
 800174e:	6038      	str	r0, [r7, #0]

//	ASSERT(plcd == NULL);

	lcd_state = plcd->clear_data();
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	695b      	ldr	r3, [r3, #20]
 8001754:	4798      	blx	r3
 8001756:	6078      	str	r0, [r7, #4]

	if (lcd_state != LCD_OK)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d005      	beq.n	800176a <LCDClearScreen+0x2a>
	{
		LOG_ERR("Nije uspjesno poslana poruka prema LCDu"
 800175e:	4a05      	ldr	r2, [pc, #20]	; (8001774 <LCDClearScreen+0x34>)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4905      	ldr	r1, [pc, #20]	; (8001778 <LCDClearScreen+0x38>)
 8001764:	4805      	ldr	r0, [pc, #20]	; (800177c <LCDClearScreen+0x3c>)
 8001766:	f004 f9d1 	bl	8005b0c <iprintf>
				"\n\tError: %d",
				lcd_state);
	}
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	08007fdc 	.word	0x08007fdc
 8001778:	08007fec 	.word	0x08007fec
 800177c:	08008038 	.word	0x08008038

08001780 <FlashWrite>:
  * @brief  Function for writing a value to flash
  * @param  val - Value to be written in flash
  * @retval 0 if successful
  */
int FlashWrite(float input_val)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08a      	sub	sp, #40	; 0x28
 8001784:	af00      	add	r7, sp, #0
 8001786:	ed87 0a01 	vstr	s0, [r7, #4]
	int retval = 0;
 800178a:	2300      	movs	r3, #0
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FirstSector = 0, NbOfSectors = 0, SECTORError = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	61bb      	str	r3, [r7, #24]
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	2300      	movs	r3, #0
 8001798:	613b      	str	r3, [r7, #16]
	__IO float data32 = 0 , MemoryProgramStatus = 0;
 800179a:	f04f 0300 	mov.w	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	f04f 0300 	mov.w	r3, #0
 80017a4:	60bb      	str	r3, [r7, #8]

    /* Check how many values are already written and fill the array with them */

	uint32_t Address = FLASH_USER_START_ADDR;
 80017a6:	4b6c      	ldr	r3, [pc, #432]	; (8001958 <FlashWrite+0x1d8>)
 80017a8:	623b      	str	r3, [r7, #32]
	float* values_ptr = &values[0];
 80017aa:	4b6c      	ldr	r3, [pc, #432]	; (800195c <FlashWrite+0x1dc>)
 80017ac:	61fb      	str	r3, [r7, #28]

	while (Address < FLASH_VALUES_END_ADDR)
 80017ae:	e012      	b.n	80017d6 <FlashWrite+0x56>
	  {
	    data32 = *(__IO float *)Address;
 80017b0:	6a3b      	ldr	r3, [r7, #32]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	60fb      	str	r3, [r7, #12]

	    if (data32 != 0)
 80017b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c2:	d00d      	beq.n	80017e0 <FlashWrite+0x60>
	    {
	      *values_ptr = data32;
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	601a      	str	r2, [r3, #0]
	      values_ptr++;
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	3304      	adds	r3, #4
 80017ce:	61fb      	str	r3, [r7, #28]
	      Address = Address + 4;
 80017d0:	6a3b      	ldr	r3, [r7, #32]
 80017d2:	3304      	adds	r3, #4
 80017d4:	623b      	str	r3, [r7, #32]
	while (Address < FLASH_VALUES_END_ADDR)
 80017d6:	6a3b      	ldr	r3, [r7, #32]
 80017d8:	4a61      	ldr	r2, [pc, #388]	; (8001960 <FlashWrite+0x1e0>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d9e8      	bls.n	80017b0 <FlashWrite+0x30>
 80017de:	e000      	b.n	80017e2 <FlashWrite+0x62>
	    }

	    else break;
 80017e0:	bf00      	nop
	  }

	/* Add the new value to the array so we can write them to flash */

	if (values_ptr <= &values[10])
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	4a5f      	ldr	r2, [pc, #380]	; (8001964 <FlashWrite+0x1e4>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d803      	bhi.n	80017f2 <FlashWrite+0x72>
	{
		/* The array is not full yet, we can just append the value */
		*values_ptr = input_val;
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	e010      	b.n	8001814 <FlashWrite+0x94>
	}
	else
	{
		/* The array is full, we must shift all values to save the latest 10 logs */
		values_ptr = &values[0];
 80017f2:	4b5a      	ldr	r3, [pc, #360]	; (800195c <FlashWrite+0x1dc>)
 80017f4:	61fb      	str	r3, [r7, #28]

		while (values_ptr < &values[10])
 80017f6:	e006      	b.n	8001806 <FlashWrite+0x86>
		{
			*values_ptr = *(values_ptr+1);
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	685a      	ldr	r2, [r3, #4]
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	601a      	str	r2, [r3, #0]
			values_ptr++;
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	3304      	adds	r3, #4
 8001804:	61fb      	str	r3, [r7, #28]
		while (values_ptr < &values[10])
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	4a56      	ldr	r2, [pc, #344]	; (8001964 <FlashWrite+0x1e4>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d3f4      	bcc.n	80017f8 <FlashWrite+0x78>
		}

		/* Finally, write the new value at the 10th place in the array */
		*values_ptr = input_val;
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	601a      	str	r2, [r3, #0]

	}


  /* Unlock the Flash to enable the flash control register access */
  HAL_FLASH_Unlock();
 8001814:	f000 ff52 	bl	80026bc <HAL_FLASH_Unlock>

  /* Erase the user Flash area
    (area defined by FLASH_USER_START_ADDR and FLASH_USER_END_ADDR) */

  /* Get the 1st sector to erase */
  FirstSector = GetSector(FLASH_USER_START_ADDR);
 8001818:	484f      	ldr	r0, [pc, #316]	; (8001958 <FlashWrite+0x1d8>)
 800181a:	f000 f8ff 	bl	8001a1c <GetSector>
 800181e:	61b8      	str	r0, [r7, #24]
  /* Get the number of sector to erase from 1st sector*/
  NbOfSectors = GetSector(FLASH_USER_END_ADDR) - FirstSector + 1;
 8001820:	484d      	ldr	r0, [pc, #308]	; (8001958 <FlashWrite+0x1d8>)
 8001822:	f000 f965 	bl	8001af0 <GetSectorSize>
 8001826:	4602      	mov	r2, r0
 8001828:	4b4f      	ldr	r3, [pc, #316]	; (8001968 <FlashWrite+0x1e8>)
 800182a:	4413      	add	r3, r2
 800182c:	4618      	mov	r0, r3
 800182e:	f000 f8f5 	bl	8001a1c <GetSector>
 8001832:	4602      	mov	r2, r0
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	3301      	adds	r3, #1
 800183a:	617b      	str	r3, [r7, #20]
  /* Fill EraseInit structure*/
  EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 800183c:	4b4b      	ldr	r3, [pc, #300]	; (800196c <FlashWrite+0x1ec>)
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
  EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8001842:	4b4a      	ldr	r3, [pc, #296]	; (800196c <FlashWrite+0x1ec>)
 8001844:	2202      	movs	r2, #2
 8001846:	611a      	str	r2, [r3, #16]
  EraseInitStruct.Sector        = FirstSector;
 8001848:	4a48      	ldr	r2, [pc, #288]	; (800196c <FlashWrite+0x1ec>)
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	6093      	str	r3, [r2, #8]
  EraseInitStruct.NbSectors     = NbOfSectors;
 800184e:	4a47      	ldr	r2, [pc, #284]	; (800196c <FlashWrite+0x1ec>)
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	60d3      	str	r3, [r2, #12]

  /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache,
     you have to make sure that these data are rewritten before they are accessed during code
     execution. If this cannot be done safely, it is recommended to flush the caches by setting the
     DCRST and ICRST bits in the FLASH_CR register. */
  if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 8001854:	f107 0310 	add.w	r3, r7, #16
 8001858:	4619      	mov	r1, r3
 800185a:	4844      	ldr	r0, [pc, #272]	; (800196c <FlashWrite+0x1ec>)
 800185c:	f001 f8a0 	bl	80029a0 <HAL_FLASHEx_Erase>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d006      	beq.n	8001874 <FlashWrite+0xf4>
      Error occurred while sector erase.
      User can add here some code to deal with this error.
      SECTORError will contain the faulty sector and then to know the code error on this sector,
      user can call function 'HAL_FLASH_GetError()'
    */
	  LOG_ERR("Brisanje flash sektora nije bilo uspjesno\n");
 8001866:	4b42      	ldr	r3, [pc, #264]	; (8001970 <FlashWrite+0x1f0>)
 8001868:	461a      	mov	r2, r3
 800186a:	4942      	ldr	r1, [pc, #264]	; (8001974 <FlashWrite+0x1f4>)
 800186c:	4842      	ldr	r0, [pc, #264]	; (8001978 <FlashWrite+0x1f8>)
 800186e:	f004 f94d 	bl	8005b0c <iprintf>

    while (1)
 8001872:	e7fe      	b.n	8001872 <FlashWrite+0xf2>
    }
  }

  /* Program the user Flash area word by word */

  Address = FLASH_USER_START_ADDR;
 8001874:	4b38      	ldr	r3, [pc, #224]	; (8001958 <FlashWrite+0x1d8>)
 8001876:	623b      	str	r3, [r7, #32]
  values_ptr = &values[0];
 8001878:	4b38      	ldr	r3, [pc, #224]	; (800195c <FlashWrite+0x1dc>)
 800187a:	61fb      	str	r3, [r7, #28]

  while ((Address < FLASH_VALUES_END_ADDR) && (*values_ptr != 0))
 800187c:	e01b      	b.n	80018b6 <FlashWrite+0x136>
  {
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Address, *values_ptr) == HAL_OK)
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff f9e8 	bl	8000c58 <__aeabi_f2ulz>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	6a39      	ldr	r1, [r7, #32]
 800188e:	2002      	movs	r0, #2
 8001890:	f000 fec0 	bl	8002614 <HAL_FLASH_Program>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d106      	bne.n	80018a8 <FlashWrite+0x128>
    {
      Address = Address + 4;
 800189a:	6a3b      	ldr	r3, [r7, #32]
 800189c:	3304      	adds	r3, #4
 800189e:	623b      	str	r3, [r7, #32]
      values_ptr++;
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	3304      	adds	r3, #4
 80018a4:	61fb      	str	r3, [r7, #28]
 80018a6:	e006      	b.n	80018b6 <FlashWrite+0x136>
    }
   else
    {
      /* Error occurred while writing data in Flash memory */
	  LOG_ERR("Upisivanje u flash nije bilo uspjesno\n");
 80018a8:	4b31      	ldr	r3, [pc, #196]	; (8001970 <FlashWrite+0x1f0>)
 80018aa:	461a      	mov	r2, r3
 80018ac:	4931      	ldr	r1, [pc, #196]	; (8001974 <FlashWrite+0x1f4>)
 80018ae:	4833      	ldr	r0, [pc, #204]	; (800197c <FlashWrite+0x1fc>)
 80018b0:	f004 f92c 	bl	8005b0c <iprintf>
      while (1)
 80018b4:	e7fe      	b.n	80018b4 <FlashWrite+0x134>
  while ((Address < FLASH_VALUES_END_ADDR) && (*values_ptr != 0))
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	4a29      	ldr	r2, [pc, #164]	; (8001960 <FlashWrite+0x1e0>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d807      	bhi.n	80018ce <FlashWrite+0x14e>
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	edd3 7a00 	vldr	s15, [r3]
 80018c4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018cc:	d1d7      	bne.n	800187e <FlashWrite+0xfe>
    }
  }

  /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) */
  HAL_FLASH_Lock();
 80018ce:	f000 ff17 	bl	8002700 <HAL_FLASH_Lock>

  /* Check if the programmed data is OK
      MemoryProgramStatus = 0: data programmed correctly
      MemoryProgramStatus != 0: number of words not programmed correctly */
  Address = FLASH_USER_START_ADDR;
 80018d2:	4b21      	ldr	r3, [pc, #132]	; (8001958 <FlashWrite+0x1d8>)
 80018d4:	623b      	str	r3, [r7, #32]
  values_ptr = &values[0];
 80018d6:	4b21      	ldr	r3, [pc, #132]	; (800195c <FlashWrite+0x1dc>)
 80018d8:	61fb      	str	r3, [r7, #28]
  MemoryProgramStatus = 0x0;
 80018da:	f04f 0300 	mov.w	r3, #0
 80018de:	60bb      	str	r3, [r7, #8]

  while (Address < FLASH_VALUES_END_ADDR)
 80018e0:	e01a      	b.n	8001918 <FlashWrite+0x198>
  {
    data32 = *(__IO float *)Address;
 80018e2:	6a3b      	ldr	r3, [r7, #32]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	60fb      	str	r3, [r7, #12]

    if (data32 != *values_ptr)
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	ed93 7a00 	vldr	s14, [r3]
 80018ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f2:	eeb4 7a67 	vcmp.f32	s14, s15
 80018f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fa:	d007      	beq.n	800190c <FlashWrite+0x18c>
    {
      MemoryProgramStatus++;
 80018fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001900:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001904:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001908:	edc7 7a02 	vstr	s15, [r7, #8]
    }
    Address = Address + 4;
 800190c:	6a3b      	ldr	r3, [r7, #32]
 800190e:	3304      	adds	r3, #4
 8001910:	623b      	str	r3, [r7, #32]
    values_ptr++;
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	3304      	adds	r3, #4
 8001916:	61fb      	str	r3, [r7, #28]
  while (Address < FLASH_VALUES_END_ADDR)
 8001918:	6a3b      	ldr	r3, [r7, #32]
 800191a:	4a11      	ldr	r2, [pc, #68]	; (8001960 <FlashWrite+0x1e0>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d9e0      	bls.n	80018e2 <FlashWrite+0x162>
  }

  /*Check if there is an issue to program data*/
  if (MemoryProgramStatus == 0)
 8001920:	edd7 7a02 	vldr	s15, [r7, #8]
 8001924:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192c:	d106      	bne.n	800193c <FlashWrite+0x1bc>
  {
    /* No error detected */
	  LOG_ERR("Upisivanje u flash obavljeno uspjesno\n");
 800192e:	4b10      	ldr	r3, [pc, #64]	; (8001970 <FlashWrite+0x1f0>)
 8001930:	461a      	mov	r2, r3
 8001932:	4910      	ldr	r1, [pc, #64]	; (8001974 <FlashWrite+0x1f4>)
 8001934:	4812      	ldr	r0, [pc, #72]	; (8001980 <FlashWrite+0x200>)
 8001936:	f004 f8e9 	bl	8005b0c <iprintf>
 800193a:	e007      	b.n	800194c <FlashWrite+0x1cc>
  }
  else
  {
    /* Error detected */
	  LOG_ERR("Upisivanje u flash nije bilo uspjesno\n");
 800193c:	4b0c      	ldr	r3, [pc, #48]	; (8001970 <FlashWrite+0x1f0>)
 800193e:	461a      	mov	r2, r3
 8001940:	490c      	ldr	r1, [pc, #48]	; (8001974 <FlashWrite+0x1f4>)
 8001942:	480e      	ldr	r0, [pc, #56]	; (800197c <FlashWrite+0x1fc>)
 8001944:	f004 f8e2 	bl	8005b0c <iprintf>
	  retval = 1;
 8001948:	2301      	movs	r3, #1
 800194a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return retval;
 800194c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800194e:	4618      	mov	r0, r3
 8001950:	3728      	adds	r7, #40	; 0x28
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	08010000 	.word	0x08010000
 800195c:	200002cc 	.word	0x200002cc
 8001960:	08010027 	.word	0x08010027
 8001964:	200002f4 	.word	0x200002f4
 8001968:	0800ffff 	.word	0x0800ffff
 800196c:	200002f4 	.word	0x200002f4
 8001970:	08008088 	.word	0x08008088
 8001974:	08008090 	.word	0x08008090
 8001978:	08008094 	.word	0x08008094
 800197c:	080080d0 	.word	0x080080d0
 8001980:	08008108 	.word	0x08008108

08001984 <FlashReadLogs>:
  * @brief  Reads the last 10 logs from flash
  * @param  None
  * @retval none
  */
void FlashReadLogs(void)
{
 8001984:	b590      	push	{r4, r7, lr}
 8001986:	b087      	sub	sp, #28
 8001988:	af02      	add	r7, sp, #8
	uint32_t Address = FLASH_USER_START_ADDR;
 800198a:	4b1d      	ldr	r3, [pc, #116]	; (8001a00 <FlashReadLogs+0x7c>)
 800198c:	60fb      	str	r3, [r7, #12]
	float* values_ptr = &values[0];
 800198e:	4b1d      	ldr	r3, [pc, #116]	; (8001a04 <FlashReadLogs+0x80>)
 8001990:	60bb      	str	r3, [r7, #8]
	__IO float data32 = 0;
 8001992:	f04f 0300 	mov.w	r3, #0
 8001996:	607b      	str	r3, [r7, #4]

	LOG_INFO("Prethodna mjerenje iznose:\n");
 8001998:	4b1b      	ldr	r3, [pc, #108]	; (8001a08 <FlashReadLogs+0x84>)
 800199a:	461a      	mov	r2, r3
 800199c:	491b      	ldr	r1, [pc, #108]	; (8001a0c <FlashReadLogs+0x88>)
 800199e:	481c      	ldr	r0, [pc, #112]	; (8001a10 <FlashReadLogs+0x8c>)
 80019a0:	f004 f8b4 	bl	8005b0c <iprintf>

	while (Address < FLASH_VALUES_END_ADDR)
 80019a4:	e021      	b.n	80019ea <FlashReadLogs+0x66>
	{
		data32 = *(__IO float *)Address;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	607b      	str	r3, [r7, #4]

		if (data32 != 0)
 80019ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80019b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80019b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b8:	d01c      	beq.n	80019f4 <FlashReadLogs+0x70>
		{
			*values_ptr = data32;
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	601a      	str	r2, [r3, #0]
		    values_ptr++;
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	3304      	adds	r3, #4
 80019c4:	60bb      	str	r3, [r7, #8]
		    Address = Address + 4;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3304      	adds	r3, #4
 80019ca:	60fb      	str	r3, [r7, #12]
		    LOG_INFO("%f\n", *values_ptr);
 80019cc:	4c0e      	ldr	r4, [pc, #56]	; (8001a08 <FlashReadLogs+0x84>)
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7fe fdd8 	bl	8000588 <__aeabi_f2d>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	e9cd 2300 	strd	r2, r3, [sp]
 80019e0:	4622      	mov	r2, r4
 80019e2:	490a      	ldr	r1, [pc, #40]	; (8001a0c <FlashReadLogs+0x88>)
 80019e4:	480b      	ldr	r0, [pc, #44]	; (8001a14 <FlashReadLogs+0x90>)
 80019e6:	f004 f891 	bl	8005b0c <iprintf>
	while (Address < FLASH_VALUES_END_ADDR)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4a0a      	ldr	r2, [pc, #40]	; (8001a18 <FlashReadLogs+0x94>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d9d9      	bls.n	80019a6 <FlashReadLogs+0x22>
		}

		else break;
	}
}
 80019f2:	e000      	b.n	80019f6 <FlashReadLogs+0x72>
		else break;
 80019f4:	bf00      	nop
}
 80019f6:	bf00      	nop
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd90      	pop	{r4, r7, pc}
 80019fe:	bf00      	nop
 8001a00:	08010000 	.word	0x08010000
 8001a04:	200002cc 	.word	0x200002cc
 8001a08:	08008088 	.word	0x08008088
 8001a0c:	08008140 	.word	0x08008140
 8001a10:	08008144 	.word	0x08008144
 8001a14:	08008170 	.word	0x08008170
 8001a18:	08010027 	.word	0x08010027

08001a1c <GetSector>:
  * @brief  Gets the sector of a given address
  * @param  None
  * @retval The sector of a given address
  */
static uint32_t GetSector(uint32_t Address)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]

  if((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0))
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4a2a      	ldr	r2, [pc, #168]	; (8001ad4 <GetSector+0xb8>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d206      	bcs.n	8001a3e <GetSector+0x22>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001a36:	d302      	bcc.n	8001a3e <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	e043      	b.n	8001ac6 <GetSector+0xaa>
  }
  else if((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1))
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a25      	ldr	r2, [pc, #148]	; (8001ad8 <GetSector+0xbc>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d206      	bcs.n	8001a54 <GetSector+0x38>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a22      	ldr	r2, [pc, #136]	; (8001ad4 <GetSector+0xb8>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d302      	bcc.n	8001a54 <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	e038      	b.n	8001ac6 <GetSector+0xaa>
  }
  else if((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2))
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a21      	ldr	r2, [pc, #132]	; (8001adc <GetSector+0xc0>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d206      	bcs.n	8001a6a <GetSector+0x4e>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a1e      	ldr	r2, [pc, #120]	; (8001ad8 <GetSector+0xbc>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d302      	bcc.n	8001a6a <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;
 8001a64:	2302      	movs	r3, #2
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	e02d      	b.n	8001ac6 <GetSector+0xaa>
  }
  else if((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a1c      	ldr	r2, [pc, #112]	; (8001ae0 <GetSector+0xc4>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d806      	bhi.n	8001a80 <GetSector+0x64>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a19      	ldr	r2, [pc, #100]	; (8001adc <GetSector+0xc0>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d302      	bcc.n	8001a80 <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	e022      	b.n	8001ac6 <GetSector+0xaa>
  }
  else if((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	4a18      	ldr	r2, [pc, #96]	; (8001ae4 <GetSector+0xc8>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d806      	bhi.n	8001a96 <GetSector+0x7a>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	4a15      	ldr	r2, [pc, #84]	; (8001ae0 <GetSector+0xc4>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d902      	bls.n	8001a96 <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;
 8001a90:	2304      	movs	r3, #4
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	e017      	b.n	8001ac6 <GetSector+0xaa>
  }
  else if((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a13      	ldr	r2, [pc, #76]	; (8001ae8 <GetSector+0xcc>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d806      	bhi.n	8001aac <GetSector+0x90>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a10      	ldr	r2, [pc, #64]	; (8001ae4 <GetSector+0xc8>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d902      	bls.n	8001aac <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;
 8001aa6:	2305      	movs	r3, #5
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	e00c      	b.n	8001ac6 <GetSector+0xaa>
  }
  else if((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6))
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a0f      	ldr	r2, [pc, #60]	; (8001aec <GetSector+0xd0>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d806      	bhi.n	8001ac2 <GetSector+0xa6>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4a0c      	ldr	r2, [pc, #48]	; (8001ae8 <GetSector+0xcc>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d902      	bls.n	8001ac2 <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;
 8001abc:	2306      	movs	r3, #6
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	e001      	b.n	8001ac6 <GetSector+0xaa>
  }
  else /* (Address < FLASH_END_ADDR) && (Address >= ADDR_FLASH_SECTOR_7) */
  {
    sector = FLASH_SECTOR_7;
 8001ac2:	2307      	movs	r3, #7
 8001ac4:	60fb      	str	r3, [r7, #12]
  }
  return sector;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3714      	adds	r7, #20
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	08004000 	.word	0x08004000
 8001ad8:	08008000 	.word	0x08008000
 8001adc:	0800c000 	.word	0x0800c000
 8001ae0:	0800ffff 	.word	0x0800ffff
 8001ae4:	0801ffff 	.word	0x0801ffff
 8001ae8:	0803ffff 	.word	0x0803ffff
 8001aec:	0805ffff 	.word	0x0805ffff

08001af0 <GetSectorSize>:
  * @brief  Gets sector Size
  * @param  None
  * @retval The size of a given sector
  */
static uint32_t GetSectorSize(uint32_t Sector)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t sectorsize = 0x00;
 8001af8:	2300      	movs	r3, #0
 8001afa:	60fb      	str	r3, [r7, #12]
  if((Sector == FLASH_SECTOR_0) || (Sector == FLASH_SECTOR_1) || (Sector == FLASH_SECTOR_2) || (Sector == FLASH_SECTOR_3))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d008      	beq.n	8001b14 <GetSectorSize+0x24>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d005      	beq.n	8001b14 <GetSectorSize+0x24>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d002      	beq.n	8001b14 <GetSectorSize+0x24>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2b03      	cmp	r3, #3
 8001b12:	d103      	bne.n	8001b1c <GetSectorSize+0x2c>
  {
    sectorsize = 16 * 1024;
 8001b14:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	e009      	b.n	8001b30 <GetSectorSize+0x40>
  }
  else if(Sector == FLASH_SECTOR_4)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	d103      	bne.n	8001b2a <GetSectorSize+0x3a>
  {
    sectorsize = 64 * 1024;
 8001b22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	e002      	b.n	8001b30 <GetSectorSize+0x40>
  }
  else
  {
    sectorsize = 128 * 1024;
 8001b2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b2e:	60fb      	str	r3, [r7, #12]
  }
  return sectorsize;
 8001b30:	68fb      	ldr	r3, [r7, #12]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3714      	adds	r7, #20
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
	...

08001b40 <log_uart_init>:
void log_uart_init_pins(UART_HandleTypeDef* huart);

UART_HandleTypeDef log_uart_handle;

void log_uart_init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
	__HAL_RCC_USART2_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	607b      	str	r3, [r7, #4]
 8001b4a:	4b1c      	ldr	r3, [pc, #112]	; (8001bbc <log_uart_init+0x7c>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	4a1b      	ldr	r2, [pc, #108]	; (8001bbc <log_uart_init+0x7c>)
 8001b50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b54:	6413      	str	r3, [r2, #64]	; 0x40
 8001b56:	4b19      	ldr	r3, [pc, #100]	; (8001bbc <log_uart_init+0x7c>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]

	log_uart_handle.Instance 			= USART2;
 8001b62:	4b17      	ldr	r3, [pc, #92]	; (8001bc0 <log_uart_init+0x80>)
 8001b64:	4a17      	ldr	r2, [pc, #92]	; (8001bc4 <log_uart_init+0x84>)
 8001b66:	601a      	str	r2, [r3, #0]
	log_uart_handle.Init.BaudRate 		= 921600;
 8001b68:	4b15      	ldr	r3, [pc, #84]	; (8001bc0 <log_uart_init+0x80>)
 8001b6a:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001b6e:	605a      	str	r2, [r3, #4]
	log_uart_handle.Init.WordLength 	= UART_WORDLENGTH_8B;
 8001b70:	4b13      	ldr	r3, [pc, #76]	; (8001bc0 <log_uart_init+0x80>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	609a      	str	r2, [r3, #8]
	log_uart_handle.Init.StopBits 		= UART_STOPBITS_1;
 8001b76:	4b12      	ldr	r3, [pc, #72]	; (8001bc0 <log_uart_init+0x80>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	60da      	str	r2, [r3, #12]
	log_uart_handle.Init.Parity 		= UART_PARITY_EVEN;
 8001b7c:	4b10      	ldr	r3, [pc, #64]	; (8001bc0 <log_uart_init+0x80>)
 8001b7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b82:	611a      	str	r2, [r3, #16]
	log_uart_handle.Init.Mode 			= UART_MODE_TX;
 8001b84:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <log_uart_init+0x80>)
 8001b86:	2208      	movs	r2, #8
 8001b88:	615a      	str	r2, [r3, #20]
	log_uart_handle.Init.HwFlowCtl 		= UART_HWCONTROL_NONE;
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	; (8001bc0 <log_uart_init+0x80>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	619a      	str	r2, [r3, #24]
	log_uart_handle.Init.OverSampling 	= UART_OVERSAMPLING_16;
 8001b90:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <log_uart_init+0x80>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	61da      	str	r2, [r3, #28]

	if (HAL_UART_Init(&log_uart_handle) != HAL_OK)
 8001b96:	480a      	ldr	r0, [pc, #40]	; (8001bc0 <log_uart_init+0x80>)
 8001b98:	f002 ffcc 	bl	8004b34 <HAL_UART_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d000      	beq.n	8001ba4 <log_uart_init+0x64>
	{
		while(1);
 8001ba2:	e7fe      	b.n	8001ba2 <log_uart_init+0x62>
	 * Pojasnjenje na netu:
	 * 	That specific invocation of setbuf sets stdout to be unbuffered - By default,
	 * 	it's usually line-buffered (whatever gets written to stdout gets flushed to
	 * 	the screen when there's a newline), but after that call there's no buffer and
	 * 	anything you write goes directly to the console.*/
	setbuf(stdout, NULL);
 8001ba4:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <log_uart_init+0x88>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2100      	movs	r1, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	f003 ffbf 	bl	8005b30 <setbuf>
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	20000308 	.word	0x20000308
 8001bc4:	40004400 	.word	0x40004400
 8001bc8:	20000098 	.word	0x20000098

08001bcc <_write>:

int _write(int file, char *ptr, int len)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b087      	sub	sp, #28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
	(void)file;

	for (int i=0; i<len; i++)
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]
 8001bdc:	e00f      	b.n	8001bfe <_write+0x32>
	{
		while(!(USART2->SR & USART_SR_TXE));
 8001bde:	bf00      	nop
 8001be0:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <_write+0x48>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d0f9      	beq.n	8001be0 <_write+0x14>

		USART2->DR = (uint8_t)ptr[i];
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	68ba      	ldr	r2, [r7, #8]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	781a      	ldrb	r2, [r3, #0]
 8001bf4:	4b07      	ldr	r3, [pc, #28]	; (8001c14 <_write+0x48>)
 8001bf6:	605a      	str	r2, [r3, #4]
	for (int i=0; i<len; i++)
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	617b      	str	r3, [r7, #20]
 8001bfe:	697a      	ldr	r2, [r7, #20]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	dbeb      	blt.n	8001bde <_write+0x12>
	}

	return len;
 8001c06:	687b      	ldr	r3, [r7, #4]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	371c      	adds	r7, #28
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	40004400 	.word	0x40004400

08001c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c1c:	f000 fb7e 	bl	800231c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c20:	f000 f878 	bl	8001d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c24:	f000 f8e4 	bl	8001df0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
//  ADC1_Init();
  LCDInit();
 8001c28:	f7ff fd38 	bl	800169c <LCDInit>
  AHT20Init();
 8001c2c:	f7ff fbaa 	bl	8001384 <AHT20Init>
  log_uart_init();
 8001c30:	f7ff ff86 	bl	8001b40 <log_uart_init>

  FlashReadLogs();
 8001c34:	f7ff fea6 	bl	8001984 <FlashReadLogs>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	WaitForButton();
 8001c38:	f000 f802 	bl	8001c40 <WaitForButton>
 8001c3c:	e7fc      	b.n	8001c38 <main+0x20>
	...

08001c40 <WaitForButton>:
/**
  * @brief Waits for a button press
  * @retval None
  */
void WaitForButton(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	// If button pin value = 0, someone pressed the button
	if (HAL_GPIO_ReadPin(B1_GPIO_Port,B1_Pin) == 0)
 8001c44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c48:	480a      	ldr	r0, [pc, #40]	; (8001c74 <WaitForButton+0x34>)
 8001c4a:	f001 f95f 	bl	8002f0c <HAL_GPIO_ReadPin>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d10d      	bne.n	8001c70 <WaitForButton+0x30>
	{

	HAL_Delay(1);
 8001c54:	2001      	movs	r0, #1
 8001c56:	f000 fbd3 	bl	8002400 <HAL_Delay>

	while (HAL_GPIO_ReadPin(B1_GPIO_Port,B1_Pin) != 1)
 8001c5a:	bf00      	nop
 8001c5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c60:	4804      	ldr	r0, [pc, #16]	; (8001c74 <WaitForButton+0x34>)
 8001c62:	f001 f953 	bl	8002f0c <HAL_GPIO_ReadPin>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d1f7      	bne.n	8001c5c <WaitForButton+0x1c>
		{
			// Wait for the user to release the button
		}
	// A rising edge happened, now the temperature value can be read

	TemperatureToLCD();
 8001c6c:	f000 f804 	bl	8001c78 <TemperatureToLCD>
	}
}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40020800 	.word	0x40020800

08001c78 <TemperatureToLCD>:
/**
  * @brief Reads temperature value and prints it to LCD
  * @retval None
  */
void TemperatureToLCD(void)
{
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b089      	sub	sp, #36	; 0x24
 8001c7c:	af02      	add	r7, sp, #8
	float temperature =  AHT20_GetTemp();
 8001c7e:	f7ff fb8e 	bl	800139e <AHT20_GetTemp>
 8001c82:	ee07 0a90 	vmov	s15, r0
 8001c86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c8a:	edc7 7a05 	vstr	s15, [r7, #20]

	LCDClearScreen();
 8001c8e:	f7ff fd57 	bl	8001740 <LCDClearScreen>

	char pdata[14];
	sprintf(pdata, "%s", "Iznos temp:");
 8001c92:	1d3b      	adds	r3, r7, #4
 8001c94:	4a19      	ldr	r2, [pc, #100]	; (8001cfc <TemperatureToLCD+0x84>)
 8001c96:	491a      	ldr	r1, [pc, #104]	; (8001d00 <TemperatureToLCD+0x88>)
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f003 ffff 	bl	8005c9c <siprintf>
	LCDWriteData(0,0,&pdata[0]);
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	2000      	movs	r0, #0
 8001ca6:	f7ff fd0d 	bl	80016c4 <LCDWriteData>

	sprintf(pdata, "%f", temperature);
 8001caa:	6978      	ldr	r0, [r7, #20]
 8001cac:	f7fe fc6c 	bl	8000588 <__aeabi_f2d>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	1d38      	adds	r0, r7, #4
 8001cb6:	4913      	ldr	r1, [pc, #76]	; (8001d04 <TemperatureToLCD+0x8c>)
 8001cb8:	f003 fff0 	bl	8005c9c <siprintf>
	LCDWriteData(1,0,&pdata[0]);
 8001cbc:	1d3b      	adds	r3, r7, #4
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	2001      	movs	r0, #1
 8001cc4:	f7ff fcfe 	bl	80016c4 <LCDWriteData>

	FlashWrite(temperature);
 8001cc8:	ed97 0a05 	vldr	s0, [r7, #20]
 8001ccc:	f7ff fd58 	bl	8001780 <FlashWrite>

	HAL_Delay(1000);
 8001cd0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cd4:	f000 fb94 	bl	8002400 <HAL_Delay>

	LOG_ERR("Iznos temperature: %f\n", temperature);
 8001cd8:	4c0b      	ldr	r4, [pc, #44]	; (8001d08 <TemperatureToLCD+0x90>)
 8001cda:	6978      	ldr	r0, [r7, #20]
 8001cdc:	f7fe fc54 	bl	8000588 <__aeabi_f2d>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	e9cd 2300 	strd	r2, r3, [sp]
 8001ce8:	4622      	mov	r2, r4
 8001cea:	4908      	ldr	r1, [pc, #32]	; (8001d0c <TemperatureToLCD+0x94>)
 8001cec:	4808      	ldr	r0, [pc, #32]	; (8001d10 <TemperatureToLCD+0x98>)
 8001cee:	f003 ff0d 	bl	8005b0c <iprintf>
}
 8001cf2:	bf00      	nop
 8001cf4:	371c      	adds	r7, #28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd90      	pop	{r4, r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	08008184 	.word	0x08008184
 8001d00:	08008190 	.word	0x08008190
 8001d04:	08008194 	.word	0x08008194
 8001d08:	080081a4 	.word	0x080081a4
 8001d0c:	080081ac 	.word	0x080081ac
 8001d10:	080081b0 	.word	0x080081b0

08001d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b094      	sub	sp, #80	; 0x50
 8001d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d1a:	f107 031c 	add.w	r3, r7, #28
 8001d1e:	2234      	movs	r2, #52	; 0x34
 8001d20:	2100      	movs	r1, #0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f004 f81d 	bl	8005d62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d28:	f107 0308 	add.w	r3, r7, #8
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d38:	2300      	movs	r3, #0
 8001d3a:	607b      	str	r3, [r7, #4]
 8001d3c:	4b2a      	ldr	r3, [pc, #168]	; (8001de8 <SystemClock_Config+0xd4>)
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d40:	4a29      	ldr	r2, [pc, #164]	; (8001de8 <SystemClock_Config+0xd4>)
 8001d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d46:	6413      	str	r3, [r2, #64]	; 0x40
 8001d48:	4b27      	ldr	r3, [pc, #156]	; (8001de8 <SystemClock_Config+0xd4>)
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d50:	607b      	str	r3, [r7, #4]
 8001d52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001d54:	2300      	movs	r3, #0
 8001d56:	603b      	str	r3, [r7, #0]
 8001d58:	4b24      	ldr	r3, [pc, #144]	; (8001dec <SystemClock_Config+0xd8>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001d60:	4a22      	ldr	r2, [pc, #136]	; (8001dec <SystemClock_Config+0xd8>)
 8001d62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d66:	6013      	str	r3, [r2, #0]
 8001d68:	4b20      	ldr	r3, [pc, #128]	; (8001dec <SystemClock_Config+0xd8>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d70:	603b      	str	r3, [r7, #0]
 8001d72:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d74:	2302      	movs	r3, #2
 8001d76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d7c:	2310      	movs	r3, #16
 8001d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d80:	2302      	movs	r3, #2
 8001d82:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d84:	2300      	movs	r3, #0
 8001d86:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001d88:	2310      	movs	r3, #16
 8001d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001d8c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001d90:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001d92:	2304      	movs	r3, #4
 8001d94:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d96:	2302      	movs	r3, #2
 8001d98:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d9e:	f107 031c 	add.w	r3, r7, #28
 8001da2:	4618      	mov	r0, r3
 8001da4:	f002 fc28 	bl	80045f8 <HAL_RCC_OscConfig>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001dae:	f000 f88f 	bl	8001ed0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001db2:	230f      	movs	r3, #15
 8001db4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001db6:	2302      	movs	r3, #2
 8001db8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001dbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001dc8:	f107 0308 	add.w	r3, r7, #8
 8001dcc:	2102      	movs	r1, #2
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f002 f8c8 	bl	8003f64 <HAL_RCC_ClockConfig>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001dda:	f000 f879 	bl	8001ed0 <Error_Handler>
  }
}
 8001dde:	bf00      	nop
 8001de0:	3750      	adds	r7, #80	; 0x50
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40007000 	.word	0x40007000

08001df0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08a      	sub	sp, #40	; 0x28
 8001df4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df6:	f107 0314 	add.w	r3, r7, #20
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
 8001e04:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	4b2e      	ldr	r3, [pc, #184]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	4a2d      	ldr	r2, [pc, #180]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e10:	f043 0304 	orr.w	r3, r3, #4
 8001e14:	6313      	str	r3, [r2, #48]	; 0x30
 8001e16:	4b2b      	ldr	r3, [pc, #172]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	613b      	str	r3, [r7, #16]
 8001e20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	4b27      	ldr	r3, [pc, #156]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	4a26      	ldr	r2, [pc, #152]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e30:	6313      	str	r3, [r2, #48]	; 0x30
 8001e32:	4b24      	ldr	r3, [pc, #144]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	4b20      	ldr	r3, [pc, #128]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	4a1f      	ldr	r2, [pc, #124]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	60bb      	str	r3, [r7, #8]
 8001e58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	4b19      	ldr	r3, [pc, #100]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	4a18      	ldr	r2, [pc, #96]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e64:	f043 0302 	orr.w	r3, r3, #2
 8001e68:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6a:	4b16      	ldr	r3, [pc, #88]	; (8001ec4 <MX_GPIO_Init+0xd4>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	607b      	str	r3, [r7, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001e76:	2200      	movs	r2, #0
 8001e78:	2120      	movs	r1, #32
 8001e7a:	4813      	ldr	r0, [pc, #76]	; (8001ec8 <MX_GPIO_Init+0xd8>)
 8001e7c:	f001 f85e 	bl	8002f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4619      	mov	r1, r3
 8001e98:	480c      	ldr	r0, [pc, #48]	; (8001ecc <MX_GPIO_Init+0xdc>)
 8001e9a:	f000 fea3 	bl	8002be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001e9e:	2320      	movs	r3, #32
 8001ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001eae:	f107 0314 	add.w	r3, r7, #20
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4804      	ldr	r0, [pc, #16]	; (8001ec8 <MX_GPIO_Init+0xd8>)
 8001eb6:	f000 fe95 	bl	8002be4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001eba:	bf00      	nop
 8001ebc:	3728      	adds	r7, #40	; 0x28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40020000 	.word	0x40020000
 8001ecc:	40020800 	.word	0x40020800

08001ed0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ed4:	b672      	cpsid	i
}
 8001ed6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <Error_Handler+0x8>
	...

08001edc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	4b10      	ldr	r3, [pc, #64]	; (8001f28 <HAL_MspInit+0x4c>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eea:	4a0f      	ldr	r2, [pc, #60]	; (8001f28 <HAL_MspInit+0x4c>)
 8001eec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ef0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	; (8001f28 <HAL_MspInit+0x4c>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001efa:	607b      	str	r3, [r7, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	603b      	str	r3, [r7, #0]
 8001f02:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <HAL_MspInit+0x4c>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f06:	4a08      	ldr	r2, [pc, #32]	; (8001f28 <HAL_MspInit+0x4c>)
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f0e:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <HAL_MspInit+0x4c>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f16:	603b      	str	r3, [r7, #0]
 8001f18:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f1a:	2007      	movs	r0, #7
 8001f1c:	f000 fb46 	bl	80025ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f20:	bf00      	nop
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40023800 	.word	0x40023800

08001f2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08c      	sub	sp, #48	; 0x30
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 031c 	add.w	r3, r7, #28
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a42      	ldr	r2, [pc, #264]	; (8002054 <HAL_I2C_MspInit+0x128>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d12d      	bne.n	8001faa <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
//
  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
 8001f52:	4b41      	ldr	r3, [pc, #260]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a40      	ldr	r2, [pc, #256]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f58:	f043 0302 	orr.w	r3, r3, #2
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b3e      	ldr	r3, [pc, #248]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	61bb      	str	r3, [r7, #24]
 8001f68:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f6a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f70:	2312      	movs	r3, #18
 8001f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f7c:	2304      	movs	r3, #4
 8001f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f80:	f107 031c 	add.w	r3, r7, #28
 8001f84:	4619      	mov	r1, r3
 8001f86:	4835      	ldr	r0, [pc, #212]	; (800205c <HAL_I2C_MspInit+0x130>)
 8001f88:	f000 fe2c 	bl	8002be4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	4b31      	ldr	r3, [pc, #196]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f94:	4a30      	ldr	r2, [pc, #192]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f96:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f9a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f9c:	4b2e      	ldr	r3, [pc, #184]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */
//
  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001fa8:	e050      	b.n	800204c <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a2c      	ldr	r2, [pc, #176]	; (8002060 <HAL_I2C_MspInit+0x134>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d14b      	bne.n	800204c <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	4b27      	ldr	r3, [pc, #156]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbc:	4a26      	ldr	r2, [pc, #152]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fbe:	f043 0304 	orr.w	r3, r3, #4
 8001fc2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc4:	4b24      	ldr	r3, [pc, #144]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc8:	f003 0304 	and.w	r3, r3, #4
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	4b20      	ldr	r3, [pc, #128]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd8:	4a1f      	ldr	r2, [pc, #124]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe0:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe4:	f003 0301 	and.w	r3, r3, #1
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ff2:	2312      	movs	r3, #18
 8001ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001ffe:	2304      	movs	r3, #4
 8002000:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002002:	f107 031c 	add.w	r3, r7, #28
 8002006:	4619      	mov	r1, r3
 8002008:	4816      	ldr	r0, [pc, #88]	; (8002064 <HAL_I2C_MspInit+0x138>)
 800200a:	f000 fdeb 	bl	8002be4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800200e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002014:	2312      	movs	r3, #18
 8002016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201c:	2303      	movs	r3, #3
 800201e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002020:	2304      	movs	r3, #4
 8002022:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002024:	f107 031c 	add.w	r3, r7, #28
 8002028:	4619      	mov	r1, r3
 800202a:	480f      	ldr	r0, [pc, #60]	; (8002068 <HAL_I2C_MspInit+0x13c>)
 800202c:	f000 fdda 	bl	8002be4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002030:	2300      	movs	r3, #0
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	4b08      	ldr	r3, [pc, #32]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8002036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002038:	4a07      	ldr	r2, [pc, #28]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 800203a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800203e:	6413      	str	r3, [r2, #64]	; 0x40
 8002040:	4b05      	ldr	r3, [pc, #20]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8002042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002044:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]
}
 800204c:	bf00      	nop
 800204e:	3730      	adds	r7, #48	; 0x30
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40005400 	.word	0x40005400
 8002058:	40023800 	.word	0x40023800
 800205c:	40020400 	.word	0x40020400
 8002060:	40005c00 	.word	0x40005c00
 8002064:	40020800 	.word	0x40020800
 8002068:	40020000 	.word	0x40020000

0800206c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b08a      	sub	sp, #40	; 0x28
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a19      	ldr	r2, [pc, #100]	; (80020f0 <HAL_UART_MspInit+0x84>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d12b      	bne.n	80020e6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	4b18      	ldr	r3, [pc, #96]	; (80020f4 <HAL_UART_MspInit+0x88>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	4a17      	ldr	r2, [pc, #92]	; (80020f4 <HAL_UART_MspInit+0x88>)
 8002098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800209c:	6413      	str	r3, [r2, #64]	; 0x40
 800209e:	4b15      	ldr	r3, [pc, #84]	; (80020f4 <HAL_UART_MspInit+0x88>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <HAL_UART_MspInit+0x88>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	4a10      	ldr	r2, [pc, #64]	; (80020f4 <HAL_UART_MspInit+0x88>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ba:	4b0e      	ldr	r3, [pc, #56]	; (80020f4 <HAL_UART_MspInit+0x88>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020c6:	230c      	movs	r3, #12
 80020c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d2:	2303      	movs	r3, #3
 80020d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020d6:	2307      	movs	r3, #7
 80020d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020da:	f107 0314 	add.w	r3, r7, #20
 80020de:	4619      	mov	r1, r3
 80020e0:	4805      	ldr	r0, [pc, #20]	; (80020f8 <HAL_UART_MspInit+0x8c>)
 80020e2:	f000 fd7f 	bl	8002be4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020e6:	bf00      	nop
 80020e8:	3728      	adds	r7, #40	; 0x28
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40004400 	.word	0x40004400
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40020000 	.word	0x40020000

080020fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002100:	e7fe      	b.n	8002100 <NMI_Handler+0x4>

08002102 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002106:	e7fe      	b.n	8002106 <HardFault_Handler+0x4>

08002108 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800210c:	e7fe      	b.n	800210c <MemManage_Handler+0x4>

0800210e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002112:	e7fe      	b.n	8002112 <BusFault_Handler+0x4>

08002114 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002118:	e7fe      	b.n	8002118 <UsageFault_Handler+0x4>

0800211a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800212c:	bf00      	nop
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002148:	f000 f93a 	bl	80023c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800214c:	bf00      	nop
 800214e:	bd80      	pop	{r7, pc}

08002150 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  return 1;
 8002154:	2301      	movs	r3, #1
}
 8002156:	4618      	mov	r0, r3
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_kill>:

int _kill(int pid, int sig)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800216a:	f003 fe4d 	bl	8005e08 <__errno>
 800216e:	4603      	mov	r3, r0
 8002170:	2216      	movs	r2, #22
 8002172:	601a      	str	r2, [r3, #0]
  return -1;
 8002174:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <_exit>:

void _exit (int status)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002188:	f04f 31ff 	mov.w	r1, #4294967295
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff ffe7 	bl	8002160 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002192:	e7fe      	b.n	8002192 <_exit+0x12>

08002194 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	e00a      	b.n	80021bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021a6:	f3af 8000 	nop.w
 80021aa:	4601      	mov	r1, r0
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	1c5a      	adds	r2, r3, #1
 80021b0:	60ba      	str	r2, [r7, #8]
 80021b2:	b2ca      	uxtb	r2, r1
 80021b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	3301      	adds	r3, #1
 80021ba:	617b      	str	r3, [r7, #20]
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	dbf0      	blt.n	80021a6 <_read+0x12>
  }

  return len;
 80021c4:	687b      	ldr	r3, [r7, #4]
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3718      	adds	r7, #24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}

080021ce <_close>:
  }
  return len;
}

int _close(int file)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021da:	4618      	mov	r0, r3
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b083      	sub	sp, #12
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
 80021ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021f6:	605a      	str	r2, [r3, #4]
  return 0;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <_isatty>:

int _isatty(int file)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800220e:	2301      	movs	r3, #1
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
	...

08002238 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002240:	4a14      	ldr	r2, [pc, #80]	; (8002294 <_sbrk+0x5c>)
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <_sbrk+0x60>)
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800224c:	4b13      	ldr	r3, [pc, #76]	; (800229c <_sbrk+0x64>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d102      	bne.n	800225a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002254:	4b11      	ldr	r3, [pc, #68]	; (800229c <_sbrk+0x64>)
 8002256:	4a12      	ldr	r2, [pc, #72]	; (80022a0 <_sbrk+0x68>)
 8002258:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800225a:	4b10      	ldr	r3, [pc, #64]	; (800229c <_sbrk+0x64>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4413      	add	r3, r2
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	429a      	cmp	r2, r3
 8002266:	d207      	bcs.n	8002278 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002268:	f003 fdce 	bl	8005e08 <__errno>
 800226c:	4603      	mov	r3, r0
 800226e:	220c      	movs	r2, #12
 8002270:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002272:	f04f 33ff 	mov.w	r3, #4294967295
 8002276:	e009      	b.n	800228c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002278:	4b08      	ldr	r3, [pc, #32]	; (800229c <_sbrk+0x64>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800227e:	4b07      	ldr	r3, [pc, #28]	; (800229c <_sbrk+0x64>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4413      	add	r3, r2
 8002286:	4a05      	ldr	r2, [pc, #20]	; (800229c <_sbrk+0x64>)
 8002288:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800228a:	68fb      	ldr	r3, [r7, #12]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20020000 	.word	0x20020000
 8002298:	00000400 	.word	0x00000400
 800229c:	20000350 	.word	0x20000350
 80022a0:	200004c8 	.word	0x200004c8

080022a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022a8:	4b06      	ldr	r3, [pc, #24]	; (80022c4 <SystemInit+0x20>)
 80022aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ae:	4a05      	ldr	r2, [pc, #20]	; (80022c4 <SystemInit+0x20>)
 80022b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80022c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002300 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80022cc:	f7ff ffea 	bl	80022a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022d0:	480c      	ldr	r0, [pc, #48]	; (8002304 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022d2:	490d      	ldr	r1, [pc, #52]	; (8002308 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022d4:	4a0d      	ldr	r2, [pc, #52]	; (800230c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d8:	e002      	b.n	80022e0 <LoopCopyDataInit>

080022da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022de:	3304      	adds	r3, #4

080022e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022e4:	d3f9      	bcc.n	80022da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022e6:	4a0a      	ldr	r2, [pc, #40]	; (8002310 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022e8:	4c0a      	ldr	r4, [pc, #40]	; (8002314 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022ec:	e001      	b.n	80022f2 <LoopFillZerobss>

080022ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022f0:	3204      	adds	r2, #4

080022f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022f4:	d3fb      	bcc.n	80022ee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80022f6:	f003 fd8d 	bl	8005e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022fa:	f7ff fc8d 	bl	8001c18 <main>
  bx  lr    
 80022fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002300:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002304:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002308:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 800230c:	08008574 	.word	0x08008574
  ldr r2, =_sbss
 8002310:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8002314:	200004c4 	.word	0x200004c4

08002318 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002318:	e7fe      	b.n	8002318 <ADC_IRQHandler>
	...

0800231c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002320:	4b0e      	ldr	r3, [pc, #56]	; (800235c <HAL_Init+0x40>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a0d      	ldr	r2, [pc, #52]	; (800235c <HAL_Init+0x40>)
 8002326:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800232a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800232c:	4b0b      	ldr	r3, [pc, #44]	; (800235c <HAL_Init+0x40>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a0a      	ldr	r2, [pc, #40]	; (800235c <HAL_Init+0x40>)
 8002332:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002336:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <HAL_Init+0x40>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a07      	ldr	r2, [pc, #28]	; (800235c <HAL_Init+0x40>)
 800233e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002342:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002344:	2003      	movs	r0, #3
 8002346:	f000 f931 	bl	80025ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800234a:	2000      	movs	r0, #0
 800234c:	f000 f808 	bl	8002360 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002350:	f7ff fdc4 	bl	8001edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40023c00 	.word	0x40023c00

08002360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002368:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <HAL_InitTick+0x54>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	4b12      	ldr	r3, [pc, #72]	; (80023b8 <HAL_InitTick+0x58>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	4619      	mov	r1, r3
 8002372:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002376:	fbb3 f3f1 	udiv	r3, r3, r1
 800237a:	fbb2 f3f3 	udiv	r3, r2, r3
 800237e:	4618      	mov	r0, r3
 8002380:	f000 f93b 	bl	80025fa <HAL_SYSTICK_Config>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e00e      	b.n	80023ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b0f      	cmp	r3, #15
 8002392:	d80a      	bhi.n	80023aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002394:	2200      	movs	r2, #0
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	f04f 30ff 	mov.w	r0, #4294967295
 800239c:	f000 f911 	bl	80025c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023a0:	4a06      	ldr	r2, [pc, #24]	; (80023bc <HAL_InitTick+0x5c>)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
 80023a8:	e000      	b.n	80023ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000034 	.word	0x20000034
 80023b8:	2000003c 	.word	0x2000003c
 80023bc:	20000038 	.word	0x20000038

080023c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c4:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <HAL_IncTick+0x20>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <HAL_IncTick+0x24>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	4a04      	ldr	r2, [pc, #16]	; (80023e4 <HAL_IncTick+0x24>)
 80023d2:	6013      	str	r3, [r2, #0]
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	2000003c 	.word	0x2000003c
 80023e4:	20000354 	.word	0x20000354

080023e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return uwTick;
 80023ec:	4b03      	ldr	r3, [pc, #12]	; (80023fc <HAL_GetTick+0x14>)
 80023ee:	681b      	ldr	r3, [r3, #0]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	20000354 	.word	0x20000354

08002400 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002408:	f7ff ffee 	bl	80023e8 <HAL_GetTick>
 800240c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002418:	d005      	beq.n	8002426 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800241a:	4b0a      	ldr	r3, [pc, #40]	; (8002444 <HAL_Delay+0x44>)
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	461a      	mov	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4413      	add	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002426:	bf00      	nop
 8002428:	f7ff ffde 	bl	80023e8 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	429a      	cmp	r2, r3
 8002436:	d8f7      	bhi.n	8002428 <HAL_Delay+0x28>
  {
  }
}
 8002438:	bf00      	nop
 800243a:	bf00      	nop
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	2000003c 	.word	0x2000003c

08002448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002458:	4b0c      	ldr	r3, [pc, #48]	; (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002464:	4013      	ands	r3, r2
 8002466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002470:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247a:	4a04      	ldr	r2, [pc, #16]	; (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	60d3      	str	r3, [r2, #12]
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002494:	4b04      	ldr	r3, [pc, #16]	; (80024a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	0a1b      	lsrs	r3, r3, #8
 800249a:	f003 0307 	and.w	r3, r3, #7
}
 800249e:	4618      	mov	r0, r3
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	db0a      	blt.n	80024d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	490c      	ldr	r1, [pc, #48]	; (80024f8 <__NVIC_SetPriority+0x4c>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d4:	e00a      	b.n	80024ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	4908      	ldr	r1, [pc, #32]	; (80024fc <__NVIC_SetPriority+0x50>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3b04      	subs	r3, #4
 80024e4:	0112      	lsls	r2, r2, #4
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	440b      	add	r3, r1
 80024ea:	761a      	strb	r2, [r3, #24]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	e000e100 	.word	0xe000e100
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	; 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f1c3 0307 	rsb	r3, r3, #7
 800251a:	2b04      	cmp	r3, #4
 800251c:	bf28      	it	cs
 800251e:	2304      	movcs	r3, #4
 8002520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3304      	adds	r3, #4
 8002526:	2b06      	cmp	r3, #6
 8002528:	d902      	bls.n	8002530 <NVIC_EncodePriority+0x30>
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3b03      	subs	r3, #3
 800252e:	e000      	b.n	8002532 <NVIC_EncodePriority+0x32>
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	f04f 32ff 	mov.w	r2, #4294967295
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	401a      	ands	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002548:	f04f 31ff 	mov.w	r1, #4294967295
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43d9      	mvns	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	4313      	orrs	r3, r2
         );
}
 800255a:	4618      	mov	r0, r3
 800255c:	3724      	adds	r7, #36	; 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
	...

08002568 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3b01      	subs	r3, #1
 8002574:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002578:	d301      	bcc.n	800257e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800257a:	2301      	movs	r3, #1
 800257c:	e00f      	b.n	800259e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800257e:	4a0a      	ldr	r2, [pc, #40]	; (80025a8 <SysTick_Config+0x40>)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3b01      	subs	r3, #1
 8002584:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002586:	210f      	movs	r1, #15
 8002588:	f04f 30ff 	mov.w	r0, #4294967295
 800258c:	f7ff ff8e 	bl	80024ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002590:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <SysTick_Config+0x40>)
 8002592:	2200      	movs	r2, #0
 8002594:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002596:	4b04      	ldr	r3, [pc, #16]	; (80025a8 <SysTick_Config+0x40>)
 8002598:	2207      	movs	r2, #7
 800259a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	e000e010 	.word	0xe000e010

080025ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7ff ff47 	bl	8002448 <__NVIC_SetPriorityGrouping>
}
 80025ba:	bf00      	nop
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b086      	sub	sp, #24
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	4603      	mov	r3, r0
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	607a      	str	r2, [r7, #4]
 80025ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025d4:	f7ff ff5c 	bl	8002490 <__NVIC_GetPriorityGrouping>
 80025d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	68b9      	ldr	r1, [r7, #8]
 80025de:	6978      	ldr	r0, [r7, #20]
 80025e0:	f7ff ff8e 	bl	8002500 <NVIC_EncodePriority>
 80025e4:	4602      	mov	r2, r0
 80025e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ea:	4611      	mov	r1, r2
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff ff5d 	bl	80024ac <__NVIC_SetPriority>
}
 80025f2:	bf00      	nop
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b082      	sub	sp, #8
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7ff ffb0 	bl	8002568 <SysTick_Config>
 8002608:	4603      	mov	r3, r0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
	...

08002614 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002626:	4b23      	ldr	r3, [pc, #140]	; (80026b4 <HAL_FLASH_Program+0xa0>)
 8002628:	7e1b      	ldrb	r3, [r3, #24]
 800262a:	2b01      	cmp	r3, #1
 800262c:	d101      	bne.n	8002632 <HAL_FLASH_Program+0x1e>
 800262e:	2302      	movs	r3, #2
 8002630:	e03b      	b.n	80026aa <HAL_FLASH_Program+0x96>
 8002632:	4b20      	ldr	r3, [pc, #128]	; (80026b4 <HAL_FLASH_Program+0xa0>)
 8002634:	2201      	movs	r2, #1
 8002636:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002638:	f24c 3050 	movw	r0, #50000	; 0xc350
 800263c:	f000 f870 	bl	8002720 <FLASH_WaitForLastOperation>
 8002640:	4603      	mov	r3, r0
 8002642:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8002644:	7dfb      	ldrb	r3, [r7, #23]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d12b      	bne.n	80026a2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d105      	bne.n	800265c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002650:	783b      	ldrb	r3, [r7, #0]
 8002652:	4619      	mov	r1, r3
 8002654:	68b8      	ldr	r0, [r7, #8]
 8002656:	f000 f91b 	bl	8002890 <FLASH_Program_Byte>
 800265a:	e016      	b.n	800268a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d105      	bne.n	800266e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002662:	883b      	ldrh	r3, [r7, #0]
 8002664:	4619      	mov	r1, r3
 8002666:	68b8      	ldr	r0, [r7, #8]
 8002668:	f000 f8ee 	bl	8002848 <FLASH_Program_HalfWord>
 800266c:	e00d      	b.n	800268a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2b02      	cmp	r3, #2
 8002672:	d105      	bne.n	8002680 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	4619      	mov	r1, r3
 8002678:	68b8      	ldr	r0, [r7, #8]
 800267a:	f000 f8c3 	bl	8002804 <FLASH_Program_Word>
 800267e:	e004      	b.n	800268a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002680:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002684:	68b8      	ldr	r0, [r7, #8]
 8002686:	f000 f88b 	bl	80027a0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800268a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800268e:	f000 f847 	bl	8002720 <FLASH_WaitForLastOperation>
 8002692:	4603      	mov	r3, r0
 8002694:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8002696:	4b08      	ldr	r3, [pc, #32]	; (80026b8 <HAL_FLASH_Program+0xa4>)
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	4a07      	ldr	r2, [pc, #28]	; (80026b8 <HAL_FLASH_Program+0xa4>)
 800269c:	f023 0301 	bic.w	r3, r3, #1
 80026a0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80026a2:	4b04      	ldr	r3, [pc, #16]	; (80026b4 <HAL_FLASH_Program+0xa0>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	761a      	strb	r2, [r3, #24]
  
  return status;
 80026a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000358 	.word	0x20000358
 80026b8:	40023c00 	.word	0x40023c00

080026bc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80026c2:	2300      	movs	r3, #0
 80026c4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80026c6:	4b0b      	ldr	r3, [pc, #44]	; (80026f4 <HAL_FLASH_Unlock+0x38>)
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	da0b      	bge.n	80026e6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80026ce:	4b09      	ldr	r3, [pc, #36]	; (80026f4 <HAL_FLASH_Unlock+0x38>)
 80026d0:	4a09      	ldr	r2, [pc, #36]	; (80026f8 <HAL_FLASH_Unlock+0x3c>)
 80026d2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80026d4:	4b07      	ldr	r3, [pc, #28]	; (80026f4 <HAL_FLASH_Unlock+0x38>)
 80026d6:	4a09      	ldr	r2, [pc, #36]	; (80026fc <HAL_FLASH_Unlock+0x40>)
 80026d8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80026da:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <HAL_FLASH_Unlock+0x38>)
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	da01      	bge.n	80026e6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80026e6:	79fb      	ldrb	r3, [r7, #7]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	40023c00 	.word	0x40023c00
 80026f8:	45670123 	.word	0x45670123
 80026fc:	cdef89ab 	.word	0xcdef89ab

08002700 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002704:	4b05      	ldr	r3, [pc, #20]	; (800271c <HAL_FLASH_Lock+0x1c>)
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	4a04      	ldr	r2, [pc, #16]	; (800271c <HAL_FLASH_Lock+0x1c>)
 800270a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800270e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	40023c00 	.word	0x40023c00

08002720 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002728:	2300      	movs	r3, #0
 800272a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800272c:	4b1a      	ldr	r3, [pc, #104]	; (8002798 <FLASH_WaitForLastOperation+0x78>)
 800272e:	2200      	movs	r2, #0
 8002730:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002732:	f7ff fe59 	bl	80023e8 <HAL_GetTick>
 8002736:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002738:	e010      	b.n	800275c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002740:	d00c      	beq.n	800275c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d007      	beq.n	8002758 <FLASH_WaitForLastOperation+0x38>
 8002748:	f7ff fe4e 	bl	80023e8 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	429a      	cmp	r2, r3
 8002756:	d201      	bcs.n	800275c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e019      	b.n	8002790 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800275c:	4b0f      	ldr	r3, [pc, #60]	; (800279c <FLASH_WaitForLastOperation+0x7c>)
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1e8      	bne.n	800273a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002768:	4b0c      	ldr	r3, [pc, #48]	; (800279c <FLASH_WaitForLastOperation+0x7c>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b00      	cmp	r3, #0
 8002772:	d002      	beq.n	800277a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002774:	4b09      	ldr	r3, [pc, #36]	; (800279c <FLASH_WaitForLastOperation+0x7c>)
 8002776:	2201      	movs	r2, #1
 8002778:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800277a:	4b08      	ldr	r3, [pc, #32]	; (800279c <FLASH_WaitForLastOperation+0x7c>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d003      	beq.n	800278e <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002786:	f000 f8a5 	bl	80028d4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800278e:	2300      	movs	r3, #0
  
}  
 8002790:	4618      	mov	r0, r3
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20000358 	.word	0x20000358
 800279c:	40023c00 	.word	0x40023c00

080027a0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80027ac:	4b14      	ldr	r3, [pc, #80]	; (8002800 <FLASH_Program_DoubleWord+0x60>)
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	4a13      	ldr	r2, [pc, #76]	; (8002800 <FLASH_Program_DoubleWord+0x60>)
 80027b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027b6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80027b8:	4b11      	ldr	r3, [pc, #68]	; (8002800 <FLASH_Program_DoubleWord+0x60>)
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	4a10      	ldr	r2, [pc, #64]	; (8002800 <FLASH_Program_DoubleWord+0x60>)
 80027be:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80027c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80027c4:	4b0e      	ldr	r3, [pc, #56]	; (8002800 <FLASH_Program_DoubleWord+0x60>)
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	4a0d      	ldr	r2, [pc, #52]	; (8002800 <FLASH_Program_DoubleWord+0x60>)
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80027d6:	f3bf 8f6f 	isb	sy
}
 80027da:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80027dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80027e0:	f04f 0200 	mov.w	r2, #0
 80027e4:	f04f 0300 	mov.w	r3, #0
 80027e8:	000a      	movs	r2, r1
 80027ea:	2300      	movs	r3, #0
 80027ec:	68f9      	ldr	r1, [r7, #12]
 80027ee:	3104      	adds	r1, #4
 80027f0:	4613      	mov	r3, r2
 80027f2:	600b      	str	r3, [r1, #0]
}
 80027f4:	bf00      	nop
 80027f6:	3714      	adds	r7, #20
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	40023c00 	.word	0x40023c00

08002804 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800280e:	4b0d      	ldr	r3, [pc, #52]	; (8002844 <FLASH_Program_Word+0x40>)
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	4a0c      	ldr	r2, [pc, #48]	; (8002844 <FLASH_Program_Word+0x40>)
 8002814:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002818:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800281a:	4b0a      	ldr	r3, [pc, #40]	; (8002844 <FLASH_Program_Word+0x40>)
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	4a09      	ldr	r2, [pc, #36]	; (8002844 <FLASH_Program_Word+0x40>)
 8002820:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002824:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002826:	4b07      	ldr	r3, [pc, #28]	; (8002844 <FLASH_Program_Word+0x40>)
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	4a06      	ldr	r2, [pc, #24]	; (8002844 <FLASH_Program_Word+0x40>)
 800282c:	f043 0301 	orr.w	r3, r3, #1
 8002830:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	601a      	str	r2, [r3, #0]
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	40023c00 	.word	0x40023c00

08002848 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	460b      	mov	r3, r1
 8002852:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002854:	4b0d      	ldr	r3, [pc, #52]	; (800288c <FLASH_Program_HalfWord+0x44>)
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	4a0c      	ldr	r2, [pc, #48]	; (800288c <FLASH_Program_HalfWord+0x44>)
 800285a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800285e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002860:	4b0a      	ldr	r3, [pc, #40]	; (800288c <FLASH_Program_HalfWord+0x44>)
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	4a09      	ldr	r2, [pc, #36]	; (800288c <FLASH_Program_HalfWord+0x44>)
 8002866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800286a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800286c:	4b07      	ldr	r3, [pc, #28]	; (800288c <FLASH_Program_HalfWord+0x44>)
 800286e:	691b      	ldr	r3, [r3, #16]
 8002870:	4a06      	ldr	r2, [pc, #24]	; (800288c <FLASH_Program_HalfWord+0x44>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	887a      	ldrh	r2, [r7, #2]
 800287c:	801a      	strh	r2, [r3, #0]
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40023c00 	.word	0x40023c00

08002890 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	460b      	mov	r3, r1
 800289a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800289c:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <FLASH_Program_Byte+0x40>)
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	4a0b      	ldr	r2, [pc, #44]	; (80028d0 <FLASH_Program_Byte+0x40>)
 80028a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80028a8:	4b09      	ldr	r3, [pc, #36]	; (80028d0 <FLASH_Program_Byte+0x40>)
 80028aa:	4a09      	ldr	r2, [pc, #36]	; (80028d0 <FLASH_Program_Byte+0x40>)
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80028b0:	4b07      	ldr	r3, [pc, #28]	; (80028d0 <FLASH_Program_Byte+0x40>)
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	4a06      	ldr	r2, [pc, #24]	; (80028d0 <FLASH_Program_Byte+0x40>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	78fa      	ldrb	r2, [r7, #3]
 80028c0:	701a      	strb	r2, [r3, #0]
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	40023c00 	.word	0x40023c00

080028d4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80028d8:	4b2f      	ldr	r3, [pc, #188]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	f003 0310 	and.w	r3, r3, #16
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d008      	beq.n	80028f6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80028e4:	4b2d      	ldr	r3, [pc, #180]	; (800299c <FLASH_SetErrorCode+0xc8>)
 80028e6:	69db      	ldr	r3, [r3, #28]
 80028e8:	f043 0310 	orr.w	r3, r3, #16
 80028ec:	4a2b      	ldr	r2, [pc, #172]	; (800299c <FLASH_SetErrorCode+0xc8>)
 80028ee:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80028f0:	4b29      	ldr	r3, [pc, #164]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 80028f2:	2210      	movs	r2, #16
 80028f4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80028f6:	4b28      	ldr	r3, [pc, #160]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	f003 0320 	and.w	r3, r3, #32
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d008      	beq.n	8002914 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002902:	4b26      	ldr	r3, [pc, #152]	; (800299c <FLASH_SetErrorCode+0xc8>)
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	f043 0308 	orr.w	r3, r3, #8
 800290a:	4a24      	ldr	r2, [pc, #144]	; (800299c <FLASH_SetErrorCode+0xc8>)
 800290c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800290e:	4b22      	ldr	r3, [pc, #136]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 8002910:	2220      	movs	r2, #32
 8002912:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002914:	4b20      	ldr	r3, [pc, #128]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800291c:	2b00      	cmp	r3, #0
 800291e:	d008      	beq.n	8002932 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002920:	4b1e      	ldr	r3, [pc, #120]	; (800299c <FLASH_SetErrorCode+0xc8>)
 8002922:	69db      	ldr	r3, [r3, #28]
 8002924:	f043 0304 	orr.w	r3, r3, #4
 8002928:	4a1c      	ldr	r2, [pc, #112]	; (800299c <FLASH_SetErrorCode+0xc8>)
 800292a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800292c:	4b1a      	ldr	r3, [pc, #104]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 800292e:	2240      	movs	r2, #64	; 0x40
 8002930:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002932:	4b19      	ldr	r3, [pc, #100]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800293a:	2b00      	cmp	r3, #0
 800293c:	d008      	beq.n	8002950 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800293e:	4b17      	ldr	r3, [pc, #92]	; (800299c <FLASH_SetErrorCode+0xc8>)
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	f043 0302 	orr.w	r3, r3, #2
 8002946:	4a15      	ldr	r2, [pc, #84]	; (800299c <FLASH_SetErrorCode+0xc8>)
 8002948:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800294a:	4b13      	ldr	r3, [pc, #76]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 800294c:	2280      	movs	r2, #128	; 0x80
 800294e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002950:	4b11      	ldr	r3, [pc, #68]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002958:	2b00      	cmp	r3, #0
 800295a:	d009      	beq.n	8002970 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800295c:	4b0f      	ldr	r3, [pc, #60]	; (800299c <FLASH_SetErrorCode+0xc8>)
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	4a0d      	ldr	r2, [pc, #52]	; (800299c <FLASH_SetErrorCode+0xc8>)
 8002966:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002968:	4b0b      	ldr	r3, [pc, #44]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 800296a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800296e:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002970:	4b09      	ldr	r3, [pc, #36]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d008      	beq.n	800298e <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800297c:	4b07      	ldr	r3, [pc, #28]	; (800299c <FLASH_SetErrorCode+0xc8>)
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	f043 0320 	orr.w	r3, r3, #32
 8002984:	4a05      	ldr	r2, [pc, #20]	; (800299c <FLASH_SetErrorCode+0xc8>)
 8002986:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002988:	4b03      	ldr	r3, [pc, #12]	; (8002998 <FLASH_SetErrorCode+0xc4>)
 800298a:	2202      	movs	r2, #2
 800298c:	60da      	str	r2, [r3, #12]
  }
}
 800298e:	bf00      	nop
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	40023c00 	.word	0x40023c00
 800299c:	20000358 	.word	0x20000358

080029a0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80029b2:	4b31      	ldr	r3, [pc, #196]	; (8002a78 <HAL_FLASHEx_Erase+0xd8>)
 80029b4:	7e1b      	ldrb	r3, [r3, #24]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d101      	bne.n	80029be <HAL_FLASHEx_Erase+0x1e>
 80029ba:	2302      	movs	r3, #2
 80029bc:	e058      	b.n	8002a70 <HAL_FLASHEx_Erase+0xd0>
 80029be:	4b2e      	ldr	r3, [pc, #184]	; (8002a78 <HAL_FLASHEx_Erase+0xd8>)
 80029c0:	2201      	movs	r2, #1
 80029c2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80029c4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80029c8:	f7ff feaa 	bl	8002720 <FLASH_WaitForLastOperation>
 80029cc:	4603      	mov	r3, r0
 80029ce:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d148      	bne.n	8002a68 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	f04f 32ff 	mov.w	r2, #4294967295
 80029dc:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d115      	bne.n	8002a12 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	b2da      	uxtb	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	4619      	mov	r1, r3
 80029f2:	4610      	mov	r0, r2
 80029f4:	f000 f844 	bl	8002a80 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80029f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80029fc:	f7ff fe90 	bl	8002720 <FLASH_WaitForLastOperation>
 8002a00:	4603      	mov	r3, r0
 8002a02:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002a04:	4b1d      	ldr	r3, [pc, #116]	; (8002a7c <HAL_FLASHEx_Erase+0xdc>)
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	4a1c      	ldr	r2, [pc, #112]	; (8002a7c <HAL_FLASHEx_Erase+0xdc>)
 8002a0a:	f023 0304 	bic.w	r3, r3, #4
 8002a0e:	6113      	str	r3, [r2, #16]
 8002a10:	e028      	b.n	8002a64 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	60bb      	str	r3, [r7, #8]
 8002a18:	e01c      	b.n	8002a54 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	4619      	mov	r1, r3
 8002a22:	68b8      	ldr	r0, [r7, #8]
 8002a24:	f000 f850 	bl	8002ac8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002a28:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002a2c:	f7ff fe78 	bl	8002720 <FLASH_WaitForLastOperation>
 8002a30:	4603      	mov	r3, r0
 8002a32:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002a34:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <HAL_FLASHEx_Erase+0xdc>)
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	4a10      	ldr	r2, [pc, #64]	; (8002a7c <HAL_FLASHEx_Erase+0xdc>)
 8002a3a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8002a3e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002a40:	7bfb      	ldrb	r3, [r7, #15]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d003      	beq.n	8002a4e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	68ba      	ldr	r2, [r7, #8]
 8002a4a:	601a      	str	r2, [r3, #0]
          break;
 8002a4c:	e00a      	b.n	8002a64 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	3301      	adds	r3, #1
 8002a52:	60bb      	str	r3, [r7, #8]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d3da      	bcc.n	8002a1a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002a64:	f000 f878 	bl	8002b58 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002a68:	4b03      	ldr	r3, [pc, #12]	; (8002a78 <HAL_FLASHEx_Erase+0xd8>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	761a      	strb	r2, [r3, #24]

  return status;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	20000358 	.word	0x20000358
 8002a7c:	40023c00 	.word	0x40023c00

08002a80 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	6039      	str	r1, [r7, #0]
 8002a8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002a8c:	4b0d      	ldr	r3, [pc, #52]	; (8002ac4 <FLASH_MassErase+0x44>)
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	4a0c      	ldr	r2, [pc, #48]	; (8002ac4 <FLASH_MassErase+0x44>)
 8002a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002a98:	4b0a      	ldr	r3, [pc, #40]	; (8002ac4 <FLASH_MassErase+0x44>)
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	4a09      	ldr	r2, [pc, #36]	; (8002ac4 <FLASH_MassErase+0x44>)
 8002a9e:	f043 0304 	orr.w	r3, r3, #4
 8002aa2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002aa4:	4b07      	ldr	r3, [pc, #28]	; (8002ac4 <FLASH_MassErase+0x44>)
 8002aa6:	691a      	ldr	r2, [r3, #16]
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	021b      	lsls	r3, r3, #8
 8002aac:	4313      	orrs	r3, r2
 8002aae:	4a05      	ldr	r2, [pc, #20]	; (8002ac4 <FLASH_MassErase+0x44>)
 8002ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab4:	6113      	str	r3, [r2, #16]
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40023c00 	.word	0x40023c00

08002ac8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002ad8:	78fb      	ldrb	r3, [r7, #3]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d102      	bne.n	8002ae4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60fb      	str	r3, [r7, #12]
 8002ae2:	e010      	b.n	8002b06 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002ae4:	78fb      	ldrb	r3, [r7, #3]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d103      	bne.n	8002af2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002aea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	e009      	b.n	8002b06 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002af2:	78fb      	ldrb	r3, [r7, #3]
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d103      	bne.n	8002b00 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002af8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	e002      	b.n	8002b06 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002b00:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b04:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002b06:	4b13      	ldr	r3, [pc, #76]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	4a12      	ldr	r2, [pc, #72]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002b12:	4b10      	ldr	r3, [pc, #64]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b14:	691a      	ldr	r2, [r3, #16]
 8002b16:	490f      	ldr	r1, [pc, #60]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002b1e:	4b0d      	ldr	r3, [pc, #52]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	4a0c      	ldr	r2, [pc, #48]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b24:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002b28:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002b2a:	4b0a      	ldr	r3, [pc, #40]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b2c:	691a      	ldr	r2, [r3, #16]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	00db      	lsls	r3, r3, #3
 8002b32:	4313      	orrs	r3, r2
 8002b34:	4a07      	ldr	r2, [pc, #28]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b36:	f043 0302 	orr.w	r3, r3, #2
 8002b3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002b3c:	4b05      	ldr	r3, [pc, #20]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	4a04      	ldr	r2, [pc, #16]	; (8002b54 <FLASH_Erase_Sector+0x8c>)
 8002b42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b46:	6113      	str	r3, [r2, #16]
}
 8002b48:	bf00      	nop
 8002b4a:	3714      	adds	r7, #20
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	40023c00 	.word	0x40023c00

08002b58 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002b5c:	4b20      	ldr	r3, [pc, #128]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d017      	beq.n	8002b98 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002b68:	4b1d      	ldr	r3, [pc, #116]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a1c      	ldr	r2, [pc, #112]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b6e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b72:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002b74:	4b1a      	ldr	r3, [pc, #104]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a19      	ldr	r2, [pc, #100]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b7a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b7e:	6013      	str	r3, [r2, #0]
 8002b80:	4b17      	ldr	r3, [pc, #92]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a16      	ldr	r2, [pc, #88]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b8a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b8c:	4b14      	ldr	r3, [pc, #80]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a13      	ldr	r2, [pc, #76]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b96:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002b98:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d017      	beq.n	8002bd4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002ba4:	4b0e      	ldr	r3, [pc, #56]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a0d      	ldr	r2, [pc, #52]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002baa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bae:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002bb0:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a0a      	ldr	r2, [pc, #40]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002bb6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002bba:	6013      	str	r3, [r2, #0]
 8002bbc:	4b08      	ldr	r3, [pc, #32]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a07      	ldr	r2, [pc, #28]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002bc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002bc6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bc8:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a04      	ldr	r2, [pc, #16]	; (8002be0 <FLASH_FlushCaches+0x88>)
 8002bce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bd2:	6013      	str	r3, [r2, #0]
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	40023c00 	.word	0x40023c00

08002be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b089      	sub	sp, #36	; 0x24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
 8002bfe:	e165      	b.n	8002ecc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c00:	2201      	movs	r2, #1
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	4013      	ands	r3, r2
 8002c12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	f040 8154 	bne.w	8002ec6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f003 0303 	and.w	r3, r3, #3
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d005      	beq.n	8002c36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d130      	bne.n	8002c98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	2203      	movs	r2, #3
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	43db      	mvns	r3, r3
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	68da      	ldr	r2, [r3, #12]
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	69ba      	ldr	r2, [r7, #24]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	091b      	lsrs	r3, r3, #4
 8002c82:	f003 0201 	and.w	r2, r3, #1
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f003 0303 	and.w	r3, r3, #3
 8002ca0:	2b03      	cmp	r3, #3
 8002ca2:	d017      	beq.n	8002cd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	2203      	movs	r2, #3
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	689a      	ldr	r2, [r3, #8]
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d123      	bne.n	8002d28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	08da      	lsrs	r2, r3, #3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3208      	adds	r2, #8
 8002ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	f003 0307 	and.w	r3, r3, #7
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	220f      	movs	r2, #15
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4013      	ands	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	691a      	ldr	r2, [r3, #16]
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	08da      	lsrs	r2, r3, #3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	3208      	adds	r2, #8
 8002d22:	69b9      	ldr	r1, [r7, #24]
 8002d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	2203      	movs	r2, #3
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	43db      	mvns	r3, r3
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f003 0203 	and.w	r2, r3, #3
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	69ba      	ldr	r2, [r7, #24]
 8002d5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f000 80ae 	beq.w	8002ec6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	60fb      	str	r3, [r7, #12]
 8002d6e:	4b5d      	ldr	r3, [pc, #372]	; (8002ee4 <HAL_GPIO_Init+0x300>)
 8002d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d72:	4a5c      	ldr	r2, [pc, #368]	; (8002ee4 <HAL_GPIO_Init+0x300>)
 8002d74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d78:	6453      	str	r3, [r2, #68]	; 0x44
 8002d7a:	4b5a      	ldr	r3, [pc, #360]	; (8002ee4 <HAL_GPIO_Init+0x300>)
 8002d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d86:	4a58      	ldr	r2, [pc, #352]	; (8002ee8 <HAL_GPIO_Init+0x304>)
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	089b      	lsrs	r3, r3, #2
 8002d8c:	3302      	adds	r3, #2
 8002d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f003 0303 	and.w	r3, r3, #3
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	220f      	movs	r2, #15
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43db      	mvns	r3, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4013      	ands	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a4f      	ldr	r2, [pc, #316]	; (8002eec <HAL_GPIO_Init+0x308>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d025      	beq.n	8002dfe <HAL_GPIO_Init+0x21a>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a4e      	ldr	r2, [pc, #312]	; (8002ef0 <HAL_GPIO_Init+0x30c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d01f      	beq.n	8002dfa <HAL_GPIO_Init+0x216>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a4d      	ldr	r2, [pc, #308]	; (8002ef4 <HAL_GPIO_Init+0x310>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d019      	beq.n	8002df6 <HAL_GPIO_Init+0x212>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a4c      	ldr	r2, [pc, #304]	; (8002ef8 <HAL_GPIO_Init+0x314>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d013      	beq.n	8002df2 <HAL_GPIO_Init+0x20e>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a4b      	ldr	r2, [pc, #300]	; (8002efc <HAL_GPIO_Init+0x318>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d00d      	beq.n	8002dee <HAL_GPIO_Init+0x20a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a4a      	ldr	r2, [pc, #296]	; (8002f00 <HAL_GPIO_Init+0x31c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d007      	beq.n	8002dea <HAL_GPIO_Init+0x206>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a49      	ldr	r2, [pc, #292]	; (8002f04 <HAL_GPIO_Init+0x320>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d101      	bne.n	8002de6 <HAL_GPIO_Init+0x202>
 8002de2:	2306      	movs	r3, #6
 8002de4:	e00c      	b.n	8002e00 <HAL_GPIO_Init+0x21c>
 8002de6:	2307      	movs	r3, #7
 8002de8:	e00a      	b.n	8002e00 <HAL_GPIO_Init+0x21c>
 8002dea:	2305      	movs	r3, #5
 8002dec:	e008      	b.n	8002e00 <HAL_GPIO_Init+0x21c>
 8002dee:	2304      	movs	r3, #4
 8002df0:	e006      	b.n	8002e00 <HAL_GPIO_Init+0x21c>
 8002df2:	2303      	movs	r3, #3
 8002df4:	e004      	b.n	8002e00 <HAL_GPIO_Init+0x21c>
 8002df6:	2302      	movs	r3, #2
 8002df8:	e002      	b.n	8002e00 <HAL_GPIO_Init+0x21c>
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e000      	b.n	8002e00 <HAL_GPIO_Init+0x21c>
 8002dfe:	2300      	movs	r3, #0
 8002e00:	69fa      	ldr	r2, [r7, #28]
 8002e02:	f002 0203 	and.w	r2, r2, #3
 8002e06:	0092      	lsls	r2, r2, #2
 8002e08:	4093      	lsls	r3, r2
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e10:	4935      	ldr	r1, [pc, #212]	; (8002ee8 <HAL_GPIO_Init+0x304>)
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	089b      	lsrs	r3, r3, #2
 8002e16:	3302      	adds	r3, #2
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e1e:	4b3a      	ldr	r3, [pc, #232]	; (8002f08 <HAL_GPIO_Init+0x324>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	43db      	mvns	r3, r3
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e42:	4a31      	ldr	r2, [pc, #196]	; (8002f08 <HAL_GPIO_Init+0x324>)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e48:	4b2f      	ldr	r3, [pc, #188]	; (8002f08 <HAL_GPIO_Init+0x324>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	43db      	mvns	r3, r3
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4013      	ands	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e6c:	4a26      	ldr	r2, [pc, #152]	; (8002f08 <HAL_GPIO_Init+0x324>)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e72:	4b25      	ldr	r3, [pc, #148]	; (8002f08 <HAL_GPIO_Init+0x324>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	43db      	mvns	r3, r3
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e96:	4a1c      	ldr	r2, [pc, #112]	; (8002f08 <HAL_GPIO_Init+0x324>)
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e9c:	4b1a      	ldr	r3, [pc, #104]	; (8002f08 <HAL_GPIO_Init+0x324>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d003      	beq.n	8002ec0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ec0:	4a11      	ldr	r2, [pc, #68]	; (8002f08 <HAL_GPIO_Init+0x324>)
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	61fb      	str	r3, [r7, #28]
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	2b0f      	cmp	r3, #15
 8002ed0:	f67f ae96 	bls.w	8002c00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ed4:	bf00      	nop
 8002ed6:	bf00      	nop
 8002ed8:	3724      	adds	r7, #36	; 0x24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	40013800 	.word	0x40013800
 8002eec:	40020000 	.word	0x40020000
 8002ef0:	40020400 	.word	0x40020400
 8002ef4:	40020800 	.word	0x40020800
 8002ef8:	40020c00 	.word	0x40020c00
 8002efc:	40021000 	.word	0x40021000
 8002f00:	40021400 	.word	0x40021400
 8002f04:	40021800 	.word	0x40021800
 8002f08:	40013c00 	.word	0x40013c00

08002f0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	691a      	ldr	r2, [r3, #16]
 8002f1c:	887b      	ldrh	r3, [r7, #2]
 8002f1e:	4013      	ands	r3, r2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d002      	beq.n	8002f2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f24:	2301      	movs	r3, #1
 8002f26:	73fb      	strb	r3, [r7, #15]
 8002f28:	e001      	b.n	8002f2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3714      	adds	r7, #20
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	807b      	strh	r3, [r7, #2]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f4c:	787b      	ldrb	r3, [r7, #1]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d003      	beq.n	8002f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f52:	887a      	ldrh	r2, [r7, #2]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f58:	e003      	b.n	8002f62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f5a:	887b      	ldrh	r3, [r7, #2]
 8002f5c:	041a      	lsls	r2, r3, #16
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	619a      	str	r2, [r3, #24]
}
 8002f62:	bf00      	nop
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
	...

08002f70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e12b      	b.n	80031da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d106      	bne.n	8002f9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7fe ffc8 	bl	8001f2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2224      	movs	r2, #36	; 0x24
 8002fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 0201 	bic.w	r2, r2, #1
 8002fb2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fc2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fd2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002fd4:	f001 f8b8 	bl	8004148 <HAL_RCC_GetPCLK1Freq>
 8002fd8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	4a81      	ldr	r2, [pc, #516]	; (80031e4 <HAL_I2C_Init+0x274>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d807      	bhi.n	8002ff4 <HAL_I2C_Init+0x84>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	4a80      	ldr	r2, [pc, #512]	; (80031e8 <HAL_I2C_Init+0x278>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	bf94      	ite	ls
 8002fec:	2301      	movls	r3, #1
 8002fee:	2300      	movhi	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	e006      	b.n	8003002 <HAL_I2C_Init+0x92>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	4a7d      	ldr	r2, [pc, #500]	; (80031ec <HAL_I2C_Init+0x27c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	bf94      	ite	ls
 8002ffc:	2301      	movls	r3, #1
 8002ffe:	2300      	movhi	r3, #0
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e0e7      	b.n	80031da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	4a78      	ldr	r2, [pc, #480]	; (80031f0 <HAL_I2C_Init+0x280>)
 800300e:	fba2 2303 	umull	r2, r3, r2, r3
 8003012:	0c9b      	lsrs	r3, r3, #18
 8003014:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	68ba      	ldr	r2, [r7, #8]
 8003026:	430a      	orrs	r2, r1
 8003028:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	6a1b      	ldr	r3, [r3, #32]
 8003030:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	4a6a      	ldr	r2, [pc, #424]	; (80031e4 <HAL_I2C_Init+0x274>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d802      	bhi.n	8003044 <HAL_I2C_Init+0xd4>
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	3301      	adds	r3, #1
 8003042:	e009      	b.n	8003058 <HAL_I2C_Init+0xe8>
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800304a:	fb02 f303 	mul.w	r3, r2, r3
 800304e:	4a69      	ldr	r2, [pc, #420]	; (80031f4 <HAL_I2C_Init+0x284>)
 8003050:	fba2 2303 	umull	r2, r3, r2, r3
 8003054:	099b      	lsrs	r3, r3, #6
 8003056:	3301      	adds	r3, #1
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6812      	ldr	r2, [r2, #0]
 800305c:	430b      	orrs	r3, r1
 800305e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800306a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	495c      	ldr	r1, [pc, #368]	; (80031e4 <HAL_I2C_Init+0x274>)
 8003074:	428b      	cmp	r3, r1
 8003076:	d819      	bhi.n	80030ac <HAL_I2C_Init+0x13c>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	1e59      	subs	r1, r3, #1
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	fbb1 f3f3 	udiv	r3, r1, r3
 8003086:	1c59      	adds	r1, r3, #1
 8003088:	f640 73fc 	movw	r3, #4092	; 0xffc
 800308c:	400b      	ands	r3, r1
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00a      	beq.n	80030a8 <HAL_I2C_Init+0x138>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	1e59      	subs	r1, r3, #1
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	fbb1 f3f3 	udiv	r3, r1, r3
 80030a0:	3301      	adds	r3, #1
 80030a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a6:	e051      	b.n	800314c <HAL_I2C_Init+0x1dc>
 80030a8:	2304      	movs	r3, #4
 80030aa:	e04f      	b.n	800314c <HAL_I2C_Init+0x1dc>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d111      	bne.n	80030d8 <HAL_I2C_Init+0x168>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	1e58      	subs	r0, r3, #1
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6859      	ldr	r1, [r3, #4]
 80030bc:	460b      	mov	r3, r1
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	440b      	add	r3, r1
 80030c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030c6:	3301      	adds	r3, #1
 80030c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	bf0c      	ite	eq
 80030d0:	2301      	moveq	r3, #1
 80030d2:	2300      	movne	r3, #0
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	e012      	b.n	80030fe <HAL_I2C_Init+0x18e>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	1e58      	subs	r0, r3, #1
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6859      	ldr	r1, [r3, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	0099      	lsls	r1, r3, #2
 80030e8:	440b      	add	r3, r1
 80030ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ee:	3301      	adds	r3, #1
 80030f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	bf0c      	ite	eq
 80030f8:	2301      	moveq	r3, #1
 80030fa:	2300      	movne	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_I2C_Init+0x196>
 8003102:	2301      	movs	r3, #1
 8003104:	e022      	b.n	800314c <HAL_I2C_Init+0x1dc>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10e      	bne.n	800312c <HAL_I2C_Init+0x1bc>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	1e58      	subs	r0, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6859      	ldr	r1, [r3, #4]
 8003116:	460b      	mov	r3, r1
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	440b      	add	r3, r1
 800311c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003120:	3301      	adds	r3, #1
 8003122:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003126:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800312a:	e00f      	b.n	800314c <HAL_I2C_Init+0x1dc>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	1e58      	subs	r0, r3, #1
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6859      	ldr	r1, [r3, #4]
 8003134:	460b      	mov	r3, r1
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	440b      	add	r3, r1
 800313a:	0099      	lsls	r1, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003142:	3301      	adds	r3, #1
 8003144:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003148:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800314c:	6879      	ldr	r1, [r7, #4]
 800314e:	6809      	ldr	r1, [r1, #0]
 8003150:	4313      	orrs	r3, r2
 8003152:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69da      	ldr	r2, [r3, #28]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a1b      	ldr	r3, [r3, #32]
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800317a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	6911      	ldr	r1, [r2, #16]
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	68d2      	ldr	r2, [r2, #12]
 8003186:	4311      	orrs	r1, r2
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6812      	ldr	r2, [r2, #0]
 800318c:	430b      	orrs	r3, r1
 800318e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695a      	ldr	r2, [r3, #20]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	431a      	orrs	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0201 	orr.w	r2, r2, #1
 80031ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2220      	movs	r2, #32
 80031c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	000186a0 	.word	0x000186a0
 80031e8:	001e847f 	.word	0x001e847f
 80031ec:	003d08ff 	.word	0x003d08ff
 80031f0:	431bde83 	.word	0x431bde83
 80031f4:	10624dd3 	.word	0x10624dd3

080031f8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af02      	add	r7, sp, #8
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	607a      	str	r2, [r7, #4]
 8003202:	461a      	mov	r2, r3
 8003204:	460b      	mov	r3, r1
 8003206:	817b      	strh	r3, [r7, #10]
 8003208:	4613      	mov	r3, r2
 800320a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800320c:	f7ff f8ec 	bl	80023e8 <HAL_GetTick>
 8003210:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b20      	cmp	r3, #32
 800321c:	f040 80e0 	bne.w	80033e0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	9300      	str	r3, [sp, #0]
 8003224:	2319      	movs	r3, #25
 8003226:	2201      	movs	r2, #1
 8003228:	4970      	ldr	r1, [pc, #448]	; (80033ec <HAL_I2C_Master_Transmit+0x1f4>)
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 fc64 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003236:	2302      	movs	r3, #2
 8003238:	e0d3      	b.n	80033e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003240:	2b01      	cmp	r3, #1
 8003242:	d101      	bne.n	8003248 <HAL_I2C_Master_Transmit+0x50>
 8003244:	2302      	movs	r3, #2
 8003246:	e0cc      	b.n	80033e2 <HAL_I2C_Master_Transmit+0x1ea>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b01      	cmp	r3, #1
 800325c:	d007      	beq.n	800326e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0201 	orr.w	r2, r2, #1
 800326c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800327c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2221      	movs	r2, #33	; 0x21
 8003282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2210      	movs	r2, #16
 800328a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	893a      	ldrh	r2, [r7, #8]
 800329e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	4a50      	ldr	r2, [pc, #320]	; (80033f0 <HAL_I2C_Master_Transmit+0x1f8>)
 80032ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032b0:	8979      	ldrh	r1, [r7, #10]
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	6a3a      	ldr	r2, [r7, #32]
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 face 	bl	8003858 <I2C_MasterRequestWrite>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e08d      	b.n	80033e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032c6:	2300      	movs	r3, #0
 80032c8:	613b      	str	r3, [r7, #16]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	613b      	str	r3, [r7, #16]
 80032da:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80032dc:	e066      	b.n	80033ac <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	6a39      	ldr	r1, [r7, #32]
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 fd22 	bl	8003d2c <I2C_WaitOnTXEFlagUntilTimeout>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00d      	beq.n	800330a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f2:	2b04      	cmp	r3, #4
 80032f4:	d107      	bne.n	8003306 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003304:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e06b      	b.n	80033e2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	781a      	ldrb	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331a:	1c5a      	adds	r2, r3, #1
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003324:	b29b      	uxth	r3, r3
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003332:	3b01      	subs	r3, #1
 8003334:	b29a      	uxth	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	f003 0304 	and.w	r3, r3, #4
 8003344:	2b04      	cmp	r3, #4
 8003346:	d11b      	bne.n	8003380 <HAL_I2C_Master_Transmit+0x188>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800334c:	2b00      	cmp	r3, #0
 800334e:	d017      	beq.n	8003380 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003354:	781a      	ldrb	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003360:	1c5a      	adds	r2, r3, #1
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800336a:	b29b      	uxth	r3, r3
 800336c:	3b01      	subs	r3, #1
 800336e:	b29a      	uxth	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003378:	3b01      	subs	r3, #1
 800337a:	b29a      	uxth	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003380:	697a      	ldr	r2, [r7, #20]
 8003382:	6a39      	ldr	r1, [r7, #32]
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 fd19 	bl	8003dbc <I2C_WaitOnBTFFlagUntilTimeout>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00d      	beq.n	80033ac <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	2b04      	cmp	r3, #4
 8003396:	d107      	bne.n	80033a8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033a6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e01a      	b.n	80033e2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d194      	bne.n	80032de <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2220      	movs	r2, #32
 80033c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	e000      	b.n	80033e2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80033e0:	2302      	movs	r3, #2
  }
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3718      	adds	r7, #24
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	00100002 	.word	0x00100002
 80033f0:	ffff0000 	.word	0xffff0000

080033f4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08c      	sub	sp, #48	; 0x30
 80033f8:	af02      	add	r7, sp, #8
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	607a      	str	r2, [r7, #4]
 80033fe:	461a      	mov	r2, r3
 8003400:	460b      	mov	r3, r1
 8003402:	817b      	strh	r3, [r7, #10]
 8003404:	4613      	mov	r3, r2
 8003406:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003408:	f7fe ffee 	bl	80023e8 <HAL_GetTick>
 800340c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b20      	cmp	r3, #32
 8003418:	f040 8217 	bne.w	800384a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800341c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341e:	9300      	str	r3, [sp, #0]
 8003420:	2319      	movs	r3, #25
 8003422:	2201      	movs	r2, #1
 8003424:	497c      	ldr	r1, [pc, #496]	; (8003618 <HAL_I2C_Master_Receive+0x224>)
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 fb66 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003432:	2302      	movs	r3, #2
 8003434:	e20a      	b.n	800384c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800343c:	2b01      	cmp	r3, #1
 800343e:	d101      	bne.n	8003444 <HAL_I2C_Master_Receive+0x50>
 8003440:	2302      	movs	r3, #2
 8003442:	e203      	b.n	800384c <HAL_I2C_Master_Receive+0x458>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b01      	cmp	r3, #1
 8003458:	d007      	beq.n	800346a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f042 0201 	orr.w	r2, r2, #1
 8003468:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003478:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2222      	movs	r2, #34	; 0x22
 800347e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2210      	movs	r2, #16
 8003486:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	893a      	ldrh	r2, [r7, #8]
 800349a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	4a5c      	ldr	r2, [pc, #368]	; (800361c <HAL_I2C_Master_Receive+0x228>)
 80034aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034ac:	8979      	ldrh	r1, [r7, #10]
 80034ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f000 fa52 	bl	800395c <I2C_MasterRequestRead>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e1c4      	b.n	800384c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d113      	bne.n	80034f2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ca:	2300      	movs	r3, #0
 80034cc:	623b      	str	r3, [r7, #32]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	623b      	str	r3, [r7, #32]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	623b      	str	r3, [r7, #32]
 80034de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	e198      	b.n	8003824 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d11b      	bne.n	8003532 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003508:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	61fb      	str	r3, [r7, #28]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	61fb      	str	r3, [r7, #28]
 800351e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	e178      	b.n	8003824 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003536:	2b02      	cmp	r3, #2
 8003538:	d11b      	bne.n	8003572 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003548:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003558:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800355a:	2300      	movs	r3, #0
 800355c:	61bb      	str	r3, [r7, #24]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	61bb      	str	r3, [r7, #24]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	61bb      	str	r3, [r7, #24]
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	e158      	b.n	8003824 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003580:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003582:	2300      	movs	r3, #0
 8003584:	617b      	str	r3, [r7, #20]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	617b      	str	r3, [r7, #20]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	617b      	str	r3, [r7, #20]
 8003596:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003598:	e144      	b.n	8003824 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800359e:	2b03      	cmp	r3, #3
 80035a0:	f200 80f1 	bhi.w	8003786 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d123      	bne.n	80035f4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 fc4b 	bl	8003e4c <I2C_WaitOnRXNEFlagUntilTimeout>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e145      	b.n	800384c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691a      	ldr	r2, [r3, #16]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035dc:	3b01      	subs	r3, #1
 80035de:	b29a      	uxth	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	3b01      	subs	r3, #1
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035f2:	e117      	b.n	8003824 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d14e      	bne.n	800369a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	9300      	str	r3, [sp, #0]
 8003600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003602:	2200      	movs	r2, #0
 8003604:	4906      	ldr	r1, [pc, #24]	; (8003620 <HAL_I2C_Master_Receive+0x22c>)
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 fa76 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d008      	beq.n	8003624 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e11a      	b.n	800384c <HAL_I2C_Master_Receive+0x458>
 8003616:	bf00      	nop
 8003618:	00100002 	.word	0x00100002
 800361c:	ffff0000 	.word	0xffff0000
 8003620:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003632:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	691a      	ldr	r2, [r3, #16]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363e:	b2d2      	uxtb	r2, r2
 8003640:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003646:	1c5a      	adds	r2, r3, #1
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003650:	3b01      	subs	r3, #1
 8003652:	b29a      	uxth	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800365c:	b29b      	uxth	r3, r3
 800365e:	3b01      	subs	r3, #1
 8003660:	b29a      	uxth	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	1c5a      	adds	r2, r3, #1
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003682:	3b01      	subs	r3, #1
 8003684:	b29a      	uxth	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800368e:	b29b      	uxth	r3, r3
 8003690:	3b01      	subs	r3, #1
 8003692:	b29a      	uxth	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003698:	e0c4      	b.n	8003824 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a0:	2200      	movs	r2, #0
 80036a2:	496c      	ldr	r1, [pc, #432]	; (8003854 <HAL_I2C_Master_Receive+0x460>)
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f000 fa27 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e0cb      	b.n	800384c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	691a      	ldr	r2, [r3, #16]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d6:	1c5a      	adds	r2, r3, #1
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	3b01      	subs	r3, #1
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036fc:	2200      	movs	r2, #0
 80036fe:	4955      	ldr	r1, [pc, #340]	; (8003854 <HAL_I2C_Master_Receive+0x460>)
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f000 f9f9 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e09d      	b.n	800384c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800371e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	691a      	ldr	r2, [r3, #16]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372a:	b2d2      	uxtb	r2, r2
 800372c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	1c5a      	adds	r2, r3, #1
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003748:	b29b      	uxth	r3, r3
 800374a:	3b01      	subs	r3, #1
 800374c:	b29a      	uxth	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	691a      	ldr	r2, [r3, #16]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	b2d2      	uxtb	r2, r2
 800375e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003764:	1c5a      	adds	r2, r3, #1
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377a:	b29b      	uxth	r3, r3
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003784:	e04e      	b.n	8003824 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003786:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003788:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 fb5e 	bl	8003e4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e058      	b.n	800384c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	691a      	ldr	r2, [r3, #16]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a4:	b2d2      	uxtb	r2, r2
 80037a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ac:	1c5a      	adds	r2, r3, #1
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b6:	3b01      	subs	r3, #1
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	3b01      	subs	r3, #1
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f003 0304 	and.w	r3, r3, #4
 80037d6:	2b04      	cmp	r3, #4
 80037d8:	d124      	bne.n	8003824 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037de:	2b03      	cmp	r3, #3
 80037e0:	d107      	bne.n	80037f2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037f0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	691a      	ldr	r2, [r3, #16]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fc:	b2d2      	uxtb	r2, r2
 80037fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800381a:	b29b      	uxth	r3, r3
 800381c:	3b01      	subs	r3, #1
 800381e:	b29a      	uxth	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003828:	2b00      	cmp	r3, #0
 800382a:	f47f aeb6 	bne.w	800359a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2220      	movs	r2, #32
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003846:	2300      	movs	r3, #0
 8003848:	e000      	b.n	800384c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800384a:	2302      	movs	r3, #2
  }
}
 800384c:	4618      	mov	r0, r3
 800384e:	3728      	adds	r7, #40	; 0x28
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	00010004 	.word	0x00010004

08003858 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af02      	add	r7, sp, #8
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	607a      	str	r2, [r7, #4]
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	460b      	mov	r3, r1
 8003866:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	2b08      	cmp	r3, #8
 8003872:	d006      	beq.n	8003882 <I2C_MasterRequestWrite+0x2a>
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d003      	beq.n	8003882 <I2C_MasterRequestWrite+0x2a>
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003880:	d108      	bne.n	8003894 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	e00b      	b.n	80038ac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003898:	2b12      	cmp	r3, #18
 800389a:	d107      	bne.n	80038ac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 f91d 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00d      	beq.n	80038e0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038d2:	d103      	bne.n	80038dc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e035      	b.n	800394c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038e8:	d108      	bne.n	80038fc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038ea:	897b      	ldrh	r3, [r7, #10]
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	461a      	mov	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80038f8:	611a      	str	r2, [r3, #16]
 80038fa:	e01b      	b.n	8003934 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80038fc:	897b      	ldrh	r3, [r7, #10]
 80038fe:	11db      	asrs	r3, r3, #7
 8003900:	b2db      	uxtb	r3, r3
 8003902:	f003 0306 	and.w	r3, r3, #6
 8003906:	b2db      	uxtb	r3, r3
 8003908:	f063 030f 	orn	r3, r3, #15
 800390c:	b2da      	uxtb	r2, r3
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	490e      	ldr	r1, [pc, #56]	; (8003954 <I2C_MasterRequestWrite+0xfc>)
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 f966 	bl	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e010      	b.n	800394c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800392a:	897b      	ldrh	r3, [r7, #10]
 800392c:	b2da      	uxtb	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	4907      	ldr	r1, [pc, #28]	; (8003958 <I2C_MasterRequestWrite+0x100>)
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 f956 	bl	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e000      	b.n	800394c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3718      	adds	r7, #24
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	00010008 	.word	0x00010008
 8003958:	00010002 	.word	0x00010002

0800395c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b088      	sub	sp, #32
 8003960:	af02      	add	r7, sp, #8
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	607a      	str	r2, [r7, #4]
 8003966:	603b      	str	r3, [r7, #0]
 8003968:	460b      	mov	r3, r1
 800396a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003970:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003980:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	2b08      	cmp	r3, #8
 8003986:	d006      	beq.n	8003996 <I2C_MasterRequestRead+0x3a>
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d003      	beq.n	8003996 <I2C_MasterRequestRead+0x3a>
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003994:	d108      	bne.n	80039a8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039a4:	601a      	str	r2, [r3, #0]
 80039a6:	e00b      	b.n	80039c0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ac:	2b11      	cmp	r3, #17
 80039ae:	d107      	bne.n	80039c0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f000 f893 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00d      	beq.n	80039f4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039e6:	d103      	bne.n	80039f0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e079      	b.n	8003ae8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	691b      	ldr	r3, [r3, #16]
 80039f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039fc:	d108      	bne.n	8003a10 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80039fe:	897b      	ldrh	r3, [r7, #10]
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	f043 0301 	orr.w	r3, r3, #1
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	611a      	str	r2, [r3, #16]
 8003a0e:	e05f      	b.n	8003ad0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a10:	897b      	ldrh	r3, [r7, #10]
 8003a12:	11db      	asrs	r3, r3, #7
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	f003 0306 	and.w	r3, r3, #6
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f063 030f 	orn	r3, r3, #15
 8003a20:	b2da      	uxtb	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	4930      	ldr	r1, [pc, #192]	; (8003af0 <I2C_MasterRequestRead+0x194>)
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 f8dc 	bl	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e054      	b.n	8003ae8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a3e:	897b      	ldrh	r3, [r7, #10]
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	4929      	ldr	r1, [pc, #164]	; (8003af4 <I2C_MasterRequestRead+0x198>)
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 f8cc 	bl	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e044      	b.n	8003ae8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a5e:	2300      	movs	r3, #0
 8003a60:	613b      	str	r3, [r7, #16]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	613b      	str	r3, [r7, #16]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	613b      	str	r3, [r7, #16]
 8003a72:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a82:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 f831 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00d      	beq.n	8003ab8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003aaa:	d103      	bne.n	8003ab4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ab2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e017      	b.n	8003ae8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003ab8:	897b      	ldrh	r3, [r7, #10]
 8003aba:	11db      	asrs	r3, r3, #7
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	f003 0306 	and.w	r3, r3, #6
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	f063 030e 	orn	r3, r3, #14
 8003ac8:	b2da      	uxtb	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	4907      	ldr	r1, [pc, #28]	; (8003af4 <I2C_MasterRequestRead+0x198>)
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 f888 	bl	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e000      	b.n	8003ae8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	00010008 	.word	0x00010008
 8003af4:	00010002 	.word	0x00010002

08003af8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	603b      	str	r3, [r7, #0]
 8003b04:	4613      	mov	r3, r2
 8003b06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b08:	e048      	b.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b10:	d044      	beq.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b12:	f7fe fc69 	bl	80023e8 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d302      	bcc.n	8003b28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d139      	bne.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	0c1b      	lsrs	r3, r3, #16
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d10d      	bne.n	8003b4e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	43da      	mvns	r2, r3
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	bf0c      	ite	eq
 8003b44:	2301      	moveq	r3, #1
 8003b46:	2300      	movne	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	e00c      	b.n	8003b68 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	43da      	mvns	r2, r3
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	bf0c      	ite	eq
 8003b60:	2301      	moveq	r3, #1
 8003b62:	2300      	movne	r3, #0
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	461a      	mov	r2, r3
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d116      	bne.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2220      	movs	r2, #32
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b88:	f043 0220 	orr.w	r2, r3, #32
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e023      	b.n	8003be4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	0c1b      	lsrs	r3, r3, #16
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d10d      	bne.n	8003bc2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	43da      	mvns	r2, r3
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	bf0c      	ite	eq
 8003bb8:	2301      	moveq	r3, #1
 8003bba:	2300      	movne	r3, #0
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	e00c      	b.n	8003bdc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	43da      	mvns	r2, r3
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	bf0c      	ite	eq
 8003bd4:	2301      	moveq	r3, #1
 8003bd6:	2300      	movne	r3, #0
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	461a      	mov	r2, r3
 8003bdc:	79fb      	ldrb	r3, [r7, #7]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d093      	beq.n	8003b0a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3710      	adds	r7, #16
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bfa:	e071      	b.n	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c0a:	d123      	bne.n	8003c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c1a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c40:	f043 0204 	orr.w	r2, r3, #4
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e067      	b.n	8003d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c5a:	d041      	beq.n	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5c:	f7fe fbc4 	bl	80023e8 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d302      	bcc.n	8003c72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d136      	bne.n	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	0c1b      	lsrs	r3, r3, #16
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d10c      	bne.n	8003c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	43da      	mvns	r2, r3
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	4013      	ands	r3, r2
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	bf14      	ite	ne
 8003c8e:	2301      	movne	r3, #1
 8003c90:	2300      	moveq	r3, #0
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	e00b      	b.n	8003cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	43da      	mvns	r2, r3
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	bf14      	ite	ne
 8003ca8:	2301      	movne	r3, #1
 8003caa:	2300      	moveq	r3, #0
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d016      	beq.n	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ccc:	f043 0220 	orr.w	r2, r3, #32
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e021      	b.n	8003d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	0c1b      	lsrs	r3, r3, #16
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d10c      	bne.n	8003d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	695b      	ldr	r3, [r3, #20]
 8003cf0:	43da      	mvns	r2, r3
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	bf14      	ite	ne
 8003cfc:	2301      	movne	r3, #1
 8003cfe:	2300      	moveq	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	e00b      	b.n	8003d1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	bf14      	ite	ne
 8003d16:	2301      	movne	r3, #1
 8003d18:	2300      	moveq	r3, #0
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f47f af6d 	bne.w	8003bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3710      	adds	r7, #16
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d38:	e034      	b.n	8003da4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f8e3 	bl	8003f06 <I2C_IsAcknowledgeFailed>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e034      	b.n	8003db4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d50:	d028      	beq.n	8003da4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d52:	f7fe fb49 	bl	80023e8 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d302      	bcc.n	8003d68 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d11d      	bne.n	8003da4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d72:	2b80      	cmp	r3, #128	; 0x80
 8003d74:	d016      	beq.n	8003da4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2220      	movs	r2, #32
 8003d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d90:	f043 0220 	orr.w	r2, r3, #32
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e007      	b.n	8003db4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dae:	2b80      	cmp	r3, #128	; 0x80
 8003db0:	d1c3      	bne.n	8003d3a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3710      	adds	r7, #16
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dc8:	e034      	b.n	8003e34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 f89b 	bl	8003f06 <I2C_IsAcknowledgeFailed>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e034      	b.n	8003e44 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de0:	d028      	beq.n	8003e34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003de2:	f7fe fb01 	bl	80023e8 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	68ba      	ldr	r2, [r7, #8]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d302      	bcc.n	8003df8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d11d      	bne.n	8003e34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	f003 0304 	and.w	r3, r3, #4
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d016      	beq.n	8003e34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e20:	f043 0220 	orr.w	r2, r3, #32
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e007      	b.n	8003e44 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	f003 0304 	and.w	r3, r3, #4
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d1c3      	bne.n	8003dca <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e58:	e049      	b.n	8003eee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	f003 0310 	and.w	r3, r3, #16
 8003e64:	2b10      	cmp	r3, #16
 8003e66:	d119      	bne.n	8003e9c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f06f 0210 	mvn.w	r2, #16
 8003e70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e030      	b.n	8003efe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9c:	f7fe faa4 	bl	80023e8 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d302      	bcc.n	8003eb2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d11d      	bne.n	8003eee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ebc:	2b40      	cmp	r3, #64	; 0x40
 8003ebe:	d016      	beq.n	8003eee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2220      	movs	r2, #32
 8003eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	f043 0220 	orr.w	r2, r3, #32
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e007      	b.n	8003efe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	695b      	ldr	r3, [r3, #20]
 8003ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef8:	2b40      	cmp	r3, #64	; 0x40
 8003efa:	d1ae      	bne.n	8003e5a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f06:	b480      	push	{r7}
 8003f08:	b083      	sub	sp, #12
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f1c:	d11b      	bne.n	8003f56 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f26:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2220      	movs	r2, #32
 8003f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	f043 0204 	orr.w	r2, r3, #4
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e000      	b.n	8003f58 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e0cc      	b.n	8004112 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f78:	4b68      	ldr	r3, [pc, #416]	; (800411c <HAL_RCC_ClockConfig+0x1b8>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 030f 	and.w	r3, r3, #15
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d90c      	bls.n	8003fa0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f86:	4b65      	ldr	r3, [pc, #404]	; (800411c <HAL_RCC_ClockConfig+0x1b8>)
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	b2d2      	uxtb	r2, r2
 8003f8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f8e:	4b63      	ldr	r3, [pc, #396]	; (800411c <HAL_RCC_ClockConfig+0x1b8>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 030f 	and.w	r3, r3, #15
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d001      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e0b8      	b.n	8004112 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d020      	beq.n	8003fee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d005      	beq.n	8003fc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fb8:	4b59      	ldr	r3, [pc, #356]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	4a58      	ldr	r2, [pc, #352]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003fc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0308 	and.w	r3, r3, #8
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d005      	beq.n	8003fdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fd0:	4b53      	ldr	r3, [pc, #332]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	4a52      	ldr	r2, [pc, #328]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003fda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fdc:	4b50      	ldr	r3, [pc, #320]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	494d      	ldr	r1, [pc, #308]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d044      	beq.n	8004084 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d107      	bne.n	8004012 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004002:	4b47      	ldr	r3, [pc, #284]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d119      	bne.n	8004042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e07f      	b.n	8004112 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	2b02      	cmp	r3, #2
 8004018:	d003      	beq.n	8004022 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800401e:	2b03      	cmp	r3, #3
 8004020:	d107      	bne.n	8004032 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004022:	4b3f      	ldr	r3, [pc, #252]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d109      	bne.n	8004042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e06f      	b.n	8004112 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004032:	4b3b      	ldr	r3, [pc, #236]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e067      	b.n	8004112 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004042:	4b37      	ldr	r3, [pc, #220]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f023 0203 	bic.w	r2, r3, #3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	4934      	ldr	r1, [pc, #208]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8004050:	4313      	orrs	r3, r2
 8004052:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004054:	f7fe f9c8 	bl	80023e8 <HAL_GetTick>
 8004058:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800405a:	e00a      	b.n	8004072 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800405c:	f7fe f9c4 	bl	80023e8 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	f241 3288 	movw	r2, #5000	; 0x1388
 800406a:	4293      	cmp	r3, r2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e04f      	b.n	8004112 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004072:	4b2b      	ldr	r3, [pc, #172]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	f003 020c 	and.w	r2, r3, #12
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	429a      	cmp	r2, r3
 8004082:	d1eb      	bne.n	800405c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004084:	4b25      	ldr	r3, [pc, #148]	; (800411c <HAL_RCC_ClockConfig+0x1b8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 030f 	and.w	r3, r3, #15
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d20c      	bcs.n	80040ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004092:	4b22      	ldr	r3, [pc, #136]	; (800411c <HAL_RCC_ClockConfig+0x1b8>)
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800409a:	4b20      	ldr	r3, [pc, #128]	; (800411c <HAL_RCC_ClockConfig+0x1b8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d001      	beq.n	80040ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e032      	b.n	8004112 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d008      	beq.n	80040ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040b8:	4b19      	ldr	r3, [pc, #100]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	4916      	ldr	r1, [pc, #88]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0308 	and.w	r3, r3, #8
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d009      	beq.n	80040ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040d6:	4b12      	ldr	r3, [pc, #72]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	490e      	ldr	r1, [pc, #56]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040ea:	f000 f855 	bl	8004198 <HAL_RCC_GetSysClockFreq>
 80040ee:	4602      	mov	r2, r0
 80040f0:	4b0b      	ldr	r3, [pc, #44]	; (8004120 <HAL_RCC_ClockConfig+0x1bc>)
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	091b      	lsrs	r3, r3, #4
 80040f6:	f003 030f 	and.w	r3, r3, #15
 80040fa:	490a      	ldr	r1, [pc, #40]	; (8004124 <HAL_RCC_ClockConfig+0x1c0>)
 80040fc:	5ccb      	ldrb	r3, [r1, r3]
 80040fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004102:	4a09      	ldr	r2, [pc, #36]	; (8004128 <HAL_RCC_ClockConfig+0x1c4>)
 8004104:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004106:	4b09      	ldr	r3, [pc, #36]	; (800412c <HAL_RCC_ClockConfig+0x1c8>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4618      	mov	r0, r3
 800410c:	f7fe f928 	bl	8002360 <HAL_InitTick>

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	40023c00 	.word	0x40023c00
 8004120:	40023800 	.word	0x40023800
 8004124:	080081d8 	.word	0x080081d8
 8004128:	20000034 	.word	0x20000034
 800412c:	20000038 	.word	0x20000038

08004130 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004130:	b480      	push	{r7}
 8004132:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004134:	4b03      	ldr	r3, [pc, #12]	; (8004144 <HAL_RCC_GetHCLKFreq+0x14>)
 8004136:	681b      	ldr	r3, [r3, #0]
}
 8004138:	4618      	mov	r0, r3
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	20000034 	.word	0x20000034

08004148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800414c:	f7ff fff0 	bl	8004130 <HAL_RCC_GetHCLKFreq>
 8004150:	4602      	mov	r2, r0
 8004152:	4b05      	ldr	r3, [pc, #20]	; (8004168 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	0a9b      	lsrs	r3, r3, #10
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	4903      	ldr	r1, [pc, #12]	; (800416c <HAL_RCC_GetPCLK1Freq+0x24>)
 800415e:	5ccb      	ldrb	r3, [r1, r3]
 8004160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004164:	4618      	mov	r0, r3
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40023800 	.word	0x40023800
 800416c:	080081e8 	.word	0x080081e8

08004170 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004174:	f7ff ffdc 	bl	8004130 <HAL_RCC_GetHCLKFreq>
 8004178:	4602      	mov	r2, r0
 800417a:	4b05      	ldr	r3, [pc, #20]	; (8004190 <HAL_RCC_GetPCLK2Freq+0x20>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	0b5b      	lsrs	r3, r3, #13
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	4903      	ldr	r1, [pc, #12]	; (8004194 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004186:	5ccb      	ldrb	r3, [r1, r3]
 8004188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800418c:	4618      	mov	r0, r3
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40023800 	.word	0x40023800
 8004194:	080081e8 	.word	0x080081e8

08004198 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800419c:	b0ae      	sub	sp, #184	; 0xb8
 800419e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80041a6:	2300      	movs	r3, #0
 80041a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80041b2:	2300      	movs	r3, #0
 80041b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80041b8:	2300      	movs	r3, #0
 80041ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041be:	4bcb      	ldr	r3, [pc, #812]	; (80044ec <HAL_RCC_GetSysClockFreq+0x354>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 030c 	and.w	r3, r3, #12
 80041c6:	2b0c      	cmp	r3, #12
 80041c8:	f200 8206 	bhi.w	80045d8 <HAL_RCC_GetSysClockFreq+0x440>
 80041cc:	a201      	add	r2, pc, #4	; (adr r2, 80041d4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80041ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d2:	bf00      	nop
 80041d4:	08004209 	.word	0x08004209
 80041d8:	080045d9 	.word	0x080045d9
 80041dc:	080045d9 	.word	0x080045d9
 80041e0:	080045d9 	.word	0x080045d9
 80041e4:	08004211 	.word	0x08004211
 80041e8:	080045d9 	.word	0x080045d9
 80041ec:	080045d9 	.word	0x080045d9
 80041f0:	080045d9 	.word	0x080045d9
 80041f4:	08004219 	.word	0x08004219
 80041f8:	080045d9 	.word	0x080045d9
 80041fc:	080045d9 	.word	0x080045d9
 8004200:	080045d9 	.word	0x080045d9
 8004204:	08004409 	.word	0x08004409
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004208:	4bb9      	ldr	r3, [pc, #740]	; (80044f0 <HAL_RCC_GetSysClockFreq+0x358>)
 800420a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800420e:	e1e7      	b.n	80045e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004210:	4bb8      	ldr	r3, [pc, #736]	; (80044f4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004212:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004216:	e1e3      	b.n	80045e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004218:	4bb4      	ldr	r3, [pc, #720]	; (80044ec <HAL_RCC_GetSysClockFreq+0x354>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004220:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004224:	4bb1      	ldr	r3, [pc, #708]	; (80044ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d071      	beq.n	8004314 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004230:	4bae      	ldr	r3, [pc, #696]	; (80044ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	099b      	lsrs	r3, r3, #6
 8004236:	2200      	movs	r2, #0
 8004238:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800423c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004240:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004248:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800424c:	2300      	movs	r3, #0
 800424e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004252:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004256:	4622      	mov	r2, r4
 8004258:	462b      	mov	r3, r5
 800425a:	f04f 0000 	mov.w	r0, #0
 800425e:	f04f 0100 	mov.w	r1, #0
 8004262:	0159      	lsls	r1, r3, #5
 8004264:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004268:	0150      	lsls	r0, r2, #5
 800426a:	4602      	mov	r2, r0
 800426c:	460b      	mov	r3, r1
 800426e:	4621      	mov	r1, r4
 8004270:	1a51      	subs	r1, r2, r1
 8004272:	6439      	str	r1, [r7, #64]	; 0x40
 8004274:	4629      	mov	r1, r5
 8004276:	eb63 0301 	sbc.w	r3, r3, r1
 800427a:	647b      	str	r3, [r7, #68]	; 0x44
 800427c:	f04f 0200 	mov.w	r2, #0
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004288:	4649      	mov	r1, r9
 800428a:	018b      	lsls	r3, r1, #6
 800428c:	4641      	mov	r1, r8
 800428e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004292:	4641      	mov	r1, r8
 8004294:	018a      	lsls	r2, r1, #6
 8004296:	4641      	mov	r1, r8
 8004298:	1a51      	subs	r1, r2, r1
 800429a:	63b9      	str	r1, [r7, #56]	; 0x38
 800429c:	4649      	mov	r1, r9
 800429e:	eb63 0301 	sbc.w	r3, r3, r1
 80042a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042a4:	f04f 0200 	mov.w	r2, #0
 80042a8:	f04f 0300 	mov.w	r3, #0
 80042ac:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80042b0:	4649      	mov	r1, r9
 80042b2:	00cb      	lsls	r3, r1, #3
 80042b4:	4641      	mov	r1, r8
 80042b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042ba:	4641      	mov	r1, r8
 80042bc:	00ca      	lsls	r2, r1, #3
 80042be:	4610      	mov	r0, r2
 80042c0:	4619      	mov	r1, r3
 80042c2:	4603      	mov	r3, r0
 80042c4:	4622      	mov	r2, r4
 80042c6:	189b      	adds	r3, r3, r2
 80042c8:	633b      	str	r3, [r7, #48]	; 0x30
 80042ca:	462b      	mov	r3, r5
 80042cc:	460a      	mov	r2, r1
 80042ce:	eb42 0303 	adc.w	r3, r2, r3
 80042d2:	637b      	str	r3, [r7, #52]	; 0x34
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	f04f 0300 	mov.w	r3, #0
 80042dc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80042e0:	4629      	mov	r1, r5
 80042e2:	024b      	lsls	r3, r1, #9
 80042e4:	4621      	mov	r1, r4
 80042e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042ea:	4621      	mov	r1, r4
 80042ec:	024a      	lsls	r2, r1, #9
 80042ee:	4610      	mov	r0, r2
 80042f0:	4619      	mov	r1, r3
 80042f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80042f6:	2200      	movs	r2, #0
 80042f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80042fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004300:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004304:	f7fc fc90 	bl	8000c28 <__aeabi_uldivmod>
 8004308:	4602      	mov	r2, r0
 800430a:	460b      	mov	r3, r1
 800430c:	4613      	mov	r3, r2
 800430e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004312:	e067      	b.n	80043e4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004314:	4b75      	ldr	r3, [pc, #468]	; (80044ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	099b      	lsrs	r3, r3, #6
 800431a:	2200      	movs	r2, #0
 800431c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004320:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004324:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800432c:	67bb      	str	r3, [r7, #120]	; 0x78
 800432e:	2300      	movs	r3, #0
 8004330:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004332:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8004336:	4622      	mov	r2, r4
 8004338:	462b      	mov	r3, r5
 800433a:	f04f 0000 	mov.w	r0, #0
 800433e:	f04f 0100 	mov.w	r1, #0
 8004342:	0159      	lsls	r1, r3, #5
 8004344:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004348:	0150      	lsls	r0, r2, #5
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	4621      	mov	r1, r4
 8004350:	1a51      	subs	r1, r2, r1
 8004352:	62b9      	str	r1, [r7, #40]	; 0x28
 8004354:	4629      	mov	r1, r5
 8004356:	eb63 0301 	sbc.w	r3, r3, r1
 800435a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	f04f 0300 	mov.w	r3, #0
 8004364:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004368:	4649      	mov	r1, r9
 800436a:	018b      	lsls	r3, r1, #6
 800436c:	4641      	mov	r1, r8
 800436e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004372:	4641      	mov	r1, r8
 8004374:	018a      	lsls	r2, r1, #6
 8004376:	4641      	mov	r1, r8
 8004378:	ebb2 0a01 	subs.w	sl, r2, r1
 800437c:	4649      	mov	r1, r9
 800437e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	f04f 0300 	mov.w	r3, #0
 800438a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800438e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004392:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004396:	4692      	mov	sl, r2
 8004398:	469b      	mov	fp, r3
 800439a:	4623      	mov	r3, r4
 800439c:	eb1a 0303 	adds.w	r3, sl, r3
 80043a0:	623b      	str	r3, [r7, #32]
 80043a2:	462b      	mov	r3, r5
 80043a4:	eb4b 0303 	adc.w	r3, fp, r3
 80043a8:	627b      	str	r3, [r7, #36]	; 0x24
 80043aa:	f04f 0200 	mov.w	r2, #0
 80043ae:	f04f 0300 	mov.w	r3, #0
 80043b2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80043b6:	4629      	mov	r1, r5
 80043b8:	028b      	lsls	r3, r1, #10
 80043ba:	4621      	mov	r1, r4
 80043bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80043c0:	4621      	mov	r1, r4
 80043c2:	028a      	lsls	r2, r1, #10
 80043c4:	4610      	mov	r0, r2
 80043c6:	4619      	mov	r1, r3
 80043c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80043cc:	2200      	movs	r2, #0
 80043ce:	673b      	str	r3, [r7, #112]	; 0x70
 80043d0:	677a      	str	r2, [r7, #116]	; 0x74
 80043d2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80043d6:	f7fc fc27 	bl	8000c28 <__aeabi_uldivmod>
 80043da:	4602      	mov	r2, r0
 80043dc:	460b      	mov	r3, r1
 80043de:	4613      	mov	r3, r2
 80043e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043e4:	4b41      	ldr	r3, [pc, #260]	; (80044ec <HAL_RCC_GetSysClockFreq+0x354>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	0c1b      	lsrs	r3, r3, #16
 80043ea:	f003 0303 	and.w	r3, r3, #3
 80043ee:	3301      	adds	r3, #1
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80043f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80043fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80043fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004402:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004406:	e0eb      	b.n	80045e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004408:	4b38      	ldr	r3, [pc, #224]	; (80044ec <HAL_RCC_GetSysClockFreq+0x354>)
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004410:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004414:	4b35      	ldr	r3, [pc, #212]	; (80044ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d06b      	beq.n	80044f8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004420:	4b32      	ldr	r3, [pc, #200]	; (80044ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	099b      	lsrs	r3, r3, #6
 8004426:	2200      	movs	r2, #0
 8004428:	66bb      	str	r3, [r7, #104]	; 0x68
 800442a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800442c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800442e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004432:	663b      	str	r3, [r7, #96]	; 0x60
 8004434:	2300      	movs	r3, #0
 8004436:	667b      	str	r3, [r7, #100]	; 0x64
 8004438:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800443c:	4622      	mov	r2, r4
 800443e:	462b      	mov	r3, r5
 8004440:	f04f 0000 	mov.w	r0, #0
 8004444:	f04f 0100 	mov.w	r1, #0
 8004448:	0159      	lsls	r1, r3, #5
 800444a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800444e:	0150      	lsls	r0, r2, #5
 8004450:	4602      	mov	r2, r0
 8004452:	460b      	mov	r3, r1
 8004454:	4621      	mov	r1, r4
 8004456:	1a51      	subs	r1, r2, r1
 8004458:	61b9      	str	r1, [r7, #24]
 800445a:	4629      	mov	r1, r5
 800445c:	eb63 0301 	sbc.w	r3, r3, r1
 8004460:	61fb      	str	r3, [r7, #28]
 8004462:	f04f 0200 	mov.w	r2, #0
 8004466:	f04f 0300 	mov.w	r3, #0
 800446a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800446e:	4659      	mov	r1, fp
 8004470:	018b      	lsls	r3, r1, #6
 8004472:	4651      	mov	r1, sl
 8004474:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004478:	4651      	mov	r1, sl
 800447a:	018a      	lsls	r2, r1, #6
 800447c:	4651      	mov	r1, sl
 800447e:	ebb2 0801 	subs.w	r8, r2, r1
 8004482:	4659      	mov	r1, fp
 8004484:	eb63 0901 	sbc.w	r9, r3, r1
 8004488:	f04f 0200 	mov.w	r2, #0
 800448c:	f04f 0300 	mov.w	r3, #0
 8004490:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004494:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004498:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800449c:	4690      	mov	r8, r2
 800449e:	4699      	mov	r9, r3
 80044a0:	4623      	mov	r3, r4
 80044a2:	eb18 0303 	adds.w	r3, r8, r3
 80044a6:	613b      	str	r3, [r7, #16]
 80044a8:	462b      	mov	r3, r5
 80044aa:	eb49 0303 	adc.w	r3, r9, r3
 80044ae:	617b      	str	r3, [r7, #20]
 80044b0:	f04f 0200 	mov.w	r2, #0
 80044b4:	f04f 0300 	mov.w	r3, #0
 80044b8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80044bc:	4629      	mov	r1, r5
 80044be:	024b      	lsls	r3, r1, #9
 80044c0:	4621      	mov	r1, r4
 80044c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80044c6:	4621      	mov	r1, r4
 80044c8:	024a      	lsls	r2, r1, #9
 80044ca:	4610      	mov	r0, r2
 80044cc:	4619      	mov	r1, r3
 80044ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80044d2:	2200      	movs	r2, #0
 80044d4:	65bb      	str	r3, [r7, #88]	; 0x58
 80044d6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80044d8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80044dc:	f7fc fba4 	bl	8000c28 <__aeabi_uldivmod>
 80044e0:	4602      	mov	r2, r0
 80044e2:	460b      	mov	r3, r1
 80044e4:	4613      	mov	r3, r2
 80044e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044ea:	e065      	b.n	80045b8 <HAL_RCC_GetSysClockFreq+0x420>
 80044ec:	40023800 	.word	0x40023800
 80044f0:	00f42400 	.word	0x00f42400
 80044f4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044f8:	4b3d      	ldr	r3, [pc, #244]	; (80045f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	099b      	lsrs	r3, r3, #6
 80044fe:	2200      	movs	r2, #0
 8004500:	4618      	mov	r0, r3
 8004502:	4611      	mov	r1, r2
 8004504:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004508:	653b      	str	r3, [r7, #80]	; 0x50
 800450a:	2300      	movs	r3, #0
 800450c:	657b      	str	r3, [r7, #84]	; 0x54
 800450e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8004512:	4642      	mov	r2, r8
 8004514:	464b      	mov	r3, r9
 8004516:	f04f 0000 	mov.w	r0, #0
 800451a:	f04f 0100 	mov.w	r1, #0
 800451e:	0159      	lsls	r1, r3, #5
 8004520:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004524:	0150      	lsls	r0, r2, #5
 8004526:	4602      	mov	r2, r0
 8004528:	460b      	mov	r3, r1
 800452a:	4641      	mov	r1, r8
 800452c:	1a51      	subs	r1, r2, r1
 800452e:	60b9      	str	r1, [r7, #8]
 8004530:	4649      	mov	r1, r9
 8004532:	eb63 0301 	sbc.w	r3, r3, r1
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	f04f 0200 	mov.w	r2, #0
 800453c:	f04f 0300 	mov.w	r3, #0
 8004540:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004544:	4659      	mov	r1, fp
 8004546:	018b      	lsls	r3, r1, #6
 8004548:	4651      	mov	r1, sl
 800454a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800454e:	4651      	mov	r1, sl
 8004550:	018a      	lsls	r2, r1, #6
 8004552:	4651      	mov	r1, sl
 8004554:	1a54      	subs	r4, r2, r1
 8004556:	4659      	mov	r1, fp
 8004558:	eb63 0501 	sbc.w	r5, r3, r1
 800455c:	f04f 0200 	mov.w	r2, #0
 8004560:	f04f 0300 	mov.w	r3, #0
 8004564:	00eb      	lsls	r3, r5, #3
 8004566:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800456a:	00e2      	lsls	r2, r4, #3
 800456c:	4614      	mov	r4, r2
 800456e:	461d      	mov	r5, r3
 8004570:	4643      	mov	r3, r8
 8004572:	18e3      	adds	r3, r4, r3
 8004574:	603b      	str	r3, [r7, #0]
 8004576:	464b      	mov	r3, r9
 8004578:	eb45 0303 	adc.w	r3, r5, r3
 800457c:	607b      	str	r3, [r7, #4]
 800457e:	f04f 0200 	mov.w	r2, #0
 8004582:	f04f 0300 	mov.w	r3, #0
 8004586:	e9d7 4500 	ldrd	r4, r5, [r7]
 800458a:	4629      	mov	r1, r5
 800458c:	028b      	lsls	r3, r1, #10
 800458e:	4621      	mov	r1, r4
 8004590:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004594:	4621      	mov	r1, r4
 8004596:	028a      	lsls	r2, r1, #10
 8004598:	4610      	mov	r0, r2
 800459a:	4619      	mov	r1, r3
 800459c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80045a0:	2200      	movs	r2, #0
 80045a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80045a4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80045a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80045aa:	f7fc fb3d 	bl	8000c28 <__aeabi_uldivmod>
 80045ae:	4602      	mov	r2, r0
 80045b0:	460b      	mov	r3, r1
 80045b2:	4613      	mov	r3, r2
 80045b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80045b8:	4b0d      	ldr	r3, [pc, #52]	; (80045f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	0f1b      	lsrs	r3, r3, #28
 80045be:	f003 0307 	and.w	r3, r3, #7
 80045c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80045c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80045ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80045ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80045d6:	e003      	b.n	80045e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045d8:	4b06      	ldr	r3, [pc, #24]	; (80045f4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80045da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80045de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	37b8      	adds	r7, #184	; 0xb8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045ee:	bf00      	nop
 80045f0:	40023800 	.word	0x40023800
 80045f4:	00f42400 	.word	0x00f42400

080045f8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b086      	sub	sp, #24
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e28d      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 8083 	beq.w	800471e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004618:	4b94      	ldr	r3, [pc, #592]	; (800486c <HAL_RCC_OscConfig+0x274>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f003 030c 	and.w	r3, r3, #12
 8004620:	2b04      	cmp	r3, #4
 8004622:	d019      	beq.n	8004658 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004624:	4b91      	ldr	r3, [pc, #580]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800462c:	2b08      	cmp	r3, #8
 800462e:	d106      	bne.n	800463e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004630:	4b8e      	ldr	r3, [pc, #568]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004638:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800463c:	d00c      	beq.n	8004658 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800463e:	4b8b      	ldr	r3, [pc, #556]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004646:	2b0c      	cmp	r3, #12
 8004648:	d112      	bne.n	8004670 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800464a:	4b88      	ldr	r3, [pc, #544]	; (800486c <HAL_RCC_OscConfig+0x274>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004652:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004656:	d10b      	bne.n	8004670 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004658:	4b84      	ldr	r3, [pc, #528]	; (800486c <HAL_RCC_OscConfig+0x274>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d05b      	beq.n	800471c <HAL_RCC_OscConfig+0x124>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d157      	bne.n	800471c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e25a      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004678:	d106      	bne.n	8004688 <HAL_RCC_OscConfig+0x90>
 800467a:	4b7c      	ldr	r3, [pc, #496]	; (800486c <HAL_RCC_OscConfig+0x274>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a7b      	ldr	r2, [pc, #492]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004684:	6013      	str	r3, [r2, #0]
 8004686:	e01d      	b.n	80046c4 <HAL_RCC_OscConfig+0xcc>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004690:	d10c      	bne.n	80046ac <HAL_RCC_OscConfig+0xb4>
 8004692:	4b76      	ldr	r3, [pc, #472]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a75      	ldr	r2, [pc, #468]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004698:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800469c:	6013      	str	r3, [r2, #0]
 800469e:	4b73      	ldr	r3, [pc, #460]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a72      	ldr	r2, [pc, #456]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80046a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046a8:	6013      	str	r3, [r2, #0]
 80046aa:	e00b      	b.n	80046c4 <HAL_RCC_OscConfig+0xcc>
 80046ac:	4b6f      	ldr	r3, [pc, #444]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a6e      	ldr	r2, [pc, #440]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80046b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046b6:	6013      	str	r3, [r2, #0]
 80046b8:	4b6c      	ldr	r3, [pc, #432]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a6b      	ldr	r2, [pc, #428]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80046be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d013      	beq.n	80046f4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046cc:	f7fd fe8c 	bl	80023e8 <HAL_GetTick>
 80046d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046d2:	e008      	b.n	80046e6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046d4:	f7fd fe88 	bl	80023e8 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b64      	cmp	r3, #100	; 0x64
 80046e0:	d901      	bls.n	80046e6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e21f      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046e6:	4b61      	ldr	r3, [pc, #388]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f0      	beq.n	80046d4 <HAL_RCC_OscConfig+0xdc>
 80046f2:	e014      	b.n	800471e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f4:	f7fd fe78 	bl	80023e8 <HAL_GetTick>
 80046f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046fc:	f7fd fe74 	bl	80023e8 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b64      	cmp	r3, #100	; 0x64
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e20b      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800470e:	4b57      	ldr	r3, [pc, #348]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1f0      	bne.n	80046fc <HAL_RCC_OscConfig+0x104>
 800471a:	e000      	b.n	800471e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800471c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d06f      	beq.n	800480a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800472a:	4b50      	ldr	r3, [pc, #320]	; (800486c <HAL_RCC_OscConfig+0x274>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 030c 	and.w	r3, r3, #12
 8004732:	2b00      	cmp	r3, #0
 8004734:	d017      	beq.n	8004766 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004736:	4b4d      	ldr	r3, [pc, #308]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800473e:	2b08      	cmp	r3, #8
 8004740:	d105      	bne.n	800474e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004742:	4b4a      	ldr	r3, [pc, #296]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00b      	beq.n	8004766 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800474e:	4b47      	ldr	r3, [pc, #284]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004756:	2b0c      	cmp	r3, #12
 8004758:	d11c      	bne.n	8004794 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800475a:	4b44      	ldr	r3, [pc, #272]	; (800486c <HAL_RCC_OscConfig+0x274>)
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d116      	bne.n	8004794 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004766:	4b41      	ldr	r3, [pc, #260]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d005      	beq.n	800477e <HAL_RCC_OscConfig+0x186>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d001      	beq.n	800477e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e1d3      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800477e:	4b3b      	ldr	r3, [pc, #236]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	00db      	lsls	r3, r3, #3
 800478c:	4937      	ldr	r1, [pc, #220]	; (800486c <HAL_RCC_OscConfig+0x274>)
 800478e:	4313      	orrs	r3, r2
 8004790:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004792:	e03a      	b.n	800480a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d020      	beq.n	80047de <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800479c:	4b34      	ldr	r3, [pc, #208]	; (8004870 <HAL_RCC_OscConfig+0x278>)
 800479e:	2201      	movs	r2, #1
 80047a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a2:	f7fd fe21 	bl	80023e8 <HAL_GetTick>
 80047a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a8:	e008      	b.n	80047bc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047aa:	f7fd fe1d 	bl	80023e8 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d901      	bls.n	80047bc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e1b4      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047bc:	4b2b      	ldr	r3, [pc, #172]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d0f0      	beq.n	80047aa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047c8:	4b28      	ldr	r3, [pc, #160]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	00db      	lsls	r3, r3, #3
 80047d6:	4925      	ldr	r1, [pc, #148]	; (800486c <HAL_RCC_OscConfig+0x274>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	600b      	str	r3, [r1, #0]
 80047dc:	e015      	b.n	800480a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047de:	4b24      	ldr	r3, [pc, #144]	; (8004870 <HAL_RCC_OscConfig+0x278>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e4:	f7fd fe00 	bl	80023e8 <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047ec:	f7fd fdfc 	bl	80023e8 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e193      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047fe:	4b1b      	ldr	r3, [pc, #108]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0302 	and.w	r3, r3, #2
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1f0      	bne.n	80047ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0308 	and.w	r3, r3, #8
 8004812:	2b00      	cmp	r3, #0
 8004814:	d036      	beq.n	8004884 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d016      	beq.n	800484c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800481e:	4b15      	ldr	r3, [pc, #84]	; (8004874 <HAL_RCC_OscConfig+0x27c>)
 8004820:	2201      	movs	r2, #1
 8004822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004824:	f7fd fde0 	bl	80023e8 <HAL_GetTick>
 8004828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800482a:	e008      	b.n	800483e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800482c:	f7fd fddc 	bl	80023e8 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b02      	cmp	r3, #2
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e173      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800483e:	4b0b      	ldr	r3, [pc, #44]	; (800486c <HAL_RCC_OscConfig+0x274>)
 8004840:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d0f0      	beq.n	800482c <HAL_RCC_OscConfig+0x234>
 800484a:	e01b      	b.n	8004884 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800484c:	4b09      	ldr	r3, [pc, #36]	; (8004874 <HAL_RCC_OscConfig+0x27c>)
 800484e:	2200      	movs	r2, #0
 8004850:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004852:	f7fd fdc9 	bl	80023e8 <HAL_GetTick>
 8004856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004858:	e00e      	b.n	8004878 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800485a:	f7fd fdc5 	bl	80023e8 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d907      	bls.n	8004878 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e15c      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
 800486c:	40023800 	.word	0x40023800
 8004870:	42470000 	.word	0x42470000
 8004874:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004878:	4b8a      	ldr	r3, [pc, #552]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 800487a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800487c:	f003 0302 	and.w	r3, r3, #2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1ea      	bne.n	800485a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0304 	and.w	r3, r3, #4
 800488c:	2b00      	cmp	r3, #0
 800488e:	f000 8097 	beq.w	80049c0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004892:	2300      	movs	r3, #0
 8004894:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004896:	4b83      	ldr	r3, [pc, #524]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d10f      	bne.n	80048c2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048a2:	2300      	movs	r3, #0
 80048a4:	60bb      	str	r3, [r7, #8]
 80048a6:	4b7f      	ldr	r3, [pc, #508]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 80048a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048aa:	4a7e      	ldr	r2, [pc, #504]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 80048ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048b0:	6413      	str	r3, [r2, #64]	; 0x40
 80048b2:	4b7c      	ldr	r3, [pc, #496]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ba:	60bb      	str	r3, [r7, #8]
 80048bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048be:	2301      	movs	r3, #1
 80048c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048c2:	4b79      	ldr	r3, [pc, #484]	; (8004aa8 <HAL_RCC_OscConfig+0x4b0>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d118      	bne.n	8004900 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048ce:	4b76      	ldr	r3, [pc, #472]	; (8004aa8 <HAL_RCC_OscConfig+0x4b0>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a75      	ldr	r2, [pc, #468]	; (8004aa8 <HAL_RCC_OscConfig+0x4b0>)
 80048d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048da:	f7fd fd85 	bl	80023e8 <HAL_GetTick>
 80048de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048e0:	e008      	b.n	80048f4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048e2:	f7fd fd81 	bl	80023e8 <HAL_GetTick>
 80048e6:	4602      	mov	r2, r0
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e118      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048f4:	4b6c      	ldr	r3, [pc, #432]	; (8004aa8 <HAL_RCC_OscConfig+0x4b0>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0f0      	beq.n	80048e2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d106      	bne.n	8004916 <HAL_RCC_OscConfig+0x31e>
 8004908:	4b66      	ldr	r3, [pc, #408]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 800490a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800490c:	4a65      	ldr	r2, [pc, #404]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 800490e:	f043 0301 	orr.w	r3, r3, #1
 8004912:	6713      	str	r3, [r2, #112]	; 0x70
 8004914:	e01c      	b.n	8004950 <HAL_RCC_OscConfig+0x358>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	2b05      	cmp	r3, #5
 800491c:	d10c      	bne.n	8004938 <HAL_RCC_OscConfig+0x340>
 800491e:	4b61      	ldr	r3, [pc, #388]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004922:	4a60      	ldr	r2, [pc, #384]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004924:	f043 0304 	orr.w	r3, r3, #4
 8004928:	6713      	str	r3, [r2, #112]	; 0x70
 800492a:	4b5e      	ldr	r3, [pc, #376]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 800492c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800492e:	4a5d      	ldr	r2, [pc, #372]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004930:	f043 0301 	orr.w	r3, r3, #1
 8004934:	6713      	str	r3, [r2, #112]	; 0x70
 8004936:	e00b      	b.n	8004950 <HAL_RCC_OscConfig+0x358>
 8004938:	4b5a      	ldr	r3, [pc, #360]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 800493a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493c:	4a59      	ldr	r2, [pc, #356]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 800493e:	f023 0301 	bic.w	r3, r3, #1
 8004942:	6713      	str	r3, [r2, #112]	; 0x70
 8004944:	4b57      	ldr	r3, [pc, #348]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004948:	4a56      	ldr	r2, [pc, #344]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 800494a:	f023 0304 	bic.w	r3, r3, #4
 800494e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d015      	beq.n	8004984 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004958:	f7fd fd46 	bl	80023e8 <HAL_GetTick>
 800495c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800495e:	e00a      	b.n	8004976 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004960:	f7fd fd42 	bl	80023e8 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	f241 3288 	movw	r2, #5000	; 0x1388
 800496e:	4293      	cmp	r3, r2
 8004970:	d901      	bls.n	8004976 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e0d7      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004976:	4b4b      	ldr	r3, [pc, #300]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0ee      	beq.n	8004960 <HAL_RCC_OscConfig+0x368>
 8004982:	e014      	b.n	80049ae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004984:	f7fd fd30 	bl	80023e8 <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800498a:	e00a      	b.n	80049a2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800498c:	f7fd fd2c 	bl	80023e8 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	f241 3288 	movw	r2, #5000	; 0x1388
 800499a:	4293      	cmp	r3, r2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e0c1      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049a2:	4b40      	ldr	r3, [pc, #256]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 80049a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a6:	f003 0302 	and.w	r3, r3, #2
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1ee      	bne.n	800498c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049ae:	7dfb      	ldrb	r3, [r7, #23]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d105      	bne.n	80049c0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049b4:	4b3b      	ldr	r3, [pc, #236]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 80049b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b8:	4a3a      	ldr	r2, [pc, #232]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 80049ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 80ad 	beq.w	8004b24 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049ca:	4b36      	ldr	r3, [pc, #216]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f003 030c 	and.w	r3, r3, #12
 80049d2:	2b08      	cmp	r3, #8
 80049d4:	d060      	beq.n	8004a98 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d145      	bne.n	8004a6a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049de:	4b33      	ldr	r3, [pc, #204]	; (8004aac <HAL_RCC_OscConfig+0x4b4>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e4:	f7fd fd00 	bl	80023e8 <HAL_GetTick>
 80049e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ea:	e008      	b.n	80049fe <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049ec:	f7fd fcfc 	bl	80023e8 <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e093      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049fe:	4b29      	ldr	r3, [pc, #164]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1f0      	bne.n	80049ec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	69da      	ldr	r2, [r3, #28]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	431a      	orrs	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a18:	019b      	lsls	r3, r3, #6
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a20:	085b      	lsrs	r3, r3, #1
 8004a22:	3b01      	subs	r3, #1
 8004a24:	041b      	lsls	r3, r3, #16
 8004a26:	431a      	orrs	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2c:	061b      	lsls	r3, r3, #24
 8004a2e:	431a      	orrs	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a34:	071b      	lsls	r3, r3, #28
 8004a36:	491b      	ldr	r1, [pc, #108]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a3c:	4b1b      	ldr	r3, [pc, #108]	; (8004aac <HAL_RCC_OscConfig+0x4b4>)
 8004a3e:	2201      	movs	r2, #1
 8004a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a42:	f7fd fcd1 	bl	80023e8 <HAL_GetTick>
 8004a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a48:	e008      	b.n	8004a5c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a4a:	f7fd fccd 	bl	80023e8 <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d901      	bls.n	8004a5c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	e064      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a5c:	4b11      	ldr	r3, [pc, #68]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d0f0      	beq.n	8004a4a <HAL_RCC_OscConfig+0x452>
 8004a68:	e05c      	b.n	8004b24 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a6a:	4b10      	ldr	r3, [pc, #64]	; (8004aac <HAL_RCC_OscConfig+0x4b4>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a70:	f7fd fcba 	bl	80023e8 <HAL_GetTick>
 8004a74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a78:	f7fd fcb6 	bl	80023e8 <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e04d      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a8a:	4b06      	ldr	r3, [pc, #24]	; (8004aa4 <HAL_RCC_OscConfig+0x4ac>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1f0      	bne.n	8004a78 <HAL_RCC_OscConfig+0x480>
 8004a96:	e045      	b.n	8004b24 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d107      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e040      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
 8004aa4:	40023800 	.word	0x40023800
 8004aa8:	40007000 	.word	0x40007000
 8004aac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ab0:	4b1f      	ldr	r3, [pc, #124]	; (8004b30 <HAL_RCC_OscConfig+0x538>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d030      	beq.n	8004b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d129      	bne.n	8004b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d122      	bne.n	8004b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ae6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d119      	bne.n	8004b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af6:	085b      	lsrs	r3, r3, #1
 8004af8:	3b01      	subs	r3, #1
 8004afa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d10f      	bne.n	8004b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d107      	bne.n	8004b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d001      	beq.n	8004b24 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e000      	b.n	8004b26 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3718      	adds	r7, #24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	40023800 	.word	0x40023800

08004b34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e042      	b.n	8004bcc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d106      	bne.n	8004b60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fd fa86 	bl	800206c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2224      	movs	r2, #36	; 0x24
 8004b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68da      	ldr	r2, [r3, #12]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f82b 	bl	8004bd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	691a      	ldr	r2, [r3, #16]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	695a      	ldr	r2, [r3, #20]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68da      	ldr	r2, [r3, #12]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bd8:	b0c0      	sub	sp, #256	; 0x100
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bf0:	68d9      	ldr	r1, [r3, #12]
 8004bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	ea40 0301 	orr.w	r3, r0, r1
 8004bfc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	431a      	orrs	r2, r3
 8004c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004c2c:	f021 010c 	bic.w	r1, r1, #12
 8004c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004c3a:	430b      	orrs	r3, r1
 8004c3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	695b      	ldr	r3, [r3, #20]
 8004c46:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c4e:	6999      	ldr	r1, [r3, #24]
 8004c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	ea40 0301 	orr.w	r3, r0, r1
 8004c5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	4b8f      	ldr	r3, [pc, #572]	; (8004ea0 <UART_SetConfig+0x2cc>)
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d005      	beq.n	8004c74 <UART_SetConfig+0xa0>
 8004c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	4b8d      	ldr	r3, [pc, #564]	; (8004ea4 <UART_SetConfig+0x2d0>)
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d104      	bne.n	8004c7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c74:	f7ff fa7c 	bl	8004170 <HAL_RCC_GetPCLK2Freq>
 8004c78:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004c7c:	e003      	b.n	8004c86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c7e:	f7ff fa63 	bl	8004148 <HAL_RCC_GetPCLK1Freq>
 8004c82:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c90:	f040 810c 	bne.w	8004eac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004c9e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004ca2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004ca6:	4622      	mov	r2, r4
 8004ca8:	462b      	mov	r3, r5
 8004caa:	1891      	adds	r1, r2, r2
 8004cac:	65b9      	str	r1, [r7, #88]	; 0x58
 8004cae:	415b      	adcs	r3, r3
 8004cb0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cb2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004cb6:	4621      	mov	r1, r4
 8004cb8:	eb12 0801 	adds.w	r8, r2, r1
 8004cbc:	4629      	mov	r1, r5
 8004cbe:	eb43 0901 	adc.w	r9, r3, r1
 8004cc2:	f04f 0200 	mov.w	r2, #0
 8004cc6:	f04f 0300 	mov.w	r3, #0
 8004cca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cd6:	4690      	mov	r8, r2
 8004cd8:	4699      	mov	r9, r3
 8004cda:	4623      	mov	r3, r4
 8004cdc:	eb18 0303 	adds.w	r3, r8, r3
 8004ce0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004ce4:	462b      	mov	r3, r5
 8004ce6:	eb49 0303 	adc.w	r3, r9, r3
 8004cea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004cfa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004cfe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004d02:	460b      	mov	r3, r1
 8004d04:	18db      	adds	r3, r3, r3
 8004d06:	653b      	str	r3, [r7, #80]	; 0x50
 8004d08:	4613      	mov	r3, r2
 8004d0a:	eb42 0303 	adc.w	r3, r2, r3
 8004d0e:	657b      	str	r3, [r7, #84]	; 0x54
 8004d10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004d14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004d18:	f7fb ff86 	bl	8000c28 <__aeabi_uldivmod>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	460b      	mov	r3, r1
 8004d20:	4b61      	ldr	r3, [pc, #388]	; (8004ea8 <UART_SetConfig+0x2d4>)
 8004d22:	fba3 2302 	umull	r2, r3, r3, r2
 8004d26:	095b      	lsrs	r3, r3, #5
 8004d28:	011c      	lsls	r4, r3, #4
 8004d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004d34:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004d38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004d3c:	4642      	mov	r2, r8
 8004d3e:	464b      	mov	r3, r9
 8004d40:	1891      	adds	r1, r2, r2
 8004d42:	64b9      	str	r1, [r7, #72]	; 0x48
 8004d44:	415b      	adcs	r3, r3
 8004d46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004d4c:	4641      	mov	r1, r8
 8004d4e:	eb12 0a01 	adds.w	sl, r2, r1
 8004d52:	4649      	mov	r1, r9
 8004d54:	eb43 0b01 	adc.w	fp, r3, r1
 8004d58:	f04f 0200 	mov.w	r2, #0
 8004d5c:	f04f 0300 	mov.w	r3, #0
 8004d60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d6c:	4692      	mov	sl, r2
 8004d6e:	469b      	mov	fp, r3
 8004d70:	4643      	mov	r3, r8
 8004d72:	eb1a 0303 	adds.w	r3, sl, r3
 8004d76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d7a:	464b      	mov	r3, r9
 8004d7c:	eb4b 0303 	adc.w	r3, fp, r3
 8004d80:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d90:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004d94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	18db      	adds	r3, r3, r3
 8004d9c:	643b      	str	r3, [r7, #64]	; 0x40
 8004d9e:	4613      	mov	r3, r2
 8004da0:	eb42 0303 	adc.w	r3, r2, r3
 8004da4:	647b      	str	r3, [r7, #68]	; 0x44
 8004da6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004daa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004dae:	f7fb ff3b 	bl	8000c28 <__aeabi_uldivmod>
 8004db2:	4602      	mov	r2, r0
 8004db4:	460b      	mov	r3, r1
 8004db6:	4611      	mov	r1, r2
 8004db8:	4b3b      	ldr	r3, [pc, #236]	; (8004ea8 <UART_SetConfig+0x2d4>)
 8004dba:	fba3 2301 	umull	r2, r3, r3, r1
 8004dbe:	095b      	lsrs	r3, r3, #5
 8004dc0:	2264      	movs	r2, #100	; 0x64
 8004dc2:	fb02 f303 	mul.w	r3, r2, r3
 8004dc6:	1acb      	subs	r3, r1, r3
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004dce:	4b36      	ldr	r3, [pc, #216]	; (8004ea8 <UART_SetConfig+0x2d4>)
 8004dd0:	fba3 2302 	umull	r2, r3, r3, r2
 8004dd4:	095b      	lsrs	r3, r3, #5
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ddc:	441c      	add	r4, r3
 8004dde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004de2:	2200      	movs	r2, #0
 8004de4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004de8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004dec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004df0:	4642      	mov	r2, r8
 8004df2:	464b      	mov	r3, r9
 8004df4:	1891      	adds	r1, r2, r2
 8004df6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004df8:	415b      	adcs	r3, r3
 8004dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dfc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004e00:	4641      	mov	r1, r8
 8004e02:	1851      	adds	r1, r2, r1
 8004e04:	6339      	str	r1, [r7, #48]	; 0x30
 8004e06:	4649      	mov	r1, r9
 8004e08:	414b      	adcs	r3, r1
 8004e0a:	637b      	str	r3, [r7, #52]	; 0x34
 8004e0c:	f04f 0200 	mov.w	r2, #0
 8004e10:	f04f 0300 	mov.w	r3, #0
 8004e14:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004e18:	4659      	mov	r1, fp
 8004e1a:	00cb      	lsls	r3, r1, #3
 8004e1c:	4651      	mov	r1, sl
 8004e1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e22:	4651      	mov	r1, sl
 8004e24:	00ca      	lsls	r2, r1, #3
 8004e26:	4610      	mov	r0, r2
 8004e28:	4619      	mov	r1, r3
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	4642      	mov	r2, r8
 8004e2e:	189b      	adds	r3, r3, r2
 8004e30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e34:	464b      	mov	r3, r9
 8004e36:	460a      	mov	r2, r1
 8004e38:	eb42 0303 	adc.w	r3, r2, r3
 8004e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004e4c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004e50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004e54:	460b      	mov	r3, r1
 8004e56:	18db      	adds	r3, r3, r3
 8004e58:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	eb42 0303 	adc.w	r3, r2, r3
 8004e60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e66:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e6a:	f7fb fedd 	bl	8000c28 <__aeabi_uldivmod>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	460b      	mov	r3, r1
 8004e72:	4b0d      	ldr	r3, [pc, #52]	; (8004ea8 <UART_SetConfig+0x2d4>)
 8004e74:	fba3 1302 	umull	r1, r3, r3, r2
 8004e78:	095b      	lsrs	r3, r3, #5
 8004e7a:	2164      	movs	r1, #100	; 0x64
 8004e7c:	fb01 f303 	mul.w	r3, r1, r3
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	3332      	adds	r3, #50	; 0x32
 8004e86:	4a08      	ldr	r2, [pc, #32]	; (8004ea8 <UART_SetConfig+0x2d4>)
 8004e88:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8c:	095b      	lsrs	r3, r3, #5
 8004e8e:	f003 0207 	and.w	r2, r3, #7
 8004e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4422      	add	r2, r4
 8004e9a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e9c:	e106      	b.n	80050ac <UART_SetConfig+0x4d8>
 8004e9e:	bf00      	nop
 8004ea0:	40011000 	.word	0x40011000
 8004ea4:	40011400 	.word	0x40011400
 8004ea8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004eac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004eb6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004eba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004ebe:	4642      	mov	r2, r8
 8004ec0:	464b      	mov	r3, r9
 8004ec2:	1891      	adds	r1, r2, r2
 8004ec4:	6239      	str	r1, [r7, #32]
 8004ec6:	415b      	adcs	r3, r3
 8004ec8:	627b      	str	r3, [r7, #36]	; 0x24
 8004eca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ece:	4641      	mov	r1, r8
 8004ed0:	1854      	adds	r4, r2, r1
 8004ed2:	4649      	mov	r1, r9
 8004ed4:	eb43 0501 	adc.w	r5, r3, r1
 8004ed8:	f04f 0200 	mov.w	r2, #0
 8004edc:	f04f 0300 	mov.w	r3, #0
 8004ee0:	00eb      	lsls	r3, r5, #3
 8004ee2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ee6:	00e2      	lsls	r2, r4, #3
 8004ee8:	4614      	mov	r4, r2
 8004eea:	461d      	mov	r5, r3
 8004eec:	4643      	mov	r3, r8
 8004eee:	18e3      	adds	r3, r4, r3
 8004ef0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004ef4:	464b      	mov	r3, r9
 8004ef6:	eb45 0303 	adc.w	r3, r5, r3
 8004efa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004f0a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004f0e:	f04f 0200 	mov.w	r2, #0
 8004f12:	f04f 0300 	mov.w	r3, #0
 8004f16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004f1a:	4629      	mov	r1, r5
 8004f1c:	008b      	lsls	r3, r1, #2
 8004f1e:	4621      	mov	r1, r4
 8004f20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f24:	4621      	mov	r1, r4
 8004f26:	008a      	lsls	r2, r1, #2
 8004f28:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f2c:	f7fb fe7c 	bl	8000c28 <__aeabi_uldivmod>
 8004f30:	4602      	mov	r2, r0
 8004f32:	460b      	mov	r3, r1
 8004f34:	4b60      	ldr	r3, [pc, #384]	; (80050b8 <UART_SetConfig+0x4e4>)
 8004f36:	fba3 2302 	umull	r2, r3, r3, r2
 8004f3a:	095b      	lsrs	r3, r3, #5
 8004f3c:	011c      	lsls	r4, r3, #4
 8004f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f42:	2200      	movs	r2, #0
 8004f44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004f48:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004f4c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004f50:	4642      	mov	r2, r8
 8004f52:	464b      	mov	r3, r9
 8004f54:	1891      	adds	r1, r2, r2
 8004f56:	61b9      	str	r1, [r7, #24]
 8004f58:	415b      	adcs	r3, r3
 8004f5a:	61fb      	str	r3, [r7, #28]
 8004f5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f60:	4641      	mov	r1, r8
 8004f62:	1851      	adds	r1, r2, r1
 8004f64:	6139      	str	r1, [r7, #16]
 8004f66:	4649      	mov	r1, r9
 8004f68:	414b      	adcs	r3, r1
 8004f6a:	617b      	str	r3, [r7, #20]
 8004f6c:	f04f 0200 	mov.w	r2, #0
 8004f70:	f04f 0300 	mov.w	r3, #0
 8004f74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f78:	4659      	mov	r1, fp
 8004f7a:	00cb      	lsls	r3, r1, #3
 8004f7c:	4651      	mov	r1, sl
 8004f7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f82:	4651      	mov	r1, sl
 8004f84:	00ca      	lsls	r2, r1, #3
 8004f86:	4610      	mov	r0, r2
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	4642      	mov	r2, r8
 8004f8e:	189b      	adds	r3, r3, r2
 8004f90:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004f94:	464b      	mov	r3, r9
 8004f96:	460a      	mov	r2, r1
 8004f98:	eb42 0303 	adc.w	r3, r2, r3
 8004f9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	67bb      	str	r3, [r7, #120]	; 0x78
 8004faa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004fac:	f04f 0200 	mov.w	r2, #0
 8004fb0:	f04f 0300 	mov.w	r3, #0
 8004fb4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004fb8:	4649      	mov	r1, r9
 8004fba:	008b      	lsls	r3, r1, #2
 8004fbc:	4641      	mov	r1, r8
 8004fbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fc2:	4641      	mov	r1, r8
 8004fc4:	008a      	lsls	r2, r1, #2
 8004fc6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004fca:	f7fb fe2d 	bl	8000c28 <__aeabi_uldivmod>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	4611      	mov	r1, r2
 8004fd4:	4b38      	ldr	r3, [pc, #224]	; (80050b8 <UART_SetConfig+0x4e4>)
 8004fd6:	fba3 2301 	umull	r2, r3, r3, r1
 8004fda:	095b      	lsrs	r3, r3, #5
 8004fdc:	2264      	movs	r2, #100	; 0x64
 8004fde:	fb02 f303 	mul.w	r3, r2, r3
 8004fe2:	1acb      	subs	r3, r1, r3
 8004fe4:	011b      	lsls	r3, r3, #4
 8004fe6:	3332      	adds	r3, #50	; 0x32
 8004fe8:	4a33      	ldr	r2, [pc, #204]	; (80050b8 <UART_SetConfig+0x4e4>)
 8004fea:	fba2 2303 	umull	r2, r3, r2, r3
 8004fee:	095b      	lsrs	r3, r3, #5
 8004ff0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ff4:	441c      	add	r4, r3
 8004ff6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	673b      	str	r3, [r7, #112]	; 0x70
 8004ffe:	677a      	str	r2, [r7, #116]	; 0x74
 8005000:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005004:	4642      	mov	r2, r8
 8005006:	464b      	mov	r3, r9
 8005008:	1891      	adds	r1, r2, r2
 800500a:	60b9      	str	r1, [r7, #8]
 800500c:	415b      	adcs	r3, r3
 800500e:	60fb      	str	r3, [r7, #12]
 8005010:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005014:	4641      	mov	r1, r8
 8005016:	1851      	adds	r1, r2, r1
 8005018:	6039      	str	r1, [r7, #0]
 800501a:	4649      	mov	r1, r9
 800501c:	414b      	adcs	r3, r1
 800501e:	607b      	str	r3, [r7, #4]
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	f04f 0300 	mov.w	r3, #0
 8005028:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800502c:	4659      	mov	r1, fp
 800502e:	00cb      	lsls	r3, r1, #3
 8005030:	4651      	mov	r1, sl
 8005032:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005036:	4651      	mov	r1, sl
 8005038:	00ca      	lsls	r2, r1, #3
 800503a:	4610      	mov	r0, r2
 800503c:	4619      	mov	r1, r3
 800503e:	4603      	mov	r3, r0
 8005040:	4642      	mov	r2, r8
 8005042:	189b      	adds	r3, r3, r2
 8005044:	66bb      	str	r3, [r7, #104]	; 0x68
 8005046:	464b      	mov	r3, r9
 8005048:	460a      	mov	r2, r1
 800504a:	eb42 0303 	adc.w	r3, r2, r3
 800504e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	663b      	str	r3, [r7, #96]	; 0x60
 800505a:	667a      	str	r2, [r7, #100]	; 0x64
 800505c:	f04f 0200 	mov.w	r2, #0
 8005060:	f04f 0300 	mov.w	r3, #0
 8005064:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005068:	4649      	mov	r1, r9
 800506a:	008b      	lsls	r3, r1, #2
 800506c:	4641      	mov	r1, r8
 800506e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005072:	4641      	mov	r1, r8
 8005074:	008a      	lsls	r2, r1, #2
 8005076:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800507a:	f7fb fdd5 	bl	8000c28 <__aeabi_uldivmod>
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	4b0d      	ldr	r3, [pc, #52]	; (80050b8 <UART_SetConfig+0x4e4>)
 8005084:	fba3 1302 	umull	r1, r3, r3, r2
 8005088:	095b      	lsrs	r3, r3, #5
 800508a:	2164      	movs	r1, #100	; 0x64
 800508c:	fb01 f303 	mul.w	r3, r1, r3
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	3332      	adds	r3, #50	; 0x32
 8005096:	4a08      	ldr	r2, [pc, #32]	; (80050b8 <UART_SetConfig+0x4e4>)
 8005098:	fba2 2303 	umull	r2, r3, r2, r3
 800509c:	095b      	lsrs	r3, r3, #5
 800509e:	f003 020f 	and.w	r2, r3, #15
 80050a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4422      	add	r2, r4
 80050aa:	609a      	str	r2, [r3, #8]
}
 80050ac:	bf00      	nop
 80050ae:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80050b2:	46bd      	mov	sp, r7
 80050b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050b8:	51eb851f 	.word	0x51eb851f

080050bc <__cvt>:
 80050bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050c0:	ec55 4b10 	vmov	r4, r5, d0
 80050c4:	2d00      	cmp	r5, #0
 80050c6:	460e      	mov	r6, r1
 80050c8:	4619      	mov	r1, r3
 80050ca:	462b      	mov	r3, r5
 80050cc:	bfbb      	ittet	lt
 80050ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80050d2:	461d      	movlt	r5, r3
 80050d4:	2300      	movge	r3, #0
 80050d6:	232d      	movlt	r3, #45	; 0x2d
 80050d8:	700b      	strb	r3, [r1, #0]
 80050da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80050e0:	4691      	mov	r9, r2
 80050e2:	f023 0820 	bic.w	r8, r3, #32
 80050e6:	bfbc      	itt	lt
 80050e8:	4622      	movlt	r2, r4
 80050ea:	4614      	movlt	r4, r2
 80050ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80050f0:	d005      	beq.n	80050fe <__cvt+0x42>
 80050f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80050f6:	d100      	bne.n	80050fa <__cvt+0x3e>
 80050f8:	3601      	adds	r6, #1
 80050fa:	2102      	movs	r1, #2
 80050fc:	e000      	b.n	8005100 <__cvt+0x44>
 80050fe:	2103      	movs	r1, #3
 8005100:	ab03      	add	r3, sp, #12
 8005102:	9301      	str	r3, [sp, #4]
 8005104:	ab02      	add	r3, sp, #8
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	ec45 4b10 	vmov	d0, r4, r5
 800510c:	4653      	mov	r3, sl
 800510e:	4632      	mov	r2, r6
 8005110:	f000 ff32 	bl	8005f78 <_dtoa_r>
 8005114:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005118:	4607      	mov	r7, r0
 800511a:	d102      	bne.n	8005122 <__cvt+0x66>
 800511c:	f019 0f01 	tst.w	r9, #1
 8005120:	d022      	beq.n	8005168 <__cvt+0xac>
 8005122:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005126:	eb07 0906 	add.w	r9, r7, r6
 800512a:	d110      	bne.n	800514e <__cvt+0x92>
 800512c:	783b      	ldrb	r3, [r7, #0]
 800512e:	2b30      	cmp	r3, #48	; 0x30
 8005130:	d10a      	bne.n	8005148 <__cvt+0x8c>
 8005132:	2200      	movs	r2, #0
 8005134:	2300      	movs	r3, #0
 8005136:	4620      	mov	r0, r4
 8005138:	4629      	mov	r1, r5
 800513a:	f7fb fce5 	bl	8000b08 <__aeabi_dcmpeq>
 800513e:	b918      	cbnz	r0, 8005148 <__cvt+0x8c>
 8005140:	f1c6 0601 	rsb	r6, r6, #1
 8005144:	f8ca 6000 	str.w	r6, [sl]
 8005148:	f8da 3000 	ldr.w	r3, [sl]
 800514c:	4499      	add	r9, r3
 800514e:	2200      	movs	r2, #0
 8005150:	2300      	movs	r3, #0
 8005152:	4620      	mov	r0, r4
 8005154:	4629      	mov	r1, r5
 8005156:	f7fb fcd7 	bl	8000b08 <__aeabi_dcmpeq>
 800515a:	b108      	cbz	r0, 8005160 <__cvt+0xa4>
 800515c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005160:	2230      	movs	r2, #48	; 0x30
 8005162:	9b03      	ldr	r3, [sp, #12]
 8005164:	454b      	cmp	r3, r9
 8005166:	d307      	bcc.n	8005178 <__cvt+0xbc>
 8005168:	9b03      	ldr	r3, [sp, #12]
 800516a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800516c:	1bdb      	subs	r3, r3, r7
 800516e:	4638      	mov	r0, r7
 8005170:	6013      	str	r3, [r2, #0]
 8005172:	b004      	add	sp, #16
 8005174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005178:	1c59      	adds	r1, r3, #1
 800517a:	9103      	str	r1, [sp, #12]
 800517c:	701a      	strb	r2, [r3, #0]
 800517e:	e7f0      	b.n	8005162 <__cvt+0xa6>

08005180 <__exponent>:
 8005180:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005182:	4603      	mov	r3, r0
 8005184:	2900      	cmp	r1, #0
 8005186:	bfb8      	it	lt
 8005188:	4249      	neglt	r1, r1
 800518a:	f803 2b02 	strb.w	r2, [r3], #2
 800518e:	bfb4      	ite	lt
 8005190:	222d      	movlt	r2, #45	; 0x2d
 8005192:	222b      	movge	r2, #43	; 0x2b
 8005194:	2909      	cmp	r1, #9
 8005196:	7042      	strb	r2, [r0, #1]
 8005198:	dd2a      	ble.n	80051f0 <__exponent+0x70>
 800519a:	f10d 0207 	add.w	r2, sp, #7
 800519e:	4617      	mov	r7, r2
 80051a0:	260a      	movs	r6, #10
 80051a2:	4694      	mov	ip, r2
 80051a4:	fb91 f5f6 	sdiv	r5, r1, r6
 80051a8:	fb06 1415 	mls	r4, r6, r5, r1
 80051ac:	3430      	adds	r4, #48	; 0x30
 80051ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80051b2:	460c      	mov	r4, r1
 80051b4:	2c63      	cmp	r4, #99	; 0x63
 80051b6:	f102 32ff 	add.w	r2, r2, #4294967295
 80051ba:	4629      	mov	r1, r5
 80051bc:	dcf1      	bgt.n	80051a2 <__exponent+0x22>
 80051be:	3130      	adds	r1, #48	; 0x30
 80051c0:	f1ac 0402 	sub.w	r4, ip, #2
 80051c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80051c8:	1c41      	adds	r1, r0, #1
 80051ca:	4622      	mov	r2, r4
 80051cc:	42ba      	cmp	r2, r7
 80051ce:	d30a      	bcc.n	80051e6 <__exponent+0x66>
 80051d0:	f10d 0209 	add.w	r2, sp, #9
 80051d4:	eba2 020c 	sub.w	r2, r2, ip
 80051d8:	42bc      	cmp	r4, r7
 80051da:	bf88      	it	hi
 80051dc:	2200      	movhi	r2, #0
 80051de:	4413      	add	r3, r2
 80051e0:	1a18      	subs	r0, r3, r0
 80051e2:	b003      	add	sp, #12
 80051e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80051ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 80051ee:	e7ed      	b.n	80051cc <__exponent+0x4c>
 80051f0:	2330      	movs	r3, #48	; 0x30
 80051f2:	3130      	adds	r1, #48	; 0x30
 80051f4:	7083      	strb	r3, [r0, #2]
 80051f6:	70c1      	strb	r1, [r0, #3]
 80051f8:	1d03      	adds	r3, r0, #4
 80051fa:	e7f1      	b.n	80051e0 <__exponent+0x60>

080051fc <_printf_float>:
 80051fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005200:	ed2d 8b02 	vpush	{d8}
 8005204:	b08d      	sub	sp, #52	; 0x34
 8005206:	460c      	mov	r4, r1
 8005208:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800520c:	4616      	mov	r6, r2
 800520e:	461f      	mov	r7, r3
 8005210:	4605      	mov	r5, r0
 8005212:	f000 fdaf 	bl	8005d74 <_localeconv_r>
 8005216:	f8d0 a000 	ldr.w	sl, [r0]
 800521a:	4650      	mov	r0, sl
 800521c:	f7fb f848 	bl	80002b0 <strlen>
 8005220:	2300      	movs	r3, #0
 8005222:	930a      	str	r3, [sp, #40]	; 0x28
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	9305      	str	r3, [sp, #20]
 8005228:	f8d8 3000 	ldr.w	r3, [r8]
 800522c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005230:	3307      	adds	r3, #7
 8005232:	f023 0307 	bic.w	r3, r3, #7
 8005236:	f103 0208 	add.w	r2, r3, #8
 800523a:	f8c8 2000 	str.w	r2, [r8]
 800523e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005242:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005246:	9307      	str	r3, [sp, #28]
 8005248:	f8cd 8018 	str.w	r8, [sp, #24]
 800524c:	ee08 0a10 	vmov	s16, r0
 8005250:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005254:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005258:	4b9e      	ldr	r3, [pc, #632]	; (80054d4 <_printf_float+0x2d8>)
 800525a:	f04f 32ff 	mov.w	r2, #4294967295
 800525e:	f7fb fc85 	bl	8000b6c <__aeabi_dcmpun>
 8005262:	bb88      	cbnz	r0, 80052c8 <_printf_float+0xcc>
 8005264:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005268:	4b9a      	ldr	r3, [pc, #616]	; (80054d4 <_printf_float+0x2d8>)
 800526a:	f04f 32ff 	mov.w	r2, #4294967295
 800526e:	f7fb fc5f 	bl	8000b30 <__aeabi_dcmple>
 8005272:	bb48      	cbnz	r0, 80052c8 <_printf_float+0xcc>
 8005274:	2200      	movs	r2, #0
 8005276:	2300      	movs	r3, #0
 8005278:	4640      	mov	r0, r8
 800527a:	4649      	mov	r1, r9
 800527c:	f7fb fc4e 	bl	8000b1c <__aeabi_dcmplt>
 8005280:	b110      	cbz	r0, 8005288 <_printf_float+0x8c>
 8005282:	232d      	movs	r3, #45	; 0x2d
 8005284:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005288:	4a93      	ldr	r2, [pc, #588]	; (80054d8 <_printf_float+0x2dc>)
 800528a:	4b94      	ldr	r3, [pc, #592]	; (80054dc <_printf_float+0x2e0>)
 800528c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005290:	bf94      	ite	ls
 8005292:	4690      	movls	r8, r2
 8005294:	4698      	movhi	r8, r3
 8005296:	2303      	movs	r3, #3
 8005298:	6123      	str	r3, [r4, #16]
 800529a:	9b05      	ldr	r3, [sp, #20]
 800529c:	f023 0304 	bic.w	r3, r3, #4
 80052a0:	6023      	str	r3, [r4, #0]
 80052a2:	f04f 0900 	mov.w	r9, #0
 80052a6:	9700      	str	r7, [sp, #0]
 80052a8:	4633      	mov	r3, r6
 80052aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80052ac:	4621      	mov	r1, r4
 80052ae:	4628      	mov	r0, r5
 80052b0:	f000 f9da 	bl	8005668 <_printf_common>
 80052b4:	3001      	adds	r0, #1
 80052b6:	f040 8090 	bne.w	80053da <_printf_float+0x1de>
 80052ba:	f04f 30ff 	mov.w	r0, #4294967295
 80052be:	b00d      	add	sp, #52	; 0x34
 80052c0:	ecbd 8b02 	vpop	{d8}
 80052c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052c8:	4642      	mov	r2, r8
 80052ca:	464b      	mov	r3, r9
 80052cc:	4640      	mov	r0, r8
 80052ce:	4649      	mov	r1, r9
 80052d0:	f7fb fc4c 	bl	8000b6c <__aeabi_dcmpun>
 80052d4:	b140      	cbz	r0, 80052e8 <_printf_float+0xec>
 80052d6:	464b      	mov	r3, r9
 80052d8:	2b00      	cmp	r3, #0
 80052da:	bfbc      	itt	lt
 80052dc:	232d      	movlt	r3, #45	; 0x2d
 80052de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80052e2:	4a7f      	ldr	r2, [pc, #508]	; (80054e0 <_printf_float+0x2e4>)
 80052e4:	4b7f      	ldr	r3, [pc, #508]	; (80054e4 <_printf_float+0x2e8>)
 80052e6:	e7d1      	b.n	800528c <_printf_float+0x90>
 80052e8:	6863      	ldr	r3, [r4, #4]
 80052ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80052ee:	9206      	str	r2, [sp, #24]
 80052f0:	1c5a      	adds	r2, r3, #1
 80052f2:	d13f      	bne.n	8005374 <_printf_float+0x178>
 80052f4:	2306      	movs	r3, #6
 80052f6:	6063      	str	r3, [r4, #4]
 80052f8:	9b05      	ldr	r3, [sp, #20]
 80052fa:	6861      	ldr	r1, [r4, #4]
 80052fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005300:	2300      	movs	r3, #0
 8005302:	9303      	str	r3, [sp, #12]
 8005304:	ab0a      	add	r3, sp, #40	; 0x28
 8005306:	e9cd b301 	strd	fp, r3, [sp, #4]
 800530a:	ab09      	add	r3, sp, #36	; 0x24
 800530c:	ec49 8b10 	vmov	d0, r8, r9
 8005310:	9300      	str	r3, [sp, #0]
 8005312:	6022      	str	r2, [r4, #0]
 8005314:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005318:	4628      	mov	r0, r5
 800531a:	f7ff fecf 	bl	80050bc <__cvt>
 800531e:	9b06      	ldr	r3, [sp, #24]
 8005320:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005322:	2b47      	cmp	r3, #71	; 0x47
 8005324:	4680      	mov	r8, r0
 8005326:	d108      	bne.n	800533a <_printf_float+0x13e>
 8005328:	1cc8      	adds	r0, r1, #3
 800532a:	db02      	blt.n	8005332 <_printf_float+0x136>
 800532c:	6863      	ldr	r3, [r4, #4]
 800532e:	4299      	cmp	r1, r3
 8005330:	dd41      	ble.n	80053b6 <_printf_float+0x1ba>
 8005332:	f1ab 0302 	sub.w	r3, fp, #2
 8005336:	fa5f fb83 	uxtb.w	fp, r3
 800533a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800533e:	d820      	bhi.n	8005382 <_printf_float+0x186>
 8005340:	3901      	subs	r1, #1
 8005342:	465a      	mov	r2, fp
 8005344:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005348:	9109      	str	r1, [sp, #36]	; 0x24
 800534a:	f7ff ff19 	bl	8005180 <__exponent>
 800534e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005350:	1813      	adds	r3, r2, r0
 8005352:	2a01      	cmp	r2, #1
 8005354:	4681      	mov	r9, r0
 8005356:	6123      	str	r3, [r4, #16]
 8005358:	dc02      	bgt.n	8005360 <_printf_float+0x164>
 800535a:	6822      	ldr	r2, [r4, #0]
 800535c:	07d2      	lsls	r2, r2, #31
 800535e:	d501      	bpl.n	8005364 <_printf_float+0x168>
 8005360:	3301      	adds	r3, #1
 8005362:	6123      	str	r3, [r4, #16]
 8005364:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005368:	2b00      	cmp	r3, #0
 800536a:	d09c      	beq.n	80052a6 <_printf_float+0xaa>
 800536c:	232d      	movs	r3, #45	; 0x2d
 800536e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005372:	e798      	b.n	80052a6 <_printf_float+0xaa>
 8005374:	9a06      	ldr	r2, [sp, #24]
 8005376:	2a47      	cmp	r2, #71	; 0x47
 8005378:	d1be      	bne.n	80052f8 <_printf_float+0xfc>
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1bc      	bne.n	80052f8 <_printf_float+0xfc>
 800537e:	2301      	movs	r3, #1
 8005380:	e7b9      	b.n	80052f6 <_printf_float+0xfa>
 8005382:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005386:	d118      	bne.n	80053ba <_printf_float+0x1be>
 8005388:	2900      	cmp	r1, #0
 800538a:	6863      	ldr	r3, [r4, #4]
 800538c:	dd0b      	ble.n	80053a6 <_printf_float+0x1aa>
 800538e:	6121      	str	r1, [r4, #16]
 8005390:	b913      	cbnz	r3, 8005398 <_printf_float+0x19c>
 8005392:	6822      	ldr	r2, [r4, #0]
 8005394:	07d0      	lsls	r0, r2, #31
 8005396:	d502      	bpl.n	800539e <_printf_float+0x1a2>
 8005398:	3301      	adds	r3, #1
 800539a:	440b      	add	r3, r1
 800539c:	6123      	str	r3, [r4, #16]
 800539e:	65a1      	str	r1, [r4, #88]	; 0x58
 80053a0:	f04f 0900 	mov.w	r9, #0
 80053a4:	e7de      	b.n	8005364 <_printf_float+0x168>
 80053a6:	b913      	cbnz	r3, 80053ae <_printf_float+0x1b2>
 80053a8:	6822      	ldr	r2, [r4, #0]
 80053aa:	07d2      	lsls	r2, r2, #31
 80053ac:	d501      	bpl.n	80053b2 <_printf_float+0x1b6>
 80053ae:	3302      	adds	r3, #2
 80053b0:	e7f4      	b.n	800539c <_printf_float+0x1a0>
 80053b2:	2301      	movs	r3, #1
 80053b4:	e7f2      	b.n	800539c <_printf_float+0x1a0>
 80053b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80053ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053bc:	4299      	cmp	r1, r3
 80053be:	db05      	blt.n	80053cc <_printf_float+0x1d0>
 80053c0:	6823      	ldr	r3, [r4, #0]
 80053c2:	6121      	str	r1, [r4, #16]
 80053c4:	07d8      	lsls	r0, r3, #31
 80053c6:	d5ea      	bpl.n	800539e <_printf_float+0x1a2>
 80053c8:	1c4b      	adds	r3, r1, #1
 80053ca:	e7e7      	b.n	800539c <_printf_float+0x1a0>
 80053cc:	2900      	cmp	r1, #0
 80053ce:	bfd4      	ite	le
 80053d0:	f1c1 0202 	rsble	r2, r1, #2
 80053d4:	2201      	movgt	r2, #1
 80053d6:	4413      	add	r3, r2
 80053d8:	e7e0      	b.n	800539c <_printf_float+0x1a0>
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	055a      	lsls	r2, r3, #21
 80053de:	d407      	bmi.n	80053f0 <_printf_float+0x1f4>
 80053e0:	6923      	ldr	r3, [r4, #16]
 80053e2:	4642      	mov	r2, r8
 80053e4:	4631      	mov	r1, r6
 80053e6:	4628      	mov	r0, r5
 80053e8:	47b8      	blx	r7
 80053ea:	3001      	adds	r0, #1
 80053ec:	d12c      	bne.n	8005448 <_printf_float+0x24c>
 80053ee:	e764      	b.n	80052ba <_printf_float+0xbe>
 80053f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80053f4:	f240 80e0 	bls.w	80055b8 <_printf_float+0x3bc>
 80053f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053fc:	2200      	movs	r2, #0
 80053fe:	2300      	movs	r3, #0
 8005400:	f7fb fb82 	bl	8000b08 <__aeabi_dcmpeq>
 8005404:	2800      	cmp	r0, #0
 8005406:	d034      	beq.n	8005472 <_printf_float+0x276>
 8005408:	4a37      	ldr	r2, [pc, #220]	; (80054e8 <_printf_float+0x2ec>)
 800540a:	2301      	movs	r3, #1
 800540c:	4631      	mov	r1, r6
 800540e:	4628      	mov	r0, r5
 8005410:	47b8      	blx	r7
 8005412:	3001      	adds	r0, #1
 8005414:	f43f af51 	beq.w	80052ba <_printf_float+0xbe>
 8005418:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800541c:	429a      	cmp	r2, r3
 800541e:	db02      	blt.n	8005426 <_printf_float+0x22a>
 8005420:	6823      	ldr	r3, [r4, #0]
 8005422:	07d8      	lsls	r0, r3, #31
 8005424:	d510      	bpl.n	8005448 <_printf_float+0x24c>
 8005426:	ee18 3a10 	vmov	r3, s16
 800542a:	4652      	mov	r2, sl
 800542c:	4631      	mov	r1, r6
 800542e:	4628      	mov	r0, r5
 8005430:	47b8      	blx	r7
 8005432:	3001      	adds	r0, #1
 8005434:	f43f af41 	beq.w	80052ba <_printf_float+0xbe>
 8005438:	f04f 0800 	mov.w	r8, #0
 800543c:	f104 091a 	add.w	r9, r4, #26
 8005440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005442:	3b01      	subs	r3, #1
 8005444:	4543      	cmp	r3, r8
 8005446:	dc09      	bgt.n	800545c <_printf_float+0x260>
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	079b      	lsls	r3, r3, #30
 800544c:	f100 8107 	bmi.w	800565e <_printf_float+0x462>
 8005450:	68e0      	ldr	r0, [r4, #12]
 8005452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005454:	4298      	cmp	r0, r3
 8005456:	bfb8      	it	lt
 8005458:	4618      	movlt	r0, r3
 800545a:	e730      	b.n	80052be <_printf_float+0xc2>
 800545c:	2301      	movs	r3, #1
 800545e:	464a      	mov	r2, r9
 8005460:	4631      	mov	r1, r6
 8005462:	4628      	mov	r0, r5
 8005464:	47b8      	blx	r7
 8005466:	3001      	adds	r0, #1
 8005468:	f43f af27 	beq.w	80052ba <_printf_float+0xbe>
 800546c:	f108 0801 	add.w	r8, r8, #1
 8005470:	e7e6      	b.n	8005440 <_printf_float+0x244>
 8005472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005474:	2b00      	cmp	r3, #0
 8005476:	dc39      	bgt.n	80054ec <_printf_float+0x2f0>
 8005478:	4a1b      	ldr	r2, [pc, #108]	; (80054e8 <_printf_float+0x2ec>)
 800547a:	2301      	movs	r3, #1
 800547c:	4631      	mov	r1, r6
 800547e:	4628      	mov	r0, r5
 8005480:	47b8      	blx	r7
 8005482:	3001      	adds	r0, #1
 8005484:	f43f af19 	beq.w	80052ba <_printf_float+0xbe>
 8005488:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800548c:	4313      	orrs	r3, r2
 800548e:	d102      	bne.n	8005496 <_printf_float+0x29a>
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	07d9      	lsls	r1, r3, #31
 8005494:	d5d8      	bpl.n	8005448 <_printf_float+0x24c>
 8005496:	ee18 3a10 	vmov	r3, s16
 800549a:	4652      	mov	r2, sl
 800549c:	4631      	mov	r1, r6
 800549e:	4628      	mov	r0, r5
 80054a0:	47b8      	blx	r7
 80054a2:	3001      	adds	r0, #1
 80054a4:	f43f af09 	beq.w	80052ba <_printf_float+0xbe>
 80054a8:	f04f 0900 	mov.w	r9, #0
 80054ac:	f104 0a1a 	add.w	sl, r4, #26
 80054b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054b2:	425b      	negs	r3, r3
 80054b4:	454b      	cmp	r3, r9
 80054b6:	dc01      	bgt.n	80054bc <_printf_float+0x2c0>
 80054b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054ba:	e792      	b.n	80053e2 <_printf_float+0x1e6>
 80054bc:	2301      	movs	r3, #1
 80054be:	4652      	mov	r2, sl
 80054c0:	4631      	mov	r1, r6
 80054c2:	4628      	mov	r0, r5
 80054c4:	47b8      	blx	r7
 80054c6:	3001      	adds	r0, #1
 80054c8:	f43f aef7 	beq.w	80052ba <_printf_float+0xbe>
 80054cc:	f109 0901 	add.w	r9, r9, #1
 80054d0:	e7ee      	b.n	80054b0 <_printf_float+0x2b4>
 80054d2:	bf00      	nop
 80054d4:	7fefffff 	.word	0x7fefffff
 80054d8:	080081f0 	.word	0x080081f0
 80054dc:	080081f4 	.word	0x080081f4
 80054e0:	080081f8 	.word	0x080081f8
 80054e4:	080081fc 	.word	0x080081fc
 80054e8:	08008200 	.word	0x08008200
 80054ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054f0:	429a      	cmp	r2, r3
 80054f2:	bfa8      	it	ge
 80054f4:	461a      	movge	r2, r3
 80054f6:	2a00      	cmp	r2, #0
 80054f8:	4691      	mov	r9, r2
 80054fa:	dc37      	bgt.n	800556c <_printf_float+0x370>
 80054fc:	f04f 0b00 	mov.w	fp, #0
 8005500:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005504:	f104 021a 	add.w	r2, r4, #26
 8005508:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800550a:	9305      	str	r3, [sp, #20]
 800550c:	eba3 0309 	sub.w	r3, r3, r9
 8005510:	455b      	cmp	r3, fp
 8005512:	dc33      	bgt.n	800557c <_printf_float+0x380>
 8005514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005518:	429a      	cmp	r2, r3
 800551a:	db3b      	blt.n	8005594 <_printf_float+0x398>
 800551c:	6823      	ldr	r3, [r4, #0]
 800551e:	07da      	lsls	r2, r3, #31
 8005520:	d438      	bmi.n	8005594 <_printf_float+0x398>
 8005522:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005526:	eba2 0903 	sub.w	r9, r2, r3
 800552a:	9b05      	ldr	r3, [sp, #20]
 800552c:	1ad2      	subs	r2, r2, r3
 800552e:	4591      	cmp	r9, r2
 8005530:	bfa8      	it	ge
 8005532:	4691      	movge	r9, r2
 8005534:	f1b9 0f00 	cmp.w	r9, #0
 8005538:	dc35      	bgt.n	80055a6 <_printf_float+0x3aa>
 800553a:	f04f 0800 	mov.w	r8, #0
 800553e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005542:	f104 0a1a 	add.w	sl, r4, #26
 8005546:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800554a:	1a9b      	subs	r3, r3, r2
 800554c:	eba3 0309 	sub.w	r3, r3, r9
 8005550:	4543      	cmp	r3, r8
 8005552:	f77f af79 	ble.w	8005448 <_printf_float+0x24c>
 8005556:	2301      	movs	r3, #1
 8005558:	4652      	mov	r2, sl
 800555a:	4631      	mov	r1, r6
 800555c:	4628      	mov	r0, r5
 800555e:	47b8      	blx	r7
 8005560:	3001      	adds	r0, #1
 8005562:	f43f aeaa 	beq.w	80052ba <_printf_float+0xbe>
 8005566:	f108 0801 	add.w	r8, r8, #1
 800556a:	e7ec      	b.n	8005546 <_printf_float+0x34a>
 800556c:	4613      	mov	r3, r2
 800556e:	4631      	mov	r1, r6
 8005570:	4642      	mov	r2, r8
 8005572:	4628      	mov	r0, r5
 8005574:	47b8      	blx	r7
 8005576:	3001      	adds	r0, #1
 8005578:	d1c0      	bne.n	80054fc <_printf_float+0x300>
 800557a:	e69e      	b.n	80052ba <_printf_float+0xbe>
 800557c:	2301      	movs	r3, #1
 800557e:	4631      	mov	r1, r6
 8005580:	4628      	mov	r0, r5
 8005582:	9205      	str	r2, [sp, #20]
 8005584:	47b8      	blx	r7
 8005586:	3001      	adds	r0, #1
 8005588:	f43f ae97 	beq.w	80052ba <_printf_float+0xbe>
 800558c:	9a05      	ldr	r2, [sp, #20]
 800558e:	f10b 0b01 	add.w	fp, fp, #1
 8005592:	e7b9      	b.n	8005508 <_printf_float+0x30c>
 8005594:	ee18 3a10 	vmov	r3, s16
 8005598:	4652      	mov	r2, sl
 800559a:	4631      	mov	r1, r6
 800559c:	4628      	mov	r0, r5
 800559e:	47b8      	blx	r7
 80055a0:	3001      	adds	r0, #1
 80055a2:	d1be      	bne.n	8005522 <_printf_float+0x326>
 80055a4:	e689      	b.n	80052ba <_printf_float+0xbe>
 80055a6:	9a05      	ldr	r2, [sp, #20]
 80055a8:	464b      	mov	r3, r9
 80055aa:	4442      	add	r2, r8
 80055ac:	4631      	mov	r1, r6
 80055ae:	4628      	mov	r0, r5
 80055b0:	47b8      	blx	r7
 80055b2:	3001      	adds	r0, #1
 80055b4:	d1c1      	bne.n	800553a <_printf_float+0x33e>
 80055b6:	e680      	b.n	80052ba <_printf_float+0xbe>
 80055b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055ba:	2a01      	cmp	r2, #1
 80055bc:	dc01      	bgt.n	80055c2 <_printf_float+0x3c6>
 80055be:	07db      	lsls	r3, r3, #31
 80055c0:	d53a      	bpl.n	8005638 <_printf_float+0x43c>
 80055c2:	2301      	movs	r3, #1
 80055c4:	4642      	mov	r2, r8
 80055c6:	4631      	mov	r1, r6
 80055c8:	4628      	mov	r0, r5
 80055ca:	47b8      	blx	r7
 80055cc:	3001      	adds	r0, #1
 80055ce:	f43f ae74 	beq.w	80052ba <_printf_float+0xbe>
 80055d2:	ee18 3a10 	vmov	r3, s16
 80055d6:	4652      	mov	r2, sl
 80055d8:	4631      	mov	r1, r6
 80055da:	4628      	mov	r0, r5
 80055dc:	47b8      	blx	r7
 80055de:	3001      	adds	r0, #1
 80055e0:	f43f ae6b 	beq.w	80052ba <_printf_float+0xbe>
 80055e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80055e8:	2200      	movs	r2, #0
 80055ea:	2300      	movs	r3, #0
 80055ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80055f0:	f7fb fa8a 	bl	8000b08 <__aeabi_dcmpeq>
 80055f4:	b9d8      	cbnz	r0, 800562e <_printf_float+0x432>
 80055f6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80055fa:	f108 0201 	add.w	r2, r8, #1
 80055fe:	4631      	mov	r1, r6
 8005600:	4628      	mov	r0, r5
 8005602:	47b8      	blx	r7
 8005604:	3001      	adds	r0, #1
 8005606:	d10e      	bne.n	8005626 <_printf_float+0x42a>
 8005608:	e657      	b.n	80052ba <_printf_float+0xbe>
 800560a:	2301      	movs	r3, #1
 800560c:	4652      	mov	r2, sl
 800560e:	4631      	mov	r1, r6
 8005610:	4628      	mov	r0, r5
 8005612:	47b8      	blx	r7
 8005614:	3001      	adds	r0, #1
 8005616:	f43f ae50 	beq.w	80052ba <_printf_float+0xbe>
 800561a:	f108 0801 	add.w	r8, r8, #1
 800561e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005620:	3b01      	subs	r3, #1
 8005622:	4543      	cmp	r3, r8
 8005624:	dcf1      	bgt.n	800560a <_printf_float+0x40e>
 8005626:	464b      	mov	r3, r9
 8005628:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800562c:	e6da      	b.n	80053e4 <_printf_float+0x1e8>
 800562e:	f04f 0800 	mov.w	r8, #0
 8005632:	f104 0a1a 	add.w	sl, r4, #26
 8005636:	e7f2      	b.n	800561e <_printf_float+0x422>
 8005638:	2301      	movs	r3, #1
 800563a:	4642      	mov	r2, r8
 800563c:	e7df      	b.n	80055fe <_printf_float+0x402>
 800563e:	2301      	movs	r3, #1
 8005640:	464a      	mov	r2, r9
 8005642:	4631      	mov	r1, r6
 8005644:	4628      	mov	r0, r5
 8005646:	47b8      	blx	r7
 8005648:	3001      	adds	r0, #1
 800564a:	f43f ae36 	beq.w	80052ba <_printf_float+0xbe>
 800564e:	f108 0801 	add.w	r8, r8, #1
 8005652:	68e3      	ldr	r3, [r4, #12]
 8005654:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005656:	1a5b      	subs	r3, r3, r1
 8005658:	4543      	cmp	r3, r8
 800565a:	dcf0      	bgt.n	800563e <_printf_float+0x442>
 800565c:	e6f8      	b.n	8005450 <_printf_float+0x254>
 800565e:	f04f 0800 	mov.w	r8, #0
 8005662:	f104 0919 	add.w	r9, r4, #25
 8005666:	e7f4      	b.n	8005652 <_printf_float+0x456>

08005668 <_printf_common>:
 8005668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800566c:	4616      	mov	r6, r2
 800566e:	4699      	mov	r9, r3
 8005670:	688a      	ldr	r2, [r1, #8]
 8005672:	690b      	ldr	r3, [r1, #16]
 8005674:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005678:	4293      	cmp	r3, r2
 800567a:	bfb8      	it	lt
 800567c:	4613      	movlt	r3, r2
 800567e:	6033      	str	r3, [r6, #0]
 8005680:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005684:	4607      	mov	r7, r0
 8005686:	460c      	mov	r4, r1
 8005688:	b10a      	cbz	r2, 800568e <_printf_common+0x26>
 800568a:	3301      	adds	r3, #1
 800568c:	6033      	str	r3, [r6, #0]
 800568e:	6823      	ldr	r3, [r4, #0]
 8005690:	0699      	lsls	r1, r3, #26
 8005692:	bf42      	ittt	mi
 8005694:	6833      	ldrmi	r3, [r6, #0]
 8005696:	3302      	addmi	r3, #2
 8005698:	6033      	strmi	r3, [r6, #0]
 800569a:	6825      	ldr	r5, [r4, #0]
 800569c:	f015 0506 	ands.w	r5, r5, #6
 80056a0:	d106      	bne.n	80056b0 <_printf_common+0x48>
 80056a2:	f104 0a19 	add.w	sl, r4, #25
 80056a6:	68e3      	ldr	r3, [r4, #12]
 80056a8:	6832      	ldr	r2, [r6, #0]
 80056aa:	1a9b      	subs	r3, r3, r2
 80056ac:	42ab      	cmp	r3, r5
 80056ae:	dc26      	bgt.n	80056fe <_printf_common+0x96>
 80056b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056b4:	1e13      	subs	r3, r2, #0
 80056b6:	6822      	ldr	r2, [r4, #0]
 80056b8:	bf18      	it	ne
 80056ba:	2301      	movne	r3, #1
 80056bc:	0692      	lsls	r2, r2, #26
 80056be:	d42b      	bmi.n	8005718 <_printf_common+0xb0>
 80056c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056c4:	4649      	mov	r1, r9
 80056c6:	4638      	mov	r0, r7
 80056c8:	47c0      	blx	r8
 80056ca:	3001      	adds	r0, #1
 80056cc:	d01e      	beq.n	800570c <_printf_common+0xa4>
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	6922      	ldr	r2, [r4, #16]
 80056d2:	f003 0306 	and.w	r3, r3, #6
 80056d6:	2b04      	cmp	r3, #4
 80056d8:	bf02      	ittt	eq
 80056da:	68e5      	ldreq	r5, [r4, #12]
 80056dc:	6833      	ldreq	r3, [r6, #0]
 80056de:	1aed      	subeq	r5, r5, r3
 80056e0:	68a3      	ldr	r3, [r4, #8]
 80056e2:	bf0c      	ite	eq
 80056e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056e8:	2500      	movne	r5, #0
 80056ea:	4293      	cmp	r3, r2
 80056ec:	bfc4      	itt	gt
 80056ee:	1a9b      	subgt	r3, r3, r2
 80056f0:	18ed      	addgt	r5, r5, r3
 80056f2:	2600      	movs	r6, #0
 80056f4:	341a      	adds	r4, #26
 80056f6:	42b5      	cmp	r5, r6
 80056f8:	d11a      	bne.n	8005730 <_printf_common+0xc8>
 80056fa:	2000      	movs	r0, #0
 80056fc:	e008      	b.n	8005710 <_printf_common+0xa8>
 80056fe:	2301      	movs	r3, #1
 8005700:	4652      	mov	r2, sl
 8005702:	4649      	mov	r1, r9
 8005704:	4638      	mov	r0, r7
 8005706:	47c0      	blx	r8
 8005708:	3001      	adds	r0, #1
 800570a:	d103      	bne.n	8005714 <_printf_common+0xac>
 800570c:	f04f 30ff 	mov.w	r0, #4294967295
 8005710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005714:	3501      	adds	r5, #1
 8005716:	e7c6      	b.n	80056a6 <_printf_common+0x3e>
 8005718:	18e1      	adds	r1, r4, r3
 800571a:	1c5a      	adds	r2, r3, #1
 800571c:	2030      	movs	r0, #48	; 0x30
 800571e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005722:	4422      	add	r2, r4
 8005724:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005728:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800572c:	3302      	adds	r3, #2
 800572e:	e7c7      	b.n	80056c0 <_printf_common+0x58>
 8005730:	2301      	movs	r3, #1
 8005732:	4622      	mov	r2, r4
 8005734:	4649      	mov	r1, r9
 8005736:	4638      	mov	r0, r7
 8005738:	47c0      	blx	r8
 800573a:	3001      	adds	r0, #1
 800573c:	d0e6      	beq.n	800570c <_printf_common+0xa4>
 800573e:	3601      	adds	r6, #1
 8005740:	e7d9      	b.n	80056f6 <_printf_common+0x8e>
	...

08005744 <_printf_i>:
 8005744:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005748:	7e0f      	ldrb	r7, [r1, #24]
 800574a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800574c:	2f78      	cmp	r7, #120	; 0x78
 800574e:	4691      	mov	r9, r2
 8005750:	4680      	mov	r8, r0
 8005752:	460c      	mov	r4, r1
 8005754:	469a      	mov	sl, r3
 8005756:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800575a:	d807      	bhi.n	800576c <_printf_i+0x28>
 800575c:	2f62      	cmp	r7, #98	; 0x62
 800575e:	d80a      	bhi.n	8005776 <_printf_i+0x32>
 8005760:	2f00      	cmp	r7, #0
 8005762:	f000 80d4 	beq.w	800590e <_printf_i+0x1ca>
 8005766:	2f58      	cmp	r7, #88	; 0x58
 8005768:	f000 80c0 	beq.w	80058ec <_printf_i+0x1a8>
 800576c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005770:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005774:	e03a      	b.n	80057ec <_printf_i+0xa8>
 8005776:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800577a:	2b15      	cmp	r3, #21
 800577c:	d8f6      	bhi.n	800576c <_printf_i+0x28>
 800577e:	a101      	add	r1, pc, #4	; (adr r1, 8005784 <_printf_i+0x40>)
 8005780:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005784:	080057dd 	.word	0x080057dd
 8005788:	080057f1 	.word	0x080057f1
 800578c:	0800576d 	.word	0x0800576d
 8005790:	0800576d 	.word	0x0800576d
 8005794:	0800576d 	.word	0x0800576d
 8005798:	0800576d 	.word	0x0800576d
 800579c:	080057f1 	.word	0x080057f1
 80057a0:	0800576d 	.word	0x0800576d
 80057a4:	0800576d 	.word	0x0800576d
 80057a8:	0800576d 	.word	0x0800576d
 80057ac:	0800576d 	.word	0x0800576d
 80057b0:	080058f5 	.word	0x080058f5
 80057b4:	0800581d 	.word	0x0800581d
 80057b8:	080058af 	.word	0x080058af
 80057bc:	0800576d 	.word	0x0800576d
 80057c0:	0800576d 	.word	0x0800576d
 80057c4:	08005917 	.word	0x08005917
 80057c8:	0800576d 	.word	0x0800576d
 80057cc:	0800581d 	.word	0x0800581d
 80057d0:	0800576d 	.word	0x0800576d
 80057d4:	0800576d 	.word	0x0800576d
 80057d8:	080058b7 	.word	0x080058b7
 80057dc:	682b      	ldr	r3, [r5, #0]
 80057de:	1d1a      	adds	r2, r3, #4
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	602a      	str	r2, [r5, #0]
 80057e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057ec:	2301      	movs	r3, #1
 80057ee:	e09f      	b.n	8005930 <_printf_i+0x1ec>
 80057f0:	6820      	ldr	r0, [r4, #0]
 80057f2:	682b      	ldr	r3, [r5, #0]
 80057f4:	0607      	lsls	r7, r0, #24
 80057f6:	f103 0104 	add.w	r1, r3, #4
 80057fa:	6029      	str	r1, [r5, #0]
 80057fc:	d501      	bpl.n	8005802 <_printf_i+0xbe>
 80057fe:	681e      	ldr	r6, [r3, #0]
 8005800:	e003      	b.n	800580a <_printf_i+0xc6>
 8005802:	0646      	lsls	r6, r0, #25
 8005804:	d5fb      	bpl.n	80057fe <_printf_i+0xba>
 8005806:	f9b3 6000 	ldrsh.w	r6, [r3]
 800580a:	2e00      	cmp	r6, #0
 800580c:	da03      	bge.n	8005816 <_printf_i+0xd2>
 800580e:	232d      	movs	r3, #45	; 0x2d
 8005810:	4276      	negs	r6, r6
 8005812:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005816:	485a      	ldr	r0, [pc, #360]	; (8005980 <_printf_i+0x23c>)
 8005818:	230a      	movs	r3, #10
 800581a:	e012      	b.n	8005842 <_printf_i+0xfe>
 800581c:	682b      	ldr	r3, [r5, #0]
 800581e:	6820      	ldr	r0, [r4, #0]
 8005820:	1d19      	adds	r1, r3, #4
 8005822:	6029      	str	r1, [r5, #0]
 8005824:	0605      	lsls	r5, r0, #24
 8005826:	d501      	bpl.n	800582c <_printf_i+0xe8>
 8005828:	681e      	ldr	r6, [r3, #0]
 800582a:	e002      	b.n	8005832 <_printf_i+0xee>
 800582c:	0641      	lsls	r1, r0, #25
 800582e:	d5fb      	bpl.n	8005828 <_printf_i+0xe4>
 8005830:	881e      	ldrh	r6, [r3, #0]
 8005832:	4853      	ldr	r0, [pc, #332]	; (8005980 <_printf_i+0x23c>)
 8005834:	2f6f      	cmp	r7, #111	; 0x6f
 8005836:	bf0c      	ite	eq
 8005838:	2308      	moveq	r3, #8
 800583a:	230a      	movne	r3, #10
 800583c:	2100      	movs	r1, #0
 800583e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005842:	6865      	ldr	r5, [r4, #4]
 8005844:	60a5      	str	r5, [r4, #8]
 8005846:	2d00      	cmp	r5, #0
 8005848:	bfa2      	ittt	ge
 800584a:	6821      	ldrge	r1, [r4, #0]
 800584c:	f021 0104 	bicge.w	r1, r1, #4
 8005850:	6021      	strge	r1, [r4, #0]
 8005852:	b90e      	cbnz	r6, 8005858 <_printf_i+0x114>
 8005854:	2d00      	cmp	r5, #0
 8005856:	d04b      	beq.n	80058f0 <_printf_i+0x1ac>
 8005858:	4615      	mov	r5, r2
 800585a:	fbb6 f1f3 	udiv	r1, r6, r3
 800585e:	fb03 6711 	mls	r7, r3, r1, r6
 8005862:	5dc7      	ldrb	r7, [r0, r7]
 8005864:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005868:	4637      	mov	r7, r6
 800586a:	42bb      	cmp	r3, r7
 800586c:	460e      	mov	r6, r1
 800586e:	d9f4      	bls.n	800585a <_printf_i+0x116>
 8005870:	2b08      	cmp	r3, #8
 8005872:	d10b      	bne.n	800588c <_printf_i+0x148>
 8005874:	6823      	ldr	r3, [r4, #0]
 8005876:	07de      	lsls	r6, r3, #31
 8005878:	d508      	bpl.n	800588c <_printf_i+0x148>
 800587a:	6923      	ldr	r3, [r4, #16]
 800587c:	6861      	ldr	r1, [r4, #4]
 800587e:	4299      	cmp	r1, r3
 8005880:	bfde      	ittt	le
 8005882:	2330      	movle	r3, #48	; 0x30
 8005884:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005888:	f105 35ff 	addle.w	r5, r5, #4294967295
 800588c:	1b52      	subs	r2, r2, r5
 800588e:	6122      	str	r2, [r4, #16]
 8005890:	f8cd a000 	str.w	sl, [sp]
 8005894:	464b      	mov	r3, r9
 8005896:	aa03      	add	r2, sp, #12
 8005898:	4621      	mov	r1, r4
 800589a:	4640      	mov	r0, r8
 800589c:	f7ff fee4 	bl	8005668 <_printf_common>
 80058a0:	3001      	adds	r0, #1
 80058a2:	d14a      	bne.n	800593a <_printf_i+0x1f6>
 80058a4:	f04f 30ff 	mov.w	r0, #4294967295
 80058a8:	b004      	add	sp, #16
 80058aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	f043 0320 	orr.w	r3, r3, #32
 80058b4:	6023      	str	r3, [r4, #0]
 80058b6:	4833      	ldr	r0, [pc, #204]	; (8005984 <_printf_i+0x240>)
 80058b8:	2778      	movs	r7, #120	; 0x78
 80058ba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80058be:	6823      	ldr	r3, [r4, #0]
 80058c0:	6829      	ldr	r1, [r5, #0]
 80058c2:	061f      	lsls	r7, r3, #24
 80058c4:	f851 6b04 	ldr.w	r6, [r1], #4
 80058c8:	d402      	bmi.n	80058d0 <_printf_i+0x18c>
 80058ca:	065f      	lsls	r7, r3, #25
 80058cc:	bf48      	it	mi
 80058ce:	b2b6      	uxthmi	r6, r6
 80058d0:	07df      	lsls	r7, r3, #31
 80058d2:	bf48      	it	mi
 80058d4:	f043 0320 	orrmi.w	r3, r3, #32
 80058d8:	6029      	str	r1, [r5, #0]
 80058da:	bf48      	it	mi
 80058dc:	6023      	strmi	r3, [r4, #0]
 80058de:	b91e      	cbnz	r6, 80058e8 <_printf_i+0x1a4>
 80058e0:	6823      	ldr	r3, [r4, #0]
 80058e2:	f023 0320 	bic.w	r3, r3, #32
 80058e6:	6023      	str	r3, [r4, #0]
 80058e8:	2310      	movs	r3, #16
 80058ea:	e7a7      	b.n	800583c <_printf_i+0xf8>
 80058ec:	4824      	ldr	r0, [pc, #144]	; (8005980 <_printf_i+0x23c>)
 80058ee:	e7e4      	b.n	80058ba <_printf_i+0x176>
 80058f0:	4615      	mov	r5, r2
 80058f2:	e7bd      	b.n	8005870 <_printf_i+0x12c>
 80058f4:	682b      	ldr	r3, [r5, #0]
 80058f6:	6826      	ldr	r6, [r4, #0]
 80058f8:	6961      	ldr	r1, [r4, #20]
 80058fa:	1d18      	adds	r0, r3, #4
 80058fc:	6028      	str	r0, [r5, #0]
 80058fe:	0635      	lsls	r5, r6, #24
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	d501      	bpl.n	8005908 <_printf_i+0x1c4>
 8005904:	6019      	str	r1, [r3, #0]
 8005906:	e002      	b.n	800590e <_printf_i+0x1ca>
 8005908:	0670      	lsls	r0, r6, #25
 800590a:	d5fb      	bpl.n	8005904 <_printf_i+0x1c0>
 800590c:	8019      	strh	r1, [r3, #0]
 800590e:	2300      	movs	r3, #0
 8005910:	6123      	str	r3, [r4, #16]
 8005912:	4615      	mov	r5, r2
 8005914:	e7bc      	b.n	8005890 <_printf_i+0x14c>
 8005916:	682b      	ldr	r3, [r5, #0]
 8005918:	1d1a      	adds	r2, r3, #4
 800591a:	602a      	str	r2, [r5, #0]
 800591c:	681d      	ldr	r5, [r3, #0]
 800591e:	6862      	ldr	r2, [r4, #4]
 8005920:	2100      	movs	r1, #0
 8005922:	4628      	mov	r0, r5
 8005924:	f7fa fc74 	bl	8000210 <memchr>
 8005928:	b108      	cbz	r0, 800592e <_printf_i+0x1ea>
 800592a:	1b40      	subs	r0, r0, r5
 800592c:	6060      	str	r0, [r4, #4]
 800592e:	6863      	ldr	r3, [r4, #4]
 8005930:	6123      	str	r3, [r4, #16]
 8005932:	2300      	movs	r3, #0
 8005934:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005938:	e7aa      	b.n	8005890 <_printf_i+0x14c>
 800593a:	6923      	ldr	r3, [r4, #16]
 800593c:	462a      	mov	r2, r5
 800593e:	4649      	mov	r1, r9
 8005940:	4640      	mov	r0, r8
 8005942:	47d0      	blx	sl
 8005944:	3001      	adds	r0, #1
 8005946:	d0ad      	beq.n	80058a4 <_printf_i+0x160>
 8005948:	6823      	ldr	r3, [r4, #0]
 800594a:	079b      	lsls	r3, r3, #30
 800594c:	d413      	bmi.n	8005976 <_printf_i+0x232>
 800594e:	68e0      	ldr	r0, [r4, #12]
 8005950:	9b03      	ldr	r3, [sp, #12]
 8005952:	4298      	cmp	r0, r3
 8005954:	bfb8      	it	lt
 8005956:	4618      	movlt	r0, r3
 8005958:	e7a6      	b.n	80058a8 <_printf_i+0x164>
 800595a:	2301      	movs	r3, #1
 800595c:	4632      	mov	r2, r6
 800595e:	4649      	mov	r1, r9
 8005960:	4640      	mov	r0, r8
 8005962:	47d0      	blx	sl
 8005964:	3001      	adds	r0, #1
 8005966:	d09d      	beq.n	80058a4 <_printf_i+0x160>
 8005968:	3501      	adds	r5, #1
 800596a:	68e3      	ldr	r3, [r4, #12]
 800596c:	9903      	ldr	r1, [sp, #12]
 800596e:	1a5b      	subs	r3, r3, r1
 8005970:	42ab      	cmp	r3, r5
 8005972:	dcf2      	bgt.n	800595a <_printf_i+0x216>
 8005974:	e7eb      	b.n	800594e <_printf_i+0x20a>
 8005976:	2500      	movs	r5, #0
 8005978:	f104 0619 	add.w	r6, r4, #25
 800597c:	e7f5      	b.n	800596a <_printf_i+0x226>
 800597e:	bf00      	nop
 8005980:	08008202 	.word	0x08008202
 8005984:	08008213 	.word	0x08008213

08005988 <std>:
 8005988:	2300      	movs	r3, #0
 800598a:	b510      	push	{r4, lr}
 800598c:	4604      	mov	r4, r0
 800598e:	e9c0 3300 	strd	r3, r3, [r0]
 8005992:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005996:	6083      	str	r3, [r0, #8]
 8005998:	8181      	strh	r1, [r0, #12]
 800599a:	6643      	str	r3, [r0, #100]	; 0x64
 800599c:	81c2      	strh	r2, [r0, #14]
 800599e:	6183      	str	r3, [r0, #24]
 80059a0:	4619      	mov	r1, r3
 80059a2:	2208      	movs	r2, #8
 80059a4:	305c      	adds	r0, #92	; 0x5c
 80059a6:	f000 f9dc 	bl	8005d62 <memset>
 80059aa:	4b0d      	ldr	r3, [pc, #52]	; (80059e0 <std+0x58>)
 80059ac:	6263      	str	r3, [r4, #36]	; 0x24
 80059ae:	4b0d      	ldr	r3, [pc, #52]	; (80059e4 <std+0x5c>)
 80059b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80059b2:	4b0d      	ldr	r3, [pc, #52]	; (80059e8 <std+0x60>)
 80059b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80059b6:	4b0d      	ldr	r3, [pc, #52]	; (80059ec <std+0x64>)
 80059b8:	6323      	str	r3, [r4, #48]	; 0x30
 80059ba:	4b0d      	ldr	r3, [pc, #52]	; (80059f0 <std+0x68>)
 80059bc:	6224      	str	r4, [r4, #32]
 80059be:	429c      	cmp	r4, r3
 80059c0:	d006      	beq.n	80059d0 <std+0x48>
 80059c2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80059c6:	4294      	cmp	r4, r2
 80059c8:	d002      	beq.n	80059d0 <std+0x48>
 80059ca:	33d0      	adds	r3, #208	; 0xd0
 80059cc:	429c      	cmp	r4, r3
 80059ce:	d105      	bne.n	80059dc <std+0x54>
 80059d0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80059d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059d8:	f000 ba40 	b.w	8005e5c <__retarget_lock_init_recursive>
 80059dc:	bd10      	pop	{r4, pc}
 80059de:	bf00      	nop
 80059e0:	08005cdd 	.word	0x08005cdd
 80059e4:	08005cff 	.word	0x08005cff
 80059e8:	08005d37 	.word	0x08005d37
 80059ec:	08005d5b 	.word	0x08005d5b
 80059f0:	20000378 	.word	0x20000378

080059f4 <stdio_exit_handler>:
 80059f4:	4a02      	ldr	r2, [pc, #8]	; (8005a00 <stdio_exit_handler+0xc>)
 80059f6:	4903      	ldr	r1, [pc, #12]	; (8005a04 <stdio_exit_handler+0x10>)
 80059f8:	4803      	ldr	r0, [pc, #12]	; (8005a08 <stdio_exit_handler+0x14>)
 80059fa:	f000 b869 	b.w	8005ad0 <_fwalk_sglue>
 80059fe:	bf00      	nop
 8005a00:	20000040 	.word	0x20000040
 8005a04:	08007a99 	.word	0x08007a99
 8005a08:	2000004c 	.word	0x2000004c

08005a0c <cleanup_stdio>:
 8005a0c:	6841      	ldr	r1, [r0, #4]
 8005a0e:	4b0c      	ldr	r3, [pc, #48]	; (8005a40 <cleanup_stdio+0x34>)
 8005a10:	4299      	cmp	r1, r3
 8005a12:	b510      	push	{r4, lr}
 8005a14:	4604      	mov	r4, r0
 8005a16:	d001      	beq.n	8005a1c <cleanup_stdio+0x10>
 8005a18:	f002 f83e 	bl	8007a98 <_fflush_r>
 8005a1c:	68a1      	ldr	r1, [r4, #8]
 8005a1e:	4b09      	ldr	r3, [pc, #36]	; (8005a44 <cleanup_stdio+0x38>)
 8005a20:	4299      	cmp	r1, r3
 8005a22:	d002      	beq.n	8005a2a <cleanup_stdio+0x1e>
 8005a24:	4620      	mov	r0, r4
 8005a26:	f002 f837 	bl	8007a98 <_fflush_r>
 8005a2a:	68e1      	ldr	r1, [r4, #12]
 8005a2c:	4b06      	ldr	r3, [pc, #24]	; (8005a48 <cleanup_stdio+0x3c>)
 8005a2e:	4299      	cmp	r1, r3
 8005a30:	d004      	beq.n	8005a3c <cleanup_stdio+0x30>
 8005a32:	4620      	mov	r0, r4
 8005a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a38:	f002 b82e 	b.w	8007a98 <_fflush_r>
 8005a3c:	bd10      	pop	{r4, pc}
 8005a3e:	bf00      	nop
 8005a40:	20000378 	.word	0x20000378
 8005a44:	200003e0 	.word	0x200003e0
 8005a48:	20000448 	.word	0x20000448

08005a4c <global_stdio_init.part.0>:
 8005a4c:	b510      	push	{r4, lr}
 8005a4e:	4b0b      	ldr	r3, [pc, #44]	; (8005a7c <global_stdio_init.part.0+0x30>)
 8005a50:	4c0b      	ldr	r4, [pc, #44]	; (8005a80 <global_stdio_init.part.0+0x34>)
 8005a52:	4a0c      	ldr	r2, [pc, #48]	; (8005a84 <global_stdio_init.part.0+0x38>)
 8005a54:	601a      	str	r2, [r3, #0]
 8005a56:	4620      	mov	r0, r4
 8005a58:	2200      	movs	r2, #0
 8005a5a:	2104      	movs	r1, #4
 8005a5c:	f7ff ff94 	bl	8005988 <std>
 8005a60:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005a64:	2201      	movs	r2, #1
 8005a66:	2109      	movs	r1, #9
 8005a68:	f7ff ff8e 	bl	8005988 <std>
 8005a6c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005a70:	2202      	movs	r2, #2
 8005a72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a76:	2112      	movs	r1, #18
 8005a78:	f7ff bf86 	b.w	8005988 <std>
 8005a7c:	200004b0 	.word	0x200004b0
 8005a80:	20000378 	.word	0x20000378
 8005a84:	080059f5 	.word	0x080059f5

08005a88 <__sfp_lock_acquire>:
 8005a88:	4801      	ldr	r0, [pc, #4]	; (8005a90 <__sfp_lock_acquire+0x8>)
 8005a8a:	f000 b9e8 	b.w	8005e5e <__retarget_lock_acquire_recursive>
 8005a8e:	bf00      	nop
 8005a90:	200004b9 	.word	0x200004b9

08005a94 <__sfp_lock_release>:
 8005a94:	4801      	ldr	r0, [pc, #4]	; (8005a9c <__sfp_lock_release+0x8>)
 8005a96:	f000 b9e3 	b.w	8005e60 <__retarget_lock_release_recursive>
 8005a9a:	bf00      	nop
 8005a9c:	200004b9 	.word	0x200004b9

08005aa0 <__sinit>:
 8005aa0:	b510      	push	{r4, lr}
 8005aa2:	4604      	mov	r4, r0
 8005aa4:	f7ff fff0 	bl	8005a88 <__sfp_lock_acquire>
 8005aa8:	6a23      	ldr	r3, [r4, #32]
 8005aaa:	b11b      	cbz	r3, 8005ab4 <__sinit+0x14>
 8005aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab0:	f7ff bff0 	b.w	8005a94 <__sfp_lock_release>
 8005ab4:	4b04      	ldr	r3, [pc, #16]	; (8005ac8 <__sinit+0x28>)
 8005ab6:	6223      	str	r3, [r4, #32]
 8005ab8:	4b04      	ldr	r3, [pc, #16]	; (8005acc <__sinit+0x2c>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1f5      	bne.n	8005aac <__sinit+0xc>
 8005ac0:	f7ff ffc4 	bl	8005a4c <global_stdio_init.part.0>
 8005ac4:	e7f2      	b.n	8005aac <__sinit+0xc>
 8005ac6:	bf00      	nop
 8005ac8:	08005a0d 	.word	0x08005a0d
 8005acc:	200004b0 	.word	0x200004b0

08005ad0 <_fwalk_sglue>:
 8005ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ad4:	4607      	mov	r7, r0
 8005ad6:	4688      	mov	r8, r1
 8005ad8:	4614      	mov	r4, r2
 8005ada:	2600      	movs	r6, #0
 8005adc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ae0:	f1b9 0901 	subs.w	r9, r9, #1
 8005ae4:	d505      	bpl.n	8005af2 <_fwalk_sglue+0x22>
 8005ae6:	6824      	ldr	r4, [r4, #0]
 8005ae8:	2c00      	cmp	r4, #0
 8005aea:	d1f7      	bne.n	8005adc <_fwalk_sglue+0xc>
 8005aec:	4630      	mov	r0, r6
 8005aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005af2:	89ab      	ldrh	r3, [r5, #12]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d907      	bls.n	8005b08 <_fwalk_sglue+0x38>
 8005af8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005afc:	3301      	adds	r3, #1
 8005afe:	d003      	beq.n	8005b08 <_fwalk_sglue+0x38>
 8005b00:	4629      	mov	r1, r5
 8005b02:	4638      	mov	r0, r7
 8005b04:	47c0      	blx	r8
 8005b06:	4306      	orrs	r6, r0
 8005b08:	3568      	adds	r5, #104	; 0x68
 8005b0a:	e7e9      	b.n	8005ae0 <_fwalk_sglue+0x10>

08005b0c <iprintf>:
 8005b0c:	b40f      	push	{r0, r1, r2, r3}
 8005b0e:	b507      	push	{r0, r1, r2, lr}
 8005b10:	4906      	ldr	r1, [pc, #24]	; (8005b2c <iprintf+0x20>)
 8005b12:	ab04      	add	r3, sp, #16
 8005b14:	6808      	ldr	r0, [r1, #0]
 8005b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b1a:	6881      	ldr	r1, [r0, #8]
 8005b1c:	9301      	str	r3, [sp, #4]
 8005b1e:	f001 fe1b 	bl	8007758 <_vfiprintf_r>
 8005b22:	b003      	add	sp, #12
 8005b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b28:	b004      	add	sp, #16
 8005b2a:	4770      	bx	lr
 8005b2c:	20000098 	.word	0x20000098

08005b30 <setbuf>:
 8005b30:	fab1 f281 	clz	r2, r1
 8005b34:	0952      	lsrs	r2, r2, #5
 8005b36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b3a:	0052      	lsls	r2, r2, #1
 8005b3c:	f000 b800 	b.w	8005b40 <setvbuf>

08005b40 <setvbuf>:
 8005b40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005b44:	461d      	mov	r5, r3
 8005b46:	4b54      	ldr	r3, [pc, #336]	; (8005c98 <setvbuf+0x158>)
 8005b48:	681f      	ldr	r7, [r3, #0]
 8005b4a:	4604      	mov	r4, r0
 8005b4c:	460e      	mov	r6, r1
 8005b4e:	4690      	mov	r8, r2
 8005b50:	b127      	cbz	r7, 8005b5c <setvbuf+0x1c>
 8005b52:	6a3b      	ldr	r3, [r7, #32]
 8005b54:	b913      	cbnz	r3, 8005b5c <setvbuf+0x1c>
 8005b56:	4638      	mov	r0, r7
 8005b58:	f7ff ffa2 	bl	8005aa0 <__sinit>
 8005b5c:	f1b8 0f02 	cmp.w	r8, #2
 8005b60:	d006      	beq.n	8005b70 <setvbuf+0x30>
 8005b62:	f1b8 0f01 	cmp.w	r8, #1
 8005b66:	f200 8094 	bhi.w	8005c92 <setvbuf+0x152>
 8005b6a:	2d00      	cmp	r5, #0
 8005b6c:	f2c0 8091 	blt.w	8005c92 <setvbuf+0x152>
 8005b70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b72:	07da      	lsls	r2, r3, #31
 8005b74:	d405      	bmi.n	8005b82 <setvbuf+0x42>
 8005b76:	89a3      	ldrh	r3, [r4, #12]
 8005b78:	059b      	lsls	r3, r3, #22
 8005b7a:	d402      	bmi.n	8005b82 <setvbuf+0x42>
 8005b7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b7e:	f000 f96e 	bl	8005e5e <__retarget_lock_acquire_recursive>
 8005b82:	4621      	mov	r1, r4
 8005b84:	4638      	mov	r0, r7
 8005b86:	f001 ff87 	bl	8007a98 <_fflush_r>
 8005b8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b8c:	b141      	cbz	r1, 8005ba0 <setvbuf+0x60>
 8005b8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b92:	4299      	cmp	r1, r3
 8005b94:	d002      	beq.n	8005b9c <setvbuf+0x5c>
 8005b96:	4638      	mov	r0, r7
 8005b98:	f000 ffe0 	bl	8006b5c <_free_r>
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	6363      	str	r3, [r4, #52]	; 0x34
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	61a3      	str	r3, [r4, #24]
 8005ba4:	6063      	str	r3, [r4, #4]
 8005ba6:	89a3      	ldrh	r3, [r4, #12]
 8005ba8:	0618      	lsls	r0, r3, #24
 8005baa:	d503      	bpl.n	8005bb4 <setvbuf+0x74>
 8005bac:	6921      	ldr	r1, [r4, #16]
 8005bae:	4638      	mov	r0, r7
 8005bb0:	f000 ffd4 	bl	8006b5c <_free_r>
 8005bb4:	89a3      	ldrh	r3, [r4, #12]
 8005bb6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005bba:	f023 0303 	bic.w	r3, r3, #3
 8005bbe:	f1b8 0f02 	cmp.w	r8, #2
 8005bc2:	81a3      	strh	r3, [r4, #12]
 8005bc4:	d05f      	beq.n	8005c86 <setvbuf+0x146>
 8005bc6:	ab01      	add	r3, sp, #4
 8005bc8:	466a      	mov	r2, sp
 8005bca:	4621      	mov	r1, r4
 8005bcc:	4638      	mov	r0, r7
 8005bce:	f001 ff8b 	bl	8007ae8 <__swhatbuf_r>
 8005bd2:	89a3      	ldrh	r3, [r4, #12]
 8005bd4:	4318      	orrs	r0, r3
 8005bd6:	81a0      	strh	r0, [r4, #12]
 8005bd8:	bb2d      	cbnz	r5, 8005c26 <setvbuf+0xe6>
 8005bda:	9d00      	ldr	r5, [sp, #0]
 8005bdc:	4628      	mov	r0, r5
 8005bde:	f001 f809 	bl	8006bf4 <malloc>
 8005be2:	4606      	mov	r6, r0
 8005be4:	2800      	cmp	r0, #0
 8005be6:	d150      	bne.n	8005c8a <setvbuf+0x14a>
 8005be8:	f8dd 9000 	ldr.w	r9, [sp]
 8005bec:	45a9      	cmp	r9, r5
 8005bee:	d13e      	bne.n	8005c6e <setvbuf+0x12e>
 8005bf0:	f04f 35ff 	mov.w	r5, #4294967295
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	60a2      	str	r2, [r4, #8]
 8005bf8:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8005bfc:	6022      	str	r2, [r4, #0]
 8005bfe:	6122      	str	r2, [r4, #16]
 8005c00:	2201      	movs	r2, #1
 8005c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c06:	6162      	str	r2, [r4, #20]
 8005c08:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c0a:	f043 0302 	orr.w	r3, r3, #2
 8005c0e:	07d1      	lsls	r1, r2, #31
 8005c10:	81a3      	strh	r3, [r4, #12]
 8005c12:	d404      	bmi.n	8005c1e <setvbuf+0xde>
 8005c14:	059b      	lsls	r3, r3, #22
 8005c16:	d402      	bmi.n	8005c1e <setvbuf+0xde>
 8005c18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c1a:	f000 f921 	bl	8005e60 <__retarget_lock_release_recursive>
 8005c1e:	4628      	mov	r0, r5
 8005c20:	b003      	add	sp, #12
 8005c22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c26:	2e00      	cmp	r6, #0
 8005c28:	d0d8      	beq.n	8005bdc <setvbuf+0x9c>
 8005c2a:	6a3b      	ldr	r3, [r7, #32]
 8005c2c:	b913      	cbnz	r3, 8005c34 <setvbuf+0xf4>
 8005c2e:	4638      	mov	r0, r7
 8005c30:	f7ff ff36 	bl	8005aa0 <__sinit>
 8005c34:	f1b8 0f01 	cmp.w	r8, #1
 8005c38:	bf08      	it	eq
 8005c3a:	89a3      	ldrheq	r3, [r4, #12]
 8005c3c:	6026      	str	r6, [r4, #0]
 8005c3e:	bf04      	itt	eq
 8005c40:	f043 0301 	orreq.w	r3, r3, #1
 8005c44:	81a3      	strheq	r3, [r4, #12]
 8005c46:	89a3      	ldrh	r3, [r4, #12]
 8005c48:	f013 0208 	ands.w	r2, r3, #8
 8005c4c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005c50:	d01d      	beq.n	8005c8e <setvbuf+0x14e>
 8005c52:	07da      	lsls	r2, r3, #31
 8005c54:	bf41      	itttt	mi
 8005c56:	2200      	movmi	r2, #0
 8005c58:	426d      	negmi	r5, r5
 8005c5a:	60a2      	strmi	r2, [r4, #8]
 8005c5c:	61a5      	strmi	r5, [r4, #24]
 8005c5e:	bf58      	it	pl
 8005c60:	60a5      	strpl	r5, [r4, #8]
 8005c62:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005c64:	f015 0501 	ands.w	r5, r5, #1
 8005c68:	d0d4      	beq.n	8005c14 <setvbuf+0xd4>
 8005c6a:	2500      	movs	r5, #0
 8005c6c:	e7d7      	b.n	8005c1e <setvbuf+0xde>
 8005c6e:	4648      	mov	r0, r9
 8005c70:	f000 ffc0 	bl	8006bf4 <malloc>
 8005c74:	4606      	mov	r6, r0
 8005c76:	2800      	cmp	r0, #0
 8005c78:	d0ba      	beq.n	8005bf0 <setvbuf+0xb0>
 8005c7a:	89a3      	ldrh	r3, [r4, #12]
 8005c7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c80:	81a3      	strh	r3, [r4, #12]
 8005c82:	464d      	mov	r5, r9
 8005c84:	e7d1      	b.n	8005c2a <setvbuf+0xea>
 8005c86:	2500      	movs	r5, #0
 8005c88:	e7b4      	b.n	8005bf4 <setvbuf+0xb4>
 8005c8a:	46a9      	mov	r9, r5
 8005c8c:	e7f5      	b.n	8005c7a <setvbuf+0x13a>
 8005c8e:	60a2      	str	r2, [r4, #8]
 8005c90:	e7e7      	b.n	8005c62 <setvbuf+0x122>
 8005c92:	f04f 35ff 	mov.w	r5, #4294967295
 8005c96:	e7c2      	b.n	8005c1e <setvbuf+0xde>
 8005c98:	20000098 	.word	0x20000098

08005c9c <siprintf>:
 8005c9c:	b40e      	push	{r1, r2, r3}
 8005c9e:	b500      	push	{lr}
 8005ca0:	b09c      	sub	sp, #112	; 0x70
 8005ca2:	ab1d      	add	r3, sp, #116	; 0x74
 8005ca4:	9002      	str	r0, [sp, #8]
 8005ca6:	9006      	str	r0, [sp, #24]
 8005ca8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005cac:	4809      	ldr	r0, [pc, #36]	; (8005cd4 <siprintf+0x38>)
 8005cae:	9107      	str	r1, [sp, #28]
 8005cb0:	9104      	str	r1, [sp, #16]
 8005cb2:	4909      	ldr	r1, [pc, #36]	; (8005cd8 <siprintf+0x3c>)
 8005cb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cb8:	9105      	str	r1, [sp, #20]
 8005cba:	6800      	ldr	r0, [r0, #0]
 8005cbc:	9301      	str	r3, [sp, #4]
 8005cbe:	a902      	add	r1, sp, #8
 8005cc0:	f001 fc22 	bl	8007508 <_svfiprintf_r>
 8005cc4:	9b02      	ldr	r3, [sp, #8]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	701a      	strb	r2, [r3, #0]
 8005cca:	b01c      	add	sp, #112	; 0x70
 8005ccc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cd0:	b003      	add	sp, #12
 8005cd2:	4770      	bx	lr
 8005cd4:	20000098 	.word	0x20000098
 8005cd8:	ffff0208 	.word	0xffff0208

08005cdc <__sread>:
 8005cdc:	b510      	push	{r4, lr}
 8005cde:	460c      	mov	r4, r1
 8005ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ce4:	f000 f86c 	bl	8005dc0 <_read_r>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	bfab      	itete	ge
 8005cec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005cee:	89a3      	ldrhlt	r3, [r4, #12]
 8005cf0:	181b      	addge	r3, r3, r0
 8005cf2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005cf6:	bfac      	ite	ge
 8005cf8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005cfa:	81a3      	strhlt	r3, [r4, #12]
 8005cfc:	bd10      	pop	{r4, pc}

08005cfe <__swrite>:
 8005cfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d02:	461f      	mov	r7, r3
 8005d04:	898b      	ldrh	r3, [r1, #12]
 8005d06:	05db      	lsls	r3, r3, #23
 8005d08:	4605      	mov	r5, r0
 8005d0a:	460c      	mov	r4, r1
 8005d0c:	4616      	mov	r6, r2
 8005d0e:	d505      	bpl.n	8005d1c <__swrite+0x1e>
 8005d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d14:	2302      	movs	r3, #2
 8005d16:	2200      	movs	r2, #0
 8005d18:	f000 f840 	bl	8005d9c <_lseek_r>
 8005d1c:	89a3      	ldrh	r3, [r4, #12]
 8005d1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d26:	81a3      	strh	r3, [r4, #12]
 8005d28:	4632      	mov	r2, r6
 8005d2a:	463b      	mov	r3, r7
 8005d2c:	4628      	mov	r0, r5
 8005d2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d32:	f000 b857 	b.w	8005de4 <_write_r>

08005d36 <__sseek>:
 8005d36:	b510      	push	{r4, lr}
 8005d38:	460c      	mov	r4, r1
 8005d3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d3e:	f000 f82d 	bl	8005d9c <_lseek_r>
 8005d42:	1c43      	adds	r3, r0, #1
 8005d44:	89a3      	ldrh	r3, [r4, #12]
 8005d46:	bf15      	itete	ne
 8005d48:	6560      	strne	r0, [r4, #84]	; 0x54
 8005d4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005d4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005d52:	81a3      	strheq	r3, [r4, #12]
 8005d54:	bf18      	it	ne
 8005d56:	81a3      	strhne	r3, [r4, #12]
 8005d58:	bd10      	pop	{r4, pc}

08005d5a <__sclose>:
 8005d5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d5e:	f000 b80d 	b.w	8005d7c <_close_r>

08005d62 <memset>:
 8005d62:	4402      	add	r2, r0
 8005d64:	4603      	mov	r3, r0
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d100      	bne.n	8005d6c <memset+0xa>
 8005d6a:	4770      	bx	lr
 8005d6c:	f803 1b01 	strb.w	r1, [r3], #1
 8005d70:	e7f9      	b.n	8005d66 <memset+0x4>
	...

08005d74 <_localeconv_r>:
 8005d74:	4800      	ldr	r0, [pc, #0]	; (8005d78 <_localeconv_r+0x4>)
 8005d76:	4770      	bx	lr
 8005d78:	2000018c 	.word	0x2000018c

08005d7c <_close_r>:
 8005d7c:	b538      	push	{r3, r4, r5, lr}
 8005d7e:	4d06      	ldr	r5, [pc, #24]	; (8005d98 <_close_r+0x1c>)
 8005d80:	2300      	movs	r3, #0
 8005d82:	4604      	mov	r4, r0
 8005d84:	4608      	mov	r0, r1
 8005d86:	602b      	str	r3, [r5, #0]
 8005d88:	f7fc fa21 	bl	80021ce <_close>
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	d102      	bne.n	8005d96 <_close_r+0x1a>
 8005d90:	682b      	ldr	r3, [r5, #0]
 8005d92:	b103      	cbz	r3, 8005d96 <_close_r+0x1a>
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	bd38      	pop	{r3, r4, r5, pc}
 8005d98:	200004b4 	.word	0x200004b4

08005d9c <_lseek_r>:
 8005d9c:	b538      	push	{r3, r4, r5, lr}
 8005d9e:	4d07      	ldr	r5, [pc, #28]	; (8005dbc <_lseek_r+0x20>)
 8005da0:	4604      	mov	r4, r0
 8005da2:	4608      	mov	r0, r1
 8005da4:	4611      	mov	r1, r2
 8005da6:	2200      	movs	r2, #0
 8005da8:	602a      	str	r2, [r5, #0]
 8005daa:	461a      	mov	r2, r3
 8005dac:	f7fc fa36 	bl	800221c <_lseek>
 8005db0:	1c43      	adds	r3, r0, #1
 8005db2:	d102      	bne.n	8005dba <_lseek_r+0x1e>
 8005db4:	682b      	ldr	r3, [r5, #0]
 8005db6:	b103      	cbz	r3, 8005dba <_lseek_r+0x1e>
 8005db8:	6023      	str	r3, [r4, #0]
 8005dba:	bd38      	pop	{r3, r4, r5, pc}
 8005dbc:	200004b4 	.word	0x200004b4

08005dc0 <_read_r>:
 8005dc0:	b538      	push	{r3, r4, r5, lr}
 8005dc2:	4d07      	ldr	r5, [pc, #28]	; (8005de0 <_read_r+0x20>)
 8005dc4:	4604      	mov	r4, r0
 8005dc6:	4608      	mov	r0, r1
 8005dc8:	4611      	mov	r1, r2
 8005dca:	2200      	movs	r2, #0
 8005dcc:	602a      	str	r2, [r5, #0]
 8005dce:	461a      	mov	r2, r3
 8005dd0:	f7fc f9e0 	bl	8002194 <_read>
 8005dd4:	1c43      	adds	r3, r0, #1
 8005dd6:	d102      	bne.n	8005dde <_read_r+0x1e>
 8005dd8:	682b      	ldr	r3, [r5, #0]
 8005dda:	b103      	cbz	r3, 8005dde <_read_r+0x1e>
 8005ddc:	6023      	str	r3, [r4, #0]
 8005dde:	bd38      	pop	{r3, r4, r5, pc}
 8005de0:	200004b4 	.word	0x200004b4

08005de4 <_write_r>:
 8005de4:	b538      	push	{r3, r4, r5, lr}
 8005de6:	4d07      	ldr	r5, [pc, #28]	; (8005e04 <_write_r+0x20>)
 8005de8:	4604      	mov	r4, r0
 8005dea:	4608      	mov	r0, r1
 8005dec:	4611      	mov	r1, r2
 8005dee:	2200      	movs	r2, #0
 8005df0:	602a      	str	r2, [r5, #0]
 8005df2:	461a      	mov	r2, r3
 8005df4:	f7fb feea 	bl	8001bcc <_write>
 8005df8:	1c43      	adds	r3, r0, #1
 8005dfa:	d102      	bne.n	8005e02 <_write_r+0x1e>
 8005dfc:	682b      	ldr	r3, [r5, #0]
 8005dfe:	b103      	cbz	r3, 8005e02 <_write_r+0x1e>
 8005e00:	6023      	str	r3, [r4, #0]
 8005e02:	bd38      	pop	{r3, r4, r5, pc}
 8005e04:	200004b4 	.word	0x200004b4

08005e08 <__errno>:
 8005e08:	4b01      	ldr	r3, [pc, #4]	; (8005e10 <__errno+0x8>)
 8005e0a:	6818      	ldr	r0, [r3, #0]
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	20000098 	.word	0x20000098

08005e14 <__libc_init_array>:
 8005e14:	b570      	push	{r4, r5, r6, lr}
 8005e16:	4d0d      	ldr	r5, [pc, #52]	; (8005e4c <__libc_init_array+0x38>)
 8005e18:	4c0d      	ldr	r4, [pc, #52]	; (8005e50 <__libc_init_array+0x3c>)
 8005e1a:	1b64      	subs	r4, r4, r5
 8005e1c:	10a4      	asrs	r4, r4, #2
 8005e1e:	2600      	movs	r6, #0
 8005e20:	42a6      	cmp	r6, r4
 8005e22:	d109      	bne.n	8005e38 <__libc_init_array+0x24>
 8005e24:	4d0b      	ldr	r5, [pc, #44]	; (8005e54 <__libc_init_array+0x40>)
 8005e26:	4c0c      	ldr	r4, [pc, #48]	; (8005e58 <__libc_init_array+0x44>)
 8005e28:	f002 f898 	bl	8007f5c <_init>
 8005e2c:	1b64      	subs	r4, r4, r5
 8005e2e:	10a4      	asrs	r4, r4, #2
 8005e30:	2600      	movs	r6, #0
 8005e32:	42a6      	cmp	r6, r4
 8005e34:	d105      	bne.n	8005e42 <__libc_init_array+0x2e>
 8005e36:	bd70      	pop	{r4, r5, r6, pc}
 8005e38:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e3c:	4798      	blx	r3
 8005e3e:	3601      	adds	r6, #1
 8005e40:	e7ee      	b.n	8005e20 <__libc_init_array+0xc>
 8005e42:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e46:	4798      	blx	r3
 8005e48:	3601      	adds	r6, #1
 8005e4a:	e7f2      	b.n	8005e32 <__libc_init_array+0x1e>
 8005e4c:	0800856c 	.word	0x0800856c
 8005e50:	0800856c 	.word	0x0800856c
 8005e54:	0800856c 	.word	0x0800856c
 8005e58:	08008570 	.word	0x08008570

08005e5c <__retarget_lock_init_recursive>:
 8005e5c:	4770      	bx	lr

08005e5e <__retarget_lock_acquire_recursive>:
 8005e5e:	4770      	bx	lr

08005e60 <__retarget_lock_release_recursive>:
 8005e60:	4770      	bx	lr

08005e62 <quorem>:
 8005e62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e66:	6903      	ldr	r3, [r0, #16]
 8005e68:	690c      	ldr	r4, [r1, #16]
 8005e6a:	42a3      	cmp	r3, r4
 8005e6c:	4607      	mov	r7, r0
 8005e6e:	db7e      	blt.n	8005f6e <quorem+0x10c>
 8005e70:	3c01      	subs	r4, #1
 8005e72:	f101 0814 	add.w	r8, r1, #20
 8005e76:	f100 0514 	add.w	r5, r0, #20
 8005e7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e7e:	9301      	str	r3, [sp, #4]
 8005e80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005e90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e94:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e98:	d331      	bcc.n	8005efe <quorem+0x9c>
 8005e9a:	f04f 0e00 	mov.w	lr, #0
 8005e9e:	4640      	mov	r0, r8
 8005ea0:	46ac      	mov	ip, r5
 8005ea2:	46f2      	mov	sl, lr
 8005ea4:	f850 2b04 	ldr.w	r2, [r0], #4
 8005ea8:	b293      	uxth	r3, r2
 8005eaa:	fb06 e303 	mla	r3, r6, r3, lr
 8005eae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005eb2:	0c1a      	lsrs	r2, r3, #16
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	ebaa 0303 	sub.w	r3, sl, r3
 8005eba:	f8dc a000 	ldr.w	sl, [ip]
 8005ebe:	fa13 f38a 	uxtah	r3, r3, sl
 8005ec2:	fb06 220e 	mla	r2, r6, lr, r2
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	9b00      	ldr	r3, [sp, #0]
 8005eca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ece:	b292      	uxth	r2, r2
 8005ed0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005ed4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ed8:	f8bd 3000 	ldrh.w	r3, [sp]
 8005edc:	4581      	cmp	r9, r0
 8005ede:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ee2:	f84c 3b04 	str.w	r3, [ip], #4
 8005ee6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005eea:	d2db      	bcs.n	8005ea4 <quorem+0x42>
 8005eec:	f855 300b 	ldr.w	r3, [r5, fp]
 8005ef0:	b92b      	cbnz	r3, 8005efe <quorem+0x9c>
 8005ef2:	9b01      	ldr	r3, [sp, #4]
 8005ef4:	3b04      	subs	r3, #4
 8005ef6:	429d      	cmp	r5, r3
 8005ef8:	461a      	mov	r2, r3
 8005efa:	d32c      	bcc.n	8005f56 <quorem+0xf4>
 8005efc:	613c      	str	r4, [r7, #16]
 8005efe:	4638      	mov	r0, r7
 8005f00:	f001 f9a8 	bl	8007254 <__mcmp>
 8005f04:	2800      	cmp	r0, #0
 8005f06:	db22      	blt.n	8005f4e <quorem+0xec>
 8005f08:	3601      	adds	r6, #1
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	2000      	movs	r0, #0
 8005f0e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f12:	f8d1 c000 	ldr.w	ip, [r1]
 8005f16:	b293      	uxth	r3, r2
 8005f18:	1ac3      	subs	r3, r0, r3
 8005f1a:	0c12      	lsrs	r2, r2, #16
 8005f1c:	fa13 f38c 	uxtah	r3, r3, ip
 8005f20:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005f24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f2e:	45c1      	cmp	r9, r8
 8005f30:	f841 3b04 	str.w	r3, [r1], #4
 8005f34:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005f38:	d2e9      	bcs.n	8005f0e <quorem+0xac>
 8005f3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f42:	b922      	cbnz	r2, 8005f4e <quorem+0xec>
 8005f44:	3b04      	subs	r3, #4
 8005f46:	429d      	cmp	r5, r3
 8005f48:	461a      	mov	r2, r3
 8005f4a:	d30a      	bcc.n	8005f62 <quorem+0x100>
 8005f4c:	613c      	str	r4, [r7, #16]
 8005f4e:	4630      	mov	r0, r6
 8005f50:	b003      	add	sp, #12
 8005f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f56:	6812      	ldr	r2, [r2, #0]
 8005f58:	3b04      	subs	r3, #4
 8005f5a:	2a00      	cmp	r2, #0
 8005f5c:	d1ce      	bne.n	8005efc <quorem+0x9a>
 8005f5e:	3c01      	subs	r4, #1
 8005f60:	e7c9      	b.n	8005ef6 <quorem+0x94>
 8005f62:	6812      	ldr	r2, [r2, #0]
 8005f64:	3b04      	subs	r3, #4
 8005f66:	2a00      	cmp	r2, #0
 8005f68:	d1f0      	bne.n	8005f4c <quorem+0xea>
 8005f6a:	3c01      	subs	r4, #1
 8005f6c:	e7eb      	b.n	8005f46 <quorem+0xe4>
 8005f6e:	2000      	movs	r0, #0
 8005f70:	e7ee      	b.n	8005f50 <quorem+0xee>
 8005f72:	0000      	movs	r0, r0
 8005f74:	0000      	movs	r0, r0
	...

08005f78 <_dtoa_r>:
 8005f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f7c:	ed2d 8b04 	vpush	{d8-d9}
 8005f80:	69c5      	ldr	r5, [r0, #28]
 8005f82:	b093      	sub	sp, #76	; 0x4c
 8005f84:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005f88:	ec57 6b10 	vmov	r6, r7, d0
 8005f8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005f90:	9107      	str	r1, [sp, #28]
 8005f92:	4604      	mov	r4, r0
 8005f94:	920a      	str	r2, [sp, #40]	; 0x28
 8005f96:	930d      	str	r3, [sp, #52]	; 0x34
 8005f98:	b975      	cbnz	r5, 8005fb8 <_dtoa_r+0x40>
 8005f9a:	2010      	movs	r0, #16
 8005f9c:	f000 fe2a 	bl	8006bf4 <malloc>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	61e0      	str	r0, [r4, #28]
 8005fa4:	b920      	cbnz	r0, 8005fb0 <_dtoa_r+0x38>
 8005fa6:	4bae      	ldr	r3, [pc, #696]	; (8006260 <_dtoa_r+0x2e8>)
 8005fa8:	21ef      	movs	r1, #239	; 0xef
 8005faa:	48ae      	ldr	r0, [pc, #696]	; (8006264 <_dtoa_r+0x2ec>)
 8005fac:	f001 feee 	bl	8007d8c <__assert_func>
 8005fb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005fb4:	6005      	str	r5, [r0, #0]
 8005fb6:	60c5      	str	r5, [r0, #12]
 8005fb8:	69e3      	ldr	r3, [r4, #28]
 8005fba:	6819      	ldr	r1, [r3, #0]
 8005fbc:	b151      	cbz	r1, 8005fd4 <_dtoa_r+0x5c>
 8005fbe:	685a      	ldr	r2, [r3, #4]
 8005fc0:	604a      	str	r2, [r1, #4]
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	4093      	lsls	r3, r2
 8005fc6:	608b      	str	r3, [r1, #8]
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f000 ff07 	bl	8006ddc <_Bfree>
 8005fce:	69e3      	ldr	r3, [r4, #28]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	601a      	str	r2, [r3, #0]
 8005fd4:	1e3b      	subs	r3, r7, #0
 8005fd6:	bfbb      	ittet	lt
 8005fd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005fdc:	9303      	strlt	r3, [sp, #12]
 8005fde:	2300      	movge	r3, #0
 8005fe0:	2201      	movlt	r2, #1
 8005fe2:	bfac      	ite	ge
 8005fe4:	f8c8 3000 	strge.w	r3, [r8]
 8005fe8:	f8c8 2000 	strlt.w	r2, [r8]
 8005fec:	4b9e      	ldr	r3, [pc, #632]	; (8006268 <_dtoa_r+0x2f0>)
 8005fee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005ff2:	ea33 0308 	bics.w	r3, r3, r8
 8005ff6:	d11b      	bne.n	8006030 <_dtoa_r+0xb8>
 8005ff8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ffa:	f242 730f 	movw	r3, #9999	; 0x270f
 8005ffe:	6013      	str	r3, [r2, #0]
 8006000:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006004:	4333      	orrs	r3, r6
 8006006:	f000 8593 	beq.w	8006b30 <_dtoa_r+0xbb8>
 800600a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800600c:	b963      	cbnz	r3, 8006028 <_dtoa_r+0xb0>
 800600e:	4b97      	ldr	r3, [pc, #604]	; (800626c <_dtoa_r+0x2f4>)
 8006010:	e027      	b.n	8006062 <_dtoa_r+0xea>
 8006012:	4b97      	ldr	r3, [pc, #604]	; (8006270 <_dtoa_r+0x2f8>)
 8006014:	9300      	str	r3, [sp, #0]
 8006016:	3308      	adds	r3, #8
 8006018:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800601a:	6013      	str	r3, [r2, #0]
 800601c:	9800      	ldr	r0, [sp, #0]
 800601e:	b013      	add	sp, #76	; 0x4c
 8006020:	ecbd 8b04 	vpop	{d8-d9}
 8006024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006028:	4b90      	ldr	r3, [pc, #576]	; (800626c <_dtoa_r+0x2f4>)
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	3303      	adds	r3, #3
 800602e:	e7f3      	b.n	8006018 <_dtoa_r+0xa0>
 8006030:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006034:	2200      	movs	r2, #0
 8006036:	ec51 0b17 	vmov	r0, r1, d7
 800603a:	eeb0 8a47 	vmov.f32	s16, s14
 800603e:	eef0 8a67 	vmov.f32	s17, s15
 8006042:	2300      	movs	r3, #0
 8006044:	f7fa fd60 	bl	8000b08 <__aeabi_dcmpeq>
 8006048:	4681      	mov	r9, r0
 800604a:	b160      	cbz	r0, 8006066 <_dtoa_r+0xee>
 800604c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800604e:	2301      	movs	r3, #1
 8006050:	6013      	str	r3, [r2, #0]
 8006052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006054:	2b00      	cmp	r3, #0
 8006056:	f000 8568 	beq.w	8006b2a <_dtoa_r+0xbb2>
 800605a:	4b86      	ldr	r3, [pc, #536]	; (8006274 <_dtoa_r+0x2fc>)
 800605c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800605e:	6013      	str	r3, [r2, #0]
 8006060:	3b01      	subs	r3, #1
 8006062:	9300      	str	r3, [sp, #0]
 8006064:	e7da      	b.n	800601c <_dtoa_r+0xa4>
 8006066:	aa10      	add	r2, sp, #64	; 0x40
 8006068:	a911      	add	r1, sp, #68	; 0x44
 800606a:	4620      	mov	r0, r4
 800606c:	eeb0 0a48 	vmov.f32	s0, s16
 8006070:	eef0 0a68 	vmov.f32	s1, s17
 8006074:	f001 f994 	bl	80073a0 <__d2b>
 8006078:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800607c:	4682      	mov	sl, r0
 800607e:	2d00      	cmp	r5, #0
 8006080:	d07f      	beq.n	8006182 <_dtoa_r+0x20a>
 8006082:	ee18 3a90 	vmov	r3, s17
 8006086:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800608a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800608e:	ec51 0b18 	vmov	r0, r1, d8
 8006092:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006096:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800609a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800609e:	4619      	mov	r1, r3
 80060a0:	2200      	movs	r2, #0
 80060a2:	4b75      	ldr	r3, [pc, #468]	; (8006278 <_dtoa_r+0x300>)
 80060a4:	f7fa f910 	bl	80002c8 <__aeabi_dsub>
 80060a8:	a367      	add	r3, pc, #412	; (adr r3, 8006248 <_dtoa_r+0x2d0>)
 80060aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ae:	f7fa fac3 	bl	8000638 <__aeabi_dmul>
 80060b2:	a367      	add	r3, pc, #412	; (adr r3, 8006250 <_dtoa_r+0x2d8>)
 80060b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b8:	f7fa f908 	bl	80002cc <__adddf3>
 80060bc:	4606      	mov	r6, r0
 80060be:	4628      	mov	r0, r5
 80060c0:	460f      	mov	r7, r1
 80060c2:	f7fa fa4f 	bl	8000564 <__aeabi_i2d>
 80060c6:	a364      	add	r3, pc, #400	; (adr r3, 8006258 <_dtoa_r+0x2e0>)
 80060c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060cc:	f7fa fab4 	bl	8000638 <__aeabi_dmul>
 80060d0:	4602      	mov	r2, r0
 80060d2:	460b      	mov	r3, r1
 80060d4:	4630      	mov	r0, r6
 80060d6:	4639      	mov	r1, r7
 80060d8:	f7fa f8f8 	bl	80002cc <__adddf3>
 80060dc:	4606      	mov	r6, r0
 80060de:	460f      	mov	r7, r1
 80060e0:	f7fa fd5a 	bl	8000b98 <__aeabi_d2iz>
 80060e4:	2200      	movs	r2, #0
 80060e6:	4683      	mov	fp, r0
 80060e8:	2300      	movs	r3, #0
 80060ea:	4630      	mov	r0, r6
 80060ec:	4639      	mov	r1, r7
 80060ee:	f7fa fd15 	bl	8000b1c <__aeabi_dcmplt>
 80060f2:	b148      	cbz	r0, 8006108 <_dtoa_r+0x190>
 80060f4:	4658      	mov	r0, fp
 80060f6:	f7fa fa35 	bl	8000564 <__aeabi_i2d>
 80060fa:	4632      	mov	r2, r6
 80060fc:	463b      	mov	r3, r7
 80060fe:	f7fa fd03 	bl	8000b08 <__aeabi_dcmpeq>
 8006102:	b908      	cbnz	r0, 8006108 <_dtoa_r+0x190>
 8006104:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006108:	f1bb 0f16 	cmp.w	fp, #22
 800610c:	d857      	bhi.n	80061be <_dtoa_r+0x246>
 800610e:	4b5b      	ldr	r3, [pc, #364]	; (800627c <_dtoa_r+0x304>)
 8006110:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006118:	ec51 0b18 	vmov	r0, r1, d8
 800611c:	f7fa fcfe 	bl	8000b1c <__aeabi_dcmplt>
 8006120:	2800      	cmp	r0, #0
 8006122:	d04e      	beq.n	80061c2 <_dtoa_r+0x24a>
 8006124:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006128:	2300      	movs	r3, #0
 800612a:	930c      	str	r3, [sp, #48]	; 0x30
 800612c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800612e:	1b5b      	subs	r3, r3, r5
 8006130:	1e5a      	subs	r2, r3, #1
 8006132:	bf45      	ittet	mi
 8006134:	f1c3 0301 	rsbmi	r3, r3, #1
 8006138:	9305      	strmi	r3, [sp, #20]
 800613a:	2300      	movpl	r3, #0
 800613c:	2300      	movmi	r3, #0
 800613e:	9206      	str	r2, [sp, #24]
 8006140:	bf54      	ite	pl
 8006142:	9305      	strpl	r3, [sp, #20]
 8006144:	9306      	strmi	r3, [sp, #24]
 8006146:	f1bb 0f00 	cmp.w	fp, #0
 800614a:	db3c      	blt.n	80061c6 <_dtoa_r+0x24e>
 800614c:	9b06      	ldr	r3, [sp, #24]
 800614e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006152:	445b      	add	r3, fp
 8006154:	9306      	str	r3, [sp, #24]
 8006156:	2300      	movs	r3, #0
 8006158:	9308      	str	r3, [sp, #32]
 800615a:	9b07      	ldr	r3, [sp, #28]
 800615c:	2b09      	cmp	r3, #9
 800615e:	d868      	bhi.n	8006232 <_dtoa_r+0x2ba>
 8006160:	2b05      	cmp	r3, #5
 8006162:	bfc4      	itt	gt
 8006164:	3b04      	subgt	r3, #4
 8006166:	9307      	strgt	r3, [sp, #28]
 8006168:	9b07      	ldr	r3, [sp, #28]
 800616a:	f1a3 0302 	sub.w	r3, r3, #2
 800616e:	bfcc      	ite	gt
 8006170:	2500      	movgt	r5, #0
 8006172:	2501      	movle	r5, #1
 8006174:	2b03      	cmp	r3, #3
 8006176:	f200 8085 	bhi.w	8006284 <_dtoa_r+0x30c>
 800617a:	e8df f003 	tbb	[pc, r3]
 800617e:	3b2e      	.short	0x3b2e
 8006180:	5839      	.short	0x5839
 8006182:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006186:	441d      	add	r5, r3
 8006188:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800618c:	2b20      	cmp	r3, #32
 800618e:	bfc1      	itttt	gt
 8006190:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006194:	fa08 f803 	lslgt.w	r8, r8, r3
 8006198:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800619c:	fa26 f303 	lsrgt.w	r3, r6, r3
 80061a0:	bfd6      	itet	le
 80061a2:	f1c3 0320 	rsble	r3, r3, #32
 80061a6:	ea48 0003 	orrgt.w	r0, r8, r3
 80061aa:	fa06 f003 	lslle.w	r0, r6, r3
 80061ae:	f7fa f9c9 	bl	8000544 <__aeabi_ui2d>
 80061b2:	2201      	movs	r2, #1
 80061b4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80061b8:	3d01      	subs	r5, #1
 80061ba:	920e      	str	r2, [sp, #56]	; 0x38
 80061bc:	e76f      	b.n	800609e <_dtoa_r+0x126>
 80061be:	2301      	movs	r3, #1
 80061c0:	e7b3      	b.n	800612a <_dtoa_r+0x1b2>
 80061c2:	900c      	str	r0, [sp, #48]	; 0x30
 80061c4:	e7b2      	b.n	800612c <_dtoa_r+0x1b4>
 80061c6:	9b05      	ldr	r3, [sp, #20]
 80061c8:	eba3 030b 	sub.w	r3, r3, fp
 80061cc:	9305      	str	r3, [sp, #20]
 80061ce:	f1cb 0300 	rsb	r3, fp, #0
 80061d2:	9308      	str	r3, [sp, #32]
 80061d4:	2300      	movs	r3, #0
 80061d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80061d8:	e7bf      	b.n	800615a <_dtoa_r+0x1e2>
 80061da:	2300      	movs	r3, #0
 80061dc:	9309      	str	r3, [sp, #36]	; 0x24
 80061de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	dc52      	bgt.n	800628a <_dtoa_r+0x312>
 80061e4:	2301      	movs	r3, #1
 80061e6:	9301      	str	r3, [sp, #4]
 80061e8:	9304      	str	r3, [sp, #16]
 80061ea:	461a      	mov	r2, r3
 80061ec:	920a      	str	r2, [sp, #40]	; 0x28
 80061ee:	e00b      	b.n	8006208 <_dtoa_r+0x290>
 80061f0:	2301      	movs	r3, #1
 80061f2:	e7f3      	b.n	80061dc <_dtoa_r+0x264>
 80061f4:	2300      	movs	r3, #0
 80061f6:	9309      	str	r3, [sp, #36]	; 0x24
 80061f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061fa:	445b      	add	r3, fp
 80061fc:	9301      	str	r3, [sp, #4]
 80061fe:	3301      	adds	r3, #1
 8006200:	2b01      	cmp	r3, #1
 8006202:	9304      	str	r3, [sp, #16]
 8006204:	bfb8      	it	lt
 8006206:	2301      	movlt	r3, #1
 8006208:	69e0      	ldr	r0, [r4, #28]
 800620a:	2100      	movs	r1, #0
 800620c:	2204      	movs	r2, #4
 800620e:	f102 0614 	add.w	r6, r2, #20
 8006212:	429e      	cmp	r6, r3
 8006214:	d93d      	bls.n	8006292 <_dtoa_r+0x31a>
 8006216:	6041      	str	r1, [r0, #4]
 8006218:	4620      	mov	r0, r4
 800621a:	f000 fd9f 	bl	8006d5c <_Balloc>
 800621e:	9000      	str	r0, [sp, #0]
 8006220:	2800      	cmp	r0, #0
 8006222:	d139      	bne.n	8006298 <_dtoa_r+0x320>
 8006224:	4b16      	ldr	r3, [pc, #88]	; (8006280 <_dtoa_r+0x308>)
 8006226:	4602      	mov	r2, r0
 8006228:	f240 11af 	movw	r1, #431	; 0x1af
 800622c:	e6bd      	b.n	8005faa <_dtoa_r+0x32>
 800622e:	2301      	movs	r3, #1
 8006230:	e7e1      	b.n	80061f6 <_dtoa_r+0x27e>
 8006232:	2501      	movs	r5, #1
 8006234:	2300      	movs	r3, #0
 8006236:	9307      	str	r3, [sp, #28]
 8006238:	9509      	str	r5, [sp, #36]	; 0x24
 800623a:	f04f 33ff 	mov.w	r3, #4294967295
 800623e:	9301      	str	r3, [sp, #4]
 8006240:	9304      	str	r3, [sp, #16]
 8006242:	2200      	movs	r2, #0
 8006244:	2312      	movs	r3, #18
 8006246:	e7d1      	b.n	80061ec <_dtoa_r+0x274>
 8006248:	636f4361 	.word	0x636f4361
 800624c:	3fd287a7 	.word	0x3fd287a7
 8006250:	8b60c8b3 	.word	0x8b60c8b3
 8006254:	3fc68a28 	.word	0x3fc68a28
 8006258:	509f79fb 	.word	0x509f79fb
 800625c:	3fd34413 	.word	0x3fd34413
 8006260:	08008231 	.word	0x08008231
 8006264:	08008248 	.word	0x08008248
 8006268:	7ff00000 	.word	0x7ff00000
 800626c:	0800822d 	.word	0x0800822d
 8006270:	08008224 	.word	0x08008224
 8006274:	08008201 	.word	0x08008201
 8006278:	3ff80000 	.word	0x3ff80000
 800627c:	08008338 	.word	0x08008338
 8006280:	080082a0 	.word	0x080082a0
 8006284:	2301      	movs	r3, #1
 8006286:	9309      	str	r3, [sp, #36]	; 0x24
 8006288:	e7d7      	b.n	800623a <_dtoa_r+0x2c2>
 800628a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800628c:	9301      	str	r3, [sp, #4]
 800628e:	9304      	str	r3, [sp, #16]
 8006290:	e7ba      	b.n	8006208 <_dtoa_r+0x290>
 8006292:	3101      	adds	r1, #1
 8006294:	0052      	lsls	r2, r2, #1
 8006296:	e7ba      	b.n	800620e <_dtoa_r+0x296>
 8006298:	69e3      	ldr	r3, [r4, #28]
 800629a:	9a00      	ldr	r2, [sp, #0]
 800629c:	601a      	str	r2, [r3, #0]
 800629e:	9b04      	ldr	r3, [sp, #16]
 80062a0:	2b0e      	cmp	r3, #14
 80062a2:	f200 80a8 	bhi.w	80063f6 <_dtoa_r+0x47e>
 80062a6:	2d00      	cmp	r5, #0
 80062a8:	f000 80a5 	beq.w	80063f6 <_dtoa_r+0x47e>
 80062ac:	f1bb 0f00 	cmp.w	fp, #0
 80062b0:	dd38      	ble.n	8006324 <_dtoa_r+0x3ac>
 80062b2:	4bc0      	ldr	r3, [pc, #768]	; (80065b4 <_dtoa_r+0x63c>)
 80062b4:	f00b 020f 	and.w	r2, fp, #15
 80062b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062bc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80062c0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80062c4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80062c8:	d019      	beq.n	80062fe <_dtoa_r+0x386>
 80062ca:	4bbb      	ldr	r3, [pc, #748]	; (80065b8 <_dtoa_r+0x640>)
 80062cc:	ec51 0b18 	vmov	r0, r1, d8
 80062d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062d4:	f7fa fada 	bl	800088c <__aeabi_ddiv>
 80062d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062dc:	f008 080f 	and.w	r8, r8, #15
 80062e0:	2503      	movs	r5, #3
 80062e2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80065b8 <_dtoa_r+0x640>
 80062e6:	f1b8 0f00 	cmp.w	r8, #0
 80062ea:	d10a      	bne.n	8006302 <_dtoa_r+0x38a>
 80062ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062f0:	4632      	mov	r2, r6
 80062f2:	463b      	mov	r3, r7
 80062f4:	f7fa faca 	bl	800088c <__aeabi_ddiv>
 80062f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062fc:	e02b      	b.n	8006356 <_dtoa_r+0x3de>
 80062fe:	2502      	movs	r5, #2
 8006300:	e7ef      	b.n	80062e2 <_dtoa_r+0x36a>
 8006302:	f018 0f01 	tst.w	r8, #1
 8006306:	d008      	beq.n	800631a <_dtoa_r+0x3a2>
 8006308:	4630      	mov	r0, r6
 800630a:	4639      	mov	r1, r7
 800630c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006310:	f7fa f992 	bl	8000638 <__aeabi_dmul>
 8006314:	3501      	adds	r5, #1
 8006316:	4606      	mov	r6, r0
 8006318:	460f      	mov	r7, r1
 800631a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800631e:	f109 0908 	add.w	r9, r9, #8
 8006322:	e7e0      	b.n	80062e6 <_dtoa_r+0x36e>
 8006324:	f000 809f 	beq.w	8006466 <_dtoa_r+0x4ee>
 8006328:	f1cb 0600 	rsb	r6, fp, #0
 800632c:	4ba1      	ldr	r3, [pc, #644]	; (80065b4 <_dtoa_r+0x63c>)
 800632e:	4fa2      	ldr	r7, [pc, #648]	; (80065b8 <_dtoa_r+0x640>)
 8006330:	f006 020f 	and.w	r2, r6, #15
 8006334:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633c:	ec51 0b18 	vmov	r0, r1, d8
 8006340:	f7fa f97a 	bl	8000638 <__aeabi_dmul>
 8006344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006348:	1136      	asrs	r6, r6, #4
 800634a:	2300      	movs	r3, #0
 800634c:	2502      	movs	r5, #2
 800634e:	2e00      	cmp	r6, #0
 8006350:	d17e      	bne.n	8006450 <_dtoa_r+0x4d8>
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1d0      	bne.n	80062f8 <_dtoa_r+0x380>
 8006356:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006358:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800635c:	2b00      	cmp	r3, #0
 800635e:	f000 8084 	beq.w	800646a <_dtoa_r+0x4f2>
 8006362:	4b96      	ldr	r3, [pc, #600]	; (80065bc <_dtoa_r+0x644>)
 8006364:	2200      	movs	r2, #0
 8006366:	4640      	mov	r0, r8
 8006368:	4649      	mov	r1, r9
 800636a:	f7fa fbd7 	bl	8000b1c <__aeabi_dcmplt>
 800636e:	2800      	cmp	r0, #0
 8006370:	d07b      	beq.n	800646a <_dtoa_r+0x4f2>
 8006372:	9b04      	ldr	r3, [sp, #16]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d078      	beq.n	800646a <_dtoa_r+0x4f2>
 8006378:	9b01      	ldr	r3, [sp, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	dd39      	ble.n	80063f2 <_dtoa_r+0x47a>
 800637e:	4b90      	ldr	r3, [pc, #576]	; (80065c0 <_dtoa_r+0x648>)
 8006380:	2200      	movs	r2, #0
 8006382:	4640      	mov	r0, r8
 8006384:	4649      	mov	r1, r9
 8006386:	f7fa f957 	bl	8000638 <__aeabi_dmul>
 800638a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800638e:	9e01      	ldr	r6, [sp, #4]
 8006390:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006394:	3501      	adds	r5, #1
 8006396:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800639a:	4628      	mov	r0, r5
 800639c:	f7fa f8e2 	bl	8000564 <__aeabi_i2d>
 80063a0:	4642      	mov	r2, r8
 80063a2:	464b      	mov	r3, r9
 80063a4:	f7fa f948 	bl	8000638 <__aeabi_dmul>
 80063a8:	4b86      	ldr	r3, [pc, #536]	; (80065c4 <_dtoa_r+0x64c>)
 80063aa:	2200      	movs	r2, #0
 80063ac:	f7f9 ff8e 	bl	80002cc <__adddf3>
 80063b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80063b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063b8:	9303      	str	r3, [sp, #12]
 80063ba:	2e00      	cmp	r6, #0
 80063bc:	d158      	bne.n	8006470 <_dtoa_r+0x4f8>
 80063be:	4b82      	ldr	r3, [pc, #520]	; (80065c8 <_dtoa_r+0x650>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	4640      	mov	r0, r8
 80063c4:	4649      	mov	r1, r9
 80063c6:	f7f9 ff7f 	bl	80002c8 <__aeabi_dsub>
 80063ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063ce:	4680      	mov	r8, r0
 80063d0:	4689      	mov	r9, r1
 80063d2:	f7fa fbc1 	bl	8000b58 <__aeabi_dcmpgt>
 80063d6:	2800      	cmp	r0, #0
 80063d8:	f040 8296 	bne.w	8006908 <_dtoa_r+0x990>
 80063dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80063e0:	4640      	mov	r0, r8
 80063e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80063e6:	4649      	mov	r1, r9
 80063e8:	f7fa fb98 	bl	8000b1c <__aeabi_dcmplt>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	f040 8289 	bne.w	8006904 <_dtoa_r+0x98c>
 80063f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80063f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	f2c0 814e 	blt.w	800669a <_dtoa_r+0x722>
 80063fe:	f1bb 0f0e 	cmp.w	fp, #14
 8006402:	f300 814a 	bgt.w	800669a <_dtoa_r+0x722>
 8006406:	4b6b      	ldr	r3, [pc, #428]	; (80065b4 <_dtoa_r+0x63c>)
 8006408:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800640c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006412:	2b00      	cmp	r3, #0
 8006414:	f280 80dc 	bge.w	80065d0 <_dtoa_r+0x658>
 8006418:	9b04      	ldr	r3, [sp, #16]
 800641a:	2b00      	cmp	r3, #0
 800641c:	f300 80d8 	bgt.w	80065d0 <_dtoa_r+0x658>
 8006420:	f040 826f 	bne.w	8006902 <_dtoa_r+0x98a>
 8006424:	4b68      	ldr	r3, [pc, #416]	; (80065c8 <_dtoa_r+0x650>)
 8006426:	2200      	movs	r2, #0
 8006428:	4640      	mov	r0, r8
 800642a:	4649      	mov	r1, r9
 800642c:	f7fa f904 	bl	8000638 <__aeabi_dmul>
 8006430:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006434:	f7fa fb86 	bl	8000b44 <__aeabi_dcmpge>
 8006438:	9e04      	ldr	r6, [sp, #16]
 800643a:	4637      	mov	r7, r6
 800643c:	2800      	cmp	r0, #0
 800643e:	f040 8245 	bne.w	80068cc <_dtoa_r+0x954>
 8006442:	9d00      	ldr	r5, [sp, #0]
 8006444:	2331      	movs	r3, #49	; 0x31
 8006446:	f805 3b01 	strb.w	r3, [r5], #1
 800644a:	f10b 0b01 	add.w	fp, fp, #1
 800644e:	e241      	b.n	80068d4 <_dtoa_r+0x95c>
 8006450:	07f2      	lsls	r2, r6, #31
 8006452:	d505      	bpl.n	8006460 <_dtoa_r+0x4e8>
 8006454:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006458:	f7fa f8ee 	bl	8000638 <__aeabi_dmul>
 800645c:	3501      	adds	r5, #1
 800645e:	2301      	movs	r3, #1
 8006460:	1076      	asrs	r6, r6, #1
 8006462:	3708      	adds	r7, #8
 8006464:	e773      	b.n	800634e <_dtoa_r+0x3d6>
 8006466:	2502      	movs	r5, #2
 8006468:	e775      	b.n	8006356 <_dtoa_r+0x3de>
 800646a:	9e04      	ldr	r6, [sp, #16]
 800646c:	465f      	mov	r7, fp
 800646e:	e792      	b.n	8006396 <_dtoa_r+0x41e>
 8006470:	9900      	ldr	r1, [sp, #0]
 8006472:	4b50      	ldr	r3, [pc, #320]	; (80065b4 <_dtoa_r+0x63c>)
 8006474:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006478:	4431      	add	r1, r6
 800647a:	9102      	str	r1, [sp, #8]
 800647c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800647e:	eeb0 9a47 	vmov.f32	s18, s14
 8006482:	eef0 9a67 	vmov.f32	s19, s15
 8006486:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800648a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800648e:	2900      	cmp	r1, #0
 8006490:	d044      	beq.n	800651c <_dtoa_r+0x5a4>
 8006492:	494e      	ldr	r1, [pc, #312]	; (80065cc <_dtoa_r+0x654>)
 8006494:	2000      	movs	r0, #0
 8006496:	f7fa f9f9 	bl	800088c <__aeabi_ddiv>
 800649a:	ec53 2b19 	vmov	r2, r3, d9
 800649e:	f7f9 ff13 	bl	80002c8 <__aeabi_dsub>
 80064a2:	9d00      	ldr	r5, [sp, #0]
 80064a4:	ec41 0b19 	vmov	d9, r0, r1
 80064a8:	4649      	mov	r1, r9
 80064aa:	4640      	mov	r0, r8
 80064ac:	f7fa fb74 	bl	8000b98 <__aeabi_d2iz>
 80064b0:	4606      	mov	r6, r0
 80064b2:	f7fa f857 	bl	8000564 <__aeabi_i2d>
 80064b6:	4602      	mov	r2, r0
 80064b8:	460b      	mov	r3, r1
 80064ba:	4640      	mov	r0, r8
 80064bc:	4649      	mov	r1, r9
 80064be:	f7f9 ff03 	bl	80002c8 <__aeabi_dsub>
 80064c2:	3630      	adds	r6, #48	; 0x30
 80064c4:	f805 6b01 	strb.w	r6, [r5], #1
 80064c8:	ec53 2b19 	vmov	r2, r3, d9
 80064cc:	4680      	mov	r8, r0
 80064ce:	4689      	mov	r9, r1
 80064d0:	f7fa fb24 	bl	8000b1c <__aeabi_dcmplt>
 80064d4:	2800      	cmp	r0, #0
 80064d6:	d164      	bne.n	80065a2 <_dtoa_r+0x62a>
 80064d8:	4642      	mov	r2, r8
 80064da:	464b      	mov	r3, r9
 80064dc:	4937      	ldr	r1, [pc, #220]	; (80065bc <_dtoa_r+0x644>)
 80064de:	2000      	movs	r0, #0
 80064e0:	f7f9 fef2 	bl	80002c8 <__aeabi_dsub>
 80064e4:	ec53 2b19 	vmov	r2, r3, d9
 80064e8:	f7fa fb18 	bl	8000b1c <__aeabi_dcmplt>
 80064ec:	2800      	cmp	r0, #0
 80064ee:	f040 80b6 	bne.w	800665e <_dtoa_r+0x6e6>
 80064f2:	9b02      	ldr	r3, [sp, #8]
 80064f4:	429d      	cmp	r5, r3
 80064f6:	f43f af7c 	beq.w	80063f2 <_dtoa_r+0x47a>
 80064fa:	4b31      	ldr	r3, [pc, #196]	; (80065c0 <_dtoa_r+0x648>)
 80064fc:	ec51 0b19 	vmov	r0, r1, d9
 8006500:	2200      	movs	r2, #0
 8006502:	f7fa f899 	bl	8000638 <__aeabi_dmul>
 8006506:	4b2e      	ldr	r3, [pc, #184]	; (80065c0 <_dtoa_r+0x648>)
 8006508:	ec41 0b19 	vmov	d9, r0, r1
 800650c:	2200      	movs	r2, #0
 800650e:	4640      	mov	r0, r8
 8006510:	4649      	mov	r1, r9
 8006512:	f7fa f891 	bl	8000638 <__aeabi_dmul>
 8006516:	4680      	mov	r8, r0
 8006518:	4689      	mov	r9, r1
 800651a:	e7c5      	b.n	80064a8 <_dtoa_r+0x530>
 800651c:	ec51 0b17 	vmov	r0, r1, d7
 8006520:	f7fa f88a 	bl	8000638 <__aeabi_dmul>
 8006524:	9b02      	ldr	r3, [sp, #8]
 8006526:	9d00      	ldr	r5, [sp, #0]
 8006528:	930f      	str	r3, [sp, #60]	; 0x3c
 800652a:	ec41 0b19 	vmov	d9, r0, r1
 800652e:	4649      	mov	r1, r9
 8006530:	4640      	mov	r0, r8
 8006532:	f7fa fb31 	bl	8000b98 <__aeabi_d2iz>
 8006536:	4606      	mov	r6, r0
 8006538:	f7fa f814 	bl	8000564 <__aeabi_i2d>
 800653c:	3630      	adds	r6, #48	; 0x30
 800653e:	4602      	mov	r2, r0
 8006540:	460b      	mov	r3, r1
 8006542:	4640      	mov	r0, r8
 8006544:	4649      	mov	r1, r9
 8006546:	f7f9 febf 	bl	80002c8 <__aeabi_dsub>
 800654a:	f805 6b01 	strb.w	r6, [r5], #1
 800654e:	9b02      	ldr	r3, [sp, #8]
 8006550:	429d      	cmp	r5, r3
 8006552:	4680      	mov	r8, r0
 8006554:	4689      	mov	r9, r1
 8006556:	f04f 0200 	mov.w	r2, #0
 800655a:	d124      	bne.n	80065a6 <_dtoa_r+0x62e>
 800655c:	4b1b      	ldr	r3, [pc, #108]	; (80065cc <_dtoa_r+0x654>)
 800655e:	ec51 0b19 	vmov	r0, r1, d9
 8006562:	f7f9 feb3 	bl	80002cc <__adddf3>
 8006566:	4602      	mov	r2, r0
 8006568:	460b      	mov	r3, r1
 800656a:	4640      	mov	r0, r8
 800656c:	4649      	mov	r1, r9
 800656e:	f7fa faf3 	bl	8000b58 <__aeabi_dcmpgt>
 8006572:	2800      	cmp	r0, #0
 8006574:	d173      	bne.n	800665e <_dtoa_r+0x6e6>
 8006576:	ec53 2b19 	vmov	r2, r3, d9
 800657a:	4914      	ldr	r1, [pc, #80]	; (80065cc <_dtoa_r+0x654>)
 800657c:	2000      	movs	r0, #0
 800657e:	f7f9 fea3 	bl	80002c8 <__aeabi_dsub>
 8006582:	4602      	mov	r2, r0
 8006584:	460b      	mov	r3, r1
 8006586:	4640      	mov	r0, r8
 8006588:	4649      	mov	r1, r9
 800658a:	f7fa fac7 	bl	8000b1c <__aeabi_dcmplt>
 800658e:	2800      	cmp	r0, #0
 8006590:	f43f af2f 	beq.w	80063f2 <_dtoa_r+0x47a>
 8006594:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006596:	1e6b      	subs	r3, r5, #1
 8006598:	930f      	str	r3, [sp, #60]	; 0x3c
 800659a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800659e:	2b30      	cmp	r3, #48	; 0x30
 80065a0:	d0f8      	beq.n	8006594 <_dtoa_r+0x61c>
 80065a2:	46bb      	mov	fp, r7
 80065a4:	e04a      	b.n	800663c <_dtoa_r+0x6c4>
 80065a6:	4b06      	ldr	r3, [pc, #24]	; (80065c0 <_dtoa_r+0x648>)
 80065a8:	f7fa f846 	bl	8000638 <__aeabi_dmul>
 80065ac:	4680      	mov	r8, r0
 80065ae:	4689      	mov	r9, r1
 80065b0:	e7bd      	b.n	800652e <_dtoa_r+0x5b6>
 80065b2:	bf00      	nop
 80065b4:	08008338 	.word	0x08008338
 80065b8:	08008310 	.word	0x08008310
 80065bc:	3ff00000 	.word	0x3ff00000
 80065c0:	40240000 	.word	0x40240000
 80065c4:	401c0000 	.word	0x401c0000
 80065c8:	40140000 	.word	0x40140000
 80065cc:	3fe00000 	.word	0x3fe00000
 80065d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80065d4:	9d00      	ldr	r5, [sp, #0]
 80065d6:	4642      	mov	r2, r8
 80065d8:	464b      	mov	r3, r9
 80065da:	4630      	mov	r0, r6
 80065dc:	4639      	mov	r1, r7
 80065de:	f7fa f955 	bl	800088c <__aeabi_ddiv>
 80065e2:	f7fa fad9 	bl	8000b98 <__aeabi_d2iz>
 80065e6:	9001      	str	r0, [sp, #4]
 80065e8:	f7f9 ffbc 	bl	8000564 <__aeabi_i2d>
 80065ec:	4642      	mov	r2, r8
 80065ee:	464b      	mov	r3, r9
 80065f0:	f7fa f822 	bl	8000638 <__aeabi_dmul>
 80065f4:	4602      	mov	r2, r0
 80065f6:	460b      	mov	r3, r1
 80065f8:	4630      	mov	r0, r6
 80065fa:	4639      	mov	r1, r7
 80065fc:	f7f9 fe64 	bl	80002c8 <__aeabi_dsub>
 8006600:	9e01      	ldr	r6, [sp, #4]
 8006602:	9f04      	ldr	r7, [sp, #16]
 8006604:	3630      	adds	r6, #48	; 0x30
 8006606:	f805 6b01 	strb.w	r6, [r5], #1
 800660a:	9e00      	ldr	r6, [sp, #0]
 800660c:	1bae      	subs	r6, r5, r6
 800660e:	42b7      	cmp	r7, r6
 8006610:	4602      	mov	r2, r0
 8006612:	460b      	mov	r3, r1
 8006614:	d134      	bne.n	8006680 <_dtoa_r+0x708>
 8006616:	f7f9 fe59 	bl	80002cc <__adddf3>
 800661a:	4642      	mov	r2, r8
 800661c:	464b      	mov	r3, r9
 800661e:	4606      	mov	r6, r0
 8006620:	460f      	mov	r7, r1
 8006622:	f7fa fa99 	bl	8000b58 <__aeabi_dcmpgt>
 8006626:	b9c8      	cbnz	r0, 800665c <_dtoa_r+0x6e4>
 8006628:	4642      	mov	r2, r8
 800662a:	464b      	mov	r3, r9
 800662c:	4630      	mov	r0, r6
 800662e:	4639      	mov	r1, r7
 8006630:	f7fa fa6a 	bl	8000b08 <__aeabi_dcmpeq>
 8006634:	b110      	cbz	r0, 800663c <_dtoa_r+0x6c4>
 8006636:	9b01      	ldr	r3, [sp, #4]
 8006638:	07db      	lsls	r3, r3, #31
 800663a:	d40f      	bmi.n	800665c <_dtoa_r+0x6e4>
 800663c:	4651      	mov	r1, sl
 800663e:	4620      	mov	r0, r4
 8006640:	f000 fbcc 	bl	8006ddc <_Bfree>
 8006644:	2300      	movs	r3, #0
 8006646:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006648:	702b      	strb	r3, [r5, #0]
 800664a:	f10b 0301 	add.w	r3, fp, #1
 800664e:	6013      	str	r3, [r2, #0]
 8006650:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006652:	2b00      	cmp	r3, #0
 8006654:	f43f ace2 	beq.w	800601c <_dtoa_r+0xa4>
 8006658:	601d      	str	r5, [r3, #0]
 800665a:	e4df      	b.n	800601c <_dtoa_r+0xa4>
 800665c:	465f      	mov	r7, fp
 800665e:	462b      	mov	r3, r5
 8006660:	461d      	mov	r5, r3
 8006662:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006666:	2a39      	cmp	r2, #57	; 0x39
 8006668:	d106      	bne.n	8006678 <_dtoa_r+0x700>
 800666a:	9a00      	ldr	r2, [sp, #0]
 800666c:	429a      	cmp	r2, r3
 800666e:	d1f7      	bne.n	8006660 <_dtoa_r+0x6e8>
 8006670:	9900      	ldr	r1, [sp, #0]
 8006672:	2230      	movs	r2, #48	; 0x30
 8006674:	3701      	adds	r7, #1
 8006676:	700a      	strb	r2, [r1, #0]
 8006678:	781a      	ldrb	r2, [r3, #0]
 800667a:	3201      	adds	r2, #1
 800667c:	701a      	strb	r2, [r3, #0]
 800667e:	e790      	b.n	80065a2 <_dtoa_r+0x62a>
 8006680:	4ba3      	ldr	r3, [pc, #652]	; (8006910 <_dtoa_r+0x998>)
 8006682:	2200      	movs	r2, #0
 8006684:	f7f9 ffd8 	bl	8000638 <__aeabi_dmul>
 8006688:	2200      	movs	r2, #0
 800668a:	2300      	movs	r3, #0
 800668c:	4606      	mov	r6, r0
 800668e:	460f      	mov	r7, r1
 8006690:	f7fa fa3a 	bl	8000b08 <__aeabi_dcmpeq>
 8006694:	2800      	cmp	r0, #0
 8006696:	d09e      	beq.n	80065d6 <_dtoa_r+0x65e>
 8006698:	e7d0      	b.n	800663c <_dtoa_r+0x6c4>
 800669a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800669c:	2a00      	cmp	r2, #0
 800669e:	f000 80ca 	beq.w	8006836 <_dtoa_r+0x8be>
 80066a2:	9a07      	ldr	r2, [sp, #28]
 80066a4:	2a01      	cmp	r2, #1
 80066a6:	f300 80ad 	bgt.w	8006804 <_dtoa_r+0x88c>
 80066aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066ac:	2a00      	cmp	r2, #0
 80066ae:	f000 80a5 	beq.w	80067fc <_dtoa_r+0x884>
 80066b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80066b6:	9e08      	ldr	r6, [sp, #32]
 80066b8:	9d05      	ldr	r5, [sp, #20]
 80066ba:	9a05      	ldr	r2, [sp, #20]
 80066bc:	441a      	add	r2, r3
 80066be:	9205      	str	r2, [sp, #20]
 80066c0:	9a06      	ldr	r2, [sp, #24]
 80066c2:	2101      	movs	r1, #1
 80066c4:	441a      	add	r2, r3
 80066c6:	4620      	mov	r0, r4
 80066c8:	9206      	str	r2, [sp, #24]
 80066ca:	f000 fc3d 	bl	8006f48 <__i2b>
 80066ce:	4607      	mov	r7, r0
 80066d0:	b165      	cbz	r5, 80066ec <_dtoa_r+0x774>
 80066d2:	9b06      	ldr	r3, [sp, #24]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	dd09      	ble.n	80066ec <_dtoa_r+0x774>
 80066d8:	42ab      	cmp	r3, r5
 80066da:	9a05      	ldr	r2, [sp, #20]
 80066dc:	bfa8      	it	ge
 80066de:	462b      	movge	r3, r5
 80066e0:	1ad2      	subs	r2, r2, r3
 80066e2:	9205      	str	r2, [sp, #20]
 80066e4:	9a06      	ldr	r2, [sp, #24]
 80066e6:	1aed      	subs	r5, r5, r3
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	9306      	str	r3, [sp, #24]
 80066ec:	9b08      	ldr	r3, [sp, #32]
 80066ee:	b1f3      	cbz	r3, 800672e <_dtoa_r+0x7b6>
 80066f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f000 80a3 	beq.w	800683e <_dtoa_r+0x8c6>
 80066f8:	2e00      	cmp	r6, #0
 80066fa:	dd10      	ble.n	800671e <_dtoa_r+0x7a6>
 80066fc:	4639      	mov	r1, r7
 80066fe:	4632      	mov	r2, r6
 8006700:	4620      	mov	r0, r4
 8006702:	f000 fce1 	bl	80070c8 <__pow5mult>
 8006706:	4652      	mov	r2, sl
 8006708:	4601      	mov	r1, r0
 800670a:	4607      	mov	r7, r0
 800670c:	4620      	mov	r0, r4
 800670e:	f000 fc31 	bl	8006f74 <__multiply>
 8006712:	4651      	mov	r1, sl
 8006714:	4680      	mov	r8, r0
 8006716:	4620      	mov	r0, r4
 8006718:	f000 fb60 	bl	8006ddc <_Bfree>
 800671c:	46c2      	mov	sl, r8
 800671e:	9b08      	ldr	r3, [sp, #32]
 8006720:	1b9a      	subs	r2, r3, r6
 8006722:	d004      	beq.n	800672e <_dtoa_r+0x7b6>
 8006724:	4651      	mov	r1, sl
 8006726:	4620      	mov	r0, r4
 8006728:	f000 fcce 	bl	80070c8 <__pow5mult>
 800672c:	4682      	mov	sl, r0
 800672e:	2101      	movs	r1, #1
 8006730:	4620      	mov	r0, r4
 8006732:	f000 fc09 	bl	8006f48 <__i2b>
 8006736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006738:	2b00      	cmp	r3, #0
 800673a:	4606      	mov	r6, r0
 800673c:	f340 8081 	ble.w	8006842 <_dtoa_r+0x8ca>
 8006740:	461a      	mov	r2, r3
 8006742:	4601      	mov	r1, r0
 8006744:	4620      	mov	r0, r4
 8006746:	f000 fcbf 	bl	80070c8 <__pow5mult>
 800674a:	9b07      	ldr	r3, [sp, #28]
 800674c:	2b01      	cmp	r3, #1
 800674e:	4606      	mov	r6, r0
 8006750:	dd7a      	ble.n	8006848 <_dtoa_r+0x8d0>
 8006752:	f04f 0800 	mov.w	r8, #0
 8006756:	6933      	ldr	r3, [r6, #16]
 8006758:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800675c:	6918      	ldr	r0, [r3, #16]
 800675e:	f000 fba5 	bl	8006eac <__hi0bits>
 8006762:	f1c0 0020 	rsb	r0, r0, #32
 8006766:	9b06      	ldr	r3, [sp, #24]
 8006768:	4418      	add	r0, r3
 800676a:	f010 001f 	ands.w	r0, r0, #31
 800676e:	f000 8094 	beq.w	800689a <_dtoa_r+0x922>
 8006772:	f1c0 0320 	rsb	r3, r0, #32
 8006776:	2b04      	cmp	r3, #4
 8006778:	f340 8085 	ble.w	8006886 <_dtoa_r+0x90e>
 800677c:	9b05      	ldr	r3, [sp, #20]
 800677e:	f1c0 001c 	rsb	r0, r0, #28
 8006782:	4403      	add	r3, r0
 8006784:	9305      	str	r3, [sp, #20]
 8006786:	9b06      	ldr	r3, [sp, #24]
 8006788:	4403      	add	r3, r0
 800678a:	4405      	add	r5, r0
 800678c:	9306      	str	r3, [sp, #24]
 800678e:	9b05      	ldr	r3, [sp, #20]
 8006790:	2b00      	cmp	r3, #0
 8006792:	dd05      	ble.n	80067a0 <_dtoa_r+0x828>
 8006794:	4651      	mov	r1, sl
 8006796:	461a      	mov	r2, r3
 8006798:	4620      	mov	r0, r4
 800679a:	f000 fcef 	bl	800717c <__lshift>
 800679e:	4682      	mov	sl, r0
 80067a0:	9b06      	ldr	r3, [sp, #24]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	dd05      	ble.n	80067b2 <_dtoa_r+0x83a>
 80067a6:	4631      	mov	r1, r6
 80067a8:	461a      	mov	r2, r3
 80067aa:	4620      	mov	r0, r4
 80067ac:	f000 fce6 	bl	800717c <__lshift>
 80067b0:	4606      	mov	r6, r0
 80067b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d072      	beq.n	800689e <_dtoa_r+0x926>
 80067b8:	4631      	mov	r1, r6
 80067ba:	4650      	mov	r0, sl
 80067bc:	f000 fd4a 	bl	8007254 <__mcmp>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	da6c      	bge.n	800689e <_dtoa_r+0x926>
 80067c4:	2300      	movs	r3, #0
 80067c6:	4651      	mov	r1, sl
 80067c8:	220a      	movs	r2, #10
 80067ca:	4620      	mov	r0, r4
 80067cc:	f000 fb28 	bl	8006e20 <__multadd>
 80067d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067d6:	4682      	mov	sl, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f000 81b0 	beq.w	8006b3e <_dtoa_r+0xbc6>
 80067de:	2300      	movs	r3, #0
 80067e0:	4639      	mov	r1, r7
 80067e2:	220a      	movs	r2, #10
 80067e4:	4620      	mov	r0, r4
 80067e6:	f000 fb1b 	bl	8006e20 <__multadd>
 80067ea:	9b01      	ldr	r3, [sp, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	4607      	mov	r7, r0
 80067f0:	f300 8096 	bgt.w	8006920 <_dtoa_r+0x9a8>
 80067f4:	9b07      	ldr	r3, [sp, #28]
 80067f6:	2b02      	cmp	r3, #2
 80067f8:	dc59      	bgt.n	80068ae <_dtoa_r+0x936>
 80067fa:	e091      	b.n	8006920 <_dtoa_r+0x9a8>
 80067fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006802:	e758      	b.n	80066b6 <_dtoa_r+0x73e>
 8006804:	9b04      	ldr	r3, [sp, #16]
 8006806:	1e5e      	subs	r6, r3, #1
 8006808:	9b08      	ldr	r3, [sp, #32]
 800680a:	42b3      	cmp	r3, r6
 800680c:	bfbf      	itttt	lt
 800680e:	9b08      	ldrlt	r3, [sp, #32]
 8006810:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006812:	9608      	strlt	r6, [sp, #32]
 8006814:	1af3      	sublt	r3, r6, r3
 8006816:	bfb4      	ite	lt
 8006818:	18d2      	addlt	r2, r2, r3
 800681a:	1b9e      	subge	r6, r3, r6
 800681c:	9b04      	ldr	r3, [sp, #16]
 800681e:	bfbc      	itt	lt
 8006820:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006822:	2600      	movlt	r6, #0
 8006824:	2b00      	cmp	r3, #0
 8006826:	bfb7      	itett	lt
 8006828:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800682c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006830:	1a9d      	sublt	r5, r3, r2
 8006832:	2300      	movlt	r3, #0
 8006834:	e741      	b.n	80066ba <_dtoa_r+0x742>
 8006836:	9e08      	ldr	r6, [sp, #32]
 8006838:	9d05      	ldr	r5, [sp, #20]
 800683a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800683c:	e748      	b.n	80066d0 <_dtoa_r+0x758>
 800683e:	9a08      	ldr	r2, [sp, #32]
 8006840:	e770      	b.n	8006724 <_dtoa_r+0x7ac>
 8006842:	9b07      	ldr	r3, [sp, #28]
 8006844:	2b01      	cmp	r3, #1
 8006846:	dc19      	bgt.n	800687c <_dtoa_r+0x904>
 8006848:	9b02      	ldr	r3, [sp, #8]
 800684a:	b9bb      	cbnz	r3, 800687c <_dtoa_r+0x904>
 800684c:	9b03      	ldr	r3, [sp, #12]
 800684e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006852:	b99b      	cbnz	r3, 800687c <_dtoa_r+0x904>
 8006854:	9b03      	ldr	r3, [sp, #12]
 8006856:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800685a:	0d1b      	lsrs	r3, r3, #20
 800685c:	051b      	lsls	r3, r3, #20
 800685e:	b183      	cbz	r3, 8006882 <_dtoa_r+0x90a>
 8006860:	9b05      	ldr	r3, [sp, #20]
 8006862:	3301      	adds	r3, #1
 8006864:	9305      	str	r3, [sp, #20]
 8006866:	9b06      	ldr	r3, [sp, #24]
 8006868:	3301      	adds	r3, #1
 800686a:	9306      	str	r3, [sp, #24]
 800686c:	f04f 0801 	mov.w	r8, #1
 8006870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006872:	2b00      	cmp	r3, #0
 8006874:	f47f af6f 	bne.w	8006756 <_dtoa_r+0x7de>
 8006878:	2001      	movs	r0, #1
 800687a:	e774      	b.n	8006766 <_dtoa_r+0x7ee>
 800687c:	f04f 0800 	mov.w	r8, #0
 8006880:	e7f6      	b.n	8006870 <_dtoa_r+0x8f8>
 8006882:	4698      	mov	r8, r3
 8006884:	e7f4      	b.n	8006870 <_dtoa_r+0x8f8>
 8006886:	d082      	beq.n	800678e <_dtoa_r+0x816>
 8006888:	9a05      	ldr	r2, [sp, #20]
 800688a:	331c      	adds	r3, #28
 800688c:	441a      	add	r2, r3
 800688e:	9205      	str	r2, [sp, #20]
 8006890:	9a06      	ldr	r2, [sp, #24]
 8006892:	441a      	add	r2, r3
 8006894:	441d      	add	r5, r3
 8006896:	9206      	str	r2, [sp, #24]
 8006898:	e779      	b.n	800678e <_dtoa_r+0x816>
 800689a:	4603      	mov	r3, r0
 800689c:	e7f4      	b.n	8006888 <_dtoa_r+0x910>
 800689e:	9b04      	ldr	r3, [sp, #16]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	dc37      	bgt.n	8006914 <_dtoa_r+0x99c>
 80068a4:	9b07      	ldr	r3, [sp, #28]
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	dd34      	ble.n	8006914 <_dtoa_r+0x99c>
 80068aa:	9b04      	ldr	r3, [sp, #16]
 80068ac:	9301      	str	r3, [sp, #4]
 80068ae:	9b01      	ldr	r3, [sp, #4]
 80068b0:	b963      	cbnz	r3, 80068cc <_dtoa_r+0x954>
 80068b2:	4631      	mov	r1, r6
 80068b4:	2205      	movs	r2, #5
 80068b6:	4620      	mov	r0, r4
 80068b8:	f000 fab2 	bl	8006e20 <__multadd>
 80068bc:	4601      	mov	r1, r0
 80068be:	4606      	mov	r6, r0
 80068c0:	4650      	mov	r0, sl
 80068c2:	f000 fcc7 	bl	8007254 <__mcmp>
 80068c6:	2800      	cmp	r0, #0
 80068c8:	f73f adbb 	bgt.w	8006442 <_dtoa_r+0x4ca>
 80068cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ce:	9d00      	ldr	r5, [sp, #0]
 80068d0:	ea6f 0b03 	mvn.w	fp, r3
 80068d4:	f04f 0800 	mov.w	r8, #0
 80068d8:	4631      	mov	r1, r6
 80068da:	4620      	mov	r0, r4
 80068dc:	f000 fa7e 	bl	8006ddc <_Bfree>
 80068e0:	2f00      	cmp	r7, #0
 80068e2:	f43f aeab 	beq.w	800663c <_dtoa_r+0x6c4>
 80068e6:	f1b8 0f00 	cmp.w	r8, #0
 80068ea:	d005      	beq.n	80068f8 <_dtoa_r+0x980>
 80068ec:	45b8      	cmp	r8, r7
 80068ee:	d003      	beq.n	80068f8 <_dtoa_r+0x980>
 80068f0:	4641      	mov	r1, r8
 80068f2:	4620      	mov	r0, r4
 80068f4:	f000 fa72 	bl	8006ddc <_Bfree>
 80068f8:	4639      	mov	r1, r7
 80068fa:	4620      	mov	r0, r4
 80068fc:	f000 fa6e 	bl	8006ddc <_Bfree>
 8006900:	e69c      	b.n	800663c <_dtoa_r+0x6c4>
 8006902:	2600      	movs	r6, #0
 8006904:	4637      	mov	r7, r6
 8006906:	e7e1      	b.n	80068cc <_dtoa_r+0x954>
 8006908:	46bb      	mov	fp, r7
 800690a:	4637      	mov	r7, r6
 800690c:	e599      	b.n	8006442 <_dtoa_r+0x4ca>
 800690e:	bf00      	nop
 8006910:	40240000 	.word	0x40240000
 8006914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006916:	2b00      	cmp	r3, #0
 8006918:	f000 80c8 	beq.w	8006aac <_dtoa_r+0xb34>
 800691c:	9b04      	ldr	r3, [sp, #16]
 800691e:	9301      	str	r3, [sp, #4]
 8006920:	2d00      	cmp	r5, #0
 8006922:	dd05      	ble.n	8006930 <_dtoa_r+0x9b8>
 8006924:	4639      	mov	r1, r7
 8006926:	462a      	mov	r2, r5
 8006928:	4620      	mov	r0, r4
 800692a:	f000 fc27 	bl	800717c <__lshift>
 800692e:	4607      	mov	r7, r0
 8006930:	f1b8 0f00 	cmp.w	r8, #0
 8006934:	d05b      	beq.n	80069ee <_dtoa_r+0xa76>
 8006936:	6879      	ldr	r1, [r7, #4]
 8006938:	4620      	mov	r0, r4
 800693a:	f000 fa0f 	bl	8006d5c <_Balloc>
 800693e:	4605      	mov	r5, r0
 8006940:	b928      	cbnz	r0, 800694e <_dtoa_r+0x9d6>
 8006942:	4b83      	ldr	r3, [pc, #524]	; (8006b50 <_dtoa_r+0xbd8>)
 8006944:	4602      	mov	r2, r0
 8006946:	f240 21ef 	movw	r1, #751	; 0x2ef
 800694a:	f7ff bb2e 	b.w	8005faa <_dtoa_r+0x32>
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	3202      	adds	r2, #2
 8006952:	0092      	lsls	r2, r2, #2
 8006954:	f107 010c 	add.w	r1, r7, #12
 8006958:	300c      	adds	r0, #12
 800695a:	f001 fa09 	bl	8007d70 <memcpy>
 800695e:	2201      	movs	r2, #1
 8006960:	4629      	mov	r1, r5
 8006962:	4620      	mov	r0, r4
 8006964:	f000 fc0a 	bl	800717c <__lshift>
 8006968:	9b00      	ldr	r3, [sp, #0]
 800696a:	3301      	adds	r3, #1
 800696c:	9304      	str	r3, [sp, #16]
 800696e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006972:	4413      	add	r3, r2
 8006974:	9308      	str	r3, [sp, #32]
 8006976:	9b02      	ldr	r3, [sp, #8]
 8006978:	f003 0301 	and.w	r3, r3, #1
 800697c:	46b8      	mov	r8, r7
 800697e:	9306      	str	r3, [sp, #24]
 8006980:	4607      	mov	r7, r0
 8006982:	9b04      	ldr	r3, [sp, #16]
 8006984:	4631      	mov	r1, r6
 8006986:	3b01      	subs	r3, #1
 8006988:	4650      	mov	r0, sl
 800698a:	9301      	str	r3, [sp, #4]
 800698c:	f7ff fa69 	bl	8005e62 <quorem>
 8006990:	4641      	mov	r1, r8
 8006992:	9002      	str	r0, [sp, #8]
 8006994:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006998:	4650      	mov	r0, sl
 800699a:	f000 fc5b 	bl	8007254 <__mcmp>
 800699e:	463a      	mov	r2, r7
 80069a0:	9005      	str	r0, [sp, #20]
 80069a2:	4631      	mov	r1, r6
 80069a4:	4620      	mov	r0, r4
 80069a6:	f000 fc71 	bl	800728c <__mdiff>
 80069aa:	68c2      	ldr	r2, [r0, #12]
 80069ac:	4605      	mov	r5, r0
 80069ae:	bb02      	cbnz	r2, 80069f2 <_dtoa_r+0xa7a>
 80069b0:	4601      	mov	r1, r0
 80069b2:	4650      	mov	r0, sl
 80069b4:	f000 fc4e 	bl	8007254 <__mcmp>
 80069b8:	4602      	mov	r2, r0
 80069ba:	4629      	mov	r1, r5
 80069bc:	4620      	mov	r0, r4
 80069be:	9209      	str	r2, [sp, #36]	; 0x24
 80069c0:	f000 fa0c 	bl	8006ddc <_Bfree>
 80069c4:	9b07      	ldr	r3, [sp, #28]
 80069c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069c8:	9d04      	ldr	r5, [sp, #16]
 80069ca:	ea43 0102 	orr.w	r1, r3, r2
 80069ce:	9b06      	ldr	r3, [sp, #24]
 80069d0:	4319      	orrs	r1, r3
 80069d2:	d110      	bne.n	80069f6 <_dtoa_r+0xa7e>
 80069d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80069d8:	d029      	beq.n	8006a2e <_dtoa_r+0xab6>
 80069da:	9b05      	ldr	r3, [sp, #20]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	dd02      	ble.n	80069e6 <_dtoa_r+0xa6e>
 80069e0:	9b02      	ldr	r3, [sp, #8]
 80069e2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80069e6:	9b01      	ldr	r3, [sp, #4]
 80069e8:	f883 9000 	strb.w	r9, [r3]
 80069ec:	e774      	b.n	80068d8 <_dtoa_r+0x960>
 80069ee:	4638      	mov	r0, r7
 80069f0:	e7ba      	b.n	8006968 <_dtoa_r+0x9f0>
 80069f2:	2201      	movs	r2, #1
 80069f4:	e7e1      	b.n	80069ba <_dtoa_r+0xa42>
 80069f6:	9b05      	ldr	r3, [sp, #20]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	db04      	blt.n	8006a06 <_dtoa_r+0xa8e>
 80069fc:	9907      	ldr	r1, [sp, #28]
 80069fe:	430b      	orrs	r3, r1
 8006a00:	9906      	ldr	r1, [sp, #24]
 8006a02:	430b      	orrs	r3, r1
 8006a04:	d120      	bne.n	8006a48 <_dtoa_r+0xad0>
 8006a06:	2a00      	cmp	r2, #0
 8006a08:	dded      	ble.n	80069e6 <_dtoa_r+0xa6e>
 8006a0a:	4651      	mov	r1, sl
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	4620      	mov	r0, r4
 8006a10:	f000 fbb4 	bl	800717c <__lshift>
 8006a14:	4631      	mov	r1, r6
 8006a16:	4682      	mov	sl, r0
 8006a18:	f000 fc1c 	bl	8007254 <__mcmp>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	dc03      	bgt.n	8006a28 <_dtoa_r+0xab0>
 8006a20:	d1e1      	bne.n	80069e6 <_dtoa_r+0xa6e>
 8006a22:	f019 0f01 	tst.w	r9, #1
 8006a26:	d0de      	beq.n	80069e6 <_dtoa_r+0xa6e>
 8006a28:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a2c:	d1d8      	bne.n	80069e0 <_dtoa_r+0xa68>
 8006a2e:	9a01      	ldr	r2, [sp, #4]
 8006a30:	2339      	movs	r3, #57	; 0x39
 8006a32:	7013      	strb	r3, [r2, #0]
 8006a34:	462b      	mov	r3, r5
 8006a36:	461d      	mov	r5, r3
 8006a38:	3b01      	subs	r3, #1
 8006a3a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006a3e:	2a39      	cmp	r2, #57	; 0x39
 8006a40:	d06c      	beq.n	8006b1c <_dtoa_r+0xba4>
 8006a42:	3201      	adds	r2, #1
 8006a44:	701a      	strb	r2, [r3, #0]
 8006a46:	e747      	b.n	80068d8 <_dtoa_r+0x960>
 8006a48:	2a00      	cmp	r2, #0
 8006a4a:	dd07      	ble.n	8006a5c <_dtoa_r+0xae4>
 8006a4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a50:	d0ed      	beq.n	8006a2e <_dtoa_r+0xab6>
 8006a52:	9a01      	ldr	r2, [sp, #4]
 8006a54:	f109 0301 	add.w	r3, r9, #1
 8006a58:	7013      	strb	r3, [r2, #0]
 8006a5a:	e73d      	b.n	80068d8 <_dtoa_r+0x960>
 8006a5c:	9b04      	ldr	r3, [sp, #16]
 8006a5e:	9a08      	ldr	r2, [sp, #32]
 8006a60:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d043      	beq.n	8006af0 <_dtoa_r+0xb78>
 8006a68:	4651      	mov	r1, sl
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	220a      	movs	r2, #10
 8006a6e:	4620      	mov	r0, r4
 8006a70:	f000 f9d6 	bl	8006e20 <__multadd>
 8006a74:	45b8      	cmp	r8, r7
 8006a76:	4682      	mov	sl, r0
 8006a78:	f04f 0300 	mov.w	r3, #0
 8006a7c:	f04f 020a 	mov.w	r2, #10
 8006a80:	4641      	mov	r1, r8
 8006a82:	4620      	mov	r0, r4
 8006a84:	d107      	bne.n	8006a96 <_dtoa_r+0xb1e>
 8006a86:	f000 f9cb 	bl	8006e20 <__multadd>
 8006a8a:	4680      	mov	r8, r0
 8006a8c:	4607      	mov	r7, r0
 8006a8e:	9b04      	ldr	r3, [sp, #16]
 8006a90:	3301      	adds	r3, #1
 8006a92:	9304      	str	r3, [sp, #16]
 8006a94:	e775      	b.n	8006982 <_dtoa_r+0xa0a>
 8006a96:	f000 f9c3 	bl	8006e20 <__multadd>
 8006a9a:	4639      	mov	r1, r7
 8006a9c:	4680      	mov	r8, r0
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	220a      	movs	r2, #10
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	f000 f9bc 	bl	8006e20 <__multadd>
 8006aa8:	4607      	mov	r7, r0
 8006aaa:	e7f0      	b.n	8006a8e <_dtoa_r+0xb16>
 8006aac:	9b04      	ldr	r3, [sp, #16]
 8006aae:	9301      	str	r3, [sp, #4]
 8006ab0:	9d00      	ldr	r5, [sp, #0]
 8006ab2:	4631      	mov	r1, r6
 8006ab4:	4650      	mov	r0, sl
 8006ab6:	f7ff f9d4 	bl	8005e62 <quorem>
 8006aba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006abe:	9b00      	ldr	r3, [sp, #0]
 8006ac0:	f805 9b01 	strb.w	r9, [r5], #1
 8006ac4:	1aea      	subs	r2, r5, r3
 8006ac6:	9b01      	ldr	r3, [sp, #4]
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	dd07      	ble.n	8006adc <_dtoa_r+0xb64>
 8006acc:	4651      	mov	r1, sl
 8006ace:	2300      	movs	r3, #0
 8006ad0:	220a      	movs	r2, #10
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	f000 f9a4 	bl	8006e20 <__multadd>
 8006ad8:	4682      	mov	sl, r0
 8006ada:	e7ea      	b.n	8006ab2 <_dtoa_r+0xb3a>
 8006adc:	9b01      	ldr	r3, [sp, #4]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	bfc8      	it	gt
 8006ae2:	461d      	movgt	r5, r3
 8006ae4:	9b00      	ldr	r3, [sp, #0]
 8006ae6:	bfd8      	it	le
 8006ae8:	2501      	movle	r5, #1
 8006aea:	441d      	add	r5, r3
 8006aec:	f04f 0800 	mov.w	r8, #0
 8006af0:	4651      	mov	r1, sl
 8006af2:	2201      	movs	r2, #1
 8006af4:	4620      	mov	r0, r4
 8006af6:	f000 fb41 	bl	800717c <__lshift>
 8006afa:	4631      	mov	r1, r6
 8006afc:	4682      	mov	sl, r0
 8006afe:	f000 fba9 	bl	8007254 <__mcmp>
 8006b02:	2800      	cmp	r0, #0
 8006b04:	dc96      	bgt.n	8006a34 <_dtoa_r+0xabc>
 8006b06:	d102      	bne.n	8006b0e <_dtoa_r+0xb96>
 8006b08:	f019 0f01 	tst.w	r9, #1
 8006b0c:	d192      	bne.n	8006a34 <_dtoa_r+0xabc>
 8006b0e:	462b      	mov	r3, r5
 8006b10:	461d      	mov	r5, r3
 8006b12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b16:	2a30      	cmp	r2, #48	; 0x30
 8006b18:	d0fa      	beq.n	8006b10 <_dtoa_r+0xb98>
 8006b1a:	e6dd      	b.n	80068d8 <_dtoa_r+0x960>
 8006b1c:	9a00      	ldr	r2, [sp, #0]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d189      	bne.n	8006a36 <_dtoa_r+0xabe>
 8006b22:	f10b 0b01 	add.w	fp, fp, #1
 8006b26:	2331      	movs	r3, #49	; 0x31
 8006b28:	e796      	b.n	8006a58 <_dtoa_r+0xae0>
 8006b2a:	4b0a      	ldr	r3, [pc, #40]	; (8006b54 <_dtoa_r+0xbdc>)
 8006b2c:	f7ff ba99 	b.w	8006062 <_dtoa_r+0xea>
 8006b30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f47f aa6d 	bne.w	8006012 <_dtoa_r+0x9a>
 8006b38:	4b07      	ldr	r3, [pc, #28]	; (8006b58 <_dtoa_r+0xbe0>)
 8006b3a:	f7ff ba92 	b.w	8006062 <_dtoa_r+0xea>
 8006b3e:	9b01      	ldr	r3, [sp, #4]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	dcb5      	bgt.n	8006ab0 <_dtoa_r+0xb38>
 8006b44:	9b07      	ldr	r3, [sp, #28]
 8006b46:	2b02      	cmp	r3, #2
 8006b48:	f73f aeb1 	bgt.w	80068ae <_dtoa_r+0x936>
 8006b4c:	e7b0      	b.n	8006ab0 <_dtoa_r+0xb38>
 8006b4e:	bf00      	nop
 8006b50:	080082a0 	.word	0x080082a0
 8006b54:	08008200 	.word	0x08008200
 8006b58:	08008224 	.word	0x08008224

08006b5c <_free_r>:
 8006b5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b5e:	2900      	cmp	r1, #0
 8006b60:	d044      	beq.n	8006bec <_free_r+0x90>
 8006b62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b66:	9001      	str	r0, [sp, #4]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f1a1 0404 	sub.w	r4, r1, #4
 8006b6e:	bfb8      	it	lt
 8006b70:	18e4      	addlt	r4, r4, r3
 8006b72:	f000 f8e7 	bl	8006d44 <__malloc_lock>
 8006b76:	4a1e      	ldr	r2, [pc, #120]	; (8006bf0 <_free_r+0x94>)
 8006b78:	9801      	ldr	r0, [sp, #4]
 8006b7a:	6813      	ldr	r3, [r2, #0]
 8006b7c:	b933      	cbnz	r3, 8006b8c <_free_r+0x30>
 8006b7e:	6063      	str	r3, [r4, #4]
 8006b80:	6014      	str	r4, [r2, #0]
 8006b82:	b003      	add	sp, #12
 8006b84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b88:	f000 b8e2 	b.w	8006d50 <__malloc_unlock>
 8006b8c:	42a3      	cmp	r3, r4
 8006b8e:	d908      	bls.n	8006ba2 <_free_r+0x46>
 8006b90:	6825      	ldr	r5, [r4, #0]
 8006b92:	1961      	adds	r1, r4, r5
 8006b94:	428b      	cmp	r3, r1
 8006b96:	bf01      	itttt	eq
 8006b98:	6819      	ldreq	r1, [r3, #0]
 8006b9a:	685b      	ldreq	r3, [r3, #4]
 8006b9c:	1949      	addeq	r1, r1, r5
 8006b9e:	6021      	streq	r1, [r4, #0]
 8006ba0:	e7ed      	b.n	8006b7e <_free_r+0x22>
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	b10b      	cbz	r3, 8006bac <_free_r+0x50>
 8006ba8:	42a3      	cmp	r3, r4
 8006baa:	d9fa      	bls.n	8006ba2 <_free_r+0x46>
 8006bac:	6811      	ldr	r1, [r2, #0]
 8006bae:	1855      	adds	r5, r2, r1
 8006bb0:	42a5      	cmp	r5, r4
 8006bb2:	d10b      	bne.n	8006bcc <_free_r+0x70>
 8006bb4:	6824      	ldr	r4, [r4, #0]
 8006bb6:	4421      	add	r1, r4
 8006bb8:	1854      	adds	r4, r2, r1
 8006bba:	42a3      	cmp	r3, r4
 8006bbc:	6011      	str	r1, [r2, #0]
 8006bbe:	d1e0      	bne.n	8006b82 <_free_r+0x26>
 8006bc0:	681c      	ldr	r4, [r3, #0]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	6053      	str	r3, [r2, #4]
 8006bc6:	440c      	add	r4, r1
 8006bc8:	6014      	str	r4, [r2, #0]
 8006bca:	e7da      	b.n	8006b82 <_free_r+0x26>
 8006bcc:	d902      	bls.n	8006bd4 <_free_r+0x78>
 8006bce:	230c      	movs	r3, #12
 8006bd0:	6003      	str	r3, [r0, #0]
 8006bd2:	e7d6      	b.n	8006b82 <_free_r+0x26>
 8006bd4:	6825      	ldr	r5, [r4, #0]
 8006bd6:	1961      	adds	r1, r4, r5
 8006bd8:	428b      	cmp	r3, r1
 8006bda:	bf04      	itt	eq
 8006bdc:	6819      	ldreq	r1, [r3, #0]
 8006bde:	685b      	ldreq	r3, [r3, #4]
 8006be0:	6063      	str	r3, [r4, #4]
 8006be2:	bf04      	itt	eq
 8006be4:	1949      	addeq	r1, r1, r5
 8006be6:	6021      	streq	r1, [r4, #0]
 8006be8:	6054      	str	r4, [r2, #4]
 8006bea:	e7ca      	b.n	8006b82 <_free_r+0x26>
 8006bec:	b003      	add	sp, #12
 8006bee:	bd30      	pop	{r4, r5, pc}
 8006bf0:	200004bc 	.word	0x200004bc

08006bf4 <malloc>:
 8006bf4:	4b02      	ldr	r3, [pc, #8]	; (8006c00 <malloc+0xc>)
 8006bf6:	4601      	mov	r1, r0
 8006bf8:	6818      	ldr	r0, [r3, #0]
 8006bfa:	f000 b823 	b.w	8006c44 <_malloc_r>
 8006bfe:	bf00      	nop
 8006c00:	20000098 	.word	0x20000098

08006c04 <sbrk_aligned>:
 8006c04:	b570      	push	{r4, r5, r6, lr}
 8006c06:	4e0e      	ldr	r6, [pc, #56]	; (8006c40 <sbrk_aligned+0x3c>)
 8006c08:	460c      	mov	r4, r1
 8006c0a:	6831      	ldr	r1, [r6, #0]
 8006c0c:	4605      	mov	r5, r0
 8006c0e:	b911      	cbnz	r1, 8006c16 <sbrk_aligned+0x12>
 8006c10:	f001 f89e 	bl	8007d50 <_sbrk_r>
 8006c14:	6030      	str	r0, [r6, #0]
 8006c16:	4621      	mov	r1, r4
 8006c18:	4628      	mov	r0, r5
 8006c1a:	f001 f899 	bl	8007d50 <_sbrk_r>
 8006c1e:	1c43      	adds	r3, r0, #1
 8006c20:	d00a      	beq.n	8006c38 <sbrk_aligned+0x34>
 8006c22:	1cc4      	adds	r4, r0, #3
 8006c24:	f024 0403 	bic.w	r4, r4, #3
 8006c28:	42a0      	cmp	r0, r4
 8006c2a:	d007      	beq.n	8006c3c <sbrk_aligned+0x38>
 8006c2c:	1a21      	subs	r1, r4, r0
 8006c2e:	4628      	mov	r0, r5
 8006c30:	f001 f88e 	bl	8007d50 <_sbrk_r>
 8006c34:	3001      	adds	r0, #1
 8006c36:	d101      	bne.n	8006c3c <sbrk_aligned+0x38>
 8006c38:	f04f 34ff 	mov.w	r4, #4294967295
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	bd70      	pop	{r4, r5, r6, pc}
 8006c40:	200004c0 	.word	0x200004c0

08006c44 <_malloc_r>:
 8006c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c48:	1ccd      	adds	r5, r1, #3
 8006c4a:	f025 0503 	bic.w	r5, r5, #3
 8006c4e:	3508      	adds	r5, #8
 8006c50:	2d0c      	cmp	r5, #12
 8006c52:	bf38      	it	cc
 8006c54:	250c      	movcc	r5, #12
 8006c56:	2d00      	cmp	r5, #0
 8006c58:	4607      	mov	r7, r0
 8006c5a:	db01      	blt.n	8006c60 <_malloc_r+0x1c>
 8006c5c:	42a9      	cmp	r1, r5
 8006c5e:	d905      	bls.n	8006c6c <_malloc_r+0x28>
 8006c60:	230c      	movs	r3, #12
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	2600      	movs	r6, #0
 8006c66:	4630      	mov	r0, r6
 8006c68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c6c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006d40 <_malloc_r+0xfc>
 8006c70:	f000 f868 	bl	8006d44 <__malloc_lock>
 8006c74:	f8d8 3000 	ldr.w	r3, [r8]
 8006c78:	461c      	mov	r4, r3
 8006c7a:	bb5c      	cbnz	r4, 8006cd4 <_malloc_r+0x90>
 8006c7c:	4629      	mov	r1, r5
 8006c7e:	4638      	mov	r0, r7
 8006c80:	f7ff ffc0 	bl	8006c04 <sbrk_aligned>
 8006c84:	1c43      	adds	r3, r0, #1
 8006c86:	4604      	mov	r4, r0
 8006c88:	d155      	bne.n	8006d36 <_malloc_r+0xf2>
 8006c8a:	f8d8 4000 	ldr.w	r4, [r8]
 8006c8e:	4626      	mov	r6, r4
 8006c90:	2e00      	cmp	r6, #0
 8006c92:	d145      	bne.n	8006d20 <_malloc_r+0xdc>
 8006c94:	2c00      	cmp	r4, #0
 8006c96:	d048      	beq.n	8006d2a <_malloc_r+0xe6>
 8006c98:	6823      	ldr	r3, [r4, #0]
 8006c9a:	4631      	mov	r1, r6
 8006c9c:	4638      	mov	r0, r7
 8006c9e:	eb04 0903 	add.w	r9, r4, r3
 8006ca2:	f001 f855 	bl	8007d50 <_sbrk_r>
 8006ca6:	4581      	cmp	r9, r0
 8006ca8:	d13f      	bne.n	8006d2a <_malloc_r+0xe6>
 8006caa:	6821      	ldr	r1, [r4, #0]
 8006cac:	1a6d      	subs	r5, r5, r1
 8006cae:	4629      	mov	r1, r5
 8006cb0:	4638      	mov	r0, r7
 8006cb2:	f7ff ffa7 	bl	8006c04 <sbrk_aligned>
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	d037      	beq.n	8006d2a <_malloc_r+0xe6>
 8006cba:	6823      	ldr	r3, [r4, #0]
 8006cbc:	442b      	add	r3, r5
 8006cbe:	6023      	str	r3, [r4, #0]
 8006cc0:	f8d8 3000 	ldr.w	r3, [r8]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d038      	beq.n	8006d3a <_malloc_r+0xf6>
 8006cc8:	685a      	ldr	r2, [r3, #4]
 8006cca:	42a2      	cmp	r2, r4
 8006ccc:	d12b      	bne.n	8006d26 <_malloc_r+0xe2>
 8006cce:	2200      	movs	r2, #0
 8006cd0:	605a      	str	r2, [r3, #4]
 8006cd2:	e00f      	b.n	8006cf4 <_malloc_r+0xb0>
 8006cd4:	6822      	ldr	r2, [r4, #0]
 8006cd6:	1b52      	subs	r2, r2, r5
 8006cd8:	d41f      	bmi.n	8006d1a <_malloc_r+0xd6>
 8006cda:	2a0b      	cmp	r2, #11
 8006cdc:	d917      	bls.n	8006d0e <_malloc_r+0xca>
 8006cde:	1961      	adds	r1, r4, r5
 8006ce0:	42a3      	cmp	r3, r4
 8006ce2:	6025      	str	r5, [r4, #0]
 8006ce4:	bf18      	it	ne
 8006ce6:	6059      	strne	r1, [r3, #4]
 8006ce8:	6863      	ldr	r3, [r4, #4]
 8006cea:	bf08      	it	eq
 8006cec:	f8c8 1000 	streq.w	r1, [r8]
 8006cf0:	5162      	str	r2, [r4, r5]
 8006cf2:	604b      	str	r3, [r1, #4]
 8006cf4:	4638      	mov	r0, r7
 8006cf6:	f104 060b 	add.w	r6, r4, #11
 8006cfa:	f000 f829 	bl	8006d50 <__malloc_unlock>
 8006cfe:	f026 0607 	bic.w	r6, r6, #7
 8006d02:	1d23      	adds	r3, r4, #4
 8006d04:	1af2      	subs	r2, r6, r3
 8006d06:	d0ae      	beq.n	8006c66 <_malloc_r+0x22>
 8006d08:	1b9b      	subs	r3, r3, r6
 8006d0a:	50a3      	str	r3, [r4, r2]
 8006d0c:	e7ab      	b.n	8006c66 <_malloc_r+0x22>
 8006d0e:	42a3      	cmp	r3, r4
 8006d10:	6862      	ldr	r2, [r4, #4]
 8006d12:	d1dd      	bne.n	8006cd0 <_malloc_r+0x8c>
 8006d14:	f8c8 2000 	str.w	r2, [r8]
 8006d18:	e7ec      	b.n	8006cf4 <_malloc_r+0xb0>
 8006d1a:	4623      	mov	r3, r4
 8006d1c:	6864      	ldr	r4, [r4, #4]
 8006d1e:	e7ac      	b.n	8006c7a <_malloc_r+0x36>
 8006d20:	4634      	mov	r4, r6
 8006d22:	6876      	ldr	r6, [r6, #4]
 8006d24:	e7b4      	b.n	8006c90 <_malloc_r+0x4c>
 8006d26:	4613      	mov	r3, r2
 8006d28:	e7cc      	b.n	8006cc4 <_malloc_r+0x80>
 8006d2a:	230c      	movs	r3, #12
 8006d2c:	603b      	str	r3, [r7, #0]
 8006d2e:	4638      	mov	r0, r7
 8006d30:	f000 f80e 	bl	8006d50 <__malloc_unlock>
 8006d34:	e797      	b.n	8006c66 <_malloc_r+0x22>
 8006d36:	6025      	str	r5, [r4, #0]
 8006d38:	e7dc      	b.n	8006cf4 <_malloc_r+0xb0>
 8006d3a:	605b      	str	r3, [r3, #4]
 8006d3c:	deff      	udf	#255	; 0xff
 8006d3e:	bf00      	nop
 8006d40:	200004bc 	.word	0x200004bc

08006d44 <__malloc_lock>:
 8006d44:	4801      	ldr	r0, [pc, #4]	; (8006d4c <__malloc_lock+0x8>)
 8006d46:	f7ff b88a 	b.w	8005e5e <__retarget_lock_acquire_recursive>
 8006d4a:	bf00      	nop
 8006d4c:	200004b8 	.word	0x200004b8

08006d50 <__malloc_unlock>:
 8006d50:	4801      	ldr	r0, [pc, #4]	; (8006d58 <__malloc_unlock+0x8>)
 8006d52:	f7ff b885 	b.w	8005e60 <__retarget_lock_release_recursive>
 8006d56:	bf00      	nop
 8006d58:	200004b8 	.word	0x200004b8

08006d5c <_Balloc>:
 8006d5c:	b570      	push	{r4, r5, r6, lr}
 8006d5e:	69c6      	ldr	r6, [r0, #28]
 8006d60:	4604      	mov	r4, r0
 8006d62:	460d      	mov	r5, r1
 8006d64:	b976      	cbnz	r6, 8006d84 <_Balloc+0x28>
 8006d66:	2010      	movs	r0, #16
 8006d68:	f7ff ff44 	bl	8006bf4 <malloc>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	61e0      	str	r0, [r4, #28]
 8006d70:	b920      	cbnz	r0, 8006d7c <_Balloc+0x20>
 8006d72:	4b18      	ldr	r3, [pc, #96]	; (8006dd4 <_Balloc+0x78>)
 8006d74:	4818      	ldr	r0, [pc, #96]	; (8006dd8 <_Balloc+0x7c>)
 8006d76:	216b      	movs	r1, #107	; 0x6b
 8006d78:	f001 f808 	bl	8007d8c <__assert_func>
 8006d7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d80:	6006      	str	r6, [r0, #0]
 8006d82:	60c6      	str	r6, [r0, #12]
 8006d84:	69e6      	ldr	r6, [r4, #28]
 8006d86:	68f3      	ldr	r3, [r6, #12]
 8006d88:	b183      	cbz	r3, 8006dac <_Balloc+0x50>
 8006d8a:	69e3      	ldr	r3, [r4, #28]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d92:	b9b8      	cbnz	r0, 8006dc4 <_Balloc+0x68>
 8006d94:	2101      	movs	r1, #1
 8006d96:	fa01 f605 	lsl.w	r6, r1, r5
 8006d9a:	1d72      	adds	r2, r6, #5
 8006d9c:	0092      	lsls	r2, r2, #2
 8006d9e:	4620      	mov	r0, r4
 8006da0:	f001 f812 	bl	8007dc8 <_calloc_r>
 8006da4:	b160      	cbz	r0, 8006dc0 <_Balloc+0x64>
 8006da6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006daa:	e00e      	b.n	8006dca <_Balloc+0x6e>
 8006dac:	2221      	movs	r2, #33	; 0x21
 8006dae:	2104      	movs	r1, #4
 8006db0:	4620      	mov	r0, r4
 8006db2:	f001 f809 	bl	8007dc8 <_calloc_r>
 8006db6:	69e3      	ldr	r3, [r4, #28]
 8006db8:	60f0      	str	r0, [r6, #12]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1e4      	bne.n	8006d8a <_Balloc+0x2e>
 8006dc0:	2000      	movs	r0, #0
 8006dc2:	bd70      	pop	{r4, r5, r6, pc}
 8006dc4:	6802      	ldr	r2, [r0, #0]
 8006dc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006dca:	2300      	movs	r3, #0
 8006dcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006dd0:	e7f7      	b.n	8006dc2 <_Balloc+0x66>
 8006dd2:	bf00      	nop
 8006dd4:	08008231 	.word	0x08008231
 8006dd8:	080082b1 	.word	0x080082b1

08006ddc <_Bfree>:
 8006ddc:	b570      	push	{r4, r5, r6, lr}
 8006dde:	69c6      	ldr	r6, [r0, #28]
 8006de0:	4605      	mov	r5, r0
 8006de2:	460c      	mov	r4, r1
 8006de4:	b976      	cbnz	r6, 8006e04 <_Bfree+0x28>
 8006de6:	2010      	movs	r0, #16
 8006de8:	f7ff ff04 	bl	8006bf4 <malloc>
 8006dec:	4602      	mov	r2, r0
 8006dee:	61e8      	str	r0, [r5, #28]
 8006df0:	b920      	cbnz	r0, 8006dfc <_Bfree+0x20>
 8006df2:	4b09      	ldr	r3, [pc, #36]	; (8006e18 <_Bfree+0x3c>)
 8006df4:	4809      	ldr	r0, [pc, #36]	; (8006e1c <_Bfree+0x40>)
 8006df6:	218f      	movs	r1, #143	; 0x8f
 8006df8:	f000 ffc8 	bl	8007d8c <__assert_func>
 8006dfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e00:	6006      	str	r6, [r0, #0]
 8006e02:	60c6      	str	r6, [r0, #12]
 8006e04:	b13c      	cbz	r4, 8006e16 <_Bfree+0x3a>
 8006e06:	69eb      	ldr	r3, [r5, #28]
 8006e08:	6862      	ldr	r2, [r4, #4]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e10:	6021      	str	r1, [r4, #0]
 8006e12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e16:	bd70      	pop	{r4, r5, r6, pc}
 8006e18:	08008231 	.word	0x08008231
 8006e1c:	080082b1 	.word	0x080082b1

08006e20 <__multadd>:
 8006e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e24:	690d      	ldr	r5, [r1, #16]
 8006e26:	4607      	mov	r7, r0
 8006e28:	460c      	mov	r4, r1
 8006e2a:	461e      	mov	r6, r3
 8006e2c:	f101 0c14 	add.w	ip, r1, #20
 8006e30:	2000      	movs	r0, #0
 8006e32:	f8dc 3000 	ldr.w	r3, [ip]
 8006e36:	b299      	uxth	r1, r3
 8006e38:	fb02 6101 	mla	r1, r2, r1, r6
 8006e3c:	0c1e      	lsrs	r6, r3, #16
 8006e3e:	0c0b      	lsrs	r3, r1, #16
 8006e40:	fb02 3306 	mla	r3, r2, r6, r3
 8006e44:	b289      	uxth	r1, r1
 8006e46:	3001      	adds	r0, #1
 8006e48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e4c:	4285      	cmp	r5, r0
 8006e4e:	f84c 1b04 	str.w	r1, [ip], #4
 8006e52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e56:	dcec      	bgt.n	8006e32 <__multadd+0x12>
 8006e58:	b30e      	cbz	r6, 8006e9e <__multadd+0x7e>
 8006e5a:	68a3      	ldr	r3, [r4, #8]
 8006e5c:	42ab      	cmp	r3, r5
 8006e5e:	dc19      	bgt.n	8006e94 <__multadd+0x74>
 8006e60:	6861      	ldr	r1, [r4, #4]
 8006e62:	4638      	mov	r0, r7
 8006e64:	3101      	adds	r1, #1
 8006e66:	f7ff ff79 	bl	8006d5c <_Balloc>
 8006e6a:	4680      	mov	r8, r0
 8006e6c:	b928      	cbnz	r0, 8006e7a <__multadd+0x5a>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	4b0c      	ldr	r3, [pc, #48]	; (8006ea4 <__multadd+0x84>)
 8006e72:	480d      	ldr	r0, [pc, #52]	; (8006ea8 <__multadd+0x88>)
 8006e74:	21ba      	movs	r1, #186	; 0xba
 8006e76:	f000 ff89 	bl	8007d8c <__assert_func>
 8006e7a:	6922      	ldr	r2, [r4, #16]
 8006e7c:	3202      	adds	r2, #2
 8006e7e:	f104 010c 	add.w	r1, r4, #12
 8006e82:	0092      	lsls	r2, r2, #2
 8006e84:	300c      	adds	r0, #12
 8006e86:	f000 ff73 	bl	8007d70 <memcpy>
 8006e8a:	4621      	mov	r1, r4
 8006e8c:	4638      	mov	r0, r7
 8006e8e:	f7ff ffa5 	bl	8006ddc <_Bfree>
 8006e92:	4644      	mov	r4, r8
 8006e94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e98:	3501      	adds	r5, #1
 8006e9a:	615e      	str	r6, [r3, #20]
 8006e9c:	6125      	str	r5, [r4, #16]
 8006e9e:	4620      	mov	r0, r4
 8006ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ea4:	080082a0 	.word	0x080082a0
 8006ea8:	080082b1 	.word	0x080082b1

08006eac <__hi0bits>:
 8006eac:	0c03      	lsrs	r3, r0, #16
 8006eae:	041b      	lsls	r3, r3, #16
 8006eb0:	b9d3      	cbnz	r3, 8006ee8 <__hi0bits+0x3c>
 8006eb2:	0400      	lsls	r0, r0, #16
 8006eb4:	2310      	movs	r3, #16
 8006eb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006eba:	bf04      	itt	eq
 8006ebc:	0200      	lsleq	r0, r0, #8
 8006ebe:	3308      	addeq	r3, #8
 8006ec0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006ec4:	bf04      	itt	eq
 8006ec6:	0100      	lsleq	r0, r0, #4
 8006ec8:	3304      	addeq	r3, #4
 8006eca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006ece:	bf04      	itt	eq
 8006ed0:	0080      	lsleq	r0, r0, #2
 8006ed2:	3302      	addeq	r3, #2
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	db05      	blt.n	8006ee4 <__hi0bits+0x38>
 8006ed8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006edc:	f103 0301 	add.w	r3, r3, #1
 8006ee0:	bf08      	it	eq
 8006ee2:	2320      	moveq	r3, #32
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	4770      	bx	lr
 8006ee8:	2300      	movs	r3, #0
 8006eea:	e7e4      	b.n	8006eb6 <__hi0bits+0xa>

08006eec <__lo0bits>:
 8006eec:	6803      	ldr	r3, [r0, #0]
 8006eee:	f013 0207 	ands.w	r2, r3, #7
 8006ef2:	d00c      	beq.n	8006f0e <__lo0bits+0x22>
 8006ef4:	07d9      	lsls	r1, r3, #31
 8006ef6:	d422      	bmi.n	8006f3e <__lo0bits+0x52>
 8006ef8:	079a      	lsls	r2, r3, #30
 8006efa:	bf49      	itett	mi
 8006efc:	085b      	lsrmi	r3, r3, #1
 8006efe:	089b      	lsrpl	r3, r3, #2
 8006f00:	6003      	strmi	r3, [r0, #0]
 8006f02:	2201      	movmi	r2, #1
 8006f04:	bf5c      	itt	pl
 8006f06:	6003      	strpl	r3, [r0, #0]
 8006f08:	2202      	movpl	r2, #2
 8006f0a:	4610      	mov	r0, r2
 8006f0c:	4770      	bx	lr
 8006f0e:	b299      	uxth	r1, r3
 8006f10:	b909      	cbnz	r1, 8006f16 <__lo0bits+0x2a>
 8006f12:	0c1b      	lsrs	r3, r3, #16
 8006f14:	2210      	movs	r2, #16
 8006f16:	b2d9      	uxtb	r1, r3
 8006f18:	b909      	cbnz	r1, 8006f1e <__lo0bits+0x32>
 8006f1a:	3208      	adds	r2, #8
 8006f1c:	0a1b      	lsrs	r3, r3, #8
 8006f1e:	0719      	lsls	r1, r3, #28
 8006f20:	bf04      	itt	eq
 8006f22:	091b      	lsreq	r3, r3, #4
 8006f24:	3204      	addeq	r2, #4
 8006f26:	0799      	lsls	r1, r3, #30
 8006f28:	bf04      	itt	eq
 8006f2a:	089b      	lsreq	r3, r3, #2
 8006f2c:	3202      	addeq	r2, #2
 8006f2e:	07d9      	lsls	r1, r3, #31
 8006f30:	d403      	bmi.n	8006f3a <__lo0bits+0x4e>
 8006f32:	085b      	lsrs	r3, r3, #1
 8006f34:	f102 0201 	add.w	r2, r2, #1
 8006f38:	d003      	beq.n	8006f42 <__lo0bits+0x56>
 8006f3a:	6003      	str	r3, [r0, #0]
 8006f3c:	e7e5      	b.n	8006f0a <__lo0bits+0x1e>
 8006f3e:	2200      	movs	r2, #0
 8006f40:	e7e3      	b.n	8006f0a <__lo0bits+0x1e>
 8006f42:	2220      	movs	r2, #32
 8006f44:	e7e1      	b.n	8006f0a <__lo0bits+0x1e>
	...

08006f48 <__i2b>:
 8006f48:	b510      	push	{r4, lr}
 8006f4a:	460c      	mov	r4, r1
 8006f4c:	2101      	movs	r1, #1
 8006f4e:	f7ff ff05 	bl	8006d5c <_Balloc>
 8006f52:	4602      	mov	r2, r0
 8006f54:	b928      	cbnz	r0, 8006f62 <__i2b+0x1a>
 8006f56:	4b05      	ldr	r3, [pc, #20]	; (8006f6c <__i2b+0x24>)
 8006f58:	4805      	ldr	r0, [pc, #20]	; (8006f70 <__i2b+0x28>)
 8006f5a:	f240 1145 	movw	r1, #325	; 0x145
 8006f5e:	f000 ff15 	bl	8007d8c <__assert_func>
 8006f62:	2301      	movs	r3, #1
 8006f64:	6144      	str	r4, [r0, #20]
 8006f66:	6103      	str	r3, [r0, #16]
 8006f68:	bd10      	pop	{r4, pc}
 8006f6a:	bf00      	nop
 8006f6c:	080082a0 	.word	0x080082a0
 8006f70:	080082b1 	.word	0x080082b1

08006f74 <__multiply>:
 8006f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f78:	4691      	mov	r9, r2
 8006f7a:	690a      	ldr	r2, [r1, #16]
 8006f7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	bfb8      	it	lt
 8006f84:	460b      	movlt	r3, r1
 8006f86:	460c      	mov	r4, r1
 8006f88:	bfbc      	itt	lt
 8006f8a:	464c      	movlt	r4, r9
 8006f8c:	4699      	movlt	r9, r3
 8006f8e:	6927      	ldr	r7, [r4, #16]
 8006f90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f94:	68a3      	ldr	r3, [r4, #8]
 8006f96:	6861      	ldr	r1, [r4, #4]
 8006f98:	eb07 060a 	add.w	r6, r7, sl
 8006f9c:	42b3      	cmp	r3, r6
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	bfb8      	it	lt
 8006fa2:	3101      	addlt	r1, #1
 8006fa4:	f7ff feda 	bl	8006d5c <_Balloc>
 8006fa8:	b930      	cbnz	r0, 8006fb8 <__multiply+0x44>
 8006faa:	4602      	mov	r2, r0
 8006fac:	4b44      	ldr	r3, [pc, #272]	; (80070c0 <__multiply+0x14c>)
 8006fae:	4845      	ldr	r0, [pc, #276]	; (80070c4 <__multiply+0x150>)
 8006fb0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006fb4:	f000 feea 	bl	8007d8c <__assert_func>
 8006fb8:	f100 0514 	add.w	r5, r0, #20
 8006fbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006fc0:	462b      	mov	r3, r5
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	4543      	cmp	r3, r8
 8006fc6:	d321      	bcc.n	800700c <__multiply+0x98>
 8006fc8:	f104 0314 	add.w	r3, r4, #20
 8006fcc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006fd0:	f109 0314 	add.w	r3, r9, #20
 8006fd4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006fd8:	9202      	str	r2, [sp, #8]
 8006fda:	1b3a      	subs	r2, r7, r4
 8006fdc:	3a15      	subs	r2, #21
 8006fde:	f022 0203 	bic.w	r2, r2, #3
 8006fe2:	3204      	adds	r2, #4
 8006fe4:	f104 0115 	add.w	r1, r4, #21
 8006fe8:	428f      	cmp	r7, r1
 8006fea:	bf38      	it	cc
 8006fec:	2204      	movcc	r2, #4
 8006fee:	9201      	str	r2, [sp, #4]
 8006ff0:	9a02      	ldr	r2, [sp, #8]
 8006ff2:	9303      	str	r3, [sp, #12]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d80c      	bhi.n	8007012 <__multiply+0x9e>
 8006ff8:	2e00      	cmp	r6, #0
 8006ffa:	dd03      	ble.n	8007004 <__multiply+0x90>
 8006ffc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007000:	2b00      	cmp	r3, #0
 8007002:	d05b      	beq.n	80070bc <__multiply+0x148>
 8007004:	6106      	str	r6, [r0, #16]
 8007006:	b005      	add	sp, #20
 8007008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800700c:	f843 2b04 	str.w	r2, [r3], #4
 8007010:	e7d8      	b.n	8006fc4 <__multiply+0x50>
 8007012:	f8b3 a000 	ldrh.w	sl, [r3]
 8007016:	f1ba 0f00 	cmp.w	sl, #0
 800701a:	d024      	beq.n	8007066 <__multiply+0xf2>
 800701c:	f104 0e14 	add.w	lr, r4, #20
 8007020:	46a9      	mov	r9, r5
 8007022:	f04f 0c00 	mov.w	ip, #0
 8007026:	f85e 2b04 	ldr.w	r2, [lr], #4
 800702a:	f8d9 1000 	ldr.w	r1, [r9]
 800702e:	fa1f fb82 	uxth.w	fp, r2
 8007032:	b289      	uxth	r1, r1
 8007034:	fb0a 110b 	mla	r1, sl, fp, r1
 8007038:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800703c:	f8d9 2000 	ldr.w	r2, [r9]
 8007040:	4461      	add	r1, ip
 8007042:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007046:	fb0a c20b 	mla	r2, sl, fp, ip
 800704a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800704e:	b289      	uxth	r1, r1
 8007050:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007054:	4577      	cmp	r7, lr
 8007056:	f849 1b04 	str.w	r1, [r9], #4
 800705a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800705e:	d8e2      	bhi.n	8007026 <__multiply+0xb2>
 8007060:	9a01      	ldr	r2, [sp, #4]
 8007062:	f845 c002 	str.w	ip, [r5, r2]
 8007066:	9a03      	ldr	r2, [sp, #12]
 8007068:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800706c:	3304      	adds	r3, #4
 800706e:	f1b9 0f00 	cmp.w	r9, #0
 8007072:	d021      	beq.n	80070b8 <__multiply+0x144>
 8007074:	6829      	ldr	r1, [r5, #0]
 8007076:	f104 0c14 	add.w	ip, r4, #20
 800707a:	46ae      	mov	lr, r5
 800707c:	f04f 0a00 	mov.w	sl, #0
 8007080:	f8bc b000 	ldrh.w	fp, [ip]
 8007084:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007088:	fb09 220b 	mla	r2, r9, fp, r2
 800708c:	4452      	add	r2, sl
 800708e:	b289      	uxth	r1, r1
 8007090:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007094:	f84e 1b04 	str.w	r1, [lr], #4
 8007098:	f85c 1b04 	ldr.w	r1, [ip], #4
 800709c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80070a0:	f8be 1000 	ldrh.w	r1, [lr]
 80070a4:	fb09 110a 	mla	r1, r9, sl, r1
 80070a8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80070ac:	4567      	cmp	r7, ip
 80070ae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80070b2:	d8e5      	bhi.n	8007080 <__multiply+0x10c>
 80070b4:	9a01      	ldr	r2, [sp, #4]
 80070b6:	50a9      	str	r1, [r5, r2]
 80070b8:	3504      	adds	r5, #4
 80070ba:	e799      	b.n	8006ff0 <__multiply+0x7c>
 80070bc:	3e01      	subs	r6, #1
 80070be:	e79b      	b.n	8006ff8 <__multiply+0x84>
 80070c0:	080082a0 	.word	0x080082a0
 80070c4:	080082b1 	.word	0x080082b1

080070c8 <__pow5mult>:
 80070c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070cc:	4615      	mov	r5, r2
 80070ce:	f012 0203 	ands.w	r2, r2, #3
 80070d2:	4606      	mov	r6, r0
 80070d4:	460f      	mov	r7, r1
 80070d6:	d007      	beq.n	80070e8 <__pow5mult+0x20>
 80070d8:	4c25      	ldr	r4, [pc, #148]	; (8007170 <__pow5mult+0xa8>)
 80070da:	3a01      	subs	r2, #1
 80070dc:	2300      	movs	r3, #0
 80070de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070e2:	f7ff fe9d 	bl	8006e20 <__multadd>
 80070e6:	4607      	mov	r7, r0
 80070e8:	10ad      	asrs	r5, r5, #2
 80070ea:	d03d      	beq.n	8007168 <__pow5mult+0xa0>
 80070ec:	69f4      	ldr	r4, [r6, #28]
 80070ee:	b97c      	cbnz	r4, 8007110 <__pow5mult+0x48>
 80070f0:	2010      	movs	r0, #16
 80070f2:	f7ff fd7f 	bl	8006bf4 <malloc>
 80070f6:	4602      	mov	r2, r0
 80070f8:	61f0      	str	r0, [r6, #28]
 80070fa:	b928      	cbnz	r0, 8007108 <__pow5mult+0x40>
 80070fc:	4b1d      	ldr	r3, [pc, #116]	; (8007174 <__pow5mult+0xac>)
 80070fe:	481e      	ldr	r0, [pc, #120]	; (8007178 <__pow5mult+0xb0>)
 8007100:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007104:	f000 fe42 	bl	8007d8c <__assert_func>
 8007108:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800710c:	6004      	str	r4, [r0, #0]
 800710e:	60c4      	str	r4, [r0, #12]
 8007110:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007114:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007118:	b94c      	cbnz	r4, 800712e <__pow5mult+0x66>
 800711a:	f240 2171 	movw	r1, #625	; 0x271
 800711e:	4630      	mov	r0, r6
 8007120:	f7ff ff12 	bl	8006f48 <__i2b>
 8007124:	2300      	movs	r3, #0
 8007126:	f8c8 0008 	str.w	r0, [r8, #8]
 800712a:	4604      	mov	r4, r0
 800712c:	6003      	str	r3, [r0, #0]
 800712e:	f04f 0900 	mov.w	r9, #0
 8007132:	07eb      	lsls	r3, r5, #31
 8007134:	d50a      	bpl.n	800714c <__pow5mult+0x84>
 8007136:	4639      	mov	r1, r7
 8007138:	4622      	mov	r2, r4
 800713a:	4630      	mov	r0, r6
 800713c:	f7ff ff1a 	bl	8006f74 <__multiply>
 8007140:	4639      	mov	r1, r7
 8007142:	4680      	mov	r8, r0
 8007144:	4630      	mov	r0, r6
 8007146:	f7ff fe49 	bl	8006ddc <_Bfree>
 800714a:	4647      	mov	r7, r8
 800714c:	106d      	asrs	r5, r5, #1
 800714e:	d00b      	beq.n	8007168 <__pow5mult+0xa0>
 8007150:	6820      	ldr	r0, [r4, #0]
 8007152:	b938      	cbnz	r0, 8007164 <__pow5mult+0x9c>
 8007154:	4622      	mov	r2, r4
 8007156:	4621      	mov	r1, r4
 8007158:	4630      	mov	r0, r6
 800715a:	f7ff ff0b 	bl	8006f74 <__multiply>
 800715e:	6020      	str	r0, [r4, #0]
 8007160:	f8c0 9000 	str.w	r9, [r0]
 8007164:	4604      	mov	r4, r0
 8007166:	e7e4      	b.n	8007132 <__pow5mult+0x6a>
 8007168:	4638      	mov	r0, r7
 800716a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800716e:	bf00      	nop
 8007170:	08008400 	.word	0x08008400
 8007174:	08008231 	.word	0x08008231
 8007178:	080082b1 	.word	0x080082b1

0800717c <__lshift>:
 800717c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007180:	460c      	mov	r4, r1
 8007182:	6849      	ldr	r1, [r1, #4]
 8007184:	6923      	ldr	r3, [r4, #16]
 8007186:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800718a:	68a3      	ldr	r3, [r4, #8]
 800718c:	4607      	mov	r7, r0
 800718e:	4691      	mov	r9, r2
 8007190:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007194:	f108 0601 	add.w	r6, r8, #1
 8007198:	42b3      	cmp	r3, r6
 800719a:	db0b      	blt.n	80071b4 <__lshift+0x38>
 800719c:	4638      	mov	r0, r7
 800719e:	f7ff fddd 	bl	8006d5c <_Balloc>
 80071a2:	4605      	mov	r5, r0
 80071a4:	b948      	cbnz	r0, 80071ba <__lshift+0x3e>
 80071a6:	4602      	mov	r2, r0
 80071a8:	4b28      	ldr	r3, [pc, #160]	; (800724c <__lshift+0xd0>)
 80071aa:	4829      	ldr	r0, [pc, #164]	; (8007250 <__lshift+0xd4>)
 80071ac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80071b0:	f000 fdec 	bl	8007d8c <__assert_func>
 80071b4:	3101      	adds	r1, #1
 80071b6:	005b      	lsls	r3, r3, #1
 80071b8:	e7ee      	b.n	8007198 <__lshift+0x1c>
 80071ba:	2300      	movs	r3, #0
 80071bc:	f100 0114 	add.w	r1, r0, #20
 80071c0:	f100 0210 	add.w	r2, r0, #16
 80071c4:	4618      	mov	r0, r3
 80071c6:	4553      	cmp	r3, sl
 80071c8:	db33      	blt.n	8007232 <__lshift+0xb6>
 80071ca:	6920      	ldr	r0, [r4, #16]
 80071cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071d0:	f104 0314 	add.w	r3, r4, #20
 80071d4:	f019 091f 	ands.w	r9, r9, #31
 80071d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071e0:	d02b      	beq.n	800723a <__lshift+0xbe>
 80071e2:	f1c9 0e20 	rsb	lr, r9, #32
 80071e6:	468a      	mov	sl, r1
 80071e8:	2200      	movs	r2, #0
 80071ea:	6818      	ldr	r0, [r3, #0]
 80071ec:	fa00 f009 	lsl.w	r0, r0, r9
 80071f0:	4310      	orrs	r0, r2
 80071f2:	f84a 0b04 	str.w	r0, [sl], #4
 80071f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80071fa:	459c      	cmp	ip, r3
 80071fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007200:	d8f3      	bhi.n	80071ea <__lshift+0x6e>
 8007202:	ebac 0304 	sub.w	r3, ip, r4
 8007206:	3b15      	subs	r3, #21
 8007208:	f023 0303 	bic.w	r3, r3, #3
 800720c:	3304      	adds	r3, #4
 800720e:	f104 0015 	add.w	r0, r4, #21
 8007212:	4584      	cmp	ip, r0
 8007214:	bf38      	it	cc
 8007216:	2304      	movcc	r3, #4
 8007218:	50ca      	str	r2, [r1, r3]
 800721a:	b10a      	cbz	r2, 8007220 <__lshift+0xa4>
 800721c:	f108 0602 	add.w	r6, r8, #2
 8007220:	3e01      	subs	r6, #1
 8007222:	4638      	mov	r0, r7
 8007224:	612e      	str	r6, [r5, #16]
 8007226:	4621      	mov	r1, r4
 8007228:	f7ff fdd8 	bl	8006ddc <_Bfree>
 800722c:	4628      	mov	r0, r5
 800722e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007232:	f842 0f04 	str.w	r0, [r2, #4]!
 8007236:	3301      	adds	r3, #1
 8007238:	e7c5      	b.n	80071c6 <__lshift+0x4a>
 800723a:	3904      	subs	r1, #4
 800723c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007240:	f841 2f04 	str.w	r2, [r1, #4]!
 8007244:	459c      	cmp	ip, r3
 8007246:	d8f9      	bhi.n	800723c <__lshift+0xc0>
 8007248:	e7ea      	b.n	8007220 <__lshift+0xa4>
 800724a:	bf00      	nop
 800724c:	080082a0 	.word	0x080082a0
 8007250:	080082b1 	.word	0x080082b1

08007254 <__mcmp>:
 8007254:	b530      	push	{r4, r5, lr}
 8007256:	6902      	ldr	r2, [r0, #16]
 8007258:	690c      	ldr	r4, [r1, #16]
 800725a:	1b12      	subs	r2, r2, r4
 800725c:	d10e      	bne.n	800727c <__mcmp+0x28>
 800725e:	f100 0314 	add.w	r3, r0, #20
 8007262:	3114      	adds	r1, #20
 8007264:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007268:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800726c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007270:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007274:	42a5      	cmp	r5, r4
 8007276:	d003      	beq.n	8007280 <__mcmp+0x2c>
 8007278:	d305      	bcc.n	8007286 <__mcmp+0x32>
 800727a:	2201      	movs	r2, #1
 800727c:	4610      	mov	r0, r2
 800727e:	bd30      	pop	{r4, r5, pc}
 8007280:	4283      	cmp	r3, r0
 8007282:	d3f3      	bcc.n	800726c <__mcmp+0x18>
 8007284:	e7fa      	b.n	800727c <__mcmp+0x28>
 8007286:	f04f 32ff 	mov.w	r2, #4294967295
 800728a:	e7f7      	b.n	800727c <__mcmp+0x28>

0800728c <__mdiff>:
 800728c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007290:	460c      	mov	r4, r1
 8007292:	4606      	mov	r6, r0
 8007294:	4611      	mov	r1, r2
 8007296:	4620      	mov	r0, r4
 8007298:	4690      	mov	r8, r2
 800729a:	f7ff ffdb 	bl	8007254 <__mcmp>
 800729e:	1e05      	subs	r5, r0, #0
 80072a0:	d110      	bne.n	80072c4 <__mdiff+0x38>
 80072a2:	4629      	mov	r1, r5
 80072a4:	4630      	mov	r0, r6
 80072a6:	f7ff fd59 	bl	8006d5c <_Balloc>
 80072aa:	b930      	cbnz	r0, 80072ba <__mdiff+0x2e>
 80072ac:	4b3a      	ldr	r3, [pc, #232]	; (8007398 <__mdiff+0x10c>)
 80072ae:	4602      	mov	r2, r0
 80072b0:	f240 2137 	movw	r1, #567	; 0x237
 80072b4:	4839      	ldr	r0, [pc, #228]	; (800739c <__mdiff+0x110>)
 80072b6:	f000 fd69 	bl	8007d8c <__assert_func>
 80072ba:	2301      	movs	r3, #1
 80072bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80072c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c4:	bfa4      	itt	ge
 80072c6:	4643      	movge	r3, r8
 80072c8:	46a0      	movge	r8, r4
 80072ca:	4630      	mov	r0, r6
 80072cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80072d0:	bfa6      	itte	ge
 80072d2:	461c      	movge	r4, r3
 80072d4:	2500      	movge	r5, #0
 80072d6:	2501      	movlt	r5, #1
 80072d8:	f7ff fd40 	bl	8006d5c <_Balloc>
 80072dc:	b920      	cbnz	r0, 80072e8 <__mdiff+0x5c>
 80072de:	4b2e      	ldr	r3, [pc, #184]	; (8007398 <__mdiff+0x10c>)
 80072e0:	4602      	mov	r2, r0
 80072e2:	f240 2145 	movw	r1, #581	; 0x245
 80072e6:	e7e5      	b.n	80072b4 <__mdiff+0x28>
 80072e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80072ec:	6926      	ldr	r6, [r4, #16]
 80072ee:	60c5      	str	r5, [r0, #12]
 80072f0:	f104 0914 	add.w	r9, r4, #20
 80072f4:	f108 0514 	add.w	r5, r8, #20
 80072f8:	f100 0e14 	add.w	lr, r0, #20
 80072fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007300:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007304:	f108 0210 	add.w	r2, r8, #16
 8007308:	46f2      	mov	sl, lr
 800730a:	2100      	movs	r1, #0
 800730c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007310:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007314:	fa11 f88b 	uxtah	r8, r1, fp
 8007318:	b299      	uxth	r1, r3
 800731a:	0c1b      	lsrs	r3, r3, #16
 800731c:	eba8 0801 	sub.w	r8, r8, r1
 8007320:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007324:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007328:	fa1f f888 	uxth.w	r8, r8
 800732c:	1419      	asrs	r1, r3, #16
 800732e:	454e      	cmp	r6, r9
 8007330:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007334:	f84a 3b04 	str.w	r3, [sl], #4
 8007338:	d8e8      	bhi.n	800730c <__mdiff+0x80>
 800733a:	1b33      	subs	r3, r6, r4
 800733c:	3b15      	subs	r3, #21
 800733e:	f023 0303 	bic.w	r3, r3, #3
 8007342:	3304      	adds	r3, #4
 8007344:	3415      	adds	r4, #21
 8007346:	42a6      	cmp	r6, r4
 8007348:	bf38      	it	cc
 800734a:	2304      	movcc	r3, #4
 800734c:	441d      	add	r5, r3
 800734e:	4473      	add	r3, lr
 8007350:	469e      	mov	lr, r3
 8007352:	462e      	mov	r6, r5
 8007354:	4566      	cmp	r6, ip
 8007356:	d30e      	bcc.n	8007376 <__mdiff+0xea>
 8007358:	f10c 0203 	add.w	r2, ip, #3
 800735c:	1b52      	subs	r2, r2, r5
 800735e:	f022 0203 	bic.w	r2, r2, #3
 8007362:	3d03      	subs	r5, #3
 8007364:	45ac      	cmp	ip, r5
 8007366:	bf38      	it	cc
 8007368:	2200      	movcc	r2, #0
 800736a:	4413      	add	r3, r2
 800736c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007370:	b17a      	cbz	r2, 8007392 <__mdiff+0x106>
 8007372:	6107      	str	r7, [r0, #16]
 8007374:	e7a4      	b.n	80072c0 <__mdiff+0x34>
 8007376:	f856 8b04 	ldr.w	r8, [r6], #4
 800737a:	fa11 f288 	uxtah	r2, r1, r8
 800737e:	1414      	asrs	r4, r2, #16
 8007380:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007384:	b292      	uxth	r2, r2
 8007386:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800738a:	f84e 2b04 	str.w	r2, [lr], #4
 800738e:	1421      	asrs	r1, r4, #16
 8007390:	e7e0      	b.n	8007354 <__mdiff+0xc8>
 8007392:	3f01      	subs	r7, #1
 8007394:	e7ea      	b.n	800736c <__mdiff+0xe0>
 8007396:	bf00      	nop
 8007398:	080082a0 	.word	0x080082a0
 800739c:	080082b1 	.word	0x080082b1

080073a0 <__d2b>:
 80073a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80073a4:	460f      	mov	r7, r1
 80073a6:	2101      	movs	r1, #1
 80073a8:	ec59 8b10 	vmov	r8, r9, d0
 80073ac:	4616      	mov	r6, r2
 80073ae:	f7ff fcd5 	bl	8006d5c <_Balloc>
 80073b2:	4604      	mov	r4, r0
 80073b4:	b930      	cbnz	r0, 80073c4 <__d2b+0x24>
 80073b6:	4602      	mov	r2, r0
 80073b8:	4b24      	ldr	r3, [pc, #144]	; (800744c <__d2b+0xac>)
 80073ba:	4825      	ldr	r0, [pc, #148]	; (8007450 <__d2b+0xb0>)
 80073bc:	f240 310f 	movw	r1, #783	; 0x30f
 80073c0:	f000 fce4 	bl	8007d8c <__assert_func>
 80073c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80073c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073cc:	bb2d      	cbnz	r5, 800741a <__d2b+0x7a>
 80073ce:	9301      	str	r3, [sp, #4]
 80073d0:	f1b8 0300 	subs.w	r3, r8, #0
 80073d4:	d026      	beq.n	8007424 <__d2b+0x84>
 80073d6:	4668      	mov	r0, sp
 80073d8:	9300      	str	r3, [sp, #0]
 80073da:	f7ff fd87 	bl	8006eec <__lo0bits>
 80073de:	e9dd 1200 	ldrd	r1, r2, [sp]
 80073e2:	b1e8      	cbz	r0, 8007420 <__d2b+0x80>
 80073e4:	f1c0 0320 	rsb	r3, r0, #32
 80073e8:	fa02 f303 	lsl.w	r3, r2, r3
 80073ec:	430b      	orrs	r3, r1
 80073ee:	40c2      	lsrs	r2, r0
 80073f0:	6163      	str	r3, [r4, #20]
 80073f2:	9201      	str	r2, [sp, #4]
 80073f4:	9b01      	ldr	r3, [sp, #4]
 80073f6:	61a3      	str	r3, [r4, #24]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	bf14      	ite	ne
 80073fc:	2202      	movne	r2, #2
 80073fe:	2201      	moveq	r2, #1
 8007400:	6122      	str	r2, [r4, #16]
 8007402:	b1bd      	cbz	r5, 8007434 <__d2b+0x94>
 8007404:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007408:	4405      	add	r5, r0
 800740a:	603d      	str	r5, [r7, #0]
 800740c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007410:	6030      	str	r0, [r6, #0]
 8007412:	4620      	mov	r0, r4
 8007414:	b003      	add	sp, #12
 8007416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800741a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800741e:	e7d6      	b.n	80073ce <__d2b+0x2e>
 8007420:	6161      	str	r1, [r4, #20]
 8007422:	e7e7      	b.n	80073f4 <__d2b+0x54>
 8007424:	a801      	add	r0, sp, #4
 8007426:	f7ff fd61 	bl	8006eec <__lo0bits>
 800742a:	9b01      	ldr	r3, [sp, #4]
 800742c:	6163      	str	r3, [r4, #20]
 800742e:	3020      	adds	r0, #32
 8007430:	2201      	movs	r2, #1
 8007432:	e7e5      	b.n	8007400 <__d2b+0x60>
 8007434:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007438:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800743c:	6038      	str	r0, [r7, #0]
 800743e:	6918      	ldr	r0, [r3, #16]
 8007440:	f7ff fd34 	bl	8006eac <__hi0bits>
 8007444:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007448:	e7e2      	b.n	8007410 <__d2b+0x70>
 800744a:	bf00      	nop
 800744c:	080082a0 	.word	0x080082a0
 8007450:	080082b1 	.word	0x080082b1

08007454 <__ssputs_r>:
 8007454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007458:	688e      	ldr	r6, [r1, #8]
 800745a:	461f      	mov	r7, r3
 800745c:	42be      	cmp	r6, r7
 800745e:	680b      	ldr	r3, [r1, #0]
 8007460:	4682      	mov	sl, r0
 8007462:	460c      	mov	r4, r1
 8007464:	4690      	mov	r8, r2
 8007466:	d82c      	bhi.n	80074c2 <__ssputs_r+0x6e>
 8007468:	898a      	ldrh	r2, [r1, #12]
 800746a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800746e:	d026      	beq.n	80074be <__ssputs_r+0x6a>
 8007470:	6965      	ldr	r5, [r4, #20]
 8007472:	6909      	ldr	r1, [r1, #16]
 8007474:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007478:	eba3 0901 	sub.w	r9, r3, r1
 800747c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007480:	1c7b      	adds	r3, r7, #1
 8007482:	444b      	add	r3, r9
 8007484:	106d      	asrs	r5, r5, #1
 8007486:	429d      	cmp	r5, r3
 8007488:	bf38      	it	cc
 800748a:	461d      	movcc	r5, r3
 800748c:	0553      	lsls	r3, r2, #21
 800748e:	d527      	bpl.n	80074e0 <__ssputs_r+0x8c>
 8007490:	4629      	mov	r1, r5
 8007492:	f7ff fbd7 	bl	8006c44 <_malloc_r>
 8007496:	4606      	mov	r6, r0
 8007498:	b360      	cbz	r0, 80074f4 <__ssputs_r+0xa0>
 800749a:	6921      	ldr	r1, [r4, #16]
 800749c:	464a      	mov	r2, r9
 800749e:	f000 fc67 	bl	8007d70 <memcpy>
 80074a2:	89a3      	ldrh	r3, [r4, #12]
 80074a4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80074a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074ac:	81a3      	strh	r3, [r4, #12]
 80074ae:	6126      	str	r6, [r4, #16]
 80074b0:	6165      	str	r5, [r4, #20]
 80074b2:	444e      	add	r6, r9
 80074b4:	eba5 0509 	sub.w	r5, r5, r9
 80074b8:	6026      	str	r6, [r4, #0]
 80074ba:	60a5      	str	r5, [r4, #8]
 80074bc:	463e      	mov	r6, r7
 80074be:	42be      	cmp	r6, r7
 80074c0:	d900      	bls.n	80074c4 <__ssputs_r+0x70>
 80074c2:	463e      	mov	r6, r7
 80074c4:	6820      	ldr	r0, [r4, #0]
 80074c6:	4632      	mov	r2, r6
 80074c8:	4641      	mov	r1, r8
 80074ca:	f000 fc05 	bl	8007cd8 <memmove>
 80074ce:	68a3      	ldr	r3, [r4, #8]
 80074d0:	1b9b      	subs	r3, r3, r6
 80074d2:	60a3      	str	r3, [r4, #8]
 80074d4:	6823      	ldr	r3, [r4, #0]
 80074d6:	4433      	add	r3, r6
 80074d8:	6023      	str	r3, [r4, #0]
 80074da:	2000      	movs	r0, #0
 80074dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074e0:	462a      	mov	r2, r5
 80074e2:	f000 fc99 	bl	8007e18 <_realloc_r>
 80074e6:	4606      	mov	r6, r0
 80074e8:	2800      	cmp	r0, #0
 80074ea:	d1e0      	bne.n	80074ae <__ssputs_r+0x5a>
 80074ec:	6921      	ldr	r1, [r4, #16]
 80074ee:	4650      	mov	r0, sl
 80074f0:	f7ff fb34 	bl	8006b5c <_free_r>
 80074f4:	230c      	movs	r3, #12
 80074f6:	f8ca 3000 	str.w	r3, [sl]
 80074fa:	89a3      	ldrh	r3, [r4, #12]
 80074fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007500:	81a3      	strh	r3, [r4, #12]
 8007502:	f04f 30ff 	mov.w	r0, #4294967295
 8007506:	e7e9      	b.n	80074dc <__ssputs_r+0x88>

08007508 <_svfiprintf_r>:
 8007508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800750c:	4698      	mov	r8, r3
 800750e:	898b      	ldrh	r3, [r1, #12]
 8007510:	061b      	lsls	r3, r3, #24
 8007512:	b09d      	sub	sp, #116	; 0x74
 8007514:	4607      	mov	r7, r0
 8007516:	460d      	mov	r5, r1
 8007518:	4614      	mov	r4, r2
 800751a:	d50e      	bpl.n	800753a <_svfiprintf_r+0x32>
 800751c:	690b      	ldr	r3, [r1, #16]
 800751e:	b963      	cbnz	r3, 800753a <_svfiprintf_r+0x32>
 8007520:	2140      	movs	r1, #64	; 0x40
 8007522:	f7ff fb8f 	bl	8006c44 <_malloc_r>
 8007526:	6028      	str	r0, [r5, #0]
 8007528:	6128      	str	r0, [r5, #16]
 800752a:	b920      	cbnz	r0, 8007536 <_svfiprintf_r+0x2e>
 800752c:	230c      	movs	r3, #12
 800752e:	603b      	str	r3, [r7, #0]
 8007530:	f04f 30ff 	mov.w	r0, #4294967295
 8007534:	e0d0      	b.n	80076d8 <_svfiprintf_r+0x1d0>
 8007536:	2340      	movs	r3, #64	; 0x40
 8007538:	616b      	str	r3, [r5, #20]
 800753a:	2300      	movs	r3, #0
 800753c:	9309      	str	r3, [sp, #36]	; 0x24
 800753e:	2320      	movs	r3, #32
 8007540:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007544:	f8cd 800c 	str.w	r8, [sp, #12]
 8007548:	2330      	movs	r3, #48	; 0x30
 800754a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80076f0 <_svfiprintf_r+0x1e8>
 800754e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007552:	f04f 0901 	mov.w	r9, #1
 8007556:	4623      	mov	r3, r4
 8007558:	469a      	mov	sl, r3
 800755a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800755e:	b10a      	cbz	r2, 8007564 <_svfiprintf_r+0x5c>
 8007560:	2a25      	cmp	r2, #37	; 0x25
 8007562:	d1f9      	bne.n	8007558 <_svfiprintf_r+0x50>
 8007564:	ebba 0b04 	subs.w	fp, sl, r4
 8007568:	d00b      	beq.n	8007582 <_svfiprintf_r+0x7a>
 800756a:	465b      	mov	r3, fp
 800756c:	4622      	mov	r2, r4
 800756e:	4629      	mov	r1, r5
 8007570:	4638      	mov	r0, r7
 8007572:	f7ff ff6f 	bl	8007454 <__ssputs_r>
 8007576:	3001      	adds	r0, #1
 8007578:	f000 80a9 	beq.w	80076ce <_svfiprintf_r+0x1c6>
 800757c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800757e:	445a      	add	r2, fp
 8007580:	9209      	str	r2, [sp, #36]	; 0x24
 8007582:	f89a 3000 	ldrb.w	r3, [sl]
 8007586:	2b00      	cmp	r3, #0
 8007588:	f000 80a1 	beq.w	80076ce <_svfiprintf_r+0x1c6>
 800758c:	2300      	movs	r3, #0
 800758e:	f04f 32ff 	mov.w	r2, #4294967295
 8007592:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007596:	f10a 0a01 	add.w	sl, sl, #1
 800759a:	9304      	str	r3, [sp, #16]
 800759c:	9307      	str	r3, [sp, #28]
 800759e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80075a2:	931a      	str	r3, [sp, #104]	; 0x68
 80075a4:	4654      	mov	r4, sl
 80075a6:	2205      	movs	r2, #5
 80075a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075ac:	4850      	ldr	r0, [pc, #320]	; (80076f0 <_svfiprintf_r+0x1e8>)
 80075ae:	f7f8 fe2f 	bl	8000210 <memchr>
 80075b2:	9a04      	ldr	r2, [sp, #16]
 80075b4:	b9d8      	cbnz	r0, 80075ee <_svfiprintf_r+0xe6>
 80075b6:	06d0      	lsls	r0, r2, #27
 80075b8:	bf44      	itt	mi
 80075ba:	2320      	movmi	r3, #32
 80075bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075c0:	0711      	lsls	r1, r2, #28
 80075c2:	bf44      	itt	mi
 80075c4:	232b      	movmi	r3, #43	; 0x2b
 80075c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075ca:	f89a 3000 	ldrb.w	r3, [sl]
 80075ce:	2b2a      	cmp	r3, #42	; 0x2a
 80075d0:	d015      	beq.n	80075fe <_svfiprintf_r+0xf6>
 80075d2:	9a07      	ldr	r2, [sp, #28]
 80075d4:	4654      	mov	r4, sl
 80075d6:	2000      	movs	r0, #0
 80075d8:	f04f 0c0a 	mov.w	ip, #10
 80075dc:	4621      	mov	r1, r4
 80075de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075e2:	3b30      	subs	r3, #48	; 0x30
 80075e4:	2b09      	cmp	r3, #9
 80075e6:	d94d      	bls.n	8007684 <_svfiprintf_r+0x17c>
 80075e8:	b1b0      	cbz	r0, 8007618 <_svfiprintf_r+0x110>
 80075ea:	9207      	str	r2, [sp, #28]
 80075ec:	e014      	b.n	8007618 <_svfiprintf_r+0x110>
 80075ee:	eba0 0308 	sub.w	r3, r0, r8
 80075f2:	fa09 f303 	lsl.w	r3, r9, r3
 80075f6:	4313      	orrs	r3, r2
 80075f8:	9304      	str	r3, [sp, #16]
 80075fa:	46a2      	mov	sl, r4
 80075fc:	e7d2      	b.n	80075a4 <_svfiprintf_r+0x9c>
 80075fe:	9b03      	ldr	r3, [sp, #12]
 8007600:	1d19      	adds	r1, r3, #4
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	9103      	str	r1, [sp, #12]
 8007606:	2b00      	cmp	r3, #0
 8007608:	bfbb      	ittet	lt
 800760a:	425b      	neglt	r3, r3
 800760c:	f042 0202 	orrlt.w	r2, r2, #2
 8007610:	9307      	strge	r3, [sp, #28]
 8007612:	9307      	strlt	r3, [sp, #28]
 8007614:	bfb8      	it	lt
 8007616:	9204      	strlt	r2, [sp, #16]
 8007618:	7823      	ldrb	r3, [r4, #0]
 800761a:	2b2e      	cmp	r3, #46	; 0x2e
 800761c:	d10c      	bne.n	8007638 <_svfiprintf_r+0x130>
 800761e:	7863      	ldrb	r3, [r4, #1]
 8007620:	2b2a      	cmp	r3, #42	; 0x2a
 8007622:	d134      	bne.n	800768e <_svfiprintf_r+0x186>
 8007624:	9b03      	ldr	r3, [sp, #12]
 8007626:	1d1a      	adds	r2, r3, #4
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	9203      	str	r2, [sp, #12]
 800762c:	2b00      	cmp	r3, #0
 800762e:	bfb8      	it	lt
 8007630:	f04f 33ff 	movlt.w	r3, #4294967295
 8007634:	3402      	adds	r4, #2
 8007636:	9305      	str	r3, [sp, #20]
 8007638:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007700 <_svfiprintf_r+0x1f8>
 800763c:	7821      	ldrb	r1, [r4, #0]
 800763e:	2203      	movs	r2, #3
 8007640:	4650      	mov	r0, sl
 8007642:	f7f8 fde5 	bl	8000210 <memchr>
 8007646:	b138      	cbz	r0, 8007658 <_svfiprintf_r+0x150>
 8007648:	9b04      	ldr	r3, [sp, #16]
 800764a:	eba0 000a 	sub.w	r0, r0, sl
 800764e:	2240      	movs	r2, #64	; 0x40
 8007650:	4082      	lsls	r2, r0
 8007652:	4313      	orrs	r3, r2
 8007654:	3401      	adds	r4, #1
 8007656:	9304      	str	r3, [sp, #16]
 8007658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800765c:	4825      	ldr	r0, [pc, #148]	; (80076f4 <_svfiprintf_r+0x1ec>)
 800765e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007662:	2206      	movs	r2, #6
 8007664:	f7f8 fdd4 	bl	8000210 <memchr>
 8007668:	2800      	cmp	r0, #0
 800766a:	d038      	beq.n	80076de <_svfiprintf_r+0x1d6>
 800766c:	4b22      	ldr	r3, [pc, #136]	; (80076f8 <_svfiprintf_r+0x1f0>)
 800766e:	bb1b      	cbnz	r3, 80076b8 <_svfiprintf_r+0x1b0>
 8007670:	9b03      	ldr	r3, [sp, #12]
 8007672:	3307      	adds	r3, #7
 8007674:	f023 0307 	bic.w	r3, r3, #7
 8007678:	3308      	adds	r3, #8
 800767a:	9303      	str	r3, [sp, #12]
 800767c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800767e:	4433      	add	r3, r6
 8007680:	9309      	str	r3, [sp, #36]	; 0x24
 8007682:	e768      	b.n	8007556 <_svfiprintf_r+0x4e>
 8007684:	fb0c 3202 	mla	r2, ip, r2, r3
 8007688:	460c      	mov	r4, r1
 800768a:	2001      	movs	r0, #1
 800768c:	e7a6      	b.n	80075dc <_svfiprintf_r+0xd4>
 800768e:	2300      	movs	r3, #0
 8007690:	3401      	adds	r4, #1
 8007692:	9305      	str	r3, [sp, #20]
 8007694:	4619      	mov	r1, r3
 8007696:	f04f 0c0a 	mov.w	ip, #10
 800769a:	4620      	mov	r0, r4
 800769c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076a0:	3a30      	subs	r2, #48	; 0x30
 80076a2:	2a09      	cmp	r2, #9
 80076a4:	d903      	bls.n	80076ae <_svfiprintf_r+0x1a6>
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d0c6      	beq.n	8007638 <_svfiprintf_r+0x130>
 80076aa:	9105      	str	r1, [sp, #20]
 80076ac:	e7c4      	b.n	8007638 <_svfiprintf_r+0x130>
 80076ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80076b2:	4604      	mov	r4, r0
 80076b4:	2301      	movs	r3, #1
 80076b6:	e7f0      	b.n	800769a <_svfiprintf_r+0x192>
 80076b8:	ab03      	add	r3, sp, #12
 80076ba:	9300      	str	r3, [sp, #0]
 80076bc:	462a      	mov	r2, r5
 80076be:	4b0f      	ldr	r3, [pc, #60]	; (80076fc <_svfiprintf_r+0x1f4>)
 80076c0:	a904      	add	r1, sp, #16
 80076c2:	4638      	mov	r0, r7
 80076c4:	f7fd fd9a 	bl	80051fc <_printf_float>
 80076c8:	1c42      	adds	r2, r0, #1
 80076ca:	4606      	mov	r6, r0
 80076cc:	d1d6      	bne.n	800767c <_svfiprintf_r+0x174>
 80076ce:	89ab      	ldrh	r3, [r5, #12]
 80076d0:	065b      	lsls	r3, r3, #25
 80076d2:	f53f af2d 	bmi.w	8007530 <_svfiprintf_r+0x28>
 80076d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076d8:	b01d      	add	sp, #116	; 0x74
 80076da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076de:	ab03      	add	r3, sp, #12
 80076e0:	9300      	str	r3, [sp, #0]
 80076e2:	462a      	mov	r2, r5
 80076e4:	4b05      	ldr	r3, [pc, #20]	; (80076fc <_svfiprintf_r+0x1f4>)
 80076e6:	a904      	add	r1, sp, #16
 80076e8:	4638      	mov	r0, r7
 80076ea:	f7fe f82b 	bl	8005744 <_printf_i>
 80076ee:	e7eb      	b.n	80076c8 <_svfiprintf_r+0x1c0>
 80076f0:	0800840c 	.word	0x0800840c
 80076f4:	08008416 	.word	0x08008416
 80076f8:	080051fd 	.word	0x080051fd
 80076fc:	08007455 	.word	0x08007455
 8007700:	08008412 	.word	0x08008412

08007704 <__sfputc_r>:
 8007704:	6893      	ldr	r3, [r2, #8]
 8007706:	3b01      	subs	r3, #1
 8007708:	2b00      	cmp	r3, #0
 800770a:	b410      	push	{r4}
 800770c:	6093      	str	r3, [r2, #8]
 800770e:	da08      	bge.n	8007722 <__sfputc_r+0x1e>
 8007710:	6994      	ldr	r4, [r2, #24]
 8007712:	42a3      	cmp	r3, r4
 8007714:	db01      	blt.n	800771a <__sfputc_r+0x16>
 8007716:	290a      	cmp	r1, #10
 8007718:	d103      	bne.n	8007722 <__sfputc_r+0x1e>
 800771a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800771e:	f000 ba45 	b.w	8007bac <__swbuf_r>
 8007722:	6813      	ldr	r3, [r2, #0]
 8007724:	1c58      	adds	r0, r3, #1
 8007726:	6010      	str	r0, [r2, #0]
 8007728:	7019      	strb	r1, [r3, #0]
 800772a:	4608      	mov	r0, r1
 800772c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007730:	4770      	bx	lr

08007732 <__sfputs_r>:
 8007732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007734:	4606      	mov	r6, r0
 8007736:	460f      	mov	r7, r1
 8007738:	4614      	mov	r4, r2
 800773a:	18d5      	adds	r5, r2, r3
 800773c:	42ac      	cmp	r4, r5
 800773e:	d101      	bne.n	8007744 <__sfputs_r+0x12>
 8007740:	2000      	movs	r0, #0
 8007742:	e007      	b.n	8007754 <__sfputs_r+0x22>
 8007744:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007748:	463a      	mov	r2, r7
 800774a:	4630      	mov	r0, r6
 800774c:	f7ff ffda 	bl	8007704 <__sfputc_r>
 8007750:	1c43      	adds	r3, r0, #1
 8007752:	d1f3      	bne.n	800773c <__sfputs_r+0xa>
 8007754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007758 <_vfiprintf_r>:
 8007758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800775c:	460d      	mov	r5, r1
 800775e:	b09d      	sub	sp, #116	; 0x74
 8007760:	4614      	mov	r4, r2
 8007762:	4698      	mov	r8, r3
 8007764:	4606      	mov	r6, r0
 8007766:	b118      	cbz	r0, 8007770 <_vfiprintf_r+0x18>
 8007768:	6a03      	ldr	r3, [r0, #32]
 800776a:	b90b      	cbnz	r3, 8007770 <_vfiprintf_r+0x18>
 800776c:	f7fe f998 	bl	8005aa0 <__sinit>
 8007770:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007772:	07d9      	lsls	r1, r3, #31
 8007774:	d405      	bmi.n	8007782 <_vfiprintf_r+0x2a>
 8007776:	89ab      	ldrh	r3, [r5, #12]
 8007778:	059a      	lsls	r2, r3, #22
 800777a:	d402      	bmi.n	8007782 <_vfiprintf_r+0x2a>
 800777c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800777e:	f7fe fb6e 	bl	8005e5e <__retarget_lock_acquire_recursive>
 8007782:	89ab      	ldrh	r3, [r5, #12]
 8007784:	071b      	lsls	r3, r3, #28
 8007786:	d501      	bpl.n	800778c <_vfiprintf_r+0x34>
 8007788:	692b      	ldr	r3, [r5, #16]
 800778a:	b99b      	cbnz	r3, 80077b4 <_vfiprintf_r+0x5c>
 800778c:	4629      	mov	r1, r5
 800778e:	4630      	mov	r0, r6
 8007790:	f000 fa4a 	bl	8007c28 <__swsetup_r>
 8007794:	b170      	cbz	r0, 80077b4 <_vfiprintf_r+0x5c>
 8007796:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007798:	07dc      	lsls	r4, r3, #31
 800779a:	d504      	bpl.n	80077a6 <_vfiprintf_r+0x4e>
 800779c:	f04f 30ff 	mov.w	r0, #4294967295
 80077a0:	b01d      	add	sp, #116	; 0x74
 80077a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a6:	89ab      	ldrh	r3, [r5, #12]
 80077a8:	0598      	lsls	r0, r3, #22
 80077aa:	d4f7      	bmi.n	800779c <_vfiprintf_r+0x44>
 80077ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077ae:	f7fe fb57 	bl	8005e60 <__retarget_lock_release_recursive>
 80077b2:	e7f3      	b.n	800779c <_vfiprintf_r+0x44>
 80077b4:	2300      	movs	r3, #0
 80077b6:	9309      	str	r3, [sp, #36]	; 0x24
 80077b8:	2320      	movs	r3, #32
 80077ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80077be:	f8cd 800c 	str.w	r8, [sp, #12]
 80077c2:	2330      	movs	r3, #48	; 0x30
 80077c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007978 <_vfiprintf_r+0x220>
 80077c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80077cc:	f04f 0901 	mov.w	r9, #1
 80077d0:	4623      	mov	r3, r4
 80077d2:	469a      	mov	sl, r3
 80077d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077d8:	b10a      	cbz	r2, 80077de <_vfiprintf_r+0x86>
 80077da:	2a25      	cmp	r2, #37	; 0x25
 80077dc:	d1f9      	bne.n	80077d2 <_vfiprintf_r+0x7a>
 80077de:	ebba 0b04 	subs.w	fp, sl, r4
 80077e2:	d00b      	beq.n	80077fc <_vfiprintf_r+0xa4>
 80077e4:	465b      	mov	r3, fp
 80077e6:	4622      	mov	r2, r4
 80077e8:	4629      	mov	r1, r5
 80077ea:	4630      	mov	r0, r6
 80077ec:	f7ff ffa1 	bl	8007732 <__sfputs_r>
 80077f0:	3001      	adds	r0, #1
 80077f2:	f000 80a9 	beq.w	8007948 <_vfiprintf_r+0x1f0>
 80077f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077f8:	445a      	add	r2, fp
 80077fa:	9209      	str	r2, [sp, #36]	; 0x24
 80077fc:	f89a 3000 	ldrb.w	r3, [sl]
 8007800:	2b00      	cmp	r3, #0
 8007802:	f000 80a1 	beq.w	8007948 <_vfiprintf_r+0x1f0>
 8007806:	2300      	movs	r3, #0
 8007808:	f04f 32ff 	mov.w	r2, #4294967295
 800780c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007810:	f10a 0a01 	add.w	sl, sl, #1
 8007814:	9304      	str	r3, [sp, #16]
 8007816:	9307      	str	r3, [sp, #28]
 8007818:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800781c:	931a      	str	r3, [sp, #104]	; 0x68
 800781e:	4654      	mov	r4, sl
 8007820:	2205      	movs	r2, #5
 8007822:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007826:	4854      	ldr	r0, [pc, #336]	; (8007978 <_vfiprintf_r+0x220>)
 8007828:	f7f8 fcf2 	bl	8000210 <memchr>
 800782c:	9a04      	ldr	r2, [sp, #16]
 800782e:	b9d8      	cbnz	r0, 8007868 <_vfiprintf_r+0x110>
 8007830:	06d1      	lsls	r1, r2, #27
 8007832:	bf44      	itt	mi
 8007834:	2320      	movmi	r3, #32
 8007836:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800783a:	0713      	lsls	r3, r2, #28
 800783c:	bf44      	itt	mi
 800783e:	232b      	movmi	r3, #43	; 0x2b
 8007840:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007844:	f89a 3000 	ldrb.w	r3, [sl]
 8007848:	2b2a      	cmp	r3, #42	; 0x2a
 800784a:	d015      	beq.n	8007878 <_vfiprintf_r+0x120>
 800784c:	9a07      	ldr	r2, [sp, #28]
 800784e:	4654      	mov	r4, sl
 8007850:	2000      	movs	r0, #0
 8007852:	f04f 0c0a 	mov.w	ip, #10
 8007856:	4621      	mov	r1, r4
 8007858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800785c:	3b30      	subs	r3, #48	; 0x30
 800785e:	2b09      	cmp	r3, #9
 8007860:	d94d      	bls.n	80078fe <_vfiprintf_r+0x1a6>
 8007862:	b1b0      	cbz	r0, 8007892 <_vfiprintf_r+0x13a>
 8007864:	9207      	str	r2, [sp, #28]
 8007866:	e014      	b.n	8007892 <_vfiprintf_r+0x13a>
 8007868:	eba0 0308 	sub.w	r3, r0, r8
 800786c:	fa09 f303 	lsl.w	r3, r9, r3
 8007870:	4313      	orrs	r3, r2
 8007872:	9304      	str	r3, [sp, #16]
 8007874:	46a2      	mov	sl, r4
 8007876:	e7d2      	b.n	800781e <_vfiprintf_r+0xc6>
 8007878:	9b03      	ldr	r3, [sp, #12]
 800787a:	1d19      	adds	r1, r3, #4
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	9103      	str	r1, [sp, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	bfbb      	ittet	lt
 8007884:	425b      	neglt	r3, r3
 8007886:	f042 0202 	orrlt.w	r2, r2, #2
 800788a:	9307      	strge	r3, [sp, #28]
 800788c:	9307      	strlt	r3, [sp, #28]
 800788e:	bfb8      	it	lt
 8007890:	9204      	strlt	r2, [sp, #16]
 8007892:	7823      	ldrb	r3, [r4, #0]
 8007894:	2b2e      	cmp	r3, #46	; 0x2e
 8007896:	d10c      	bne.n	80078b2 <_vfiprintf_r+0x15a>
 8007898:	7863      	ldrb	r3, [r4, #1]
 800789a:	2b2a      	cmp	r3, #42	; 0x2a
 800789c:	d134      	bne.n	8007908 <_vfiprintf_r+0x1b0>
 800789e:	9b03      	ldr	r3, [sp, #12]
 80078a0:	1d1a      	adds	r2, r3, #4
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	9203      	str	r2, [sp, #12]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	bfb8      	it	lt
 80078aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80078ae:	3402      	adds	r4, #2
 80078b0:	9305      	str	r3, [sp, #20]
 80078b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007988 <_vfiprintf_r+0x230>
 80078b6:	7821      	ldrb	r1, [r4, #0]
 80078b8:	2203      	movs	r2, #3
 80078ba:	4650      	mov	r0, sl
 80078bc:	f7f8 fca8 	bl	8000210 <memchr>
 80078c0:	b138      	cbz	r0, 80078d2 <_vfiprintf_r+0x17a>
 80078c2:	9b04      	ldr	r3, [sp, #16]
 80078c4:	eba0 000a 	sub.w	r0, r0, sl
 80078c8:	2240      	movs	r2, #64	; 0x40
 80078ca:	4082      	lsls	r2, r0
 80078cc:	4313      	orrs	r3, r2
 80078ce:	3401      	adds	r4, #1
 80078d0:	9304      	str	r3, [sp, #16]
 80078d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078d6:	4829      	ldr	r0, [pc, #164]	; (800797c <_vfiprintf_r+0x224>)
 80078d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80078dc:	2206      	movs	r2, #6
 80078de:	f7f8 fc97 	bl	8000210 <memchr>
 80078e2:	2800      	cmp	r0, #0
 80078e4:	d03f      	beq.n	8007966 <_vfiprintf_r+0x20e>
 80078e6:	4b26      	ldr	r3, [pc, #152]	; (8007980 <_vfiprintf_r+0x228>)
 80078e8:	bb1b      	cbnz	r3, 8007932 <_vfiprintf_r+0x1da>
 80078ea:	9b03      	ldr	r3, [sp, #12]
 80078ec:	3307      	adds	r3, #7
 80078ee:	f023 0307 	bic.w	r3, r3, #7
 80078f2:	3308      	adds	r3, #8
 80078f4:	9303      	str	r3, [sp, #12]
 80078f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078f8:	443b      	add	r3, r7
 80078fa:	9309      	str	r3, [sp, #36]	; 0x24
 80078fc:	e768      	b.n	80077d0 <_vfiprintf_r+0x78>
 80078fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007902:	460c      	mov	r4, r1
 8007904:	2001      	movs	r0, #1
 8007906:	e7a6      	b.n	8007856 <_vfiprintf_r+0xfe>
 8007908:	2300      	movs	r3, #0
 800790a:	3401      	adds	r4, #1
 800790c:	9305      	str	r3, [sp, #20]
 800790e:	4619      	mov	r1, r3
 8007910:	f04f 0c0a 	mov.w	ip, #10
 8007914:	4620      	mov	r0, r4
 8007916:	f810 2b01 	ldrb.w	r2, [r0], #1
 800791a:	3a30      	subs	r2, #48	; 0x30
 800791c:	2a09      	cmp	r2, #9
 800791e:	d903      	bls.n	8007928 <_vfiprintf_r+0x1d0>
 8007920:	2b00      	cmp	r3, #0
 8007922:	d0c6      	beq.n	80078b2 <_vfiprintf_r+0x15a>
 8007924:	9105      	str	r1, [sp, #20]
 8007926:	e7c4      	b.n	80078b2 <_vfiprintf_r+0x15a>
 8007928:	fb0c 2101 	mla	r1, ip, r1, r2
 800792c:	4604      	mov	r4, r0
 800792e:	2301      	movs	r3, #1
 8007930:	e7f0      	b.n	8007914 <_vfiprintf_r+0x1bc>
 8007932:	ab03      	add	r3, sp, #12
 8007934:	9300      	str	r3, [sp, #0]
 8007936:	462a      	mov	r2, r5
 8007938:	4b12      	ldr	r3, [pc, #72]	; (8007984 <_vfiprintf_r+0x22c>)
 800793a:	a904      	add	r1, sp, #16
 800793c:	4630      	mov	r0, r6
 800793e:	f7fd fc5d 	bl	80051fc <_printf_float>
 8007942:	4607      	mov	r7, r0
 8007944:	1c78      	adds	r0, r7, #1
 8007946:	d1d6      	bne.n	80078f6 <_vfiprintf_r+0x19e>
 8007948:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800794a:	07d9      	lsls	r1, r3, #31
 800794c:	d405      	bmi.n	800795a <_vfiprintf_r+0x202>
 800794e:	89ab      	ldrh	r3, [r5, #12]
 8007950:	059a      	lsls	r2, r3, #22
 8007952:	d402      	bmi.n	800795a <_vfiprintf_r+0x202>
 8007954:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007956:	f7fe fa83 	bl	8005e60 <__retarget_lock_release_recursive>
 800795a:	89ab      	ldrh	r3, [r5, #12]
 800795c:	065b      	lsls	r3, r3, #25
 800795e:	f53f af1d 	bmi.w	800779c <_vfiprintf_r+0x44>
 8007962:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007964:	e71c      	b.n	80077a0 <_vfiprintf_r+0x48>
 8007966:	ab03      	add	r3, sp, #12
 8007968:	9300      	str	r3, [sp, #0]
 800796a:	462a      	mov	r2, r5
 800796c:	4b05      	ldr	r3, [pc, #20]	; (8007984 <_vfiprintf_r+0x22c>)
 800796e:	a904      	add	r1, sp, #16
 8007970:	4630      	mov	r0, r6
 8007972:	f7fd fee7 	bl	8005744 <_printf_i>
 8007976:	e7e4      	b.n	8007942 <_vfiprintf_r+0x1ea>
 8007978:	0800840c 	.word	0x0800840c
 800797c:	08008416 	.word	0x08008416
 8007980:	080051fd 	.word	0x080051fd
 8007984:	08007733 	.word	0x08007733
 8007988:	08008412 	.word	0x08008412

0800798c <__sflush_r>:
 800798c:	898a      	ldrh	r2, [r1, #12]
 800798e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007992:	4605      	mov	r5, r0
 8007994:	0710      	lsls	r0, r2, #28
 8007996:	460c      	mov	r4, r1
 8007998:	d458      	bmi.n	8007a4c <__sflush_r+0xc0>
 800799a:	684b      	ldr	r3, [r1, #4]
 800799c:	2b00      	cmp	r3, #0
 800799e:	dc05      	bgt.n	80079ac <__sflush_r+0x20>
 80079a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	dc02      	bgt.n	80079ac <__sflush_r+0x20>
 80079a6:	2000      	movs	r0, #0
 80079a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079ae:	2e00      	cmp	r6, #0
 80079b0:	d0f9      	beq.n	80079a6 <__sflush_r+0x1a>
 80079b2:	2300      	movs	r3, #0
 80079b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80079b8:	682f      	ldr	r7, [r5, #0]
 80079ba:	6a21      	ldr	r1, [r4, #32]
 80079bc:	602b      	str	r3, [r5, #0]
 80079be:	d032      	beq.n	8007a26 <__sflush_r+0x9a>
 80079c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80079c2:	89a3      	ldrh	r3, [r4, #12]
 80079c4:	075a      	lsls	r2, r3, #29
 80079c6:	d505      	bpl.n	80079d4 <__sflush_r+0x48>
 80079c8:	6863      	ldr	r3, [r4, #4]
 80079ca:	1ac0      	subs	r0, r0, r3
 80079cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80079ce:	b10b      	cbz	r3, 80079d4 <__sflush_r+0x48>
 80079d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80079d2:	1ac0      	subs	r0, r0, r3
 80079d4:	2300      	movs	r3, #0
 80079d6:	4602      	mov	r2, r0
 80079d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079da:	6a21      	ldr	r1, [r4, #32]
 80079dc:	4628      	mov	r0, r5
 80079de:	47b0      	blx	r6
 80079e0:	1c43      	adds	r3, r0, #1
 80079e2:	89a3      	ldrh	r3, [r4, #12]
 80079e4:	d106      	bne.n	80079f4 <__sflush_r+0x68>
 80079e6:	6829      	ldr	r1, [r5, #0]
 80079e8:	291d      	cmp	r1, #29
 80079ea:	d82b      	bhi.n	8007a44 <__sflush_r+0xb8>
 80079ec:	4a29      	ldr	r2, [pc, #164]	; (8007a94 <__sflush_r+0x108>)
 80079ee:	410a      	asrs	r2, r1
 80079f0:	07d6      	lsls	r6, r2, #31
 80079f2:	d427      	bmi.n	8007a44 <__sflush_r+0xb8>
 80079f4:	2200      	movs	r2, #0
 80079f6:	6062      	str	r2, [r4, #4]
 80079f8:	04d9      	lsls	r1, r3, #19
 80079fa:	6922      	ldr	r2, [r4, #16]
 80079fc:	6022      	str	r2, [r4, #0]
 80079fe:	d504      	bpl.n	8007a0a <__sflush_r+0x7e>
 8007a00:	1c42      	adds	r2, r0, #1
 8007a02:	d101      	bne.n	8007a08 <__sflush_r+0x7c>
 8007a04:	682b      	ldr	r3, [r5, #0]
 8007a06:	b903      	cbnz	r3, 8007a0a <__sflush_r+0x7e>
 8007a08:	6560      	str	r0, [r4, #84]	; 0x54
 8007a0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a0c:	602f      	str	r7, [r5, #0]
 8007a0e:	2900      	cmp	r1, #0
 8007a10:	d0c9      	beq.n	80079a6 <__sflush_r+0x1a>
 8007a12:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a16:	4299      	cmp	r1, r3
 8007a18:	d002      	beq.n	8007a20 <__sflush_r+0x94>
 8007a1a:	4628      	mov	r0, r5
 8007a1c:	f7ff f89e 	bl	8006b5c <_free_r>
 8007a20:	2000      	movs	r0, #0
 8007a22:	6360      	str	r0, [r4, #52]	; 0x34
 8007a24:	e7c0      	b.n	80079a8 <__sflush_r+0x1c>
 8007a26:	2301      	movs	r3, #1
 8007a28:	4628      	mov	r0, r5
 8007a2a:	47b0      	blx	r6
 8007a2c:	1c41      	adds	r1, r0, #1
 8007a2e:	d1c8      	bne.n	80079c2 <__sflush_r+0x36>
 8007a30:	682b      	ldr	r3, [r5, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d0c5      	beq.n	80079c2 <__sflush_r+0x36>
 8007a36:	2b1d      	cmp	r3, #29
 8007a38:	d001      	beq.n	8007a3e <__sflush_r+0xb2>
 8007a3a:	2b16      	cmp	r3, #22
 8007a3c:	d101      	bne.n	8007a42 <__sflush_r+0xb6>
 8007a3e:	602f      	str	r7, [r5, #0]
 8007a40:	e7b1      	b.n	80079a6 <__sflush_r+0x1a>
 8007a42:	89a3      	ldrh	r3, [r4, #12]
 8007a44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a48:	81a3      	strh	r3, [r4, #12]
 8007a4a:	e7ad      	b.n	80079a8 <__sflush_r+0x1c>
 8007a4c:	690f      	ldr	r7, [r1, #16]
 8007a4e:	2f00      	cmp	r7, #0
 8007a50:	d0a9      	beq.n	80079a6 <__sflush_r+0x1a>
 8007a52:	0793      	lsls	r3, r2, #30
 8007a54:	680e      	ldr	r6, [r1, #0]
 8007a56:	bf08      	it	eq
 8007a58:	694b      	ldreq	r3, [r1, #20]
 8007a5a:	600f      	str	r7, [r1, #0]
 8007a5c:	bf18      	it	ne
 8007a5e:	2300      	movne	r3, #0
 8007a60:	eba6 0807 	sub.w	r8, r6, r7
 8007a64:	608b      	str	r3, [r1, #8]
 8007a66:	f1b8 0f00 	cmp.w	r8, #0
 8007a6a:	dd9c      	ble.n	80079a6 <__sflush_r+0x1a>
 8007a6c:	6a21      	ldr	r1, [r4, #32]
 8007a6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a70:	4643      	mov	r3, r8
 8007a72:	463a      	mov	r2, r7
 8007a74:	4628      	mov	r0, r5
 8007a76:	47b0      	blx	r6
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	dc06      	bgt.n	8007a8a <__sflush_r+0xfe>
 8007a7c:	89a3      	ldrh	r3, [r4, #12]
 8007a7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a82:	81a3      	strh	r3, [r4, #12]
 8007a84:	f04f 30ff 	mov.w	r0, #4294967295
 8007a88:	e78e      	b.n	80079a8 <__sflush_r+0x1c>
 8007a8a:	4407      	add	r7, r0
 8007a8c:	eba8 0800 	sub.w	r8, r8, r0
 8007a90:	e7e9      	b.n	8007a66 <__sflush_r+0xda>
 8007a92:	bf00      	nop
 8007a94:	dfbffffe 	.word	0xdfbffffe

08007a98 <_fflush_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	690b      	ldr	r3, [r1, #16]
 8007a9c:	4605      	mov	r5, r0
 8007a9e:	460c      	mov	r4, r1
 8007aa0:	b913      	cbnz	r3, 8007aa8 <_fflush_r+0x10>
 8007aa2:	2500      	movs	r5, #0
 8007aa4:	4628      	mov	r0, r5
 8007aa6:	bd38      	pop	{r3, r4, r5, pc}
 8007aa8:	b118      	cbz	r0, 8007ab2 <_fflush_r+0x1a>
 8007aaa:	6a03      	ldr	r3, [r0, #32]
 8007aac:	b90b      	cbnz	r3, 8007ab2 <_fflush_r+0x1a>
 8007aae:	f7fd fff7 	bl	8005aa0 <__sinit>
 8007ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d0f3      	beq.n	8007aa2 <_fflush_r+0xa>
 8007aba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007abc:	07d0      	lsls	r0, r2, #31
 8007abe:	d404      	bmi.n	8007aca <_fflush_r+0x32>
 8007ac0:	0599      	lsls	r1, r3, #22
 8007ac2:	d402      	bmi.n	8007aca <_fflush_r+0x32>
 8007ac4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ac6:	f7fe f9ca 	bl	8005e5e <__retarget_lock_acquire_recursive>
 8007aca:	4628      	mov	r0, r5
 8007acc:	4621      	mov	r1, r4
 8007ace:	f7ff ff5d 	bl	800798c <__sflush_r>
 8007ad2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ad4:	07da      	lsls	r2, r3, #31
 8007ad6:	4605      	mov	r5, r0
 8007ad8:	d4e4      	bmi.n	8007aa4 <_fflush_r+0xc>
 8007ada:	89a3      	ldrh	r3, [r4, #12]
 8007adc:	059b      	lsls	r3, r3, #22
 8007ade:	d4e1      	bmi.n	8007aa4 <_fflush_r+0xc>
 8007ae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ae2:	f7fe f9bd 	bl	8005e60 <__retarget_lock_release_recursive>
 8007ae6:	e7dd      	b.n	8007aa4 <_fflush_r+0xc>

08007ae8 <__swhatbuf_r>:
 8007ae8:	b570      	push	{r4, r5, r6, lr}
 8007aea:	460c      	mov	r4, r1
 8007aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af0:	2900      	cmp	r1, #0
 8007af2:	b096      	sub	sp, #88	; 0x58
 8007af4:	4615      	mov	r5, r2
 8007af6:	461e      	mov	r6, r3
 8007af8:	da0d      	bge.n	8007b16 <__swhatbuf_r+0x2e>
 8007afa:	89a3      	ldrh	r3, [r4, #12]
 8007afc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007b00:	f04f 0100 	mov.w	r1, #0
 8007b04:	bf0c      	ite	eq
 8007b06:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007b0a:	2340      	movne	r3, #64	; 0x40
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	6031      	str	r1, [r6, #0]
 8007b10:	602b      	str	r3, [r5, #0]
 8007b12:	b016      	add	sp, #88	; 0x58
 8007b14:	bd70      	pop	{r4, r5, r6, pc}
 8007b16:	466a      	mov	r2, sp
 8007b18:	f000 f8f8 	bl	8007d0c <_fstat_r>
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	dbec      	blt.n	8007afa <__swhatbuf_r+0x12>
 8007b20:	9901      	ldr	r1, [sp, #4]
 8007b22:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007b26:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007b2a:	4259      	negs	r1, r3
 8007b2c:	4159      	adcs	r1, r3
 8007b2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b32:	e7eb      	b.n	8007b0c <__swhatbuf_r+0x24>

08007b34 <__smakebuf_r>:
 8007b34:	898b      	ldrh	r3, [r1, #12]
 8007b36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007b38:	079d      	lsls	r5, r3, #30
 8007b3a:	4606      	mov	r6, r0
 8007b3c:	460c      	mov	r4, r1
 8007b3e:	d507      	bpl.n	8007b50 <__smakebuf_r+0x1c>
 8007b40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007b44:	6023      	str	r3, [r4, #0]
 8007b46:	6123      	str	r3, [r4, #16]
 8007b48:	2301      	movs	r3, #1
 8007b4a:	6163      	str	r3, [r4, #20]
 8007b4c:	b002      	add	sp, #8
 8007b4e:	bd70      	pop	{r4, r5, r6, pc}
 8007b50:	ab01      	add	r3, sp, #4
 8007b52:	466a      	mov	r2, sp
 8007b54:	f7ff ffc8 	bl	8007ae8 <__swhatbuf_r>
 8007b58:	9900      	ldr	r1, [sp, #0]
 8007b5a:	4605      	mov	r5, r0
 8007b5c:	4630      	mov	r0, r6
 8007b5e:	f7ff f871 	bl	8006c44 <_malloc_r>
 8007b62:	b948      	cbnz	r0, 8007b78 <__smakebuf_r+0x44>
 8007b64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b68:	059a      	lsls	r2, r3, #22
 8007b6a:	d4ef      	bmi.n	8007b4c <__smakebuf_r+0x18>
 8007b6c:	f023 0303 	bic.w	r3, r3, #3
 8007b70:	f043 0302 	orr.w	r3, r3, #2
 8007b74:	81a3      	strh	r3, [r4, #12]
 8007b76:	e7e3      	b.n	8007b40 <__smakebuf_r+0xc>
 8007b78:	89a3      	ldrh	r3, [r4, #12]
 8007b7a:	6020      	str	r0, [r4, #0]
 8007b7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b80:	81a3      	strh	r3, [r4, #12]
 8007b82:	9b00      	ldr	r3, [sp, #0]
 8007b84:	6163      	str	r3, [r4, #20]
 8007b86:	9b01      	ldr	r3, [sp, #4]
 8007b88:	6120      	str	r0, [r4, #16]
 8007b8a:	b15b      	cbz	r3, 8007ba4 <__smakebuf_r+0x70>
 8007b8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b90:	4630      	mov	r0, r6
 8007b92:	f000 f8cd 	bl	8007d30 <_isatty_r>
 8007b96:	b128      	cbz	r0, 8007ba4 <__smakebuf_r+0x70>
 8007b98:	89a3      	ldrh	r3, [r4, #12]
 8007b9a:	f023 0303 	bic.w	r3, r3, #3
 8007b9e:	f043 0301 	orr.w	r3, r3, #1
 8007ba2:	81a3      	strh	r3, [r4, #12]
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	431d      	orrs	r5, r3
 8007ba8:	81a5      	strh	r5, [r4, #12]
 8007baa:	e7cf      	b.n	8007b4c <__smakebuf_r+0x18>

08007bac <__swbuf_r>:
 8007bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bae:	460e      	mov	r6, r1
 8007bb0:	4614      	mov	r4, r2
 8007bb2:	4605      	mov	r5, r0
 8007bb4:	b118      	cbz	r0, 8007bbe <__swbuf_r+0x12>
 8007bb6:	6a03      	ldr	r3, [r0, #32]
 8007bb8:	b90b      	cbnz	r3, 8007bbe <__swbuf_r+0x12>
 8007bba:	f7fd ff71 	bl	8005aa0 <__sinit>
 8007bbe:	69a3      	ldr	r3, [r4, #24]
 8007bc0:	60a3      	str	r3, [r4, #8]
 8007bc2:	89a3      	ldrh	r3, [r4, #12]
 8007bc4:	071a      	lsls	r2, r3, #28
 8007bc6:	d525      	bpl.n	8007c14 <__swbuf_r+0x68>
 8007bc8:	6923      	ldr	r3, [r4, #16]
 8007bca:	b31b      	cbz	r3, 8007c14 <__swbuf_r+0x68>
 8007bcc:	6823      	ldr	r3, [r4, #0]
 8007bce:	6922      	ldr	r2, [r4, #16]
 8007bd0:	1a98      	subs	r0, r3, r2
 8007bd2:	6963      	ldr	r3, [r4, #20]
 8007bd4:	b2f6      	uxtb	r6, r6
 8007bd6:	4283      	cmp	r3, r0
 8007bd8:	4637      	mov	r7, r6
 8007bda:	dc04      	bgt.n	8007be6 <__swbuf_r+0x3a>
 8007bdc:	4621      	mov	r1, r4
 8007bde:	4628      	mov	r0, r5
 8007be0:	f7ff ff5a 	bl	8007a98 <_fflush_r>
 8007be4:	b9e0      	cbnz	r0, 8007c20 <__swbuf_r+0x74>
 8007be6:	68a3      	ldr	r3, [r4, #8]
 8007be8:	3b01      	subs	r3, #1
 8007bea:	60a3      	str	r3, [r4, #8]
 8007bec:	6823      	ldr	r3, [r4, #0]
 8007bee:	1c5a      	adds	r2, r3, #1
 8007bf0:	6022      	str	r2, [r4, #0]
 8007bf2:	701e      	strb	r6, [r3, #0]
 8007bf4:	6962      	ldr	r2, [r4, #20]
 8007bf6:	1c43      	adds	r3, r0, #1
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d004      	beq.n	8007c06 <__swbuf_r+0x5a>
 8007bfc:	89a3      	ldrh	r3, [r4, #12]
 8007bfe:	07db      	lsls	r3, r3, #31
 8007c00:	d506      	bpl.n	8007c10 <__swbuf_r+0x64>
 8007c02:	2e0a      	cmp	r6, #10
 8007c04:	d104      	bne.n	8007c10 <__swbuf_r+0x64>
 8007c06:	4621      	mov	r1, r4
 8007c08:	4628      	mov	r0, r5
 8007c0a:	f7ff ff45 	bl	8007a98 <_fflush_r>
 8007c0e:	b938      	cbnz	r0, 8007c20 <__swbuf_r+0x74>
 8007c10:	4638      	mov	r0, r7
 8007c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c14:	4621      	mov	r1, r4
 8007c16:	4628      	mov	r0, r5
 8007c18:	f000 f806 	bl	8007c28 <__swsetup_r>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	d0d5      	beq.n	8007bcc <__swbuf_r+0x20>
 8007c20:	f04f 37ff 	mov.w	r7, #4294967295
 8007c24:	e7f4      	b.n	8007c10 <__swbuf_r+0x64>
	...

08007c28 <__swsetup_r>:
 8007c28:	b538      	push	{r3, r4, r5, lr}
 8007c2a:	4b2a      	ldr	r3, [pc, #168]	; (8007cd4 <__swsetup_r+0xac>)
 8007c2c:	4605      	mov	r5, r0
 8007c2e:	6818      	ldr	r0, [r3, #0]
 8007c30:	460c      	mov	r4, r1
 8007c32:	b118      	cbz	r0, 8007c3c <__swsetup_r+0x14>
 8007c34:	6a03      	ldr	r3, [r0, #32]
 8007c36:	b90b      	cbnz	r3, 8007c3c <__swsetup_r+0x14>
 8007c38:	f7fd ff32 	bl	8005aa0 <__sinit>
 8007c3c:	89a3      	ldrh	r3, [r4, #12]
 8007c3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c42:	0718      	lsls	r0, r3, #28
 8007c44:	d422      	bmi.n	8007c8c <__swsetup_r+0x64>
 8007c46:	06d9      	lsls	r1, r3, #27
 8007c48:	d407      	bmi.n	8007c5a <__swsetup_r+0x32>
 8007c4a:	2309      	movs	r3, #9
 8007c4c:	602b      	str	r3, [r5, #0]
 8007c4e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007c52:	81a3      	strh	r3, [r4, #12]
 8007c54:	f04f 30ff 	mov.w	r0, #4294967295
 8007c58:	e034      	b.n	8007cc4 <__swsetup_r+0x9c>
 8007c5a:	0758      	lsls	r0, r3, #29
 8007c5c:	d512      	bpl.n	8007c84 <__swsetup_r+0x5c>
 8007c5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c60:	b141      	cbz	r1, 8007c74 <__swsetup_r+0x4c>
 8007c62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c66:	4299      	cmp	r1, r3
 8007c68:	d002      	beq.n	8007c70 <__swsetup_r+0x48>
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	f7fe ff76 	bl	8006b5c <_free_r>
 8007c70:	2300      	movs	r3, #0
 8007c72:	6363      	str	r3, [r4, #52]	; 0x34
 8007c74:	89a3      	ldrh	r3, [r4, #12]
 8007c76:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c7a:	81a3      	strh	r3, [r4, #12]
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	6063      	str	r3, [r4, #4]
 8007c80:	6923      	ldr	r3, [r4, #16]
 8007c82:	6023      	str	r3, [r4, #0]
 8007c84:	89a3      	ldrh	r3, [r4, #12]
 8007c86:	f043 0308 	orr.w	r3, r3, #8
 8007c8a:	81a3      	strh	r3, [r4, #12]
 8007c8c:	6923      	ldr	r3, [r4, #16]
 8007c8e:	b94b      	cbnz	r3, 8007ca4 <__swsetup_r+0x7c>
 8007c90:	89a3      	ldrh	r3, [r4, #12]
 8007c92:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007c96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c9a:	d003      	beq.n	8007ca4 <__swsetup_r+0x7c>
 8007c9c:	4621      	mov	r1, r4
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	f7ff ff48 	bl	8007b34 <__smakebuf_r>
 8007ca4:	89a0      	ldrh	r0, [r4, #12]
 8007ca6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007caa:	f010 0301 	ands.w	r3, r0, #1
 8007cae:	d00a      	beq.n	8007cc6 <__swsetup_r+0x9e>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	60a3      	str	r3, [r4, #8]
 8007cb4:	6963      	ldr	r3, [r4, #20]
 8007cb6:	425b      	negs	r3, r3
 8007cb8:	61a3      	str	r3, [r4, #24]
 8007cba:	6923      	ldr	r3, [r4, #16]
 8007cbc:	b943      	cbnz	r3, 8007cd0 <__swsetup_r+0xa8>
 8007cbe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007cc2:	d1c4      	bne.n	8007c4e <__swsetup_r+0x26>
 8007cc4:	bd38      	pop	{r3, r4, r5, pc}
 8007cc6:	0781      	lsls	r1, r0, #30
 8007cc8:	bf58      	it	pl
 8007cca:	6963      	ldrpl	r3, [r4, #20]
 8007ccc:	60a3      	str	r3, [r4, #8]
 8007cce:	e7f4      	b.n	8007cba <__swsetup_r+0x92>
 8007cd0:	2000      	movs	r0, #0
 8007cd2:	e7f7      	b.n	8007cc4 <__swsetup_r+0x9c>
 8007cd4:	20000098 	.word	0x20000098

08007cd8 <memmove>:
 8007cd8:	4288      	cmp	r0, r1
 8007cda:	b510      	push	{r4, lr}
 8007cdc:	eb01 0402 	add.w	r4, r1, r2
 8007ce0:	d902      	bls.n	8007ce8 <memmove+0x10>
 8007ce2:	4284      	cmp	r4, r0
 8007ce4:	4623      	mov	r3, r4
 8007ce6:	d807      	bhi.n	8007cf8 <memmove+0x20>
 8007ce8:	1e43      	subs	r3, r0, #1
 8007cea:	42a1      	cmp	r1, r4
 8007cec:	d008      	beq.n	8007d00 <memmove+0x28>
 8007cee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007cf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cf6:	e7f8      	b.n	8007cea <memmove+0x12>
 8007cf8:	4402      	add	r2, r0
 8007cfa:	4601      	mov	r1, r0
 8007cfc:	428a      	cmp	r2, r1
 8007cfe:	d100      	bne.n	8007d02 <memmove+0x2a>
 8007d00:	bd10      	pop	{r4, pc}
 8007d02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d0a:	e7f7      	b.n	8007cfc <memmove+0x24>

08007d0c <_fstat_r>:
 8007d0c:	b538      	push	{r3, r4, r5, lr}
 8007d0e:	4d07      	ldr	r5, [pc, #28]	; (8007d2c <_fstat_r+0x20>)
 8007d10:	2300      	movs	r3, #0
 8007d12:	4604      	mov	r4, r0
 8007d14:	4608      	mov	r0, r1
 8007d16:	4611      	mov	r1, r2
 8007d18:	602b      	str	r3, [r5, #0]
 8007d1a:	f7fa fa64 	bl	80021e6 <_fstat>
 8007d1e:	1c43      	adds	r3, r0, #1
 8007d20:	d102      	bne.n	8007d28 <_fstat_r+0x1c>
 8007d22:	682b      	ldr	r3, [r5, #0]
 8007d24:	b103      	cbz	r3, 8007d28 <_fstat_r+0x1c>
 8007d26:	6023      	str	r3, [r4, #0]
 8007d28:	bd38      	pop	{r3, r4, r5, pc}
 8007d2a:	bf00      	nop
 8007d2c:	200004b4 	.word	0x200004b4

08007d30 <_isatty_r>:
 8007d30:	b538      	push	{r3, r4, r5, lr}
 8007d32:	4d06      	ldr	r5, [pc, #24]	; (8007d4c <_isatty_r+0x1c>)
 8007d34:	2300      	movs	r3, #0
 8007d36:	4604      	mov	r4, r0
 8007d38:	4608      	mov	r0, r1
 8007d3a:	602b      	str	r3, [r5, #0]
 8007d3c:	f7fa fa63 	bl	8002206 <_isatty>
 8007d40:	1c43      	adds	r3, r0, #1
 8007d42:	d102      	bne.n	8007d4a <_isatty_r+0x1a>
 8007d44:	682b      	ldr	r3, [r5, #0]
 8007d46:	b103      	cbz	r3, 8007d4a <_isatty_r+0x1a>
 8007d48:	6023      	str	r3, [r4, #0]
 8007d4a:	bd38      	pop	{r3, r4, r5, pc}
 8007d4c:	200004b4 	.word	0x200004b4

08007d50 <_sbrk_r>:
 8007d50:	b538      	push	{r3, r4, r5, lr}
 8007d52:	4d06      	ldr	r5, [pc, #24]	; (8007d6c <_sbrk_r+0x1c>)
 8007d54:	2300      	movs	r3, #0
 8007d56:	4604      	mov	r4, r0
 8007d58:	4608      	mov	r0, r1
 8007d5a:	602b      	str	r3, [r5, #0]
 8007d5c:	f7fa fa6c 	bl	8002238 <_sbrk>
 8007d60:	1c43      	adds	r3, r0, #1
 8007d62:	d102      	bne.n	8007d6a <_sbrk_r+0x1a>
 8007d64:	682b      	ldr	r3, [r5, #0]
 8007d66:	b103      	cbz	r3, 8007d6a <_sbrk_r+0x1a>
 8007d68:	6023      	str	r3, [r4, #0]
 8007d6a:	bd38      	pop	{r3, r4, r5, pc}
 8007d6c:	200004b4 	.word	0x200004b4

08007d70 <memcpy>:
 8007d70:	440a      	add	r2, r1
 8007d72:	4291      	cmp	r1, r2
 8007d74:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d78:	d100      	bne.n	8007d7c <memcpy+0xc>
 8007d7a:	4770      	bx	lr
 8007d7c:	b510      	push	{r4, lr}
 8007d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d86:	4291      	cmp	r1, r2
 8007d88:	d1f9      	bne.n	8007d7e <memcpy+0xe>
 8007d8a:	bd10      	pop	{r4, pc}

08007d8c <__assert_func>:
 8007d8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d8e:	4614      	mov	r4, r2
 8007d90:	461a      	mov	r2, r3
 8007d92:	4b09      	ldr	r3, [pc, #36]	; (8007db8 <__assert_func+0x2c>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4605      	mov	r5, r0
 8007d98:	68d8      	ldr	r0, [r3, #12]
 8007d9a:	b14c      	cbz	r4, 8007db0 <__assert_func+0x24>
 8007d9c:	4b07      	ldr	r3, [pc, #28]	; (8007dbc <__assert_func+0x30>)
 8007d9e:	9100      	str	r1, [sp, #0]
 8007da0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007da4:	4906      	ldr	r1, [pc, #24]	; (8007dc0 <__assert_func+0x34>)
 8007da6:	462b      	mov	r3, r5
 8007da8:	f000 f872 	bl	8007e90 <fiprintf>
 8007dac:	f000 f882 	bl	8007eb4 <abort>
 8007db0:	4b04      	ldr	r3, [pc, #16]	; (8007dc4 <__assert_func+0x38>)
 8007db2:	461c      	mov	r4, r3
 8007db4:	e7f3      	b.n	8007d9e <__assert_func+0x12>
 8007db6:	bf00      	nop
 8007db8:	20000098 	.word	0x20000098
 8007dbc:	08008427 	.word	0x08008427
 8007dc0:	08008434 	.word	0x08008434
 8007dc4:	08008462 	.word	0x08008462

08007dc8 <_calloc_r>:
 8007dc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007dca:	fba1 2402 	umull	r2, r4, r1, r2
 8007dce:	b94c      	cbnz	r4, 8007de4 <_calloc_r+0x1c>
 8007dd0:	4611      	mov	r1, r2
 8007dd2:	9201      	str	r2, [sp, #4]
 8007dd4:	f7fe ff36 	bl	8006c44 <_malloc_r>
 8007dd8:	9a01      	ldr	r2, [sp, #4]
 8007dda:	4605      	mov	r5, r0
 8007ddc:	b930      	cbnz	r0, 8007dec <_calloc_r+0x24>
 8007dde:	4628      	mov	r0, r5
 8007de0:	b003      	add	sp, #12
 8007de2:	bd30      	pop	{r4, r5, pc}
 8007de4:	220c      	movs	r2, #12
 8007de6:	6002      	str	r2, [r0, #0]
 8007de8:	2500      	movs	r5, #0
 8007dea:	e7f8      	b.n	8007dde <_calloc_r+0x16>
 8007dec:	4621      	mov	r1, r4
 8007dee:	f7fd ffb8 	bl	8005d62 <memset>
 8007df2:	e7f4      	b.n	8007dde <_calloc_r+0x16>

08007df4 <__ascii_mbtowc>:
 8007df4:	b082      	sub	sp, #8
 8007df6:	b901      	cbnz	r1, 8007dfa <__ascii_mbtowc+0x6>
 8007df8:	a901      	add	r1, sp, #4
 8007dfa:	b142      	cbz	r2, 8007e0e <__ascii_mbtowc+0x1a>
 8007dfc:	b14b      	cbz	r3, 8007e12 <__ascii_mbtowc+0x1e>
 8007dfe:	7813      	ldrb	r3, [r2, #0]
 8007e00:	600b      	str	r3, [r1, #0]
 8007e02:	7812      	ldrb	r2, [r2, #0]
 8007e04:	1e10      	subs	r0, r2, #0
 8007e06:	bf18      	it	ne
 8007e08:	2001      	movne	r0, #1
 8007e0a:	b002      	add	sp, #8
 8007e0c:	4770      	bx	lr
 8007e0e:	4610      	mov	r0, r2
 8007e10:	e7fb      	b.n	8007e0a <__ascii_mbtowc+0x16>
 8007e12:	f06f 0001 	mvn.w	r0, #1
 8007e16:	e7f8      	b.n	8007e0a <__ascii_mbtowc+0x16>

08007e18 <_realloc_r>:
 8007e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e1c:	4680      	mov	r8, r0
 8007e1e:	4614      	mov	r4, r2
 8007e20:	460e      	mov	r6, r1
 8007e22:	b921      	cbnz	r1, 8007e2e <_realloc_r+0x16>
 8007e24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e28:	4611      	mov	r1, r2
 8007e2a:	f7fe bf0b 	b.w	8006c44 <_malloc_r>
 8007e2e:	b92a      	cbnz	r2, 8007e3c <_realloc_r+0x24>
 8007e30:	f7fe fe94 	bl	8006b5c <_free_r>
 8007e34:	4625      	mov	r5, r4
 8007e36:	4628      	mov	r0, r5
 8007e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e3c:	f000 f841 	bl	8007ec2 <_malloc_usable_size_r>
 8007e40:	4284      	cmp	r4, r0
 8007e42:	4607      	mov	r7, r0
 8007e44:	d802      	bhi.n	8007e4c <_realloc_r+0x34>
 8007e46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e4a:	d812      	bhi.n	8007e72 <_realloc_r+0x5a>
 8007e4c:	4621      	mov	r1, r4
 8007e4e:	4640      	mov	r0, r8
 8007e50:	f7fe fef8 	bl	8006c44 <_malloc_r>
 8007e54:	4605      	mov	r5, r0
 8007e56:	2800      	cmp	r0, #0
 8007e58:	d0ed      	beq.n	8007e36 <_realloc_r+0x1e>
 8007e5a:	42bc      	cmp	r4, r7
 8007e5c:	4622      	mov	r2, r4
 8007e5e:	4631      	mov	r1, r6
 8007e60:	bf28      	it	cs
 8007e62:	463a      	movcs	r2, r7
 8007e64:	f7ff ff84 	bl	8007d70 <memcpy>
 8007e68:	4631      	mov	r1, r6
 8007e6a:	4640      	mov	r0, r8
 8007e6c:	f7fe fe76 	bl	8006b5c <_free_r>
 8007e70:	e7e1      	b.n	8007e36 <_realloc_r+0x1e>
 8007e72:	4635      	mov	r5, r6
 8007e74:	e7df      	b.n	8007e36 <_realloc_r+0x1e>

08007e76 <__ascii_wctomb>:
 8007e76:	b149      	cbz	r1, 8007e8c <__ascii_wctomb+0x16>
 8007e78:	2aff      	cmp	r2, #255	; 0xff
 8007e7a:	bf85      	ittet	hi
 8007e7c:	238a      	movhi	r3, #138	; 0x8a
 8007e7e:	6003      	strhi	r3, [r0, #0]
 8007e80:	700a      	strbls	r2, [r1, #0]
 8007e82:	f04f 30ff 	movhi.w	r0, #4294967295
 8007e86:	bf98      	it	ls
 8007e88:	2001      	movls	r0, #1
 8007e8a:	4770      	bx	lr
 8007e8c:	4608      	mov	r0, r1
 8007e8e:	4770      	bx	lr

08007e90 <fiprintf>:
 8007e90:	b40e      	push	{r1, r2, r3}
 8007e92:	b503      	push	{r0, r1, lr}
 8007e94:	4601      	mov	r1, r0
 8007e96:	ab03      	add	r3, sp, #12
 8007e98:	4805      	ldr	r0, [pc, #20]	; (8007eb0 <fiprintf+0x20>)
 8007e9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e9e:	6800      	ldr	r0, [r0, #0]
 8007ea0:	9301      	str	r3, [sp, #4]
 8007ea2:	f7ff fc59 	bl	8007758 <_vfiprintf_r>
 8007ea6:	b002      	add	sp, #8
 8007ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007eac:	b003      	add	sp, #12
 8007eae:	4770      	bx	lr
 8007eb0:	20000098 	.word	0x20000098

08007eb4 <abort>:
 8007eb4:	b508      	push	{r3, lr}
 8007eb6:	2006      	movs	r0, #6
 8007eb8:	f000 f834 	bl	8007f24 <raise>
 8007ebc:	2001      	movs	r0, #1
 8007ebe:	f7fa f95f 	bl	8002180 <_exit>

08007ec2 <_malloc_usable_size_r>:
 8007ec2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ec6:	1f18      	subs	r0, r3, #4
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	bfbc      	itt	lt
 8007ecc:	580b      	ldrlt	r3, [r1, r0]
 8007ece:	18c0      	addlt	r0, r0, r3
 8007ed0:	4770      	bx	lr

08007ed2 <_raise_r>:
 8007ed2:	291f      	cmp	r1, #31
 8007ed4:	b538      	push	{r3, r4, r5, lr}
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	460d      	mov	r5, r1
 8007eda:	d904      	bls.n	8007ee6 <_raise_r+0x14>
 8007edc:	2316      	movs	r3, #22
 8007ede:	6003      	str	r3, [r0, #0]
 8007ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee4:	bd38      	pop	{r3, r4, r5, pc}
 8007ee6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007ee8:	b112      	cbz	r2, 8007ef0 <_raise_r+0x1e>
 8007eea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007eee:	b94b      	cbnz	r3, 8007f04 <_raise_r+0x32>
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f000 f831 	bl	8007f58 <_getpid_r>
 8007ef6:	462a      	mov	r2, r5
 8007ef8:	4601      	mov	r1, r0
 8007efa:	4620      	mov	r0, r4
 8007efc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f00:	f000 b818 	b.w	8007f34 <_kill_r>
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d00a      	beq.n	8007f1e <_raise_r+0x4c>
 8007f08:	1c59      	adds	r1, r3, #1
 8007f0a:	d103      	bne.n	8007f14 <_raise_r+0x42>
 8007f0c:	2316      	movs	r3, #22
 8007f0e:	6003      	str	r3, [r0, #0]
 8007f10:	2001      	movs	r0, #1
 8007f12:	e7e7      	b.n	8007ee4 <_raise_r+0x12>
 8007f14:	2400      	movs	r4, #0
 8007f16:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007f1a:	4628      	mov	r0, r5
 8007f1c:	4798      	blx	r3
 8007f1e:	2000      	movs	r0, #0
 8007f20:	e7e0      	b.n	8007ee4 <_raise_r+0x12>
	...

08007f24 <raise>:
 8007f24:	4b02      	ldr	r3, [pc, #8]	; (8007f30 <raise+0xc>)
 8007f26:	4601      	mov	r1, r0
 8007f28:	6818      	ldr	r0, [r3, #0]
 8007f2a:	f7ff bfd2 	b.w	8007ed2 <_raise_r>
 8007f2e:	bf00      	nop
 8007f30:	20000098 	.word	0x20000098

08007f34 <_kill_r>:
 8007f34:	b538      	push	{r3, r4, r5, lr}
 8007f36:	4d07      	ldr	r5, [pc, #28]	; (8007f54 <_kill_r+0x20>)
 8007f38:	2300      	movs	r3, #0
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	4608      	mov	r0, r1
 8007f3e:	4611      	mov	r1, r2
 8007f40:	602b      	str	r3, [r5, #0]
 8007f42:	f7fa f90d 	bl	8002160 <_kill>
 8007f46:	1c43      	adds	r3, r0, #1
 8007f48:	d102      	bne.n	8007f50 <_kill_r+0x1c>
 8007f4a:	682b      	ldr	r3, [r5, #0]
 8007f4c:	b103      	cbz	r3, 8007f50 <_kill_r+0x1c>
 8007f4e:	6023      	str	r3, [r4, #0]
 8007f50:	bd38      	pop	{r3, r4, r5, pc}
 8007f52:	bf00      	nop
 8007f54:	200004b4 	.word	0x200004b4

08007f58 <_getpid_r>:
 8007f58:	f7fa b8fa 	b.w	8002150 <_getpid>

08007f5c <_init>:
 8007f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f5e:	bf00      	nop
 8007f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f62:	bc08      	pop	{r3}
 8007f64:	469e      	mov	lr, r3
 8007f66:	4770      	bx	lr

08007f68 <_fini>:
 8007f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f6a:	bf00      	nop
 8007f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f6e:	bc08      	pop	{r3}
 8007f70:	469e      	mov	lr, r3
 8007f72:	4770      	bx	lr
