# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do barrel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/barrelshifter {C:/Verilog-Projects/barrelshifter/barrel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:06 on Apr 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/barrelshifter" C:/Verilog-Projects/barrelshifter/barrel.v 
# -- Compiling module barrel
# 
# Top level modules:
# 	barrel
# End time: 16:35:06 on Apr 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/barrelshifter {C:/Verilog-Projects/barrelshifter/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:07 on Apr 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/barrelshifter" C:/Verilog-Projects/barrelshifter/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:35:07 on Apr 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb
# vsim work.tb 
# Start time: 16:35:09 on Apr 26,2024
# Loading work.tb
# Loading work.barrel
add wave -position insertpoint  \
sim:/tb/clk \
sim:/tb/dir \
sim:/tb/in \
sim:/tb/out \
sim:/tb/rst \
sim:/tb/steps
run
