{"0.2.0":{"info":{"author":"Dan Fritchman","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/dan-fritchman/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":"","project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/dan-fritchman/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/0.2.0/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"0.2.0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"924208ce8b99f8d87ed959d30838bbc8a009b8260bb1b12337d6512680e4cf07","md5":"2c5a79fe3b46c273c75d1f4be652d3e6","sha256":"2b9ac8de303b075a003e0bee37d4bc732422eb7e2a6653d42a4d9c637990f161"},"downloads":-1,"filename":"vlsir-0.2.0.tar.gz","has_sig":false,"md5_digest":"2c5a79fe3b46c273c75d1f4be652d3e6","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":28200,"upload_time":"2022-02-17T18:21:29","upload_time_iso_8601":"2022-02-17T18:21:29.859221Z","url":"https://files.pythonhosted.org/packages/92/42/08ce8b99f8d87ed959d30838bbc8a009b8260bb1b12337d6512680e4cf07/vlsir-0.2.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.1":{"info":{"author":"Dan Fritchman","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/dan-fritchman/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":"","project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/dan-fritchman/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/0.2.1/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"0.2.1","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"b81b2b0d8ab063cfe4b2fbc5db2bb0bb0a7260ec5f2b2ac5e68732542ea3c75a","md5":"ddbddae0c5981d7fc9a08d8ab35352c6","sha256":"67cc31954cee8bab9a1764aab1abe45c8dd9d6bf6174f151cb8b05ee78d79ccd"},"downloads":-1,"filename":"vlsir-0.2.1.tar.gz","has_sig":false,"md5_digest":"ddbddae0c5981d7fc9a08d8ab35352c6","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":28227,"upload_time":"2022-02-17T19:08:11","upload_time_iso_8601":"2022-02-17T19:08:11.835455Z","url":"https://files.pythonhosted.org/packages/b8/1b/2b0d8ab063cfe4b2fbc5db2bb0bb0a7260ec5f2b2ac5e68732542ea3c75a/vlsir-0.2.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.0":{"info":{"author":"Dan Fritchman","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/1.0.0/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"1.0.0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"161dd5bf2e768a697875cf389ea95372eebd87e4d994130489bf2c1de0b57418","md5":"c9ed101f196d89fa1e8f1388f6da38fc","sha256":"e0ebbdce53bb62cd23f58d103afd49d162364263e1c12a47935cedd3f4098e72"},"downloads":-1,"filename":"vlsir-1.0.0.tar.gz","has_sig":false,"md5_digest":"c9ed101f196d89fa1e8f1388f6da38fc","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":29468,"upload_time":"2022-06-15T18:35:18","upload_time_iso_8601":"2022-06-15T18:35:18.549223Z","url":"https://files.pythonhosted.org/packages/16/1d/d5bf2e768a697875cf389ea95372eebd87e4d994130489bf2c1de0b57418/vlsir-1.0.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"1.0.0rc0":{"info":{"author":"Dan Fritchman","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/1.0.0rc0/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"1.0.0rc0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"fde1e788f40e8e44227d25863a7217d8934527d593928bec71f8ea6d15b67b27","md5":"6b654ff6d7ba0542ee83f95d442806c3","sha256":"c440736d7d515912035c81315008a14b1c0e17bdc66543dc7019b3f033012565"},"downloads":-1,"filename":"vlsir-1.0.0rc0.tar.gz","has_sig":false,"md5_digest":"6b654ff6d7ba0542ee83f95d442806c3","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":29458,"upload_time":"2022-06-13T20:41:42","upload_time_iso_8601":"2022-06-13T20:41:42.892602Z","url":"https://files.pythonhosted.org/packages/fd/e1/e788f40e8e44227d25863a7217d8934527d593928bec71f8ea6d15b67b27/vlsir-1.0.0rc0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"2.0.0":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/2.0.0/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"2.0.0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"ea2cc5716cbf8a82e00fb64a011702d3a97a4b0cc4eed41213a26651582066ab","md5":"e04ae3ed09a377a1b42aabf0c810bb9f","sha256":"f32ca3617feb5bc8b7cf650daf1f2af57b7b3fc265b7b371f666b46ec4b88df8"},"downloads":-1,"filename":"vlsir-2.0.0.tar.gz","has_sig":false,"md5_digest":"e04ae3ed09a377a1b42aabf0c810bb9f","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":23087,"upload_time":"2022-11-04T21:43:10","upload_time_iso_8601":"2022-11-04T21:43:10.246636Z","url":"https://files.pythonhosted.org/packages/ea/2c/c5716cbf8a82e00fb64a011702d3a97a4b0cc4eed41213a26651582066ab/vlsir-2.0.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"2.0.dev0":{"info":{"author":"Dan Fritchman","author_email":"","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/2.0.dev0/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"2.0.dev0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"bb249e5f2cf4a1436b96e5e484d48f881374bd8ef49d061f76faa6b4abc7e637","md5":"21691261ffbf4f0b9e4c5e98ea519732","sha256":"c08597f30f4acb22bbbeec03b6e8b7931c346c586597682d2fe721b8e4cac03e"},"downloads":-1,"filename":"vlsir-2.0.dev0.tar.gz","has_sig":false,"md5_digest":"21691261ffbf4f0b9e4c5e98ea519732","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":23054,"upload_time":"2022-11-04T20:21:13","upload_time_iso_8601":"2022-11-04T20:21:13.550926Z","url":"https://files.pythonhosted.org/packages/bb/24/9e5f2cf4a1436b96e5e484d48f881374bd8ef49d061f76faa6b4abc7e637/vlsir-2.0.dev0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"3.0":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/3.0/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"3.0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"22d0618ec859230f70eaf3078bfdd62fdcf10b8d4b6f8a35e2c7504f1c3d8e7c","md5":"8394524092498e54e975d67ede9845b3","sha256":"d8018e9522a2914c6688b21b51878d0b502287ea6225cbb3dcbb08834a01bb32"},"downloads":-1,"filename":"vlsir-3.0.tar.gz","has_sig":false,"md5_digest":"8394524092498e54e975d67ede9845b3","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":18141,"upload_time":"2023-02-17T17:33:38","upload_time_iso_8601":"2023-02-17T17:33:38.945736Z","url":"https://files.pythonhosted.org/packages/22/d0/618ec859230f70eaf3078bfdd62fdcf10b8d4b6f8a35e2c7504f1c3d8e7c/vlsir-3.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"3.0.1":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/3.0.1/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"3.0.1","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"a669f5e7089825c04ae31506a25d269631cbb7ddb231e2d702126981a17f69ec","md5":"de89be6d7668a42ae69b40f82c933efa","sha256":"b11ab206d5b6306aa6aff1341aecb3ffe3056ccf45b3e88a79ff22eb45005f0b"},"downloads":-1,"filename":"vlsir-3.0.1.tar.gz","has_sig":false,"md5_digest":"de89be6d7668a42ae69b40f82c933efa","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":23072,"upload_time":"2023-03-02T01:42:13","upload_time_iso_8601":"2023-03-02T01:42:13.213761Z","url":"https://files.pythonhosted.org/packages/a6/69/f5e7089825c04ae31506a25d269631cbb7ddb231e2d702126981a17f69ec/vlsir-3.0.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"3.0.dev0":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/3.0.dev0/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"3.0.dev0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"75f6212124215cdc34c3f1fbe330abe3602b3bac1c7016a52c7a11a24b47ad22","md5":"410992637240a1f007bf70f46dec6e5e","sha256":"9201e762e2b3709a3adf919fcc521e480109fffb07666d54552c9edabc7db515"},"downloads":-1,"filename":"vlsir-3.0.dev0.tar.gz","has_sig":false,"md5_digest":"410992637240a1f007bf70f46dec6e5e","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":23063,"upload_time":"2022-11-25T23:41:14","upload_time_iso_8601":"2022-11-25T23:41:14.948156Z","url":"https://files.pythonhosted.org/packages/75/f6/212124215cdc34c3f1fbe330abe3602b3bac1c7016a52c7a11a24b47ad22/vlsir-3.0.dev0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"3.0.dev2":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/3.0.dev2/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"3.0.dev2","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"50e0793eaa0d4da8f24d0d3fdfb17b8fae38ced98fecc461933afe838f3fa221","md5":"a9cd25f8a44f7d23cb986946061b485d","sha256":"b1860a7053c3182facefeb07230145f5bf53eb469975d9cda80220fbb4cd5cff"},"downloads":-1,"filename":"vlsir-3.0.dev2.tar.gz","has_sig":false,"md5_digest":"a9cd25f8a44f7d23cb986946061b485d","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":23062,"upload_time":"2022-12-06T00:46:53","upload_time_iso_8601":"2022-12-06T00:46:53.796255Z","url":"https://files.pythonhosted.org/packages/50/e0/793eaa0d4da8f24d0d3fdfb17b8fae38ced98fecc461933afe838f3fa221/vlsir-3.0.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"3.0.dev3":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/3.0.dev3/","requires_dist":null,"requires_python":">=3.7, <4","summary":"Data Schemas for Chip Design","version":"3.0.dev3","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"7b63a2c9edcaad8b75a7aaed29827d512ff6f45dff0ac106a666525606d07f0b","md5":"e2a2aa1ca099d693cf6fc724ef6592b7","sha256":"12426ad00ff40b37fa09b77cb3532a0b50d949e02a325a1a86090f530565c8fb"},"downloads":-1,"filename":"vlsir-3.0.dev3.tar.gz","has_sig":false,"md5_digest":"e2a2aa1ca099d693cf6fc724ef6592b7","packagetype":"sdist","python_version":"source","requires_python":">=3.7, <4","size":23069,"upload_time":"2023-01-17T23:17:07","upload_time_iso_8601":"2023-01-17T23:17:07.356481Z","url":"https://files.pythonhosted.org/packages/7b/63/a2c9edcaad8b75a7aaed29827d512ff6f45dff0ac106a666525606d07f0b/vlsir-3.0.dev3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"4.0.0":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/4.0.0/","requires_dist":null,"requires_python":">=3.7","summary":"Python Bindings to the VLSIR Data Schemas for Chip Design","version":"4.0.0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"eed0a8caa0088d0e752bcd8e7d2facb5a6b10d564bbcd1e8d5d12c8a55902e58","md5":"8ac64e7dfa90fa2ff3e2d53961006e5f","sha256":"ebb1574df2d1178d584e5c5b430d8e8ee0b296e741013a467afa5b436904db63"},"downloads":-1,"filename":"vlsir-4.0.0.tar.gz","has_sig":false,"md5_digest":"8ac64e7dfa90fa2ff3e2d53961006e5f","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14237,"upload_time":"2023-07-11T20:25:41","upload_time_iso_8601":"2023-07-11T20:25:41.577532Z","url":"https://files.pythonhosted.org/packages/ee/d0/a8caa0088d0e752bcd8e7d2facb5a6b10d564bbcd1e8d5d12c8a55902e58/vlsir-4.0.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"4.0.0rc0":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/4.0.0rc0/","requires_dist":null,"requires_python":">=3.7","summary":"Python Bindings to the VLSIR Data Schemas for Chip Design","version":"4.0.0rc0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"da40b936ae3335439798297318515822ba75d68a3da212d801777b3a44fdf711","md5":"15a1cf7f9f017b620f97e5ca34b26ab3","sha256":"40562311f5228ee538f51c2bb30d7eb87b66b8bbaf7fd30d3bf69a2113ab5011"},"downloads":-1,"filename":"vlsir-4.0.0rc0.tar.gz","has_sig":false,"md5_digest":"15a1cf7f9f017b620f97e5ca34b26ab3","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14254,"upload_time":"2023-07-11T16:48:07","upload_time_iso_8601":"2023-07-11T16:48:07.666458Z","url":"https://files.pythonhosted.org/packages/da/40/b936ae3335439798297318515822ba75d68a3da212d801777b3a44fdf711/vlsir-4.0.0rc0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"5.0.0":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/5.0.0/","requires_dist":null,"requires_python":">=3.7","summary":"Python Bindings to the VLSIR Data Schemas for Chip Design","version":"5.0.0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"ac6b86aefc7f03172dd47952907a1aa2f01910f821977139ecf23a32f754d775","md5":"08b06c213dfee81401b1fa18315996f8","sha256":"8b396836cf0ac1fb62e7e539f31c15126333774a49eaff8e7397d629dfa7b675"},"downloads":-1,"filename":"vlsir-5.0.0.tar.gz","has_sig":false,"md5_digest":"08b06c213dfee81401b1fa18315996f8","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14216,"upload_time":"2023-11-14T18:39:39","upload_time_iso_8601":"2023-11-14T18:39:39.592256Z","url":"https://files.pythonhosted.org/packages/ac/6b/86aefc7f03172dd47952907a1aa2f01910f821977139ecf23a32f754d775/vlsir-5.0.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"6.0.0":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":null,"downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":null,"license":null,"maintainer":null,"maintainer_email":null,"name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":["dev"],"release_url":"https://pypi.org/project/vlsir/6.0.0/","requires_dist":["protobuf~=4.23","vlsirdev; extra == \"dev\""],"requires_python":">=3.7","summary":"Python Bindings to the VLSIR Data Schemas for Chip Design","version":"6.0.0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"b049b4e9310e2b8c269587cb7fd2c1332f917ca55db850d8eaed4aecdc5c5934","md5":"30e6210d908b0e554db4e6c7bd6277b8","sha256":"e71e3b2a157eb0c0e791ff3814b35e30bd23f1073d0d46656b8fdd6e40d3ebe6"},"downloads":-1,"filename":"vlsir-6.0.0.tar.gz","has_sig":false,"md5_digest":"30e6210d908b0e554db4e6c7bd6277b8","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14887,"upload_time":"2024-05-24T17:15:26","upload_time_iso_8601":"2024-05-24T17:15:26.219716Z","url":"https://files.pythonhosted.org/packages/b0/49/b4e9310e2b8c269587cb7fd2c1332f917ca55db850d8eaed4aecdc5c5934/vlsir-6.0.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"6.0.0rc0":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":null,"downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":null,"license":null,"maintainer":null,"maintainer_email":null,"name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":null,"release_url":"https://pypi.org/project/vlsir/6.0.0rc0/","requires_dist":null,"requires_python":">=3.7","summary":"Python Bindings to the VLSIR Data Schemas for Chip Design","version":"6.0.0rc0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"9765e5fce8a1a0034b7e3797ba01724d90d7bb288555b096c4d2b2a369f395ea","md5":"813c790d2ddbddd1e36d54a4be2bfcdc","sha256":"704176d48cd54b8d39130c9b601c22672033fbe99031291312a1aec54de5a494"},"downloads":-1,"filename":"vlsir-6.0.0rc0.tar.gz","has_sig":false,"md5_digest":"813c790d2ddbddd1e36d54a4be2bfcdc","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14913,"upload_time":"2024-05-24T16:31:39","upload_time_iso_8601":"2024-05-24T16:31:39.531570Z","url":"https://files.pythonhosted.org/packages/97/65/e5fce8a1a0034b7e3797ba01724d90d7bb288555b096c4d2b2a369f395ea/vlsir-6.0.0rc0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"7.0.0.dev0":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":null,"downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":null,"license":null,"maintainer":null,"maintainer_email":null,"name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":["dev"],"release_url":"https://pypi.org/project/vlsir/7.0.0.dev0/","requires_dist":["protobuf~=4.23","vlsirdev; extra == \"dev\""],"requires_python":">=3.7","summary":"Python Bindings to the VLSIR Data Schemas for Chip Design","version":"7.0.0.dev0","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"d02021a0abf1871a124cb9569109216c6eedc012e8766edaf692ba47ed5e2e6f","md5":"c3c26aef0ed393a3aa7123e94dbe7566","sha256":"27f24cb6ceb9020404ae481af788149598d2fc7d20007411e607e24d1db34868"},"downloads":-1,"filename":"vlsir-7.0.0.dev0.tar.gz","has_sig":false,"md5_digest":"c3c26aef0ed393a3aa7123e94dbe7566","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14881,"upload_time":"2024-05-24T17:31:48","upload_time_iso_8601":"2024-05-24T17:31:48.936008Z","url":"https://files.pythonhosted.org/packages/d0/20/21a0abf1871a124cb9569109216c6eedc012e8766edaf692ba47ed5e2e6f/vlsir-7.0.0.dev0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"7.0.0.dev1":{"info":{"author":"Dan Fritchman","author_email":"dan@fritch.mn","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":null,"downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Vlsir/Vlsir","keywords":null,"license":null,"maintainer":null,"maintainer_email":null,"name":"vlsir","package_url":"https://pypi.org/project/vlsir/","platform":null,"project_url":"https://pypi.org/project/vlsir/","project_urls":{"Homepage":"https://github.com/Vlsir/Vlsir"},"provides_extra":["dev"],"release_url":"https://pypi.org/project/vlsir/7.0.0.dev1/","requires_dist":["protobuf~=4.23","vlsirdev; extra == \"dev\""],"requires_python":">=3.7","summary":"Python Bindings to the VLSIR Data Schemas for Chip Design","version":"7.0.0.dev1","yanked":false,"yanked_reason":null},"last_serial":23366008,"urls":[{"comment_text":"","digests":{"blake2b_256":"5c8606bab5ab863b47bbff1a9baf4ff45c994bc5a9edcc2fab8dc0c30ebbcd41","md5":"ed456f16f1fa4641fd5ac833ffe24602","sha256":"229ced3ba59f4a8d09032180758b7a3018b92e4318a5ad7676bdc6da4aac0665"},"downloads":-1,"filename":"vlsir-7.0.0.dev1.tar.gz","has_sig":false,"md5_digest":"ed456f16f1fa4641fd5ac833ffe24602","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14880,"upload_time":"2024-05-24T17:45:35","upload_time_iso_8601":"2024-05-24T17:45:35.005281Z","url":"https://files.pythonhosted.org/packages/5c/86/06bab5ab863b47bbff1a9baf4ff45c994bc5a9edcc2fab8dc0c30ebbcd41/vlsir-7.0.0.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}