=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\qwen3_8b_0shot_temp0.0\Prob059_wire4/Prob059_wire4_sample01 results\qwen3_8b_0shot_temp0.0\Prob059_wire4/Prob059_wire4_sample01.sv dataset_code-complete-iccad2023/Prob059_wire4_test.sv dataset_code-complete-iccad2023/Prob059_wire4_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\qwen3_8b_0shot_temp0.0\Prob059_wire4/Prob059_wire4_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'w' has no mismatches.
Hint: Output 'x' has no mismatches.
Hint: Output 'y' has no mismatches.
Hint: Output 'z' has no mismatches.
Hint: Total mismatched samples is 0 out of 218 samples

Simulation finished at 1090 ps
Mismatches: 0 in 218 samples


--- stderr ---
